
---------- Begin Simulation Statistics ----------
simSeconds                                   2.000404                       # Number of seconds simulated (Second)
simTicks                                 2000403544000                       # Number of ticks simulated (Tick)
finalTick                                2000403544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    202.85                       # Real time elapsed on the host (Second)
hostTickRate                               9861319495                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     683736                       # Number of bytes of host memory used (Byte)
simInsts                                    338594450                       # Number of instructions simulated (Count)
simOps                                      338594450                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1669157                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1669157                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2000403544                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      121847180                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         121847180                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     121847180                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        121847180                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1196409                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1196409                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1196409                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1196409                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 158256360000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 158256360000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 158256360000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 158256360000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     123043589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    123043589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009723                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009723                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009723                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009723                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 132276.136338                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 132276.136338                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 132276.136338                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 132276.136338                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       689499                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            689499                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1196409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1196409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1196409                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1196409                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 153470724000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 153470724000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 153470724000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 153470724000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 128276.136338                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 128276.136338                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 128276.136338                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 128276.136338                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1167654                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        92964724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        562576                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  81121869000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  81121869000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     93527300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 144197.173360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 144197.173360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       562576                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  78871565000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  78871565000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 140197.173360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 140197.173360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     28882456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       28882456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       633833                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       633833                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  77134491000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  77134491000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     29516289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.021474                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.021474                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 121695.290400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 121695.290400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       633833                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       633833                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  74599159000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  74599159000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.021474                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.021474                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 117695.290400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 117695.290400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999788                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            123043589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1167686                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             105.373867                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              482000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          247254864                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         247254864                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    338594450                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     338594450                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    337591617                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1500244                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     16494644                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    337591617                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    493586797                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    323578361                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    123044099                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     93527300                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     29516799                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 2000403543.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     17998143                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    215550870     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     93527300     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     29516781      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    338594969                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         338593184                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     338593184                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        338593184                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1785                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1785                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1785                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    385728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    385728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    385728000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    385728000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     338594969                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    338594969                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 216094.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 216094.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 216094.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 216094.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1785                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    378588000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    378588000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    378588000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    378588000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 212094.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 212094.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 212094.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 212094.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1769                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       338593184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1785                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    385728000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    385728000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    338594969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 216094.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 216094.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1785                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    378588000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    378588000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 212094.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 212094.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999953                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            338594969                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1785                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           189689.058263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              233000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          677191723                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         677191723                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               564361                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1230879                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1045284                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              28723                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             28723                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             605110                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          564361                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5339                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3560472                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3565811                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       114240                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    118859840                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 118974080                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1106740                       # Total snoops (Count)
system.l2bus.snoopTraffic                    34648320                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2304934                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.018088                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.133270                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2263242     98.19%     98.19% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     41692      1.81%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2304934                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3746615000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5355000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          3531781000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2367617                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1198146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             41690                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        41690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               139                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            316017                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               316156                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              139                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           316017                       # number of overall hits (Count)
system.l2cache.overallHits::total              316156                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1646                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          851669                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             853315                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1646                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         851669                       # number of overall misses (Count)
system.l2cache.overallMisses::total            853315                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    367300000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 140141716000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  140509016000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    367300000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 140141716000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 140509016000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1785                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1167686                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1169471                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1785                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1167686                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1169471                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.922129                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.729365                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.729659                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.922129                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.729365                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.729659                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 223147.023086                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 164549.509258                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 164662.540797                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 223147.023086                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 164549.509258                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 164662.540797                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          506057                       # number of writebacks (Count)
system.l2cache.writebacks::total               506057                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1646                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       851669                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         853315                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1646                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       851669                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        853315                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    340964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 126515012000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 126855976000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    340964000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 126515012000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 126855976000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.729365                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.729659                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.922129                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.729365                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.729659                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 207147.023086                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 148549.509258                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 148662.540797                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 207147.023086                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 148549.509258                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 148662.540797                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                    869970                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         5041                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         5041                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data        242395                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           242395                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       362715                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         362715                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  65364973000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  65364973000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       605110                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.599420                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.599420                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 180210.283556                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 180210.283556                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       362715                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       362715                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  59561533000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  59561533000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.599420                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.599420                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 164210.283556                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 164210.283556                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          139                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        73622                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        73761                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1646                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       488954                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       490600                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    367300000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  74776743000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  75144043000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       562576                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       564361                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.922129                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.869134                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.869302                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 223147.023086                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 152932.061094                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 153167.637587                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1646                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       488954                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       490600                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    340964000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  66953479000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  67294443000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.922129                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.869134                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.869302                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 207147.023086                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 136932.061094                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 137167.637587                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         2250                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            2250                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data        26473                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total         26473                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data   1905912000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total   1905912000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        28723                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        28723                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.921666                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.921666                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data 71994.560496                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total 71994.560496                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data        26473                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total        26473                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data   1482488000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total   1482488000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.921666                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.921666                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       689499                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       689499                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       689499                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       689499                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.992807                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2362572                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                870226                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.714895                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 216000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.408503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.418341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   253.165963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.009408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.988930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              81                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             139                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               5605456                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              5605456                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               490600                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        1103905                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             724892                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeReq              28562                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeResp             28562                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              360626                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             360626                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          490600                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      2611504                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     86866112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            976869                       # Total snoops (Count)
system.l3bus.snoopTraffic                    38262272                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             1856657                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.127525                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.333560                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   1619887     87.25%     87.25% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                    236770     12.75%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               1856657                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           2743830000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          2582240000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         1731716                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests       880490                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops            236770                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops       236770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                21                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            117681                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               117702                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               21                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           117681                       # number of overall hits (Count)
system.l3cache.overallHits::total              117702                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1625                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          731899                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             733524                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1625                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         731899                       # number of overall misses (Count)
system.l3cache.overallMisses::total            733524                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    310538000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data 106633710000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  106944248000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    310538000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data 106633710000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 106944248000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1646                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        849580                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           851226                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1646                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       849580                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          851226                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.987242                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.861483                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.861726                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.987242                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.861483                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.861726                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 191100.307692                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 145694.569879                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 145795.158713                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 191100.307692                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 145694.569879                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 145795.158713                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          597705                       # number of writebacks (Count)
system.l3cache.writebacks::total               597705                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         1625                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       731899                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         733524                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1625                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       731899                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        733524                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    250413000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  79553447000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  79803860000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    250413000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  79553447000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  79803860000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.987242                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.861483                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.861726                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.987242                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.861483                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.861726                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 154100.307692                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 108694.569879                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 108795.158713                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 154100.307692                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 108694.569879                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 108795.158713                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                    857282                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks        85075                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total        85075                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data         23221                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total            23221                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       337405                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         337405                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  52070883000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  52070883000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       360626                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       360626                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.935609                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.935609                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 154327.538122                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 154327.538122                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       337405                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       337405                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  39586898000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  39586898000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.935609                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.935609                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 117327.538122                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 117327.538122                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           21                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        94460                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        94481                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1625                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       394494                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       396119                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    310538000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  54562827000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  54873365000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1646                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       488954                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       490600                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.987242                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.806812                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.807417                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 191100.307692                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 138310.917276                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 138527.475329                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1625                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       394494                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       396119                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    250413000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  39966549000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  40216962000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.987242                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.806812                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.807417                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 154100.307692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 101310.917276                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 101527.475329                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data        28562                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total           28562                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data        28562                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total        28562                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks       506057                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       506057                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       506057                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       506057                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse              511.903011                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 1646621                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                857794                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.919600                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 178000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks    78.874372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.939145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   432.089494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.154052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.001834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.843925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              34                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              98                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             318                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3              62                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               4321226                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              4321226                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp               396119                       # Transaction distribution (Count)
system.l4bus.transDist::WritebackDirty         833888                       # Transaction distribution (Count)
system.l4bus.transDist::CleanEvict             378033                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq              337405                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp             337405                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq          396119                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port      2235195                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port     85198656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                            443774                       # Total snoops (Count)
system.l4bus.snoopTraffic                    15115712                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples             1177298                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean               0.101578                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev              0.302092                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                   1057711     89.84%     89.84% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                    119587     10.16%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total               1177298                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy           2697081000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy          2200572000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests         1501671                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests       768147                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops            119587                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops       119587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandHits::cpu.inst                 9                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::cpu.data            393670                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::total               393679                       # number of demand (read+write) hits (Count)
system.l4cache.overallHits::cpu.inst                9                       # number of overall hits (Count)
system.l4cache.overallHits::cpu.data           393670                       # number of overall hits (Count)
system.l4cache.overallHits::total              393679                       # number of overall hits (Count)
system.l4cache.demandMisses::cpu.inst            1616                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data          338229                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total             339845                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst           1616                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data         338229                       # number of overall misses (Count)
system.l4cache.overallMisses::total            339845                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst    186784000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data  39986622000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total   40173406000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst    186784000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data  39986622000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total  40173406000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst          1625                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data        731899                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total           733524                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst         1625                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data       731899                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total          733524                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst      0.994462                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data      0.462125                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total         0.463305                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst     0.994462                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data     0.462125                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total        0.463305                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 115584.158416                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::cpu.data 118223.517203                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::total 118210.966764                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 115584.158416                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.data 118223.517203                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::total 118210.966764                       # average overall miss latency ((Cycle/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.writebacks::writebacks          236183                       # number of writebacks (Count)
system.l4cache.writebacks::total               236183                       # number of writebacks (Count)
system.l4cache.demandMshrMisses::cpu.inst         1616                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data       338229                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total         339845                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst         1616                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data       338229                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total        339845                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst    143152000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data  30854439000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total  30997591000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst    143152000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data  30854439000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total  30997591000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst     0.994462                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data     0.462125                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total     0.463305                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst     0.994462                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data     0.462125                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total     0.463305                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 88584.158416                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 91223.517203                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::total 91210.966764                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 88584.158416                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 91223.517203                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::total 91210.966764                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.replacements                    443774                       # number of replacements (Count)
system.l4cache.CleanEvict.mshrMisses::writebacks        14501                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMisses::total        14501                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.ReadExReq.hits::cpu.data        150169                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.hits::total           150169                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.misses::cpu.data       187236                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total         187236                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data  22223371000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total  22223371000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data       337405                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total       337405                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data     0.554930                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total     0.554930                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 118691.763336                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 118691.763336                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data       187236                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total       187236                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data  17167999000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total  17167999000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data     0.554930                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total     0.554930                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 91691.763336                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 91691.763336                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.hits::cpu.inst            9                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::cpu.data       243501                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::total       243510                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.misses::cpu.inst         1616                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data       150993                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total       152609                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst    186784000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data  17763251000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total  17950035000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst         1625                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data       394494                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total       396119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst     0.994462                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data     0.382751                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total     0.385260                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 115584.158416                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data 117642.877484                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 117621.077394                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst         1616                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data       150993                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total       152609                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst    143152000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data  13686440000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total  13829592000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst     0.994462                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data     0.382751                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total     0.385260                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 88584.158416                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data 90642.877484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 90621.077394                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.WritebackDirty.hits::writebacks       597705                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.hits::total       597705                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.accesses::writebacks       597705                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.WritebackDirty.accesses::total       597705                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse             1022.910677                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                 1487066                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                444798                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                  3.343239                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 150000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::writebacks   222.524069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.inst     2.577894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data   797.808714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::writebacks      0.217309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.002517                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.779110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.998936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              61                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::3             570                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4             351                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses               3448140                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses              3448140                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    236183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    331079.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.018209418500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         13122                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         13122                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1414836                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              223451                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       339845                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      236183                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     339845                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    236183                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    7150                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 339845                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                236183                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   332695                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   13100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   13100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   13122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   13124                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   13124                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   13124                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   13123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   13122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   13122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   13122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        13122                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       25.343545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      53.118538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           12684     96.66%     96.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127           292      2.23%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           49      0.37%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           26      0.20%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           26      0.20%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           10      0.08%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            5      0.04%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511           16      0.12%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            2      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1216-1279            4      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1343            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1472-1535            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1855            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1856-1919            3      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          13122                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        13122                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.996723                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.996507                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.085027                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                23      0.18%      0.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             13096     99.80%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          13122                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   457600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 21750080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15115712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               10872846.16408378                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               7556331.34391208                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2000403267000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     3472753.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       103424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     21189056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     15113792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 51701.568071207133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 10592390.752133160830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 7555371.537574119866                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       338229                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       236183                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     48892000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  11180400250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 47421735713000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30254.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33055.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 200783865.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       103424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     21646656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        21750080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       103424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       103424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     15115712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15115712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1616                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        338229                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           339845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       236183                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          236183                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           51702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        10821145                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           10872846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        51702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          51702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      7556331                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           7556331                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      7556331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          51702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       10821145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          18429178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                332695                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               236153                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         17171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         33081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         24910                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          7964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          8233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          8277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         14359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         38519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        22487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        13261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        20985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        62081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        31124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        14138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         13574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         29121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         20543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         10044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         33422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        18858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         8795                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        12951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        35641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        22625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        10273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4991261000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1663475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11229292250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15002.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33752.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               145899                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              208835                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       214111                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   170.027098                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   118.343776                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   211.202906                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        99599     46.52%     46.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        86552     40.42%     86.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        12206      5.70%     92.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1573      0.73%     93.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1833      0.86%     94.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1285      0.60%     94.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1115      0.52%     95.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1166      0.54%     95.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         8782      4.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       214111                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               21292480                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            15113792                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                10.644092                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.555372                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        637794780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        338988375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       826390740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      436099680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 157909620960.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 196081613100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 603033602880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   959264110515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    479.535298                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1565743456250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  66797640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 367862447750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        890979180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        473562870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1549051560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      796618980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 157909620960.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 249329069400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 558193639680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   969142542630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    484.473518                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1448795830500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  66797640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 484810073500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              152609                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        236183                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            102648                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             187236                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            187236                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         152609                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port      1018521                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1018521                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port     36865792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 36865792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             339845                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   339845    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               339845                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2000403544000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1623408000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1828013750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         678676                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       338831                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
