
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003966                       # Number of seconds simulated
sim_ticks                                  3966426438                       # Number of ticks simulated
final_tick                               533537770692                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311532                       # Simulator instruction rate (inst/s)
host_op_rate                                   403637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 312063                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925412                       # Number of bytes of host memory used
host_seconds                                 12710.34                       # Real time elapsed on the host
sim_insts                                  3959679169                       # Number of instructions simulated
sim_ops                                    5130366836                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       566912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       367104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       248832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1560192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       374656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            374656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12189                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2927                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2927                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1419918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    142927648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1452189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     92552832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1290834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62734556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1452189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     89519371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               393349536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1419918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1452189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1290834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1452189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5615130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94456813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94456813                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94456813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1419918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    142927648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1452189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     92552832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1290834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62734556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1452189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     89519371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              487806349                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9511815                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082540                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530878                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206303                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257673                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194575                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300433                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8866                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16777476                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082540                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495008                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038727                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1077303                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8821060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.333369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5226473     59.25%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354647      4.02%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336633      3.82%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316256      3.59%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261521      2.96%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188180      2.13%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134746      1.53%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210185      2.38%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792419     20.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8821060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.324075                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.763856                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474361                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1043185                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435870                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42220                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825421                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496375                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19948958                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10460                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825421                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655942                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         629688                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       129125                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289692                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       291189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19360605                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          255                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        159729                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26841003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90191960                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90191960                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10045833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3586                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1883                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704573                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015141                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        24006                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       425986                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14603526                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23608                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5717166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17492626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8821060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.655530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.833053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3335453     37.81%     37.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713646     19.43%     57.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1363633     15.46%     72.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815432      9.24%     81.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833065      9.44%     91.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380758      4.32%     95.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242532      2.75%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67252      0.76%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69289      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8821060                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63796     58.86%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20502     18.92%     77.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24089     22.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011331     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200681      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542671     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847249      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14603526                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.535304                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108387                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007422                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38160104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23771408                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14711913                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46162                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668736                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          449                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233170                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825421                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         537324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15877                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054021                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901098                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015141                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1871                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238326                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364915                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465037                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238608                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299185                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018774                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834148                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.510218                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245528                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235139                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204058                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24906506                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.496574                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369544                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5815815                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205427                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7995639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.530733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3408331     42.63%     42.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046590     25.60%     68.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848813     10.62%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431752      5.40%     84.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450050      5.63%     89.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226657      2.83%     92.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155879      1.95%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89576      1.12%     95.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337991      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7995639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337991                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25712498                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936008                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 690755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951182                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951182                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051324                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932373                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477308                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18713546                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                 9511815                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3178099                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2767159                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1598267                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1535669                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225044                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6441                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3875297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17634737                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3178099                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1760713                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3739517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         969143                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        452217                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1905590                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8826403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.305982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5086886     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          666155      7.55%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331467      3.76%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          245217      2.78%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203255      2.30%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176603      2.00%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           61130      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          219546      2.49%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1836144     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8826403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.334121                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.853982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4014184                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424923                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612992                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18220                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        756080                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352604                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3172                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19741503                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4832                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        756080                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4181245                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         215339                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47246                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3462579                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       163910                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19123537                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80049                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25358053                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87116150                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87116150                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16683635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8674356                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1297                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           416120                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2906556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       669234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8488                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206347                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17999332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15355407                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20544                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5160346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14087210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8826403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3178097     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1880644     21.31%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       946666     10.73%     68.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1106802     12.54%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       833390      9.44%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       531063      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228974      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67830      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52937      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8826403                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          65514     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13816     15.41%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10298     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12064840     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       123244      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1124      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2610749     17.00%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       555450      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15355407                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.614351                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89628                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39647383                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23162233                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14829848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15445035                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       808022                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175228                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        756080                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         140525                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8620                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18001766                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2906556                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       669234                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228404                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15026361                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2498745                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       329040                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3039273                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2250901                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            540528                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.579757                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14857458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14829848                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8934930                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22078243                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.559098                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404694                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11171220                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12715625                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5286260                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206647                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8070323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3779953     46.84%     46.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1719245     21.30%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931232     11.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       341307      4.23%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       293082      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130267      1.61%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       315660      3.91%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84244      1.04%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       475333      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8070323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11171220                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12715625                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2592536                       # Number of memory references committed
system.switch_cpus1.commit.loads              2098530                       # Number of loads committed
system.switch_cpus1.commit.membars               1142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1987786                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11107448                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       173677                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       475333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25596758                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36760849                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 685412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11171220                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12715625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11171220                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851457                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851457                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174457                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174457                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69542588                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19484550                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20330148                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2290                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9511815                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3385427                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2764138                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       225235                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1419026                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1323587                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          359073                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10033                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3495305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18520314                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3385427                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1682660                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3890728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1209206                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        665114                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1715333                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9031879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.546234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.363186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5141151     56.92%     56.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          268890      2.98%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          293516      3.25%     63.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          444185      4.92%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          205610      2.28%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          298118      3.30%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          199632      2.21%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          148241      1.64%     77.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2032536     22.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9031879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355918                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.947085                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3679185                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       619578                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3722447                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        31014                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        979654                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       568835                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1078                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22172793                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4128                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        979654                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3866928                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         115384                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       265961                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3564217                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       239727                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21363904                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           70                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140222                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29864745                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99501707                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99501707                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18239214                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11625479                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3666                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1872                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           628425                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1977018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1029131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11222                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       386743                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19974112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15920582                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31532                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6856047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20975747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9031879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762710                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929166                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3214648     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1919672     21.25%     56.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1278428     14.15%     71.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       851010      9.42%     80.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       771919      8.55%     88.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       431996      4.78%     93.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       389531      4.31%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91218      1.01%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83457      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9031879                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         119740     78.11%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16867     11.00%     89.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16698     10.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13283322     83.43%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211347      1.33%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1794      0.01%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1588709      9.98%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       835410      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15920582                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.673769                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             153305                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009629                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41057879                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26833991                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15458283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16073887                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22641                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       783042                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       273266                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        979654                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          69994                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13770                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19977802                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1977018                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1029131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          150                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       125849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       262701                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15630326                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1480335                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       290255                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2287540                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2214355                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            807205                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.643254                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15471338                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15458283                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10122850                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28756305                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.625166                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352022                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10628948                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13087079                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6890748                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       227324                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8052225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3167796     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2238972     27.81%     67.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       890728     11.06%     78.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       447144      5.55%     83.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       412981      5.13%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       189755      2.36%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       204659      2.54%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104954      1.30%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       395236      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8052225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10628948                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13087079                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1949841                       # Number of memory references committed
system.switch_cpus2.commit.loads              1193976                       # Number of loads committed
system.switch_cpus2.commit.membars               1822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1889648                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11789603                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       269838                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       395236                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27634634                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40936415                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 479936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10628948                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13087079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10628948                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.894897                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.894897                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.117447                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.117447                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        70179480                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21428988                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20374599                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9511815                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3183655                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2593144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213410                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1280716                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229159                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          335350                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9411                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3175022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17589668                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3183655                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564509                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3870824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1148604                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        945189                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1553808                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8922242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.439999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.286038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5051418     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          339621      3.81%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274926      3.08%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          664061      7.44%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176695      1.98%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238427      2.67%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165212      1.85%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96639      1.08%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1915243     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8922242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.334705                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.849244                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3314183                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       930540                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3722577                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24067                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        930873                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541259                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21079884                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1683                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        930873                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3556626                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114763                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       464677                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3499240                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       356058                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20335538                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        142906                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28434666                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94946597                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94946597                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17444367                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10990274                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4255                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2550                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           996548                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1916415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       992876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20566                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       289858                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19201748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15227841                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31234                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6612500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20374850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8922242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.706728                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893592                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3310549     37.10%     37.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1856307     20.81%     57.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1181061     13.24%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       895784     10.04%     81.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       782017      8.76%     89.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404270      4.53%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348568      3.91%     98.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68254      0.76%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75432      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8922242                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90131     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20627     15.81%     84.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19672     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12654503     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212599      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1700      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1520055      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       838984      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15227841                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.600940                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130432                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008565                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39539589                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25818687                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14838181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15358273                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58288                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       760890                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251966                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        930873                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66255                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19206010                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44433                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1916415                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       992876                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251144                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14987146                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1424822                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       240694                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2241430                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2112010                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            816608                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.575635                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14848114                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14838181                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9653971                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27432779                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.559974                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351914                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10222547                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12564660                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6641412                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216912                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7991369                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.572279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.131174                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3278576     41.03%     41.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2134468     26.71%     67.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       862037     10.79%     78.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493800      6.18%     84.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395502      4.95%     89.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163306      2.04%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193521      2.42%     94.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96218      1.20%     95.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373941      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7991369                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10222547                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12564660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1896432                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155522                       # Number of loads committed
system.switch_cpus3.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1802297                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11324699                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       256184                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373941                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26823331                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39343681                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 589573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10222547                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12564660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10222547                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.930474                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930474                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.074721                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074721                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67422171                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20488964                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19432067                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3460                       # number of misc regfile writes
system.l20.replacements                          4478                       # number of replacements
system.l20.tagsinuse                      1023.351165                       # Cycle average of tags in use
system.l20.total_refs                           22542                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5502                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.097056                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.427718                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.112281                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   732.986378                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           272.824787                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010183                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006946                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.715807                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.266430                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999366                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6014                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6015                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             951                       # number of Writeback hits
system.l20.Writeback_hits::total                  951                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6063                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6063                       # number of overall hits
system.l20.overall_hits::total                   6064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4429                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4473                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4429                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4473                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4429                       # number of overall misses
system.l20.overall_misses::total                 4473                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13823480                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    755640642                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      769464122                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13823480                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    755640642                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       769464122                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13823480                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    755640642                       # number of overall miss cycles
system.l20.overall_miss_latency::total      769464122                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10443                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10488                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          951                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              951                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10492                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10537                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10492                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10537                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424112                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426487                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422131                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424504                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422131                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424504                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       314170                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170612.021224                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 172024.172144                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       314170                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170612.021224                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 172024.172144                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       314170                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170612.021224                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 172024.172144                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 624                       # number of writebacks
system.l20.writebacks::total                      624                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4429                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4473                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4429                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4473                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4429                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4473                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13323856                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    705256089                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    718579945                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13323856                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    705256089                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    718579945                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13323856                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    705256089                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    718579945                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424112                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426487                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422131                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424504                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422131                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424504                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 302814.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159235.965003                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160648.322155                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 302814.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159235.965003                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160648.322155                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 302814.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159235.965003                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160648.322155                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2915                       # number of replacements
system.l21.tagsinuse                      1023.651888                       # Cycle average of tags in use
system.l21.total_refs                           21270                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3936                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.403963                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.618518                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.683069                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   724.781043                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           277.569259                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.707794                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271064                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999660                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2977                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2981                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             685                       # number of Writeback hits
system.l21.Writeback_hits::total                  685                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           27                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   27                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3004                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3008                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3004                       # number of overall hits
system.l21.overall_hits::total                   3008                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2868                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2913                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2868                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2913                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2868                       # number of overall misses
system.l21.overall_misses::total                 2913                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17832786                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    401476396                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419309182                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17832786                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    401476396                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       419309182                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17832786                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    401476396                       # number of overall miss cycles
system.l21.overall_miss_latency::total      419309182                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5845                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5894                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          685                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              685                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           27                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               27                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5872                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5921                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5872                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5921                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.490676                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.494231                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488420                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.491978                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488420                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.491978                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139984.796374                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143944.106419                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139984.796374                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143944.106419                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139984.796374                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143944.106419                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 379                       # number of writebacks
system.l21.writebacks::total                      379                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2868                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2913                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2868                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2913                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2868                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2913                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    367396741                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    384700898                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    367396741                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    384700898                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    367396741                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    384700898                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.490676                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.494231                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488420                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.491978                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488420                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.491978                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128102.071478                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132063.473395                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128102.071478                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132063.473395                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128102.071478                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132063.473395                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1990                       # number of replacements
system.l22.tagsinuse                      1022.756020                       # Cycle average of tags in use
system.l22.total_refs                           50185                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3011                       # Sample count of references to valid blocks.
system.l22.avg_refs                         16.667220                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.309193                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.092529                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   593.145849                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           405.208449                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010068                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.013762                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.579244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.395711                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998785                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2802                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2804                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1015                       # number of Writeback hits
system.l22.Writeback_hits::total                 1015                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2858                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2860                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2858                       # number of overall hits
system.l22.overall_hits::total                   2860                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1945                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1985                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1945                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1985                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1945                       # number of overall misses
system.l22.overall_misses::total                 1985                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14369626                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    299273700                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      313643326                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14369626                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    299273700                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       313643326                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14369626                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    299273700                       # number of overall miss cycles
system.l22.overall_miss_latency::total      313643326                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4747                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4789                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1015                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1015                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4803                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4845                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4803                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4845                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.409732                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.414492                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.404955                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.409701                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.404955                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.409701                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 359240.650000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153868.226221                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158006.713350                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 359240.650000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153868.226221                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158006.713350                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 359240.650000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153868.226221                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158006.713350                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 670                       # number of writebacks
system.l22.writebacks::total                      670                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1944                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1984                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1944                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1984                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1944                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1984                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13913605                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    277039298                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    290952903                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13913605                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    277039298                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    290952903                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13913605                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    277039298                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    290952903                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.409522                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.414283                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.404747                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.409494                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.404747                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.409494                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 347840.125000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142509.926955                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146649.648690                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 347840.125000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 142509.926955                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146649.648690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 347840.125000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 142509.926955                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146649.648690                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2826                       # number of replacements
system.l23.tagsinuse                      1023.034130                       # Cycle average of tags in use
system.l23.total_refs                           33258                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3850                       # Sample count of references to valid blocks.
system.l23.avg_refs                          8.638442                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.260144                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.367136                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   713.043669                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           282.363181                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016856                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.010124                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.696332                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.275745                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999057                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2878                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2879                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1839                       # number of Writeback hits
system.l23.Writeback_hits::total                 1839                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2930                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2931                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2930                       # number of overall hits
system.l23.overall_hits::total                   2931                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2773                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2818                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2774                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2819                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2774                       # number of overall misses
system.l23.overall_misses::total                 2819                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     15040217                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    412118381                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      427158598                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66393                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66393                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     15040217                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    412184774                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       427224991                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     15040217                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    412184774                       # number of overall miss cycles
system.l23.overall_miss_latency::total      427224991                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5651                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5697                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1839                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1839                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5704                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5750                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5704                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5750                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.490710                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.494646                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.486325                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.490261                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.486325                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.490261                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148618.240534                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151582.185238                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66393                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66393                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148588.599135                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151551.965591                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 334227.044444                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148588.599135                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151551.965591                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1254                       # number of writebacks
system.l23.writebacks::total                     1254                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2773                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2818                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2774                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2819                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2774                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2819                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     14526467                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    380419181                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    394945648                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55063                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55063                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     14526467                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    380474244                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    395000711                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     14526467                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    380474244                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    395000711                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.490710                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.494646                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.490261                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.490261                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 322810.377778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137186.866571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140151.046132                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55063                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55063                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 322810.377778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137157.261716                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140120.862363                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 322810.377778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137157.261716                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140120.862363                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.688334                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641766                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.290102                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.024631                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.663703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064142                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927385                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633072                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633072                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633072                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633072                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633072                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633072                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25468504                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25468504                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25468504                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25468504                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25468504                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25468504                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 363835.771429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 363835.771429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 363835.771429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 363835.771429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 363835.771429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 363835.771429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13938231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13938231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13938231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13938231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13938231                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13938231                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 309738.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 309738.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 309738.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 309738.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 309738.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 309738.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10492                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372235                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10748                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16223.691384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.334281                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.665719                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127472                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778467                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905939                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905939                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905939                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905939                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37800                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          178                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3051019480                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3051019480                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5932815                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5932815                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3056952295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3056952295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3056952295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3056952295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165272                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165272                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943917                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943917                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943917                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943917                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032439                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019537                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019537                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019537                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019537                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80714.801058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80714.801058                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33330.421348                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33330.421348                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80492.714071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80492.714071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80492.714071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80492.714071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu0.dcache.writebacks::total              951                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27486                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27486                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10443                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10492                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    810001568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    810001568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       786511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       786511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    810788079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    810788079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    810788079                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    810788079                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005397                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005397                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005397                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005397                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77564.068563                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77564.068563                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16051.244898                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16051.244898                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77276.789840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77276.789840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77276.789840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77276.789840                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.086054                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913346839                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610840.985891                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.344046                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.742008                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069462                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824907                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894369                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1905530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1905530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1905530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1905530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1905530                       # number of overall hits
system.cpu1.icache.overall_hits::total        1905530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20102582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20102582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1905589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1905589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1905589                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1905589                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1905589                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1905589                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        69751                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 34875.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5872                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206973853                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6128                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33775.106560                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.707645                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.292355                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799639                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200361                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2271417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2271417                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       491559                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        491559                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1266                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1266                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1145                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1145                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2762976                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2762976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2762976                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2762976                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20517                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20517                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           79                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20596                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2163835744                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2163835744                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2594434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2594434                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2166430178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2166430178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2166430178                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2166430178                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2291934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2291934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       491638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       491638                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2783572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2783572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2783572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2783572                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008952                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007399                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007399                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007399                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007399                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105465.503924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105465.503924                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32840.936709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32840.936709                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105186.938143                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105186.938143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105186.938143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105186.938143                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          685                       # number of writebacks
system.cpu1.dcache.writebacks::total              685                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14672                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14724                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14724                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14724                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14724                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5845                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5845                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5872                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    428591842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    428591842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       595510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       595510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    429187352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    429187352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    429187352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    429187352                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73326.234731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73326.234731                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22055.925926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22055.925926                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73090.489101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73090.489101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73090.489101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73090.489101                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.877640                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004763839                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993579.045635                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.877640                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060701                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801086                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1715276                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1715276                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1715276                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1715276                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1715276                       # number of overall hits
system.cpu2.icache.overall_hits::total        1715276                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20028219                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20028219                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20028219                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20028219                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20028219                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20028219                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1715333                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1715333                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1715333                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1715333                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1715333                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1715333                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 351372.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 351372.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 351372.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 351372.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 351372.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 351372.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14455892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14455892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14455892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14455892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14455892                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14455892                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 344187.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 344187.904762                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 344187.904762                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 344187.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 344187.904762                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 344187.904762                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4803                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153922639                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5059                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              30425.506820                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.975024                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.024976                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886621                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113379                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1160578                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1160578                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       752022                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        752022                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1912600                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1912600                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1912600                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1912600                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11998                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          179                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12177                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12177                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12177                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12177                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1135005870                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1135005870                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5655536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5655536                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1140661406                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1140661406                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1140661406                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1140661406                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1172576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1172576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       752201                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       752201                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1924777                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1924777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1924777                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1924777                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010232                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010232                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006326                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006326                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006326                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006326                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94599.589098                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94599.589098                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31595.173184                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31595.173184                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93673.434015                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93673.434015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93673.434015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93673.434015                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1015                       # number of writebacks
system.cpu2.dcache.writebacks::total             1015                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7251                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7251                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7374                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7374                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4747                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4747                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4803                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4803                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    324700614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    324700614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1196213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1196213                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    325896827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    325896827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    325896827                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    325896827                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 68401.224774                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68401.224774                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21360.946429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21360.946429                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 67852.764314                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67852.764314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 67852.764314                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67852.764314                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.220714                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004770407                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932250.782692                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.220714                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067661                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827277                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1553743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1553743                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1553743                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1553743                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1553743                       # number of overall hits
system.cpu3.icache.overall_hits::total        1553743                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total           65                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21951464                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21951464                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21951464                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21951464                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21951464                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21951464                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1553808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1553808                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1553808                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1553808                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1553808                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1553808                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 337714.830769                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 337714.830769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 337714.830769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 337714.830769                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15191264                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15191264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     15191264                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15191264                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 330244.869565                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 330244.869565                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5704                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158235114                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26549.515772                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.797839                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.202161                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1081261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1081261                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736710                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1817971                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1817971                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1817971                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1817971                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14810                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15371                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15371                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15371                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15371                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1543611997                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1543611997                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     66322165                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     66322165                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1609934162                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1609934162                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1609934162                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1609934162                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1096071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1096071                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       737271                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       737271                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1833342                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1833342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1833342                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1833342                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013512                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008384                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008384                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008384                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008384                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 104227.683795                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104227.683795                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118221.327986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118221.327986                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104738.414026                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104738.414026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104738.414026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104738.414026                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       325457                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 108485.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1839                       # number of writebacks
system.cpu3.dcache.writebacks::total             1839                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9667                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5704                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    442086253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    442086253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1112834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1112834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    443199087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    443199087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    443199087                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    443199087                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78231.508229                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78231.508229                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20996.867925                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20996.867925                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 77699.699684                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 77699.699684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 77699.699684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 77699.699684                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
