Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 17:32:16 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (918)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (918)
--------------------------------------------------
 There are 918 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.770        0.000                      0                 2261        0.114        0.000                      0                 2261        4.500        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.770        0.000                      0                 2237        0.114        0.000                      0                 2237        4.500        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.874        0.000                      0                   24        0.556        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 4.009ns (47.100%)  route 4.503ns (52.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=96, routed)          4.503    13.678    main_vga_vram_buffer/P[15]
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.478    14.819    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.448    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 4.009ns (47.793%)  route 4.379ns (52.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.175 r  vram_wa/P[12]
                         net (fo=48, routed)          4.379    13.555    main_vga_vram_buffer/P[12]
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.405    main_vga_vram_buffer/memory_block_reg_10_2
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 4.009ns (47.850%)  route 4.369ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.175 r  vram_wa/P[13]
                         net (fo=48, routed)          4.369    13.545    main_vga_vram_buffer/P[13]
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.478    14.819    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.009ns (47.515%)  route 4.428ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=96, routed)          4.428    13.604    main_vga_vram_buffer/P[15]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.482    14.823    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.460    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 4.009ns (48.041%)  route 4.336ns (51.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.175 r  vram_wa/P[5]
                         net (fo=48, routed)          4.336    13.511    main_vga_vram_buffer/P[5]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.483    14.824    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.402    main_vga_vram_buffer/memory_block_reg_4_2
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 4.009ns (48.020%)  route 4.340ns (51.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=96, routed)          4.340    13.515    main_vga_vram_buffer/P[15]
    RAMB36_X0Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.481    14.822    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/CLKARDCLK
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.459    main_vga_vram_buffer/memory_block_reg_2_0
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 4.125ns (50.266%)  route 4.081ns (49.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=96, routed)          3.545    12.720    main_vga_vram_buffer/P[15]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.116    12.836 r  main_vga_vram_buffer/memory_block_reg_7_0_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP/O
                         net (fo=1, routed)           0.536    13.373    main_vga_vram_buffer/memory_block_reg_7_0_ENARDEN_cooolgate_en_sig_19
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.324    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 4.009ns (48.485%)  route 4.260ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.175 r  vram_wa/P[3]
                         net (fo=48, routed)          4.260    13.435    main_vga_vram_buffer/P[3]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.479    14.820    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.406    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 4.009ns (48.485%)  route 4.260ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.175 r  vram_wa/P[3]
                         net (fo=48, routed)          4.260    13.435    main_vga_vram_buffer/P[3]
    RAMB36_X0Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.490    14.831    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism              0.180    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.409    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 4.009ns (48.556%)  route 4.247ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.175 r  vram_wa/P[8]
                         net (fo=48, routed)          4.247    13.423    main_vga_vram_buffer/P[8]
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.405    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.700%)  route 0.133ns (27.300%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.938 r  clk_disp_div/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.938    clk_disp_div/counter_reg[20]_i_1__0_n_8
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.301%)  route 0.133ns (26.699%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.949 r  clk_disp_div/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.949    clk_disp_div/counter_reg[20]_i_1__0_n_6
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[22]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.574%)  route 0.133ns (25.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.974 r  clk_disp_div/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.974    clk_disp_div/counter_reg[20]_i_1__0_n_7
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[21]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.574%)  route 0.133ns (25.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.974 r  clk_disp_div/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.974    clk_disp_div/counter_reg[20]_i_1__0_n_5
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  clk_disp_div/counter_reg[23]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.719%)  route 0.133ns (25.281%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  clk_disp_div/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.923    clk_disp_div/counter_reg[20]_i_1__0_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  clk_disp_div/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.977    clk_disp_div/counter_reg[24]_i_1__0_n_8
    SLICE_X53Y51         FDRE                                         r  clk_disp_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  clk_disp_div/counter_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.170%)  route 0.342ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.550     1.433    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  sw_array/tmp1_reg[8]/Q
                         net (fo=1, routed)           0.342     1.917    sw_array/tmp1_reg_n_1_[8]
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.815     1.942    sw_array/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059     1.752    sw_array/tmp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk_disp_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_disp_div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.235%)  route 0.133ns (24.765%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.567     1.450    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  clk_disp_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_disp_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.724    clk_disp_div/counter_reg[18]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  clk_disp_div/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    clk_disp_div/counter_reg[16]_i_1__0_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  clk_disp_div/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.923    clk_disp_div/counter_reg[20]_i_1__0_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  clk_disp_div/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.988    clk_disp_div/counter_reg[24]_i_1__0_n_6
    SLICE_X53Y51         FDRE                                         r  clk_disp_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     1.963    clk_disp_div/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  clk_disp_div/counter_reg[26]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.105     1.824    clk_disp_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.477    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_array/tmp1_reg[7]/Q
                         net (fo=1, routed)           0.118     1.736    sw_array/tmp1_reg_n_1_[7]
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp2_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.070     1.560    sw_array/tmp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_vga_rst/tmp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_vga_rst/genblk1[0].the_debouncer/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.112%)  route 0.110ns (43.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  btn_vga_rst/tmp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  btn_vga_rst/tmp2_reg[0]/Q
                         net (fo=2, routed)           0.110     1.698    btn_vga_rst/genblk1[0].the_debouncer/tmp2
    SLICE_X46Y44         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     1.961    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_stable_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.059     1.522    btn_vga_rst/genblk1[0].the_debouncer/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.477    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_array/tmp1_reg[4]/Q
                         net (fo=1, routed)           0.121     1.740    sw_array/tmp1_reg_n_1_[4]
    SLICE_X0Y9           FDRE                                         r  sw_array/tmp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  sw_array/tmp2_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.070     1.563    sw_array/tmp2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10  main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y15  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y17  main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y3   main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y15  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17  main_vga_vram_buffer/memory_block_reg_12_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17  main_vga_vram_buffer/memory_block_reg_12_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5   main_vga_vram_buffer/memory_block_reg_14_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  vram_data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y43  btn_vga_rst/tmp2_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.518ns (31.370%)  route 1.133ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.133     6.740    main_vga_sync/AR[0]
    SLICE_X55Y47         FDCE                                         f  main_vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y47         FDCE                                         r  main_vga_sync/pixel_reg_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.614    main_vga_sync/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.518ns (31.370%)  route 1.133ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.133     6.740    main_vga_sync/AR[0]
    SLICE_X55Y47         FDCE                                         f  main_vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y47         FDCE                                         r  main_vga_sync/pixel_reg_reg[1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.614    main_vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.518ns (31.370%)  route 1.133ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.133     6.740    main_vga_sync/AR[0]
    SLICE_X54Y47         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y47         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.700    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.518ns (31.370%)  route 1.133ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.133     6.740    main_vga_sync/AR[0]
    SLICE_X54Y47         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y47         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.700    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.518ns (31.370%)  route 1.133ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.133     6.740    main_vga_sync/AR[0]
    SLICE_X54Y47         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y47         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.700    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.518ns (32.260%)  route 1.088ns (67.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.088     6.694    main_vga_sync/AR[0]
    SLICE_X56Y47         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.454    14.795    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y47         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.361    14.659    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.518ns (32.394%)  route 1.081ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.081     6.687    main_vga_sync/AR[0]
    SLICE_X56Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.453    14.794    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y46         FDCE (Recov_fdce_C_CLR)     -0.361    14.658    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.518ns (32.260%)  route 1.088ns (67.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.088     6.694    main_vga_sync/AR[0]
    SLICE_X56Y47         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.454    14.795    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y47         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.701    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.518ns (34.160%)  route 0.998ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.998     6.605    main_vga_sync/AR[0]
    SLICE_X55Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.452    14.793    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.518ns (34.160%)  route 0.998ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.567     5.088    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.998     6.605    main_vga_sync/AR[0]
    SLICE_X55Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.452    14.793    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  8.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X54Y45         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X54Y45         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X54Y45         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X54Y45         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X54Y45         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.057%)  route 0.364ns (68.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.364     1.975    main_vga_sync/AR[0]
    SLICE_X55Y45         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.453%)  route 0.433ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.433     2.045    main_vga_sync/AR[0]
    SLICE_X54Y46         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y46         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.419    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.453%)  route 0.433ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.433     2.045    main_vga_sync/AR[0]
    SLICE_X55Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.453%)  route 0.433ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.433     2.045    main_vga_sync/AR[0]
    SLICE_X55Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.453%)  route 0.433ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.447    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.433     2.045    main_vga_sync/AR[0]
    SLICE_X55Y46         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     1.964    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.650    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.944ns  (logic 7.459ns (49.917%)  route 7.484ns (50.083%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.938     6.301    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.425 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.425    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     6.663 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.033     7.695    main_vga_sync/vga_r
    SLICE_X54Y47         LUT6 (Prop_lut6_I3_O)        0.298     7.993 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.448    11.441    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.944 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.944    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.885ns  (logic 7.453ns (50.071%)  route 7.432ns (49.929%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_1_n_2
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.713     6.075    main_vga_vram_buffer/memory_block_reg_1_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.199 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.199    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.411 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.508     6.919    main_vga_sync/vga_g
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.299     7.218 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.146    11.364    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.885 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.885    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.763ns  (logic 7.481ns (50.674%)  route 7.282ns (49.326%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.938     6.301    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.425 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.425    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     6.663 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.033     7.695    main_vga_sync/vga_r
    SLICE_X54Y47         LUT6 (Prop_lut6_I3_O)        0.298     7.993 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.246    11.239    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.763 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.763    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.624ns  (logic 7.427ns (50.788%)  route 7.197ns (49.212%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_6_0_n_2
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.433     5.795    main_vga_vram_buffer/memory_block_reg_7_0_n_68
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.919 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     6.131 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.773     6.904    main_vga_sync/vga_b
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.299     7.203 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.926    11.129    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.624 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.624    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.609ns  (logic 7.461ns (51.073%)  route 7.148ns (48.927%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_1_n_2
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.713     6.075    main_vga_vram_buffer/memory_block_reg_1_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.199 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.199    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.411 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.508     6.919    main_vga_sync/vga_g
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.299     7.218 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.862    11.080    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.609 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.609    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.508ns  (logic 7.451ns (51.358%)  route 7.057ns (48.642%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_6_0_n_2
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.433     5.795    main_vga_vram_buffer/memory_block_reg_7_0_n_68
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.919 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     6.131 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.773     6.904    main_vga_sync/vga_b
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.299     7.203 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.786    10.989    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.508 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.508    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.463ns  (logic 7.481ns (51.722%)  route 6.983ns (48.278%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.938     6.301    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.425 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.425    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     6.663 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.033     7.695    main_vga_sync/vga_r
    SLICE_X54Y47         LUT6 (Prop_lut6_I3_O)        0.298     7.993 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.946    10.940    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.463 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.463    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.435ns  (logic 7.437ns (51.523%)  route 6.998ns (48.477%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_1_n_2
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.713     6.075    main_vga_vram_buffer/memory_block_reg_1_1_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.199 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.199    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.411 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.508     6.919    main_vga_sync/vga_g
    SLICE_X54Y48         LUT6 (Prop_lut6_I3_O)        0.299     7.218 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.712    10.930    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.435 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.435    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 7.435ns (51.843%)  route 6.907ns (48.157%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_6_0_n_2
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           2.433     5.795    main_vga_vram_buffer/memory_block_reg_7_0_n_68
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.919 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     6.131 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.773     6.904    main_vga_sync/vga_b
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.299     7.203 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.636    10.839    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.342 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.342    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.309ns  (logic 7.476ns (52.249%)  route 6.833ns (47.751%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.938     6.301    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.425 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.425    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     6.663 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.033     7.695    main_vga_sync/vga_r
    SLICE_X54Y47         LUT6 (Prop_lut6_I3_O)        0.298     7.993 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.796    10.790    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.309 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.309    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  en_write_uart_reg/Q
                         net (fo=3, routed)           0.131     0.279    usb_rs232_tx/en_write_uart
    SLICE_X46Y60         FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.222%)  route 0.133ns (44.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.133     0.297    usb_rs232_tx/is_sending
    SLICE_X47Y59         FDRE                                         r  usb_rs232_tx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.222%)  route 0.133ns (44.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.133     0.297    usb_rs232_tx/is_sending
    SLICE_X47Y59         FDRE                                         r  usb_rs232_tx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[5]/C
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/count_reg[5]/Q
                         net (fo=11, routed)          0.126     0.267    usb_rs232_rx/count_reg[5]
    SLICE_X45Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  usb_rs232_rx/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    usb_rs232_rx/p_0_in[5]
    SLICE_X45Y60         FDRE                                         r  usb_rs232_rx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[6]/C
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  usb_rs232_tx/count_reg[6]/Q
                         net (fo=8, routed)           0.134     0.275    usb_rs232_tx/count_reg[6]
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.320 r  usb_rs232_tx/dout_i_2/O
                         net (fo=1, routed)           0.000     0.320    usb_rs232_tx/dout_i_2_n_1
    SLICE_X46Y59         FDRE                                         r  usb_rs232_tx/dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[0]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/count_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    usb_rs232_tx/count_reg[0]
    SLICE_X47Y58         LUT4 (Prop_lut4_I1_O)        0.045     0.336 r  usb_rs232_tx/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.336    usb_rs232_tx/p_0_in__0[3]
    SLICE_X47Y58         FDRE                                         r  usb_rs232_tx/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[0]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/count_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    usb_rs232_tx/count_reg[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.337 r  usb_rs232_tx/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.337    usb_rs232_tx/p_0_in__0[5]
    SLICE_X47Y58         FDRE                                         r  usb_rs232_tx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[0]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/count_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    usb_rs232_tx/count_reg[0]
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.048     0.339 r  usb_rs232_tx/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    usb_rs232_tx/p_0_in__0[4]
    SLICE_X47Y58         FDRE                                         r  usb_rs232_tx/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.596%)  route 0.206ns (59.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=3, routed)           0.206     0.347    received
    SLICE_X44Y60         FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.580%)  route 0.222ns (63.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.222     0.350    usb_rs232_rx/is_receiving
    SLICE_X44Y59         FDRE                                         r  usb_rs232_rx/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           857 Endpoints
Min Delay           857 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.099ns  (logic 4.640ns (35.422%)  route 8.459ns (64.578%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 f  vram_ra/P[15]
                         net (fo=72, routed)          6.803    17.124    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X10Y74         LUT5 (Prop_lut5_I3_O)        0.150    17.274 r  main_vga_vram_buffer/memory_block_reg_0_2_ENBWREN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           0.918    18.192    main_vga_vram_buffer/memory_block_reg_0_2_ENBWREN_cooolgate_en_sig_52
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.725ns  (logic 4.614ns (36.259%)  route 8.111ns (63.741%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 f  vram_ra/P[15]
                         net (fo=72, routed)          6.803    17.124    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X10Y74         LUT5 (Prop_lut5_I3_O)        0.124    17.248 r  main_vga_vram_buffer/memory_block_reg_0_1_ENBWREN_cooolgate_en_gate_100_LOPT_REMAP/O
                         net (fo=1, routed)           0.570    17.817    main_vga_vram_buffer/memory_block_reg_0_1_ENBWREN_cooolgate_en_sig_51
    RAMB36_X0Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.313ns  (logic 4.490ns (36.466%)  route 7.823ns (63.534%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          7.084    17.405    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 4.490ns (37.098%)  route 7.613ns (62.902%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          6.875    17.195    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.891ns  (logic 4.490ns (37.760%)  route 7.401ns (62.240%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          6.662    16.983    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 4.490ns (39.204%)  route 6.963ns (60.796%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          6.224    16.545    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 4.490ns (39.502%)  route 6.877ns (60.498%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          6.138    16.459    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.334ns  (logic 4.490ns (39.616%)  route 6.844ns (60.384%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          6.105    16.426    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.269ns  (logic 4.607ns (40.882%)  route 6.662ns (59.118%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 f  vram_ra/P[15]
                         net (fo=72, routed)          4.844    15.165    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X8Y56          LUT5 (Prop_lut5_I3_O)        0.117    15.282 r  main_vga_vram_buffer/memory_block_reg_2_2_ENBWREN_cooolgate_en_gate_130_LOPT_REMAP/O
                         net (fo=1, routed)           1.079    16.361    main_vga_vram_buffer/memory_block_reg_2_2_ENBWREN_cooolgate_en_sig_68
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 4.490ns (40.264%)  route 6.661ns (59.736%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.092    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.739     6.309    main_vga_sync_n_20
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.321 r  vram_ra/P[15]
                         net (fo=72, routed)          5.923    16.244    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    RAMB36_X0Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.472ns (48.057%)  route 0.510ns (51.943%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[17])
                                                      0.308     2.142 r  vram_ra/P[17]
                         net (fo=33, routed)          0.289     2.431    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[17]
    SLICE_X48Y49         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.472ns (47.891%)  route 0.514ns (52.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[1])
                                                      0.308     2.142 r  vram_ra/P[1]
                         net (fo=48, routed)          0.293     2.435    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[1]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.472ns (47.891%)  route 0.514ns (52.109%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[9])
                                                      0.308     2.142 r  vram_ra/P[9]
                         net (fo=48, routed)          0.293     2.435    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[9]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_2__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.472ns (47.849%)  route 0.514ns (52.151%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[16])
                                                      0.308     2.142 r  vram_ra/P[16]
                         net (fo=33, routed)          0.294     2.436    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[16]
    SLICE_X48Y49         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_2__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.472ns (47.843%)  route 0.515ns (52.157%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[2])
                                                      0.308     2.142 r  vram_ra/P[2]
                         net (fo=48, routed)          0.294     2.436    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[2]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.472ns (47.807%)  route 0.515ns (52.193%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      0.308     2.142 r  vram_ra/P[4]
                         net (fo=48, routed)          0.294     2.436    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[4]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.472ns (47.769%)  route 0.516ns (52.231%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[0])
                                                      0.308     2.142 r  vram_ra/P[0]
                         net (fo=48, routed)          0.295     2.437    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[0]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.472ns (47.710%)  route 0.517ns (52.290%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[11])
                                                      0.308     2.142 r  vram_ra/P[11]
                         net (fo=48, routed)          0.297     2.438    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[11]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.472ns (47.669%)  route 0.518ns (52.331%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      0.308     2.142 r  vram_ra/P[14]
                         net (fo=48, routed)          0.297     2.439    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[14]
    RAMB36_X2Y9          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.472ns (46.843%)  route 0.536ns (53.157%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.449    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.221     1.834    vga_pos_x[1]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_C[1]_P[12])
                                                      0.308     2.142 r  vram_ra/P[12]
                         net (fo=48, routed)          0.315     2.457    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[12]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_vga_rst/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.441ns (33.467%)  route 2.865ns (66.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.865     4.307    btn_vga_rst/btnC_IBUF
    SLICE_X44Y43         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448     4.789    btn_vga_rst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.801ns  (logic 1.461ns (38.444%)  route 2.340ns (61.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.340     3.801    sw_array/D[1]
    SLICE_X14Y40         FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448     4.789    sw_array/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  sw_array/tmp1_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_array/tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.454ns (39.557%)  route 2.223ns (60.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.223     3.677    sw_array/D[8]
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.428     4.769    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.453ns (40.669%)  route 2.120ns (59.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.120     3.572    sw_array/D[0]
    SLICE_X28Y25         FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.430     4.771    sw_array/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  sw_array/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.464ns (42.443%)  route 1.985ns (57.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.985     3.449    sw_array/D[2]
    SLICE_X14Y28         FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.438     4.779    sw_array/clk_IBUF_BUFG
    SLICE_X14Y28         FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_array/tmp1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 1.469ns (52.899%)  route 1.308ns (47.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.308     2.776    sw_array/D[12]
    SLICE_X64Y51         FDRE                                         r  sw_array/tmp1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.510     4.851    sw_array/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sw_array/tmp1_reg[12]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_array/tmp1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.761ns  (logic 1.453ns (52.617%)  route 1.308ns (47.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.308     2.761    sw_array/D[13]
    SLICE_X58Y55         FDRE                                         r  sw_array/tmp1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.508     4.849    sw_array/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sw_array/tmp1_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_array/tmp1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.542ns  (logic 1.455ns (57.245%)  route 1.087ns (42.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.087     2.542    sw_array/D[14]
    SLICE_X65Y52         FDRE                                         r  sw_array/tmp1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.510     4.851    sw_array/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  sw_array/tmp1_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_array/tmp1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.413ns  (logic 1.456ns (60.340%)  route 0.957ns (39.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.957     2.413    sw_array/D[15]
    SLICE_X64Y52         FDRE                                         r  sw_array/tmp1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.510     4.851    sw_array/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  sw_array/tmp1_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 1.464ns (60.851%)  route 0.942ns (39.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.942     2.406    sw_array/D[11]
    SLICE_X65Y41         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.518     4.859    sw_array/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  sw_array/tmp1_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.803%)  route 0.332ns (70.197%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[5]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[5]/Q
                         net (fo=3, routed)           0.332     0.473    text_generator/ascii_rom_inst/ADDRARDADDR[9]
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.871     1.999    text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.585%)  route 0.370ns (72.415%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[3]/C
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[3]/Q
                         net (fo=3, routed)           0.370     0.511    text_generator/ascii_rom_inst/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.871     1.999    text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.708%)  route 0.407ns (74.292%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[0]/C
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[0]/Q
                         net (fo=3, routed)           0.407     0.548    text_generator/ascii_rom_inst/ADDRARDADDR[4]
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.871     1.999    text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.217ns (39.114%)  route 0.337ns (60.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.337     0.554    sw_array/D[3]
    SLICE_X3Y10          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  sw_array/tmp1_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.218ns (39.133%)  route 0.339ns (60.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.339     0.557    sw_array/D[6]
    SLICE_X1Y4           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.227ns (40.551%)  route 0.333ns (59.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.333     0.560    sw_array/D[7]
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.219ns (38.084%)  route 0.356ns (61.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.356     0.575    sw_array/D[4]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_array/tmp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.259%)  route 0.350ns (60.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.350     0.576    sw_array/D[10]
    SLICE_X64Y46         FDRE                                         r  sw_array/tmp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  sw_array/tmp1_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.220ns (38.238%)  route 0.356ns (61.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.356     0.576    sw_array/D[9]
    SLICE_X64Y43         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  sw_array/tmp1_reg[9]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.234ns (39.809%)  route 0.354ns (60.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.354     0.588    sw_array/D[5]
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/C





