\hypertarget{serial__port__controller_8h}{}\doxysection{/home/goncalo/\+L\+C\+O\+M/shared/proj/src/periferals/serial\+\_\+port\+\_\+controller.h File Reference}
\label{serial__port__controller_8h}\index{/home/goncalo/LCOM/shared/proj/src/periferals/serial\_port\_controller.h@{/home/goncalo/LCOM/shared/proj/src/periferals/serial\_port\_controller.h}}
{\ttfamily \#include $<$lcom/lcf.\+h$>$}\newline
Include dependency graph for serial\+\_\+port\+\_\+controller.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=221pt]{serial__port__controller_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{serial__port__controller_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a00dbb3ab1c59e14699be9393693e2248}{C\+O\+M1}}~0x3\+F8
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}{C\+O\+M1\+\_\+\+I\+RQ}}~4
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_aa6f7e7a9f4551d6151f9d45362118a50}{R\+BR}}~0x00
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a5e9787adf3c9afcc4b781e85bb545b35}{T\+HR}}~0x00
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}{I\+ER}}~0x01
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a67004975983f9c99226d63db17ba74c4}{I\+IR}}~0x02
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a264b36b13386e3f62fe69e04711bc006}{F\+CR}}~0x02
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a851cb396b6eaa97346364a772b439f37}{L\+CR}}~0x03
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a65364db1603cde6f6533cb61bcfcf553}{M\+CR}}~0x04
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ad51d51aee21f6cc77d4955221aee3dcb}{L\+SR}}~0x05
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ad4806a0bfd996121bc27d2466393207e}{M\+SR}}~0x06
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_aba790acded5479fe4b3e8e7bc7cd5473}{S\+C\+R\+A\+T\+C\+H\+P\+A\+D\+\_\+\+R\+EG}}~0x07
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ab801e055044a209a9870650479be14c1}{D\+I\+V\+I\+S\+O\+R\+\_\+\+L\+A\+T\+C\+H\+\_\+\+L\+SB}}~0x00
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a11d25bb245c875432c59dfad58587483}{D\+I\+V\+I\+S\+O\+R\+\_\+\+L\+A\+T\+C\+H\+\_\+\+M\+SB}}~0x01
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a27f02575e5eacaf96f2ea55c57aabf43}{L\+C\+R\+\_\+8\+\_\+\+B\+I\+T\+S\+\_\+\+P\+E\+R\+\_\+\+C\+H\+AR}}~B\+IT(0) $\vert$ B\+IT(1)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a57ff35c0ff45d7e875c769aa86d4f6ab}{L\+C\+R\+\_\+\+O\+D\+D\+\_\+\+P\+A\+R\+I\+TY}}~B\+IT(3)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a1cf80a668c79b3081803063178f40920}{L\+C\+R\+\_\+\+D\+L\+AB}}~B\+IT(7)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a9833b4149a089d0717dcf83da68e3e62}{L\+S\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+D\+A\+TA}}~B\+IT(0)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a3684ed231dfce54fdc7e7807deb7bc4a}{L\+S\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+RR}}~B\+IT(1)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a7888b4b4497920e3c61df39361383a80}{L\+S\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+RR}}~B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_aa41b86c0d4211979e45401ac83f797a0}{L\+S\+R\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+RR}}~B\+IT(3)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ac5cf815bb180da24505a7086782543de}{L\+S\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+I\+NT}}~B\+IT(4)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a4171a66481bc48c0e0d7e082669a50f8}{L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+TY}}~B\+IT(5)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a39927634a195973fa9d71e98c8979d45}{L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+R\+EG}}~B\+IT(6)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a495955cda89f49f7dfa09f1a50b303bd}{L\+S\+R\+\_\+\+F\+I\+F\+O\+\_\+\+E\+RR}}~B\+IT(7)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a0f00422ec65d54a9fc73139b93cd4958}{I\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+A\+B\+L\+E\+\_\+\+I\+NT}}~B\+IT(0)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a249e37e77a57573cc7408d9c7ab7adf0}{I\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+I\+NT}}~B\+IT(1)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a14b8af921ba466653305e561229b1f8f}{I\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+NT}}~B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ac1d90a69045d416f6766ca7884532bc1}{I\+E\+R\+\_\+\+M\+O\+D\+E\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+NT}}~B\+IT(3)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a6134febf63594c966aa2735270cb3b2f}{I\+I\+R\+\_\+\+N\+O\+\_\+\+I\+NT}}~B\+IT(0)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a165b22b5d644704b505eccfc094e4b1f}{I\+I\+R\+\_\+\+ID}}~B\+IT(1) $\vert$ B\+IT(2) $\vert$ B\+IT(3)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a5116f3ead04d69090b4194a58fdedd0c}{I\+I\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+US}}~B\+IT(1) $\vert$ B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a4064726e3cd283da1defb1a8b54a1ead}{I\+I\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+A\+B\+LE}}~B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a3f8fe6db66b64b7d17ad069fb13d142a}{I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+C\+H\+A\+R\+\_\+\+T\+I\+M\+E\+O\+UT}}~B\+IT(3) $\vert$ B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_ac368fab1f0254044465e9775b4851bca}{I\+I\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+TY}}~B\+IT(1)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a48782779e251356a09f0124979329aa2}{I\+I\+R\+\_\+\+M\+O\+D\+E\+M\+\_\+\+S\+T\+A\+T\+US}}~0x00
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a70931a99a081a2ed8ee6b39fe72566c8}{F\+C\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+O\+T\+H\+\_\+\+F\+I\+FO}}~B\+IT(0)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a9a7cf7a7e7ecd02ee6ff499274890ef1}{F\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+C\+V\+R\+\_\+\+F\+I\+FO}}~B\+IT(1)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_a051a82f34f9fa29b948fc04c55ccdfd8}{F\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+X\+M\+I\+T\+\_\+\+F\+I\+FO}}~B\+IT(2)
\item 
\#define \mbox{\hyperlink{serial__port__controller_8h_afd506f341003e7973d4dd687987bc5c0}{F\+C\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+64\+\_\+\+B\+Y\+T\+E\+\_\+\+F\+I\+FO}}~B\+IT(5)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{serial__port__controller_8h_a00dbb3ab1c59e14699be9393693e2248}\label{serial__port__controller_8h_a00dbb3ab1c59e14699be9393693e2248}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!COM1@{COM1}}
\index{COM1@{COM1}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{COM1}{COM1}}
{\footnotesize\ttfamily \#define C\+O\+M1~0x3\+F8}

\mbox{\Hypertarget{serial__port__controller_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}\label{serial__port__controller_8h_a3685c78b9bd6dd0fa3861807e24a4e1b}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!COM1\_IRQ@{COM1\_IRQ}}
\index{COM1\_IRQ@{COM1\_IRQ}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{COM1\_IRQ}{COM1\_IRQ}}
{\footnotesize\ttfamily \#define C\+O\+M1\+\_\+\+I\+RQ~4}

\mbox{\Hypertarget{serial__port__controller_8h_ab801e055044a209a9870650479be14c1}\label{serial__port__controller_8h_ab801e055044a209a9870650479be14c1}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!DIVISOR\_LATCH\_LSB@{DIVISOR\_LATCH\_LSB}}
\index{DIVISOR\_LATCH\_LSB@{DIVISOR\_LATCH\_LSB}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{DIVISOR\_LATCH\_LSB}{DIVISOR\_LATCH\_LSB}}
{\footnotesize\ttfamily \#define D\+I\+V\+I\+S\+O\+R\+\_\+\+L\+A\+T\+C\+H\+\_\+\+L\+SB~0x00}

\mbox{\Hypertarget{serial__port__controller_8h_a11d25bb245c875432c59dfad58587483}\label{serial__port__controller_8h_a11d25bb245c875432c59dfad58587483}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!DIVISOR\_LATCH\_MSB@{DIVISOR\_LATCH\_MSB}}
\index{DIVISOR\_LATCH\_MSB@{DIVISOR\_LATCH\_MSB}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{DIVISOR\_LATCH\_MSB}{DIVISOR\_LATCH\_MSB}}
{\footnotesize\ttfamily \#define D\+I\+V\+I\+S\+O\+R\+\_\+\+L\+A\+T\+C\+H\+\_\+\+M\+SB~0x01}

\mbox{\Hypertarget{serial__port__controller_8h_a264b36b13386e3f62fe69e04711bc006}\label{serial__port__controller_8h_a264b36b13386e3f62fe69e04711bc006}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!FCR@{FCR}}
\index{FCR@{FCR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \#define F\+CR~0x02}

\mbox{\Hypertarget{serial__port__controller_8h_a9a7cf7a7e7ecd02ee6ff499274890ef1}\label{serial__port__controller_8h_a9a7cf7a7e7ecd02ee6ff499274890ef1}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!FCR\_CLEAR\_RCVR\_FIFO@{FCR\_CLEAR\_RCVR\_FIFO}}
\index{FCR\_CLEAR\_RCVR\_FIFO@{FCR\_CLEAR\_RCVR\_FIFO}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{FCR\_CLEAR\_RCVR\_FIFO}{FCR\_CLEAR\_RCVR\_FIFO}}
{\footnotesize\ttfamily \#define F\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+R\+C\+V\+R\+\_\+\+F\+I\+FO~B\+IT(1)}

\mbox{\Hypertarget{serial__port__controller_8h_a051a82f34f9fa29b948fc04c55ccdfd8}\label{serial__port__controller_8h_a051a82f34f9fa29b948fc04c55ccdfd8}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!FCR\_CLEAR\_XMIT\_FIFO@{FCR\_CLEAR\_XMIT\_FIFO}}
\index{FCR\_CLEAR\_XMIT\_FIFO@{FCR\_CLEAR\_XMIT\_FIFO}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{FCR\_CLEAR\_XMIT\_FIFO}{FCR\_CLEAR\_XMIT\_FIFO}}
{\footnotesize\ttfamily \#define F\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+X\+M\+I\+T\+\_\+\+F\+I\+FO~B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_afd506f341003e7973d4dd687987bc5c0}\label{serial__port__controller_8h_afd506f341003e7973d4dd687987bc5c0}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!FCR\_ENABLE\_64\_BYTE\_FIFO@{FCR\_ENABLE\_64\_BYTE\_FIFO}}
\index{FCR\_ENABLE\_64\_BYTE\_FIFO@{FCR\_ENABLE\_64\_BYTE\_FIFO}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{FCR\_ENABLE\_64\_BYTE\_FIFO}{FCR\_ENABLE\_64\_BYTE\_FIFO}}
{\footnotesize\ttfamily \#define F\+C\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+64\+\_\+\+B\+Y\+T\+E\+\_\+\+F\+I\+FO~B\+IT(5)}

\mbox{\Hypertarget{serial__port__controller_8h_a70931a99a081a2ed8ee6b39fe72566c8}\label{serial__port__controller_8h_a70931a99a081a2ed8ee6b39fe72566c8}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!FCR\_ENABLE\_BOTH\_FIFO@{FCR\_ENABLE\_BOTH\_FIFO}}
\index{FCR\_ENABLE\_BOTH\_FIFO@{FCR\_ENABLE\_BOTH\_FIFO}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{FCR\_ENABLE\_BOTH\_FIFO}{FCR\_ENABLE\_BOTH\_FIFO}}
{\footnotesize\ttfamily \#define F\+C\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+O\+T\+H\+\_\+\+F\+I\+FO~B\+IT(0)}

\mbox{\Hypertarget{serial__port__controller_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}\label{serial__port__controller_8h_a3e27fa35f9febccdc4a0c28a5c8cffbb}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IER@{IER}}
\index{IER@{IER}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \#define I\+ER~0x01}

\mbox{\Hypertarget{serial__port__controller_8h_ac1d90a69045d416f6766ca7884532bc1}\label{serial__port__controller_8h_ac1d90a69045d416f6766ca7884532bc1}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IER\_MODEM\_STATUS\_INT@{IER\_MODEM\_STATUS\_INT}}
\index{IER\_MODEM\_STATUS\_INT@{IER\_MODEM\_STATUS\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IER\_MODEM\_STATUS\_INT}{IER\_MODEM\_STATUS\_INT}}
{\footnotesize\ttfamily \#define I\+E\+R\+\_\+\+M\+O\+D\+E\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+NT~B\+IT(3)}

\mbox{\Hypertarget{serial__port__controller_8h_a0f00422ec65d54a9fc73139b93cd4958}\label{serial__port__controller_8h_a0f00422ec65d54a9fc73139b93cd4958}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IER\_RECEIVED\_DATA\_AVAILABLE\_INT@{IER\_RECEIVED\_DATA\_AVAILABLE\_INT}}
\index{IER\_RECEIVED\_DATA\_AVAILABLE\_INT@{IER\_RECEIVED\_DATA\_AVAILABLE\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IER\_RECEIVED\_DATA\_AVAILABLE\_INT}{IER\_RECEIVED\_DATA\_AVAILABLE\_INT}}
{\footnotesize\ttfamily \#define I\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+A\+B\+L\+E\+\_\+\+I\+NT~B\+IT(0)}

\mbox{\Hypertarget{serial__port__controller_8h_a14b8af921ba466653305e561229b1f8f}\label{serial__port__controller_8h_a14b8af921ba466653305e561229b1f8f}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IER\_RECEIVER\_LINE\_STATUS\_INT@{IER\_RECEIVER\_LINE\_STATUS\_INT}}
\index{IER\_RECEIVER\_LINE\_STATUS\_INT@{IER\_RECEIVER\_LINE\_STATUS\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IER\_RECEIVER\_LINE\_STATUS\_INT}{IER\_RECEIVER\_LINE\_STATUS\_INT}}
{\footnotesize\ttfamily \#define I\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+NT~B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_a249e37e77a57573cc7408d9c7ab7adf0}\label{serial__port__controller_8h_a249e37e77a57573cc7408d9c7ab7adf0}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT@{IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT}}
\index{IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT@{IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT}{IER\_TRANSMIT\_HOLD\_REG\_EMPTY\_INT}}
{\footnotesize\ttfamily \#define I\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+I\+NT~B\+IT(1)}

\mbox{\Hypertarget{serial__port__controller_8h_a67004975983f9c99226d63db17ba74c4}\label{serial__port__controller_8h_a67004975983f9c99226d63db17ba74c4}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR@{IIR}}
\index{IIR@{IIR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR}{IIR}}
{\footnotesize\ttfamily \#define I\+IR~0x02}

\mbox{\Hypertarget{serial__port__controller_8h_a3f8fe6db66b64b7d17ad069fb13d142a}\label{serial__port__controller_8h_a3f8fe6db66b64b7d17ad069fb13d142a}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_FIFO\_CHAR\_TIMEOUT@{IIR\_FIFO\_CHAR\_TIMEOUT}}
\index{IIR\_FIFO\_CHAR\_TIMEOUT@{IIR\_FIFO\_CHAR\_TIMEOUT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_FIFO\_CHAR\_TIMEOUT}{IIR\_FIFO\_CHAR\_TIMEOUT}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+C\+H\+A\+R\+\_\+\+T\+I\+M\+E\+O\+UT~B\+IT(3) $\vert$ B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_a165b22b5d644704b505eccfc094e4b1f}\label{serial__port__controller_8h_a165b22b5d644704b505eccfc094e4b1f}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_ID@{IIR\_ID}}
\index{IIR\_ID@{IIR\_ID}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_ID}{IIR\_ID}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+ID~B\+IT(1) $\vert$ B\+IT(2) $\vert$ B\+IT(3)}

\mbox{\Hypertarget{serial__port__controller_8h_a48782779e251356a09f0124979329aa2}\label{serial__port__controller_8h_a48782779e251356a09f0124979329aa2}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_MODEM\_STATUS@{IIR\_MODEM\_STATUS}}
\index{IIR\_MODEM\_STATUS@{IIR\_MODEM\_STATUS}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_MODEM\_STATUS}{IIR\_MODEM\_STATUS}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+M\+O\+D\+E\+M\+\_\+\+S\+T\+A\+T\+US~0x00}

\mbox{\Hypertarget{serial__port__controller_8h_a6134febf63594c966aa2735270cb3b2f}\label{serial__port__controller_8h_a6134febf63594c966aa2735270cb3b2f}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_NO\_INT@{IIR\_NO\_INT}}
\index{IIR\_NO\_INT@{IIR\_NO\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_NO\_INT}{IIR\_NO\_INT}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+N\+O\+\_\+\+I\+NT~B\+IT(0)}

\mbox{\Hypertarget{serial__port__controller_8h_a4064726e3cd283da1defb1a8b54a1ead}\label{serial__port__controller_8h_a4064726e3cd283da1defb1a8b54a1ead}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_RECEIVED\_DATA\_AVAILABLE@{IIR\_RECEIVED\_DATA\_AVAILABLE}}
\index{IIR\_RECEIVED\_DATA\_AVAILABLE@{IIR\_RECEIVED\_DATA\_AVAILABLE}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_RECEIVED\_DATA\_AVAILABLE}{IIR\_RECEIVED\_DATA\_AVAILABLE}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+D\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+I\+L\+A\+B\+LE~B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_a5116f3ead04d69090b4194a58fdedd0c}\label{serial__port__controller_8h_a5116f3ead04d69090b4194a58fdedd0c}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_RECEIVER\_LINE\_STATUS@{IIR\_RECEIVER\_LINE\_STATUS}}
\index{IIR\_RECEIVER\_LINE\_STATUS@{IIR\_RECEIVER\_LINE\_STATUS}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_RECEIVER\_LINE\_STATUS}{IIR\_RECEIVER\_LINE\_STATUS}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+A\+T\+US~B\+IT(1) $\vert$ B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_ac368fab1f0254044465e9775b4851bca}\label{serial__port__controller_8h_ac368fab1f0254044465e9775b4851bca}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!IIR\_TRANSMIT\_HOLD\_REG\_EMPTY@{IIR\_TRANSMIT\_HOLD\_REG\_EMPTY}}
\index{IIR\_TRANSMIT\_HOLD\_REG\_EMPTY@{IIR\_TRANSMIT\_HOLD\_REG\_EMPTY}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{IIR\_TRANSMIT\_HOLD\_REG\_EMPTY}{IIR\_TRANSMIT\_HOLD\_REG\_EMPTY}}
{\footnotesize\ttfamily \#define I\+I\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+TY~B\+IT(1)}

\mbox{\Hypertarget{serial__port__controller_8h_a851cb396b6eaa97346364a772b439f37}\label{serial__port__controller_8h_a851cb396b6eaa97346364a772b439f37}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LCR@{LCR}}
\index{LCR@{LCR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LCR}{LCR}}
{\footnotesize\ttfamily \#define L\+CR~0x03}

\mbox{\Hypertarget{serial__port__controller_8h_a27f02575e5eacaf96f2ea55c57aabf43}\label{serial__port__controller_8h_a27f02575e5eacaf96f2ea55c57aabf43}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LCR\_8\_BITS\_PER\_CHAR@{LCR\_8\_BITS\_PER\_CHAR}}
\index{LCR\_8\_BITS\_PER\_CHAR@{LCR\_8\_BITS\_PER\_CHAR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LCR\_8\_BITS\_PER\_CHAR}{LCR\_8\_BITS\_PER\_CHAR}}
{\footnotesize\ttfamily \#define L\+C\+R\+\_\+8\+\_\+\+B\+I\+T\+S\+\_\+\+P\+E\+R\+\_\+\+C\+H\+AR~B\+IT(0) $\vert$ B\+IT(1)}

\mbox{\Hypertarget{serial__port__controller_8h_a1cf80a668c79b3081803063178f40920}\label{serial__port__controller_8h_a1cf80a668c79b3081803063178f40920}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LCR\_DLAB@{LCR\_DLAB}}
\index{LCR\_DLAB@{LCR\_DLAB}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LCR\_DLAB}{LCR\_DLAB}}
{\footnotesize\ttfamily \#define L\+C\+R\+\_\+\+D\+L\+AB~B\+IT(7)}

\mbox{\Hypertarget{serial__port__controller_8h_a57ff35c0ff45d7e875c769aa86d4f6ab}\label{serial__port__controller_8h_a57ff35c0ff45d7e875c769aa86d4f6ab}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LCR\_ODD\_PARITY@{LCR\_ODD\_PARITY}}
\index{LCR\_ODD\_PARITY@{LCR\_ODD\_PARITY}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LCR\_ODD\_PARITY}{LCR\_ODD\_PARITY}}
{\footnotesize\ttfamily \#define L\+C\+R\+\_\+\+O\+D\+D\+\_\+\+P\+A\+R\+I\+TY~B\+IT(3)}

\mbox{\Hypertarget{serial__port__controller_8h_ad51d51aee21f6cc77d4955221aee3dcb}\label{serial__port__controller_8h_ad51d51aee21f6cc77d4955221aee3dcb}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR@{LSR}}
\index{LSR@{LSR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \#define L\+SR~0x05}

\mbox{\Hypertarget{serial__port__controller_8h_ac5cf815bb180da24505a7086782543de}\label{serial__port__controller_8h_ac5cf815bb180da24505a7086782543de}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_BREAK\_INT@{LSR\_BREAK\_INT}}
\index{LSR\_BREAK\_INT@{LSR\_BREAK\_INT}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_BREAK\_INT}{LSR\_BREAK\_INT}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+I\+NT~B\+IT(4)}

\mbox{\Hypertarget{serial__port__controller_8h_a495955cda89f49f7dfa09f1a50b303bd}\label{serial__port__controller_8h_a495955cda89f49f7dfa09f1a50b303bd}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_FIFO\_ERR@{LSR\_FIFO\_ERR}}
\index{LSR\_FIFO\_ERR@{LSR\_FIFO\_ERR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_FIFO\_ERR}{LSR\_FIFO\_ERR}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+F\+I\+F\+O\+\_\+\+E\+RR~B\+IT(7)}

\mbox{\Hypertarget{serial__port__controller_8h_aa41b86c0d4211979e45401ac83f797a0}\label{serial__port__controller_8h_aa41b86c0d4211979e45401ac83f797a0}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_FRAMING\_ERR@{LSR\_FRAMING\_ERR}}
\index{LSR\_FRAMING\_ERR@{LSR\_FRAMING\_ERR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_FRAMING\_ERR}{LSR\_FRAMING\_ERR}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+RR~B\+IT(3)}

\mbox{\Hypertarget{serial__port__controller_8h_a3684ed231dfce54fdc7e7807deb7bc4a}\label{serial__port__controller_8h_a3684ed231dfce54fdc7e7807deb7bc4a}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_OVERRUN\_ERR@{LSR\_OVERRUN\_ERR}}
\index{LSR\_OVERRUN\_ERR@{LSR\_OVERRUN\_ERR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_OVERRUN\_ERR}{LSR\_OVERRUN\_ERR}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+RR~B\+IT(1)}

\mbox{\Hypertarget{serial__port__controller_8h_a7888b4b4497920e3c61df39361383a80}\label{serial__port__controller_8h_a7888b4b4497920e3c61df39361383a80}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_PARITY\_ERR@{LSR\_PARITY\_ERR}}
\index{LSR\_PARITY\_ERR@{LSR\_PARITY\_ERR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_PARITY\_ERR}{LSR\_PARITY\_ERR}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+RR~B\+IT(2)}

\mbox{\Hypertarget{serial__port__controller_8h_a9833b4149a089d0717dcf83da68e3e62}\label{serial__port__controller_8h_a9833b4149a089d0717dcf83da68e3e62}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_RECEIVER\_DATA@{LSR\_RECEIVER\_DATA}}
\index{LSR\_RECEIVER\_DATA@{LSR\_RECEIVER\_DATA}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_RECEIVER\_DATA}{LSR\_RECEIVER\_DATA}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+D\+A\+TA~B\+IT(0)}

\mbox{\Hypertarget{serial__port__controller_8h_a39927634a195973fa9d71e98c8979d45}\label{serial__port__controller_8h_a39927634a195973fa9d71e98c8979d45}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_TRANSMIT\_EMPTY\_REG@{LSR\_TRANSMIT\_EMPTY\_REG}}
\index{LSR\_TRANSMIT\_EMPTY\_REG@{LSR\_TRANSMIT\_EMPTY\_REG}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_TRANSMIT\_EMPTY\_REG}{LSR\_TRANSMIT\_EMPTY\_REG}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+R\+EG~B\+IT(6)}

\mbox{\Hypertarget{serial__port__controller_8h_a4171a66481bc48c0e0d7e082669a50f8}\label{serial__port__controller_8h_a4171a66481bc48c0e0d7e082669a50f8}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!LSR\_TRANSMIT\_HOLD\_REG\_EMPTY@{LSR\_TRANSMIT\_HOLD\_REG\_EMPTY}}
\index{LSR\_TRANSMIT\_HOLD\_REG\_EMPTY@{LSR\_TRANSMIT\_HOLD\_REG\_EMPTY}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{LSR\_TRANSMIT\_HOLD\_REG\_EMPTY}{LSR\_TRANSMIT\_HOLD\_REG\_EMPTY}}
{\footnotesize\ttfamily \#define L\+S\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+H\+O\+L\+D\+\_\+\+R\+E\+G\+\_\+\+E\+M\+P\+TY~B\+IT(5)}

\mbox{\Hypertarget{serial__port__controller_8h_a65364db1603cde6f6533cb61bcfcf553}\label{serial__port__controller_8h_a65364db1603cde6f6533cb61bcfcf553}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!MCR@{MCR}}
\index{MCR@{MCR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \#define M\+CR~0x04}

\mbox{\Hypertarget{serial__port__controller_8h_ad4806a0bfd996121bc27d2466393207e}\label{serial__port__controller_8h_ad4806a0bfd996121bc27d2466393207e}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!MSR@{MSR}}
\index{MSR@{MSR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \#define M\+SR~0x06}

\mbox{\Hypertarget{serial__port__controller_8h_aa6f7e7a9f4551d6151f9d45362118a50}\label{serial__port__controller_8h_aa6f7e7a9f4551d6151f9d45362118a50}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!RBR@{RBR}}
\index{RBR@{RBR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{RBR}{RBR}}
{\footnotesize\ttfamily \#define R\+BR~0x00}

\mbox{\Hypertarget{serial__port__controller_8h_aba790acded5479fe4b3e8e7bc7cd5473}\label{serial__port__controller_8h_aba790acded5479fe4b3e8e7bc7cd5473}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!SCRATCHPAD\_REG@{SCRATCHPAD\_REG}}
\index{SCRATCHPAD\_REG@{SCRATCHPAD\_REG}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{SCRATCHPAD\_REG}{SCRATCHPAD\_REG}}
{\footnotesize\ttfamily \#define S\+C\+R\+A\+T\+C\+H\+P\+A\+D\+\_\+\+R\+EG~0x07}

\mbox{\Hypertarget{serial__port__controller_8h_a5e9787adf3c9afcc4b781e85bb545b35}\label{serial__port__controller_8h_a5e9787adf3c9afcc4b781e85bb545b35}} 
\index{serial\_port\_controller.h@{serial\_port\_controller.h}!THR@{THR}}
\index{THR@{THR}!serial\_port\_controller.h@{serial\_port\_controller.h}}
\doxysubsubsection{\texorpdfstring{THR}{THR}}
{\footnotesize\ttfamily \#define T\+HR~0x00}

