INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/USR16bit/USR16bit.srcs/sources_1/new/USR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/USR16bit/USR16bit.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
