-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resizeTry is
port (
    src_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    src_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    src_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    dst_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    dst_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    src_TVALID : IN STD_LOGIC;
    src_TREADY : OUT STD_LOGIC;
    dst_TVALID : OUT STD_LOGIC;
    dst_TREADY : IN STD_LOGIC );
end;


architecture behav of resizeTry is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resizeTry_resizeTry,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.817400,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=1620,HLS_SYN_LUT=3288,HLS_VERSION=2020_1}";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_start_out : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_start_write : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_src_TREADY : STD_LOGIC;
    signal Loop_loop_height_proc12_U0_img_src_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc12_U0_img_src_data_write : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_done : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_continue : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_idle : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_ready : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_start_out : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_start_write : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_src_4180_read : STD_LOGIC;
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din : STD_LOGIC_VECTOR (23 downto 0);
    signal resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_img_dst_data_read : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_dst_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TVALID : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_dst_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1113_U0_dst_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal img_src_data_full_n : STD_LOGIC;
    signal img_src_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_src_data_empty_n : STD_LOGIC;
    signal img_dst_data_full_n : STD_LOGIC;
    signal img_dst_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_dst_data_empty_n : STD_LOGIC;
    signal start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n : STD_LOGIC;
    signal start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_empty_n : STD_LOGIC;
    signal start_for_Loop_loop_height_proc1113_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc1113_U0_full_n : STD_LOGIC;
    signal start_for_Loop_loop_height_proc1113_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc1113_U0_empty_n : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_start_full_n : STD_LOGIC;
    signal Loop_loop_height_proc1113_U0_start_write : STD_LOGIC;

    component resizeTry_Loop_loop_height_proc12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        src_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        src_TVALID : IN STD_LOGIC;
        src_TREADY : OUT STD_LOGIC;
        src_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_src_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_src_data_full_n : IN STD_LOGIC;
        img_src_data_write : OUT STD_LOGIC );
    end component;


    component resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_src_4180_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_src_4180_empty_n : IN STD_LOGIC;
        img_src_4180_read : OUT STD_LOGIC;
        img_dst_4181_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_dst_4181_full_n : IN STD_LOGIC;
        img_dst_4181_write : OUT STD_LOGIC );
    end component;


    component resizeTry_Loop_loop_height_proc1113 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dst_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_dst_data_empty_n : IN STD_LOGIC;
        img_dst_data_read : OUT STD_LOGIC;
        dst_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        dst_TVALID : OUT STD_LOGIC;
        dst_TREADY : IN STD_LOGIC;
        dst_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        dst_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component resizeTry_fifo_w24_d1920_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component resizeTry_start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component resizeTry_start_for_Loop_loop_height_proc1113_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Loop_loop_height_proc12_U0 : component resizeTry_Loop_loop_height_proc12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc12_U0_ap_start,
        start_full_n => start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n,
        ap_done => Loop_loop_height_proc12_U0_ap_done,
        ap_continue => Loop_loop_height_proc12_U0_ap_continue,
        ap_idle => Loop_loop_height_proc12_U0_ap_idle,
        ap_ready => Loop_loop_height_proc12_U0_ap_ready,
        start_out => Loop_loop_height_proc12_U0_start_out,
        start_write => Loop_loop_height_proc12_U0_start_write,
        src_TDATA => src_TDATA,
        src_TVALID => src_TVALID,
        src_TREADY => Loop_loop_height_proc12_U0_src_TREADY,
        src_TKEEP => src_TKEEP,
        src_TSTRB => src_TSTRB,
        src_TUSER => src_TUSER,
        src_TLAST => src_TLAST,
        src_TID => src_TID,
        src_TDEST => src_TDEST,
        img_src_data_din => Loop_loop_height_proc12_U0_img_src_data_din,
        img_src_data_full_n => img_src_data_full_n,
        img_src_data_write => Loop_loop_height_proc12_U0_img_src_data_write);

    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0 : component resizeTry_resizeNNBilinear_9_1080_1920_1_640_640_2_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start,
        start_full_n => start_for_Loop_loop_height_proc1113_U0_full_n,
        ap_done => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_done,
        ap_continue => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_continue,
        ap_idle => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_idle,
        ap_ready => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_ready,
        start_out => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_start_out,
        start_write => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_start_write,
        img_src_4180_dout => img_src_data_dout,
        img_src_4180_empty_n => img_src_data_empty_n,
        img_src_4180_read => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_src_4180_read,
        img_dst_4181_din => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din,
        img_dst_4181_full_n => img_dst_data_full_n,
        img_dst_4181_write => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write);

    Loop_loop_height_proc1113_U0 : component resizeTry_Loop_loop_height_proc1113
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc1113_U0_ap_start,
        ap_done => Loop_loop_height_proc1113_U0_ap_done,
        ap_continue => Loop_loop_height_proc1113_U0_ap_continue,
        ap_idle => Loop_loop_height_proc1113_U0_ap_idle,
        ap_ready => Loop_loop_height_proc1113_U0_ap_ready,
        img_dst_data_dout => img_dst_data_dout,
        img_dst_data_empty_n => img_dst_data_empty_n,
        img_dst_data_read => Loop_loop_height_proc1113_U0_img_dst_data_read,
        dst_TDATA => Loop_loop_height_proc1113_U0_dst_TDATA,
        dst_TVALID => Loop_loop_height_proc1113_U0_dst_TVALID,
        dst_TREADY => dst_TREADY,
        dst_TKEEP => Loop_loop_height_proc1113_U0_dst_TKEEP,
        dst_TSTRB => Loop_loop_height_proc1113_U0_dst_TSTRB,
        dst_TUSER => Loop_loop_height_proc1113_U0_dst_TUSER,
        dst_TLAST => Loop_loop_height_proc1113_U0_dst_TLAST,
        dst_TID => Loop_loop_height_proc1113_U0_dst_TID,
        dst_TDEST => Loop_loop_height_proc1113_U0_dst_TDEST);

    img_src_data_U : component resizeTry_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc12_U0_img_src_data_din,
        if_full_n => img_src_data_full_n,
        if_write => Loop_loop_height_proc12_U0_img_src_data_write,
        if_dout => img_src_data_dout,
        if_empty_n => img_src_data_empty_n,
        if_read => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_src_4180_read);

    img_dst_data_U : component resizeTry_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_din,
        if_full_n => img_dst_data_full_n,
        if_write => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_img_dst_4181_write,
        if_dout => img_dst_data_dout,
        if_empty_n => img_dst_data_empty_n,
        if_read => Loop_loop_height_proc1113_U0_img_dst_data_read);

    start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_U : component resizeTry_start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_din,
        if_full_n => start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_full_n,
        if_write => Loop_loop_height_proc12_U0_start_write,
        if_dout => start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_dout,
        if_empty_n => start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_empty_n,
        if_read => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_ready);

    start_for_Loop_loop_height_proc1113_U0_U : component resizeTry_start_for_Loop_loop_height_proc1113_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_loop_height_proc1113_U0_din,
        if_full_n => start_for_Loop_loop_height_proc1113_U0_full_n,
        if_write => resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_start_write,
        if_dout => start_for_Loop_loop_height_proc1113_U0_dout,
        if_empty_n => start_for_Loop_loop_height_proc1113_U0_empty_n,
        if_read => Loop_loop_height_proc1113_U0_ap_ready);




    Loop_loop_height_proc1113_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc1113_U0_ap_start <= start_for_Loop_loop_height_proc1113_U0_empty_n;
    Loop_loop_height_proc1113_U0_start_full_n <= ap_const_logic_1;
    Loop_loop_height_proc1113_U0_start_write <= ap_const_logic_0;
    Loop_loop_height_proc12_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc12_U0_ap_start <= ap_const_logic_1;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    dst_TDATA <= Loop_loop_height_proc1113_U0_dst_TDATA;
    dst_TDEST <= Loop_loop_height_proc1113_U0_dst_TDEST;
    dst_TID <= Loop_loop_height_proc1113_U0_dst_TID;
    dst_TKEEP <= Loop_loop_height_proc1113_U0_dst_TKEEP;
    dst_TLAST <= Loop_loop_height_proc1113_U0_dst_TLAST;
    dst_TSTRB <= Loop_loop_height_proc1113_U0_dst_TSTRB;
    dst_TUSER <= Loop_loop_height_proc1113_U0_dst_TUSER;
    dst_TVALID <= Loop_loop_height_proc1113_U0_dst_TVALID;
    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_continue <= ap_const_logic_1;
    resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_ap_start <= start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_empty_n;
    src_TREADY <= Loop_loop_height_proc12_U0_src_TREADY;
    start_for_Loop_loop_height_proc1113_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
