
build/ch.elf:     file format elf32-littlearm


Disassembly of section .text:

080001c0 <Reset_Handler>:
 80001c0:	b672      	cpsid	i
 80001c2:	4821      	ldr	r0, [pc, #132]	; (8000248 <endfiniloop+0x6>)
 80001c4:	f380 8809 	msr	PSP, r0
 80001c8:	2002      	movs	r0, #2
 80001ca:	f380 8814 	msr	CONTROL, r0
 80001ce:	f3bf 8f6f 	isb	sy
 80001d2:	f005 f82d 	bl	8005230 <__early_init>
 80001d6:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
 80001da:	491c      	ldr	r1, [pc, #112]	; (800024c <endfiniloop+0xa>)
 80001dc:	4a1c      	ldr	r2, [pc, #112]	; (8000250 <endfiniloop+0xe>)

080001de <msloop>:
 80001de:	4291      	cmp	r1, r2
 80001e0:	bf3c      	itt	cc
 80001e2:	f841 0b04 	strcc.w	r0, [r1], #4
 80001e6:	e7fa      	bcc.n	80001de <msloop>
 80001e8:	491a      	ldr	r1, [pc, #104]	; (8000254 <endfiniloop+0x12>)
 80001ea:	4a17      	ldr	r2, [pc, #92]	; (8000248 <endfiniloop+0x6>)

080001ec <psloop>:
 80001ec:	4291      	cmp	r1, r2
 80001ee:	bf3c      	itt	cc
 80001f0:	f841 0b04 	strcc.w	r0, [r1], #4
 80001f4:	e7fa      	bcc.n	80001ec <psloop>
 80001f6:	4918      	ldr	r1, [pc, #96]	; (8000258 <endfiniloop+0x16>)
 80001f8:	4a18      	ldr	r2, [pc, #96]	; (800025c <endfiniloop+0x1a>)
 80001fa:	4b19      	ldr	r3, [pc, #100]	; (8000260 <endfiniloop+0x1e>)

080001fc <dloop>:
 80001fc:	429a      	cmp	r2, r3
 80001fe:	bf3e      	ittt	cc
 8000200:	f851 0b04 	ldrcc.w	r0, [r1], #4
 8000204:	f842 0b04 	strcc.w	r0, [r2], #4
 8000208:	e7f8      	bcc.n	80001fc <dloop>
 800020a:	2000      	movs	r0, #0
 800020c:	4915      	ldr	r1, [pc, #84]	; (8000264 <endfiniloop+0x22>)
 800020e:	4a16      	ldr	r2, [pc, #88]	; (8000268 <endfiniloop+0x26>)

08000210 <bloop>:
 8000210:	4291      	cmp	r1, r2
 8000212:	bf3c      	itt	cc
 8000214:	f841 0b04 	strcc.w	r0, [r1], #4
 8000218:	e7fa      	bcc.n	8000210 <bloop>
 800021a:	f000 fc61 	bl	8000ae0 <__late_init>
 800021e:	4c13      	ldr	r4, [pc, #76]	; (800026c <endfiniloop+0x2a>)
 8000220:	4d13      	ldr	r5, [pc, #76]	; (8000270 <endfiniloop+0x2e>)

08000222 <initloop>:
 8000222:	42ac      	cmp	r4, r5
 8000224:	da03      	bge.n	800022e <endinitloop>
 8000226:	f854 1b04 	ldr.w	r1, [r4], #4
 800022a:	4788      	blx	r1
 800022c:	e7f9      	b.n	8000222 <initloop>

0800022e <endinitloop>:
 800022e:	f009 fa57 	bl	80096e0 <main>
 8000232:	4c10      	ldr	r4, [pc, #64]	; (8000274 <endfiniloop+0x32>)
 8000234:	4d10      	ldr	r5, [pc, #64]	; (8000278 <endfiniloop+0x36>)

08000236 <finiloop>:
 8000236:	42ac      	cmp	r4, r5
 8000238:	da03      	bge.n	8000242 <endfiniloop>
 800023a:	f854 1b04 	ldr.w	r1, [r4], #4
 800023e:	4788      	blx	r1
 8000240:	e7f9      	b.n	8000236 <finiloop>

08000242 <endfiniloop>:
 8000242:	f000 bc55 	b.w	8000af0 <__default_exit>
 8000246:	0000      	.short	0x0000
 8000248:	20000800 	.word	0x20000800
 800024c:	20000000 	.word	0x20000000
 8000250:	20000400 	.word	0x20000400
 8000254:	20000400 	.word	0x20000400
 8000258:	0800afa8 	.word	0x0800afa8
 800025c:	20000800 	.word	0x20000800
 8000260:	200008dc 	.word	0x200008dc
 8000264:	200008e0 	.word	0x200008e0
 8000268:	20001a94 	.word	0x20001a94
 800026c:	080001c0 	.word	0x080001c0
 8000270:	080001c0 	.word	0x080001c0
 8000274:	080001c0 	.word	0x080001c0
 8000278:	080001c0 	.word	0x080001c0
 800027c:	00000000 	.word	0x00000000

08000280 <_port_switch>:
 8000280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000284:	f8c1 d00c 	str.w	sp, [r1, #12]
 8000288:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800028c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000290 <_port_thread_start>:
 8000290:	2300      	movs	r3, #0
 8000292:	f383 8811 	msr	BASEPRI, r3
 8000296:	4628      	mov	r0, r5
 8000298:	47a0      	blx	r4
 800029a:	2000      	movs	r0, #0
 800029c:	f001 f848 	bl	8001330 <chThdExit>

080002a0 <_port_switch_from_isr>:
 80002a0:	f000 ff26 	bl	80010f0 <chSchDoReschedule>

080002a4 <_port_exit_from_isr>:
 80002a4:	df00      	svc	0
 80002a6:	e7fe      	b.n	80002a6 <_port_exit_from_isr+0x2>
	...

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f092 0f00 	teq	r2, #0
 800059a:	bf14      	ite	ne
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b0:	e720      	b.n	80003f4 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aedc 	beq.w	80003a2 <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6c1      	b.n	80003a2 <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_frsub>:
 8000620:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000624:	e002      	b.n	800062c <__addsf3>
 8000626:	bf00      	nop

08000628 <__aeabi_fsub>:
 8000628:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800062c <__addsf3>:
 800062c:	0042      	lsls	r2, r0, #1
 800062e:	bf1f      	itttt	ne
 8000630:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000634:	ea92 0f03 	teqne	r2, r3
 8000638:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800063c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000640:	d06a      	beq.n	8000718 <__addsf3+0xec>
 8000642:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000646:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800064a:	bfc1      	itttt	gt
 800064c:	18d2      	addgt	r2, r2, r3
 800064e:	4041      	eorgt	r1, r0
 8000650:	4048      	eorgt	r0, r1
 8000652:	4041      	eorgt	r1, r0
 8000654:	bfb8      	it	lt
 8000656:	425b      	neglt	r3, r3
 8000658:	2b19      	cmp	r3, #25
 800065a:	bf88      	it	hi
 800065c:	4770      	bxhi	lr
 800065e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000662:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000666:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800066a:	bf18      	it	ne
 800066c:	4240      	negne	r0, r0
 800066e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000672:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000676:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800067a:	bf18      	it	ne
 800067c:	4249      	negne	r1, r1
 800067e:	ea92 0f03 	teq	r2, r3
 8000682:	d03f      	beq.n	8000704 <__addsf3+0xd8>
 8000684:	f1a2 0201 	sub.w	r2, r2, #1
 8000688:	fa41 fc03 	asr.w	ip, r1, r3
 800068c:	eb10 000c 	adds.w	r0, r0, ip
 8000690:	f1c3 0320 	rsb	r3, r3, #32
 8000694:	fa01 f103 	lsl.w	r1, r1, r3
 8000698:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800069c:	d502      	bpl.n	80006a4 <__addsf3+0x78>
 800069e:	4249      	negs	r1, r1
 80006a0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006a4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006a8:	d313      	bcc.n	80006d2 <__addsf3+0xa6>
 80006aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ae:	d306      	bcc.n	80006be <__addsf3+0x92>
 80006b0:	0840      	lsrs	r0, r0, #1
 80006b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b6:	f102 0201 	add.w	r2, r2, #1
 80006ba:	2afe      	cmp	r2, #254	; 0xfe
 80006bc:	d251      	bcs.n	8000762 <__addsf3+0x136>
 80006be:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006c6:	bf08      	it	eq
 80006c8:	f020 0001 	biceq.w	r0, r0, #1
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	4770      	bx	lr
 80006d2:	0049      	lsls	r1, r1, #1
 80006d4:	eb40 0000 	adc.w	r0, r0, r0
 80006d8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80006dc:	f1a2 0201 	sub.w	r2, r2, #1
 80006e0:	d1ed      	bne.n	80006be <__addsf3+0x92>
 80006e2:	fab0 fc80 	clz	ip, r0
 80006e6:	f1ac 0c08 	sub.w	ip, ip, #8
 80006ea:	ebb2 020c 	subs.w	r2, r2, ip
 80006ee:	fa00 f00c 	lsl.w	r0, r0, ip
 80006f2:	bfaa      	itet	ge
 80006f4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80006f8:	4252      	neglt	r2, r2
 80006fa:	4318      	orrge	r0, r3
 80006fc:	bfbc      	itt	lt
 80006fe:	40d0      	lsrlt	r0, r2
 8000700:	4318      	orrlt	r0, r3
 8000702:	4770      	bx	lr
 8000704:	f092 0f00 	teq	r2, #0
 8000708:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800070c:	bf06      	itte	eq
 800070e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000712:	3201      	addeq	r2, #1
 8000714:	3b01      	subne	r3, #1
 8000716:	e7b5      	b.n	8000684 <__addsf3+0x58>
 8000718:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800071c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000720:	bf18      	it	ne
 8000722:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000726:	d021      	beq.n	800076c <__addsf3+0x140>
 8000728:	ea92 0f03 	teq	r2, r3
 800072c:	d004      	beq.n	8000738 <__addsf3+0x10c>
 800072e:	f092 0f00 	teq	r2, #0
 8000732:	bf08      	it	eq
 8000734:	4608      	moveq	r0, r1
 8000736:	4770      	bx	lr
 8000738:	ea90 0f01 	teq	r0, r1
 800073c:	bf1c      	itt	ne
 800073e:	2000      	movne	r0, #0
 8000740:	4770      	bxne	lr
 8000742:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000746:	d104      	bne.n	8000752 <__addsf3+0x126>
 8000748:	0040      	lsls	r0, r0, #1
 800074a:	bf28      	it	cs
 800074c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000750:	4770      	bx	lr
 8000752:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000756:	bf3c      	itt	cc
 8000758:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800075c:	4770      	bxcc	lr
 800075e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000762:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000766:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800076a:	4770      	bx	lr
 800076c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000770:	bf16      	itet	ne
 8000772:	4608      	movne	r0, r1
 8000774:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000778:	4601      	movne	r1, r0
 800077a:	0242      	lsls	r2, r0, #9
 800077c:	bf06      	itte	eq
 800077e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000782:	ea90 0f01 	teqeq	r0, r1
 8000786:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800078a:	4770      	bx	lr

0800078c <__aeabi_ui2f>:
 800078c:	f04f 0300 	mov.w	r3, #0
 8000790:	e004      	b.n	800079c <__aeabi_i2f+0x8>
 8000792:	bf00      	nop

08000794 <__aeabi_i2f>:
 8000794:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000798:	bf48      	it	mi
 800079a:	4240      	negmi	r0, r0
 800079c:	ea5f 0c00 	movs.w	ip, r0
 80007a0:	bf08      	it	eq
 80007a2:	4770      	bxeq	lr
 80007a4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007a8:	4601      	mov	r1, r0
 80007aa:	f04f 0000 	mov.w	r0, #0
 80007ae:	e01c      	b.n	80007ea <__aeabi_l2f+0x2a>

080007b0 <__aeabi_ul2f>:
 80007b0:	ea50 0201 	orrs.w	r2, r0, r1
 80007b4:	bf08      	it	eq
 80007b6:	4770      	bxeq	lr
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	e00a      	b.n	80007d4 <__aeabi_l2f+0x14>
 80007be:	bf00      	nop

080007c0 <__aeabi_l2f>:
 80007c0:	ea50 0201 	orrs.w	r2, r0, r1
 80007c4:	bf08      	it	eq
 80007c6:	4770      	bxeq	lr
 80007c8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007cc:	d502      	bpl.n	80007d4 <__aeabi_l2f+0x14>
 80007ce:	4240      	negs	r0, r0
 80007d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007d4:	ea5f 0c01 	movs.w	ip, r1
 80007d8:	bf02      	ittt	eq
 80007da:	4684      	moveq	ip, r0
 80007dc:	4601      	moveq	r1, r0
 80007de:	2000      	moveq	r0, #0
 80007e0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007e4:	bf08      	it	eq
 80007e6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007ea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007ee:	fabc f28c 	clz	r2, ip
 80007f2:	3a08      	subs	r2, #8
 80007f4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80007f8:	db10      	blt.n	800081c <__aeabi_l2f+0x5c>
 80007fa:	fa01 fc02 	lsl.w	ip, r1, r2
 80007fe:	4463      	add	r3, ip
 8000800:	fa00 fc02 	lsl.w	ip, r0, r2
 8000804:	f1c2 0220 	rsb	r2, r2, #32
 8000808:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800080c:	fa20 f202 	lsr.w	r2, r0, r2
 8000810:	eb43 0002 	adc.w	r0, r3, r2
 8000814:	bf08      	it	eq
 8000816:	f020 0001 	biceq.w	r0, r0, #1
 800081a:	4770      	bx	lr
 800081c:	f102 0220 	add.w	r2, r2, #32
 8000820:	fa01 fc02 	lsl.w	ip, r1, r2
 8000824:	f1c2 0220 	rsb	r2, r2, #32
 8000828:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800082c:	fa21 f202 	lsr.w	r2, r1, r2
 8000830:	eb43 0002 	adc.w	r0, r3, r2
 8000834:	bf08      	it	eq
 8000836:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800083a:	4770      	bx	lr
 800083c:	0000      	movs	r0, r0
	...

08000840 <__aeabi_fmul>:
 8000840:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000844:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000848:	bf1e      	ittt	ne
 800084a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800084e:	ea92 0f0c 	teqne	r2, ip
 8000852:	ea93 0f0c 	teqne	r3, ip
 8000856:	d06f      	beq.n	8000938 <__aeabi_fmul+0xf8>
 8000858:	441a      	add	r2, r3
 800085a:	ea80 0c01 	eor.w	ip, r0, r1
 800085e:	0240      	lsls	r0, r0, #9
 8000860:	bf18      	it	ne
 8000862:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000866:	d01e      	beq.n	80008a6 <__aeabi_fmul+0x66>
 8000868:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800086c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000870:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000874:	fba0 3101 	umull	r3, r1, r0, r1
 8000878:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800087c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000880:	bf3e      	ittt	cc
 8000882:	0049      	lslcc	r1, r1, #1
 8000884:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000888:	005b      	lslcc	r3, r3, #1
 800088a:	ea40 0001 	orr.w	r0, r0, r1
 800088e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000892:	2afd      	cmp	r2, #253	; 0xfd
 8000894:	d81d      	bhi.n	80008d2 <__aeabi_fmul+0x92>
 8000896:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800089a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800089e:	bf08      	it	eq
 80008a0:	f020 0001 	biceq.w	r0, r0, #1
 80008a4:	4770      	bx	lr
 80008a6:	f090 0f00 	teq	r0, #0
 80008aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ae:	bf08      	it	eq
 80008b0:	0249      	lsleq	r1, r1, #9
 80008b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008ba:	3a7f      	subs	r2, #127	; 0x7f
 80008bc:	bfc2      	ittt	gt
 80008be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008c6:	4770      	bxgt	lr
 80008c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008cc:	f04f 0300 	mov.w	r3, #0
 80008d0:	3a01      	subs	r2, #1
 80008d2:	dc5d      	bgt.n	8000990 <__aeabi_fmul+0x150>
 80008d4:	f112 0f19 	cmn.w	r2, #25
 80008d8:	bfdc      	itt	le
 80008da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008de:	4770      	bxle	lr
 80008e0:	f1c2 0200 	rsb	r2, r2, #0
 80008e4:	0041      	lsls	r1, r0, #1
 80008e6:	fa21 f102 	lsr.w	r1, r1, r2
 80008ea:	f1c2 0220 	rsb	r2, r2, #32
 80008ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80008f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80008f6:	f140 0000 	adc.w	r0, r0, #0
 80008fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80008fe:	bf08      	it	eq
 8000900:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000904:	4770      	bx	lr
 8000906:	f092 0f00 	teq	r2, #0
 800090a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800090e:	bf02      	ittt	eq
 8000910:	0040      	lsleq	r0, r0, #1
 8000912:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000916:	3a01      	subeq	r2, #1
 8000918:	d0f9      	beq.n	800090e <__aeabi_fmul+0xce>
 800091a:	ea40 000c 	orr.w	r0, r0, ip
 800091e:	f093 0f00 	teq	r3, #0
 8000922:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000926:	bf02      	ittt	eq
 8000928:	0049      	lsleq	r1, r1, #1
 800092a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800092e:	3b01      	subeq	r3, #1
 8000930:	d0f9      	beq.n	8000926 <__aeabi_fmul+0xe6>
 8000932:	ea41 010c 	orr.w	r1, r1, ip
 8000936:	e78f      	b.n	8000858 <__aeabi_fmul+0x18>
 8000938:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800093c:	ea92 0f0c 	teq	r2, ip
 8000940:	bf18      	it	ne
 8000942:	ea93 0f0c 	teqne	r3, ip
 8000946:	d00a      	beq.n	800095e <__aeabi_fmul+0x11e>
 8000948:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800094c:	bf18      	it	ne
 800094e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000952:	d1d8      	bne.n	8000906 <__aeabi_fmul+0xc6>
 8000954:	ea80 0001 	eor.w	r0, r0, r1
 8000958:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800095c:	4770      	bx	lr
 800095e:	f090 0f00 	teq	r0, #0
 8000962:	bf17      	itett	ne
 8000964:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000968:	4608      	moveq	r0, r1
 800096a:	f091 0f00 	teqne	r1, #0
 800096e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000972:	d014      	beq.n	800099e <__aeabi_fmul+0x15e>
 8000974:	ea92 0f0c 	teq	r2, ip
 8000978:	d101      	bne.n	800097e <__aeabi_fmul+0x13e>
 800097a:	0242      	lsls	r2, r0, #9
 800097c:	d10f      	bne.n	800099e <__aeabi_fmul+0x15e>
 800097e:	ea93 0f0c 	teq	r3, ip
 8000982:	d103      	bne.n	800098c <__aeabi_fmul+0x14c>
 8000984:	024b      	lsls	r3, r1, #9
 8000986:	bf18      	it	ne
 8000988:	4608      	movne	r0, r1
 800098a:	d108      	bne.n	800099e <__aeabi_fmul+0x15e>
 800098c:	ea80 0001 	eor.w	r0, r0, r1
 8000990:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000994:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000998:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800099c:	4770      	bx	lr
 800099e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009a6:	4770      	bx	lr

080009a8 <__aeabi_fdiv>:
 80009a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b0:	bf1e      	ittt	ne
 80009b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009b6:	ea92 0f0c 	teqne	r2, ip
 80009ba:	ea93 0f0c 	teqne	r3, ip
 80009be:	d069      	beq.n	8000a94 <__aeabi_fdiv+0xec>
 80009c0:	eba2 0203 	sub.w	r2, r2, r3
 80009c4:	ea80 0c01 	eor.w	ip, r0, r1
 80009c8:	0249      	lsls	r1, r1, #9
 80009ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009ce:	d037      	beq.n	8000a40 <__aeabi_fdiv+0x98>
 80009d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e0:	428b      	cmp	r3, r1
 80009e2:	bf38      	it	cc
 80009e4:	005b      	lslcc	r3, r3, #1
 80009e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009ee:	428b      	cmp	r3, r1
 80009f0:	bf24      	itt	cs
 80009f2:	1a5b      	subcs	r3, r3, r1
 80009f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80009f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80009fc:	bf24      	itt	cs
 80009fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a02:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a06:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a0a:	bf24      	itt	cs
 8000a0c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a14:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a18:	bf24      	itt	cs
 8000a1a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a1e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a22:	011b      	lsls	r3, r3, #4
 8000a24:	bf18      	it	ne
 8000a26:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a2a:	d1e0      	bne.n	80009ee <__aeabi_fdiv+0x46>
 8000a2c:	2afd      	cmp	r2, #253	; 0xfd
 8000a2e:	f63f af50 	bhi.w	80008d2 <__aeabi_fmul+0x92>
 8000a32:	428b      	cmp	r3, r1
 8000a34:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a38:	bf08      	it	eq
 8000a3a:	f020 0001 	biceq.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a44:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a48:	327f      	adds	r2, #127	; 0x7f
 8000a4a:	bfc2      	ittt	gt
 8000a4c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a50:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a54:	4770      	bxgt	lr
 8000a56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5a:	f04f 0300 	mov.w	r3, #0
 8000a5e:	3a01      	subs	r2, #1
 8000a60:	e737      	b.n	80008d2 <__aeabi_fmul+0x92>
 8000a62:	f092 0f00 	teq	r2, #0
 8000a66:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a6a:	bf02      	ittt	eq
 8000a6c:	0040      	lsleq	r0, r0, #1
 8000a6e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a72:	3a01      	subeq	r2, #1
 8000a74:	d0f9      	beq.n	8000a6a <__aeabi_fdiv+0xc2>
 8000a76:	ea40 000c 	orr.w	r0, r0, ip
 8000a7a:	f093 0f00 	teq	r3, #0
 8000a7e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a82:	bf02      	ittt	eq
 8000a84:	0049      	lsleq	r1, r1, #1
 8000a86:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a8a:	3b01      	subeq	r3, #1
 8000a8c:	d0f9      	beq.n	8000a82 <__aeabi_fdiv+0xda>
 8000a8e:	ea41 010c 	orr.w	r1, r1, ip
 8000a92:	e795      	b.n	80009c0 <__aeabi_fdiv+0x18>
 8000a94:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a98:	ea92 0f0c 	teq	r2, ip
 8000a9c:	d108      	bne.n	8000ab0 <__aeabi_fdiv+0x108>
 8000a9e:	0242      	lsls	r2, r0, #9
 8000aa0:	f47f af7d 	bne.w	800099e <__aeabi_fmul+0x15e>
 8000aa4:	ea93 0f0c 	teq	r3, ip
 8000aa8:	f47f af70 	bne.w	800098c <__aeabi_fmul+0x14c>
 8000aac:	4608      	mov	r0, r1
 8000aae:	e776      	b.n	800099e <__aeabi_fmul+0x15e>
 8000ab0:	ea93 0f0c 	teq	r3, ip
 8000ab4:	d104      	bne.n	8000ac0 <__aeabi_fdiv+0x118>
 8000ab6:	024b      	lsls	r3, r1, #9
 8000ab8:	f43f af4c 	beq.w	8000954 <__aeabi_fmul+0x114>
 8000abc:	4608      	mov	r0, r1
 8000abe:	e76e      	b.n	800099e <__aeabi_fmul+0x15e>
 8000ac0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ac4:	bf18      	it	ne
 8000ac6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000aca:	d1ca      	bne.n	8000a62 <__aeabi_fdiv+0xba>
 8000acc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ad0:	f47f af5c 	bne.w	800098c <__aeabi_fmul+0x14c>
 8000ad4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ad8:	f47f af3c 	bne.w	8000954 <__aeabi_fmul+0x114>
 8000adc:	e75f      	b.n	800099e <__aeabi_fmul+0x15e>
 8000ade:	bf00      	nop

08000ae0 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
	...

08000af0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8000af0:	e7fe      	b.n	8000af0 <__default_exit>
 8000af2:	bf00      	nop
	...

08000b00 <_unhandled_exception>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 8000b00:	e7fe      	b.n	8000b00 <_unhandled_exception>
 8000b02:	bf00      	nop
	...

08000b10 <_idle_thread>:
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {

  (void)p;
  chRegSetThreadName("idle");
 8000b10:	4b02      	ldr	r3, [pc, #8]	; (8000b1c <_idle_thread+0xc>)
 8000b12:	4a03      	ldr	r2, [pc, #12]	; (8000b20 <_idle_thread+0x10>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	619a      	str	r2, [r3, #24]
 8000b18:	e7fe      	b.n	8000b18 <_idle_thread+0x8>
 8000b1a:	bf00      	nop
 8000b1c:	200008e0 	.word	0x200008e0
 8000b20:	08009970 	.word	0x08009970
	...

08000b30 <chSysInit>:
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 8000b30:	4b1e      	ldr	r3, [pc, #120]	; (8000bac <chSysInit+0x7c>)
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8000b32:	4a1f      	ldr	r2, [pc, #124]	; (8000bb0 <chSysInit+0x80>)
  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000b34:	481f      	ldr	r0, [pc, #124]	; (8000bb4 <chSysInit+0x84>)
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 8000b36:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 8000b38:	2400      	movs	r4, #0
 8000b3a:	609c      	str	r4, [r3, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b3c:	68df      	ldr	r7, [r3, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000b3e:	4e1e      	ldr	r6, [pc, #120]	; (8000bb8 <chSysInit+0x88>)
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 8000b40:	4d1e      	ldr	r5, [pc, #120]	; (8000bbc <chSysInit+0x8c>)
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8000b42:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8000b46:	4039      	ands	r1, r7
  reg_value  =  (reg_value                                 |
 8000b48:	430a      	orrs	r2, r1
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	68f2      	ldr	r2, [r6, #12]
 8000b4e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000b52:	60f2      	str	r2, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000b54:	6802      	ldr	r2, [r0, #0]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000b56:	2120      	movs	r1, #32
 8000b58:	f042 0201 	orr.w	r2, r2, #1
 8000b5c:	2610      	movs	r6, #16
 8000b5e:	6002      	str	r2, [r0, #0]
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 8000b60:	b083      	sub	sp, #12
 8000b62:	77de      	strb	r6, [r3, #31]
 8000b64:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  extern stkalign_t __main_thread_stack_base__;
#endif

  port_init();
  _scheduler_init();
 8000b68:	f000 f9ca 	bl	8000f00 <_scheduler_init>
  _vt_init();
 8000b6c:	f000 f908 	bl	8000d80 <_vt_init>
#if CH_CFG_USE_TM == TRUE
  _tm_init();
 8000b70:	f000 fc96 	bl	80014a0 <_tm_init>
#endif
#if CH_CFG_USE_MEMCORE == TRUE
  _core_init();
 8000b74:	f001 fcac 	bl	80024d0 <_core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  _heap_init();
 8000b78:	f001 fcf2 	bl	8002560 <_heap_init>
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	2140      	movs	r1, #64	; 0x40
 8000b80:	f000 fabe 	bl	8001100 <_thread_init>
 8000b84:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 8000b88:	2201      	movs	r2, #1
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 8000b8a:	6198      	str	r0, [r3, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 8000b8c:	7702      	strb	r2, [r0, #28]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000b8e:	f384 8811 	msr	BASEPRI, r4
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000b92:	b662      	cpsie	i
#endif
  chSysEnable();

  /* Note, &ch_debug points to the string "main" if the registry is
     active, else the parameter is ignored.*/
  chRegSetThreadName((const char *)&ch_debug);
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	490a      	ldr	r1, [pc, #40]	; (8000bc0 <chSysInit+0x90>)
 8000b98:	6199      	str	r1, [r3, #24]

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
  (void) chThdCreateStatic(ch.idle_thread_wa, sizeof(ch.idle_thread_wa),
 8000b9a:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8000b9e:	9400      	str	r4, [sp, #0]
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <chSysInit+0x94>)
 8000ba2:	21d8      	movs	r1, #216	; 0xd8
 8000ba4:	f000 fafc 	bl	80011a0 <chThdCreateStatic>
                           IDLEPRIO, (tfunc_t)_idle_thread, NULL);
#endif
}
 8000ba8:	b003      	add	sp, #12
 8000baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bac:	e000ed00 	.word	0xe000ed00
 8000bb0:	05fa0300 	.word	0x05fa0300
 8000bb4:	e0001000 	.word	0xe0001000
 8000bb8:	e000edf0 	.word	0xe000edf0
 8000bbc:	20000910 	.word	0x20000910
 8000bc0:	08009980 	.word	0x08009980
 8000bc4:	08000b11 	.word	0x08000b11
	...

08000bd0 <chSysHalt>:
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i
#if defined(CH_CFG_SYSTEM_HALT_HOOK) || defined(__DOXYGEN__)
  CH_CFG_SYSTEM_HALT_HOOK(reason);
#endif

  /* Pointing to the passed message.*/
  ch.dbg.panic_msg = reason;
 8000bd2:	4b01      	ldr	r3, [pc, #4]	; (8000bd8 <chSysHalt+0x8>)
 8000bd4:	62d8      	str	r0, [r3, #44]	; 0x2c
 8000bd6:	e7fe      	b.n	8000bd6 <chSysHalt+0x6>
 8000bd8:	200008e0 	.word	0x200008e0
 8000bdc:	00000000 	.word	0x00000000

08000be0 <chSysIntegrityCheckI>:
  cnt_t n;

  chDbgCheckClassI();

  /* Ready List integrity check.*/
  if ((testmask & CH_INTEGRITY_RLIST) != 0U) {
 8000be0:	07c2      	lsls	r2, r0, #31
 * @retval false        The test succeeded.
 * @retval true         Test failed.
 *
 * @iclass
 */
bool chSysIntegrityCheckI(unsigned testmask) {
 8000be2:	b410      	push	{r4}
  cnt_t n;

  chDbgCheckClassI();

  /* Ready List integrity check.*/
  if ((testmask & CH_INTEGRITY_RLIST) != 0U) {
 8000be4:	d512      	bpl.n	8000c0c <chSysIntegrityCheckI+0x2c>
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_queue.p_next;
 8000be6:	4a2c      	ldr	r2, [pc, #176]	; (8000c98 <chSysIntegrityCheckI+0xb8>)
 8000be8:	6811      	ldr	r1, [r2, #0]
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000bea:	4291      	cmp	r1, r2
 8000bec:	d042      	beq.n	8000c74 <chSysIntegrityCheckI+0x94>
 8000bee:	2300      	movs	r3, #0
      n++;
      tp = tp->p_next;
 8000bf0:	6809      	ldr	r1, [r1, #0]
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_queue.p_next;
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000bf2:	4291      	cmp	r1, r2
      n++;
 8000bf4:	f103 0301 	add.w	r3, r3, #1
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_queue.p_next;
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000bf8:	d1fa      	bne.n	8000bf0 <chSysIntegrityCheckI+0x10>
      n++;
      tp = tp->p_next;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_queue.p_prev;
 8000bfa:	684c      	ldr	r4, [r1, #4]
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000bfc:	428c      	cmp	r4, r1
 8000bfe:	d036      	beq.n	8000c6e <chSysIntegrityCheckI+0x8e>
      n--;
      tp = tp->p_prev;
 8000c00:	6864      	ldr	r4, [r4, #4]
      tp = tp->p_next;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_queue.p_prev;
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000c02:	4294      	cmp	r4, r2
      n--;
 8000c04:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
      tp = tp->p_next;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_queue.p_prev;
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000c08:	d1fa      	bne.n	8000c00 <chSysIntegrityCheckI+0x20>
      n--;
      tp = tp->p_prev;
    }

    /* The number of elements must match.*/
    if (n != (cnt_t)0) {
 8000c0a:	bb83      	cbnz	r3, 8000c6e <chSysIntegrityCheckI+0x8e>
      return true;
    }
  }

  /* Timers list integrity check.*/
  if ((testmask & CH_INTEGRITY_VTLIST) != 0U) {
 8000c0c:	0783      	lsls	r3, r0, #30
 8000c0e:	d514      	bpl.n	8000c3a <chSysIntegrityCheckI+0x5a>
    virtual_timer_t * vtp;

    /* Scanning the timers list forward.*/
    n = (cnt_t)0;
    vtp = ch.vtlist.vt_next;
 8000c10:	4a21      	ldr	r2, [pc, #132]	; (8000c98 <chSysIntegrityCheckI+0xb8>)
 8000c12:	4614      	mov	r4, r2
 8000c14:	f854 1f1c 	ldr.w	r1, [r4, #28]!
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c18:	42a1      	cmp	r1, r4
 8000c1a:	d031      	beq.n	8000c80 <chSysIntegrityCheckI+0xa0>
 8000c1c:	2300      	movs	r3, #0
      n++;
      vtp = vtp->vt_next;
 8000c1e:	6809      	ldr	r1, [r1, #0]
    virtual_timer_t * vtp;

    /* Scanning the timers list forward.*/
    n = (cnt_t)0;
    vtp = ch.vtlist.vt_next;
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c20:	42a1      	cmp	r1, r4
      n++;
 8000c22:	f103 0301 	add.w	r3, r3, #1
    virtual_timer_t * vtp;

    /* Scanning the timers list forward.*/
    n = (cnt_t)0;
    vtp = ch.vtlist.vt_next;
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c26:	d1fa      	bne.n	8000c1e <chSysIntegrityCheckI+0x3e>
      n++;
      vtp = vtp->vt_next;
    }

    /* Scanning the timers list backward.*/
    vtp = ch.vtlist.vt_prev;
 8000c28:	6a12      	ldr	r2, [r2, #32]
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c2a:	428a      	cmp	r2, r1
 8000c2c:	d01f      	beq.n	8000c6e <chSysIntegrityCheckI+0x8e>
      n--;
      vtp = vtp->vt_prev;
 8000c2e:	6852      	ldr	r2, [r2, #4]
      vtp = vtp->vt_next;
    }

    /* Scanning the timers list backward.*/
    vtp = ch.vtlist.vt_prev;
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c30:	42a2      	cmp	r2, r4
      n--;
 8000c32:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
      vtp = vtp->vt_next;
    }

    /* Scanning the timers list backward.*/
    vtp = ch.vtlist.vt_prev;
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c36:	d1fa      	bne.n	8000c2e <chSysIntegrityCheckI+0x4e>
      n--;
      vtp = vtp->vt_prev;
    }

    /* The number of elements must match.*/
    if (n != (cnt_t)0) {
 8000c38:	b9cb      	cbnz	r3, 8000c6e <chSysIntegrityCheckI+0x8e>
      return true;
    }
  }

#if CH_CFG_USE_REGISTRY == TRUE
  if ((testmask & CH_INTEGRITY_REGISTRY) != 0U) {
 8000c3a:	f010 0004 	ands.w	r0, r0, #4
 8000c3e:	d014      	beq.n	8000c6a <chSysIntegrityCheckI+0x8a>
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_newer;
 8000c40:	4a15      	ldr	r2, [pc, #84]	; (8000c98 <chSysIntegrityCheckI+0xb8>)
 8000c42:	6913      	ldr	r3, [r2, #16]
    while (tp != (thread_t *)&ch.rlist) {
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d021      	beq.n	8000c8c <chSysIntegrityCheckI+0xac>
 8000c48:	2000      	movs	r0, #0
      n++;
      tp = tp->p_newer;
 8000c4a:	691b      	ldr	r3, [r3, #16]
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_newer;
    while (tp != (thread_t *)&ch.rlist) {
 8000c4c:	4293      	cmp	r3, r2
      n++;
 8000c4e:	f100 0001 	add.w	r0, r0, #1
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
    tp = ch.rlist.r_newer;
    while (tp != (thread_t *)&ch.rlist) {
 8000c52:	d1fa      	bne.n	8000c4a <chSysIntegrityCheckI+0x6a>
      n++;
      tp = tp->p_newer;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_older;
 8000c54:	6959      	ldr	r1, [r3, #20]
    while (tp != (thread_t *)&ch.rlist) {
 8000c56:	4299      	cmp	r1, r3
 8000c58:	d009      	beq.n	8000c6e <chSysIntegrityCheckI+0x8e>
      n--;
      tp = tp->p_older;
 8000c5a:	6949      	ldr	r1, [r1, #20]
      tp = tp->p_newer;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_older;
    while (tp != (thread_t *)&ch.rlist) {
 8000c5c:	4291      	cmp	r1, r2
      n--;
 8000c5e:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
      tp = tp->p_newer;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_older;
    while (tp != (thread_t *)&ch.rlist) {
 8000c62:	d1fa      	bne.n	8000c5a <chSysIntegrityCheckI+0x7a>
      n--;
      tp = tp->p_older;
    }

    /* The number of elements must match.*/
    if (n != (cnt_t)0) {
 8000c64:	3000      	adds	r0, #0
 8000c66:	bf18      	it	ne
 8000c68:	2001      	movne	r0, #1
    PORT_INTEGRITY_CHECK();
  }
#endif

  return false;
}
 8000c6a:	bc10      	pop	{r4}
 8000c6c:	4770      	bx	lr
      tp = tp->p_prev;
    }

    /* The number of elements must match.*/
    if (n != (cnt_t)0) {
      return true;
 8000c6e:	2001      	movs	r0, #1
    PORT_INTEGRITY_CHECK();
  }
#endif

  return false;
}
 8000c70:	bc10      	pop	{r4}
 8000c72:	4770      	bx	lr
      n++;
      tp = tp->p_next;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_queue.p_prev;
 8000c74:	6854      	ldr	r4, [r2, #4]
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000c76:	4294      	cmp	r4, r2
  /* Ready List integrity check.*/
  if ((testmask & CH_INTEGRITY_RLIST) != 0U) {
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
 8000c78:	bf18      	it	ne
 8000c7a:	2300      	movne	r3, #0
      tp = tp->p_next;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_queue.p_prev;
    while (tp != (thread_t *)&ch.rlist.r_queue) {
 8000c7c:	d1c0      	bne.n	8000c00 <chSysIntegrityCheckI+0x20>
 8000c7e:	e7c5      	b.n	8000c0c <chSysIntegrityCheckI+0x2c>
      n++;
      vtp = vtp->vt_next;
    }

    /* Scanning the timers list backward.*/
    vtp = ch.vtlist.vt_prev;
 8000c80:	6a12      	ldr	r2, [r2, #32]
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c82:	42a2      	cmp	r2, r4
  /* Timers list integrity check.*/
  if ((testmask & CH_INTEGRITY_VTLIST) != 0U) {
    virtual_timer_t * vtp;

    /* Scanning the timers list forward.*/
    n = (cnt_t)0;
 8000c84:	bf18      	it	ne
 8000c86:	2300      	movne	r3, #0
      vtp = vtp->vt_next;
    }

    /* Scanning the timers list backward.*/
    vtp = ch.vtlist.vt_prev;
    while (vtp != (virtual_timer_t *)&ch.vtlist) {
 8000c88:	d1d1      	bne.n	8000c2e <chSysIntegrityCheckI+0x4e>
 8000c8a:	e7d6      	b.n	8000c3a <chSysIntegrityCheckI+0x5a>
      n++;
      tp = tp->p_newer;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_older;
 8000c8c:	6959      	ldr	r1, [r3, #20]
    while (tp != (thread_t *)&ch.rlist) {
 8000c8e:	4299      	cmp	r1, r3
#if CH_CFG_USE_REGISTRY == TRUE
  if ((testmask & CH_INTEGRITY_REGISTRY) != 0U) {
    thread_t *tp;

    /* Scanning the ready list forward.*/
    n = (cnt_t)0;
 8000c90:	f04f 0000 	mov.w	r0, #0
      tp = tp->p_newer;
    }

    /* Scanning the ready list backward.*/
    tp = ch.rlist.r_older;
    while (tp != (thread_t *)&ch.rlist) {
 8000c94:	d1e1      	bne.n	8000c5a <chSysIntegrityCheckI+0x7a>
 8000c96:	e7e8      	b.n	8000c6a <chSysIntegrityCheckI+0x8a>
 8000c98:	200008e0 	.word	0x200008e0
 8000c9c:	00000000 	.word	0x00000000

08000ca0 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8000ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  virtual_timer_t *vtp;
  systime_t now, delta;

  /* First timer to be processed.*/
  vtp = ch.vtlist.vt_next;
 8000ca4:	4d1b      	ldr	r5, [pc, #108]	; (8000d14 <chSysTimerHandlerI+0x74>)
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000ca6:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 8000caa:	69ec      	ldr	r4, [r5, #28]

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8000cac:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000cae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000cb0:	68a3      	ldr	r3, [r4, #8]
 8000cb2:	1a42      	subs	r2, r0, r1
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	f105 091c 	add.w	r9, r5, #28
 8000cba:	d31a      	bcc.n	8000cf2 <chSysTimerHandlerI+0x52>
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 8000cbc:	2600      	movs	r6, #0

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000cbe:	f04f 0820 	mov.w	r8, #32
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000cc2:	6822      	ldr	r2, [r4, #0]
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
 8000cc4:	f8d4 a00c 	ldr.w	sl, [r4, #12]
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8000cc8:	440b      	add	r3, r1
    ch.vtlist.vt_next = vtp->vt_next;
    fn = vtp->vt_func;
    vtp->vt_func = NULL;

    /* if the list becomes empty then the timer is stopped.*/
    if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8000cca:	454a      	cmp	r2, r9
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
    vtfunc_t fn;

    /* The "last time" becomes this timer's expiration time.*/
    ch.vtlist.vt_lasttime += vtp->vt_delta;
 8000ccc:	62ab      	str	r3, [r5, #40]	; 0x28

    vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000cce:	f8c2 9004 	str.w	r9, [r2, #4]
    ch.vtlist.vt_next = vtp->vt_next;
 8000cd2:	61ea      	str	r2, [r5, #28]
    fn = vtp->vt_func;
    vtp->vt_func = NULL;
 8000cd4:	60e6      	str	r6, [r4, #12]

    /* if the list becomes empty then the timer is stopped.*/
    if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8000cd6:	d018      	beq.n	8000d0a <chSysTimerHandlerI+0x6a>
 8000cd8:	f386 8811 	msr	BASEPRI, r6
       and in order to give a preemption chance to higher priority
       interrupts.*/
    chSysUnlockFromISR();

    /* The callback is invoked outside the kernel critical zone.*/
    fn(vtp->vt_par);
 8000cdc:	6920      	ldr	r0, [r4, #16]
 8000cde:	47d0      	blx	sl
 8000ce0:	f388 8811 	msr	BASEPRI, r8
       of the list.*/
    chSysLockFromISR();

    /* Next element in the list, the current time could have advanced so
       recalculating the time window.*/
    vtp = ch.vtlist.vt_next;
 8000ce4:	69ec      	ldr	r4, [r5, #28]
 8000ce6:	6a78      	ldr	r0, [r7, #36]	; 0x24

  /* All timers within the time window are triggered and removed,
     note that the loop is stopped by the timers header having
     "ch.vtlist.vt_delta == (systime_t)-1" which is greater than
     all deltas.*/
  while (vtp->vt_delta <= (systime_t)(now - ch.vtlist.vt_lasttime)) {
 8000ce8:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000cea:	68a3      	ldr	r3, [r4, #8]
 8000cec:	1a42      	subs	r2, r0, r1
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d9e7      	bls.n	8000cc2 <chSysTimerHandlerI+0x22>
    vtp = ch.vtlist.vt_next;
    now = chVTGetSystemTimeX();
  }

  /* if the list is empty, nothing else to do.*/
  if (ch.vtlist.vt_next == (virtual_timer_t *)&ch.vtlist) {
 8000cf2:	454c      	cmp	r4, r9
 8000cf4:	d00c      	beq.n	8000d10 <chSysTimerHandlerI+0x70>
    return;
  }

  /* Recalculating the next alarm time.*/
  delta = ch.vtlist.vt_lasttime + vtp->vt_delta - now;
 8000cf6:	440b      	add	r3, r1
 8000cf8:	1a1b      	subs	r3, r3, r0
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	bf98      	it	ls
 8000cfe:	2302      	movls	r3, #2
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 8000d00:	4418      	add	r0, r3
#endif
  chVTDoTickI();
#if defined(CH_CFG_SYSTEM_TICK_HOOK)
  CH_CFG_SYSTEM_TICK_HOOK();
#endif
}
 8000d02:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d06:	f001 bdc3 	b.w	8002890 <stSetAlarm>
 *
 * @notapi
 */
static inline void port_timer_stop_alarm(void) {

  stStopAlarm();
 8000d0a:	f001 fdb9 	bl	8002880 <stStopAlarm>
 8000d0e:	e7e3      	b.n	8000cd8 <chSysTimerHandlerI+0x38>
 8000d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d14:	200008e0 	.word	0x200008e0
	...

08000d20 <chSysGetStatusAndLockX>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8000d20:	f3ef 8012 	mrs	r0, BASEPRI_MAX
 * @xclass
 */
syssts_t chSysGetStatusAndLockX(void) {

  syssts_t sts = port_get_irq_status();
  if (port_irq_enabled(sts)) {
 8000d24:	b920      	cbnz	r0, 8000d30 <chSysGetStatusAndLockX+0x10>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000d26:	f3ef 8305 	mrs	r3, IPSR

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000d2a:	2320      	movs	r3, #32
 8000d2c:	f383 8811 	msr	BASEPRI, r3
    else {
      chSysLock();
    }
  }
  return sts;
}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
	...

08000d40 <chSysRestoreStatusX>:
 *
 * @xclass
 */
void chSysRestoreStatusX(syssts_t sts) {

  if (port_irq_enabled(sts)) {
 8000d40:	b968      	cbnz	r0, 8000d5e <chSysRestoreStatusX+0x1e>
 *
 * @param[in] sts       the system status to be restored.
 *
 * @xclass
 */
void chSysRestoreStatusX(syssts_t sts) {
 8000d42:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000d44:	f3ef 8405 	mrs	r4, IPSR

  if (port_irq_enabled(sts)) {
    if (port_is_isr_context()) {
 8000d48:	f3c4 0408 	ubfx	r4, r4, #0, #9
 8000d4c:	b114      	cbz	r4, 8000d54 <chSysRestoreStatusX+0x14>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8000d4e:	f380 8811 	msr	BASEPRI, r0
 8000d52:	bd10      	pop	{r4, pc}
      chSysUnlockFromISR();
    }
    else {
      chSchRescheduleS();
 8000d54:	f000 f9bc 	bl	80010d0 <chSchRescheduleS>
 8000d58:	f384 8811 	msr	BASEPRI, r4
 8000d5c:	bd10      	pop	{r4, pc}
 8000d5e:	4770      	bx	lr

08000d60 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8000d60:	4a03      	ldr	r2, [pc, #12]	; (8000d70 <chSysPolledDelayX+0x10>)
 8000d62:	6851      	ldr	r1, [r2, #4]
 8000d64:	6853      	ldr	r3, [r2, #4]
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8000d66:	1a5b      	subs	r3, r3, r1
 8000d68:	4283      	cmp	r3, r0
 8000d6a:	d3fb      	bcc.n	8000d64 <chSysPolledDelayX+0x4>
  }
}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e0001000 	.word	0xe0001000
	...

08000d80 <_vt_init>:
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <_vt_init+0x18>)
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 8000d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 8000d86:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.vt_lasttime = (systime_t)0;
 8000d8a:	2100      	movs	r1, #0
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 8000d8c:	6258      	str	r0, [r3, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  ch.vtlist.vt_lasttime = (systime_t)0;
 8000d8e:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 8000d90:	61da      	str	r2, [r3, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000d92:	621a      	str	r2, [r3, #32]
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	200008e0 	.word	0x200008e0
 8000d9c:	00000000 	.word	0x00000000

08000da0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
 8000da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000da2:	4e1c      	ldr	r6, [pc, #112]	; (8000e14 <chVTDoSetI+0x74>)
 8000da4:	4634      	mov	r4, r6
    systime_t now = chVTGetSystemTimeX();

    /* If the requested delay is lower than the minimum safe delta then it
       is raised to the minimum safe value.*/
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
 8000da6:	2901      	cmp	r1, #1
 8000da8:	bf98      	it	ls
 8000daa:	2102      	movls	r1, #2
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000dac:	f854 7f1c 	ldr.w	r7, [r4, #28]!
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 8000db0:	6103      	str	r3, [r0, #16]
 8000db2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000db6:	42a7      	cmp	r7, r4
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
 8000db8:	4605      	mov	r5, r0

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 8000dba:	60c2      	str	r2, [r0, #12]
 8000dbc:	6a58      	ldr	r0, [r3, #36]	; 0x24
    if (delay < (systime_t)CH_CFG_ST_TIMEDELTA) {
      delay = (systime_t)CH_CFG_ST_TIMEDELTA;
    }

    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000dbe:	d01e      	beq.n	8000dfe <chVTDoSetI+0x5e>
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 8000dc0:	6ab4      	ldr	r4, [r6, #40]	; 0x28
    if (delta < ch.vtlist.vt_next->vt_delta) {
 8000dc2:	68bb      	ldr	r3, [r7, #8]
      return;
    }

    /* Special case where the timer will be placed as first element in a
       non-empty list, the alarm needs to be recalculated.*/
    delta = now + delay - ch.vtlist.vt_lasttime;
 8000dc4:	4408      	add	r0, r1
 8000dc6:	1b04      	subs	r4, r0, r4
    if (delta < ch.vtlist.vt_next->vt_delta) {
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d315      	bcc.n	8000df8 <chVTDoSetI+0x58>
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
 8000dcc:	69f3      	ldr	r3, [r6, #28]
  while (p->vt_delta < delta) {
 8000dce:	689a      	ldr	r2, [r3, #8]
 8000dd0:	4294      	cmp	r4, r2
 8000dd2:	d904      	bls.n	8000dde <chVTDoSetI+0x3e>
    delta -= p->vt_delta;
    p = p->vt_next;
 8000dd4:	681b      	ldr	r3, [r3, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 8000dd6:	1aa4      	subs	r4, r4, r2
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 8000dd8:	689a      	ldr	r2, [r3, #8]
 8000dda:	42a2      	cmp	r2, r4
 8000ddc:	d3fa      	bcc.n	8000dd4 <chVTDoSetI+0x34>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	606a      	str	r2, [r5, #4]
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 8000de2:	602b      	str	r3, [r5, #0]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 8000de4:	6015      	str	r5, [r2, #0]
  p->vt_prev = vtp;
 8000de6:	605d      	str	r5, [r3, #4]
  vtp->vt_delta = delta
 8000de8:	60ac      	str	r4, [r5, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 8000dea:	689a      	ldr	r2, [r3, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 8000df0:	1b14      	subs	r4, r2, r4
 8000df2:	609c      	str	r4, [r3, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 8000df4:	6271      	str	r1, [r6, #36]	; 0x24
 8000df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 8000df8:	f001 fd4a 	bl	8002890 <stSetAlarm>
 8000dfc:	e7e6      	b.n	8000dcc <chVTDoSetI+0x2c>
    /* Special case where the timers list is empty.*/
    if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {

      /* The delta list is empty, the current time becomes the new
         delta list base time, the timer is inserted.*/
      ch.vtlist.vt_lasttime = now;
 8000dfe:	62b0      	str	r0, [r6, #40]	; 0x28
      ch.vtlist.vt_next = vtp;
 8000e00:	61f5      	str	r5, [r6, #28]
      ch.vtlist.vt_prev = vtp;
 8000e02:	6235      	str	r5, [r6, #32]
 *
 * @notapi
 */
static inline void port_timer_start_alarm(systime_t time) {

  stStartAlarm(time);
 8000e04:	4408      	add	r0, r1
      vtp->vt_next = (virtual_timer_t *)&ch.vtlist;
 8000e06:	602f      	str	r7, [r5, #0]
      vtp->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000e08:	606f      	str	r7, [r5, #4]
      vtp->vt_delta = delay;
 8000e0a:	60a9      	str	r1, [r5, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
  ch.vtlist.vt_delta = (systime_t)-1;
}
 8000e0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8000e10:	f001 bd2e 	b.w	8002870 <stStartAlarm>
 8000e14:	200008e0 	.word	0x200008e0
	...

08000e20 <chVTDoResetI>:
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  systime_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
 8000e20:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <chVTDoResetI+0x68>)
 8000e22:	69da      	ldr	r2, [r3, #28]
 8000e24:	4282      	cmp	r2, r0
 *
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8000e26:	b410      	push	{r4}
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  systime_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
 8000e28:	d00f      	beq.n	8000e4a <chVTDoResetI+0x2a>
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
 8000e2a:	6841      	ldr	r1, [r0, #4]
 8000e2c:	6802      	ldr	r2, [r0, #0]
 8000e2e:	600a      	str	r2, [r1, #0]
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8000e30:	6802      	ldr	r2, [r0, #0]
    vtp->vt_func = NULL;

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8000e32:	331c      	adds	r3, #28
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
    vtp->vt_next->vt_prev = vtp->vt_prev;
    vtp->vt_func = NULL;
 8000e34:	2400      	movs	r4, #0

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8000e36:	429a      	cmp	r2, r3
  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (ch.vtlist.vt_next != vtp) {
    /* Removing the element from the delta list.*/
    vtp->vt_prev->vt_next = vtp->vt_next;
    vtp->vt_next->vt_prev = vtp->vt_prev;
 8000e38:	6051      	str	r1, [r2, #4]
    vtp->vt_func = NULL;
 8000e3a:	60c4      	str	r4, [r0, #12]

    /* Adding delta to the next element, if it is not the last one.*/
    if (&ch.vtlist != (virtual_timers_list_t *)vtp->vt_next)
 8000e3c:	d003      	beq.n	8000e46 <chVTDoResetI+0x26>
      vtp->vt_next->vt_delta += vtp->vt_delta;
 8000e3e:	6883      	ldr	r3, [r0, #8]
 8000e40:	6891      	ldr	r1, [r2, #8]
 8000e42:	440b      	add	r3, r1
 8000e44:	6093      	str	r3, [r2, #8]
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8000e46:	bc10      	pop	{r4}
 8000e48:	4770      	bx	lr

    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	6811      	ldr	r1, [r2, #0]
 8000e4e:	f840 1f1c 	str.w	r1, [r0, #28]!
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
  vtp->vt_func = NULL;
 8000e52:	2400      	movs	r4, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000e54:	4281      	cmp	r1, r0
    return;
  }

  /* Removing the first timer from the list.*/
  ch.vtlist.vt_next = vtp->vt_next;
  ch.vtlist.vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 8000e56:	6048      	str	r0, [r1, #4]
  vtp->vt_func = NULL;
 8000e58:	60d4      	str	r4, [r2, #12]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (&ch.vtlist == (virtual_timers_list_t *)ch.vtlist.vt_next) {
 8000e5a:	d012      	beq.n	8000e82 <chVTDoResetI+0x62>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8000e5c:	6892      	ldr	r2, [r2, #8]
 8000e5e:	6888      	ldr	r0, [r1, #8]
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8000e60:	6a9c      	ldr	r4, [r3, #40]	; 0x28

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  ch.vtlist.vt_next->vt_delta += vtp->vt_delta;
 8000e62:	1883      	adds	r3, r0, r2
 8000e64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e68:	608b      	str	r3, [r1, #8]
 8000e6a:	6a50      	ldr	r0, [r2, #36]	; 0x24
/*  if (ch.vtlist.vt_next->vt_delta == 0) {
    return;
  }*/

  /* Distance in ticks between the last alarm event and current time.*/
  nowdelta = chVTGetSystemTimeX() - ch.vtlist.vt_lasttime;
 8000e6c:	1b02      	subs	r2, r0, r4

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= ch.vtlist.vt_next->vt_delta) {
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d9e9      	bls.n	8000e46 <chVTDoResetI+0x26>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = ch.vtlist.vt_next->vt_delta - nowdelta;
 8000e72:	1a9b      	subs	r3, r3, r2

  /* Making sure to not schedule an event closer than CH_CFG_ST_TIMEDELTA
     ticks from now.*/
  if (delta < (systime_t)CH_CFG_ST_TIMEDELTA) {
 8000e74:	2b01      	cmp	r3, #1
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
 8000e76:	bf98      	it	ls
 8000e78:	2302      	movls	r3, #2
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {

  stSetAlarm(time);
 8000e7a:	4418      	add	r0, r3
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8000e7c:	bc10      	pop	{r4}
 8000e7e:	f001 bd07 	b.w	8002890 <stSetAlarm>
 8000e82:	bc10      	pop	{r4}
 *
 * @notapi
 */
static inline void port_timer_stop_alarm(void) {

  stStopAlarm();
 8000e84:	f001 bcfc 	b.w	8002880 <stStopAlarm>
 8000e88:	200008e0 	.word	0x200008e0
 8000e8c:	00000000 	.word	0x00000000

08000e90 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 8000e90:	b410      	push	{r4}
 8000e92:	2320      	movs	r3, #32
 8000e94:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 8000e98:	7f03      	ldrb	r3, [r0, #28]
 8000e9a:	2b07      	cmp	r3, #7
 8000e9c:	d80e      	bhi.n	8000ebc <wakeup+0x2c>
 8000e9e:	e8df f003 	tbb	[pc, r3]
 8000ea2:	0d26      	.short	0x0d26
 8000ea4:	0408220d 	.word	0x0408220d
 8000ea8:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 8000eaa:	6a02      	ldr	r2, [r0, #32]
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt++;
 8000eac:	6893      	ldr	r3, [r2, #8]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8000eb2:	e890 000c 	ldmia.w	r0, {r2, r3}
 8000eb6:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 8000eb8:	6802      	ldr	r2, [r0, #0]
 8000eba:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 8000ebc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <wakeup+0x68>)
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 8000ec6:	6204      	str	r4, [r0, #32]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000ec8:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8000eca:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	428a      	cmp	r2, r1
 8000ed0:	d2fb      	bcs.n	8000eca <wakeup+0x3a>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8000ed2:	685a      	ldr	r2, [r3, #4]
 8000ed4:	6042      	str	r2, [r0, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8000ed6:	6003      	str	r3, [r0, #0]
 8000ed8:	2100      	movs	r1, #0
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8000eda:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 8000edc:	6058      	str	r0, [r3, #4]
 8000ede:	f381 8811 	msr	BASEPRI, r1
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 8000ee2:	bc10      	pop	{r4}
 8000ee4:	4770      	bx	lr
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 8000ee6:	6a03      	ldr	r3, [r0, #32]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
    break;
 8000eec:	e7e6      	b.n	8000ebc <wakeup+0x2c>
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f383 8811 	msr	BASEPRI, r3
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 8000ef4:	bc10      	pop	{r4}
 8000ef6:	4770      	bx	lr
 8000ef8:	200008e0 	.word	0x200008e0
 8000efc:	00000000 	.word	0x00000000

08000f00 <_scheduler_init>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8000f00:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <_scheduler_init+0x10>)
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 8000f02:	2200      	movs	r2, #0
 8000f04:	601b      	str	r3, [r3, #0]
  tqp->p_prev = (thread_t *)tqp;
 8000f06:	605b      	str	r3, [r3, #4]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 8000f08:	611b      	str	r3, [r3, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 8000f0a:	615b      	str	r3, [r3, #20]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	4770      	bx	lr
 8000f10:	200008e0 	.word	0x200008e0
	...

08000f20 <chSchReadyI>:
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000f20:	2200      	movs	r2, #0
 8000f22:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 8000f24:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <chSchReadyI+0x24>)
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8000f26:	b410      	push	{r4}
 8000f28:	4604      	mov	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000f2a:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8000f2c:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	428a      	cmp	r2, r1
 8000f32:	d2fb      	bcs.n	8000f2c <chSchReadyI+0xc>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8000f38:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 8000f3a:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8000f3c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8000f3e:	605c      	str	r4, [r3, #4]

  return tp;
}
 8000f40:	bc10      	pop	{r4}
 8000f42:	4770      	bx	lr
 8000f44:	200008e0 	.word	0x200008e0
	...

08000f50 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <chSchGoSleepS+0x20>)
 8000f52:	6999      	ldr	r1, [r3, #24]
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8000f54:	681a      	ldr	r2, [r3, #0]
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8000f56:	b410      	push	{r4}
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
  otp->p_state = newstate;
 8000f58:	7708      	strb	r0, [r1, #28]

  tqp->p_next = tp->p_next;
 8000f5a:	6810      	ldr	r0, [r2, #0]
 8000f5c:	6018      	str	r0, [r3, #0]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8000f5e:	2401      	movs	r4, #1
  tqp->p_next->p_prev = (thread_t *)tqp;
 8000f60:	6043      	str	r3, [r0, #4]
 8000f62:	7714      	strb	r4, [r2, #28]
  chSysSwitch(currp, otp);
 8000f64:	4610      	mov	r0, r2
}
 8000f66:	bc10      	pop	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8000f68:	619a      	str	r2, [r3, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 8000f6a:	f7ff b989 	b.w	8000280 <_port_switch>
 8000f6e:	bf00      	nop
 8000f70:	200008e0 	.word	0x200008e0
	...

08000f80 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 8000f80:	b530      	push	{r4, r5, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 8000f82:	1c4b      	adds	r3, r1, #1
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 8000f84:	b087      	sub	sp, #28

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 8000f86:	d012      	beq.n	8000fae <chSchGoSleepTimeoutS+0x2e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 8000f88:	4c0c      	ldr	r4, [pc, #48]	; (8000fbc <chSchGoSleepTimeoutS+0x3c>)
 8000f8a:	4a0d      	ldr	r2, [pc, #52]	; (8000fc0 <chSchGoSleepTimeoutS+0x40>)
 8000f8c:	69a3      	ldr	r3, [r4, #24]
 8000f8e:	4605      	mov	r5, r0
 8000f90:	a801      	add	r0, sp, #4
 8000f92:	f7ff ff05 	bl	8000da0 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8000f96:	4628      	mov	r0, r5
 8000f98:	f7ff ffda 	bl	8000f50 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8000f9c:	9b04      	ldr	r3, [sp, #16]
 8000f9e:	b113      	cbz	r3, 8000fa6 <chSchGoSleepTimeoutS+0x26>
      chVTDoResetI(&vt);
 8000fa0:	a801      	add	r0, sp, #4
 8000fa2:	f7ff ff3d 	bl	8000e20 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 8000fa6:	69a3      	ldr	r3, [r4, #24]
}
 8000fa8:	6a18      	ldr	r0, [r3, #32]
 8000faa:	b007      	add	sp, #28
 8000fac:	bd30      	pop	{r4, r5, pc}
 8000fae:	4c03      	ldr	r4, [pc, #12]	; (8000fbc <chSchGoSleepTimeoutS+0x3c>)
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 8000fb0:	f7ff ffce 	bl	8000f50 <chSchGoSleepS>
  }

  return currp->p_u.rdymsg;
 8000fb4:	69a3      	ldr	r3, [r4, #24]
}
 8000fb6:	6a18      	ldr	r0, [r3, #32]
 8000fb8:	b007      	add	sp, #28
 8000fba:	bd30      	pop	{r4, r5, pc}
 8000fbc:	200008e0 	.word	0x200008e0
 8000fc0:	08000e91 	.word	0x08000e91
	...

08000fd0 <chSchWakeupS>:

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000fd0:	4b14      	ldr	r3, [pc, #80]	; (8001024 <chSchWakeupS+0x54>)
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8000fd2:	b470      	push	{r4, r5, r6}
 8000fd4:	4604      	mov	r4, r0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000fd6:	699d      	ldr	r5, [r3, #24]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 8000fd8:	6201      	str	r1, [r0, #32]

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000fda:	68a8      	ldr	r0, [r5, #8]
 8000fdc:	68a1      	ldr	r1, [r4, #8]
 8000fde:	4281      	cmp	r1, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000fe0:	f04f 0200 	mov.w	r2, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 8000fe4:	d80b      	bhi.n	8000ffe <chSchWakeupS+0x2e>
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000fe6:	7722      	strb	r2, [r4, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 8000fe8:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 8000fea:	689a      	ldr	r2, [r3, #8]
 8000fec:	4291      	cmp	r1, r2
 8000fee:	d9fb      	bls.n	8000fe8 <chSchWakeupS+0x18>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8000ff4:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8000ff6:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8000ff8:	605c      	str	r4, [r3, #4]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 8000ffa:	bc70      	pop	{r4, r5, r6}
 8000ffc:	4770      	bx	lr
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8000ffe:	772a      	strb	r2, [r5, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
 8001000:	461a      	mov	r2, r3
  do {
    cp = cp->p_next;
 8001002:	6812      	ldr	r2, [r2, #0]
  } while (cp->p_prio >= tp->p_prio);
 8001004:	6891      	ldr	r1, [r2, #8]
 8001006:	4288      	cmp	r0, r1
 8001008:	d9fb      	bls.n	8001002 <chSchWakeupS+0x32>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800100a:	6850      	ldr	r0, [r2, #4]
 800100c:	6068      	str	r0, [r5, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800100e:	2601      	movs	r6, #1
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8001010:	602a      	str	r2, [r5, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001012:	6005      	str	r5, [r0, #0]
  cp->p_prev = tp;
 8001014:	6055      	str	r5, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 8001016:	7726      	strb	r6, [r4, #28]
    chSysSwitch(ntp, otp);
 8001018:	4629      	mov	r1, r5
 800101a:	4620      	mov	r0, r4
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 800101c:	619c      	str	r4, [r3, #24]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800101e:	bc70      	pop	{r4, r5, r6}
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 8001020:	f7ff b92e 	b.w	8000280 <_port_switch>
 8001024:	200008e0 	.word	0x200008e0
	...

08001030 <chSchIsPreemptionRequired>:
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <chSchIsPreemptionRequired+0x14>)
 8001032:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = currp->p_prio;
 8001034:	699b      	ldr	r3, [r3, #24]
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8001036:	6890      	ldr	r0, [r2, #8]
 8001038:	689b      	ldr	r3, [r3, #8]
#endif
}
 800103a:	4298      	cmp	r0, r3
 800103c:	bf94      	ite	ls
 800103e:	2000      	movls	r0, #0
 8001040:	2001      	movhi	r0, #1
 8001042:	4770      	bx	lr
 8001044:	200008e0 	.word	0x200008e0
	...

08001050 <chSchDoRescheduleBehind>:
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 8001050:	4a0d      	ldr	r2, [pc, #52]	; (8001088 <chSchDoRescheduleBehind+0x38>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8001052:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 8001054:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleBehind(void) {
 8001056:	b430      	push	{r4, r5}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8001058:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800105a:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800105c:	605a      	str	r2, [r3, #4]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800105e:	2500      	movs	r5, #0
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8001060:	7701      	strb	r1, [r0, #28]
 8001062:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001064:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 8001066:	6190      	str	r0, [r2, #24]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 8001068:	7725      	strb	r5, [r4, #28]
 800106a:	e000      	b.n	800106e <chSchDoRescheduleBehind+0x1e>
 800106c:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	428a      	cmp	r2, r1
 8001072:	d2fb      	bcs.n	800106c <chSchDoRescheduleBehind+0x1c>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001074:	685a      	ldr	r2, [r3, #4]
 8001076:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 8001078:	6023      	str	r3, [r4, #0]
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800107a:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800107c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800107e:	605c      	str	r4, [r3, #4]
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
}
 8001080:	bc30      	pop	{r4, r5}
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 8001082:	f7ff b8fd 	b.w	8000280 <_port_switch>
 8001086:	bf00      	nop
 8001088:	200008e0 	.word	0x200008e0
 800108c:	00000000 	.word	0x00000000

08001090 <chSchDoRescheduleAhead>:
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <chSchDoRescheduleAhead+0x38>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8001092:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 8001094:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 8001096:	b430      	push	{r4, r5}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 8001098:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800109a:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800109c:	605a      	str	r2, [r3, #4]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800109e:	2500      	movs	r5, #0
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 80010a0:	7701      	strb	r1, [r0, #28]
 80010a2:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80010a4:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 80010a6:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 80010a8:	7725      	strb	r5, [r4, #28]
 80010aa:	e000      	b.n	80010ae <chSchDoRescheduleAhead+0x1e>
 80010ac:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	428a      	cmp	r2, r1
 80010b2:	d8fb      	bhi.n	80010ac <chSchDoRescheduleAhead+0x1c>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 80010b8:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 80010ba:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 80010bc:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 80010be:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
}
 80010c0:	bc30      	pop	{r4, r5}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 80010c2:	f7ff b8dd 	b.w	8000280 <_port_switch>
 80010c6:	bf00      	nop
 80010c8:	200008e0 	.word	0x200008e0
 80010cc:	00000000 	.word	0x00000000

080010d0 <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <chSchRescheduleS+0x14>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	699b      	ldr	r3, [r3, #24]
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 80010d6:	6892      	ldr	r2, [r2, #8]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d800      	bhi.n	80010e0 <chSchRescheduleS+0x10>
 80010de:	4770      	bx	lr
    chSchDoRescheduleAhead();
 80010e0:	f7ff bfd6 	b.w	8001090 <chSchDoRescheduleAhead>
 80010e4:	200008e0 	.word	0x200008e0
	...

080010f0 <chSchDoReschedule>:
    chSchDoRescheduleAhead();
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  chSchDoRescheduleAhead();
 80010f0:	f7ff bfce 	b.w	8001090 <chSchDoRescheduleAhead>
	...

08001100 <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8001102:	4c0d      	ldr	r4, [pc, #52]	; (8001138 <_thread_init+0x38>)
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8001104:	63c1      	str	r1, [r0, #60]	; 0x3c
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8001106:	6965      	ldr	r5, [r4, #20]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8001108:	6081      	str	r1, [r0, #8]
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800110a:	2200      	movs	r2, #0
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800110c:	f100 0128 	add.w	r1, r0, #40	; 0x28
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 8001110:	f04f 0e02 	mov.w	lr, #2
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8001114:	2701      	movs	r7, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 8001116:	f100 0624 	add.w	r6, r0, #36	; 0x24
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800111a:	6145      	str	r5, [r0, #20]
 800111c:	6104      	str	r4, [r0, #16]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800111e:	f880 e01c 	strb.w	lr, [r0, #28]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8001122:	7787      	strb	r7, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 8001124:	7742      	strb	r2, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 8001126:	6382      	str	r2, [r0, #56]	; 0x38
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 8001128:	6342      	str	r2, [r0, #52]	; 0x34
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800112a:	6182      	str	r2, [r0, #24]
  REG_INSERT(tp);
 800112c:	6128      	str	r0, [r5, #16]
 800112e:	6160      	str	r0, [r4, #20]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8001130:	6246      	str	r6, [r0, #36]	; 0x24
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8001132:	6281      	str	r1, [r0, #40]	; 0x28
  tqp->p_prev = (thread_t *)tqp;
 8001134:	62c1      	str	r1, [r0, #44]	; 0x2c
#endif
#if defined(CH_CFG_THREAD_INIT_HOOK)
  CH_CFG_THREAD_INIT_HOOK(tp);
#endif
  return tp;
}
 8001136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001138:	200008e0 	.word	0x200008e0
 800113c:	00000000 	.word	0x00000000

08001140 <chThdCreateI>:
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(void *wsp, size_t size,
                       tprio_t prio, tfunc_t pf, void *arg) {
 8001140:	b5f0      	push	{r4, r5, r6, r7, lr}
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8001142:	4d13      	ldr	r5, [pc, #76]	; (8001190 <chThdCreateI+0x50>)
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(void *wsp, size_t size,
                       tprio_t prio, tfunc_t pf, void *arg) {
 8001144:	9f05      	ldr	r7, [sp, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8001146:	f1a1 0e24 	sub.w	lr, r1, #36	; 0x24
 800114a:	eb00 060e 	add.w	r6, r0, lr
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800114e:	6969      	ldr	r1, [r5, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 8001150:	60c6      	str	r6, [r0, #12]
 8001152:	f840 300e 	str.w	r3, [r0, lr]
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <chThdCreateI+0x54>)
 8001158:	6077      	str	r7, [r6, #4]
 800115a:	6233      	str	r3, [r6, #32]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800115c:	f04f 0e02 	mov.w	lr, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
 8001160:	2300      	movs	r3, #0
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 8001162:	6082      	str	r2, [r0, #8]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 8001164:	63c2      	str	r2, [r0, #60]	; 0x3c
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8001166:	2701      	movs	r7, #1
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 8001168:	f100 0228 	add.w	r2, r0, #40	; 0x28
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800116c:	f100 0624 	add.w	r6, r0, #36	; 0x24
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 8001170:	6105      	str	r5, [r0, #16]
 8001172:	6141      	str	r1, [r0, #20]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 8001174:	f880 e01c 	strb.w	lr, [r0, #28]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 8001178:	7787      	strb	r7, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800117a:	7743      	strb	r3, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800117c:	6383      	str	r3, [r0, #56]	; 0x38
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800117e:	6343      	str	r3, [r0, #52]	; 0x34
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 8001180:	6183      	str	r3, [r0, #24]
  REG_INSERT(tp);
 8001182:	6108      	str	r0, [r1, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 8001184:	6246      	str	r6, [r0, #36]	; 0x24
 8001186:	6168      	str	r0, [r5, #20]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8001188:	6282      	str	r2, [r0, #40]	; 0x28
  tqp->p_prev = (thread_t *)tqp;
 800118a:	62c2      	str	r2, [r0, #44]	; 0x2c
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);

  return _thread_init(tp, prio);
}
 800118c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800118e:	bf00      	nop
 8001190:	200008e0 	.word	0x200008e0
 8001194:	08000291 	.word	0x08000291
	...

080011a0 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 80011a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011a2:	4604      	mov	r4, r0
 80011a4:	2520      	movs	r5, #32
 80011a6:	f385 8811 	msr	BASEPRI, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80011aa:	4e14      	ldr	r6, [pc, #80]	; (80011fc <chThdCreateStatic+0x5c>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80011ac:	3924      	subs	r1, #36	; 0x24
 80011ae:	1845      	adds	r5, r0, r1
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80011b0:	6977      	ldr	r7, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 80011b2:	60c5      	str	r5, [r0, #12]
 80011b4:	5043      	str	r3, [r0, r1]
 80011b6:	9b06      	ldr	r3, [sp, #24]
 80011b8:	606b      	str	r3, [r5, #4]
 80011ba:	4911      	ldr	r1, [pc, #68]	; (8001200 <chThdCreateStatic+0x60>)
 80011bc:	6229      	str	r1, [r5, #32]
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80011be:	2302      	movs	r3, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80011c0:	2500      	movs	r5, #0
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 80011c2:	7703      	strb	r3, [r0, #28]
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 80011c4:	f100 0e24 	add.w	lr, r0, #36	; 0x24
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 80011c8:	f100 0328 	add.w	r3, r0, #40	; 0x28
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 80011cc:	2101      	movs	r1, #1
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 80011ce:	6082      	str	r2, [r0, #8]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 80011d0:	7781      	strb	r1, [r0, #30]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80011d2:	6106      	str	r6, [r0, #16]
 80011d4:	6147      	str	r7, [r0, #20]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 80011d6:	63c2      	str	r2, [r0, #60]	; 0x3c
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 80011d8:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 80011da:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 80011dc:	6345      	str	r5, [r0, #52]	; 0x34
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 80011de:	6185      	str	r5, [r0, #24]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 80011e0:	4629      	mov	r1, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 80011e2:	6138      	str	r0, [r7, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 80011e4:	f8c0 e024 	str.w	lr, [r0, #36]	; 0x24
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 80011e8:	6283      	str	r3, [r0, #40]	; 0x28
  tqp->p_prev = (thread_t *)tqp;
 80011ea:	62c3      	str	r3, [r0, #44]	; 0x2c
 80011ec:	6170      	str	r0, [r6, #20]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 80011ee:	f7ff feef 	bl	8000fd0 <chSchWakeupS>
 80011f2:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 80011f6:	4620      	mov	r0, r4
 80011f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200008e0 	.word	0x200008e0
 8001200:	08000291 	.word	0x08000291
	...

08001210 <chThdStart>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdStart(thread_t *tp) {
 8001210:	b508      	push	{r3, lr}
 8001212:	2320      	movs	r3, #32
 8001214:	f383 8811 	msr	BASEPRI, r3
 */
static inline thread_t *chThdStartI(thread_t *tp) {

  chDbgAssert(tp->p_state == CH_STATE_WTSTART, "wrong state");

  return chSchReadyI(tp);
 8001218:	f7ff fe82 	bl	8000f20 <chSchReadyI>
 800121c:	2300      	movs	r3, #0
 800121e:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  tp = chThdStartI(tp);
  chSysUnlock();

  return tp;
}
 8001222:	bd08      	pop	{r3, pc}
	...

08001230 <chThdSetPriority>:
 * @param[in] newprio   the new priority level of the running thread
 * @return              The old priority level.
 *
 * @api
 */
tprio_t chThdSetPriority(tprio_t newprio) {
 8001230:	b510      	push	{r4, lr}
 8001232:	2320      	movs	r3, #32
 8001234:	f383 8811 	msr	BASEPRI, r3

  chDbgCheck(newprio <= HIGHPRIO);

  chSysLock();
#if CH_CFG_USE_MUTEXES == TRUE
  oldprio = currp->p_realprio;
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <chThdSetPriority+0x2c>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if ((currp->p_prio == currp->p_realprio) || (newprio > currp->p_prio)) {
 800123e:	6899      	ldr	r1, [r3, #8]
 8001240:	428c      	cmp	r4, r1
 8001242:	d001      	beq.n	8001248 <chThdSetPriority+0x18>
 8001244:	4281      	cmp	r1, r0
 8001246:	d200      	bcs.n	800124a <chThdSetPriority+0x1a>
    currp->p_prio = newprio;
 8001248:	6098      	str	r0, [r3, #8]
  }
  currp->p_realprio = newprio;
 800124a:	63d8      	str	r0, [r3, #60]	; 0x3c
#else
  oldprio = currp->p_prio;
  currp->p_prio = newprio;
#endif
  chSchRescheduleS();
 800124c:	f7ff ff40 	bl	80010d0 <chSchRescheduleS>
 8001250:	2300      	movs	r3, #0
 8001252:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return oldprio;
}
 8001256:	4620      	mov	r0, r4
 8001258:	bd10      	pop	{r4, pc}
 800125a:	bf00      	nop
 800125c:	200008e0 	.word	0x200008e0

08001260 <chThdTerminate>:
 8001260:	2320      	movs	r3, #32
 8001262:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdTerminate(thread_t *tp) {

  chSysLock();
  tp->p_flags |= CH_FLAG_TERMINATE;
 8001266:	7f43      	ldrb	r3, [r0, #29]
 8001268:	f043 0304 	orr.w	r3, r3, #4
 800126c:	7743      	strb	r3, [r0, #29]
 800126e:	2300      	movs	r3, #0
 8001270:	f383 8811 	msr	BASEPRI, r3
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
	...

08001280 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 8001280:	b508      	push	{r3, lr}
 8001282:	4601      	mov	r1, r0
 8001284:	2320      	movs	r3, #32
 8001286:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 800128a:	2008      	movs	r0, #8
 800128c:	f7ff fe78 	bl	8000f80 <chSchGoSleepTimeoutS>
 8001290:	2300      	movs	r3, #0
 8001292:	f383 8811 	msr	BASEPRI, r3
 8001296:	bd08      	pop	{r3, pc}
	...

080012a0 <chThdSleepUntil>:
 *
 * @param[in] time      absolute system time
 *
 * @api
 */
void chThdSleepUntil(systime_t time) {
 80012a0:	b508      	push	{r3, lr}
 80012a2:	2320      	movs	r3, #32
 80012a4:	f383 8811 	msr	BASEPRI, r3
 80012a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012ac:	6a59      	ldr	r1, [r3, #36]	; 0x24

  chSysLock();
  time -= chVTGetSystemTimeX();
  if (time > (systime_t)0) {
 80012ae:	1a41      	subs	r1, r0, r1
 80012b0:	d002      	beq.n	80012b8 <chThdSleepUntil+0x18>
 80012b2:	2008      	movs	r0, #8
 80012b4:	f7ff fe64 	bl	8000f80 <chSchGoSleepTimeoutS>
 80012b8:	2300      	movs	r3, #0
 80012ba:	f383 8811 	msr	BASEPRI, r3
 80012be:	bd08      	pop	{r3, pc}

080012c0 <chThdYield>:
 * @details Yields the CPU control to the next thread in the ready list with
 *          equal priority, if any.
 *
 * @api
 */
void chThdYield(void) {
 80012c0:	b508      	push	{r3, lr}
 80012c2:	2320      	movs	r3, #32
 80012c4:	f383 8811 	msr	BASEPRI, r3
 */
static inline bool chSchCanYieldS(void) {

  chDbgCheckClassS();

  return firstprio(&ch.rlist.r_queue) >= currp->p_prio;
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <chThdYield+0x24>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	699b      	ldr	r3, [r3, #24]
 */
static inline void chSchDoYieldS(void) {

  chDbgCheckClassS();

  if (chSchCanYieldS()) {
 80012ce:	6892      	ldr	r2, [r2, #8]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d301      	bcc.n	80012da <chThdYield+0x1a>
    chSchDoRescheduleBehind();
 80012d6:	f7ff febb 	bl	8001050 <chSchDoRescheduleBehind>
 80012da:	2300      	movs	r3, #0
 80012dc:	f383 8811 	msr	BASEPRI, r3
 80012e0:	bd08      	pop	{r3, pc}
 80012e2:	bf00      	nop
 80012e4:	200008e0 	.word	0x200008e0
	...

080012f0 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 80012f0:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <chThdExitS+0x3c>)
 80012f4:	699c      	ldr	r4, [r3, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 80012f6:	6a63      	ldr	r3, [r4, #36]	; 0x24

  tp->p_u.exitcode = msg;
 80012f8:	6220      	str	r0, [r4, #32]
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 80012fa:	f104 0524 	add.w	r5, r4, #36	; 0x24
 80012fe:	429d      	cmp	r5, r3
 8001300:	d007      	beq.n	8001312 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	6262      	str	r2, [r4, #36]	; 0x24
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fe0a 	bl	8000f20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800130c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800130e:	42ab      	cmp	r3, r5
 8001310:	d1f7      	bne.n	8001302 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 8001312:	7f63      	ldrb	r3, [r4, #29]
 8001314:	079b      	lsls	r3, r3, #30
 8001316:	d104      	bne.n	8001322 <chThdExitS+0x32>
    REG_REMOVE(tp);
 8001318:	6963      	ldr	r3, [r4, #20]
 800131a:	6922      	ldr	r2, [r4, #16]
 800131c:	611a      	str	r2, [r3, #16]
 800131e:	6922      	ldr	r2, [r4, #16]
 8001320:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 8001322:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8001324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
    REG_REMOVE(tp);
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 8001328:	f7ff be12 	b.w	8000f50 <chSchGoSleepS>
 800132c:	200008e0 	.word	0x200008e0

08001330 <chThdExit>:
 8001330:	2320      	movs	r3, #32
 8001332:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdExit(msg_t msg) {

  chSysLock();
  chThdExitS(msg);
 8001336:	f7ff bfdb 	b.w	80012f0 <chThdExitS>
 800133a:	bf00      	nop
 800133c:	0000      	movs	r0, r0
	...

08001340 <chThdWait>:
 * @param[in] tp        pointer to the thread
 * @return              The exit code from the terminated thread.
 *
 * @api
 */
msg_t chThdWait(thread_t *tp) {
 8001340:	b538      	push	{r3, r4, r5, lr}
 8001342:	4604      	mov	r4, r0
 8001344:	2320      	movs	r3, #32
 8001346:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  chDbgAssert(tp != currp, "waiting self");
#if CH_CFG_USE_DYNAMIC == TRUE
  chDbgAssert(tp->p_refs > (trefs_t)0, "not referenced");
#endif
  if (tp->p_state != CH_STATE_FINAL) {
 800134a:	7f03      	ldrb	r3, [r0, #28]
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d007      	beq.n	8001360 <chThdWait+0x20>
    list_insert(currp, &tp->p_waiting);
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <chThdWait+0x34>)
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void list_insert(thread_t *tp, threads_list_t *tlp) {

  tp->p_next = tlp->p_next;
 8001352:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001354:	699b      	ldr	r3, [r3, #24]
    chSchGoSleepS(CH_STATE_WTEXIT);
 8001356:	2009      	movs	r0, #9
 8001358:	601a      	str	r2, [r3, #0]
  tlp->p_next = tp;
 800135a:	6263      	str	r3, [r4, #36]	; 0x24
 800135c:	f7ff fdf8 	bl	8000f50 <chSchGoSleepS>
  }
  msg = tp->p_u.exitcode;
 8001360:	6a25      	ldr	r5, [r4, #32]
 8001362:	2300      	movs	r3, #0
 8001364:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

#if CH_CFG_USE_DYNAMIC == TRUE
  /* Releasing a lock if it is a dynamic thread.*/
  chThdRelease(tp);
 8001368:	4620      	mov	r0, r4
 800136a:	f000 f8c9 	bl	8001500 <chThdRelease>
#endif

  return msg;
}
 800136e:	4628      	mov	r0, r5
 8001370:	bd38      	pop	{r3, r4, r5, pc}
 8001372:	bf00      	nop
 8001374:	200008e0 	.word	0x200008e0
	...

08001380 <chThdSuspendS>:
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 8001380:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8001382:	4c05      	ldr	r4, [pc, #20]	; (8001398 <chThdSuspendS+0x18>)
 8001384:	69a3      	ldr	r3, [r4, #24]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
 8001386:	6003      	str	r3, [r0, #0]
 * @param[in] trp       a pointer to a thread reference object
 * @return              The wake up message.
 *
 * @sclass
 */
msg_t chThdSuspendS(thread_reference_t *trp) {
 8001388:	4602      	mov	r2, r0
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  *trp = tp;
  tp->p_u.wttrp = trp;
 800138a:	621a      	str	r2, [r3, #32]
  chSchGoSleepS(CH_STATE_SUSPENDED);
 800138c:	2003      	movs	r0, #3
 800138e:	f7ff fddf 	bl	8000f50 <chSchGoSleepS>

  return chThdGetSelfX()->p_u.rdymsg;
 8001392:	69a3      	ldr	r3, [r4, #24]
}
 8001394:	6a18      	ldr	r0, [r3, #32]
 8001396:	bd10      	pop	{r4, pc}
 8001398:	200008e0 	.word	0x200008e0
 800139c:	00000000 	.word	0x00000000

080013a0 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 80013a0:	6803      	ldr	r3, [r0, #0]
 80013a2:	b12b      	cbz	r3, 80013b0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 80013a4:	2200      	movs	r2, #0
 80013a6:	6002      	str	r2, [r0, #0]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 80013a8:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 80013aa:	6219      	str	r1, [r3, #32]
    (void) chSchReadyI(tp);
 80013ac:	f7ff bdb8 	b.w	8000f20 <chSchReadyI>
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
	...

080013c0 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 80013c0:	b161      	cbz	r1, 80013dc <chThdEnqueueTimeoutS+0x1c>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80013c2:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 80013c4:	b410      	push	{r4}
 80013c6:	4602      	mov	r2, r0
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 80013c8:	6844      	ldr	r4, [r0, #4]

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 80013ca:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80013cc:	2004      	movs	r0, #4
 80013ce:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 80013d2:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 80013d4:	6053      	str	r3, [r2, #4]
}
 80013d6:	bc10      	pop	{r4}
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80013d8:	f7ff bdd2 	b.w	8000f80 <chSchGoSleepTimeoutS>
}
 80013dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	200008e0 	.word	0x200008e0
	...

080013f0 <chThdDequeueNextI>:
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 80013f0:	6802      	ldr	r2, [r0, #0]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 80013f2:	4290      	cmp	r0, r2
 80013f4:	d009      	beq.n	800140a <chThdDequeueNextI+0x1a>
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013f6:	b410      	push	{r4}
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80013f8:	6814      	ldr	r4, [r2, #0]
 80013fa:	6004      	str	r4, [r0, #0]
 80013fc:	4603      	mov	r3, r0
  tqp->p_next->p_prev = (thread_t *)tqp;
 80013fe:	6063      	str	r3, [r4, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 8001400:	6211      	str	r1, [r2, #32]
  (void) chSchReadyI(tp);
 8001402:	4610      	mov	r0, r2

  if (queue_notempty(tqp)) {
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8001404:	bc10      	pop	{r4}
 8001406:	f7ff bd8b 	b.w	8000f20 <chSchReadyI>
 800140a:	4770      	bx	lr
 800140c:	0000      	movs	r0, r0
	...

08001410 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 8001410:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001412:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 8001414:	4298      	cmp	r0, r3
 8001416:	d00b      	beq.n	8001430 <chThdDequeueAllI+0x20>
 8001418:	4604      	mov	r4, r0
 800141a:	460d      	mov	r5, r1
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	6022      	str	r2, [r4, #0]
 8001420:	4618      	mov	r0, r3
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001422:	6054      	str	r4, [r2, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 8001424:	621d      	str	r5, [r3, #32]
  (void) chSchReadyI(tp);
 8001426:	f7ff fd7b 	bl	8000f20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800142a:	6823      	ldr	r3, [r4, #0]
 800142c:	429c      	cmp	r4, r3
 800142e:	d1f5      	bne.n	800141c <chThdDequeueAllI+0xc>
 8001430:	bd38      	pop	{r3, r4, r5, pc}
 8001432:	bf00      	nop
	...

08001440 <chTMStartMeasurementX>:
 8001440:	4b01      	ldr	r3, [pc, #4]	; (8001448 <chTMStartMeasurementX+0x8>)
 8001442:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8001444:	6083      	str	r3, [r0, #8]
 8001446:	4770      	bx	lr
 8001448:	e0001000 	.word	0xe0001000
 800144c:	00000000 	.word	0x00000000

08001450 <chTMStopMeasurementX>:
 8001450:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 8001452:	4910      	ldr	r1, [pc, #64]	; (8001494 <chTMStopMeasurementX+0x44>)
 8001454:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8001456:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8001458:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800145a:	6f4f      	ldr	r7, [r1, #116]	; 0x74

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800145c:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800145e:	6841      	ldr	r1, [r0, #4]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 8001460:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 8001468:	18e4      	adds	r4, r4, r3
 800146a:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800146e:	3601      	adds	r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 8001470:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 8001472:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8001474:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8001476:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800147a:	d805      	bhi.n	8001488 <chTMStopMeasurementX+0x38>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 800147c:	6802      	ldr	r2, [r0, #0]
 800147e:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 8001480:	bf38      	it	cc
 8001482:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 8001484:	bcf0      	pop	{r4, r5, r6, r7}
 8001486:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 8001488:	6043      	str	r3, [r0, #4]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800148a:	bcf0      	pop	{r4, r5, r6, r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e0001000 	.word	0xe0001000
 8001494:	200008e0 	.word	0x200008e0
	...

080014a0 <_tm_init>:
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 80014a0:	b5d0      	push	{r4, r6, r7, lr}
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 80014a2:	4c0c      	ldr	r4, [pc, #48]	; (80014d4 <_tm_init+0x34>)
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 80014a4:	b086      	sub	sp, #24
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 80014a6:	2300      	movs	r3, #0
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 80014a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 80014ac:	4668      	mov	r0, sp

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80014ae:	2600      	movs	r6, #0
 80014b0:	2700      	movs	r7, #0
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 80014b2:	6763      	str	r3, [r4, #116]	; 0x74
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 80014b4:	9301      	str	r3, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 80014b6:	9302      	str	r3, [sp, #8]
  tmp->n          = (ucnt_t)0;
 80014b8:	9303      	str	r3, [sp, #12]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 80014ba:	9200      	str	r2, [sp, #0]
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80014bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 80014c0:	f7ff ffbe 	bl	8001440 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 80014c4:	4668      	mov	r0, sp
 80014c6:	f7ff ffc3 	bl	8001450 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 80014ca:	9b02      	ldr	r3, [sp, #8]
 80014cc:	6763      	str	r3, [r4, #116]	; 0x74
}
 80014ce:	b006      	add	sp, #24
 80014d0:	bdd0      	pop	{r4, r6, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200008e0 	.word	0x200008e0
	...

080014e0 <chThdAddRef>:
 80014e0:	2320      	movs	r3, #32
 80014e2:	f383 8811 	msr	BASEPRI, r3
 */
thread_t *chThdAddRef(thread_t *tp) {

  chSysLock();
  chDbgAssert(tp->p_refs < (trefs_t)255, "too many references");
  tp->p_refs++;
 80014e6:	7f83      	ldrb	r3, [r0, #30]
 80014e8:	3301      	adds	r3, #1
 80014ea:	7783      	strb	r3, [r0, #30]
 80014ec:	2300      	movs	r3, #0
 80014ee:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return tp;
}
 80014f2:	4770      	bx	lr
	...

08001500 <chThdRelease>:
 *
 * @param[in] tp        pointer to the thread
 *
 * @api
 */
void chThdRelease(thread_t *tp) {
 8001500:	4601      	mov	r1, r0
 8001502:	2320      	movs	r3, #32
 8001504:	f383 8811 	msr	BASEPRI, r3
  trefs_t refs;

  chSysLock();
  chDbgAssert(tp->p_refs > (trefs_t)0, "not referenced");
  tp->p_refs--;
 8001508:	7f83      	ldrb	r3, [r0, #30]
 800150a:	3b01      	subs	r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	7783      	strb	r3, [r0, #30]
 8001510:	2200      	movs	r2, #0
 8001512:	f382 8811 	msr	BASEPRI, r2
  chSysUnlock();

  /* If the references counter reaches zero and the thread is in its
     terminated state then the memory can be returned to the proper
     allocator. Of course static threads are not affected.*/
  if ((refs == (trefs_t)0) && (tp->p_state == CH_STATE_FINAL)) {
 8001516:	b913      	cbnz	r3, 800151e <chThdRelease+0x1e>
 8001518:	7f03      	ldrb	r3, [r0, #28]
 800151a:	2b0f      	cmp	r3, #15
 800151c:	d000      	beq.n	8001520 <chThdRelease+0x20>
 800151e:	4770      	bx	lr
    switch (tp->p_flags & CH_FLAG_MODE_MASK) {
 8001520:	7f43      	ldrb	r3, [r0, #29]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	2b01      	cmp	r3, #1
 8001528:	d002      	beq.n	8001530 <chThdRelease+0x30>
 800152a:	2b02      	cmp	r3, #2
 800152c:	d007      	beq.n	800153e <chThdRelease+0x3e>
 800152e:	4770      	bx	lr
#if CH_CFG_USE_HEAP == TRUE
    case CH_FLAG_MODE_HEAP:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 8001530:	6943      	ldr	r3, [r0, #20]
 8001532:	6902      	ldr	r2, [r0, #16]
 8001534:	611a      	str	r2, [r3, #16]
 8001536:	6902      	ldr	r2, [r0, #16]
 8001538:	6153      	str	r3, [r2, #20]
#endif
      chHeapFree(tp);
 800153a:	f001 b879 	b.w	8002630 <chHeapFree>
      break;
#endif
#if CH_CFG_USE_MEMPOOLS == TRUE
    case CH_FLAG_MODE_MPOOL:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 800153e:	6943      	ldr	r3, [r0, #20]
 8001540:	6902      	ldr	r2, [r0, #16]
 8001542:	611a      	str	r2, [r3, #16]
 8001544:	6902      	ldr	r2, [r0, #16]
#endif
      chPoolFree(tp->p_mpool, tp);
 8001546:	6c00      	ldr	r0, [r0, #64]	; 0x40
      break;
#endif
#if CH_CFG_USE_MEMPOOLS == TRUE
    case CH_FLAG_MODE_MPOOL:
#if CH_CFG_USE_REGISTRY == TRUE
      REG_REMOVE(tp);
 8001548:	6153      	str	r3, [r2, #20]
#endif
      chPoolFree(tp->p_mpool, tp);
 800154a:	f001 b921 	b.w	8002790 <chPoolFree>
 800154e:	bf00      	nop

08001550 <chThdCreateFromHeap>:
 * @retval NULL         if the memory cannot be allocated.
 *
 * @api
 */
thread_t *chThdCreateFromHeap(memory_heap_t *heapp, size_t size,
                              tprio_t prio, tfunc_t pf, void *arg) {
 8001550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001552:	b083      	sub	sp, #12
 8001554:	4616      	mov	r6, r2
 8001556:	461f      	mov	r7, r3
 8001558:	460d      	mov	r5, r1
  void *wsp;
  thread_t *tp;

  wsp = chHeapAlloc(heapp, size);
 800155a:	f001 f821 	bl	80025a0 <chHeapAlloc>
  if (wsp == NULL) {
 800155e:	b198      	cbz	r0, 8001588 <chThdCreateFromHeap+0x38>
 8001560:	2320      	movs	r3, #32
 8001562:	f383 8811 	msr	BASEPRI, r3
                  (uint8_t *)wsp + size,
                  CH_DBG_STACK_FILL_VALUE);
#endif
  
  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
 8001566:	9b08      	ldr	r3, [sp, #32]
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	4632      	mov	r2, r6
 800156c:	463b      	mov	r3, r7
 800156e:	4629      	mov	r1, r5
 8001570:	f7ff fde6 	bl	8001140 <chThdCreateI>
  tp->p_flags = CH_FLAG_MODE_HEAP;
 8001574:	2301      	movs	r3, #1
 8001576:	7743      	strb	r3, [r0, #29]
  chSchWakeupS(tp, MSG_OK);
 8001578:	2100      	movs	r1, #0
                  (uint8_t *)wsp + size,
                  CH_DBG_STACK_FILL_VALUE);
#endif
  
  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
 800157a:	4604      	mov	r4, r0
  tp->p_flags = CH_FLAG_MODE_HEAP;
  chSchWakeupS(tp, MSG_OK);
 800157c:	f7ff fd28 	bl	8000fd0 <chSchWakeupS>
 8001580:	2300      	movs	r3, #0
 8001582:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return tp;
 8001586:	4620      	mov	r0, r4
}
 8001588:	b003      	add	sp, #12
 800158a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158c:	0000      	movs	r0, r0
	...

08001590 <chThdCreateFromMemoryPool>:
 * @retval  NULL        if the memory pool is empty.
 *
 * @api
 */
thread_t *chThdCreateFromMemoryPool(memory_pool_t *mp, tprio_t prio,
                                    tfunc_t pf, void *arg) {
 8001590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	460e      	mov	r6, r1
 8001598:	4617      	mov	r7, r2
 800159a:	4698      	mov	r8, r3
 800159c:	4605      	mov	r5, r0
  void *wsp;
  thread_t *tp;

  chDbgCheck(mp != NULL);

  wsp = chPoolAlloc(mp);
 800159e:	f001 f8df 	bl	8002760 <chPoolAlloc>
  if (wsp == NULL) {
 80015a2:	b1a0      	cbz	r0, 80015ce <chThdCreateFromMemoryPool+0x3e>
 80015a4:	2320      	movs	r3, #32
 80015a6:	f383 8811 	msr	BASEPRI, r3
                  (uint8_t *)wsp + mp->mp_object_size,
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, mp->mp_object_size, prio, pf, arg);
 80015aa:	6869      	ldr	r1, [r5, #4]
 80015ac:	f8cd 8000 	str.w	r8, [sp]
 80015b0:	463b      	mov	r3, r7
 80015b2:	4632      	mov	r2, r6
 80015b4:	f7ff fdc4 	bl	8001140 <chThdCreateI>
  tp->p_flags = CH_FLAG_MODE_MPOOL;
 80015b8:	2302      	movs	r3, #2
 80015ba:	7743      	strb	r3, [r0, #29]
  tp->p_mpool = mp;
 80015bc:	6405      	str	r5, [r0, #64]	; 0x40
  chSchWakeupS(tp, MSG_OK);
 80015be:	2100      	movs	r1, #0
                  (uint8_t *)wsp + mp->mp_object_size,
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, mp->mp_object_size, prio, pf, arg);
 80015c0:	4604      	mov	r4, r0
  tp->p_flags = CH_FLAG_MODE_MPOOL;
  tp->p_mpool = mp;
  chSchWakeupS(tp, MSG_OK);
 80015c2:	f7ff fd05 	bl	8000fd0 <chSchWakeupS>
 80015c6:	2300      	movs	r3, #0
 80015c8:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return tp;
 80015cc:	4620      	mov	r0, r4
}
 80015ce:	b002      	add	sp, #8
 80015d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080015e0 <chRegFirstThread>:
 80015e0:	2320      	movs	r3, #32
 80015e2:	f383 8811 	msr	BASEPRI, r3
 */
thread_t *chRegFirstThread(void) {
  thread_t *tp;

  chSysLock();
  tp = ch.rlist.r_newer;
 80015e6:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <chRegFirstThread+0x18>)
 80015e8:	6918      	ldr	r0, [r3, #16]
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs++;
 80015ea:	7f83      	ldrb	r3, [r0, #30]
 80015ec:	3301      	adds	r3, #1
 80015ee:	7783      	strb	r3, [r0, #30]
 80015f0:	2300      	movs	r3, #0
 80015f2:	f383 8811 	msr	BASEPRI, r3
#endif
  chSysUnlock();

  return tp;
}
 80015f6:	4770      	bx	lr
 80015f8:	200008e0 	.word	0x200008e0
 80015fc:	00000000 	.word	0x00000000

08001600 <chRegNextThread>:
 * @return              A reference to the next thread.
 * @retval NULL         if there is no next thread.
 *
 * @api
 */
thread_t *chRegNextThread(thread_t *tp) {
 8001600:	b510      	push	{r4, lr}
 8001602:	2320      	movs	r3, #32
 8001604:	f383 8811 	msr	BASEPRI, r3
  thread_t *ntp;

  chSysLock();
  ntp = tp->p_newer;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  if (ntp == (thread_t *)&ch.rlist) {
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <chRegNextThread+0x28>)
 */
thread_t *chRegNextThread(thread_t *tp) {
  thread_t *ntp;

  chSysLock();
  ntp = tp->p_newer;
 800160a:	6904      	ldr	r4, [r0, #16]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  if (ntp == (thread_t *)&ch.rlist) {
 800160c:	429c      	cmp	r4, r3
    ntp = NULL;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  else {
    chDbgAssert(ntp->p_refs < (trefs_t)255, "too many references");
    ntp->p_refs++;
 800160e:	bf1d      	ittte	ne
 8001610:	7fa3      	ldrbne	r3, [r4, #30]
 8001612:	3301      	addne	r3, #1
 8001614:	77a3      	strbne	r3, [r4, #30]
  chSysLock();
  ntp = tp->p_newer;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  if (ntp == (thread_t *)&ch.rlist) {
  /*lint -restore*/
    ntp = NULL;
 8001616:	2400      	moveq	r4, #0
 8001618:	2300      	movs	r3, #0
 800161a:	f383 8811 	msr	BASEPRI, r3
    ntp->p_refs++;
  }
#endif
  chSysUnlock();
#if CH_CFG_USE_DYNAMIC == TRUE
  chThdRelease(tp);
 800161e:	f7ff ff6f 	bl	8001500 <chThdRelease>
#endif

  return ntp;
}
 8001622:	4620      	mov	r0, r4
 8001624:	bd10      	pop	{r4, pc}
 8001626:	bf00      	nop
 8001628:	200008e0 	.word	0x200008e0
 800162c:	00000000 	.word	0x00000000

08001630 <chSemObjectInit>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8001630:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 8001632:	6040      	str	r0, [r0, #4]
void chSemObjectInit(semaphore_t *sp, cnt_t n) {

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  queue_init(&sp->s_queue);
  sp->s_cnt = n;
 8001634:	6081      	str	r1, [r0, #8]
 8001636:	4770      	bx	lr
	...

08001640 <chSemResetI>:
 * @param[in] n         the new value of the semaphore counter. The value must
 *                      be non-negative.
 *
 * @iclass
 */
void chSemResetI(semaphore_t *sp, cnt_t n) {
 8001640:	b570      	push	{r4, r5, r6, lr}
  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  cnt = sp->s_cnt;
 8001642:	6885      	ldr	r5, [r0, #8]
  sp->s_cnt = n;
 8001644:	6081      	str	r1, [r0, #8]
  while (++cnt <= (cnt_t)0) {
 8001646:	3501      	adds	r5, #1
 8001648:	2d00      	cmp	r5, #0
 800164a:	dc0c      	bgt.n	8001666 <chSemResetI+0x26>
 800164c:	4604      	mov	r4, r0
    chSchReadyI(queue_lifo_remove(&sp->s_queue))->p_u.rdymsg = MSG_RESET;
 800164e:	f06f 0601 	mvn.w	r6, #1

  return tp;
}

static inline thread_t *queue_lifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_prev;
 8001652:	6860      	ldr	r0, [r4, #4]

  tqp->p_prev = tp->p_prev;
 8001654:	6843      	ldr	r3, [r0, #4]
 8001656:	6063      	str	r3, [r4, #4]
  tqp->p_prev->p_next = (thread_t *)tqp;
 8001658:	601c      	str	r4, [r3, #0]
 800165a:	f7ff fc61 	bl	8000f20 <chSchReadyI>
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  cnt = sp->s_cnt;
  sp->s_cnt = n;
  while (++cnt <= (cnt_t)0) {
 800165e:	3501      	adds	r5, #1
 8001660:	2d01      	cmp	r5, #1
    chSchReadyI(queue_lifo_remove(&sp->s_queue))->p_u.rdymsg = MSG_RESET;
 8001662:	6206      	str	r6, [r0, #32]
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  cnt = sp->s_cnt;
  sp->s_cnt = n;
  while (++cnt <= (cnt_t)0) {
 8001664:	d1f5      	bne.n	8001652 <chSemResetI+0x12>
 8001666:	bd70      	pop	{r4, r5, r6, pc}
	...

08001670 <chSemReset>:
 * @param[in] n         the new value of the semaphore counter. The value must
 *                      be non-negative.
 *
 * @api
 */
void chSemReset(semaphore_t *sp, cnt_t n) {
 8001670:	b508      	push	{r3, lr}
 8001672:	2320      	movs	r3, #32
 8001674:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chSemResetI(sp, n);
 8001678:	f7ff ffe2 	bl	8001640 <chSemResetI>
  chSchRescheduleS();
 800167c:	f7ff fd28 	bl	80010d0 <chSchRescheduleS>
 8001680:	2300      	movs	r3, #0
 8001682:	f383 8811 	msr	BASEPRI, r3
 8001686:	bd08      	pop	{r3, pc}
	...

08001690 <chSemWait>:
 8001690:	2320      	movs	r3, #32
 8001692:	f383 8811 	msr	BASEPRI, r3
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
 8001696:	6883      	ldr	r3, [r0, #8]
 8001698:	3b01      	subs	r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	6083      	str	r3, [r0, #8]
 800169e:	db04      	blt.n	80016aa <chSemWait+0x1a>
    chSchGoSleepS(CH_STATE_WTSEM);

    return currp->p_u.rdymsg;
  }

  return MSG_OK;
 80016a0:	2000      	movs	r0, #0
 80016a2:	2300      	movs	r3, #0
 80016a4:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  msg = chSemWaitS(sp);
  chSysUnlock();

  return msg;
}
 80016a8:	4770      	bx	lr
 *                      semaphore has been signaled.
 * @retval MSG_RESET    if the semaphore has been reset using @p chSemReset().
 *
 * @api
 */
msg_t chSemWait(semaphore_t *sp) {
 80016aa:	b510      	push	{r4, lr}
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
    currp->p_u.wtsemp = sp;
 80016ac:	4c08      	ldr	r4, [pc, #32]	; (80016d0 <chSemWait+0x40>)
 80016ae:	69a2      	ldr	r2, [r4, #24]
 80016b0:	6210      	str	r0, [r2, #32]
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 80016b2:	6841      	ldr	r1, [r0, #4]
 80016b4:	6051      	str	r1, [r2, #4]
 80016b6:	4603      	mov	r3, r0
  cp->p_prev = tp;
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
 80016b8:	6010      	str	r0, [r2, #0]
  tp->p_prev = tqp->p_prev;
  tp->p_prev->p_next = tp;
 80016ba:	600a      	str	r2, [r1, #0]
    sem_insert(currp, &sp->s_queue);
    chSchGoSleepS(CH_STATE_WTSEM);
 80016bc:	2005      	movs	r0, #5
  tqp->p_prev = tp;
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	f7ff fc46 	bl	8000f50 <chSchGoSleepS>

    return currp->p_u.rdymsg;
 80016c4:	69a3      	ldr	r3, [r4, #24]
 80016c6:	6a18      	ldr	r0, [r3, #32]
 80016c8:	2300      	movs	r3, #0
 80016ca:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  msg = chSemWaitS(sp);
  chSysUnlock();

  return msg;
}
 80016ce:	bd10      	pop	{r4, pc}
 80016d0:	200008e0 	.word	0x200008e0
	...

080016e0 <chSemWaitTimeout>:
 80016e0:	2320      	movs	r3, #32
 80016e2:	f383 8811 	msr	BASEPRI, r3
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
 80016e6:	6882      	ldr	r2, [r0, #8]
 80016e8:	1e53      	subs	r3, r2, #1
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	6083      	str	r3, [r0, #8]
 80016ee:	db04      	blt.n	80016fa <chSemWaitTimeout+0x1a>
    sem_insert(currp, &sp->s_queue);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
  }

  return MSG_OK;
 80016f0:	2000      	movs	r0, #0
 80016f2:	2300      	movs	r3, #0
 80016f4:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  msg = chSemWaitTimeoutS(sp, time);
  chSysUnlock();

  return msg;
}
 80016f8:	4770      	bx	lr
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @api
 */
msg_t chSemWaitTimeout(semaphore_t *sp, systime_t time) {
 80016fa:	b510      	push	{r4, lr}
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
    if (TIME_IMMEDIATE == time) {
 80016fc:	b179      	cbz	r1, 800171e <chSemWaitTimeout+0x3e>
      sp->s_cnt++;

      return MSG_TIMEOUT;
    }
    currp->p_u.wtsemp = sp;
 80016fe:	4a0a      	ldr	r2, [pc, #40]	; (8001728 <chSemWaitTimeout+0x48>)
 8001700:	6992      	ldr	r2, [r2, #24]
 8001702:	6210      	str	r0, [r2, #32]
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 8001704:	6844      	ldr	r4, [r0, #4]
 8001706:	4603      	mov	r3, r0
 8001708:	e882 0018 	stmia.w	r2, {r3, r4}
    sem_insert(currp, &sp->s_queue);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
 800170c:	2005      	movs	r0, #5
  tp->p_prev->p_next = tp;
 800170e:	6022      	str	r2, [r4, #0]
  tqp->p_prev = tp;
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	f7ff fc35 	bl	8000f80 <chSchGoSleepTimeoutS>
 8001716:	2300      	movs	r3, #0
 8001718:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  msg = chSemWaitTimeoutS(sp, time);
  chSysUnlock();

  return msg;
}
 800171c:	bd10      	pop	{r4, pc}
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
    if (TIME_IMMEDIATE == time) {
      sp->s_cnt++;
 800171e:	6082      	str	r2, [r0, #8]

      return MSG_TIMEOUT;
 8001720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001724:	e7f7      	b.n	8001716 <chSemWaitTimeout+0x36>
 8001726:	bf00      	nop
 8001728:	200008e0 	.word	0x200008e0
 800172c:	00000000 	.word	0x00000000

08001730 <chSemWaitTimeoutS>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chSemWaitTimeoutS(semaphore_t *sp, systime_t time) {
 8001730:	4603      	mov	r3, r0
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
 8001732:	6880      	ldr	r0, [r0, #8]
 8001734:	1e42      	subs	r2, r0, #1
 8001736:	2a00      	cmp	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	db01      	blt.n	8001740 <chSemWaitTimeoutS+0x10>
    sem_insert(currp, &sp->s_queue);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
  }

  return MSG_OK;
 800173c:	2000      	movs	r0, #0
 800173e:	4770      	bx	lr
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chSemWaitTimeoutS(semaphore_t *sp, systime_t time) {
 8001740:	b410      	push	{r4}
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
    if (TIME_IMMEDIATE == time) {
 8001742:	b159      	cbz	r1, 800175c <chSemWaitTimeoutS+0x2c>
      sp->s_cnt++;

      return MSG_TIMEOUT;
    }
    currp->p_u.wtsemp = sp;
 8001744:	4a08      	ldr	r2, [pc, #32]	; (8001768 <chSemWaitTimeoutS+0x38>)
 8001746:	6992      	ldr	r2, [r2, #24]
 8001748:	6213      	str	r3, [r2, #32]
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 800174a:	685c      	ldr	r4, [r3, #4]
    sem_insert(currp, &sp->s_queue);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
 800174c:	2005      	movs	r0, #5
 800174e:	e882 0018 	stmia.w	r2, {r3, r4}
  tp->p_prev->p_next = tp;
 8001752:	6022      	str	r2, [r4, #0]
  tqp->p_prev = tp;
 8001754:	605a      	str	r2, [r3, #4]
  }

  return MSG_OK;
}
 8001756:	bc10      	pop	{r4}
      return MSG_TIMEOUT;
    }
    currp->p_u.wtsemp = sp;
    sem_insert(currp, &sp->s_queue);

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
 8001758:	f7ff bc12 	b.w	8000f80 <chSchGoSleepTimeoutS>
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (--sp->s_cnt < (cnt_t)0) {
    if (TIME_IMMEDIATE == time) {
      sp->s_cnt++;
 800175c:	6098      	str	r0, [r3, #8]

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
  }

  return MSG_OK;
}
 800175e:	bc10      	pop	{r4}

  if (--sp->s_cnt < (cnt_t)0) {
    if (TIME_IMMEDIATE == time) {
      sp->s_cnt++;

      return MSG_TIMEOUT;
 8001760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, time);
  }

  return MSG_OK;
}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	200008e0 	.word	0x200008e0
 800176c:	00000000 	.word	0x00000000

08001770 <chSemSignal>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @api
 */
void chSemSignal(semaphore_t *sp) {
 8001770:	b508      	push	{r3, lr}
 8001772:	2320      	movs	r3, #32
 8001774:	f383 8811 	msr	BASEPRI, r3
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  chSysLock();
  if (++sp->s_cnt <= (cnt_t)0) {
 8001778:	6883      	ldr	r3, [r0, #8]
 800177a:	3301      	adds	r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	6083      	str	r3, [r0, #8]
 8001780:	dd03      	ble.n	800178a <chSemSignal+0x1a>
 8001782:	2300      	movs	r3, #0
 8001784:	f383 8811 	msr	BASEPRI, r3
 8001788:	bd08      	pop	{r3, pc}
 800178a:	4603      	mov	r3, r0
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800178c:	6800      	ldr	r0, [r0, #0]

  tqp->p_next = tp->p_next;
 800178e:	6802      	ldr	r2, [r0, #0]
 8001790:	601a      	str	r2, [r3, #0]
    chSchWakeupS(queue_fifo_remove(&sp->s_queue), MSG_OK);
 8001792:	2100      	movs	r1, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001794:	6053      	str	r3, [r2, #4]
 8001796:	f7ff fc1b 	bl	8000fd0 <chSchWakeupS>
 800179a:	2300      	movs	r3, #0
 800179c:	f383 8811 	msr	BASEPRI, r3
 80017a0:	bd08      	pop	{r3, pc}
 80017a2:	bf00      	nop
	...

080017b0 <chSemSignalI>:
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  if (++sp->s_cnt <= (cnt_t)0) {
 80017b0:	6883      	ldr	r3, [r0, #8]
 80017b2:	3301      	adds	r3, #1
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	6083      	str	r3, [r0, #8]
 80017b8:	dd00      	ble.n	80017bc <chSemSignalI+0xc>
 80017ba:	4770      	bx	lr
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 80017bc:	6803      	ldr	r3, [r0, #0]

  tqp->p_next = tp->p_next;
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	6002      	str	r2, [r0, #0]
    /* Note, it is done this way in order to allow a tail call on
             chSchReadyI().*/
    thread_t *tp = queue_fifo_remove(&sp->s_queue);
    tp->p_u.rdymsg = MSG_OK;
 80017c2:	2100      	movs	r1, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 80017c4:	6050      	str	r0, [r2, #4]
    (void) chSchReadyI(tp);
 80017c6:	4618      	mov	r0, r3

  if (++sp->s_cnt <= (cnt_t)0) {
    /* Note, it is done this way in order to allow a tail call on
             chSchReadyI().*/
    thread_t *tp = queue_fifo_remove(&sp->s_queue);
    tp->p_u.rdymsg = MSG_OK;
 80017c8:	6219      	str	r1, [r3, #32]
    (void) chSchReadyI(tp);
 80017ca:	f7ff bba9 	b.w	8000f20 <chSchReadyI>
 80017ce:	bf00      	nop

080017d0 <chSemAddCounterI>:
 * @param[in] n         value to be added to the semaphore counter. The value
 *                      must be positive.
 *
 * @iclass
 */
void chSemAddCounterI(semaphore_t *sp, cnt_t n) {
 80017d0:	b570      	push	{r4, r5, r6, lr}
  chDbgCheck((sp != NULL) && (n > (cnt_t)0));
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  while (n > (cnt_t)0) {
 80017d2:	1e0c      	subs	r4, r1, #0
 80017d4:	dd12      	ble.n	80017fc <chSemAddCounterI+0x2c>
 80017d6:	4605      	mov	r5, r0
    if (++sp->s_cnt <= (cnt_t)0) {
      chSchReadyI(queue_fifo_remove(&sp->s_queue))->p_u.rdymsg = MSG_OK;
 80017d8:	2600      	movs	r6, #0
 80017da:	e001      	b.n	80017e0 <chSemAddCounterI+0x10>
  chDbgCheck((sp != NULL) && (n > (cnt_t)0));
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  while (n > (cnt_t)0) {
 80017dc:	3c01      	subs	r4, #1
 80017de:	d00d      	beq.n	80017fc <chSemAddCounterI+0x2c>
    if (++sp->s_cnt <= (cnt_t)0) {
 80017e0:	68ab      	ldr	r3, [r5, #8]
 80017e2:	3301      	adds	r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	60ab      	str	r3, [r5, #8]
 80017e8:	dcf8      	bgt.n	80017dc <chSemAddCounterI+0xc>
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 80017ea:	6828      	ldr	r0, [r5, #0]

  tqp->p_next = tp->p_next;
 80017ec:	6803      	ldr	r3, [r0, #0]
 80017ee:	602b      	str	r3, [r5, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 80017f0:	605d      	str	r5, [r3, #4]
      chSchReadyI(queue_fifo_remove(&sp->s_queue))->p_u.rdymsg = MSG_OK;
 80017f2:	f7ff fb95 	bl	8000f20 <chSchReadyI>
  chDbgCheck((sp != NULL) && (n > (cnt_t)0));
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  while (n > (cnt_t)0) {
 80017f6:	3c01      	subs	r4, #1
    if (++sp->s_cnt <= (cnt_t)0) {
      chSchReadyI(queue_fifo_remove(&sp->s_queue))->p_u.rdymsg = MSG_OK;
 80017f8:	6206      	str	r6, [r0, #32]
  chDbgCheck((sp != NULL) && (n > (cnt_t)0));
  chDbgAssert(((sp->s_cnt >= (cnt_t)0) && queue_isempty(&sp->s_queue)) ||
              ((sp->s_cnt < (cnt_t)0) && queue_notempty(&sp->s_queue)),
              "inconsistent semaphore");

  while (n > (cnt_t)0) {
 80017fa:	d1f1      	bne.n	80017e0 <chSemAddCounterI+0x10>
 80017fc:	bd70      	pop	{r4, r5, r6, pc}
 80017fe:	bf00      	nop

08001800 <chSemSignalWait>:
 *                      semaphore has been signaled.
 * @retval MSG_RESET    if the semaphore has been reset using @p chSemReset().
 *
 * @api
 */
msg_t chSemSignalWait(semaphore_t *sps, semaphore_t *spw) {
 8001800:	b510      	push	{r4, lr}
 8001802:	2320      	movs	r3, #32
 8001804:	b082      	sub	sp, #8
 8001806:	f383 8811 	msr	BASEPRI, r3
  chDbgAssert(((spw->s_cnt >= (cnt_t)0) && queue_isempty(&spw->s_queue)) ||
              ((spw->s_cnt < (cnt_t)0) && queue_notempty(&spw->s_queue)),
              "inconsistent semaphore");

  chSysLock();
  if (++sps->s_cnt <= (cnt_t)0) {
 800180a:	6883      	ldr	r3, [r0, #8]
 800180c:	3301      	adds	r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	6083      	str	r3, [r0, #8]
 8001812:	dd1d      	ble.n	8001850 <chSemSignalWait+0x50>
    chSchReadyI(queue_fifo_remove(&sps->s_queue))->p_u.rdymsg = MSG_OK;
  }
  if (--spw->s_cnt < (cnt_t)0) {
 8001814:	688b      	ldr	r3, [r1, #8]
 8001816:	3b01      	subs	r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	608b      	str	r3, [r1, #8]
 800181c:	db07      	blt.n	800182e <chSemSignalWait+0x2e>
    ctp->p_u.wtsemp = spw;
    chSchGoSleepS(CH_STATE_WTSEM);
    msg = ctp->p_u.rdymsg;
  }
  else {
    chSchRescheduleS();
 800181e:	f7ff fc57 	bl	80010d0 <chSchRescheduleS>
    msg = MSG_OK;
 8001822:	2000      	movs	r0, #0
 8001824:	2300      	movs	r3, #0
 8001826:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return msg;
}
 800182a:	b002      	add	sp, #8
 800182c:	bd10      	pop	{r4, pc}
  chSysLock();
  if (++sps->s_cnt <= (cnt_t)0) {
    chSchReadyI(queue_fifo_remove(&sps->s_queue))->p_u.rdymsg = MSG_OK;
  }
  if (--spw->s_cnt < (cnt_t)0) {
    thread_t *ctp = currp;
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <chSemSignalWait+0x68>)
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 8001830:	684b      	ldr	r3, [r1, #4]
 8001832:	6994      	ldr	r4, [r2, #24]
    sem_insert(ctp, &spw->s_queue);
    ctp->p_u.wtsemp = spw;
    chSchGoSleepS(CH_STATE_WTSEM);
 8001834:	2005      	movs	r0, #5
 8001836:	e884 000a 	stmia.w	r4, {r1, r3}
  tp->p_prev->p_next = tp;
 800183a:	601c      	str	r4, [r3, #0]
  tqp->p_prev = tp;
 800183c:	604c      	str	r4, [r1, #4]
    chSchReadyI(queue_fifo_remove(&sps->s_queue))->p_u.rdymsg = MSG_OK;
  }
  if (--spw->s_cnt < (cnt_t)0) {
    thread_t *ctp = currp;
    sem_insert(ctp, &spw->s_queue);
    ctp->p_u.wtsemp = spw;
 800183e:	6221      	str	r1, [r4, #32]
    chSchGoSleepS(CH_STATE_WTSEM);
 8001840:	f7ff fb86 	bl	8000f50 <chSchGoSleepS>
    msg = ctp->p_u.rdymsg;
 8001844:	6a20      	ldr	r0, [r4, #32]
 8001846:	2300      	movs	r3, #0
 8001848:	f383 8811 	msr	BASEPRI, r3
    msg = MSG_OK;
  }
  chSysUnlock();

  return msg;
}
 800184c:	b002      	add	sp, #8
 800184e:	bd10      	pop	{r4, pc}
 8001850:	4602      	mov	r2, r0
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 8001852:	6800      	ldr	r0, [r0, #0]
 8001854:	9101      	str	r1, [sp, #4]

  tqp->p_next = tp->p_next;
 8001856:	6803      	ldr	r3, [r0, #0]
 8001858:	6013      	str	r3, [r2, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800185a:	605a      	str	r2, [r3, #4]
              ((spw->s_cnt < (cnt_t)0) && queue_notempty(&spw->s_queue)),
              "inconsistent semaphore");

  chSysLock();
  if (++sps->s_cnt <= (cnt_t)0) {
    chSchReadyI(queue_fifo_remove(&sps->s_queue))->p_u.rdymsg = MSG_OK;
 800185c:	f7ff fb60 	bl	8000f20 <chSchReadyI>
 8001860:	2300      	movs	r3, #0
 8001862:	6203      	str	r3, [r0, #32]
 8001864:	9901      	ldr	r1, [sp, #4]
 8001866:	e7d5      	b.n	8001814 <chSemSignalWait+0x14>
 8001868:	200008e0 	.word	0x200008e0
 800186c:	00000000 	.word	0x00000000

08001870 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 8001870:	2300      	movs	r3, #0
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8001872:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 8001874:	6040      	str	r0, [r0, #4]
 8001876:	6083      	str	r3, [r0, #8]
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	0000      	movs	r0, r0
	...

08001880 <chMtxLockS>:
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001880:	4b30      	ldr	r3, [pc, #192]	; (8001944 <chMtxLockS+0xc4>)

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8001882:	6882      	ldr	r2, [r0, #8]
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8001884:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 8001886:	699c      	ldr	r4, [r3, #24]

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->m_owner != NULL) {
 8001888:	2a00      	cmp	r2, #0
 800188a:	d055      	beq.n	8001938 <chMtxLockS+0xb8>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 800188c:	68a1      	ldr	r1, [r4, #8]
 800188e:	6893      	ldr	r3, [r2, #8]
 8001890:	428b      	cmp	r3, r1
 8001892:	4605      	mov	r5, r0
 8001894:	d206      	bcs.n	80018a4 <chMtxLockS+0x24>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 8001896:	7f13      	ldrb	r3, [r2, #28]

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
        /* Make priority of thread tp match the running thread's priority.*/
        tp->p_prio = ctp->p_prio;
 8001898:	6091      	str	r1, [r2, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
 800189a:	2b06      	cmp	r3, #6
 800189c:	d033      	beq.n	8001906 <chMtxLockS+0x86>
 800189e:	2b07      	cmp	r3, #7
 80018a0:	d01d      	beq.n	80018de <chMtxLockS+0x5e>
 80018a2:	b19b      	cbz	r3, 80018cc <chMtxLockS+0x4c>
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 80018a4:	462b      	mov	r3, r5
 80018a6:	e003      	b.n	80018b0 <chMtxLockS+0x30>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80018a8:	6899      	ldr	r1, [r3, #8]
 80018aa:	68a2      	ldr	r2, [r4, #8]
 80018ac:	4291      	cmp	r1, r2
 80018ae:	d302      	bcc.n	80018b6 <chMtxLockS+0x36>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 80018b0:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80018b2:	429d      	cmp	r5, r3
 80018b4:	d1f8      	bne.n	80018a8 <chMtxLockS+0x28>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	6062      	str	r2, [r4, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 80018ba:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 80018bc:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 80018be:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
 80018c0:	6225      	str	r5, [r4, #32]
      chSchGoSleepS(CH_STATE_WTMTX);
 80018c2:	2006      	movs	r0, #6
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
    ctp->p_mtxlist = mp;
  }
}
 80018c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      }

      /* Sleep on the mutex.*/
      queue_prio_insert(ctp, &mp->m_queue);
      ctp->p_u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 80018c8:	f7ff bb42 	b.w	8000f50 <chSchGoSleepS>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 80018cc:	e892 000a 	ldmia.w	r2, {r1, r3}
 80018d0:	6019      	str	r1, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 80018d2:	6811      	ldr	r1, [r2, #0]
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->p_state = CH_STATE_CURRENT;
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(queue_dequeue(tp));
 80018d4:	4610      	mov	r0, r2
 80018d6:	604b      	str	r3, [r1, #4]
 80018d8:	f7ff fb22 	bl	8000f20 <chSchReadyI>
          break;
 80018dc:	e7e2      	b.n	80018a4 <chMtxLockS+0x24>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 80018de:	e892 0009 	ldmia.w	r2, {r0, r3}
 80018e2:	6018      	str	r0, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 80018e4:	6810      	ldr	r0, [r2, #0]
 80018e6:	6043      	str	r3, [r0, #4]
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 80018e8:	6a16      	ldr	r6, [r2, #32]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 80018ea:	4633      	mov	r3, r6
 80018ec:	e002      	b.n	80018f4 <chMtxLockS+0x74>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80018ee:	6898      	ldr	r0, [r3, #8]
 80018f0:	4288      	cmp	r0, r1
 80018f2:	d302      	bcc.n	80018fa <chMtxLockS+0x7a>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 80018f4:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 80018f6:	429e      	cmp	r6, r3
 80018f8:	d1f9      	bne.n	80018ee <chMtxLockS+0x6e>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 80018fa:	6859      	ldr	r1, [r3, #4]
 80018fc:	6051      	str	r1, [r2, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 80018fe:	6013      	str	r3, [r2, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001900:	600a      	str	r2, [r1, #0]
  cp->p_prev = tp;
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	e7ce      	b.n	80018a4 <chMtxLockS+0x24>
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 8001906:	e892 0009 	ldmia.w	r2, {r0, r3}
 800190a:	6018      	str	r0, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 800190c:	6810      	ldr	r0, [r2, #0]
 800190e:	6043      	str	r3, [r0, #4]

        /* The following states need priority queues reordering.*/
        switch (tp->p_state) {
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          queue_prio_insert(queue_dequeue(tp), &tp->p_u.wtmtxp->m_queue);
 8001910:	6a16      	ldr	r6, [r2, #32]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001912:	4633      	mov	r3, r6
 8001914:	e002      	b.n	800191c <chMtxLockS+0x9c>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001916:	6898      	ldr	r0, [r3, #8]
 8001918:	4288      	cmp	r0, r1
 800191a:	d302      	bcc.n	8001922 <chMtxLockS+0xa2>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 800191c:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 800191e:	429e      	cmp	r6, r3
 8001920:	d1f9      	bne.n	8001916 <chMtxLockS+0x96>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001922:	6859      	ldr	r1, [r3, #4]
 8001924:	6051      	str	r1, [r2, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001926:	6013      	str	r3, [r2, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001928:	600a      	str	r2, [r1, #0]
  cp->p_prev = tp;
 800192a:	605a      	str	r2, [r3, #4]
          tp = tp->p_u.wtmtxp->m_owner;
 800192c:	68b2      	ldr	r2, [r6, #8]
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->m_owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->p_prio < ctp->p_prio) {
 800192e:	68a1      	ldr	r1, [r4, #8]
 8001930:	6893      	ldr	r3, [r2, #8]
 8001932:	428b      	cmp	r3, r1
 8001934:	d3af      	bcc.n	8001896 <chMtxLockS+0x16>
 8001936:	e7b5      	b.n	80018a4 <chMtxLockS+0x24>

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
    mp->m_next = ctp->p_mtxlist;
 8001938:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800193a:	60c3      	str	r3, [r0, #12]
    chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

    mp->m_cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->m_owner = ctp;
 800193c:	6084      	str	r4, [r0, #8]
    mp->m_next = ctp->p_mtxlist;
    ctp->p_mtxlist = mp;
 800193e:	63a0      	str	r0, [r4, #56]	; 0x38
 8001940:	bd70      	pop	{r4, r5, r6, pc}
 8001942:	bf00      	nop
 8001944:	200008e0 	.word	0x200008e0
	...

08001950 <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8001950:	b508      	push	{r3, lr}
 8001952:	2320      	movs	r3, #32
 8001954:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chMtxLockS(mp);
 8001958:	f7ff ff92 	bl	8001880 <chMtxLockS>
 800195c:	2300      	movs	r3, #0
 800195e:	f383 8811 	msr	BASEPRI, r3
 8001962:	bd08      	pop	{r3, pc}
	...

08001970 <chMtxTryLock>:
 * @retval true         if the mutex has been successfully acquired
 * @retval false        if the lock attempt failed.
 *
 * @api
 */
bool chMtxTryLock(mutex_t *mp) {
 8001970:	4603      	mov	r3, r0
 8001972:	2220      	movs	r2, #32
 8001974:	f382 8811 	msr	BASEPRI, r2
bool chMtxTryLockS(mutex_t *mp) {

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  if (mp->m_owner != NULL) {
 8001978:	6882      	ldr	r2, [r0, #8]
    if (mp->m_owner == currp) {
      mp->m_cnt++;
      return true;
    }
#endif
    return false;
 800197a:	2000      	movs	r0, #0
bool chMtxTryLockS(mutex_t *mp) {

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  if (mp->m_owner != NULL) {
 800197c:	b11a      	cbz	r2, 8001986 <chMtxTryLock+0x16>
 800197e:	2300      	movs	r3, #0
 8001980:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  b = chMtxTryLockS(mp);
  chSysUnlock();

  return b;
}
 8001984:	4770      	bx	lr

  chDbgAssert(mp->m_cnt == (cnt_t)0, "counter is not zero");

  mp->m_cnt++;
#endif
  mp->m_owner = currp;
 8001986:	4a05      	ldr	r2, [pc, #20]	; (800199c <chMtxTryLock+0x2c>)
 8001988:	6992      	ldr	r2, [r2, #24]
 800198a:	609a      	str	r2, [r3, #8]
  mp->m_next = currp->p_mtxlist;
 800198c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800198e:	60d9      	str	r1, [r3, #12]
  currp->p_mtxlist = mp;
 8001990:	2001      	movs	r0, #1
 8001992:	6393      	str	r3, [r2, #56]	; 0x38
 8001994:	2300      	movs	r3, #0
 8001996:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  b = chMtxTryLockS(mp);
  chSysUnlock();

  return b;
}
 800199a:	4770      	bx	lr
 800199c:	200008e0 	.word	0x200008e0

080019a0 <chMtxUnlock>:
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
  thread_t *ctp = currp;
 80019a0:	4b16      	ldr	r3, [pc, #88]	; (80019fc <chMtxUnlock+0x5c>)
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 80019a2:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 80019a4:	699d      	ldr	r5, [r3, #24]
 80019a6:	2320      	movs	r3, #32
 80019a8:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 80019ac:	6804      	ldr	r4, [r0, #0]
    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 80019ae:	68c3      	ldr	r3, [r0, #12]
 80019b0:	63ab      	str	r3, [r5, #56]	; 0x38

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80019b2:	4284      	cmp	r4, r0
 80019b4:	d01c      	beq.n	80019f0 <chMtxUnlock+0x50>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
 80019b6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 80019b8:	b14b      	cbz	r3, 80019ce <chMtxUnlock+0x2e>
 80019ba:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80019bc:	4293      	cmp	r3, r2
 80019be:	d003      	beq.n	80019c8 <chMtxUnlock+0x28>
            (lmp->m_queue.p_next->p_prio > newprio)) {
 80019c0:	6892      	ldr	r2, [r2, #8]
 80019c2:	4291      	cmp	r1, r2
 80019c4:	bf38      	it	cc
 80019c6:	4611      	movcc	r1, r2
          newprio = lmp->m_queue.p_next->p_prio;
        }
        lmp = lmp->m_next;
 80019c8:	68db      	ldr	r3, [r3, #12]

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f5      	bne.n	80019ba <chMtxUnlock+0x1a>
 80019ce:	4603      	mov	r3, r0
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 80019d0:	6822      	ldr	r2, [r4, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 80019d2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
        lmp = lmp->m_next;
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->p_prio = newprio;
 80019d4:	60a9      	str	r1, [r5, #8]
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
      tp->p_mtxlist = mp;
      chSchWakeupS(tp, MSG_OK);
 80019d6:	4620      	mov	r0, r4
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	2100      	movs	r1, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 80019dc:	6053      	str	r3, [r2, #4]
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
 80019de:	609c      	str	r4, [r3, #8]
      mp->m_next = tp->p_mtxlist;
 80019e0:	60de      	str	r6, [r3, #12]
      tp->p_mtxlist = mp;
 80019e2:	63a3      	str	r3, [r4, #56]	; 0x38
      chSchWakeupS(tp, MSG_OK);
 80019e4:	f7ff faf4 	bl	8000fd0 <chSchWakeupS>
 80019e8:	2300      	movs	r3, #0
 80019ea:	f383 8811 	msr	BASEPRI, r3
 80019ee:	bd70      	pop	{r4, r5, r6, pc}
    }
    else {
      mp->m_owner = NULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60a3      	str	r3, [r4, #8]
 80019f4:	2300      	movs	r3, #0
 80019f6:	f383 8811 	msr	BASEPRI, r3
 80019fa:	bd70      	pop	{r4, r5, r6, pc}
 80019fc:	200008e0 	.word	0x200008e0

08001a00 <chMtxUnlockS>:
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxUnlockS(mutex_t *mp) {
  thread_t *ctp = currp;
 8001a00:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <chMtxUnlockS+0x4c>)
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxUnlockS(mutex_t *mp) {
 8001a02:	b430      	push	{r4, r5}
 8001a04:	4604      	mov	r4, r0
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001a06:	6805      	ldr	r5, [r0, #0]
  thread_t *ctp = currp;
 8001a08:	6998      	ldr	r0, [r3, #24]
    chDbgAssert(ctp->p_mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    ctp->p_mtxlist = mp->m_next;
 8001a0a:	68e3      	ldr	r3, [r4, #12]
 8001a0c:	6383      	str	r3, [r0, #56]	; 0x38

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8001a0e:	42a5      	cmp	r5, r4
 8001a10:	d017      	beq.n	8001a42 <chMtxUnlockS+0x42>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
 8001a12:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 8001a14:	b14b      	cbz	r3, 8001a2a <chMtxUnlockS+0x2a>
 8001a16:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d003      	beq.n	8001a24 <chMtxUnlockS+0x24>
            (lmp->m_queue.p_next->p_prio > newprio)) {
 8001a1c:	6892      	ldr	r2, [r2, #8]
 8001a1e:	4291      	cmp	r1, r2
 8001a20:	bf38      	it	cc
 8001a22:	4611      	movcc	r1, r2
          newprio = lmp->m_queue.p_next->p_prio;
        }
        lmp = lmp->m_next;
 8001a24:	68db      	ldr	r3, [r3, #12]

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = ctp->p_realprio;
      lmp = ctp->p_mtxlist;
      while (lmp != NULL) {
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f5      	bne.n	8001a16 <chMtxUnlockS+0x16>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001a2a:	682b      	ldr	r3, [r5, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
 8001a2c:	6baa      	ldr	r2, [r5, #56]	; 0x38
        lmp = lmp->m_next;
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      ctp->p_prio = newprio;
 8001a2e:	6081      	str	r1, [r0, #8]
 8001a30:	6023      	str	r3, [r4, #0]
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
      tp->p_mtxlist = mp;
      (void) chSchReadyI(tp);
 8001a32:	4628      	mov	r0, r5
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001a34:	605c      	str	r4, [r3, #4]
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->m_cnt = (cnt_t)1;
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
 8001a36:	60a5      	str	r5, [r4, #8]
      mp->m_next = tp->p_mtxlist;
 8001a38:	60e2      	str	r2, [r4, #12]
      tp->p_mtxlist = mp;
 8001a3a:	63ac      	str	r4, [r5, #56]	; 0x38
      mp->m_owner = NULL;
    }
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif
}
 8001a3c:	bc30      	pop	{r4, r5}
#endif
      tp = queue_fifo_remove(&mp->m_queue);
      mp->m_owner = tp;
      mp->m_next = tp->p_mtxlist;
      tp->p_mtxlist = mp;
      (void) chSchReadyI(tp);
 8001a3e:	f7ff ba6f 	b.w	8000f20 <chSchReadyI>
    }
    else {
      mp->m_owner = NULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60ab      	str	r3, [r5, #8]
    }
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif
}
 8001a46:	bc30      	pop	{r4, r5}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200008e0 	.word	0x200008e0

08001a50 <chMtxUnlockAll>:
 *          inheritance mechanism.
 *
 * @api
 */
void chMtxUnlockAll(void) {
  thread_t *ctp = currp;
 8001a50:	4a13      	ldr	r2, [pc, #76]	; (8001aa0 <chMtxUnlockAll+0x50>)
 *          this function does not have any overhead related to the priority
 *          inheritance mechanism.
 *
 * @api
 */
void chMtxUnlockAll(void) {
 8001a52:	b570      	push	{r4, r5, r6, lr}
 8001a54:	2320      	movs	r3, #32
  thread_t *ctp = currp;
 8001a56:	6994      	ldr	r4, [r2, #24]
 8001a58:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  if (ctp->p_mtxlist != NULL) {
 8001a5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a5e:	b1d3      	cbz	r3, 8001a96 <chMtxUnlockAll+0x46>
      }
      else {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
        mp->m_cnt = (cnt_t)0;
#endif
        mp->m_owner = NULL;
 8001a60:	2600      	movs	r6, #0
 8001a62:	e00a      	b.n	8001a7a <chMtxUnlockAll+0x2a>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001a64:	6811      	ldr	r1, [r2, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
        mp->m_cnt = (cnt_t)1;
#endif
        thread_t *tp = queue_fifo_remove(&mp->m_queue);
        mp->m_owner = tp;
        mp->m_next = tp->p_mtxlist;
 8001a66:	6b95      	ldr	r5, [r2, #56]	; 0x38
 8001a68:	6019      	str	r1, [r3, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001a6a:	604b      	str	r3, [r1, #4]
      if (chMtxQueueNotEmptyS(mp)) {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
        mp->m_cnt = (cnt_t)1;
#endif
        thread_t *tp = queue_fifo_remove(&mp->m_queue);
        mp->m_owner = tp;
 8001a6c:	609a      	str	r2, [r3, #8]
        mp->m_next = tp->p_mtxlist;
 8001a6e:	60dd      	str	r5, [r3, #12]
        tp->p_mtxlist = mp;
 8001a70:	6393      	str	r3, [r2, #56]	; 0x38
        (void) chSchReadyI(tp);
 8001a72:	f7ff fa55 	bl	8000f20 <chSchReadyI>
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
        mp->m_cnt = (cnt_t)0;
#endif
        mp->m_owner = NULL;
      }
    } while (ctp->p_mtxlist != NULL);
 8001a76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a78:	b14b      	cbz	r3, 8001a8e <chMtxUnlockAll+0x3e>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001a7a:	681a      	ldr	r2, [r3, #0]

  chSysLock();
  if (ctp->p_mtxlist != NULL) {
    do {
      mutex_t *mp = ctp->p_mtxlist;
      ctp->p_mtxlist = mp->m_next;
 8001a7c:	68d9      	ldr	r1, [r3, #12]
 8001a7e:	63a1      	str	r1, [r4, #56]	; 0x38
      if (chMtxQueueNotEmptyS(mp)) {
 8001a80:	4293      	cmp	r3, r2
#endif
        thread_t *tp = queue_fifo_remove(&mp->m_queue);
        mp->m_owner = tp;
        mp->m_next = tp->p_mtxlist;
        tp->p_mtxlist = mp;
        (void) chSchReadyI(tp);
 8001a82:	4610      	mov	r0, r2
  chSysLock();
  if (ctp->p_mtxlist != NULL) {
    do {
      mutex_t *mp = ctp->p_mtxlist;
      ctp->p_mtxlist = mp->m_next;
      if (chMtxQueueNotEmptyS(mp)) {
 8001a84:	d1ee      	bne.n	8001a64 <chMtxUnlockAll+0x14>
      }
      else {
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
        mp->m_cnt = (cnt_t)0;
#endif
        mp->m_owner = NULL;
 8001a86:	609e      	str	r6, [r3, #8]
      }
    } while (ctp->p_mtxlist != NULL);
 8001a88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f5      	bne.n	8001a7a <chMtxUnlockAll+0x2a>
    ctp->p_prio = ctp->p_realprio;
 8001a8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a90:	60a3      	str	r3, [r4, #8]
    chSchRescheduleS();
 8001a92:	f7ff fb1d 	bl	80010d0 <chSchRescheduleS>
 8001a96:	2300      	movs	r3, #0
 8001a98:	f383 8811 	msr	BASEPRI, r3
 8001a9c:	bd70      	pop	{r4, r5, r6, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200008e0 	.word	0x200008e0
	...

08001ab0 <chCondObjectInit>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 8001ab0:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 8001ab2:	6040      	str	r0, [r0, #4]
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
	...

08001ac0 <chCondSignal>:
 *
 * @param[in] cp        pointer to the @p condition_variable_t structure
 *
 * @api
 */
void chCondSignal(condition_variable_t *cp) {
 8001ac0:	b508      	push	{r3, lr}
 8001ac2:	2320      	movs	r3, #32
 8001ac4:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001ac8:	6802      	ldr	r2, [r0, #0]

  chDbgCheck(cp != NULL);

  chSysLock();
  if (queue_notempty(&cp->c_queue)) {
 8001aca:	4290      	cmp	r0, r2
 8001acc:	d007      	beq.n	8001ade <chCondSignal+0x1e>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001ace:	6811      	ldr	r1, [r2, #0]
 8001ad0:	6001      	str	r1, [r0, #0]
 8001ad2:	4603      	mov	r3, r0
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001ad4:	604b      	str	r3, [r1, #4]
    chSchWakeupS(queue_fifo_remove(&cp->c_queue), MSG_OK);
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	2100      	movs	r1, #0
 8001ada:	f7ff fa79 	bl	8000fd0 <chSchWakeupS>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f383 8811 	msr	BASEPRI, r3
 8001ae4:	bd08      	pop	{r3, pc}
 8001ae6:	bf00      	nop
	...

08001af0 <chCondSignalI>:
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001af0:	6803      	ldr	r3, [r0, #0]
void chCondSignalI(condition_variable_t *cp) {

  chDbgCheckClassI();
  chDbgCheck(cp != NULL);

  if (queue_notempty(&cp->c_queue)) {
 8001af2:	4298      	cmp	r0, r3
 8001af4:	d007      	beq.n	8001b06 <chCondSignalI+0x16>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	6002      	str	r2, [r0, #0]
    thread_t *tp = queue_fifo_remove(&cp->c_queue);
    tp->p_u.rdymsg = MSG_OK;
 8001afa:	2100      	movs	r1, #0
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001afc:	6050      	str	r0, [r2, #4]
    (void) chSchReadyI(tp);
 8001afe:	4618      	mov	r0, r3
  chDbgCheckClassI();
  chDbgCheck(cp != NULL);

  if (queue_notempty(&cp->c_queue)) {
    thread_t *tp = queue_fifo_remove(&cp->c_queue);
    tp->p_u.rdymsg = MSG_OK;
 8001b00:	6219      	str	r1, [r3, #32]
    (void) chSchReadyI(tp);
 8001b02:	f7ff ba0d 	b.w	8000f20 <chSchReadyI>
 8001b06:	4770      	bx	lr
	...

08001b10 <chCondBroadcast>:
 *
 * @param[in] cp        pointer to the @p condition_variable_t structure
 *
 * @api
 */
void chCondBroadcast(condition_variable_t *cp) {
 8001b10:	b538      	push	{r3, r4, r5, lr}
 8001b12:	4604      	mov	r4, r0
 8001b14:	2320      	movs	r3, #32
 8001b16:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001b1a:	6800      	ldr	r0, [r0, #0]
  chDbgCheck(cp != NULL);

  /* Empties the condition variable queue and inserts all the threads into the
     ready list in FIFO order. The wakeup message is set to @p MSG_RESET in
     order to make a chCondBroadcast() detectable from a chCondSignal().*/
  while (queue_notempty(&cp->c_queue)) {
 8001b1c:	4284      	cmp	r4, r0
    chSchReadyI(queue_fifo_remove(&cp->c_queue))->p_u.rdymsg = MSG_RESET;
 8001b1e:	bf18      	it	ne
 8001b20:	f06f 0501 	mvnne.w	r5, #1
  chDbgCheck(cp != NULL);

  /* Empties the condition variable queue and inserts all the threads into the
     ready list in FIFO order. The wakeup message is set to @p MSG_RESET in
     order to make a chCondBroadcast() detectable from a chCondSignal().*/
  while (queue_notempty(&cp->c_queue)) {
 8001b24:	d008      	beq.n	8001b38 <chCondBroadcast+0x28>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001b26:	6803      	ldr	r3, [r0, #0]
 8001b28:	6023      	str	r3, [r4, #0]
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001b2a:	605c      	str	r4, [r3, #4]
    chSchReadyI(queue_fifo_remove(&cp->c_queue))->p_u.rdymsg = MSG_RESET;
 8001b2c:	f7ff f9f8 	bl	8000f20 <chSchReadyI>
 8001b30:	6205      	str	r5, [r0, #32]
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 8001b32:	6820      	ldr	r0, [r4, #0]
  chDbgCheck(cp != NULL);

  /* Empties the condition variable queue and inserts all the threads into the
     ready list in FIFO order. The wakeup message is set to @p MSG_RESET in
     order to make a chCondBroadcast() detectable from a chCondSignal().*/
  while (queue_notempty(&cp->c_queue)) {
 8001b34:	42a0      	cmp	r0, r4
 8001b36:	d1f6      	bne.n	8001b26 <chCondBroadcast+0x16>
 */
void chCondBroadcast(condition_variable_t *cp) {

  chSysLock();
  chCondBroadcastI(cp);
  chSchRescheduleS();
 8001b38:	f7ff faca 	bl	80010d0 <chSchRescheduleS>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
}
 8001b42:	bd38      	pop	{r3, r4, r5, pc}
	...

08001b50 <chCondWaitS>:
 *                      @p chCondBroadcast().
 *
 * @sclass
 */
msg_t chCondWaitS(condition_variable_t *cp) {
  thread_t *ctp = currp;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <chCondWaitS+0x40>)
 * @retval MSG_RESET    if the condition variable has been signaled using
 *                      @p chCondBroadcast().
 *
 * @sclass
 */
msg_t chCondWaitS(condition_variable_t *cp) {
 8001b52:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 8001b54:	699c      	ldr	r4, [r3, #24]
 *
 * @sclass
 */
static inline mutex_t *chMtxGetNextMutexS(void) {

  return chThdGetSelfX()->p_mtxlist;
 8001b56:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 * @retval MSG_RESET    if the condition variable has been signaled using
 *                      @p chCondBroadcast().
 *
 * @sclass
 */
msg_t chCondWaitS(condition_variable_t *cp) {
 8001b58:	4605      	mov	r5, r0
  chDbgCheck(cp != NULL);
  chDbgAssert(ctp->p_mtxlist != NULL, "not owning a mutex");

  /* Getting "current" mutex and releasing it.*/
  mp = chMtxGetNextMutexS();
  chMtxUnlockS(mp);
 8001b5a:	4630      	mov	r0, r6
 8001b5c:	f7ff ff50 	bl	8001a00 <chMtxUnlockS>

  /* Start waiting on the condition variable, on exit the mutex is taken
     again.*/
  ctp->p_u.wtobjp = cp;
 8001b60:	6225      	str	r5, [r4, #32]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001b62:	462b      	mov	r3, r5
 8001b64:	e003      	b.n	8001b6e <chCondWaitS+0x1e>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001b66:	6899      	ldr	r1, [r3, #8]
 8001b68:	68a2      	ldr	r2, [r4, #8]
 8001b6a:	4291      	cmp	r1, r2
 8001b6c:	d302      	bcc.n	8001b74 <chCondWaitS+0x24>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001b6e:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001b70:	429d      	cmp	r5, r3
 8001b72:	d1f8      	bne.n	8001b66 <chCondWaitS+0x16>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	6062      	str	r2, [r4, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001b78:	6023      	str	r3, [r4, #0]
  queue_prio_insert(ctp, &cp->c_queue);
  chSchGoSleepS(CH_STATE_WTCOND);
 8001b7a:	2007      	movs	r0, #7
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001b7c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 8001b7e:	605c      	str	r4, [r3, #4]
 8001b80:	f7ff f9e6 	bl	8000f50 <chSchGoSleepS>
  msg = ctp->p_u.rdymsg;
 8001b84:	6a24      	ldr	r4, [r4, #32]
  chMtxLockS(mp);
 8001b86:	4630      	mov	r0, r6
 8001b88:	f7ff fe7a 	bl	8001880 <chMtxLockS>

  return msg;
}
 8001b8c:	4620      	mov	r0, r4
 8001b8e:	bd70      	pop	{r4, r5, r6, pc}
 8001b90:	200008e0 	.word	0x200008e0
	...

08001ba0 <chCondWait>:
 * @retval MSG_RESET    if the condition variable has been signaled using
 *                      @p chCondBroadcast().
 *
 * @api
 */
msg_t chCondWait(condition_variable_t *cp) {
 8001ba0:	b508      	push	{r3, lr}
 8001ba2:	2320      	movs	r3, #32
 8001ba4:	f383 8811 	msr	BASEPRI, r3
  msg_t msg;

  chSysLock();
  msg = chCondWaitS(cp);
 8001ba8:	f7ff ffd2 	bl	8001b50 <chCondWaitS>
 8001bac:	2300      	movs	r3, #0
 8001bae:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
  return msg;
}
 8001bb2:	bd08      	pop	{r3, pc}
	...

08001bc0 <chCondWaitTimeoutS>:
 * @retval MSG_TIMEOUT  if the condition variable has not been signaled within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chCondWaitTimeoutS(condition_variable_t *cp, systime_t time) {
 8001bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8001bc2:	4c12      	ldr	r4, [pc, #72]	; (8001c0c <chCondWaitTimeoutS+0x4c>)
 8001bc4:	69a3      	ldr	r3, [r4, #24]
 8001bc6:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8001bc8:	4605      	mov	r5, r0
  chDbgCheck((cp != NULL) && (time != TIME_IMMEDIATE));
  chDbgAssert(currp->p_mtxlist != NULL, "not owning a mutex");

  /* Getting "current" mutex and releasing it.*/
  mp = chMtxGetNextMutexS();
  chMtxUnlockS(mp);
 8001bca:	4630      	mov	r0, r6
 * @retval MSG_TIMEOUT  if the condition variable has not been signaled within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chCondWaitTimeoutS(condition_variable_t *cp, systime_t time) {
 8001bcc:	460f      	mov	r7, r1
  chDbgCheck((cp != NULL) && (time != TIME_IMMEDIATE));
  chDbgAssert(currp->p_mtxlist != NULL, "not owning a mutex");

  /* Getting "current" mutex and releasing it.*/
  mp = chMtxGetNextMutexS();
  chMtxUnlockS(mp);
 8001bce:	f7ff ff17 	bl	8001a00 <chMtxUnlockS>

  /* Start waiting on the condition variable, on exit the mutex is taken
     again.*/
  currp->p_u.wtobjp = cp;
 8001bd2:	69a4      	ldr	r4, [r4, #24]
  return tp;
}

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
 8001bd4:	462b      	mov	r3, r5
 8001bd6:	6225      	str	r5, [r4, #32]
 8001bd8:	e003      	b.n	8001be2 <chCondWaitTimeoutS+0x22>
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001bda:	6898      	ldr	r0, [r3, #8]
 8001bdc:	68a2      	ldr	r2, [r4, #8]
 8001bde:	4290      	cmp	r0, r2
 8001be0:	d302      	bcc.n	8001be8 <chCondWaitTimeoutS+0x28>

static inline void queue_prio_insert(thread_t *tp, threads_queue_t *tqp) {

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
 8001be2:	681b      	ldr	r3, [r3, #0]
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
 8001be4:	429d      	cmp	r5, r3
 8001be6:	d1f8      	bne.n	8001bda <chCondWaitTimeoutS+0x1a>
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	6062      	str	r2, [r4, #4]

  thread_t *cp = (thread_t *)tqp;
  do {
    cp = cp->p_next;
  } while ((cp != (thread_t *)tqp) && (cp->p_prio >= tp->p_prio));
  tp->p_next = cp;
 8001bec:	6023      	str	r3, [r4, #0]
  queue_prio_insert(currp, &cp->c_queue);
  msg = chSchGoSleepTimeoutS(CH_STATE_WTCOND, time);
 8001bee:	4639      	mov	r1, r7
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 8001bf0:	6014      	str	r4, [r2, #0]
 8001bf2:	2007      	movs	r0, #7
  cp->p_prev = tp;
 8001bf4:	605c      	str	r4, [r3, #4]
 8001bf6:	f7ff f9c3 	bl	8000f80 <chSchGoSleepTimeoutS>
  if (msg != MSG_TIMEOUT) {
 8001bfa:	1c43      	adds	r3, r0, #1

  /* Start waiting on the condition variable, on exit the mutex is taken
     again.*/
  currp->p_u.wtobjp = cp;
  queue_prio_insert(currp, &cp->c_queue);
  msg = chSchGoSleepTimeoutS(CH_STATE_WTCOND, time);
 8001bfc:	4604      	mov	r4, r0
  if (msg != MSG_TIMEOUT) {
 8001bfe:	d002      	beq.n	8001c06 <chCondWaitTimeoutS+0x46>
    chMtxLockS(mp);
 8001c00:	4630      	mov	r0, r6
 8001c02:	f7ff fe3d 	bl	8001880 <chMtxLockS>
  }

  return msg;
}
 8001c06:	4620      	mov	r0, r4
 8001c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200008e0 	.word	0x200008e0

08001c10 <chCondWaitTimeout>:
 * @retval MSG_TIMEOUT  if the condition variable has not been signaled within
 *                      the specified timeout.
 *
 * @api
 */
msg_t chCondWaitTimeout(condition_variable_t *cp, systime_t time) {
 8001c10:	b508      	push	{r3, lr}
 8001c12:	2320      	movs	r3, #32
 8001c14:	f383 8811 	msr	BASEPRI, r3
  msg_t msg;

  chSysLock();
  msg = chCondWaitTimeoutS(cp, time);
 8001c18:	f7ff ffd2 	bl	8001bc0 <chCondWaitTimeoutS>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return msg;
}
 8001c22:	bd08      	pop	{r3, pc}
	...

08001c30 <chEvtRegisterMaskWithFlags>:
 * @api
 */
void chEvtRegisterMaskWithFlags(event_source_t *esp,
                                event_listener_t *elp,
                                eventmask_t events,
                                eventflags_t wflags) {
 8001c30:	b430      	push	{r4, r5}
 8001c32:	2420      	movs	r4, #32
 8001c34:	f384 8811 	msr	BASEPRI, r4
  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
  elp->el_listener = currp;
 8001c38:	4d06      	ldr	r5, [pc, #24]	; (8001c54 <chEvtRegisterMaskWithFlags+0x24>)
                                eventflags_t wflags) {

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
 8001c3a:	6804      	ldr	r4, [r0, #0]
  esp->es_next     = elp;
  elp->el_listener = currp;
 8001c3c:	69ad      	ldr	r5, [r5, #24]
                                eventflags_t wflags) {

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
 8001c3e:	600c      	str	r4, [r1, #0]
  esp->es_next     = elp;
  elp->el_listener = currp;
  elp->el_events   = events;
  elp->el_flags    = (eventflags_t)0;
 8001c40:	2400      	movs	r4, #0

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
 8001c42:	6001      	str	r1, [r0, #0]
  elp->el_listener = currp;
 8001c44:	604d      	str	r5, [r1, #4]
  elp->el_events   = events;
 8001c46:	608a      	str	r2, [r1, #8]
  elp->el_flags    = (eventflags_t)0;
  elp->el_wflags   = wflags;
 8001c48:	610b      	str	r3, [r1, #16]
  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
  elp->el_listener = currp;
  elp->el_events   = events;
  elp->el_flags    = (eventflags_t)0;
 8001c4a:	60cc      	str	r4, [r1, #12]
 8001c4c:	f384 8811 	msr	BASEPRI, r4
  elp->el_wflags   = wflags;
  chSysUnlock();
}
 8001c50:	bc30      	pop	{r4, r5}
 8001c52:	4770      	bx	lr
 8001c54:	200008e0 	.word	0x200008e0
	...

08001c60 <chEvtUnregister>:
 8001c60:	2320      	movs	r3, #32
 8001c62:	f383 8811 	msr	BASEPRI, r3
  event_listener_t *p;

  chDbgCheck((esp != NULL) && (elp != NULL));

  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  p = (event_listener_t *)esp;
 8001c66:	4602      	mov	r2, r0
 8001c68:	e002      	b.n	8001c70 <chEvtUnregister+0x10>
  /*lint -restore*/
  chSysLock();
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (p->el_next != (event_listener_t *)esp) {
  /*lint -restore*/
    if (p->el_next == elp) {
 8001c6a:	428b      	cmp	r3, r1
 8001c6c:	d007      	beq.n	8001c7e <chEvtUnregister+0x1e>
 8001c6e:	461a      	mov	r2, r3
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  p = (event_listener_t *)esp;
  /*lint -restore*/
  chSysLock();
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (p->el_next != (event_listener_t *)esp) {
 8001c70:	6813      	ldr	r3, [r2, #0]
 8001c72:	4298      	cmp	r0, r3
 8001c74:	d1f9      	bne.n	8001c6a <chEvtUnregister+0xa>
 8001c76:	2300      	movs	r3, #0
 8001c78:	f383 8811 	msr	BASEPRI, r3
 8001c7c:	4770      	bx	lr
  /*lint -restore*/
    if (p->el_next == elp) {
      p->el_next = elp->el_next;
 8001c7e:	680b      	ldr	r3, [r1, #0]
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	2300      	movs	r3, #0
 8001c84:	f383 8811 	msr	BASEPRI, r3
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	0000      	movs	r0, r0
	...

08001c90 <chEvtGetAndClearEvents>:
 8001c90:	2320      	movs	r3, #32
 8001c92:	f383 8811 	msr	BASEPRI, r3
 */
eventmask_t chEvtGetAndClearEvents(eventmask_t events) {
  eventmask_t m;

  chSysLock();
  m = currp->p_epending & events;
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <chEvtGetAndClearEvents+0x1c>)
 8001c98:	699a      	ldr	r2, [r3, #24]
 8001c9a:	6b53      	ldr	r3, [r2, #52]	; 0x34
  currp->p_epending &= ~events;
 8001c9c:	ea23 0100 	bic.w	r1, r3, r0
 8001ca0:	6351      	str	r1, [r2, #52]	; 0x34
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f382 8811 	msr	BASEPRI, r2
  chSysUnlock();

  return m;
}
 8001ca8:	4018      	ands	r0, r3
 8001caa:	4770      	bx	lr
 8001cac:	200008e0 	.word	0x200008e0

08001cb0 <chEvtAddEvents>:
 8001cb0:	2320      	movs	r3, #32
 8001cb2:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
eventmask_t chEvtAddEvents(eventmask_t events) {

  chSysLock();
  currp->p_epending |= events;
 8001cb6:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <chEvtAddEvents+0x18>)
 8001cb8:	699a      	ldr	r2, [r3, #24]
 8001cba:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001cbc:	4318      	orrs	r0, r3
 8001cbe:	6350      	str	r0, [r2, #52]	; 0x34
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f383 8811 	msr	BASEPRI, r3
  events = currp->p_epending;
  chSysUnlock();

  return events;
}
 8001cc6:	4770      	bx	lr
 8001cc8:	200008e0 	.word	0x200008e0
 8001ccc:	00000000 	.word	0x00000000

08001cd0 <chEvtSignalI>:
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8001cd0:	6b43      	ldr	r3, [r0, #52]	; 0x34
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8001cd2:	7f02      	ldrb	r2, [r0, #28]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8001cd4:	4319      	orrs	r1, r3
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8001cd6:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 8001cd8:	6341      	str	r1, [r0, #52]	; 0x34
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8001cda:	d009      	beq.n	8001cf0 <chEvtSignalI+0x20>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 8001cdc:	2a0b      	cmp	r2, #11
 8001cde:	d000      	beq.n	8001ce2 <chEvtSignalI+0x12>
 8001ce0:	4770      	bx	lr
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 8001ce2:	6a03      	ldr	r3, [r0, #32]

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 8001ce4:	438b      	bics	r3, r1
 8001ce6:	d1fb      	bne.n	8001ce0 <chEvtSignalI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	6203      	str	r3, [r0, #32]
    (void) chSchReadyI(tp);
 8001cec:	f7ff b918 	b.w	8000f20 <chSchReadyI>
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 8001cf0:	6a03      	ldr	r3, [r0, #32]
 8001cf2:	4219      	tst	r1, r3
 8001cf4:	d1f8      	bne.n	8001ce8 <chEvtSignalI+0x18>
 8001cf6:	4770      	bx	lr
	...

08001d00 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8001d00:	b570      	push	{r4, r5, r6, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
 8001d02:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001d04:	42a0      	cmp	r0, r4
 8001d06:	d00f      	beq.n	8001d28 <chEvtBroadcastFlagsI+0x28>
 8001d08:	4606      	mov	r6, r0
 8001d0a:	460d      	mov	r5, r1
  /*lint -restore*/
    elp->el_flags |= flags;
 8001d0c:	68e3      	ldr	r3, [r4, #12]
 8001d0e:	432b      	orrs	r3, r5
 8001d10:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8001d12:	b115      	cbz	r5, 8001d1a <chEvtBroadcastFlagsI+0x1a>
 8001d14:	6922      	ldr	r2, [r4, #16]
 8001d16:	4213      	tst	r3, r2
 8001d18:	d003      	beq.n	8001d22 <chEvtBroadcastFlagsI+0x22>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 8001d1a:	68a1      	ldr	r1, [r4, #8]
 8001d1c:	6860      	ldr	r0, [r4, #4]
 8001d1e:	f7ff ffd7 	bl	8001cd0 <chEvtSignalI>
    }
    elp = elp->el_next;
 8001d22:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8001d24:	42a6      	cmp	r6, r4
 8001d26:	d1f1      	bne.n	8001d0c <chEvtBroadcastFlagsI+0xc>
 8001d28:	bd70      	pop	{r4, r5, r6, pc}
 8001d2a:	bf00      	nop
 8001d2c:	0000      	movs	r0, r0
	...

08001d30 <chEvtSignal>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @api
 */
void chEvtSignal(thread_t *tp, eventmask_t events) {
 8001d30:	b508      	push	{r3, lr}
 8001d32:	2320      	movs	r3, #32
 8001d34:	f383 8811 	msr	BASEPRI, r3

  chDbgCheck(tp != NULL);

  chSysLock();
  chEvtSignalI(tp, events);
 8001d38:	f7ff ffca 	bl	8001cd0 <chEvtSignalI>
  chSchRescheduleS();
 8001d3c:	f7ff f9c8 	bl	80010d0 <chSchRescheduleS>
 8001d40:	2300      	movs	r3, #0
 8001d42:	f383 8811 	msr	BASEPRI, r3
 8001d46:	bd08      	pop	{r3, pc}
	...

08001d50 <chEvtBroadcastFlags>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @api
 */
void chEvtBroadcastFlags(event_source_t *esp, eventflags_t flags) {
 8001d50:	b508      	push	{r3, lr}
 8001d52:	2320      	movs	r3, #32
 8001d54:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chEvtBroadcastFlagsI(esp, flags);
 8001d58:	f7ff ffd2 	bl	8001d00 <chEvtBroadcastFlagsI>
  chSchRescheduleS();
 8001d5c:	f7ff f9b8 	bl	80010d0 <chSchRescheduleS>
 8001d60:	2300      	movs	r3, #0
 8001d62:	f383 8811 	msr	BASEPRI, r3
 8001d66:	bd08      	pop	{r3, pc}
	...

08001d70 <chEvtDispatch>:
  eventid_t eid;

  chDbgCheck(handlers != NULL);

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
 8001d70:	b1c9      	cbz	r1, 8001da6 <chEvtDispatch+0x36>
 * @param[in] handlers  an array of @p evhandler_t. The array must have size
 *                      equal to the number of bits in eventmask_t.
 *
 * @api
 */
void chEvtDispatch(const evhandler_t *handlers, eventmask_t events) {
 8001d72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d74:	4606      	mov	r6, r0
 8001d76:	460d      	mov	r5, r1
  eventid_t eid;

  chDbgCheck(handlers != NULL);

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
 8001d78:	2400      	movs	r4, #0
    if ((events & EVENT_MASK(eid)) != (eventmask_t)0) {
      chDbgAssert(handlers[eid] != NULL, "null handler");
      events &= ~EVENT_MASK(eid);
 8001d7a:	2701      	movs	r7, #1

  chDbgCheck(handlers != NULL);

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
    if ((events & EVENT_MASK(eid)) != (eventmask_t)0) {
 8001d7c:	fa25 f304 	lsr.w	r3, r5, r4
 8001d80:	07db      	lsls	r3, r3, #31
 8001d82:	d404      	bmi.n	8001d8e <chEvtDispatch+0x1e>
      chDbgAssert(handlers[eid] != NULL, "null handler");
      events &= ~EVENT_MASK(eid);
      handlers[eid](eid);
    }
    eid++;
 8001d84:	3401      	adds	r4, #1

  chDbgCheck(handlers != NULL);

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
    if ((events & EVENT_MASK(eid)) != (eventmask_t)0) {
 8001d86:	fa25 f304 	lsr.w	r3, r5, r4
 8001d8a:	07db      	lsls	r3, r3, #31
 8001d8c:	d5fa      	bpl.n	8001d84 <chEvtDispatch+0x14>
      chDbgAssert(handlers[eid] != NULL, "null handler");
      events &= ~EVENT_MASK(eid);
 8001d8e:	fa07 f304 	lsl.w	r3, r7, r4
      handlers[eid](eid);
 8001d92:	4620      	mov	r0, r4

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
    if ((events & EVENT_MASK(eid)) != (eventmask_t)0) {
      chDbgAssert(handlers[eid] != NULL, "null handler");
      events &= ~EVENT_MASK(eid);
 8001d94:	ea25 0503 	bic.w	r5, r5, r3
      handlers[eid](eid);
 8001d98:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8001d9c:	4798      	blx	r3
    }
    eid++;
 8001d9e:	3401      	adds	r4, #1
  eventid_t eid;

  chDbgCheck(handlers != NULL);

  eid = (eventid_t)0;
  while (events != (eventmask_t)0) {
 8001da0:	2d00      	cmp	r5, #0
 8001da2:	d1eb      	bne.n	8001d7c <chEvtDispatch+0xc>
 8001da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001da6:	4770      	bx	lr
	...

08001db0 <chEvtWaitOne>:
 *                      for, @p ALL_EVENTS enables all the events
 * @return              The mask of the lowest event id served and cleared.
 *
 * @api
 */
eventmask_t chEvtWaitOne(eventmask_t events) {
 8001db0:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 8001db2:	4b0d      	ldr	r3, [pc, #52]	; (8001de8 <chEvtWaitOne+0x38>)
 8001db4:	699d      	ldr	r5, [r3, #24]
 8001db6:	2320      	movs	r3, #32
 8001db8:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 8001dbc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  if (m == (eventmask_t)0) {
 8001dbe:	ea13 0400 	ands.w	r4, r3, r0
 8001dc2:	d106      	bne.n	8001dd2 <chEvtWaitOne+0x22>
 8001dc4:	4604      	mov	r4, r0
    ctp->p_u.ewmask = events;
 8001dc6:	6228      	str	r0, [r5, #32]
    chSchGoSleepS(CH_STATE_WTOREVT);
 8001dc8:	200a      	movs	r0, #10
 8001dca:	f7ff f8c1 	bl	8000f50 <chSchGoSleepS>
    m = ctp->p_epending & events;
 8001dce:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001dd0:	401c      	ands	r4, r3
  }
  m ^= m & (m - (eventmask_t)1);
 8001dd2:	4262      	negs	r2, r4
 8001dd4:	ea04 0002 	and.w	r0, r4, r2
  ctp->p_epending &= ~m;
 8001dd8:	ea23 0300 	bic.w	r3, r3, r0
 8001ddc:	636b      	str	r3, [r5, #52]	; 0x34
 8001dde:	2300      	movs	r3, #0
 8001de0:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
}
 8001de4:	bd38      	pop	{r3, r4, r5, pc}
 8001de6:	bf00      	nop
 8001de8:	200008e0 	.word	0x200008e0
 8001dec:	00000000 	.word	0x00000000

08001df0 <chEvtWaitAny>:
 *                      for, @p ALL_EVENTS enables all the events
 * @return              The mask of the served and cleared events.
 *
 * @api
 */
eventmask_t chEvtWaitAny(eventmask_t events) {
 8001df0:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <chEvtWaitAny+0x34>)
 8001df4:	699d      	ldr	r5, [r3, #24]
 8001df6:	2320      	movs	r3, #32
 8001df8:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 8001dfc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  if (m == (eventmask_t)0) {
 8001dfe:	ea13 0400 	ands.w	r4, r3, r0
 8001e02:	d106      	bne.n	8001e12 <chEvtWaitAny+0x22>
 8001e04:	4604      	mov	r4, r0
    ctp->p_u.ewmask = events;
 8001e06:	6228      	str	r0, [r5, #32]
    chSchGoSleepS(CH_STATE_WTOREVT);
 8001e08:	200a      	movs	r0, #10
 8001e0a:	f7ff f8a1 	bl	8000f50 <chSchGoSleepS>
    m = ctp->p_epending & events;
 8001e0e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001e10:	401c      	ands	r4, r3
  }
  ctp->p_epending &= ~m;
 8001e12:	ea23 0304 	bic.w	r3, r3, r4
 8001e16:	636b      	str	r3, [r5, #52]	; 0x34
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
}
 8001e1e:	4620      	mov	r0, r4
 8001e20:	bd38      	pop	{r3, r4, r5, pc}
 8001e22:	bf00      	nop
 8001e24:	200008e0 	.word	0x200008e0
	...

08001e30 <chEvtWaitAll>:
 *                      for, @p ALL_EVENTS requires all the events
 * @return              The mask of the served and cleared events.
 *
 * @api
 */
eventmask_t chEvtWaitAll(eventmask_t events) {
 8001e30:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <chEvtWaitAll+0x30>)
 *                      for, @p ALL_EVENTS requires all the events
 * @return              The mask of the served and cleared events.
 *
 * @api
 */
eventmask_t chEvtWaitAll(eventmask_t events) {
 8001e34:	4604      	mov	r4, r0
  thread_t *ctp = currp;
 8001e36:	699d      	ldr	r5, [r3, #24]
 8001e38:	2320      	movs	r3, #32
 8001e3a:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  if ((ctp->p_epending & events) != events) {
 8001e3e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001e40:	ea30 0203 	bics.w	r2, r0, r3
 8001e44:	d004      	beq.n	8001e50 <chEvtWaitAll+0x20>
    ctp->p_u.ewmask = events;
 8001e46:	6228      	str	r0, [r5, #32]
    chSchGoSleepS(CH_STATE_WTANDEVT);
 8001e48:	200b      	movs	r0, #11
 8001e4a:	f7ff f881 	bl	8000f50 <chSchGoSleepS>
 8001e4e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  }
  ctp->p_epending &= ~events;
 8001e50:	ea23 0304 	bic.w	r3, r3, r4
 8001e54:	636b      	str	r3, [r5, #52]	; 0x34
 8001e56:	2300      	movs	r3, #0
 8001e58:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return events;
}
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	bd38      	pop	{r3, r4, r5, pc}
 8001e60:	200008e0 	.word	0x200008e0
	...

08001e70 <chEvtWaitOneTimeout>:
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitOneTimeout(eventmask_t events, systime_t time) {
  thread_t *ctp = currp;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <chEvtWaitOneTimeout+0x4c>)
 * @return              The mask of the lowest event id served and cleared.
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitOneTimeout(eventmask_t events, systime_t time) {
 8001e72:	b570      	push	{r4, r5, r6, lr}
 8001e74:	2220      	movs	r2, #32
  thread_t *ctp = currp;
 8001e76:	699d      	ldr	r5, [r3, #24]
 8001e78:	f382 8811 	msr	BASEPRI, r2
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 8001e7c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  if (m == (eventmask_t)0) {
 8001e7e:	ea12 0600 	ands.w	r6, r2, r0
 8001e82:	d10e      	bne.n	8001ea2 <chEvtWaitOneTimeout+0x32>
    if (TIME_IMMEDIATE == time) {
 8001e84:	b919      	cbnz	r1, 8001e8e <chEvtWaitOneTimeout+0x1e>
 8001e86:	f381 8811 	msr	BASEPRI, r1
      chSysUnlock();
      return (eventmask_t)0;
 8001e8a:	4608      	mov	r0, r1
 8001e8c:	bd70      	pop	{r4, r5, r6, pc}
    }
    ctp->p_u.ewmask = events;
 8001e8e:	6228      	str	r0, [r5, #32]
 8001e90:	4604      	mov	r4, r0
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
 8001e92:	200a      	movs	r0, #10
 8001e94:	f7ff f874 	bl	8000f80 <chSchGoSleepTimeoutS>
 8001e98:	2800      	cmp	r0, #0
 8001e9a:	db0b      	blt.n	8001eb4 <chEvtWaitOneTimeout+0x44>
      chSysUnlock();
      return (eventmask_t)0;
    }
    m = ctp->p_epending & events;
 8001e9c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001e9e:	ea04 0602 	and.w	r6, r4, r2
  }
  m ^= m & (m - (eventmask_t)1);
 8001ea2:	4270      	negs	r0, r6
 8001ea4:	4030      	ands	r0, r6
  ctp->p_epending &= ~m;
 8001ea6:	ea22 0200 	bic.w	r2, r2, r0
 8001eaa:	636a      	str	r2, [r5, #52]	; 0x34
 8001eac:	2300      	movs	r3, #0
 8001eae:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
}
 8001eb2:	bd70      	pop	{r4, r5, r6, pc}
 8001eb4:	f386 8811 	msr	BASEPRI, r6
      return (eventmask_t)0;
    }
    ctp->p_u.ewmask = events;
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
      chSysUnlock();
      return (eventmask_t)0;
 8001eb8:	4630      	mov	r0, r6
 8001eba:	bd70      	pop	{r4, r5, r6, pc}
 8001ebc:	200008e0 	.word	0x200008e0

08001ec0 <chEvtWaitAnyTimeout>:
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, systime_t time) {
  thread_t *ctp = currp;
 8001ec0:	4b12      	ldr	r3, [pc, #72]	; (8001f0c <chEvtWaitAnyTimeout+0x4c>)
 * @return              The mask of the served and cleared events.
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, systime_t time) {
 8001ec2:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 8001ec4:	699e      	ldr	r6, [r3, #24]
 8001ec6:	2320      	movs	r3, #32
 8001ec8:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 8001ecc:	6b73      	ldr	r3, [r6, #52]	; 0x34
  if (m == (eventmask_t)0) {
 8001ece:	ea13 0400 	ands.w	r4, r3, r0
 8001ed2:	d10e      	bne.n	8001ef2 <chEvtWaitAnyTimeout+0x32>
    if (TIME_IMMEDIATE == time) {
 8001ed4:	b919      	cbnz	r1, 8001ede <chEvtWaitAnyTimeout+0x1e>
 8001ed6:	f381 8811 	msr	BASEPRI, r1
      chSysUnlock();
      return (eventmask_t)0;
 8001eda:	4608      	mov	r0, r1
 8001edc:	bd70      	pop	{r4, r5, r6, pc}
    }
    ctp->p_u.ewmask = events;
 8001ede:	6230      	str	r0, [r6, #32]
 8001ee0:	4605      	mov	r5, r0
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	f7ff f84c 	bl	8000f80 <chSchGoSleepTimeoutS>
 8001ee8:	2800      	cmp	r0, #0
 8001eea:	db0a      	blt.n	8001f02 <chEvtWaitAnyTimeout+0x42>
      chSysUnlock();
      return (eventmask_t)0;
    }
    m = ctp->p_epending & events;
 8001eec:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8001eee:	ea05 0403 	and.w	r4, r5, r3
  }
  ctp->p_epending &= ~m;
 8001ef2:	ea23 0304 	bic.w	r3, r3, r4
 8001ef6:	6373      	str	r3, [r6, #52]	; 0x34
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
 8001efe:	4620      	mov	r0, r4
}
 8001f00:	bd70      	pop	{r4, r5, r6, pc}
 8001f02:	f384 8811 	msr	BASEPRI, r4
      return (eventmask_t)0;
    }
    ctp->p_u.ewmask = events;
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
      chSysUnlock();
      return (eventmask_t)0;
 8001f06:	4620      	mov	r0, r4
 8001f08:	bd70      	pop	{r4, r5, r6, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200008e0 	.word	0x200008e0

08001f10 <chEvtWaitAllTimeout>:
 * @return              The mask of the served and cleared events.
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAllTimeout(eventmask_t events, systime_t time) {
 8001f10:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 8001f12:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <chEvtWaitAllTimeout+0x44>)
 * @return              The mask of the served and cleared events.
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAllTimeout(eventmask_t events, systime_t time) {
 8001f14:	4604      	mov	r4, r0
  thread_t *ctp = currp;
 8001f16:	699d      	ldr	r5, [r3, #24]
 8001f18:	2320      	movs	r3, #32
 8001f1a:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  if ((ctp->p_epending & events) != events) {
 8001f1e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001f20:	ea30 0203 	bics.w	r2, r0, r3
 8001f24:	d00b      	beq.n	8001f3e <chEvtWaitAllTimeout+0x2e>
 8001f26:	4608      	mov	r0, r1
    if (TIME_IMMEDIATE == time) {
 8001f28:	b911      	cbnz	r1, 8001f30 <chEvtWaitAllTimeout+0x20>
 8001f2a:	f380 8811 	msr	BASEPRI, r0
      return (eventmask_t)0;
    }
    ctp->p_u.ewmask = events;
    if (chSchGoSleepTimeoutS(CH_STATE_WTANDEVT, time) < MSG_OK) {
      chSysUnlock();
      return (eventmask_t)0;
 8001f2e:	bd38      	pop	{r3, r4, r5, pc}
  if ((ctp->p_epending & events) != events) {
    if (TIME_IMMEDIATE == time) {
      chSysUnlock();
      return (eventmask_t)0;
    }
    ctp->p_u.ewmask = events;
 8001f30:	622c      	str	r4, [r5, #32]
    if (chSchGoSleepTimeoutS(CH_STATE_WTANDEVT, time) < MSG_OK) {
 8001f32:	200b      	movs	r0, #11
 8001f34:	f7ff f824 	bl	8000f80 <chSchGoSleepTimeoutS>
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	db08      	blt.n	8001f4e <chEvtWaitAllTimeout+0x3e>
 8001f3c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      chSysUnlock();
      return (eventmask_t)0;
    }
  }
  ctp->p_epending &= ~events;
 8001f3e:	ea23 0304 	bic.w	r3, r3, r4
 8001f42:	636b      	str	r3, [r5, #52]	; 0x34
 8001f44:	2300      	movs	r3, #0
 8001f46:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return events;
 8001f4a:	4620      	mov	r0, r4
}
 8001f4c:	bd38      	pop	{r3, r4, r5, pc}
 8001f4e:	2000      	movs	r0, #0
 8001f50:	e7eb      	b.n	8001f2a <chEvtWaitAllTimeout+0x1a>
 8001f52:	bf00      	nop
 8001f54:	200008e0 	.word	0x200008e0
	...

08001f60 <chMsgSend>:
 * @param[in] msg       the message
 * @return              The answer message from @p chMsgRelease().
 *
 * @api
 */
msg_t chMsgSend(thread_t *tp, msg_t msg) {
 8001f60:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <chMsgSend+0x3c>)
 8001f64:	2220      	movs	r2, #32
 8001f66:	699c      	ldr	r4, [r3, #24]
 8001f68:	f382 8811 	msr	BASEPRI, r2

  chDbgCheck(tp != NULL);

  chSysLock();
  ctp->p_msg = msg;
  ctp->p_u.wtobjp = &tp->p_msgqueue;
 8001f6c:	f100 0528 	add.w	r5, r0, #40	; 0x28
 8001f70:	6225      	str	r5, [r4, #32]
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 8001f72:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001f74:	6062      	str	r2, [r4, #4]
  thread_t *ctp = currp;

  chDbgCheck(tp != NULL);

  chSysLock();
  ctp->p_msg = msg;
 8001f76:	6321      	str	r1, [r4, #48]	; 0x30
  cp->p_prev = tp;
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
 8001f78:	6025      	str	r5, [r4, #0]
  tp->p_prev = tqp->p_prev;
  tp->p_prev->p_next = tp;
 8001f7a:	6014      	str	r4, [r2, #0]
  ctp->p_u.wtobjp = &tp->p_msgqueue;
  msg_insert(ctp, &tp->p_msgqueue);
  if (tp->p_state == CH_STATE_WTMSG) {
 8001f7c:	7f02      	ldrb	r2, [r0, #28]
  tqp->p_prev = tp;
 8001f7e:	62c4      	str	r4, [r0, #44]	; 0x2c
 8001f80:	2a0e      	cmp	r2, #14
 8001f82:	d007      	beq.n	8001f94 <chMsgSend+0x34>
    (void) chSchReadyI(tp);
  }
  chSchGoSleepS(CH_STATE_SNDMSGQ);
 8001f84:	200c      	movs	r0, #12
 8001f86:	f7fe ffe3 	bl	8000f50 <chSchGoSleepS>
  msg = ctp->p_u.rdymsg;
 8001f8a:	6a20      	ldr	r0, [r4, #32]
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return msg;
}
 8001f92:	bd38      	pop	{r3, r4, r5, pc}
  chSysLock();
  ctp->p_msg = msg;
  ctp->p_u.wtobjp = &tp->p_msgqueue;
  msg_insert(ctp, &tp->p_msgqueue);
  if (tp->p_state == CH_STATE_WTMSG) {
    (void) chSchReadyI(tp);
 8001f94:	f7fe ffc4 	bl	8000f20 <chSchReadyI>
 8001f98:	e7f4      	b.n	8001f84 <chMsgSend+0x24>
 8001f9a:	bf00      	nop
 8001f9c:	200008e0 	.word	0x200008e0

08001fa0 <chMsgWait>:
 *
 * @return              A reference to the thread carrying the message.
 *
 * @api
 */
thread_t *chMsgWait(void) {
 8001fa0:	b510      	push	{r4, lr}
 8001fa2:	2320      	movs	r3, #32
 8001fa4:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp;

  chSysLock();
  if (!chMsgIsPendingI(currp)) {
 8001fa8:	4c0b      	ldr	r4, [pc, #44]	; (8001fd8 <chMsgWait+0x38>)
 8001faa:	69a2      	ldr	r2, [r4, #24]
 */
static inline bool chMsgIsPendingI(thread_t *tp) {

  chDbgCheckClassI();

  return (bool)(tp->p_msgqueue.p_next != (thread_t *)&tp->p_msgqueue);
 8001fac:	4613      	mov	r3, r2
 8001fae:	f853 0f28 	ldr.w	r0, [r3, #40]!
 8001fb2:	4298      	cmp	r0, r3
 8001fb4:	d008      	beq.n	8001fc8 <chMsgWait+0x28>
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 8001fb6:	6801      	ldr	r1, [r0, #0]
 8001fb8:	6291      	str	r1, [r2, #40]	; 0x28
    chSchGoSleepS(CH_STATE_WTMSG);
  }
  tp = queue_fifo_remove(&currp->p_msgqueue);
  tp->p_state = CH_STATE_SNDMSG;
 8001fba:	220d      	movs	r2, #13
  tqp->p_next->p_prev = (thread_t *)tqp;
 8001fbc:	604b      	str	r3, [r1, #4]
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	7702      	strb	r2, [r0, #28]
 8001fc2:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return tp;
}
 8001fc6:	bd10      	pop	{r4, pc}
thread_t *chMsgWait(void) {
  thread_t *tp;

  chSysLock();
  if (!chMsgIsPendingI(currp)) {
    chSchGoSleepS(CH_STATE_WTMSG);
 8001fc8:	200e      	movs	r0, #14
 8001fca:	f7fe ffc1 	bl	8000f50 <chSchGoSleepS>
 8001fce:	69a2      	ldr	r2, [r4, #24]
 8001fd0:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001fd2:	f102 0328 	add.w	r3, r2, #40	; 0x28
 8001fd6:	e7ee      	b.n	8001fb6 <chMsgWait+0x16>
 8001fd8:	200008e0 	.word	0x200008e0
 8001fdc:	00000000 	.word	0x00000000

08001fe0 <chMsgRelease>:
 * @param[in] tp        pointer to the thread
 * @param[in] msg       message to be returned to the sender
 *
 * @api
 */
void chMsgRelease(thread_t *tp, msg_t msg) {
 8001fe0:	b508      	push	{r3, lr}
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chMsgReleaseS(thread_t *tp, msg_t msg) {

  chDbgCheckClassS();

  chSchWakeupS(tp, msg);
 8001fe8:	f7fe fff2 	bl	8000fd0 <chSchWakeupS>
 8001fec:	2300      	movs	r3, #0
 8001fee:	f383 8811 	msr	BASEPRI, r3
 8001ff2:	bd08      	pop	{r3, pc}
	...

08002000 <chMBObjectInit>:
 * @param[in] buf       pointer to the messages buffer as an array of @p msg_t
 * @param[in] n         number of elements in the buffer array
 *
 * @init
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, cnt_t n) {
 8002000:	b510      	push	{r4, lr}
 8002002:	460b      	mov	r3, r1
  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (cnt_t)0));

  mbp->mb_buffer = buf;
  mbp->mb_rdptr = buf;
  mbp->mb_wrptr = buf;
  mbp->mb_top = &buf[n];
 8002004:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8002008:	6041      	str	r1, [r0, #4]
 * @param[in] buf       pointer to the messages buffer as an array of @p msg_t
 * @param[in] n         number of elements in the buffer array
 *
 * @init
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, cnt_t n) {
 800200a:	4604      	mov	r4, r0

  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (cnt_t)0));

  mbp->mb_buffer = buf;
 800200c:	6003      	str	r3, [r0, #0]
  mbp->mb_rdptr = buf;
 800200e:	60c3      	str	r3, [r0, #12]
  mbp->mb_wrptr = buf;
 8002010:	6083      	str	r3, [r0, #8]
  mbp->mb_top = &buf[n];
  chSemObjectInit(&mbp->mb_emptysem, n);
 8002012:	4611      	mov	r1, r2
 8002014:	301c      	adds	r0, #28
 8002016:	f7ff fb0b 	bl	8001630 <chSemObjectInit>
  chSemObjectInit(&mbp->mb_fullsem, (cnt_t)0);
 800201a:	f104 0010 	add.w	r0, r4, #16
 800201e:	2100      	movs	r1, #0
}
 8002020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  mbp->mb_buffer = buf;
  mbp->mb_rdptr = buf;
  mbp->mb_wrptr = buf;
  mbp->mb_top = &buf[n];
  chSemObjectInit(&mbp->mb_emptysem, n);
  chSemObjectInit(&mbp->mb_fullsem, (cnt_t)0);
 8002024:	f7ff bb04 	b.w	8001630 <chSemObjectInit>
	...

08002030 <chMBResetI>:
 *
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 *
 * @api
 */
void chMBResetI(mailbox_t *mbp) {
 8002030:	b510      	push	{r4, lr}
 8002032:	4604      	mov	r4, r0
  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  mbp->mb_wrptr = mbp->mb_buffer;
  mbp->mb_rdptr = mbp->mb_buffer;
  chSemResetI(&mbp->mb_emptysem, (cnt_t)(mbp->mb_top - mbp->mb_buffer));
 8002034:	301c      	adds	r0, #28
void chMBResetI(mailbox_t *mbp) {

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  mbp->mb_wrptr = mbp->mb_buffer;
 8002036:	6823      	ldr	r3, [r4, #0]
  mbp->mb_rdptr = mbp->mb_buffer;
  chSemResetI(&mbp->mb_emptysem, (cnt_t)(mbp->mb_top - mbp->mb_buffer));
 8002038:	6861      	ldr	r1, [r4, #4]
void chMBResetI(mailbox_t *mbp) {

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  mbp->mb_wrptr = mbp->mb_buffer;
 800203a:	60a3      	str	r3, [r4, #8]
  mbp->mb_rdptr = mbp->mb_buffer;
  chSemResetI(&mbp->mb_emptysem, (cnt_t)(mbp->mb_top - mbp->mb_buffer));
 800203c:	1ac9      	subs	r1, r1, r3

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  mbp->mb_wrptr = mbp->mb_buffer;
  mbp->mb_rdptr = mbp->mb_buffer;
 800203e:	60e3      	str	r3, [r4, #12]
  chSemResetI(&mbp->mb_emptysem, (cnt_t)(mbp->mb_top - mbp->mb_buffer));
 8002040:	1089      	asrs	r1, r1, #2
 8002042:	f7ff fafd 	bl	8001640 <chSemResetI>
  chSemResetI(&mbp->mb_fullsem, (cnt_t)0);
 8002046:	f104 0010 	add.w	r0, r4, #16
 800204a:	2100      	movs	r1, #0
}
 800204c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chDbgCheck(mbp != NULL);

  mbp->mb_wrptr = mbp->mb_buffer;
  mbp->mb_rdptr = mbp->mb_buffer;
  chSemResetI(&mbp->mb_emptysem, (cnt_t)(mbp->mb_top - mbp->mb_buffer));
  chSemResetI(&mbp->mb_fullsem, (cnt_t)0);
 8002050:	f7ff baf6 	b.w	8001640 <chSemResetI>
	...

08002060 <chMBReset>:
 *
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 *
 * @api
 */
void chMBReset(mailbox_t *mbp) {
 8002060:	b508      	push	{r3, lr}
 8002062:	2320      	movs	r3, #32
 8002064:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chMBResetI(mbp);
 8002068:	f7ff ffe2 	bl	8002030 <chMBResetI>
  chSchRescheduleS();
 800206c:	f7ff f830 	bl	80010d0 <chSchRescheduleS>
 8002070:	2300      	movs	r3, #0
 8002072:	f383 8811 	msr	BASEPRI, r3
 8002076:	bd08      	pop	{r3, pc}
	...

08002080 <chMBPost>:
 * @retval MSG_RESET    if the mailbox has been reset while waiting.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBPost(mailbox_t *mbp, msg_t msg, systime_t timeout) {
 8002080:	b570      	push	{r4, r5, r6, lr}
 8002082:	2320      	movs	r3, #32
 8002084:	4604      	mov	r4, r0
 8002086:	460e      	mov	r6, r1
 8002088:	f383 8811 	msr	BASEPRI, r3
  msg_t rdymsg;

  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
 800208c:	4611      	mov	r1, r2
 800208e:	301c      	adds	r0, #28
 8002090:	f7ff fb4e 	bl	8001730 <chSemWaitTimeoutS>
  if (rdymsg == MSG_OK) {
 8002094:	4605      	mov	r5, r0
 8002096:	b978      	cbnz	r0, 80020b8 <chMBPost+0x38>
    *mbp->mb_wrptr++ = msg;
 8002098:	68a2      	ldr	r2, [r4, #8]
    if (mbp->mb_wrptr >= mbp->mb_top) {
 800209a:	6861      	ldr	r1, [r4, #4]
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
  if (rdymsg == MSG_OK) {
    *mbp->mb_wrptr++ = msg;
 800209c:	1d13      	adds	r3, r2, #4
    if (mbp->mb_wrptr >= mbp->mb_top) {
 800209e:	428b      	cmp	r3, r1
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
  if (rdymsg == MSG_OK) {
    *mbp->mb_wrptr++ = msg;
 80020a0:	60a3      	str	r3, [r4, #8]
    if (mbp->mb_wrptr >= mbp->mb_top) {
      mbp->mb_wrptr = mbp->mb_buffer;
 80020a2:	bf28      	it	cs
 80020a4:	6823      	ldrcs	r3, [r4, #0]
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
  if (rdymsg == MSG_OK) {
    *mbp->mb_wrptr++ = msg;
 80020a6:	6016      	str	r6, [r2, #0]
    if (mbp->mb_wrptr >= mbp->mb_top) {
      mbp->mb_wrptr = mbp->mb_buffer;
    }
    chSemSignalI(&mbp->mb_fullsem);
 80020a8:	f104 0010 	add.w	r0, r4, #16

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
  if (rdymsg == MSG_OK) {
    *mbp->mb_wrptr++ = msg;
    if (mbp->mb_wrptr >= mbp->mb_top) {
      mbp->mb_wrptr = mbp->mb_buffer;
 80020ac:	bf28      	it	cs
 80020ae:	60a3      	strcs	r3, [r4, #8]
    }
    chSemSignalI(&mbp->mb_fullsem);
 80020b0:	f7ff fb7e 	bl	80017b0 <chSemSignalI>
    chSchRescheduleS();
 80020b4:	f7ff f80c 	bl	80010d0 <chSchRescheduleS>
 80020b8:	2300      	movs	r3, #0
 80020ba:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  rdymsg = chMBPostS(mbp, msg, timeout);
  chSysUnlock();

  return rdymsg;
}
 80020be:	4628      	mov	r0, r5
 80020c0:	bd70      	pop	{r4, r5, r6, pc}
 80020c2:	bf00      	nop
	...

080020d0 <chMBPostI>:
 * @retval MSG_TIMEOUT  if the mailbox is full and the message cannot be
 *                      posted.
 *
 * @iclass
 */
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
 80020d0:	b538      	push	{r3, r4, r5, lr}
 80020d2:	6a43      	ldr	r3, [r0, #36]	; 0x24

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	dd12      	ble.n	80020fe <chMBPostI+0x2e>
    return MSG_TIMEOUT;
  }

  chSemFastWaitI(&mbp->mb_emptysem);
  *mbp->mb_wrptr++ = msg;
 80020d8:	6884      	ldr	r4, [r0, #8]
  if (mbp->mb_wrptr >= mbp->mb_top) {
 80020da:	6845      	ldr	r5, [r0, #4]
  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }

  chSemFastWaitI(&mbp->mb_emptysem);
  *mbp->mb_wrptr++ = msg;
 80020dc:	1d22      	adds	r2, r4, #4
 */
static inline void chSemFastWaitI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt--;
 80020de:	3b01      	subs	r3, #1
  if (mbp->mb_wrptr >= mbp->mb_top) {
 80020e0:	42aa      	cmp	r2, r5
 80020e2:	6243      	str	r3, [r0, #36]	; 0x24
     mbp->mb_wrptr = mbp->mb_buffer;
 80020e4:	bf28      	it	cs
 80020e6:	6803      	ldrcs	r3, [r0, #0]
  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }

  chSemFastWaitI(&mbp->mb_emptysem);
  *mbp->mb_wrptr++ = msg;
 80020e8:	6082      	str	r2, [r0, #8]
 80020ea:	6021      	str	r1, [r4, #0]
  if (mbp->mb_wrptr >= mbp->mb_top) {
     mbp->mb_wrptr = mbp->mb_buffer;
  }
  chSemSignalI(&mbp->mb_fullsem);
 80020ec:	f100 0010 	add.w	r0, r0, #16
  }

  chSemFastWaitI(&mbp->mb_emptysem);
  *mbp->mb_wrptr++ = msg;
  if (mbp->mb_wrptr >= mbp->mb_top) {
     mbp->mb_wrptr = mbp->mb_buffer;
 80020f0:	bf28      	it	cs
 80020f2:	f840 3c08 	strcs.w	r3, [r0, #-8]
  }
  chSemSignalI(&mbp->mb_fullsem);
 80020f6:	f7ff fb5b 	bl	80017b0 <chSemSignalI>

  return MSG_OK;
 80020fa:	2000      	movs	r0, #0
 80020fc:	bd38      	pop	{r3, r4, r5, pc}

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
 80020fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     mbp->mb_wrptr = mbp->mb_buffer;
  }
  chSemSignalI(&mbp->mb_fullsem);

  return MSG_OK;
}
 8002102:	bd38      	pop	{r3, r4, r5, pc}
	...

08002110 <chMBPostAhead>:
 * @retval MSG_RESET    if the mailbox has been reset while waiting.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBPostAhead(mailbox_t *mbp, msg_t msg, systime_t timeout) {
 8002110:	b570      	push	{r4, r5, r6, lr}
 8002112:	2320      	movs	r3, #32
 8002114:	4604      	mov	r4, r0
 8002116:	460e      	mov	r6, r1
 8002118:	f383 8811 	msr	BASEPRI, r3
  msg_t rdymsg;

  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
 800211c:	4611      	mov	r1, r2
 800211e:	301c      	adds	r0, #28
 8002120:	f7ff fb06 	bl	8001730 <chSemWaitTimeoutS>
  if (rdymsg == MSG_OK) {
 8002124:	4605      	mov	r5, r0
 8002126:	b120      	cbz	r0, 8002132 <chMBPostAhead+0x22>
 8002128:	2300      	movs	r3, #0
 800212a:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  rdymsg = chMBPostAheadS(mbp, msg, timeout);
  chSysUnlock();

  return rdymsg;
}
 800212e:	4628      	mov	r0, r5
 8002130:	bd70      	pop	{r4, r5, r6, pc}
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  rdymsg = chSemWaitTimeoutS(&mbp->mb_emptysem, timeout);
  if (rdymsg == MSG_OK) {
    if (--mbp->mb_rdptr < mbp->mb_buffer) {
 8002132:	68e3      	ldr	r3, [r4, #12]
 8002134:	6822      	ldr	r2, [r4, #0]
 8002136:	3b04      	subs	r3, #4
 8002138:	4293      	cmp	r3, r2
 800213a:	60e3      	str	r3, [r4, #12]
 800213c:	d202      	bcs.n	8002144 <chMBPostAhead+0x34>
      mbp->mb_rdptr = mbp->mb_top - 1;
 800213e:	6863      	ldr	r3, [r4, #4]
 8002140:	3b04      	subs	r3, #4
 8002142:	60e3      	str	r3, [r4, #12]
    }
    *mbp->mb_rdptr = msg;
 8002144:	601e      	str	r6, [r3, #0]
    chSemSignalI(&mbp->mb_fullsem);
 8002146:	f104 0010 	add.w	r0, r4, #16
 800214a:	f7ff fb31 	bl	80017b0 <chSemSignalI>
    chSchRescheduleS();
 800214e:	f7fe ffbf 	bl	80010d0 <chSchRescheduleS>
 8002152:	2300      	movs	r3, #0
 8002154:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  rdymsg = chMBPostAheadS(mbp, msg, timeout);
  chSysUnlock();

  return rdymsg;
}
 8002158:	4628      	mov	r0, r5
 800215a:	bd70      	pop	{r4, r5, r6, pc}
 800215c:	0000      	movs	r0, r0
	...

08002160 <chMBPostAheadI>:
 * @retval MSG_TIMEOUT  if the mailbox is full and the message cannot be
 *                      posted.
 *
 * @iclass
 */
msg_t chMBPostAheadI(mailbox_t *mbp, msg_t msg) {
 8002160:	6a42      	ldr	r2, [r0, #36]	; 0x24

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
 8002162:	2a00      	cmp	r2, #0
 8002164:	dd11      	ble.n	800218a <chMBPostAheadI+0x2a>
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_emptysem);
  if (--mbp->mb_rdptr < mbp->mb_buffer) {
 8002166:	68c3      	ldr	r3, [r0, #12]
 * @retval MSG_TIMEOUT  if the mailbox is full and the message cannot be
 *                      posted.
 *
 * @iclass
 */
msg_t chMBPostAheadI(mailbox_t *mbp, msg_t msg) {
 8002168:	b510      	push	{r4, lr}

  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_emptysem);
  if (--mbp->mb_rdptr < mbp->mb_buffer) {
 800216a:	6804      	ldr	r4, [r0, #0]
 800216c:	3b04      	subs	r3, #4
 800216e:	3a01      	subs	r2, #1
 8002170:	42a3      	cmp	r3, r4
 8002172:	6242      	str	r2, [r0, #36]	; 0x24
 8002174:	60c3      	str	r3, [r0, #12]
 8002176:	d202      	bcs.n	800217e <chMBPostAheadI+0x1e>
    mbp->mb_rdptr = mbp->mb_top - 1;
 8002178:	6843      	ldr	r3, [r0, #4]
 800217a:	3b04      	subs	r3, #4
 800217c:	60c3      	str	r3, [r0, #12]
  }
  *mbp->mb_rdptr = msg;
 800217e:	6019      	str	r1, [r3, #0]
  chSemSignalI(&mbp->mb_fullsem);
 8002180:	3010      	adds	r0, #16
 8002182:	f7ff fb15 	bl	80017b0 <chSemSignalI>

  return MSG_OK;
 8002186:	2000      	movs	r0, #0
 8002188:	bd10      	pop	{r4, pc}

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  if (chSemGetCounterI(&mbp->mb_emptysem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
 800218a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800218e:	4770      	bx	lr

08002190 <chMBFetch>:
 * @retval MSG_RESET    if the mailbox has been reset while waiting.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBFetch(mailbox_t *mbp, msg_t *msgp, systime_t timeout) {
 8002190:	b570      	push	{r4, r5, r6, lr}
 8002192:	2320      	movs	r3, #32
 8002194:	4604      	mov	r4, r0
 8002196:	460e      	mov	r6, r1
 8002198:	f383 8811 	msr	BASEPRI, r3
  msg_t rdymsg;

  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  rdymsg = chSemWaitTimeoutS(&mbp->mb_fullsem, timeout);
 800219c:	4611      	mov	r1, r2
 800219e:	3010      	adds	r0, #16
 80021a0:	f7ff fac6 	bl	8001730 <chSemWaitTimeoutS>
  if (rdymsg == MSG_OK) {
 80021a4:	4605      	mov	r5, r0
 80021a6:	b980      	cbnz	r0, 80021ca <chMBFetch+0x3a>
    *msgp = *mbp->mb_rdptr++;
 80021a8:	68e3      	ldr	r3, [r4, #12]
    if (mbp->mb_rdptr >= mbp->mb_top) {
 80021aa:	6862      	ldr	r2, [r4, #4]
  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  rdymsg = chSemWaitTimeoutS(&mbp->mb_fullsem, timeout);
  if (rdymsg == MSG_OK) {
    *msgp = *mbp->mb_rdptr++;
 80021ac:	6819      	ldr	r1, [r3, #0]
 80021ae:	3304      	adds	r3, #4
    if (mbp->mb_rdptr >= mbp->mb_top) {
 80021b0:	4293      	cmp	r3, r2
  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  rdymsg = chSemWaitTimeoutS(&mbp->mb_fullsem, timeout);
  if (rdymsg == MSG_OK) {
    *msgp = *mbp->mb_rdptr++;
 80021b2:	60e3      	str	r3, [r4, #12]
    if (mbp->mb_rdptr >= mbp->mb_top) {
      mbp->mb_rdptr = mbp->mb_buffer;
 80021b4:	bf28      	it	cs
 80021b6:	6823      	ldrcs	r3, [r4, #0]
  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  rdymsg = chSemWaitTimeoutS(&mbp->mb_fullsem, timeout);
  if (rdymsg == MSG_OK) {
    *msgp = *mbp->mb_rdptr++;
 80021b8:	6031      	str	r1, [r6, #0]
    if (mbp->mb_rdptr >= mbp->mb_top) {
      mbp->mb_rdptr = mbp->mb_buffer;
    }
    chSemSignalI(&mbp->mb_emptysem);
 80021ba:	f104 001c 	add.w	r0, r4, #28

  rdymsg = chSemWaitTimeoutS(&mbp->mb_fullsem, timeout);
  if (rdymsg == MSG_OK) {
    *msgp = *mbp->mb_rdptr++;
    if (mbp->mb_rdptr >= mbp->mb_top) {
      mbp->mb_rdptr = mbp->mb_buffer;
 80021be:	bf28      	it	cs
 80021c0:	60e3      	strcs	r3, [r4, #12]
    }
    chSemSignalI(&mbp->mb_emptysem);
 80021c2:	f7ff faf5 	bl	80017b0 <chSemSignalI>
    chSchRescheduleS();
 80021c6:	f7fe ff83 	bl	80010d0 <chSchRescheduleS>
 80021ca:	2300      	movs	r3, #0
 80021cc:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  rdymsg = chMBFetchS(mbp, msgp, timeout);
  chSysUnlock();

  return rdymsg;
}
 80021d0:	4628      	mov	r0, r5
 80021d2:	bd70      	pop	{r4, r5, r6, pc}
	...

080021e0 <chMBFetchI>:
 * @retval MSG_TIMEOUT  if the mailbox is empty and a message cannot be
 *                      fetched.
 *
 * @iclass
 */
msg_t chMBFetchI(mailbox_t *mbp, msg_t *msgp) {
 80021e0:	6983      	ldr	r3, [r0, #24]

  chDbgCheckClassI();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	dd14      	ble.n	8002210 <chMBFetchI+0x30>
 80021e6:	1e5a      	subs	r2, r3, #1
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
 80021e8:	68c3      	ldr	r3, [r0, #12]
 * @retval MSG_TIMEOUT  if the mailbox is empty and a message cannot be
 *                      fetched.
 *
 * @iclass
 */
msg_t chMBFetchI(mailbox_t *mbp, msg_t *msgp) {
 80021ea:	b510      	push	{r4, lr}
 80021ec:	6182      	str	r2, [r0, #24]
  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
  if (mbp->mb_rdptr >= mbp->mb_top) {
 80021ee:	6842      	ldr	r2, [r0, #4]

  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
 80021f0:	681c      	ldr	r4, [r3, #0]
 80021f2:	3304      	adds	r3, #4
  if (mbp->mb_rdptr >= mbp->mb_top) {
 80021f4:	4293      	cmp	r3, r2

  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
 80021f6:	60c3      	str	r3, [r0, #12]
  if (mbp->mb_rdptr >= mbp->mb_top) {
    mbp->mb_rdptr = mbp->mb_buffer;
 80021f8:	bf28      	it	cs
 80021fa:	6803      	ldrcs	r3, [r0, #0]

  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
 80021fc:	600c      	str	r4, [r1, #0]
  if (mbp->mb_rdptr >= mbp->mb_top) {
    mbp->mb_rdptr = mbp->mb_buffer;
  }
  chSemSignalI(&mbp->mb_emptysem);
 80021fe:	f100 001c 	add.w	r0, r0, #28
    return MSG_TIMEOUT;
  }
  chSemFastWaitI(&mbp->mb_fullsem);
  *msgp = *mbp->mb_rdptr++;
  if (mbp->mb_rdptr >= mbp->mb_top) {
    mbp->mb_rdptr = mbp->mb_buffer;
 8002202:	bf28      	it	cs
 8002204:	f840 3c10 	strcs.w	r3, [r0, #-16]
  }
  chSemSignalI(&mbp->mb_emptysem);
 8002208:	f7ff fad2 	bl	80017b0 <chSemSignalI>

  return MSG_OK;
 800220c:	2000      	movs	r0, #0
 800220e:	bd10      	pop	{r4, pc}

  chDbgCheckClassI();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  if (chSemGetCounterI(&mbp->mb_fullsem) <= (cnt_t)0) {
    return MSG_TIMEOUT;
 8002210:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
	...

08002220 <chIQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {
 8002220:	b430      	push	{r4, r5}
 8002222:	9c02      	ldr	r4, [sp, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 8002224:	6204      	str	r4, [r0, #32]
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 8002226:	2500      	movs	r5, #0
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 8002228:	440a      	add	r2, r1
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800222a:	6085      	str	r5, [r0, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800222c:	6102      	str	r2, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800222e:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 8002230:	6040      	str	r0, [r0, #4]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 8002232:	60c1      	str	r1, [r0, #12]
  iqp->q_rdptr   = bp;
 8002234:	6181      	str	r1, [r0, #24]
  iqp->q_wrptr   = bp;
 8002236:	6141      	str	r1, [r0, #20]
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 8002238:	61c3      	str	r3, [r0, #28]
  iqp->q_link    = link;
}
 800223a:	bc30      	pop	{r4, r5}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop

08002240 <chIQResetI>:

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 8002240:	2100      	movs	r1, #0
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 8002242:	68c2      	ldr	r2, [r0, #12]
  iqp->q_wrptr = iqp->q_buffer;
  iqp->q_counter = 0;
 8002244:	6081      	str	r1, [r0, #8]
 */
void chIQResetI(input_queue_t *iqp) {

  chDbgCheckClassI();

  iqp->q_rdptr = iqp->q_buffer;
 8002246:	6182      	str	r2, [r0, #24]
  iqp->q_wrptr = iqp->q_buffer;
 8002248:	6142      	str	r2, [r0, #20]
  iqp->q_counter = 0;
  chThdDequeueAllI(&iqp->q_waiting, Q_RESET);
 800224a:	f06f 0101 	mvn.w	r1, #1
 800224e:	f7ff b8df 	b.w	8001410 <chThdDequeueAllI>
 8002252:	bf00      	nop
	...

08002260 <chIQPutI>:
 */
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 8002260:	6983      	ldr	r3, [r0, #24]
 8002262:	6942      	ldr	r2, [r0, #20]
 8002264:	429a      	cmp	r2, r3
 * @retval Q_FULL       if the queue is full and the operation cannot be
 *                      completed.
 *
 * @iclass
 */
msg_t chIQPutI(input_queue_t *iqp, uint8_t b) {
 8002266:	b510      	push	{r4, lr}
 8002268:	6883      	ldr	r3, [r0, #8]
 800226a:	d00f      	beq.n	800228c <chIQPutI+0x2c>

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 800226c:	3301      	adds	r3, #1
  *iqp->q_wrptr++ = b;
 800226e:	1c54      	adds	r4, r2, #1

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 8002270:	6083      	str	r3, [r0, #8]
  *iqp->q_wrptr++ = b;
 8002272:	6144      	str	r4, [r0, #20]
 8002274:	7011      	strb	r1, [r2, #0]
  if (iqp->q_wrptr >= iqp->q_top) {
 8002276:	6942      	ldr	r2, [r0, #20]
 8002278:	6903      	ldr	r3, [r0, #16]
 800227a:	429a      	cmp	r2, r3
 800227c:	d301      	bcc.n	8002282 <chIQPutI+0x22>
    iqp->q_wrptr = iqp->q_buffer;
 800227e:	68c3      	ldr	r3, [r0, #12]
 8002280:	6143      	str	r3, [r0, #20]
  }

  chThdDequeueNextI(&iqp->q_waiting, Q_OK);
 8002282:	2100      	movs	r1, #0
 8002284:	f7ff f8b4 	bl	80013f0 <chThdDequeueNextI>

  return Q_OK;
 8002288:	2000      	movs	r0, #0
 800228a:	bd10      	pop	{r4, pc}
 800228c:	2b00      	cmp	r3, #0
 800228e:	d0ed      	beq.n	800226c <chIQPutI+0xc>
msg_t chIQPutI(input_queue_t *iqp, uint8_t b) {

  chDbgCheckClassI();

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
 8002290:	f06f 0003 	mvn.w	r0, #3
 8002294:	bd10      	pop	{r4, pc}
 8002296:	bf00      	nop
	...

080022a0 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 80022a0:	b570      	push	{r4, r5, r6, lr}
 80022a2:	2320      	movs	r3, #32
 80022a4:	460e      	mov	r6, r1
 80022a6:	4604      	mov	r4, r0
 80022a8:	f383 8811 	msr	BASEPRI, r3
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 80022ac:	69c3      	ldr	r3, [r0, #28]
 80022ae:	b12b      	cbz	r3, 80022bc <chIQGetTimeout+0x1c>
    iqp->q_notify(iqp);
 80022b0:	4798      	blx	r3
 80022b2:	e003      	b.n	80022bc <chIQGetTimeout+0x1c>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80022b4:	f7ff f884 	bl	80013c0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 80022b8:	2800      	cmp	r0, #0
 80022ba:	db15      	blt.n	80022e8 <chIQGetTimeout+0x48>
 80022bc:	68a5      	ldr	r5, [r4, #8]
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80022be:	4631      	mov	r1, r6
 80022c0:	4620      	mov	r0, r4
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 80022c2:	2d00      	cmp	r5, #0
 80022c4:	d0f6      	beq.n	80022b4 <chIQGetTimeout+0x14>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80022c6:	69a2      	ldr	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 80022c8:	6921      	ldr	r1, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80022ca:	1c53      	adds	r3, r2, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 80022cc:	428b      	cmp	r3, r1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 80022ce:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
  b = *iqp->q_rdptr++;
 80022d2:	61a3      	str	r3, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 80022d4:	60a5      	str	r5, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 80022d6:	bf28      	it	cs
 80022d8:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 80022da:	7810      	ldrb	r0, [r2, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 80022dc:	bf28      	it	cs
 80022de:	61a3      	strcs	r3, [r4, #24]
 80022e0:	2300      	movs	r3, #0
 80022e2:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
}
 80022e6:	bd70      	pop	{r4, r5, r6, pc}
 80022e8:	f385 8811 	msr	BASEPRI, r5

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 80022ec:	bd70      	pop	{r4, r5, r6, pc}
 80022ee:	bf00      	nop

080022f0 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 80022f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022f4:	4604      	mov	r4, r0
 80022f6:	b083      	sub	sp, #12
 80022f8:	4689      	mov	r9, r1
 80022fa:	4693      	mov	fp, r2
 80022fc:	461d      	mov	r5, r3
  qnotify_t nfy = iqp->q_notify;
 80022fe:	f8d0 801c 	ldr.w	r8, [r0, #28]
 8002302:	2720      	movs	r7, #32
 8002304:	f387 8811 	msr	BASEPRI, r7
  size_t r = 0;
 8002308:	2600      	movs	r6, #0
 800230a:	9701      	str	r7, [sp, #4]
 800230c:	46b2      	mov	sl, r6

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 800230e:	f1b8 0f00 	cmp.w	r8, #0
 8002312:	d005      	beq.n	8002320 <chIQReadTimeout+0x30>
      nfy(iqp);
 8002314:	4620      	mov	r0, r4
 8002316:	47c0      	blx	r8
 8002318:	e002      	b.n	8002320 <chIQReadTimeout+0x30>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800231a:	f7ff f851 	bl	80013c0 <chThdEnqueueTimeoutS>
 800231e:	b9d8      	cbnz	r0, 8002358 <chIQReadTimeout+0x68>
 8002320:	68a7      	ldr	r7, [r4, #8]
 8002322:	4629      	mov	r1, r5
 8002324:	4620      	mov	r0, r4
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 8002326:	2f00      	cmp	r7, #0
 8002328:	d0f7      	beq.n	800231a <chIQReadTimeout+0x2a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 800232a:	69a2      	ldr	r2, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800232c:	1e7b      	subs	r3, r7, #1
    *bp++ = *iqp->q_rdptr++;
 800232e:	1c51      	adds	r1, r2, #1
 8002330:	61a1      	str	r1, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 8002332:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 8002334:	7813      	ldrb	r3, [r2, #0]
 8002336:	f809 3b01 	strb.w	r3, [r9], #1
    if (iqp->q_rdptr >= iqp->q_top) {
 800233a:	6923      	ldr	r3, [r4, #16]
 800233c:	69a2      	ldr	r2, [r4, #24]
 800233e:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 8002340:	bf24      	itt	cs
 8002342:	68e3      	ldrcs	r3, [r4, #12]
 8002344:	61a3      	strcs	r3, [r4, #24]
 8002346:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 800234a:	3601      	adds	r6, #1
    if (--n == 0U) {
 800234c:	45b3      	cmp	fp, r6
 800234e:	d005      	beq.n	800235c <chIQReadTimeout+0x6c>
 8002350:	9b01      	ldr	r3, [sp, #4]
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	e7da      	b.n	800230e <chIQReadTimeout+0x1e>
 8002358:	f387 8811 	msr	BASEPRI, r7
      return r;
    }

    chSysLock();
  }
}
 800235c:	4630      	mov	r0, r6
 800235e:	b003      	add	sp, #12
 8002360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08002370 <chOQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {
 8002370:	b430      	push	{r4, r5}
 8002372:	9c02      	ldr	r4, [sp, #8]
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 8002374:	6204      	str	r4, [r0, #32]
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 8002376:	188d      	adds	r5, r1, r2
 8002378:	6105      	str	r5, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800237a:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800237c:	6040      	str	r0, [r0, #4]
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 800237e:	6082      	str	r2, [r0, #8]
  oqp->q_buffer  = bp;
 8002380:	60c1      	str	r1, [r0, #12]
  oqp->q_rdptr   = bp;
 8002382:	6181      	str	r1, [r0, #24]
  oqp->q_wrptr   = bp;
 8002384:	6141      	str	r1, [r0, #20]
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8002386:	61c3      	str	r3, [r0, #28]
  oqp->q_link    = link;
}
 8002388:	bc30      	pop	{r4, r5}
 800238a:	4770      	bx	lr
 800238c:	0000      	movs	r0, r0
	...

08002390 <chOQResetI>:
 *
 * @param[in] oqp       pointer to an @p output_queue_t structure
 *
 * @iclass
 */
void chOQResetI(output_queue_t *oqp) {
 8002390:	b410      	push	{r4}

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 8002392:	6902      	ldr	r2, [r0, #16]
 */
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
 8002394:	68c4      	ldr	r4, [r0, #12]
 8002396:	6184      	str	r4, [r0, #24]
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 8002398:	1b12      	subs	r2, r2, r4
void chOQResetI(output_queue_t *oqp) {

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
 800239a:	6144      	str	r4, [r0, #20]
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 800239c:	f06f 0101 	mvn.w	r1, #1

  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
 80023a0:	6082      	str	r2, [r0, #8]
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
}
 80023a2:	bc10      	pop	{r4}
  chDbgCheckClassI();

  oqp->q_rdptr = oqp->q_buffer;
  oqp->q_wrptr = oqp->q_buffer;
  oqp->q_counter = chQSizeX(oqp);
  chThdDequeueAllI(&oqp->q_waiting, Q_RESET);
 80023a4:	f7ff b834 	b.w	8001410 <chThdDequeueAllI>
	...

080023b0 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 80023b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	460f      	mov	r7, r1
 80023b6:	4616      	mov	r6, r2
 80023b8:	2320      	movs	r3, #32
 80023ba:	f383 8811 	msr	BASEPRI, r3
 80023be:	e003      	b.n	80023c8 <chOQPutTimeout+0x18>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 80023c0:	f7fe fffe 	bl	80013c0 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 80023c4:	2800      	cmp	r0, #0
 80023c6:	db18      	blt.n	80023fa <chOQPutTimeout+0x4a>
 80023c8:	68a5      	ldr	r5, [r4, #8]
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 80023ca:	4631      	mov	r1, r6
 80023cc:	4620      	mov	r0, r4
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 80023ce:	2d00      	cmp	r5, #0
 80023d0:	d0f6      	beq.n	80023c0 <chOQPutTimeout+0x10>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 80023d2:	6963      	ldr	r3, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 80023d4:	3d01      	subs	r5, #1
  *oqp->q_wrptr++ = b;
 80023d6:	1c5a      	adds	r2, r3, #1
 80023d8:	6162      	str	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 80023da:	60a5      	str	r5, [r4, #8]
  *oqp->q_wrptr++ = b;
 80023dc:	701f      	strb	r7, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80023de:	6923      	ldr	r3, [r4, #16]
 80023e0:	6962      	ldr	r2, [r4, #20]
 80023e2:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 80023e4:	bf24      	itt	cs
 80023e6:	68e3      	ldrcs	r3, [r4, #12]
 80023e8:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 80023ea:	69e3      	ldr	r3, [r4, #28]
 80023ec:	b10b      	cbz	r3, 80023f2 <chOQPutTimeout+0x42>
    oqp->q_notify(oqp);
 80023ee:	4620      	mov	r0, r4
 80023f0:	4798      	blx	r3
 80023f2:	2000      	movs	r0, #0
 80023f4:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 80023f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023fa:	f385 8811 	msr	BASEPRI, r5
  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 80023fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002400 <chOQGetI>:
 * @return              The byte value from the queue.
 * @retval Q_EMPTY      if the queue is empty.
 *
 * @iclass
 */
msg_t chOQGetI(output_queue_t *oqp) {
 8002400:	b538      	push	{r3, r4, r5, lr}
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 8002402:	6982      	ldr	r2, [r0, #24]
 8002404:	6943      	ldr	r3, [r0, #20]
 8002406:	4293      	cmp	r3, r2
 8002408:	6883      	ldr	r3, [r0, #8]
 800240a:	d00e      	beq.n	800242a <chOQGetI+0x2a>
    return Q_EMPTY;
  }

  oqp->q_counter++;
  b = *oqp->q_rdptr++;
  if (oqp->q_rdptr >= oqp->q_top) {
 800240c:	6905      	ldr	r5, [r0, #16]
  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
  b = *oqp->q_rdptr++;
 800240e:	1c51      	adds	r1, r2, #1

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
 8002410:	3301      	adds	r3, #1
 8002412:	6083      	str	r3, [r0, #8]
  b = *oqp->q_rdptr++;
 8002414:	6181      	str	r1, [r0, #24]
  if (oqp->q_rdptr >= oqp->q_top) {
 8002416:	42a9      	cmp	r1, r5
  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
  b = *oqp->q_rdptr++;
 8002418:	7814      	ldrb	r4, [r2, #0]
  if (oqp->q_rdptr >= oqp->q_top) {
 800241a:	d301      	bcc.n	8002420 <chOQGetI+0x20>
    oqp->q_rdptr = oqp->q_buffer;
 800241c:	68c3      	ldr	r3, [r0, #12]
 800241e:	6183      	str	r3, [r0, #24]
  }

  chThdDequeueNextI(&oqp->q_waiting, Q_OK);
 8002420:	2100      	movs	r1, #0
 8002422:	f7fe ffe5 	bl	80013f0 <chThdDequeueNextI>

  return (msg_t)b;
 8002426:	4620      	mov	r0, r4
 8002428:	bd38      	pop	{r3, r4, r5, pc}
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0ee      	beq.n	800240c <chOQGetI+0xc>
  uint8_t b;

  chDbgCheckClassI();

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
 800242e:	f06f 0002 	mvn.w	r0, #2
 8002432:	bd38      	pop	{r3, r4, r5, pc}
	...

08002440 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 8002440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002444:	b083      	sub	sp, #12
 8002446:	4604      	mov	r4, r0
 8002448:	460d      	mov	r5, r1
 800244a:	4616      	mov	r6, r2
 800244c:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 800244e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 8002452:	f04f 0920 	mov.w	r9, #32
 8002456:	f389 8811 	msr	BASEPRI, r9
  size_t w = 0;
 800245a:	2700      	movs	r7, #0
 800245c:	46ba      	mov	sl, r7
 800245e:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 8002460:	f105 0b01 	add.w	fp, r5, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 8002464:	1e59      	subs	r1, r3, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 8002466:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 8002468:	b1fb      	cbz	r3, 80024aa <chOQWriteTimeout+0x6a>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800246a:	6963      	ldr	r3, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800246c:	60a1      	str	r1, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800246e:	1c59      	adds	r1, r3, #1
 8002470:	6161      	str	r1, [r4, #20]
 8002472:	7829      	ldrb	r1, [r5, #0]
 8002474:	7019      	strb	r1, [r3, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 8002476:	6923      	ldr	r3, [r4, #16]
 8002478:	6961      	ldr	r1, [r4, #20]
 800247a:	4299      	cmp	r1, r3
      oqp->q_wrptr = oqp->q_buffer;
 800247c:	bf24      	itt	cs
 800247e:	68e3      	ldrcs	r3, [r4, #12]
 8002480:	6163      	strcs	r3, [r4, #20]
    }

    if (nfy != NULL) {
 8002482:	f1b8 0f00 	cmp.w	r8, #0
 8002486:	d000      	beq.n	800248a <chOQWriteTimeout+0x4a>
      nfy(oqp);
 8002488:	47c0      	blx	r8
 800248a:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800248e:	3e01      	subs	r6, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 8002490:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
 8002494:	d013      	beq.n	80024be <chOQWriteTimeout+0x7e>
 8002496:	f389 8811 	msr	BASEPRI, r9
 800249a:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800249c:	465d      	mov	r5, fp
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800249e:	1e59      	subs	r1, r3, #1
    *oqp->q_wrptr++ = *bp++;
 80024a0:	f105 0b01 	add.w	fp, r5, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 80024a4:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1df      	bne.n	800246a <chOQWriteTimeout+0x2a>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 80024aa:	9901      	ldr	r1, [sp, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4620      	mov	r0, r4
 80024b0:	f7fe ff86 	bl	80013c0 <chThdEnqueueTimeoutS>
 80024b4:	9b00      	ldr	r3, [sp, #0]
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d0d1      	beq.n	800245e <chOQWriteTimeout+0x1e>
 80024ba:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 80024be:	4638      	mov	r0, r7
 80024c0:	b003      	add	sp, #12
 80024c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024c6:	bf00      	nop
	...

080024d0 <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 80024d0:	4a05      	ldr	r2, [pc, #20]	; (80024e8 <_core_init+0x18>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 80024d2:	4b06      	ldr	r3, [pc, #24]	; (80024ec <_core_init+0x1c>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 80024d4:	4806      	ldr	r0, [pc, #24]	; (80024f0 <_core_init+0x20>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 80024d6:	4907      	ldr	r1, [pc, #28]	; (80024f4 <_core_init+0x24>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 80024d8:	f022 0207 	bic.w	r2, r2, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 80024dc:	f023 0307 	bic.w	r3, r3, #7
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 80024e0:	6002      	str	r2, [r0, #0]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 80024e2:	600b      	str	r3, [r1, #0]
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20001a9b 	.word	0x20001a9b
 80024ec:	20020000 	.word	0x20020000
 80024f0:	20000a34 	.word	0x20000a34
 80024f4:	20000a30 	.word	0x20000a30
	...

08002500 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 8002500:	b410      	push	{r4}
 8002502:	2320      	movs	r3, #32
 8002504:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8002508:	4c09      	ldr	r4, [pc, #36]	; (8002530 <chCoreAlloc+0x30>)
 800250a:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <chCoreAlloc+0x34>)
 800250c:	6822      	ldr	r2, [r4, #0]
 800250e:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 8002510:	1dc3      	adds	r3, r0, #7
 8002512:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 8002516:	1a89      	subs	r1, r1, r2
 8002518:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 800251a:	bf9d      	ittte	ls
 800251c:	189b      	addls	r3, r3, r2
 800251e:	6023      	strls	r3, [r4, #0]

  return p;
 8002520:	4610      	movls	r0, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 8002522:	2000      	movhi	r0, #0
 8002524:	2300      	movs	r3, #0
 8002526:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 800252a:	bc10      	pop	{r4}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000a34 	.word	0x20000a34
 8002534:	20000a30 	.word	0x20000a30
	...

08002540 <chCoreGetStatusX>:
 * @xclass
 */
size_t chCoreGetStatusX(void) {

  /*lint -save -e9033 [10.8] The cast is safe.*/
  return (size_t)(endmem - nextmem);
 8002540:	4a02      	ldr	r2, [pc, #8]	; (800254c <chCoreGetStatusX+0xc>)
 8002542:	4b03      	ldr	r3, [pc, #12]	; (8002550 <chCoreGetStatusX+0x10>)
 8002544:	6810      	ldr	r0, [r2, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
  /*lint -restore*/
}
 8002548:	1ac0      	subs	r0, r0, r3
 800254a:	4770      	bx	lr
 800254c:	20000a30 	.word	0x20000a30
 8002550:	20000a34 	.word	0x20000a34
	...

08002560 <_heap_init>:
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <_heap_init+0x14>)
 8002562:	4a05      	ldr	r2, [pc, #20]	; (8002578 <_heap_init+0x18>)
 8002564:	601a      	str	r2, [r3, #0]
  default_heap.h_free.h.u.next = NULL;
  default_heap.h_free.h.size = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 8002566:	f103 0010 	add.w	r0, r3, #16
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
  default_heap.h_free.h.u.next = NULL;
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  default_heap.h_free.h.size = 0;
 800256e:	60da      	str	r2, [r3, #12]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 8002570:	f7ff b97e 	b.w	8001870 <chMtxObjectInit>
 8002574:	20000a38 	.word	0x20000a38
 8002578:	08002501 	.word	0x08002501
 800257c:	00000000 	.word	0x00000000

08002580 <chHeapObjectInit>:
void chHeapObjectInit(memory_heap_t *heapp, void *buf, size_t size) {
  union heap_header *hp = buf;

  chDbgCheck(MEM_IS_ALIGNED(buf) && MEM_IS_ALIGNED(size));

  heapp->h_provider = NULL;
 8002580:	2300      	movs	r3, #0
  heapp->h_free.h.u.next = hp;
  heapp->h_free.h.size = 0;
  hp->h.u.next = NULL;
  hp->h.size = size - sizeof(union heap_header);
 8002582:	3a08      	subs	r2, #8
  union heap_header *hp = buf;

  chDbgCheck(MEM_IS_ALIGNED(buf) && MEM_IS_ALIGNED(size));

  heapp->h_provider = NULL;
  heapp->h_free.h.u.next = hp;
 8002584:	6081      	str	r1, [r0, #8]
void chHeapObjectInit(memory_heap_t *heapp, void *buf, size_t size) {
  union heap_header *hp = buf;

  chDbgCheck(MEM_IS_ALIGNED(buf) && MEM_IS_ALIGNED(size));

  heapp->h_provider = NULL;
 8002586:	6003      	str	r3, [r0, #0]
  heapp->h_free.h.u.next = hp;
  heapp->h_free.h.size = 0;
 8002588:	60c3      	str	r3, [r0, #12]
  hp->h.u.next = NULL;
  hp->h.size = size - sizeof(union heap_header);
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&heapp->h_mtx);
 800258a:	3010      	adds	r0, #16

  heapp->h_provider = NULL;
  heapp->h_free.h.u.next = hp;
  heapp->h_free.h.size = 0;
  hp->h.u.next = NULL;
  hp->h.size = size - sizeof(union heap_header);
 800258c:	604a      	str	r2, [r1, #4]
  chDbgCheck(MEM_IS_ALIGNED(buf) && MEM_IS_ALIGNED(size));

  heapp->h_provider = NULL;
  heapp->h_free.h.u.next = hp;
  heapp->h_free.h.size = 0;
  hp->h.u.next = NULL;
 800258e:	600b      	str	r3, [r1, #0]
  hp->h.size = size - sizeof(union heap_header);
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&heapp->h_mtx);
 8002590:	f7ff b96e 	b.w	8001870 <chMtxObjectInit>
	...

080025a0 <chHeapAlloc>:
 * @return              A pointer to the allocated block.
 * @retval NULL         if the block cannot be allocated.
 *
 * @api
 */
void *chHeapAlloc(memory_heap_t *heapp, size_t size) {
 80025a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  union heap_header *qp, *hp, *fp;

  if (heapp == NULL) {
    heapp = &default_heap;
 80025a2:	4e21      	ldr	r6, [pc, #132]	; (8002628 <chHeapAlloc+0x88>)
 80025a4:	2800      	cmp	r0, #0
 80025a6:	bf18      	it	ne
 80025a8:	4606      	movne	r6, r0
  }

  size = MEM_ALIGN_NEXT(size);
  qp = &heapp->h_free;

  H_LOCK(heapp);
 80025aa:	f106 0710 	add.w	r7, r6, #16

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  size = MEM_ALIGN_NEXT(size);
 80025ae:	3107      	adds	r1, #7
  qp = &heapp->h_free;

  H_LOCK(heapp);
 80025b0:	4638      	mov	r0, r7

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  size = MEM_ALIGN_NEXT(size);
 80025b2:	f021 0507 	bic.w	r5, r1, #7
  qp = &heapp->h_free;
 80025b6:	f106 0408 	add.w	r4, r6, #8

  H_LOCK(heapp);
 80025ba:	f7ff f9c9 	bl	8001950 <chMtxLock>
  while (qp->h.u.next != NULL) {
 80025be:	e003      	b.n	80025c8 <chHeapAlloc+0x28>
    hp = qp->h.u.next;
    if (hp->h.size >= size) {
 80025c0:	6843      	ldr	r3, [r0, #4]
 80025c2:	429d      	cmp	r5, r3
 80025c4:	d912      	bls.n	80025ec <chHeapAlloc+0x4c>
 80025c6:	4604      	mov	r4, r0

  size = MEM_ALIGN_NEXT(size);
  qp = &heapp->h_free;

  H_LOCK(heapp);
  while (qp->h.u.next != NULL) {
 80025c8:	6820      	ldr	r0, [r4, #0]
 80025ca:	2800      	cmp	r0, #0
 80025cc:	d1f8      	bne.n	80025c0 <chHeapAlloc+0x20>
      return (void *)(hp + 1);
      /*lint -restore*/
    }
    qp = hp;
  }
  H_UNLOCK(heapp);
 80025ce:	4638      	mov	r0, r7
 80025d0:	f7ff f9e6 	bl	80019a0 <chMtxUnlock>

  /* More memory is required, tries to get it from the associated provider
     else fails.*/
  if (heapp->h_provider != NULL) {
 80025d4:	6833      	ldr	r3, [r6, #0]
 80025d6:	b32b      	cbz	r3, 8002624 <chHeapAlloc+0x84>
    hp = heapp->h_provider(size + sizeof(union heap_header));
 80025d8:	f105 0008 	add.w	r0, r5, #8
 80025dc:	4798      	blx	r3
    if (hp != NULL) {
 80025de:	b308      	cbz	r0, 8002624 <chHeapAlloc+0x84>
      hp->h.u.heap = heapp;
 80025e0:	6006      	str	r6, [r0, #0]
      hp->h.size = size;
 80025e2:	6045      	str	r5, [r0, #4]
      hp++;
 80025e4:	f100 0408 	add.w	r4, r0, #8
      /*lint -restore*/
    }
  }

  return NULL;
}
 80025e8:	4620      	mov	r0, r4
 80025ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  H_LOCK(heapp);
  while (qp->h.u.next != NULL) {
    hp = qp->h.u.next;
    if (hp->h.size >= size) {
      if (hp->h.size < (size + sizeof(union heap_header))) {
 80025ec:	f105 0208 	add.w	r2, r5, #8
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d209      	bcs.n	8002608 <chHeapAlloc+0x68>
        /* Gets the whole block even if it is slightly bigger than the
           requested size because the fragment would be too small to be
           useful.*/
        qp->h.u.next = hp->h.u.next;
 80025f4:	6803      	ldr	r3, [r0, #0]
 80025f6:	6023      	str	r3, [r4, #0]
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
        qp->h.u.next = fp;
        hp->h.size = size;
      }
      hp->h.u.heap = heapp;
 80025f8:	4604      	mov	r4, r0
      H_UNLOCK(heapp);
 80025fa:	4638      	mov	r0, r7
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
        qp->h.u.next = fp;
        hp->h.size = size;
      }
      hp->h.u.heap = heapp;
 80025fc:	f844 6b08 	str.w	r6, [r4], #8
      H_UNLOCK(heapp);
 8002600:	f7ff f9ce 	bl	80019a0 <chMtxUnlock>
      /*lint -restore*/
    }
  }

  return NULL;
}
 8002604:	4620      	mov	r0, r4
 8002606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        /* Block bigger enough, must split it.*/
        /*lint -save -e9087 [11.3] Safe cast.*/
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
 8002608:	f06f 0107 	mvn.w	r1, #7
 800260c:	1b49      	subs	r1, r1, r5
        qp->h.u.next = hp->h.u.next;
      }
      else {
        /* Block bigger enough, must split it.*/
        /*lint -save -e9087 [11.3] Safe cast.*/
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
 800260e:	eb00 0e02 	add.w	lr, r0, r2
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
 8002612:	440b      	add	r3, r1
      else {
        /* Block bigger enough, must split it.*/
        /*lint -save -e9087 [11.3] Safe cast.*/
        fp = (void *)((uint8_t *)(hp) + sizeof(union heap_header) + size);
        /*lint -restore*/
        fp->h.u.next = hp->h.u.next;
 8002614:	6801      	ldr	r1, [r0, #0]
 8002616:	5081      	str	r1, [r0, r2]
        fp->h.size = (hp->h.size - sizeof(union heap_header)) - size;
 8002618:	f8ce 3004 	str.w	r3, [lr, #4]
        qp->h.u.next = fp;
 800261c:	f8c4 e000 	str.w	lr, [r4]
        hp->h.size = size;
 8002620:	6045      	str	r5, [r0, #4]
 8002622:	e7e9      	b.n	80025f8 <chHeapAlloc+0x58>
      return (void *)hp;
      /*lint -restore*/
    }
  }

  return NULL;
 8002624:	2400      	movs	r4, #0
 8002626:	e7df      	b.n	80025e8 <chHeapAlloc+0x48>
 8002628:	20000a38 	.word	0x20000a38
 800262c:	00000000 	.word	0x00000000

08002630 <chHeapFree>:
 *
 * @param[in] p         pointer to the memory block to be freed
 *
 * @api
 */
void chHeapFree(void *p) {
 8002630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  chDbgCheck(p != NULL);

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
  /*lint -restore*/
  heapp = hp->h.u.heap;
 8002632:	f850 5c08 	ldr.w	r5, [r0, #-8]
  qp = &heapp->h_free;

  H_LOCK(heapp);
 8002636:	f105 0710 	add.w	r7, r5, #16
 *
 * @param[in] p         pointer to the memory block to be freed
 *
 * @api
 */
void chHeapFree(void *p) {
 800263a:	4606      	mov	r6, r0
  memory_heap_t *heapp;

  chDbgCheck(p != NULL);

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
 800263c:	f1a0 0408 	sub.w	r4, r0, #8
  /*lint -restore*/
  heapp = hp->h.u.heap;
  qp = &heapp->h_free;
 8002640:	3508      	adds	r5, #8

  H_LOCK(heapp);
 8002642:	4638      	mov	r0, r7
 8002644:	f7ff f984 	bl	8001950 <chMtxLock>

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (union heap_header *)p - 1;
  /*lint -restore*/
  heapp = hp->h.u.heap;
  qp = &heapp->h_free;
 8002648:	462b      	mov	r3, r5

  H_LOCK(heapp);
  while (true) {
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
 800264a:	42ab      	cmp	r3, r5
 800264c:	d004      	beq.n	8002658 <chHeapFree+0x28>
 800264e:	42a3      	cmp	r3, r4
 8002650:	d302      	bcc.n	8002658 <chHeapFree+0x28>
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	42ab      	cmp	r3, r5
 8002656:	d1fa      	bne.n	800264e <chHeapFree+0x1e>
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
 8002658:	681a      	ldr	r2, [r3, #0]

  H_LOCK(heapp);
  while (true) {
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
 800265a:	b11a      	cbz	r2, 8002664 <chHeapFree+0x34>
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
 800265c:	4294      	cmp	r4, r2
 800265e:	d301      	bcc.n	8002664 <chHeapFree+0x34>
 8002660:	4613      	mov	r3, r2
        qp->h.u.next = hp->h.u.next;
      }
      break;
    }
    qp = qp->h.u.next;
  }
 8002662:	e7f2      	b.n	800264a <chHeapFree+0x1a>
    chDbgAssert((hp < qp) || (hp >= LIMIT(qp)), "within free block");

    if (((qp == &heapp->h_free) || (hp > qp)) &&
        ((qp->h.u.next == NULL) || (hp < qp->h.u.next))) {
      /* Insertion after qp.*/
      hp->h.u.next = qp->h.u.next;
 8002664:	f846 2c08 	str.w	r2, [r6, #-8]
      qp->h.u.next = hp;
 8002668:	601c      	str	r4, [r3, #0]
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
 800266a:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800266e:	f856 5c08 	ldr.w	r5, [r6, #-8]
 8002672:	f101 0208 	add.w	r2, r1, #8
 8002676:	18a0      	adds	r0, r4, r2
 8002678:	42a8      	cmp	r0, r5
 800267a:	d00a      	beq.n	8002692 <chHeapFree+0x62>
        /* Merge with the next block.*/
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
        hp->h.u.next = hp->h.u.next->h.u.next;
      }
      if ((LIMIT(qp) == hp)) {
 800267c:	6859      	ldr	r1, [r3, #4]
 800267e:	f101 0208 	add.w	r2, r1, #8
 8002682:	441a      	add	r2, r3
 8002684:	4294      	cmp	r4, r2
 8002686:	d012      	beq.n	80026ae <chHeapFree+0x7e>
      }
      break;
    }
    qp = qp->h.u.next;
  }
  H_UNLOCK(heapp);
 8002688:	4638      	mov	r0, r7

  return;
}
 800268a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      }
      break;
    }
    qp = qp->h.u.next;
  }
  H_UNLOCK(heapp);
 800268e:	f7ff b987 	b.w	80019a0 <chMtxUnlock>
      hp->h.u.next = qp->h.u.next;
      qp->h.u.next = hp;
      /* Verifies if the newly inserted block should be merged.*/
      if (LIMIT(hp) == hp->h.u.next) {
        /* Merge with the next block.*/
        hp->h.size += hp->h.u.next->h.size + sizeof(union heap_header);
 8002692:	6840      	ldr	r0, [r0, #4]
 8002694:	4401      	add	r1, r0
 8002696:	3108      	adds	r1, #8
 8002698:	f846 1c04 	str.w	r1, [r6, #-4]
        hp->h.u.next = hp->h.u.next->h.u.next;
 800269c:	58a2      	ldr	r2, [r4, r2]
 800269e:	f846 2c08 	str.w	r2, [r6, #-8]
      }
      if ((LIMIT(qp) == hp)) {
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	f101 0208 	add.w	r2, r1, #8
 80026a8:	441a      	add	r2, r3
 80026aa:	4294      	cmp	r4, r2
 80026ac:	d1ec      	bne.n	8002688 <chHeapFree+0x58>
        /* Merge with the previous block.*/
        qp->h.size += hp->h.size + sizeof(union heap_header);
 80026ae:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80026b2:	440a      	add	r2, r1
 80026b4:	3208      	adds	r2, #8
 80026b6:	605a      	str	r2, [r3, #4]
        qp->h.u.next = hp->h.u.next;
 80026b8:	f856 2c08 	ldr.w	r2, [r6, #-8]
 80026bc:	601a      	str	r2, [r3, #0]
      }
      break;
    }
    qp = qp->h.u.next;
  }
  H_UNLOCK(heapp);
 80026be:	4638      	mov	r0, r7

  return;
}
 80026c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      }
      break;
    }
    qp = qp->h.u.next;
  }
  H_UNLOCK(heapp);
 80026c4:	f7ff b96c 	b.w	80019a0 <chMtxUnlock>
	...

080026d0 <chHeapStatus>:
 *                      fragmented free space
 * @return              The number of fragments in the heap.
 *
 * @api
 */
size_t chHeapStatus(memory_heap_t *heapp, size_t *sizep) {
 80026d0:	b570      	push	{r4, r5, r6, lr}
  union heap_header *qp;
  size_t n, sz;

  if (heapp == NULL) {
    heapp = &default_heap;
 80026d2:	4c0f      	ldr	r4, [pc, #60]	; (8002710 <chHeapStatus+0x40>)
 80026d4:	2800      	cmp	r0, #0
 80026d6:	bf18      	it	ne
 80026d8:	4604      	movne	r4, r0
  }

  H_LOCK(heapp);
 80026da:	f104 0510 	add.w	r5, r4, #16
 80026de:	4628      	mov	r0, r5
 *                      fragmented free space
 * @return              The number of fragments in the heap.
 *
 * @api
 */
size_t chHeapStatus(memory_heap_t *heapp, size_t *sizep) {
 80026e0:	460e      	mov	r6, r1

  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
 80026e2:	f7ff f935 	bl	8001950 <chMtxLock>
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 80026e6:	68a3      	ldr	r3, [r4, #8]
 80026e8:	b173      	cbz	r3, 8002708 <chHeapStatus+0x38>
 80026ea:	2200      	movs	r2, #0
 80026ec:	4614      	mov	r4, r2
    sz += qp->h.u.next->h.size;
 80026ee:	6858      	ldr	r0, [r3, #4]

  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 80026f0:	681b      	ldr	r3, [r3, #0]
    sz += qp->h.u.next->h.size;
    n++;
 80026f2:	3401      	adds	r4, #1
  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
    sz += qp->h.u.next->h.size;
 80026f4:	4402      	add	r2, r0

  H_LOCK(heapp);
  sz = 0;
  n = 0;
  qp = &heapp->h_free;
  while (qp->h.u.next != NULL) {
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f9      	bne.n	80026ee <chHeapStatus+0x1e>
    sz += qp->h.u.next->h.size;
    n++;
    qp = qp->h.u.next;
  }
  if (sizep != NULL) {
 80026fa:	b106      	cbz	r6, 80026fe <chHeapStatus+0x2e>
    *sizep = sz;
 80026fc:	6032      	str	r2, [r6, #0]
  }
  H_UNLOCK(heapp);
 80026fe:	4628      	mov	r0, r5
 8002700:	f7ff f94e 	bl	80019a0 <chMtxUnlock>

  return n;
}
 8002704:	4620      	mov	r0, r4
 8002706:	bd70      	pop	{r4, r5, r6, pc}
  if (heapp == NULL) {
    heapp = &default_heap;
  }

  H_LOCK(heapp);
  sz = 0;
 8002708:	461a      	mov	r2, r3
  n = 0;
 800270a:	461c      	mov	r4, r3
 800270c:	e7f5      	b.n	80026fa <chHeapStatus+0x2a>
 800270e:	bf00      	nop
 8002710:	20000a38 	.word	0x20000a38
	...

08002720 <chPoolObjectInit>:
 */
void chPoolObjectInit(memory_pool_t *mp, size_t size, memgetfunc_t provider) {

  chDbgCheck((mp != NULL) && (size >= sizeof(void *)));

  mp->mp_next = NULL;
 8002720:	2300      	movs	r3, #0
  mp->mp_object_size = size;
 8002722:	6041      	str	r1, [r0, #4]
  mp->mp_provider = provider;
 8002724:	6082      	str	r2, [r0, #8]
 */
void chPoolObjectInit(memory_pool_t *mp, size_t size, memgetfunc_t provider) {

  chDbgCheck((mp != NULL) && (size >= sizeof(void *)));

  mp->mp_next = NULL;
 8002726:	6003      	str	r3, [r0, #0]
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	0000      	movs	r0, r0
	...

08002730 <chPoolLoadArray>:
 */
void chPoolLoadArray(memory_pool_t *mp, void *p, size_t n) {

  chDbgCheck((mp != NULL) && (n != 0U));

  while (n != 0U) {
 8002730:	b172      	cbz	r2, 8002750 <chPoolLoadArray+0x20>
 * @param[in] p         pointer to the array first element
 * @param[in] n         number of elements in the array
 *
 * @api
 */
void chPoolLoadArray(memory_pool_t *mp, void *p, size_t n) {
 8002732:	b430      	push	{r4, r5}
 8002734:	2520      	movs	r5, #32
 8002736:	2400      	movs	r4, #0
 8002738:	f385 8811 	msr	BASEPRI, r5
  struct pool_header *php = objp;

  chDbgCheckClassI();
  chDbgCheck((mp != NULL) && (objp != NULL));

  php->ph_next = mp->mp_next;
 800273c:	6803      	ldr	r3, [r0, #0]
 800273e:	600b      	str	r3, [r1, #0]
  mp->mp_next = php;
 8002740:	6001      	str	r1, [r0, #0]
 8002742:	f384 8811 	msr	BASEPRI, r4
  chDbgCheck((mp != NULL) && (n != 0U));

  while (n != 0U) {
    chPoolAdd(mp, p);
    /*lint -save -e9087 [11.3] Safe cast.*/
    p = (void *)(((uint8_t *)p) + mp->mp_object_size);
 8002746:	6843      	ldr	r3, [r0, #4]
 */
void chPoolLoadArray(memory_pool_t *mp, void *p, size_t n) {

  chDbgCheck((mp != NULL) && (n != 0U));

  while (n != 0U) {
 8002748:	3a01      	subs	r2, #1
    chPoolAdd(mp, p);
    /*lint -save -e9087 [11.3] Safe cast.*/
    p = (void *)(((uint8_t *)p) + mp->mp_object_size);
 800274a:	4419      	add	r1, r3
 */
void chPoolLoadArray(memory_pool_t *mp, void *p, size_t n) {

  chDbgCheck((mp != NULL) && (n != 0U));

  while (n != 0U) {
 800274c:	d1f4      	bne.n	8002738 <chPoolLoadArray+0x8>
    /*lint -save -e9087 [11.3] Safe cast.*/
    p = (void *)(((uint8_t *)p) + mp->mp_object_size);
    /*lint -restore*/
    n--;
  }
}
 800274e:	bc30      	pop	{r4, r5}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
	...

08002760 <chPoolAlloc>:
 * @return              The pointer to the allocated object.
 * @retval NULL         if pool is empty.
 *
 * @api
 */
void *chPoolAlloc(memory_pool_t *mp) {
 8002760:	b508      	push	{r3, lr}
 8002762:	2220      	movs	r2, #32
 8002764:	4603      	mov	r3, r0
 8002766:	f382 8811 	msr	BASEPRI, r2
  void *objp;

  chDbgCheckClassI();
  chDbgCheck(mp != NULL);

  objp = mp->mp_next;
 800276a:	6800      	ldr	r0, [r0, #0]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (objp != NULL) {
 800276c:	b128      	cbz	r0, 800277a <chPoolAlloc+0x1a>
    mp->mp_next = mp->mp_next->ph_next;
 800276e:	6802      	ldr	r2, [r0, #0]
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	2300      	movs	r3, #0
 8002774:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  objp = chPoolAllocI(mp);
  chSysUnlock();

  return objp;
}
 8002778:	bd08      	pop	{r3, pc}
  objp = mp->mp_next;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (objp != NULL) {
    mp->mp_next = mp->mp_next->ph_next;
  }
  else if (mp->mp_provider != NULL) {
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	2a00      	cmp	r2, #0
 800277e:	d0f8      	beq.n	8002772 <chPoolAlloc+0x12>
    objp = mp->mp_provider(mp->mp_object_size);
 8002780:	6858      	ldr	r0, [r3, #4]
 8002782:	4790      	blx	r2
 8002784:	2300      	movs	r3, #0
 8002786:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  objp = chPoolAllocI(mp);
  chSysUnlock();

  return objp;
}
 800278a:	bd08      	pop	{r3, pc}
 800278c:	0000      	movs	r0, r0
	...

08002790 <chPoolFree>:
 8002790:	2320      	movs	r3, #32
 8002792:	f383 8811 	msr	BASEPRI, r3
  struct pool_header *php = objp;

  chDbgCheckClassI();
  chDbgCheck((mp != NULL) && (objp != NULL));

  php->ph_next = mp->mp_next;
 8002796:	6803      	ldr	r3, [r0, #0]
 8002798:	600b      	str	r3, [r1, #0]
 800279a:	2300      	movs	r3, #0
  mp->mp_next = php;
 800279c:	6001      	str	r1, [r0, #0]
 800279e:	f383 8811 	msr	BASEPRI, r3
 80027a2:	4770      	bx	lr
	...

080027b0 <SVC_Handler>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 80027b0:	f3ef 8309 	mrs	r3, PSP

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 80027b4:	3320      	adds	r3, #32
 80027b6:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80027ba:	2300      	movs	r3, #0
 80027bc:	f383 8811 	msr	BASEPRI, r3
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
	...

080027d0 <_port_irq_epilogue>:
 80027d0:	2320      	movs	r3, #32
 80027d2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <_port_irq_epilogue+0x44>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80027de:	d102      	bne.n	80027e6 <_port_irq_epilogue+0x16>
 80027e0:	f383 8811 	msr	BASEPRI, r3
 80027e4:	4770      	bx	lr
/*===========================================================================*/

/**
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {
 80027e6:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 80027e8:	f3ef 8409 	mrs	r4, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 80027ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027f0:	f844 3c04 	str.w	r3, [r4, #-4]

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 80027f4:	f1a4 0320 	sub.w	r3, r4, #32
 80027f8:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80027fc:	f7fe fc18 	bl	8001030 <chSchIsPreemptionRequired>
 8002800:	b118      	cbz	r0, 800280a <_port_irq_epilogue+0x3a>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 8002802:	4b05      	ldr	r3, [pc, #20]	; (8002818 <_port_irq_epilogue+0x48>)
 8002804:	f844 3c08 	str.w	r3, [r4, #-8]
 8002808:	bd10      	pop	{r4, pc}
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 800280a:	4b04      	ldr	r3, [pc, #16]	; (800281c <_port_irq_epilogue+0x4c>)
 800280c:	f844 3c08 	str.w	r3, [r4, #-8]
 8002810:	bd10      	pop	{r4, pc}
 8002812:	bf00      	nop
 8002814:	e000ed00 	.word	0xe000ed00
 8002818:	080002a1 	.word	0x080002a1
 800281c:	080002a4 	.word	0x080002a4

08002820 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8002820:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8002822:	f001 f895 	bl	8003950 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
  palInit(&pal_default_config);
 8002826:	480a      	ldr	r0, [pc, #40]	; (8002850 <halInit+0x30>)
 8002828:	f001 fafa 	bl	8003e20 <_pal_lld_init>
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800282c:	f000 f838 	bl	80028a0 <adcInit>
#endif
#if (HAL_USE_MAC == TRUE) || defined(__DOXYGEN__)
  macInit();
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
 8002830:	f000 f876 	bl	8002920 <pwmInit>
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8002834:	f000 f8ec 	bl	8002a10 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8002838:	f000 fafa 	bl	8002e30 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800283c:	f000 fb68 	bl	8002f10 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
#endif
#if (HAL_USE_SERIAL_USB == TRUE) || defined(__DOXYGEN__)
  sduInit();
 8002840:	f000 f9e6 	bl	8002c10 <sduInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8002844:	f002 fcfc 	bl	8005240 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 8002848:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800284c:	f000 b808 	b.w	8002860 <stInit>
 8002850:	08009b40 	.word	0x08009b40
	...

08002860 <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 8002860:	f001 b92e 	b.w	8003ac0 <st_lld_init>
	...

08002870 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8002870:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 8002874:	2100      	movs	r1, #0
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8002876:	2202      	movs	r2, #2
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8002878:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800287a:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	4770      	bx	lr

08002880 <stStopAlarm>:
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

  STM32_ST_TIM->DIER = 0;
 8002880:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002884:	2200      	movs	r2, #0
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	0000      	movs	r0, r0
	...

08002890 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t time) {

  STM32_ST_TIM->CCR[0] = (uint32_t)time;
 8002890:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002894:	6358      	str	r0, [r3, #52]	; 0x34
 8002896:	4770      	bx	lr
	...

080028a0 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 80028a0:	f001 ba0e 	b.w	8003cc0 <adc_lld_init>
	...

080028b0 <adcObjectInit>:
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 80028b0:	2300      	movs	r3, #0
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {

  adcp->state    = ADC_STOP;
 80028b2:	2201      	movs	r2, #1
 80028b4:	7002      	strb	r2, [r0, #0]
  adcp->config   = NULL;
 80028b6:	6043      	str	r3, [r0, #4]
  adcp->samples  = NULL;
 80028b8:	6083      	str	r3, [r0, #8]
  adcp->depth    = 0;
 80028ba:	60c3      	str	r3, [r0, #12]
  adcp->grpp     = NULL;
 80028bc:	6103      	str	r3, [r0, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 80028be:	6143      	str	r3, [r0, #20]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 80028c0:	3018      	adds	r0, #24
 80028c2:	f7fe bfd5 	b.w	8001870 <chMtxObjectInit>
 80028c6:	bf00      	nop
	...

080028d0 <adcStart>:
 * @param[in] config    pointer to the @p ADCConfig object. Depending on
 *                      the implementation the value can be @p NULL.
 *
 * @api
 */
void adcStart(ADCDriver *adcp, const ADCConfig *config) {
 80028d0:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80028d2:	2320      	movs	r3, #32
 80028d4:	4604      	mov	r4, r0
 80028d6:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck(adcp != NULL);

  osalSysLock();
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80028da:	6041      	str	r1, [r0, #4]
  adc_lld_start(adcp);
 80028dc:	f001 fa10 	bl	8003d00 <adc_lld_start>
  adcp->state = ADC_READY;
 80028e0:	2302      	movs	r3, #2
 80028e2:	7023      	strb	r3, [r4, #0]
 80028e4:	2300      	movs	r3, #0
 80028e6:	f383 8811 	msr	BASEPRI, r3
 80028ea:	bd10      	pop	{r4, pc}
 80028ec:	0000      	movs	r0, r0
	...

080028f0 <adcConvert>:
 * @api
 */
msg_t adcConvert(ADCDriver *adcp,
                 const ADCConversionGroup *grpp,
                 adcsample_t *samples,
                 size_t depth) {
 80028f0:	b570      	push	{r4, r5, r6, lr}
 80028f2:	2520      	movs	r5, #32
 80028f4:	f385 8811 	msr	BASEPRI, r5
                "not ready");

  adcp->samples  = samples;
  adcp->depth    = depth;
  adcp->grpp     = grpp;
  adcp->state    = ADC_ACTIVE;
 80028f8:	4605      	mov	r5, r0
 80028fa:	2603      	movs	r6, #3
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_COMPLETE) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 80028fc:	6082      	str	r2, [r0, #8]
  adcp->depth    = depth;
 80028fe:	60c3      	str	r3, [r0, #12]
  adcp->grpp     = grpp;
 8002900:	6101      	str	r1, [r0, #16]
  adcp->state    = ADC_ACTIVE;
 8002902:	f805 6b14 	strb.w	r6, [r5], #20
  adc_lld_start_conversion(adcp);
 8002906:	f001 fa33 	bl	8003d70 <adc_lld_start_conversion>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 800290a:	4628      	mov	r0, r5
 800290c:	f7fe fd38 	bl	8001380 <chThdSuspendS>
 8002910:	2300      	movs	r3, #0
 8002912:	f383 8811 	msr	BASEPRI, r3
  osalDbgAssert(adcp->thread == NULL, "already waiting");
  adcStartConversionI(adcp, grpp, samples, depth);
  msg = osalThreadSuspendS(&adcp->thread);
  osalSysUnlock();
  return msg;
}
 8002916:	bd70      	pop	{r4, r5, r6, pc}
	...

08002920 <pwmInit>:
 *
 * @init
 */
void pwmInit(void) {

  pwm_lld_init();
 8002920:	f002 bafe 	b.w	8004f20 <pwm_lld_init>
	...

08002930 <pwmObjectInit>:
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
  pwmp->config   = NULL;
 8002930:	2300      	movs	r3, #0
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
 8002932:	2201      	movs	r2, #1
 8002934:	7002      	strb	r2, [r0, #0]
  pwmp->config   = NULL;
 8002936:	6043      	str	r3, [r0, #4]
  pwmp->enabled  = 0;
 8002938:	60c3      	str	r3, [r0, #12]
  pwmp->channels = 0;
 800293a:	7403      	strb	r3, [r0, #16]
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop

08002940 <pwmStart>:
 * @param[in] pwmp      pointer to a @p PWMDriver object
 * @param[in] config    pointer to a @p PWMConfig object
 *
 * @api
 */
void pwmStart(PWMDriver *pwmp, const PWMConfig *config) {
 8002940:	b510      	push	{r4, lr}
 8002942:	2320      	movs	r3, #32
 8002944:	4604      	mov	r4, r0
 8002946:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwmp->config = config;
  pwmp->period = config->period;
 800294a:	684b      	ldr	r3, [r1, #4]
 800294c:	6083      	str	r3, [r0, #8]
  osalDbgCheck((pwmp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwmp->config = config;
 800294e:	6041      	str	r1, [r0, #4]
  pwmp->period = config->period;
  pwm_lld_start(pwmp);
 8002950:	f002 faf6 	bl	8004f40 <pwm_lld_start>
  pwmp->enabled = 0;
  pwmp->state = PWM_READY;
 8002954:	2202      	movs	r2, #2
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwmp->config = config;
  pwmp->period = config->period;
  pwm_lld_start(pwmp);
  pwmp->enabled = 0;
 8002956:	2300      	movs	r3, #0
  pwmp->state = PWM_READY;
 8002958:	7022      	strb	r2, [r4, #0]
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
                "invalid state");
  pwmp->config = config;
  pwmp->period = config->period;
  pwm_lld_start(pwmp);
  pwmp->enabled = 0;
 800295a:	60e3      	str	r3, [r4, #12]
 800295c:	f383 8811 	msr	BASEPRI, r3
 8002960:	bd10      	pop	{r4, pc}
 8002962:	bf00      	nop
	...

08002970 <pwmEnableChannel>:
 *
 * @api
 */
void pwmEnableChannel(PWMDriver *pwmp,
                      pwmchannel_t channel,
                      pwmcnt_t width) {
 8002970:	b570      	push	{r4, r5, r6, lr}
 8002972:	2420      	movs	r4, #32
 8002974:	f384 8811 	msr	BASEPRI, r4

  osalSysLock();

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");

  pwmEnableChannelI(pwmp, channel, width);
 8002978:	2401      	movs	r4, #1
 800297a:	68c6      	ldr	r6, [r0, #12]
 800297c:	fa04 f301 	lsl.w	r3, r4, r1
 8002980:	4333      	orrs	r3, r6
 8002982:	60c3      	str	r3, [r0, #12]
 8002984:	f002 fb54 	bl	8005030 <pwm_lld_enable_channel>
 8002988:	2300      	movs	r3, #0
 800298a:	f383 8811 	msr	BASEPRI, r3
 800298e:	bd70      	pop	{r4, r5, r6, pc}

08002990 <readt>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8002990:	300c      	adds	r0, #12
 8002992:	f7ff bcad 	b.w	80022f0 <chIQReadTimeout>
 8002996:	bf00      	nop
	...

080029a0 <read>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 80029a0:	300c      	adds	r0, #12
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029a6:	f7ff bca3 	b.w	80022f0 <chIQReadTimeout>
 80029aa:	bf00      	nop
 80029ac:	0000      	movs	r0, r0
	...

080029b0 <writet>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 80029b0:	3030      	adds	r0, #48	; 0x30
 80029b2:	f7ff bd45 	b.w	8002440 <chOQWriteTimeout>
 80029b6:	bf00      	nop
	...

080029c0 <write>:
 * queue-level function or macro.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 80029c0:	3030      	adds	r0, #48	; 0x30
 80029c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029c6:	f7ff bd3b 	b.w	8002440 <chOQWriteTimeout>
 80029ca:	bf00      	nop
 80029cc:	0000      	movs	r0, r0
	...

080029d0 <gett>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80029d0:	300c      	adds	r0, #12
 80029d2:	f7ff bc65 	b.w	80022a0 <chIQGetTimeout>
 80029d6:	bf00      	nop
	...

080029e0 <get>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80029e0:	300c      	adds	r0, #12
 80029e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029e6:	f7ff bc5b 	b.w	80022a0 <chIQGetTimeout>
 80029ea:	bf00      	nop
 80029ec:	0000      	movs	r0, r0
	...

080029f0 <putt>:
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 80029f0:	3030      	adds	r0, #48	; 0x30
 80029f2:	f7ff bcdd 	b.w	80023b0 <chOQPutTimeout>
 80029f6:	bf00      	nop
	...

08002a00 <put>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8002a00:	3030      	adds	r0, #48	; 0x30
 8002a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a06:	f7ff bcd3 	b.w	80023b0 <chOQPutTimeout>
 8002a0a:	bf00      	nop
 8002a0c:	0000      	movs	r0, r0
	...

08002a10 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8002a10:	f002 bbae 	b.w	8005170 <sd_lld_init>
	...

08002a20 <sdObjectInit>:
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8002a20:	b570      	push	{r4, r5, r6, lr}

  sdp->vmt = &vmt;
 8002a22:	4b0e      	ldr	r3, [pc, #56]	; (8002a5c <sdObjectInit+0x3c>)
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8002a24:	4604      	mov	r4, r0
 8002a26:	b082      	sub	sp, #8

  sdp->vmt = &vmt;
 8002a28:	f840 3b04 	str.w	r3, [r0], #4
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8002a2c:	2601      	movs	r6, #1
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8002a2e:	9400      	str	r4, [sp, #0]
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8002a30:	4615      	mov	r5, r2

  sdp->vmt = &vmt;
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8002a32:	460b      	mov	r3, r1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8002a34:	6060      	str	r0, [r4, #4]
 8002a36:	f104 0154 	add.w	r1, r4, #84	; 0x54
 8002a3a:	f104 000c 	add.w	r0, r4, #12
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8002a3e:	7226      	strb	r6, [r4, #8]
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8002a40:	2210      	movs	r2, #16
 8002a42:	f7ff fbed 	bl	8002220 <chIQObjectInit>
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
 8002a46:	9400      	str	r4, [sp, #0]
 8002a48:	462b      	mov	r3, r5
 8002a4a:	f104 0164 	add.w	r1, r4, #100	; 0x64
 8002a4e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002a52:	2210      	movs	r2, #16
 8002a54:	f7ff fc8c 	bl	8002370 <chOQObjectInit>
}
 8002a58:	b002      	add	sp, #8
 8002a5a:	bd70      	pop	{r4, r5, r6, pc}
 8002a5c:	080099a0 	.word	0x080099a0

08002a60 <sdStart>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @api
 */
void sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8002a60:	b510      	push	{r4, lr}
 8002a62:	2320      	movs	r3, #32
 8002a64:	4604      	mov	r4, r0
 8002a66:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck(sdp != NULL);

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
                "invalid state");
  sd_lld_start(sdp, config);
 8002a6a:	f002 fb91 	bl	8005190 <sd_lld_start>
  sdp->state = SD_READY;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	7223      	strb	r3, [r4, #8]
 8002a72:	2300      	movs	r3, #0
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	bd10      	pop	{r4, pc}
 8002a7a:	bf00      	nop
 8002a7c:	0000      	movs	r0, r0
	...

08002a80 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8002a80:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8002a82:	6943      	ldr	r3, [r0, #20]
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8002a84:	4604      	mov	r4, r0
 8002a86:	460d      	mov	r5, r1

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8002a88:	b13b      	cbz	r3, 8002a9a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < Q_OK)
 8002a8a:	4629      	mov	r1, r5
 8002a8c:	f104 000c 	add.w	r0, r4, #12
 8002a90:	f7ff fbe6 	bl	8002260 <chIQPutI>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	db0b      	blt.n	8002ab0 <sdIncomingDataI+0x30>
 8002a98:	bd38      	pop	{r3, r4, r5, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 8002a9a:	2104      	movs	r1, #4
 8002a9c:	4408      	add	r0, r1
 8002a9e:	f7ff f92f 	bl	8001d00 <chEvtBroadcastFlagsI>
 8002aa2:	4629      	mov	r1, r5
 8002aa4:	f104 000c 	add.w	r0, r4, #12
 8002aa8:	f7ff fbda 	bl	8002260 <chIQPutI>
 8002aac:	2800      	cmp	r0, #0
 8002aae:	daf3      	bge.n	8002a98 <sdIncomingDataI+0x18>
 8002ab0:	1d20      	adds	r0, r4, #4
 8002ab2:	2180      	movs	r1, #128	; 0x80
    chnAddFlagsI(sdp, SD_OVERRUN_ERROR);
}
 8002ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ab8:	f7ff b922 	b.w	8001d00 <chEvtBroadcastFlagsI>
 8002abc:	0000      	movs	r0, r0
	...

08002ac0 <onotify>:
/**
 * @brief   Notification of data inserted into the output queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void onotify(io_queue_t *qp) {
 8002ac0:	b510      	push	{r4, lr}
  size_t n;
  SerialUSBDriver *sdup = qGetLink(qp);
 8002ac2:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8002ac4:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8002ac8:	6813      	ldr	r3, [r2, #0]
 8002aca:	7819      	ldrb	r1, [r3, #0]
 8002acc:	2904      	cmp	r1, #4
 8002ace:	d000      	beq.n	8002ad2 <onotify+0x12>
 8002ad0:	bd10      	pop	{r4, pc}
 8002ad2:	7a21      	ldrb	r1, [r4, #8]
 8002ad4:	2902      	cmp	r1, #2
 8002ad6:	d1fb      	bne.n	8002ad0 <onotify+0x10>
    return;
  }

  /* If there is not an ongoing transaction and the output queue contains
     data then a new transaction is started.*/
  if (!usbGetTransmitStatusI(sdup->config->usbp, sdup->config->bulk_in)) {
 8002ad8:	7910      	ldrb	r0, [r2, #4]
 8002ada:	8919      	ldrh	r1, [r3, #8]
 8002adc:	2201      	movs	r2, #1
 8002ade:	fa02 f300 	lsl.w	r3, r2, r0
 8002ae2:	ea13 0201 	ands.w	r2, r3, r1
 8002ae6:	d1f3      	bne.n	8002ad0 <onotify+0x10>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 8002ae8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002aea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002aec:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002aee:	1acb      	subs	r3, r1, r3
    if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 8002af0:	1a1b      	subs	r3, r3, r0
 8002af2:	d0ed      	beq.n	8002ad0 <onotify+0x10>
 8002af4:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      usbPrepareQueuedTransmit(sdup->config->usbp,
 8002af8:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8002afc:	7911      	ldrb	r1, [r2, #4]
 8002afe:	6810      	ldr	r0, [r2, #0]
 8002b00:	f104 0230 	add.w	r2, r4, #48	; 0x30
 8002b04:	f000 fa5c 	bl	8002fc0 <usbPrepareQueuedTransmit>
 8002b08:	2320      	movs	r3, #32
 8002b0a:	f383 8811 	msr	BASEPRI, r3
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 8002b0e:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
    }
  }
}
 8002b12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      usbPrepareQueuedTransmit(sdup->config->usbp,
                               sdup->config->bulk_in,
                               &sdup->oqueue, n);

      osalSysLock();
      (void) usbStartTransmitI(sdup->config->usbp, sdup->config->bulk_in);
 8002b16:	7919      	ldrb	r1, [r3, #4]
 8002b18:	6818      	ldr	r0, [r3, #0]
 8002b1a:	f000 ba71 	b.w	8003000 <usbStartTransmitI>
 8002b1e:	bf00      	nop

08002b20 <inotify>:
/**
 * @brief   Notification of data removed from the input queue.
 *
 * @param[in] qp        the queue pointer.
 */
static void inotify(io_queue_t *qp) {
 8002b20:	b538      	push	{r3, r4, r5, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = qGetLink(qp);
 8002b22:	6a04      	ldr	r4, [r0, #32]

  /* If the USB driver is not in the appropriate state then transactions
     must not be started.*/
  if ((usbGetDriverStateI(sdup->config->usbp) != USB_ACTIVE) ||
 8002b24:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8002b28:	6813      	ldr	r3, [r2, #0]
 8002b2a:	7819      	ldrb	r1, [r3, #0]
 8002b2c:	2904      	cmp	r1, #4
 8002b2e:	d000      	beq.n	8002b32 <inotify+0x12>
 8002b30:	bd38      	pop	{r3, r4, r5, pc}
 8002b32:	7a21      	ldrb	r1, [r4, #8]
 8002b34:	2902      	cmp	r1, #2
 8002b36:	d1fb      	bne.n	8002b30 <inotify+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 8002b38:	7950      	ldrb	r0, [r2, #5]
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
 8002b3a:	8959      	ldrh	r1, [r3, #10]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	4082      	lsls	r2, r0
 8002b40:	400a      	ands	r2, r1
 8002b42:	d1f5      	bne.n	8002b30 <inotify+0x10>
  }

  /* If there is in the queue enough space to hold at least one packet and
     a transaction is not yet started then a new transaction is started for
     the available space.*/
  maxsize = sdup->config->usbp->epc[sdup->config->bulk_out]->out_maxsize;
 8002b44:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 8002b48:	69a1      	ldr	r1, [r4, #24]
 8002b4a:	69e0      	ldr	r0, [r4, #28]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	6965      	ldr	r5, [r4, #20]
 8002b50:	8a5b      	ldrh	r3, [r3, #18]
 8002b52:	1a40      	subs	r0, r0, r1
 8002b54:	1b41      	subs	r1, r0, r5
  if (!usbGetReceiveStatusI(sdup->config->usbp, sdup->config->bulk_out)) {
    if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 8002b56:	428b      	cmp	r3, r1
 8002b58:	d8ea      	bhi.n	8002b30 <inotify+0x10>
 8002b5a:	f382 8811 	msr	BASEPRI, r2
      osalSysUnlock();

      n = (n / maxsize) * maxsize;
      usbPrepareQueuedReceive(sdup->config->usbp,
 8002b5e:	fbb1 f1f3 	udiv	r1, r1, r3
 8002b62:	f8d4 2254 	ldr.w	r2, [r4, #596]	; 0x254
 8002b66:	fb03 f301 	mul.w	r3, r3, r1
 8002b6a:	6810      	ldr	r0, [r2, #0]
 8002b6c:	7951      	ldrb	r1, [r2, #5]
 8002b6e:	f104 020c 	add.w	r2, r4, #12
 8002b72:	f000 fa15 	bl	8002fa0 <usbPrepareQueuedReceive>
 8002b76:	2320      	movs	r3, #32
 8002b78:	f383 8811 	msr	BASEPRI, r3
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 8002b7c:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 8002b80:	7959      	ldrb	r1, [r3, #5]
 8002b82:	6818      	ldr	r0, [r3, #0]
    }
  }
}
 8002b84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      usbPrepareQueuedReceive(sdup->config->usbp,
                              sdup->config->bulk_out,
                              &sdup->iqueue, n);

      osalSysLock();
      (void) usbStartReceiveI(sdup->config->usbp, sdup->config->bulk_out);
 8002b88:	f000 ba2a 	b.w	8002fe0 <usbStartReceiveI>
 8002b8c:	0000      	movs	r0, r0
	...

08002b90 <readt>:
  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp, n, timeout);
 8002b90:	300c      	adds	r0, #12
 8002b92:	f7ff bbad 	b.w	80022f0 <chIQReadTimeout>
 8002b96:	bf00      	nop
	...

08002ba0 <read>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialUSBDriver *)ip)->iqueue, bp,
 8002ba0:	300c      	adds	r0, #12
 8002ba2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ba6:	f7ff bba3 	b.w	80022f0 <chIQReadTimeout>
 8002baa:	bf00      	nop
 8002bac:	0000      	movs	r0, r0
	...

08002bb0 <writet>:
  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp, n, timeout);
 8002bb0:	3030      	adds	r0, #48	; 0x30
 8002bb2:	f7ff bc45 	b.w	8002440 <chOQWriteTimeout>
 8002bb6:	bf00      	nop
	...

08002bc0 <write>:
 * Interface implementation.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialUSBDriver *)ip)->oqueue, bp,
 8002bc0:	3030      	adds	r0, #48	; 0x30
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bc6:	f7ff bc3b 	b.w	8002440 <chOQWriteTimeout>
 8002bca:	bf00      	nop
 8002bcc:	0000      	movs	r0, r0
	...

08002bd0 <gett>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, timeout);
 8002bd0:	300c      	adds	r0, #12
 8002bd2:	f7ff bb65 	b.w	80022a0 <chIQGetTimeout>
 8002bd6:	bf00      	nop
	...

08002be0 <get>:
  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialUSBDriver *)ip)->iqueue, TIME_INFINITE);
 8002be0:	300c      	adds	r0, #12
 8002be2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002be6:	f7ff bb5b 	b.w	80022a0 <chIQGetTimeout>
 8002bea:	bf00      	nop
 8002bec:	0000      	movs	r0, r0
	...

08002bf0 <putt>:
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, timeout);
 8002bf0:	3030      	adds	r0, #48	; 0x30
 8002bf2:	f7ff bbdd 	b.w	80023b0 <chOQPutTimeout>
 8002bf6:	bf00      	nop
	...

08002c00 <put>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialUSBDriver *)ip)->oqueue, b, TIME_INFINITE);
 8002c00:	3030      	adds	r0, #48	; 0x30
 8002c02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c06:	f7ff bbd3 	b.w	80023b0 <chOQPutTimeout>
 8002c0a:	bf00      	nop
 8002c0c:	0000      	movs	r0, r0
	...

08002c10 <sduInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sduInit(void) {
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
	...

08002c20 <sduObjectInit>:
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 8002c20:	b510      	push	{r4, lr}

  sdup->vmt = &vmt;
 8002c22:	4603      	mov	r3, r0
 8002c24:	4a0e      	ldr	r2, [pc, #56]	; (8002c60 <sduObjectInit+0x40>)
 8002c26:	f843 2b04 	str.w	r2, [r3], #4
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 8002c2a:	b082      	sub	sp, #8

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 8002c2c:	2201      	movs	r2, #1
 *
 * @param[out] sdup     pointer to a @p SerialUSBDriver structure
 *
 * @init
 */
void sduObjectInit(SerialUSBDriver *sdup) {
 8002c2e:	4604      	mov	r4, r0

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 8002c30:	9000      	str	r0, [sp, #0]
 8002c32:	f100 0154 	add.w	r1, r0, #84	; 0x54
 8002c36:	6043      	str	r3, [r0, #4]
 */
void sduObjectInit(SerialUSBDriver *sdup) {

  sdup->vmt = &vmt;
  osalEventObjectInit(&sdup->event);
  sdup->state = SDU_STOP;
 8002c38:	7202      	strb	r2, [r0, #8]
  iqObjectInit(&sdup->iqueue, sdup->ib, SERIAL_USB_BUFFERS_SIZE, inotify, sdup);
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <sduObjectInit+0x44>)
 8002c3c:	300c      	adds	r0, #12
 8002c3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c42:	f7ff faed 	bl	8002220 <chIQObjectInit>
  oqObjectInit(&sdup->oqueue, sdup->ob, SERIAL_USB_BUFFERS_SIZE, onotify, sdup);
 8002c46:	9400      	str	r4, [sp, #0]
 8002c48:	f504 71aa 	add.w	r1, r4, #340	; 0x154
 8002c4c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002c50:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <sduObjectInit+0x48>)
 8002c52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c56:	f7ff fb8b 	bl	8002370 <chOQObjectInit>
}
 8002c5a:	b002      	add	sp, #8
 8002c5c:	bd10      	pop	{r4, pc}
 8002c5e:	bf00      	nop
 8002c60:	080099c0 	.word	0x080099c0
 8002c64:	08002b21 	.word	0x08002b21
 8002c68:	08002ac1 	.word	0x08002ac1
 8002c6c:	00000000 	.word	0x00000000

08002c70 <sduStart>:
 * @param[in] config    the serial over USB driver configuration
 *
 * @api
 */
void sduStart(SerialUSBDriver *sdup, const SerialUSBConfig *config) {
  USBDriver *usbp = config->usbp;
 8002c70:	680b      	ldr	r3, [r1, #0]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f382 8811 	msr	BASEPRI, r2
  osalDbgCheck(sdup != NULL);

  osalSysLock();
  osalDbgAssert((sdup->state == SDU_STOP) || (sdup->state == SDU_READY),
                "invalid state");
  usbp->in_params[config->bulk_in - 1U]   = sdup;
 8002c78:	790a      	ldrb	r2, [r1, #4]
 8002c7a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8002c7e:	6190      	str	r0, [r2, #24]
  usbp->out_params[config->bulk_out - 1U] = sdup;
 8002c80:	794a      	ldrb	r2, [r1, #5]
 8002c82:	3209      	adds	r2, #9
 8002c84:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  if (config->int_in > 0U) {
 8002c88:	798a      	ldrb	r2, [r1, #6]
 8002c8a:	b112      	cbz	r2, 8002c92 <sduStart+0x22>
    usbp->in_params[config->int_in - 1U]  = sdup;
 8002c8c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002c90:	6198      	str	r0, [r3, #24]
  }
  sdup->config = config;
  sdup->state = SDU_READY;
 8002c92:	2302      	movs	r3, #2
 8002c94:	7203      	strb	r3, [r0, #8]
  usbp->in_params[config->bulk_in - 1U]   = sdup;
  usbp->out_params[config->bulk_out - 1U] = sdup;
  if (config->int_in > 0U) {
    usbp->in_params[config->int_in - 1U]  = sdup;
  }
  sdup->config = config;
 8002c96:	f8c0 1254 	str.w	r1, [r0, #596]	; 0x254
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
	...

08002cb0 <sduConfigureHookI>:
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 8002cb0:	b570      	push	{r4, r5, r6, lr}
  USBDriver *usbp = sdup->config->usbp;
 8002cb2:	f8d0 3254 	ldr.w	r3, [r0, #596]	; 0x254

  iqResetI(&sdup->iqueue);
 8002cb6:	f100 060c 	add.w	r6, r0, #12
 *
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
 8002cba:	4604      	mov	r4, r0
  USBDriver *usbp = sdup->config->usbp;

  iqResetI(&sdup->iqueue);
 8002cbc:	4630      	mov	r0, r6
 * @param[in] sdup      pointer to a @p SerialUSBDriver object
 *
 * @iclass
 */
void sduConfigureHookI(SerialUSBDriver *sdup) {
  USBDriver *usbp = sdup->config->usbp;
 8002cbe:	681d      	ldr	r5, [r3, #0]

  iqResetI(&sdup->iqueue);
 8002cc0:	f7ff fabe 	bl	8002240 <chIQResetI>
  oqResetI(&sdup->oqueue);
 8002cc4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002cc8:	f7ff fb62 	bl	8002390 <chOQResetI>
 8002ccc:	1d20      	adds	r0, r4, #4
 8002cce:	2101      	movs	r1, #1
 8002cd0:	f7ff f816 	bl	8001d00 <chEvtBroadcastFlagsI>
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 8002cd4:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 8002cd8:	7959      	ldrb	r1, [r3, #5]
 8002cda:	eb05 0381 	add.w	r3, r5, r1, lsl #2
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 8002cde:	4628      	mov	r0, r5
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
 8002ce0:	68db      	ldr	r3, [r3, #12]
  iqResetI(&sdup->iqueue);
  oqResetI(&sdup->oqueue);
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
 8002ce2:	4632      	mov	r2, r6
 8002ce4:	8a5b      	ldrh	r3, [r3, #18]
 8002ce6:	f000 f95b 	bl	8002fa0 <usbPrepareQueuedReceive>
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 8002cea:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 8002cee:	4628      	mov	r0, r5
 8002cf0:	7959      	ldrb	r1, [r3, #5]
}
 8002cf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  chnAddFlagsI(sdup, CHN_CONNECTED);

  /* Starts the first OUT transaction immediately.*/
  usbPrepareQueuedReceive(usbp, sdup->config->bulk_out, &sdup->iqueue,
                          usbp->epc[sdup->config->bulk_out]->out_maxsize);
  (void) usbStartReceiveI(usbp, sdup->config->bulk_out);
 8002cf6:	f000 b973 	b.w	8002fe0 <usbStartReceiveI>
 8002cfa:	bf00      	nop
 8002cfc:	0000      	movs	r0, r0
	...

08002d00 <sduRequestsHook>:
 * @retval true         Message handled internally.
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
 8002d00:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8002d04:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	d001      	beq.n	8002d10 <sduRequestsHook+0x10>
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
      return true;
    default:
      return false;
 8002d0c:	2000      	movs	r0, #0
    }
  }
  return false;
}
 8002d0e:	4770      	bx	lr
 * @retval false        Message not handled.
 */
bool sduRequestsHook(USBDriver *usbp) {

  if ((usbp->setup[0] & USB_RTYPE_TYPE_MASK) == USB_RTYPE_TYPE_CLASS) {
    switch (usbp->setup[1]) {
 8002d10:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8002d14:	2b21      	cmp	r3, #33	; 0x21
 8002d16:	d003      	beq.n	8002d20 <sduRequestsHook+0x20>
 8002d18:	2b22      	cmp	r3, #34	; 0x22
 8002d1a:	d009      	beq.n	8002d30 <sduRequestsHook+0x30>
 8002d1c:	2b20      	cmp	r3, #32
 8002d1e:	d1f5      	bne.n	8002d0c <sduRequestsHook+0xc>
    case CDC_GET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
      return true;
    case CDC_SET_LINE_CODING:
      usbSetupTransfer(usbp, (uint8_t *)&linecoding, sizeof(linecoding), NULL);
 8002d20:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <sduRequestsHook+0x3c>)
 8002d22:	6383      	str	r3, [r0, #56]	; 0x38
 8002d24:	2207      	movs	r2, #7
 8002d26:	2300      	movs	r3, #0
 8002d28:	63c2      	str	r2, [r0, #60]	; 0x3c
 8002d2a:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	4770      	bx	lr
    case CDC_SET_CONTROL_LINE_STATE:
      /* Nothing to do, there are no control lines.*/
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8002d30:	2300      	movs	r3, #0
 8002d32:	6383      	str	r3, [r0, #56]	; 0x38
 8002d34:	63c3      	str	r3, [r0, #60]	; 0x3c
 8002d36:	6403      	str	r3, [r0, #64]	; 0x40
      return true;
 8002d38:	2001      	movs	r0, #1
 8002d3a:	4770      	bx	lr
 8002d3c:	20000800 	.word	0x20000800

08002d40 <sduDataTransmitted>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataTransmitted(USBDriver *usbp, usbep_t ep) {
 8002d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t n;
  SerialUSBDriver *sdup = usbp->in_params[ep - 1U];
 8002d42:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002d46:	699c      	ldr	r4, [r3, #24]

  if (sdup == NULL) {
 8002d48:	b1bc      	cbz	r4, 8002d7a <sduDataTransmitted+0x3a>
 8002d4a:	460e      	mov	r6, r1
 8002d4c:	4605      	mov	r5, r0
 8002d4e:	2720      	movs	r7, #32
 8002d50:	f387 8811 	msr	BASEPRI, r7
 8002d54:	2108      	movs	r1, #8
 8002d56:	1d20      	adds	r0, r4, #4
 8002d58:	f7fe ffd2 	bl	8001d00 <chEvtBroadcastFlagsI>
 */
static inline size_t chOQGetFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(oqp) - chQSpaceI(oqp));
 8002d5c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d60:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002d62:	1ad3      	subs	r3, r2, r3

  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_OUTPUT_EMPTY);

  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if ((n = oqGetFullI(&sdup->oqueue)) > 0U) {
 8002d64:	1a5b      	subs	r3, r3, r1
 8002d66:	d110      	bne.n	8002d8a <sduDataTransmitted+0x4a>
    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, n);

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
  }
  else if ((usbp->epc[ep]->in_state->txsize > 0U) &&
 8002d68:	eb05 0386 	add.w	r3, r5, r6, lsl #2
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	695a      	ldr	r2, [r3, #20]
 8002d70:	6852      	ldr	r2, [r2, #4]
 8002d72:	b91a      	cbnz	r2, 8002d7c <sduDataTransmitted+0x3c>
 8002d74:	2300      	movs	r3, #0
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d7c:	8a1b      	ldrh	r3, [r3, #16]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	4013      	ands	r3, r2
 8002d82:	d1f7      	bne.n	8002d74 <sduDataTransmitted+0x34>
 8002d84:	f383 8811 	msr	BASEPRI, r3
 8002d88:	e002      	b.n	8002d90 <sduDataTransmitted+0x50>
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f382 8811 	msr	BASEPRI, r2
       size. Otherwise the recipient may expect more data coming soon and
       not return buffered data to app. See section 5.8.3 Bulk Transfer
       Packet Size Constraints of the USB Specification document.*/
    osalSysUnlockFromISR();

    usbPrepareQueuedTransmit(usbp, ep, &sdup->oqueue, 0);
 8002d90:	f104 0230 	add.w	r2, r4, #48	; 0x30
 8002d94:	4631      	mov	r1, r6
 8002d96:	4628      	mov	r0, r5
 8002d98:	f000 f912 	bl	8002fc0 <usbPrepareQueuedTransmit>
 8002d9c:	f387 8811 	msr	BASEPRI, r7

    osalSysLockFromISR();
    (void) usbStartTransmitI(usbp, ep);
 8002da0:	4631      	mov	r1, r6
 8002da2:	4628      	mov	r0, r5
 8002da4:	f000 f92c 	bl	8003000 <usbStartTransmitI>
 8002da8:	e7e4      	b.n	8002d74 <sduDataTransmitted+0x34>
 8002daa:	bf00      	nop
 8002dac:	0000      	movs	r0, r0
	...

08002db0 <sduDataReceived>:
 *          data endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduDataReceived(USBDriver *usbp, usbep_t ep) {
 8002db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  size_t n, maxsize;
  SerialUSBDriver *sdup = usbp->out_params[ep - 1U];
 8002db4:	f101 0309 	add.w	r3, r1, #9
 8002db8:	f850 6023 	ldr.w	r6, [r0, r3, lsl #2]

  if (sdup == NULL) {
 8002dbc:	b1be      	cbz	r6, 8002dee <sduDataReceived+0x3e>
 8002dbe:	4680      	mov	r8, r0
 8002dc0:	460f      	mov	r7, r1
 8002dc2:	f04f 0920 	mov.w	r9, #32
 8002dc6:	f389 8811 	msr	BASEPRI, r9
 8002dca:	2104      	movs	r1, #4
 8002dcc:	1870      	adds	r0, r6, r1
 8002dce:	f7fe ff97 	bl	8001d00 <chEvtBroadcastFlagsI>
  osalSysLockFromISR();
  chnAddFlagsI(sdup, CHN_INPUT_AVAILABLE);

  /* Writes to the input queue can only happen when there is enough space
     to hold at least one packet.*/
  maxsize = usbp->epc[ep]->out_maxsize;
 8002dd2:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 */
static inline size_t chIQGetEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (size_t)(chQSizeX(iqp) - chQSpaceI(iqp));
 8002dd6:	69b4      	ldr	r4, [r6, #24]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	69f5      	ldr	r5, [r6, #28]
 8002ddc:	6973      	ldr	r3, [r6, #20]
 8002dde:	8a51      	ldrh	r1, [r2, #18]
 8002de0:	1b2d      	subs	r5, r5, r4
 8002de2:	1aec      	subs	r4, r5, r3
  if ((n = iqGetEmptyI(&sdup->iqueue)) >= maxsize) {
 8002de4:	42a1      	cmp	r1, r4
 8002de6:	d904      	bls.n	8002df2 <sduDataReceived+0x42>
 8002de8:	2300      	movs	r3, #0
 8002dea:	f383 8811 	msr	BASEPRI, r3
 8002dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002df2:	2300      	movs	r3, #0
 8002df4:	f383 8811 	msr	BASEPRI, r3
    /* The endpoint cannot be busy, we are in the context of the callback,
       so a packet is in the buffer for sure.*/
    osalSysUnlockFromISR();

    n = (n / maxsize) * maxsize;
    usbPrepareQueuedReceive(usbp, ep, &sdup->iqueue, n);
 8002df8:	fbb4 f3f1 	udiv	r3, r4, r1
 8002dfc:	f106 020c 	add.w	r2, r6, #12
 8002e00:	fb01 f303 	mul.w	r3, r1, r3
 8002e04:	4640      	mov	r0, r8
 8002e06:	4639      	mov	r1, r7
 8002e08:	f000 f8ca 	bl	8002fa0 <usbPrepareQueuedReceive>
 8002e0c:	f389 8811 	msr	BASEPRI, r9

    osalSysLockFromISR();
    (void) usbStartReceiveI(usbp, ep);
 8002e10:	4639      	mov	r1, r7
 8002e12:	4640      	mov	r0, r8
 8002e14:	f000 f8e4 	bl	8002fe0 <usbStartReceiveI>
 8002e18:	e7e6      	b.n	8002de8 <sduDataReceived+0x38>
 8002e1a:	bf00      	nop
 8002e1c:	0000      	movs	r0, r0
	...

08002e20 <sduInterruptTransmitted>:
 *          interrupt endpoint.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 */
void sduInterruptTransmitted(USBDriver *usbp, usbep_t ep) {
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
	...

08002e30 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8002e30:	f001 bf4e 	b.w	8004cd0 <spi_lld_init>
	...

08002e40 <spiObjectInit>:
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
  spip->config = NULL;
 8002e40:	2300      	movs	r3, #0
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state = SPI_STOP;
 8002e42:	2201      	movs	r2, #1
 8002e44:	7002      	strb	r2, [r0, #0]
  spip->config = NULL;
 8002e46:	6043      	str	r3, [r0, #4]
#if SPI_USE_WAIT == TRUE
  spip->thread = NULL;
 8002e48:	6083      	str	r3, [r0, #8]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8002e4a:	300c      	adds	r0, #12
 8002e4c:	f7fe bd10 	b.w	8001870 <chMtxObjectInit>

08002e50 <spiStart>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] config    pointer to the @p SPIConfig object
 *
 * @api
 */
void spiStart(SPIDriver *spip, const SPIConfig *config) {
 8002e50:	b510      	push	{r4, lr}
 8002e52:	2320      	movs	r3, #32
 8002e54:	4604      	mov	r4, r0
 8002e56:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");
  spip->config = config;
 8002e5a:	6041      	str	r1, [r0, #4]
  spi_lld_start(spip);
 8002e5c:	f001 ff70 	bl	8004d40 <spi_lld_start>
  spip->state = SPI_READY;
 8002e60:	2302      	movs	r3, #2
 8002e62:	7023      	strb	r3, [r4, #0]
 8002e64:	2300      	movs	r3, #0
 8002e66:	f383 8811 	msr	BASEPRI, r3
 8002e6a:	bd10      	pop	{r4, pc}
 8002e6c:	0000      	movs	r0, r0
	...

08002e70 <spiSelect>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiSelect(SPIDriver *spip) {
 8002e70:	b508      	push	{r3, lr}
 8002e72:	2320      	movs	r3, #32
 8002e74:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  spiSelectI(spip);
 8002e78:	f001 ffca 	bl	8004e10 <spi_lld_select>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f383 8811 	msr	BASEPRI, r3
 8002e82:	bd08      	pop	{r3, pc}
	...

08002e90 <spiUnselect>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @api
 */
void spiUnselect(SPIDriver *spip) {
 8002e90:	b508      	push	{r3, lr}
 8002e92:	2320      	movs	r3, #32
 8002e94:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck(spip != NULL);

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  spiUnselectI(spip);
 8002e98:	f001 ffc2 	bl	8004e20 <spi_lld_unselect>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f383 8811 	msr	BASEPRI, r3
 8002ea2:	bd08      	pop	{r3, pc}
	...

08002eb0 <spiExchange>:
 * @param[out] rxbuf    the pointer to the receive buffer
 *
 * @api
 */
void spiExchange(SPIDriver *spip, size_t n,
                 const void *txbuf, void *rxbuf) {
 8002eb0:	b538      	push	{r3, r4, r5, lr}
 8002eb2:	4604      	mov	r4, r0
 8002eb4:	2520      	movs	r5, #32
 8002eb6:	f385 8811 	msr	BASEPRI, r5
               (rxbuf != NULL) && (txbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartExchangeI(spip, n, txbuf, rxbuf);
 8002eba:	2503      	movs	r5, #3
 8002ebc:	f804 5b08 	strb.w	r5, [r4], #8
 8002ec0:	f001 ffb6 	bl	8004e30 <spi_lld_exchange>
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 8002ec4:	4620      	mov	r0, r4
 8002ec6:	f7fe fa5b 	bl	8001380 <chThdSuspendS>
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	bd38      	pop	{r3, r4, r5, pc}
 8002ed2:	bf00      	nop
	...

08002ee0 <spiSend>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @api
 */
void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 8002ee0:	b510      	push	{r4, lr}
 8002ee2:	2320      	movs	r3, #32
 8002ee4:	4604      	mov	r4, r0
 8002ee6:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((spip != NULL) && (n > 0U) && (txbuf != NULL));

  osalSysLock();
  osalDbgAssert(spip->state == SPI_READY, "not ready");
  osalDbgAssert(spip->config->end_cb == NULL, "has callback");
  spiStartSendI(spip, n, txbuf);
 8002eea:	2303      	movs	r3, #3
 8002eec:	f804 3b08 	strb.w	r3, [r4], #8
 8002ef0:	f001 ffbe 	bl	8004e70 <spi_lld_send>
 8002ef4:	4620      	mov	r0, r4
 8002ef6:	f7fe fa43 	bl	8001380 <chThdSuspendS>
 8002efa:	2300      	movs	r3, #0
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	bd10      	pop	{r4, pc}
 8002f02:	bf00      	nop
	...

08002f10 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8002f10:	f001 ba9e 	b.w	8004450 <usb_lld_init>
	...

08002f20 <usbObjectInit>:
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
 8002f20:	2300      	movs	r3, #0
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8002f22:	2201      	movs	r2, #1
 8002f24:	7002      	strb	r2, [r0, #0]
  usbp->config       = NULL;
 8002f26:	6043      	str	r3, [r0, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8002f28:	61c3      	str	r3, [r0, #28]
    usbp->out_params[i] = NULL;
 8002f2a:	6283      	str	r3, [r0, #40]	; 0x28
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8002f2c:	6203      	str	r3, [r0, #32]
    usbp->out_params[i] = NULL;
 8002f2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8002f30:	6243      	str	r3, [r0, #36]	; 0x24
    usbp->out_params[i] = NULL;
 8002f32:	6303      	str	r3, [r0, #48]	; 0x30
  }
  usbp->transmitting = 0;
 8002f34:	8103      	strh	r3, [r0, #8]
  usbp->receiving    = 0;
 8002f36:	8143      	strh	r3, [r0, #10]
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	0000      	movs	r0, r0
	...

08002f40 <usbStart>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] config    pointer to the @p USBConfig object
 *
 * @api
 */
void usbStart(USBDriver *usbp, const USBConfig *config) {
 8002f40:	b538      	push	{r3, r4, r5, lr}
 8002f42:	4604      	mov	r4, r0
 8002f44:	2320      	movs	r3, #32
 8002f46:	f383 8811 	msr	BASEPRI, r3
  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8002f4a:	2500      	movs	r5, #0
  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");
  usbp->config = config;
 8002f4c:	6041      	str	r1, [r0, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8002f4e:	60c5      	str	r5, [r0, #12]
 8002f50:	6105      	str	r5, [r0, #16]
 8002f52:	6145      	str	r5, [r0, #20]
 8002f54:	6185      	str	r5, [r0, #24]
  }
  usb_lld_start(usbp);
 8002f56:	f001 fa93 	bl	8004480 <usb_lld_start>
  usbp->state = USB_READY;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	7023      	strb	r3, [r4, #0]
 8002f5e:	f385 8811 	msr	BASEPRI, r5
 8002f62:	bd38      	pop	{r3, r4, r5, pc}
	...

08002f70 <usbInitEndpointI>:
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 8002f70:	6953      	ldr	r3, [r2, #20]
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 8002f72:	b410      	push	{r4}
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  if (epcp->in_state != NULL) {
 8002f74:	b12b      	cbz	r3, 8002f82 <usbInitEndpointI+0x12>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 8002f76:	2400      	movs	r4, #0
 8002f78:	601c      	str	r4, [r3, #0]
 8002f7a:	605c      	str	r4, [r3, #4]
 8002f7c:	609c      	str	r4, [r3, #8]
 8002f7e:	60dc      	str	r4, [r3, #12]
 8002f80:	611c      	str	r4, [r3, #16]
  }
  if (epcp->out_state != NULL) {
 8002f82:	6993      	ldr	r3, [r2, #24]
 8002f84:	b12b      	cbz	r3, 8002f92 <usbInitEndpointI+0x22>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 8002f86:	2400      	movs	r4, #0
 8002f88:	601c      	str	r4, [r3, #0]
 8002f8a:	605c      	str	r4, [r3, #4]
 8002f8c:	609c      	str	r4, [r3, #8]
 8002f8e:	60dc      	str	r4, [r3, #12]
 8002f90:	611c      	str	r4, [r3, #16]
  }

  usbp->epc[ep] = epcp;
 8002f92:	eb00 0381 	add.w	r3, r0, r1, lsl #2

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
}
 8002f96:	bc10      	pop	{r4}
  }
  if (epcp->out_state != NULL) {
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
  }

  usbp->epc[ep] = epcp;
 8002f98:	60da      	str	r2, [r3, #12]

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8002f9a:	f001 bb61 	b.w	8004660 <usb_lld_init_endpoint>
 8002f9e:	bf00      	nop

08002fa0 <usbPrepareQueuedReceive>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
 8002fa0:	b470      	push	{r4, r5, r6}
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002fa2:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  osp->rxqueued           = true;
 8002fa6:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002fa8:	68e4      	ldr	r4, [r4, #12]
 8002faa:	69a4      	ldr	r4, [r4, #24]

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 8002fac:	2500      	movs	r5, #0
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
 8002fae:	60e2      	str	r2, [r4, #12]
  osp->rxsize             = n;
 8002fb0:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedReceive(USBDriver *usbp, usbep_t ep,
                             input_queue_t *iqp, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = true;
 8002fb2:	7026      	strb	r6, [r4, #0]
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 8002fb4:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_receive(usbp, ep);
}
 8002fb6:	bc70      	pop	{r4, r5, r6}
  osp->rxqueued           = true;
  osp->mode.queue.rxqueue = iqp;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8002fb8:	f001 bc3a 	b.w	8004830 <usb_lld_prepare_receive>
 8002fbc:	0000      	movs	r0, r0
	...

08002fc0 <usbPrepareQueuedTransmit>:
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
 8002fc0:	b470      	push	{r4, r5, r6}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002fc2:	eb00 0481 	add.w	r4, r0, r1, lsl #2

  isp->txqueued           = true;
 8002fc6:	2601      	movs	r6, #1
 *
 * @special
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002fc8:	68e4      	ldr	r4, [r4, #12]
 8002fca:	6964      	ldr	r4, [r4, #20]

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 8002fcc:	2500      	movs	r5, #0
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
 8002fce:	60e2      	str	r2, [r4, #12]
  isp->txsize             = n;
 8002fd0:	6063      	str	r3, [r4, #4]
 */
void usbPrepareQueuedTransmit(USBDriver *usbp, usbep_t ep,
                              output_queue_t *oqp, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = true;
 8002fd2:	7026      	strb	r6, [r4, #0]
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;
 8002fd4:	60a5      	str	r5, [r4, #8]

  usb_lld_prepare_transmit(usbp, ep);
}
 8002fd6:	bc70      	pop	{r4, r5, r6}
  isp->txqueued           = true;
  isp->mode.queue.txqueue = oqp;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 8002fd8:	f001 bcaa 	b.w	8004930 <usb_lld_prepare_transmit>
 8002fdc:	0000      	movs	r0, r0
	...

08002fe0 <usbStartReceiveI>:
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {
 8002fe0:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	8944      	ldrh	r4, [r0, #10]
 8002fe6:	fa03 f201 	lsl.w	r2, r3, r1
 8002fea:	ea14 0602 	ands.w	r6, r4, r2
 8002fee:	d001      	beq.n	8002ff4 <usbStartReceiveI+0x14>
    return true;
 8002ff0:	4618      	mov	r0, r3
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_out(usbp, ep);
  return false;
}
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetReceiveStatusI(usbp, ep)) {
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002ff4:	4322      	orrs	r2, r4
 8002ff6:	8142      	strh	r2, [r0, #10]
  usb_lld_start_out(usbp, ep);
 8002ff8:	f001 fdb2 	bl	8004b60 <usb_lld_start_out>
  return false;
 8002ffc:	4630      	mov	r0, r6
 8002ffe:	bd70      	pop	{r4, r5, r6, pc}

08003000 <usbStartTransmitI>:
 * @retval false        Operation started successfully.
 * @retval true         Endpoint busy, operation not started.
 *
 * @iclass
 */
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {
 8003000:	b570      	push	{r4, r5, r6, lr}

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 8003002:	2301      	movs	r3, #1
 8003004:	8904      	ldrh	r4, [r0, #8]
 8003006:	fa03 f201 	lsl.w	r2, r3, r1
 800300a:	ea14 0602 	ands.w	r6, r4, r2
 800300e:	d001      	beq.n	8003014 <usbStartTransmitI+0x14>
    return true;
 8003010:	4618      	mov	r0, r3
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
  usb_lld_start_in(usbp, ep);
  return false;
}
 8003012:	bd70      	pop	{r4, r5, r6, pc}

  if (usbGetTransmitStatusI(usbp, ep)) {
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8003014:	4322      	orrs	r2, r4
 8003016:	8102      	strh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 8003018:	f001 fdb2 	bl	8004b80 <usb_lld_start_in>
  return false;
 800301c:	4630      	mov	r0, r6
 800301e:	bd70      	pop	{r4, r5, r6, pc}

08003020 <_usb_reset>:
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 8003020:	2200      	movs	r2, #0
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 8003022:	2102      	movs	r1, #2
 8003024:	7001      	strb	r1, [r0, #0]
  usbp->status        = 0;
 8003026:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
  usbp->address       = 0;
 800302a:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  usbp->configuration = 0;
 800302e:	f880 204f 	strb.w	r2, [r0, #79]	; 0x4f
  usbp->transmitting  = 0;
 8003032:	8102      	strh	r2, [r0, #8]
  usbp->receiving     = 0;
 8003034:	8142      	strh	r2, [r0, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 8003036:	60c2      	str	r2, [r0, #12]
 8003038:	6102      	str	r2, [r0, #16]
 800303a:	6142      	str	r2, [r0, #20]
 800303c:	6182      	str	r2, [r0, #24]
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800303e:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8003042:	f001 ba95 	b.w	8004570 <usb_lld_reset>
 8003046:	bf00      	nop
	...

08003050 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8003050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 8003052:	2300      	movs	r3, #0
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8003054:	4604      	mov	r4, r0
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 8003056:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  usbReadSetup(usbp, ep, usbp->setup);
 800305a:	f100 0244 	add.w	r2, r0, #68	; 0x44
 800305e:	f001 fbd7 	bl	8004810 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8003062:	6863      	ldr	r3, [r4, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d036      	beq.n	80030d8 <_usb_ep0setup+0x88>
      !(usbp->config->requests_hook_cb(usbp))) {
 800306a:	4620      	mov	r0, r4
 800306c:	4798      	blx	r3
  usbReadSetup(usbp, ep, usbp->setup);

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800306e:	2800      	cmp	r0, #0
 8003070:	d032      	beq.n	80030d8 <_usb_ep0setup+0x88>
 8003072:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003074:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 8003078:	f894 104b 	ldrb.w	r1, [r4, #75]	; 0x4b
 800307c:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
 8003080:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8003084:	4282      	cmp	r2, r0
    usbp->ep0n = max;
 8003086:	bf3c      	itt	cc
 8003088:	63e2      	strcc	r2, [r4, #60]	; 0x3c
 800308a:	4610      	movcc	r0, r2
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800308c:	061a      	lsls	r2, r3, #24
 800308e:	f100 80ab 	bmi.w	80031e8 <_usb_ep0setup+0x198>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8003092:	2800      	cmp	r0, #0
 8003094:	f000 808b 	beq.w	80031ae <_usb_ep0setup+0x15e>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003098:	68e3      	ldr	r3, [r4, #12]
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
 800309a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800309c:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = false;
 800309e:	2200      	movs	r2, #0
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
 80030a0:	2104      	movs	r1, #4
 80030a2:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 80030a6:	4611      	mov	r1, r2
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
 80030a8:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 80030aa:	6058      	str	r0, [r3, #4]
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 80030ac:	701a      	strb	r2, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 80030ae:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 80030b0:	4620      	mov	r0, r4
 80030b2:	f001 fbbd 	bl	8004830 <usb_lld_prepare_receive>
 80030b6:	2320      	movs	r3, #32
 80030b8:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 80030bc:	8963      	ldrh	r3, [r4, #10]
 80030be:	f013 0101 	ands.w	r1, r3, #1
 80030c2:	d105      	bne.n	80030d0 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 80030ca:	4620      	mov	r0, r4
 80030cc:	f001 fd48 	bl	8004b60 <usb_lld_start_out>
 80030d0:	2300      	movs	r3, #0
 80030d2:	f383 8811 	msr	BASEPRI, r3
 80030d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      !(usbp->config->requests_hook_cb(usbp))) {
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80030d8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80030dc:	f013 0760 	ands.w	r7, r3, #96	; 0x60
 80030e0:	461e      	mov	r6, r3
 80030e2:	d011      	beq.n	8003108 <_usb_ep0setup+0xb8>
        !default_handler(usbp)) {
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 80030e4:	2100      	movs	r1, #0
 80030e6:	4620      	mov	r0, r4
 80030e8:	f001 fd72 	bl	8004bd0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80030ec:	2100      	movs	r1, #0
 80030ee:	4620      	mov	r0, r4
 80030f0:	f001 fd5e 	bl	8004bb0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80030f4:	6863      	ldr	r3, [r4, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	b113      	cbz	r3, 8003100 <_usb_ep0setup+0xb0>
 80030fa:	2105      	movs	r1, #5
 80030fc:	4620      	mov	r0, r4
 80030fe:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8003100:	2306      	movs	r3, #6
 8003102:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 8003106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8003108:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 800310c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003110:	ea42 2500 	orr.w	r5, r2, r0, lsl #8
 8003114:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8003118:	f000 80eb 	beq.w	80032f2 <_usb_ep0setup+0x2a2>
 800311c:	d916      	bls.n	800314c <_usb_ep0setup+0xfc>
 800311e:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8003122:	f000 80ce 	beq.w	80032c2 <_usb_ep0setup+0x272>
 8003126:	d92f      	bls.n	8003188 <_usb_ep0setup+0x138>
 8003128:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 800312c:	d076      	beq.n	800321c <_usb_ep0setup+0x1cc>
 800312e:	f640 4202 	movw	r2, #3074	; 0xc02
 8003132:	4295      	cmp	r5, r2
 8003134:	f000 80ef 	beq.w	8003316 <_usb_ep0setup+0x2c6>
 8003138:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800313c:	d1d2      	bne.n	80030e4 <_usb_ep0setup+0x94>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800313e:	f104 024f 	add.w	r2, r4, #79	; 0x4f
 8003142:	2001      	movs	r0, #1
 8003144:	6427      	str	r7, [r4, #64]	; 0x40
 8003146:	63a2      	str	r2, [r4, #56]	; 0x38
 8003148:	63e0      	str	r0, [r4, #60]	; 0x3c
 800314a:	e795      	b.n	8003078 <_usb_ep0setup+0x28>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800314c:	2d02      	cmp	r5, #2
 800314e:	f000 80a2 	beq.w	8003296 <_usb_ep0setup+0x246>
 8003152:	f240 8097 	bls.w	8003284 <_usb_ep0setup+0x234>
 8003156:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800315a:	f000 8084 	beq.w	8003266 <_usb_ep0setup+0x216>
 800315e:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8003162:	d1bf      	bne.n	80030e4 <_usb_ep0setup+0x94>
        return false;
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8003164:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1bb      	bne.n	80030e4 <_usb_ep0setup+0x94>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800316c:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8003170:	f013 010f 	ands.w	r1, r3, #15
 8003174:	d015      	beq.n	80031a2 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8003176:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8003178:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800317a:	f100 80f4 	bmi.w	8003366 <_usb_ep0setup+0x316>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800317e:	f001 fd37 	bl	8004bf0 <usb_lld_clear_out>
 8003182:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 8003186:	e00c      	b.n	80031a2 <_usb_ep0setup+0x152>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8003188:	f240 3302 	movw	r3, #770	; 0x302
 800318c:	429d      	cmp	r5, r3
 800318e:	d057      	beq.n	8003240 <_usb_ep0setup+0x1f0>
 8003190:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 8003194:	d1a6      	bne.n	80030e4 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8003196:	f8b4 3044 	ldrh.w	r3, [r4, #68]	; 0x44
 800319a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800319e:	f000 80d0 	beq.w	8003342 <_usb_ep0setup+0x2f2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80031a2:	2300      	movs	r3, #0
 80031a4:	63a3      	str	r3, [r4, #56]	; 0x38
 80031a6:	63e3      	str	r3, [r4, #60]	; 0x3c
 80031a8:	6423      	str	r3, [r4, #64]	; 0x40
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80031aa:	0633      	lsls	r3, r6, #24
 80031ac:	d42a      	bmi.n	8003204 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80031ae:	68e3      	ldr	r3, [r4, #12]
 80031b0:	695a      	ldr	r2, [r3, #20]
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 80031b2:	2105      	movs	r1, #5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 80031b4:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 80031b6:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 80031ba:	4619      	mov	r1, r3
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 80031bc:	7013      	strb	r3, [r2, #0]
  isp->mode.linear.txbuf  = buf;
 80031be:	60d3      	str	r3, [r2, #12]
  isp->txsize             = n;
 80031c0:	6053      	str	r3, [r2, #4]
  isp->txcnt              = 0;
 80031c2:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_transmit(usbp, ep);
 80031c4:	4620      	mov	r0, r4
 80031c6:	f001 fbb3 	bl	8004930 <usb_lld_prepare_transmit>
 80031ca:	2320      	movs	r3, #32
 80031cc:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 80031d0:	8923      	ldrh	r3, [r4, #8]
 80031d2:	f013 0101 	ands.w	r1, r3, #1
 80031d6:	f47f af7b 	bne.w	80030d0 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80031da:	f043 0301 	orr.w	r3, r3, #1
 80031de:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 80031e0:	4620      	mov	r0, r4
 80031e2:	f001 fccd 	bl	8004b80 <usb_lld_start_in>
 80031e6:	e773      	b.n	80030d0 <_usb_ep0setup+0x80>
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 80031e8:	b160      	cbz	r0, 8003204 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80031ea:	68e3      	ldr	r3, [r4, #12]
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
 80031ec:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80031ee:	695b      	ldr	r3, [r3, #20]

  isp->txqueued           = false;
 80031f0:	2200      	movs	r2, #0
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
 80031f2:	2101      	movs	r1, #1
 80031f4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 80031f8:	4611      	mov	r1, r2
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
 80031fa:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 80031fc:	6058      	str	r0, [r3, #4]
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 80031fe:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;
 8003200:	609a      	str	r2, [r3, #8]
 8003202:	e7df      	b.n	80031c4 <_usb_ep0setup+0x174>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8003204:	68e3      	ldr	r3, [r4, #12]
 8003206:	699a      	ldr	r2, [r3, #24]
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 8003208:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800320a:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800320c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 8003210:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 8003212:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 8003214:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 8003216:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 8003218:	6093      	str	r3, [r2, #8]
 800321a:	e749      	b.n	80030b0 <_usb_ep0setup+0x60>
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_CONFIGURATION << 8):
    /* Handling configuration selection from the host.*/
    usbp->configuration = usbp->setup[2];
 800321c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003220:	f884 304f 	strb.w	r3, [r4, #79]	; 0x4f
    if (usbp->configuration == 0U) {
 8003224:	2b00      	cmp	r3, #0
 8003226:	d17d      	bne.n	8003324 <_usb_ep0setup+0x2d4>
      usbp->state = USB_SELECTED;
 8003228:	2303      	movs	r3, #3
 800322a:	7023      	strb	r3, [r4, #0]
    }
    else {
      usbp->state = USB_ACTIVE;
    }
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800322c:	6863      	ldr	r3, [r4, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d0b6      	beq.n	80031a2 <_usb_ep0setup+0x152>
 8003234:	2102      	movs	r1, #2
 8003236:	4620      	mov	r0, r4
 8003238:	4798      	blx	r3
 800323a:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800323e:	e7b0      	b.n	80031a2 <_usb_ep0setup+0x152>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8003240:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003244:	2b00      	cmp	r3, #0
 8003246:	f47f af4d 	bne.w	80030e4 <_usb_ep0setup+0x94>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800324a:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800324e:	f013 010f 	ands.w	r1, r3, #15
 8003252:	d0a6      	beq.n	80031a2 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8003254:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8003256:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8003258:	f100 808a 	bmi.w	8003370 <_usb_ep0setup+0x320>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800325c:	f001 fca8 	bl	8004bb0 <usb_lld_stall_out>
 8003260:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 8003264:	e79d      	b.n	80031a2 <_usb_ep0setup+0x152>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8003266:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800326a:	2b01      	cmp	r3, #1
 800326c:	f47f af3a 	bne.w	80030e4 <_usb_ep0setup+0x94>
      usbp->status &= ~2U;
 8003270:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8003274:	63a7      	str	r7, [r4, #56]	; 0x38
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 8003276:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800327a:	63e7      	str	r7, [r4, #60]	; 0x3c
 800327c:	6427      	str	r7, [r4, #64]	; 0x40
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800327e:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 8003282:	e792      	b.n	80031aa <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8003284:	2d00      	cmp	r5, #0
 8003286:	d143      	bne.n	8003310 <_usb_ep0setup+0x2c0>
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8003288:	f104 024c 	add.w	r2, r4, #76	; 0x4c
 800328c:	2002      	movs	r0, #2
 800328e:	6425      	str	r5, [r4, #64]	; 0x40
 8003290:	63a2      	str	r2, [r4, #56]	; 0x38
 8003292:	63e0      	str	r0, [r4, #60]	; 0x3c
 8003294:	e6f0      	b.n	8003078 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8003296:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800329a:	f011 0f80 	tst.w	r1, #128	; 0x80
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800329e:	4620      	mov	r0, r4
 80032a0:	f001 010f 	and.w	r1, r1, #15
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80032a4:	d141      	bne.n	800332a <_usb_ep0setup+0x2da>
      default:
        return false;
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 80032a6:	f001 fa93 	bl	80047d0 <usb_lld_get_status_out>
 80032aa:	2801      	cmp	r0, #1
 80032ac:	d041      	beq.n	8003332 <_usb_ep0setup+0x2e2>
 80032ae:	2802      	cmp	r0, #2
 80032b0:	f47f af18 	bne.w	80030e4 <_usb_ep0setup+0x94>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
        /*lint -restore*/
        return true;
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80032b4:	4b31      	ldr	r3, [pc, #196]	; (800337c <_usb_ep0setup+0x32c>)
 80032b6:	63a3      	str	r3, [r4, #56]	; 0x38
 80032b8:	63e0      	str	r0, [r4, #60]	; 0x3c
 80032ba:	6427      	str	r7, [r4, #64]	; 0x40
 80032bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80032c0:	e6da      	b.n	8003078 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 80032c2:	f894 0049 	ldrb.w	r0, [r4, #73]	; 0x49
 80032c6:	6861      	ldr	r1, [r4, #4]
 80032c8:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80032cc:	684d      	ldr	r5, [r1, #4]
 80032ce:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 80032d2:	f894 1047 	ldrb.w	r1, [r4, #71]	; 0x47
 80032d6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80032da:	4620      	mov	r0, r4
 80032dc:	47a8      	blx	r5
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 80032de:	2800      	cmp	r0, #0
 80032e0:	f43f af00 	beq.w	80030e4 <_usb_ep0setup+0x94>
      return false;
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80032e4:	c809      	ldmia	r0, {r0, r3}
 80032e6:	6427      	str	r7, [r4, #64]	; 0x40
 80032e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80032ea:	63e0      	str	r0, [r4, #60]	; 0x3c
 80032ec:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80032f0:	e6c2      	b.n	8003078 <_usb_ep0setup+0x28>
    }
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80032f2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	f47f aef4 	bne.w	80030e4 <_usb_ep0setup+0x94>
      usbp->status |= 2U;
 80032fc:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8003300:	63a7      	str	r7, [r4, #56]	; 0x38
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 8003302:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8003306:	63e7      	str	r7, [r4, #60]	; 0x3c
 8003308:	6427      	str	r7, [r4, #64]	; 0x40
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800330a:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 800330e:	e74c      	b.n	80031aa <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8003310:	2d01      	cmp	r5, #1
 8003312:	f47f aee7 	bne.w	80030e4 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8003316:	4a1a      	ldr	r2, [pc, #104]	; (8003380 <_usb_ep0setup+0x330>)
 8003318:	63a2      	str	r2, [r4, #56]	; 0x38
 800331a:	2002      	movs	r0, #2
 800331c:	2200      	movs	r2, #0
 800331e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8003320:	6422      	str	r2, [r4, #64]	; 0x40
 8003322:	e6a9      	b.n	8003078 <_usb_ep0setup+0x28>
    usbp->configuration = usbp->setup[2];
    if (usbp->configuration == 0U) {
      usbp->state = USB_SELECTED;
    }
    else {
      usbp->state = USB_ACTIVE;
 8003324:	2304      	movs	r3, #4
 8003326:	7023      	strb	r3, [r4, #0]
 8003328:	e780      	b.n	800322c <_usb_ep0setup+0x1dc>
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800332a:	f001 fa61 	bl	80047f0 <usb_lld_get_status_in>
 800332e:	2801      	cmp	r0, #1
 8003330:	d1bd      	bne.n	80032ae <_usb_ep0setup+0x25e>
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8003332:	4b14      	ldr	r3, [pc, #80]	; (8003384 <_usb_ep0setup+0x334>)
 8003334:	63a3      	str	r3, [r4, #56]	; 0x38
 8003336:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003338:	6427      	str	r7, [r4, #64]	; 0x40
 800333a:	4628      	mov	r0, r5
 800333c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003340:	e69a      	b.n	8003078 <_usb_ep0setup+0x28>
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 8003342:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003346:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
  usb_lld_set_address(usbp);
 800334a:	4620      	mov	r0, r4
 800334c:	f001 f978 	bl	8004640 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8003350:	6863      	ldr	r3, [r4, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	b113      	cbz	r3, 800335c <_usb_ep0setup+0x30c>
 8003356:	2101      	movs	r1, #1
 8003358:	4620      	mov	r0, r4
 800335a:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 800335c:	2303      	movs	r3, #3
 800335e:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 8003362:	7023      	strb	r3, [r4, #0]
 8003364:	e71d      	b.n	80031a2 <_usb_ep0setup+0x152>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8003366:	f001 fc53 	bl	8004c10 <usb_lld_clear_in>
 800336a:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800336e:	e718      	b.n	80031a2 <_usb_ep0setup+0x152>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8003370:	f001 fc2e 	bl	8004bd0 <usb_lld_stall_in>
 8003374:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 8003378:	e713      	b.n	80031a2 <_usb_ep0setup+0x152>
 800337a:	bf00      	nop
 800337c:	080099f0 	.word	0x080099f0
 8003380:	080099e0 	.word	0x080099e0
 8003384:	08009a00 	.word	0x08009a00
	...

08003390 <_usb_ep0in>:
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8003390:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8003394:	b510      	push	{r4, lr}
 8003396:	4604      	mov	r4, r0
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8003398:	2b06      	cmp	r3, #6
 800339a:	d815      	bhi.n	80033c8 <_usb_ep0in+0x38>
 800339c:	e8df f003 	tbb	[pc, r3]
 80033a0:	041c3b04 	.word	0x041c3b04
 80033a4:	1504      	.short	0x1504
 80033a6:	04          	.byte	0x04
 80033a7:	00          	.byte	0x00
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 80033a8:	2100      	movs	r1, #0
 80033aa:	f001 fc11 	bl	8004bd0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80033ae:	2100      	movs	r1, #0
 80033b0:	4620      	mov	r0, r4
 80033b2:	f001 fbfd 	bl	8004bb0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80033b6:	6863      	ldr	r3, [r4, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	b113      	cbz	r3, 80033c2 <_usb_ep0in+0x32>
 80033bc:	2105      	movs	r1, #5
 80033be:	4620      	mov	r0, r4
 80033c0:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80033c2:	2306      	movs	r3, #6
 80033c4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80033c8:	bd10      	pop	{r4, pc}
    usb_lld_end_setup(usbp, ep);
#endif
    return;
  case USB_EP0_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 80033ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80033cc:	b103      	cbz	r3, 80033d0 <_usb_ep0in+0x40>
      usbp->ep0endcb(usbp);
 80033ce:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 80033d0:	2300      	movs	r3, #0
 80033d2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 80033d6:	bd10      	pop	{r4, pc}
 80033d8:	68c3      	ldr	r3, [r0, #12]
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80033da:	699a      	ldr	r2, [r3, #24]
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 80033dc:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 80033de:	2300      	movs	r3, #0
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 80033e0:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 80033e4:	4620      	mov	r0, r4
 80033e6:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 80033e8:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 80033ea:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 80033ec:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 80033ee:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_receive(usbp, ep);
 80033f0:	f001 fa1e 	bl	8004830 <usb_lld_prepare_receive>
 80033f4:	2320      	movs	r3, #32
 80033f6:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 80033fa:	8963      	ldrh	r3, [r4, #10]
 80033fc:	f013 0101 	ands.w	r1, r3, #1
 8003400:	d105      	bne.n	800340e <_usb_ep0in+0x7e>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8003408:	4620      	mov	r0, r4
 800340a:	f001 fba9 	bl	8004b60 <usb_lld_start_out>
 800340e:	2300      	movs	r3, #0
 8003410:	f383 8811 	msr	BASEPRI, r3
 8003414:	bd10      	pop	{r4, pc}
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8003416:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 800341a:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800341e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003420:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003424:	4293      	cmp	r3, r2
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8003426:	68c3      	ldr	r3, [r0, #12]
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8003428:	d9d7      	bls.n	80033da <_usb_ep0in+0x4a>
 800342a:	8a18      	ldrh	r0, [r3, #16]
 800342c:	fbb2 f1f0 	udiv	r1, r2, r0
 8003430:	fb00 2211 	mls	r2, r0, r1, r2
 8003434:	2a00      	cmp	r2, #0
 8003436:	d1d0      	bne.n	80033da <_usb_ep0in+0x4a>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8003438:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800343a:	4611      	mov	r1, r2
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800343c:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800343e:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 8003440:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 8003442:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 8003444:	4620      	mov	r0, r4
 8003446:	f001 fa73 	bl	8004930 <usb_lld_prepare_transmit>
 800344a:	2320      	movs	r3, #32
 800344c:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 8003450:	8923      	ldrh	r3, [r4, #8]
 8003452:	f013 0101 	ands.w	r1, r3, #1
 8003456:	d105      	bne.n	8003464 <_usb_ep0in+0xd4>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800345e:	4620      	mov	r0, r4
 8003460:	f001 fb8e 	bl	8004b80 <usb_lld_start_in>
 8003464:	2300      	movs	r3, #0
 8003466:	f383 8811 	msr	BASEPRI, r3
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
      osalSysUnlockFromISR();
      usbp->ep0state = USB_EP0_WAITING_TX0;
 800346a:	2302      	movs	r3, #2
 800346c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 8003470:	bd10      	pop	{r4, pc}
 8003472:	bf00      	nop
	...

08003480 <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 8003480:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8003484:	2a06      	cmp	r2, #6
 8003486:	d80c      	bhi.n	80034a2 <_usb_ep0out+0x22>
 8003488:	2301      	movs	r3, #1
 800348a:	4093      	lsls	r3, r2
 800348c:	f013 0f67 	tst.w	r3, #103	; 0x67
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8003490:	b510      	push	{r4, lr}
 8003492:	4604      	mov	r4, r0
 8003494:	d112      	bne.n	80034bc <_usb_ep0out+0x3c>
 8003496:	f013 0208 	ands.w	r2, r3, #8
 800349a:	d103      	bne.n	80034a4 <_usb_ep0out+0x24>
 800349c:	06db      	lsls	r3, r3, #27
 800349e:	d41e      	bmi.n	80034de <_usb_ep0out+0x5e>
 80034a0:	bd10      	pop	{r4, pc}
 80034a2:	4770      	bx	lr
    return;
  case USB_EP0_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeI(usbp, 0) != 0U) {
 80034a4:	68c3      	ldr	r3, [r0, #12]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f8      	bne.n	80034a0 <_usb_ep0out+0x20>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 80034ae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80034b0:	b103      	cbz	r3, 80034b4 <_usb_ep0out+0x34>
      usbp->ep0endcb(usbp);
 80034b2:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 80034b4:	2300      	movs	r3, #0
 80034b6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 80034ba:	bd10      	pop	{r4, pc}
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 80034bc:	2100      	movs	r1, #0
 80034be:	f001 fb87 	bl	8004bd0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80034c2:	2100      	movs	r1, #0
 80034c4:	4620      	mov	r0, r4
 80034c6:	f001 fb73 	bl	8004bb0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80034ca:	6863      	ldr	r3, [r4, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	b113      	cbz	r3, 80034d6 <_usb_ep0out+0x56>
 80034d0:	2105      	movs	r1, #5
 80034d2:	4620      	mov	r0, r4
 80034d4:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80034d6:	2306      	movs	r3, #6
 80034d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80034dc:	bd10      	pop	{r4, pc}
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80034de:	68c3      	ldr	r3, [r0, #12]
 80034e0:	695b      	ldr	r3, [r3, #20]

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 80034e2:	2105      	movs	r1, #5
 80034e4:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 80034e8:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 80034ea:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 80034ec:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 80034ee:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 80034f0:	4611      	mov	r1, r2
 80034f2:	f001 fa1d 	bl	8004930 <usb_lld_prepare_transmit>
 80034f6:	2320      	movs	r3, #32
 80034f8:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 80034fc:	8923      	ldrh	r3, [r4, #8]
 80034fe:	f013 0101 	ands.w	r1, r3, #1
 8003502:	d003      	beq.n	800350c <_usb_ep0out+0x8c>
 8003504:	2300      	movs	r3, #0
 8003506:	f383 8811 	msr	BASEPRI, r3
 800350a:	bd10      	pop	{r4, pc}
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 8003512:	4620      	mov	r0, r4
 8003514:	f001 fb34 	bl	8004b80 <usb_lld_start_in>
 8003518:	e7f4      	b.n	8003504 <_usb_ep0out+0x84>
 800351a:	bf00      	nop
 800351c:	0000      	movs	r0, r0
	...

08003520 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8003520:	0943      	lsrs	r3, r0, #5
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	b410      	push	{r4}
 8003526:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800352a:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800352e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 8003532:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8003536:	0109      	lsls	r1, r1, #4
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 8003538:	f000 001f 	and.w	r0, r0, #31
 800353c:	2201      	movs	r2, #1
 800353e:	fa02 f000 	lsl.w	r0, r2, r0
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 8003542:	b2c9      	uxtb	r1, r1
 8003544:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 8003548:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 800354c:	6018      	str	r0, [r3, #0]
}
 800354e:	bc10      	pop	{r4}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
	...

08003560 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 8003560:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 8003562:	4b07      	ldr	r3, [pc, #28]	; (8003580 <Vector6C+0x20>)
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 8003564:	4a07      	ldr	r2, [pc, #28]	; (8003584 <Vector6C+0x24>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 8003566:	6819      	ldr	r1, [r3, #0]
 8003568:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0;
 800356c:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	b10b      	cbz	r3, 8003576 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 8003572:	6850      	ldr	r0, [r2, #4]
 8003574:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 8003576:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800357a:	f7ff b929 	b.w	80027d0 <_port_irq_epilogue>
 800357e:	bf00      	nop
 8003580:	40026000 	.word	0x40026000
 8003584:	20000a58 	.word	0x20000a58
	...

08003590 <Vector70>:
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003590:	4b08      	ldr	r3, [pc, #32]	; (80035b4 <Vector70+0x24>)
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 8003592:	4809      	ldr	r0, [pc, #36]	; (80035b8 <Vector70+0x28>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003594:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 8003596:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003598:	0989      	lsrs	r1, r1, #6
 800359a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 800359e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
 80035a0:	018c      	lsls	r4, r1, #6
 80035a2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 80035a4:	b10a      	cbz	r2, 80035aa <Vector70+0x1a>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 80035a6:	68c0      	ldr	r0, [r0, #12]
 80035a8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80035aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80035ae:	f7ff b90f 	b.w	80027d0 <_port_irq_epilogue>
 80035b2:	bf00      	nop
 80035b4:	40026000 	.word	0x40026000
 80035b8:	20000a58 	.word	0x20000a58
 80035bc:	00000000 	.word	0x00000000

080035c0 <Vector74>:
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 80035c0:	4b08      	ldr	r3, [pc, #32]	; (80035e4 <Vector74+0x24>)
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 80035c2:	4809      	ldr	r0, [pc, #36]	; (80035e8 <Vector74+0x28>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 80035c4:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 80035c6:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 80035c8:	0c09      	lsrs	r1, r1, #16
 80035ca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 80035ce:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
 80035d0:	040c      	lsls	r4, r1, #16
 80035d2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 80035d4:	b10a      	cbz	r2, 80035da <Vector74+0x1a>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 80035d6:	6940      	ldr	r0, [r0, #20]
 80035d8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80035da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80035de:	f7ff b8f7 	b.w	80027d0 <_port_irq_epilogue>
 80035e2:	bf00      	nop
 80035e4:	40026000 	.word	0x40026000
 80035e8:	20000a58 	.word	0x20000a58
 80035ec:	00000000 	.word	0x00000000

080035f0 <Vector78>:
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80035f0:	4b08      	ldr	r3, [pc, #32]	; (8003614 <Vector78+0x24>)
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 80035f2:	4809      	ldr	r0, [pc, #36]	; (8003618 <Vector78+0x28>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80035f4:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 80035f6:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 80035f8:	0d89      	lsrs	r1, r1, #22
 80035fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 80035fe:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
 8003600:	058c      	lsls	r4, r1, #22
 8003602:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 8003604:	b10a      	cbz	r2, 800360a <Vector78+0x1a>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 8003606:	69c0      	ldr	r0, [r0, #28]
 8003608:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800360a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800360e:	f7ff b8df 	b.w	80027d0 <_port_irq_epilogue>
 8003612:	bf00      	nop
 8003614:	40026000 	.word	0x40026000
 8003618:	20000a58 	.word	0x20000a58
 800361c:	00000000 	.word	0x00000000

08003620 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 8003620:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 8003622:	4b07      	ldr	r3, [pc, #28]	; (8003640 <Vector7C+0x20>)
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 8003624:	4807      	ldr	r0, [pc, #28]	; (8003644 <Vector7C+0x24>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 8003626:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 8003628:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800362a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0;
 800362e:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 8003630:	b10a      	cbz	r2, 8003636 <Vector7C+0x16>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 8003632:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003634:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 8003636:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800363a:	f7ff b8c9 	b.w	80027d0 <_port_irq_epilogue>
 800363e:	bf00      	nop
 8003640:	40026000 	.word	0x40026000
 8003644:	20000a58 	.word	0x20000a58
	...

08003650 <Vector80>:
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 8003650:	4b08      	ldr	r3, [pc, #32]	; (8003674 <Vector80+0x24>)
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 8003652:	4809      	ldr	r0, [pc, #36]	; (8003678 <Vector80+0x28>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 8003654:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 8003656:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 8003658:	0989      	lsrs	r1, r1, #6
 800365a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 800365e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
 8003660:	018c      	lsls	r4, r1, #6
 8003662:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 8003664:	b10a      	cbz	r2, 800366a <Vector80+0x1a>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 8003666:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003668:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800366a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800366e:	f7ff b8af 	b.w	80027d0 <_port_irq_epilogue>
 8003672:	bf00      	nop
 8003674:	40026000 	.word	0x40026000
 8003678:	20000a58 	.word	0x20000a58
 800367c:	00000000 	.word	0x00000000

08003680 <Vector84>:
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003680:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <Vector84+0x24>)
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 8003682:	4809      	ldr	r0, [pc, #36]	; (80036a8 <Vector84+0x28>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003684:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 8003686:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003688:	0c09      	lsrs	r1, r1, #16
 800368a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 800368e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
 8003690:	040c      	lsls	r4, r1, #16
 8003692:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 8003694:	b10a      	cbz	r2, 800369a <Vector84+0x1a>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 8003696:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8003698:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800369a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800369e:	f7ff b897 	b.w	80027d0 <_port_irq_epilogue>
 80036a2:	bf00      	nop
 80036a4:	40026000 	.word	0x40026000
 80036a8:	20000a58 	.word	0x20000a58
 80036ac:	00000000 	.word	0x00000000

080036b0 <VectorFC>:
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80036b0:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <VectorFC+0x24>)
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 80036b2:	4809      	ldr	r0, [pc, #36]	; (80036d8 <VectorFC+0x28>)
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80036b4:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 80036b6:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 80036b8:	0d89      	lsrs	r1, r1, #22
 80036ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(VectorFC) {
 80036be:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
 80036c0:	058c      	lsls	r4, r1, #22
 80036c2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 80036c4:	b10a      	cbz	r2, 80036ca <VectorFC+0x1a>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 80036c6:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 80036c8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80036ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80036ce:	f7ff b87f 	b.w	80027d0 <_port_irq_epilogue>
 80036d2:	bf00      	nop
 80036d4:	40026000 	.word	0x40026000
 80036d8:	20000a58 	.word	0x20000a58
 80036dc:	00000000 	.word	0x00000000

080036e0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector120) {
 80036e0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80036e2:	4b07      	ldr	r3, [pc, #28]	; (8003700 <Vector120+0x20>)
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 80036e4:	4807      	ldr	r0, [pc, #28]	; (8003704 <Vector120+0x24>)
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80036e6:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 80036e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 80036ea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0;
 80036ee:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 80036f0:	b10a      	cbz	r2, 80036f6 <Vector120+0x16>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 80036f2:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80036f4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80036f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80036fa:	f7ff b869 	b.w	80027d0 <_port_irq_epilogue>
 80036fe:	bf00      	nop
 8003700:	40026400 	.word	0x40026400
 8003704:	20000a58 	.word	0x20000a58
	...

08003710 <Vector124>:
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003710:	4b08      	ldr	r3, [pc, #32]	; (8003734 <Vector124+0x24>)
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 8003712:	4809      	ldr	r0, [pc, #36]	; (8003738 <Vector124+0x28>)
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003714:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 8003716:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 8003718:	0989      	lsrs	r1, r1, #6
 800371a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector124) {
 800371e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
 8003720:	018c      	lsls	r4, r1, #6
 8003722:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 8003724:	b10a      	cbz	r2, 800372a <Vector124+0x1a>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 8003726:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8003728:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800372a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800372e:	f7ff b84f 	b.w	80027d0 <_port_irq_epilogue>
 8003732:	bf00      	nop
 8003734:	40026400 	.word	0x40026400
 8003738:	20000a58 	.word	0x20000a58
 800373c:	00000000 	.word	0x00000000

08003740 <Vector128>:
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 8003740:	4b08      	ldr	r3, [pc, #32]	; (8003764 <Vector128+0x24>)
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 8003742:	4809      	ldr	r0, [pc, #36]	; (8003768 <Vector128+0x28>)
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 8003744:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 8003746:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 8003748:	0c09      	lsrs	r1, r1, #16
 800374a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector128) {
 800374e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
 8003750:	040c      	lsls	r4, r1, #16
 8003752:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 8003754:	b10a      	cbz	r2, 800375a <Vector128+0x1a>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 8003756:	6d40      	ldr	r0, [r0, #84]	; 0x54
 8003758:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800375a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800375e:	f7ff b837 	b.w	80027d0 <_port_irq_epilogue>
 8003762:	bf00      	nop
 8003764:	40026400 	.word	0x40026400
 8003768:	20000a58 	.word	0x20000a58
 800376c:	00000000 	.word	0x00000000

08003770 <Vector12C>:
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 8003770:	4b08      	ldr	r3, [pc, #32]	; (8003794 <Vector12C+0x24>)
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 8003772:	4809      	ldr	r0, [pc, #36]	; (8003798 <Vector12C+0x28>)
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 8003774:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 8003776:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 8003778:	0d89      	lsrs	r1, r1, #22
 800377a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector12C) {
 800377e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
 8003780:	058c      	lsls	r4, r1, #22
 8003782:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 8003784:	b10a      	cbz	r2, 800378a <Vector12C+0x1a>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 8003786:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8003788:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800378a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800378e:	f7ff b81f 	b.w	80027d0 <_port_irq_epilogue>
 8003792:	bf00      	nop
 8003794:	40026400 	.word	0x40026400
 8003798:	20000a58 	.word	0x20000a58
 800379c:	00000000 	.word	0x00000000

080037a0 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector130) {
 80037a0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80037a2:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <Vector130+0x20>)
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 80037a4:	4807      	ldr	r0, [pc, #28]	; (80037c4 <Vector130+0x24>)
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80037a6:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 80037a8:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 80037aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0;
 80037ae:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 80037b0:	b10a      	cbz	r2, 80037b6 <Vector130+0x16>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 80037b2:	6e40      	ldr	r0, [r0, #100]	; 0x64
 80037b4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80037b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80037ba:	f7ff b809 	b.w	80027d0 <_port_irq_epilogue>
 80037be:	bf00      	nop
 80037c0:	40026400 	.word	0x40026400
 80037c4:	20000a58 	.word	0x20000a58
	...

080037d0 <Vector150>:
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 80037d0:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <Vector150+0x24>)
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 80037d2:	4809      	ldr	r0, [pc, #36]	; (80037f8 <Vector150+0x28>)
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 80037d4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 80037d6:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 80037d8:	0989      	lsrs	r1, r1, #6
 80037da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector150) {
 80037de:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
 80037e0:	018c      	lsls	r4, r1, #6
 80037e2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 80037e4:	b10a      	cbz	r2, 80037ea <Vector150+0x1a>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 80037e6:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 80037e8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 80037ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 80037ee:	f7fe bfef 	b.w	80027d0 <_port_irq_epilogue>
 80037f2:	bf00      	nop
 80037f4:	40026400 	.word	0x40026400
 80037f8:	20000a58 	.word	0x20000a58
 80037fc:	00000000 	.word	0x00000000

08003800 <Vector154>:
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003800:	4b08      	ldr	r3, [pc, #32]	; (8003824 <Vector154+0x24>)
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 8003802:	4809      	ldr	r0, [pc, #36]	; (8003828 <Vector154+0x28>)
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003804:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 8003806:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 8003808:	0c09      	lsrs	r1, r1, #16
 800380a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector154) {
 800380e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
 8003810:	040c      	lsls	r4, r1, #16
 8003812:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 8003814:	b10a      	cbz	r2, 800381a <Vector154+0x1a>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 8003816:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8003818:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800381a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800381e:	f7fe bfd7 	b.w	80027d0 <_port_irq_epilogue>
 8003822:	bf00      	nop
 8003824:	40026400 	.word	0x40026400
 8003828:	20000a58 	.word	0x20000a58
 800382c:	00000000 	.word	0x00000000

08003830 <Vector158>:
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 8003832:	4809      	ldr	r0, [pc, #36]	; (8003858 <Vector158+0x28>)
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 8003834:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 8003836:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 8003838:	0d89      	lsrs	r1, r1, #22
 800383a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector158) {
 800383e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
 8003840:	058c      	lsls	r4, r1, #22
 8003842:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 8003844:	b10a      	cbz	r2, 800384a <Vector158+0x1a>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 8003846:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8003848:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800384a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800384e:	f7fe bfbf 	b.w	80027d0 <_port_irq_epilogue>
 8003852:	bf00      	nop
 8003854:	40026400 	.word	0x40026400
 8003858:	20000a58 	.word	0x20000a58
 800385c:	00000000 	.word	0x00000000

08003860 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 8003860:	490e      	ldr	r1, [pc, #56]	; (800389c <dmaInit+0x3c>)
 8003862:	4a0f      	ldr	r2, [pc, #60]	; (80038a0 <dmaInit+0x40>)
 8003864:	480f      	ldr	r0, [pc, #60]	; (80038a4 <dmaInit+0x44>)
 8003866:	2300      	movs	r3, #0
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8003868:	b410      	push	{r4}
  int i;

  dma_streams_mask = 0;
 800386a:	600b      	str	r3, [r1, #0]
 800386c:	4c0e      	ldr	r4, [pc, #56]	; (80038a8 <dmaInit+0x48>)
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
 800386e:	4619      	mov	r1, r3
 8003870:	e001      	b.n	8003876 <dmaInit+0x16>
 8003872:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 8003876:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 8003878:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800387c:	3301      	adds	r3, #1
 800387e:	2b10      	cmp	r3, #16
 8003880:	f102 020c 	add.w	r2, r2, #12
 8003884:	d1f5      	bne.n	8003872 <dmaInit+0x12>
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 8003886:	4909      	ldr	r1, [pc, #36]	; (80038ac <dmaInit+0x4c>)
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
 8003888:	4a09      	ldr	r2, [pc, #36]	; (80038b0 <dmaInit+0x50>)
  DMA2->HIFCR = 0xFFFFFFFF;
}
 800388a:	bc10      	pop	{r4}
  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800388c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003890:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFF;
 8003892:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFF;
 8003894:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFF;
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	20000ad8 	.word	0x20000ad8
 80038a0:	08009a1c 	.word	0x08009a1c
 80038a4:	40026010 	.word	0x40026010
 80038a8:	20000a58 	.word	0x20000a58
 80038ac:	40026000 	.word	0x40026000
 80038b0:	40026400 	.word	0x40026400
	...

080038c0 <dmaStreamAllocate>:
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 80038c2:	4f1f      	ldr	r7, [pc, #124]	; (8003940 <dmaStreamAllocate+0x80>)
 80038c4:	7a46      	ldrb	r6, [r0, #9]
 80038c6:	683d      	ldr	r5, [r7, #0]
 80038c8:	2401      	movs	r4, #1
 80038ca:	fa04 fe06 	lsl.w	lr, r4, r6
 80038ce:	ea1e 0f05 	tst.w	lr, r5
 80038d2:	d131      	bne.n	8003938 <dmaStreamAllocate+0x78>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 80038d4:	4c1b      	ldr	r4, [pc, #108]	; (8003944 <dmaStreamAllocate+0x84>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 80038d6:	ea4e 0505 	orr.w	r5, lr, r5
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80038da:	eb04 0ec6 	add.w	lr, r4, r6, lsl #3
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80038de:	f015 0fff 	tst.w	r5, #255	; 0xff
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 80038e2:	603d      	str	r5, [r7, #0]
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 80038e4:	f844 2036 	str.w	r2, [r4, r6, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 80038e8:	f8ce 3004 	str.w	r3, [lr, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 80038ec:	d004      	beq.n	80038f8 <dmaStreamAllocate+0x38>
    rccEnableDMA1(FALSE);
 80038ee:	4c16      	ldr	r4, [pc, #88]	; (8003948 <dmaStreamAllocate+0x88>)
 80038f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038f6:	6323      	str	r3, [r4, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
 80038f8:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 80038fc:	d116      	bne.n	800392c <dmaStreamAllocate+0x6c>
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 80038fe:	6805      	ldr	r5, [r0, #0]
 8003900:	682b      	ldr	r3, [r5, #0]
 8003902:	f023 031f 	bic.w	r3, r3, #31
 8003906:	602b      	str	r3, [r5, #0]
 8003908:	682b      	ldr	r3, [r5, #0]
 800390a:	f013 0401 	ands.w	r4, r3, #1
 800390e:	d1fb      	bne.n	8003908 <dmaStreamAllocate+0x48>
 8003910:	7a07      	ldrb	r7, [r0, #8]
 8003912:	6846      	ldr	r6, [r0, #4]
 8003914:	233d      	movs	r3, #61	; 0x3d
 8003916:	40bb      	lsls	r3, r7
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8003918:	2721      	movs	r7, #33	; 0x21
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800391a:	6033      	str	r3, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 800391c:	602c      	str	r4, [r5, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800391e:	616f      	str	r7, [r5, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 8003920:	b162      	cbz	r2, 800393c <dmaStreamAllocate+0x7c>
    nvicEnableVector(dmastp->vector, priority);
 8003922:	7a80      	ldrb	r0, [r0, #10]
 8003924:	f7ff fdfc 	bl	8003520 <nvicEnableVector>

  return FALSE;
 8003928:	4620      	mov	r0, r4
 800392a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
 800392c:	4c06      	ldr	r4, [pc, #24]	; (8003948 <dmaStreamAllocate+0x88>)
 800392e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003930:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003934:	6323      	str	r3, [r4, #48]	; 0x30
 8003936:	e7e2      	b.n	80038fe <dmaStreamAllocate+0x3e>

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 8003938:	4620      	mov	r0, r4
 800393a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
 800393c:	4610      	mov	r0, r2
}
 800393e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003940:	20000ad8 	.word	0x20000ad8
 8003944:	20000a58 	.word	0x20000a58
 8003948:	40023800 	.word	0x40023800
 800394c:	00000000 	.word	0x00000000

08003950 <hal_lld_init>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 8003950:	4b16      	ldr	r3, [pc, #88]	; (80039ac <hal_lld_init+0x5c>)
 8003952:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	2200      	movs	r2, #0
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 800395a:	b410      	push	{r4}

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800395c:	6119      	str	r1, [r3, #16]
 800395e:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 8003960:	6958      	ldr	r0, [r3, #20]
 8003962:	6159      	str	r1, [r3, #20]
 8003964:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 8003966:	6a18      	ldr	r0, [r3, #32]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8003968:	4c11      	ldr	r4, [pc, #68]	; (80039b0 <hal_lld_init+0x60>)

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
  rccResetAHB2(~0);
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800396a:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 800396e:	6218      	str	r0, [r3, #32]
 8003970:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 8003972:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003974:	6259      	str	r1, [r3, #36]	; 0x24
 8003976:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 8003978:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800397a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800397e:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8003980:	6821      	ldr	r1, [r4, #0]
 8003982:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003986:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8003988:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800398a:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800398e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003992:	d003      	beq.n	800399c <hal_lld_init+0x4c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8003994:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003998:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800399a:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800399c:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <hal_lld_init+0x60>)

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 800399e:	bc10      	pop	{r4}

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 80039a0:	6853      	ldr	r3, [r2, #4]
 80039a2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039a6:	6053      	str	r3, [r2, #4]

  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 80039a8:	f7ff bf5a 	b.w	8003860 <dmaInit>
 80039ac:	40023800 	.word	0x40023800
 80039b0:	40007000 	.word	0x40007000
	...

080039c0 <stm32_clock_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 80039c0:	492c      	ldr	r1, [pc, #176]	; (8003a74 <stm32_clock_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 80039c2:	4b2d      	ldr	r3, [pc, #180]	; (8003a78 <stm32_clock_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 80039c4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 80039c8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 80039cc:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 80039ce:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80039d0:	680b      	ldr	r3, [r1, #0]
 80039d2:	f043 0301 	orr.w	r3, r3, #1
 80039d6:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80039d8:	680a      	ldr	r2, [r1, #0]
 80039da:	4b26      	ldr	r3, [pc, #152]	; (8003a74 <stm32_clock_init+0xb4>)
 80039dc:	0790      	lsls	r0, r2, #30
 80039de:	d5fb      	bpl.n	80039d8 <stm32_clock_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	f022 0203 	bic.w	r2, r2, #3
 80039e6:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80039ec:	4619      	mov	r1, r3
 80039ee:	688b      	ldr	r3, [r1, #8]
 80039f0:	4a20      	ldr	r2, [pc, #128]	; (8003a74 <stm32_clock_init+0xb4>)
 80039f2:	f013 030c 	ands.w	r3, r3, #12
 80039f6:	d1fa      	bne.n	80039ee <stm32_clock_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 80039f8:	6811      	ldr	r1, [r2, #0]
 80039fa:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 80039fe:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8003a00:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 8003a02:	6813      	ldr	r3, [r2, #0]
 8003a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8003a0a:	6811      	ldr	r1, [r2, #0]
 8003a0c:	4b19      	ldr	r3, [pc, #100]	; (8003a74 <stm32_clock_init+0xb4>)
 8003a0e:	0389      	lsls	r1, r1, #14
 8003a10:	d5fb      	bpl.n	8003a0a <stm32_clock_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 8003a12:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8003a1a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003a1c:	4915      	ldr	r1, [pc, #84]	; (8003a74 <stm32_clock_init+0xb4>)
 8003a1e:	0790      	lsls	r0, r2, #30
 8003a20:	d5fb      	bpl.n	8003a1a <stm32_clock_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 8003a22:	4b16      	ldr	r3, [pc, #88]	; (8003a7c <stm32_clock_init+0xbc>)
 8003a24:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8003a26:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8003a28:	4a13      	ldr	r2, [pc, #76]	; (8003a78 <stm32_clock_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8003a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a2e:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8003a30:	6853      	ldr	r3, [r2, #4]
 8003a32:	0459      	lsls	r1, r3, #17
 8003a34:	d5fc      	bpl.n	8003a30 <stm32_clock_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8003a36:	490f      	ldr	r1, [pc, #60]	; (8003a74 <stm32_clock_init+0xb4>)
 8003a38:	680a      	ldr	r2, [r1, #0]
 8003a3a:	4b0e      	ldr	r3, [pc, #56]	; (8003a74 <stm32_clock_init+0xb4>)
 8003a3c:	0192      	lsls	r2, r2, #6
 8003a3e:	d5fb      	bpl.n	8003a38 <stm32_clock_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8003a40:	4a0f      	ldr	r2, [pc, #60]	; (8003a80 <stm32_clock_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLI2SRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 8003a42:	4910      	ldr	r1, [pc, #64]	; (8003a84 <stm32_clock_init+0xc4>)
 8003a44:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8003a46:	f240 7105 	movw	r1, #1797	; 0x705
 8003a4a:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from MSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	f042 0202 	orr.w	r2, r2, #2
 8003a52:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8003a54:	461a      	mov	r2, r3
 8003a56:	6893      	ldr	r3, [r2, #8]
 8003a58:	4906      	ldr	r1, [pc, #24]	; (8003a74 <stm32_clock_init+0xb4>)
 8003a5a:	f003 030c 	and.w	r3, r3, #12
 8003a5e:	2b08      	cmp	r3, #8
 8003a60:	d1f9      	bne.n	8003a56 <stm32_clock_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 8003a62:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8003a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a68:	644b      	str	r3, [r1, #68]	; 0x44
 8003a6a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8003a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a70:	664b      	str	r3, [r1, #100]	; 0x64
 8003a72:	4770      	bx	lr
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40007000 	.word	0x40007000
 8003a7c:	07405408 	.word	0x07405408
 8003a80:	40023c00 	.word	0x40023c00
 8003a84:	38089400 	.word	0x38089400
	...

08003a90 <VectorB0>:
  OSAL_IRQ_PROLOGUE();

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
 8003a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a94:	691a      	ldr	r2, [r3, #16]
 8003a96:	0792      	lsls	r2, r2, #30
 8003a98:	d401      	bmi.n	8003a9e <VectorB0+0xe>
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8003a9a:	f7fe be99 	b.w	80027d0 <_port_irq_epilogue>
 * @brief   TIM2 interrupt handler.
 * @details This interrupt is used for system tick in free running mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8003a9e:	b510      	push	{r4, lr}

  /* Note, under rare circumstances an interrupt can remain latched even if
     the timer SR register has been cleared, in those cases the interrupt
     is simply ignored.*/
  if ((STM32_ST_TIM->SR & TIM_SR_CC1IF) != 0U) {
    STM32_ST_TIM->SR = 0U;
 8003aa0:	2400      	movs	r4, #0
 8003aa2:	611c      	str	r4, [r3, #16]
 8003aa4:	2320      	movs	r3, #32
 8003aa6:	f383 8811 	msr	BASEPRI, r3
 *          service from the HAL.
 */
#if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
static inline void osalOsTimerHandlerI(void) {

  chSysTimerHandlerI();
 8003aaa:	f7fd f8f9 	bl	8000ca0 <chSysTimerHandlerI>
 8003aae:	f384 8811 	msr	BASEPRI, r4
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
}
 8003ab2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    osalSysLockFromISR();
    osalOsTimerHandlerI();
    osalSysUnlockFromISR();
  }

  OSAL_IRQ_EPILOGUE();
 8003ab6:	f7fe be8b 	b.w	80027d0 <_port_irq_epilogue>
 8003aba:	bf00      	nop
 8003abc:	0000      	movs	r0, r0
	...

08003ac0 <st_lld_init>:

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8003ac0:	4a0f      	ldr	r2, [pc, #60]	; (8003b00 <st_lld_init+0x40>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8003ac2:	4810      	ldr	r0, [pc, #64]	; (8003b04 <st_lld_init+0x44>)

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8003ac4:	6c13      	ldr	r3, [r2, #64]	; 0x40
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8003ac6:	b470      	push	{r4, r5, r6}

#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  /* Free running counter mode.*/

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8003ac8:	f043 0301 	orr.w	r3, r3, #1
 8003acc:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8003ace:	6881      	ldr	r1, [r0, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003ad4:	2200      	movs	r2, #0
  STM32_ST_TIM->CCR[0] = 0;
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003ad6:	2401      	movs	r4, #1

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8003ad8:	f041 0101 	orr.w	r1, r1, #1

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003adc:	f242 06cf 	movw	r6, #8399	; 0x20cf
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003ae0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8003ae4:	6081      	str	r1, [r0, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003ae6:	629e      	str	r6, [r3, #40]	; 0x28
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8003ae8:	2108      	movs	r1, #8
  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003aea:	62dd      	str	r5, [r3, #44]	; 0x2c
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8003aec:	201c      	movs	r0, #28
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003aee:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8003af0:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003af2:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003af4:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003af6:	615c      	str	r4, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003af8:	601c      	str	r4, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003afa:	bc70      	pop	{r4, r5, r6}
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;

  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 8003afc:	f7ff bd10 	b.w	8003520 <nvicEnableVector>
 8003b00:	40023800 	.word	0x40023800
 8003b04:	e0042000 	.word	0xe0042000
	...

08003b10 <adc_lld_serve_rx_interrupt>:
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_rx_interrupt(ADCDriver *adcp, uint32_t flags) {

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003b10:	f011 0f0c 	tst.w	r1, #12
 * @brief   ADC DMA ISR service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_rx_interrupt(ADCDriver *adcp, uint32_t flags) {
 8003b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b18:	4604      	mov	r4, r0

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003b1a:	d02e      	beq.n	8003b7a <adc_lld_serve_rx_interrupt+0x6a>
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003b1c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003b1e:	6803      	ldr	r3, [r0, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	f022 021f 	bic.w	r2, r2, #31
 8003b26:	601a      	str	r2, [r3, #0]
 8003b28:	6819      	ldr	r1, [r3, #0]
 8003b2a:	f011 0101 	ands.w	r1, r1, #1
 8003b2e:	d1fb      	bne.n	8003b28 <adc_lld_serve_rx_interrupt+0x18>

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8003b30:	6922      	ldr	r2, [r4, #16]
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003b32:	7a07      	ldrb	r7, [r0, #8]
 8003b34:	6846      	ldr	r6, [r0, #4]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8003b36:	6895      	ldr	r5, [r2, #8]
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
  adcp->adc->CR1 = 0;
 8003b38:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003b3a:	223d      	movs	r2, #61	; 0x3d
 8003b3c:	40ba      	lsls	r2, r7
  adcp->adc->CR1 = 0;
  adcp->adc->CR2 = 0;
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003b3e:	2001      	movs	r0, #1
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003b40:	6032      	str	r2, [r6, #0]
  adcp->adc->CR1 = 0;
 8003b42:	6059      	str	r1, [r3, #4]
  adcp->adc->CR2 = 0;
 8003b44:	6099      	str	r1, [r3, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003b46:	6098      	str	r0, [r3, #8]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8003b48:	b145      	cbz	r5, 8003b5c <adc_lld_serve_rx_interrupt+0x4c>
 8003b4a:	2305      	movs	r3, #5
 8003b4c:	7023      	strb	r3, [r4, #0]
 8003b4e:	4620      	mov	r0, r4
 8003b50:	47a8      	blx	r5
 8003b52:	7823      	ldrb	r3, [r4, #0]
 8003b54:	2b05      	cmp	r3, #5
 8003b56:	bf04      	itt	eq
 8003b58:	2302      	moveq	r3, #2
 8003b5a:	7023      	strbeq	r3, [r4, #0]
 8003b5c:	2500      	movs	r5, #0
 8003b5e:	6125      	str	r5, [r4, #16]
 8003b60:	2320      	movs	r3, #32
 8003b62:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8003b66:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b6a:	f104 0014 	add.w	r0, r4, #20
 8003b6e:	f7fd fc17 	bl	80013a0 <chThdResumeI>
 8003b72:	f385 8811 	msr	BASEPRI, r5
 8003b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }
  else {
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
 8003b7a:	6905      	ldr	r5, [r0, #16]
 8003b7c:	b1a5      	cbz	r5, 8003ba8 <adc_lld_serve_rx_interrupt+0x98>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8003b7e:	068a      	lsls	r2, r1, #26
 8003b80:	d510      	bpl.n	8003ba4 <adc_lld_serve_rx_interrupt+0x94>
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8003b82:	782b      	ldrb	r3, [r5, #0]
 8003b84:	b1db      	cbz	r3, 8003bbe <adc_lld_serve_rx_interrupt+0xae>
 8003b86:	686b      	ldr	r3, [r5, #4]
 8003b88:	b173      	cbz	r3, 8003ba8 <adc_lld_serve_rx_interrupt+0x98>
 8003b8a:	68c2      	ldr	r2, [r0, #12]
 8003b8c:	2a01      	cmp	r2, #1
 8003b8e:	d947      	bls.n	8003c20 <adc_lld_serve_rx_interrupt+0x110>
 8003b90:	8869      	ldrh	r1, [r5, #2]
 8003b92:	6884      	ldr	r4, [r0, #8]
 8003b94:	0852      	lsrs	r2, r2, #1
 8003b96:	fb02 f101 	mul.w	r1, r2, r1
 8003b9a:	eb04 0141 	add.w	r1, r4, r1, lsl #1
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 8003b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8003ba2:	4718      	bx	r3
      }
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8003ba4:	06cb      	lsls	r3, r1, #27
 8003ba6:	d401      	bmi.n	8003bac <adc_lld_serve_rx_interrupt+0x9c>
 8003ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
 8003bac:	686b      	ldr	r3, [r5, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0fa      	beq.n	8003ba8 <adc_lld_serve_rx_interrupt+0x98>
 8003bb2:	68c2      	ldr	r2, [r0, #12]
 8003bb4:	6881      	ldr	r1, [r0, #8]
 8003bb6:	0852      	lsrs	r2, r2, #1
      }
    }
  }
}
 8003bb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
      }
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
 8003bbc:	4718      	bx	r3
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003bbe:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003bc0:	6802      	ldr	r2, [r0, #0]
 8003bc2:	6813      	ldr	r3, [r2, #0]
 8003bc4:	f023 031f 	bic.w	r3, r3, #31
 8003bc8:	6013      	str	r3, [r2, #0]
 8003bca:	6813      	ldr	r3, [r2, #0]
 8003bcc:	f013 0301 	ands.w	r3, r3, #1
 8003bd0:	d1fb      	bne.n	8003bca <adc_lld_serve_rx_interrupt+0xba>
 8003bd2:	7a07      	ldrb	r7, [r0, #8]
 8003bd4:	6846      	ldr	r6, [r0, #4]
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8003bd6:	686d      	ldr	r5, [r5, #4]
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
  adcp->adc->CR1 = 0;
 8003bd8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003bda:	213d      	movs	r1, #61	; 0x3d
 8003bdc:	40b9      	lsls	r1, r7
  adcp->adc->CR1 = 0;
  adcp->adc->CR2 = 0;
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003bde:	2001      	movs	r0, #1
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003be0:	6031      	str	r1, [r6, #0]
  adcp->adc->CR1 = 0;
 8003be2:	6053      	str	r3, [r2, #4]
  adcp->adc->CR2 = 0;
 8003be4:	6093      	str	r3, [r2, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003be6:	6090      	str	r0, [r2, #8]
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8003be8:	b1ad      	cbz	r5, 8003c16 <adc_lld_serve_rx_interrupt+0x106>
 8003bea:	2304      	movs	r3, #4
 8003bec:	7023      	strb	r3, [r4, #0]
 8003bee:	68e2      	ldr	r2, [r4, #12]
 8003bf0:	68a1      	ldr	r1, [r4, #8]
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	47a8      	blx	r5
 8003bf6:	7823      	ldrb	r3, [r4, #0]
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d00c      	beq.n	8003c16 <adc_lld_serve_rx_interrupt+0x106>
 8003bfc:	2320      	movs	r3, #32
 8003bfe:	f383 8811 	msr	BASEPRI, r3
 8003c02:	2100      	movs	r1, #0
 8003c04:	f104 0014 	add.w	r0, r4, #20
 8003c08:	f7fd fbca 	bl	80013a0 <chThdResumeI>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f383 8811 	msr	BASEPRI, r3
 8003c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c16:	2202      	movs	r2, #2
 8003c18:	2300      	movs	r3, #0
 8003c1a:	7022      	strb	r2, [r4, #0]
 8003c1c:	6123      	str	r3, [r4, #16]
 8003c1e:	e7ed      	b.n	8003bfc <adc_lld_serve_rx_interrupt+0xec>
 8003c20:	6881      	ldr	r1, [r0, #8]
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 8003c22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    /* It is possible that the conversion group has already be reset by the
       ADC error handler, in this case this interrupt is spurious.*/
    if (adcp->grpp != NULL) {
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
        /* Transfer complete processing.*/
        _adc_isr_full_code(adcp);
 8003c26:	4718      	bx	r3
	...

08003c30 <Vector88>:
/**
 * @brief   ADC interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector88) {
 8003c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr;

  OSAL_IRQ_PROLOGUE();

#if STM32_ADC_USE_ADC1
  sr = ADC1->SR;
 8003c32:	4b1e      	ldr	r3, [pc, #120]	; (8003cac <Vector88+0x7c>)
 8003c34:	681a      	ldr	r2, [r3, #0]
  ADC1->SR = 0;
 8003c36:	2100      	movs	r1, #0
 8003c38:	6019      	str	r1, [r3, #0]
  /* Note, an overflow may occur after the conversion ended before the driver
     is able to stop the ADC, this is why the DMA channel is checked too.*/
  if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
 8003c3a:	0693      	lsls	r3, r2, #26
 8003c3c:	d531      	bpl.n	8003ca2 <Vector88+0x72>
 8003c3e:	4c1c      	ldr	r4, [pc, #112]	; (8003cb0 <Vector88+0x80>)
 8003c40:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003c42:	680a      	ldr	r2, [r1, #0]
 8003c44:	6853      	ldr	r3, [r2, #4]
 8003c46:	b363      	cbz	r3, 8003ca2 <Vector88+0x72>
    /* ADC overflow condition, this could happen only if the DMA is unable
       to read data fast enough.*/
    if (ADCD1.grpp != NULL)
 8003c48:	6925      	ldr	r5, [r4, #16]
 8003c4a:	b355      	cbz	r5, 8003ca2 <Vector88+0x72>
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003c4c:	6813      	ldr	r3, [r2, #0]
 8003c4e:	f023 031f 	bic.w	r3, r3, #31
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	6813      	ldr	r3, [r2, #0]
 8003c56:	f013 0301 	ands.w	r3, r3, #1
 8003c5a:	d1fb      	bne.n	8003c54 <Vector88+0x24>
 8003c5c:	7a08      	ldrb	r0, [r1, #8]
     is able to stop the ADC, this is why the DMA channel is checked too.*/
  if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
    /* ADC overflow condition, this could happen only if the DMA is unable
       to read data fast enough.*/
    if (ADCD1.grpp != NULL)
      _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8003c5e:	68ae      	ldr	r6, [r5, #8]
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003c60:	684f      	ldr	r7, [r1, #4]
  adcp->adc->CR1 = 0;
 8003c62:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003c64:	4d12      	ldr	r5, [pc, #72]	; (8003cb0 <Vector88+0x80>)
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003c66:	213d      	movs	r1, #61	; 0x3d
 8003c68:	fa01 f000 	lsl.w	r0, r1, r0
  adcp->adc->CR1 = 0;
  adcp->adc->CR2 = 0;
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003c6c:	2101      	movs	r1, #1
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 8003c6e:	6038      	str	r0, [r7, #0]
  adcp->adc->CR1 = 0;
 8003c70:	6053      	str	r3, [r2, #4]
  adcp->adc->CR2 = 0;
 8003c72:	6093      	str	r3, [r2, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 8003c74:	6091      	str	r1, [r2, #8]
     is able to stop the ADC, this is why the DMA channel is checked too.*/
  if ((sr & ADC_SR_OVR) && (dmaStreamGetTransactionSize(ADCD1.dmastp) > 0)) {
    /* ADC overflow condition, this could happen only if the DMA is unable
       to read data fast enough.*/
    if (ADCD1.grpp != NULL)
      _adc_isr_error_code(&ADCD1, ADC_ERR_OVERFLOW);
 8003c76:	b146      	cbz	r6, 8003c8a <Vector88+0x5a>
 8003c78:	2305      	movs	r3, #5
 8003c7a:	702b      	strb	r3, [r5, #0]
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	47b0      	blx	r6
 8003c80:	782b      	ldrb	r3, [r5, #0]
 8003c82:	2b05      	cmp	r3, #5
 8003c84:	bf04      	itt	eq
 8003c86:	2302      	moveq	r3, #2
 8003c88:	702b      	strbeq	r3, [r5, #0]
 8003c8a:	2500      	movs	r5, #0
 8003c8c:	6125      	str	r5, [r4, #16]
 8003c8e:	2320      	movs	r3, #32
 8003c90:	f383 8811 	msr	BASEPRI, r3
 8003c94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003c98:	4806      	ldr	r0, [pc, #24]	; (8003cb4 <Vector88+0x84>)
 8003c9a:	f7fd fb81 	bl	80013a0 <chThdResumeI>
 8003c9e:	f385 8811 	msr	BASEPRI, r5
  }
  /* TODO: Add here analog watchdog handling.*/
#endif /* STM32_ADC_USE_ADC3 */

  OSAL_IRQ_EPILOGUE();
}
 8003ca2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      _adc_isr_error_code(&ADCD3, ADC_ERR_OVERFLOW);
  }
  /* TODO: Add here analog watchdog handling.*/
#endif /* STM32_ADC_USE_ADC3 */

  OSAL_IRQ_EPILOGUE();
 8003ca6:	f7fe bd93 	b.w	80027d0 <_port_irq_epilogue>
 8003caa:	bf00      	nop
 8003cac:	40012000 	.word	0x40012000
 8003cb0:	20000adc 	.word	0x20000adc
 8003cb4:	20000af0 	.word	0x20000af0
	...

08003cc0 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8003cc0:	b510      	push	{r4, lr}

#if STM32_ADC_USE_ADC1
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003cc2:	4c08      	ldr	r4, [pc, #32]	; (8003ce4 <adc_lld_init+0x24>)
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f7fe fdf3 	bl	80028b0 <adcObjectInit>
  ADCD1.adc = ADC1;
 8003cca:	4907      	ldr	r1, [pc, #28]	; (8003ce8 <adc_lld_init+0x28>)
  ADCD1.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC1_DMA_STREAM);
 8003ccc:	4a07      	ldr	r2, [pc, #28]	; (8003cec <adc_lld_init+0x2c>)
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <adc_lld_init+0x30>)
void adc_lld_init(void) {

#if STM32_ADC_USE_ADC1
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
  ADCD1.adc = ADC1;
 8003cd0:	62a1      	str	r1, [r4, #40]	; 0x28
  ADCD1.dmastp  = STM32_DMA_STREAM(STM32_ADC_ADC1_DMA_STREAM);
 8003cd2:	62e2      	str	r2, [r4, #44]	; 0x2c
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8003cd4:	6323      	str	r3, [r4, #48]	; 0x30
                  STM32_DMA_CR_DMEIE       | STM32_DMA_CR_TEIE;
#endif

  /* The shared vector is initialized on driver initialization and never
     disabled.*/
  nvicEnableVector(ADC_IRQn, STM32_ADC_IRQ_PRIORITY);
 8003cd6:	2106      	movs	r1, #6
 8003cd8:	2012      	movs	r0, #18
}
 8003cda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                  STM32_DMA_CR_DMEIE       | STM32_DMA_CR_TEIE;
#endif

  /* The shared vector is initialized on driver initialization and never
     disabled.*/
  nvicEnableVector(ADC_IRQn, STM32_ADC_IRQ_PRIORITY);
 8003cde:	f7ff bc1f 	b.w	8003520 <nvicEnableVector>
 8003ce2:	bf00      	nop
 8003ce4:	20000adc 	.word	0x20000adc
 8003ce8:	40012000 	.word	0x40012000
 8003cec:	08009aa0 	.word	0x08009aa0
 8003cf0:	00022c16 	.word	0x00022c16
	...

08003d00 <adc_lld_start>:
 * @notapi
 */
void adc_lld_start(ADCDriver *adcp) {

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 8003d00:	7803      	ldrb	r3, [r0, #0]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d000      	beq.n	8003d08 <adc_lld_start+0x8>
 8003d06:	4770      	bx	lr
#if STM32_ADC_USE_ADC1
    if (&ADCD1 == adcp) {
 8003d08:	4b11      	ldr	r3, [pc, #68]	; (8003d50 <adc_lld_start+0x50>)
 8003d0a:	4298      	cmp	r0, r3
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start(ADCDriver *adcp) {
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	4604      	mov	r4, r0

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
#if STM32_ADC_USE_ADC1
    if (&ADCD1 == adcp) {
 8003d10:	d00d      	beq.n	8003d2e <adc_lld_start+0x2e>
    }
#endif /* STM32_ADC_USE_ADC3 */

    /* This is a common register but apparently it requires that at least one
       of the ADCs is clocked in order to allow writing, see bug 3575297.*/
    ADC->CCR = (ADC->CCR & (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |
 8003d12:	4810      	ldr	r0, [pc, #64]	; (8003d54 <adc_lld_start+0x54>)
               (STM32_ADC_ADCPRE << 16);

    /* ADC initial setup, starting the analog part here in order to reduce
       the latency when starting a conversion.*/
    adcp->adc->CR1 = 0;
 8003d14:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    }
#endif /* STM32_ADC_USE_ADC3 */

    /* This is a common register but apparently it requires that at least one
       of the ADCs is clocked in order to allow writing, see bug 3575297.*/
    ADC->CCR = (ADC->CCR & (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |
 8003d16:	6843      	ldr	r3, [r0, #4]
 8003d18:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
               (STM32_ADC_ADCPRE << 16);

    /* ADC initial setup, starting the analog part here in order to reduce
       the latency when starting a conversion.*/
    adcp->adc->CR1 = 0;
 8003d1c:	2100      	movs	r1, #0
    }
#endif /* STM32_ADC_USE_ADC3 */

    /* This is a common register but apparently it requires that at least one
       of the ADCs is clocked in order to allow writing, see bug 3575297.*/
    ADC->CCR = (ADC->CCR & (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |
 8003d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000

    /* ADC initial setup, starting the analog part here in order to reduce
       the latency when starting a conversion.*/
    adcp->adc->CR1 = 0;
    adcp->adc->CR2 = 0;
    adcp->adc->CR2 = ADC_CR2_ADON;
 8003d22:	2401      	movs	r4, #1
    }
#endif /* STM32_ADC_USE_ADC3 */

    /* This is a common register but apparently it requires that at least one
       of the ADCs is clocked in order to allow writing, see bug 3575297.*/
    ADC->CCR = (ADC->CCR & (ADC_CCR_TSVREFE | ADC_CCR_VBATE)) |
 8003d24:	6043      	str	r3, [r0, #4]
               (STM32_ADC_ADCPRE << 16);

    /* ADC initial setup, starting the analog part here in order to reduce
       the latency when starting a conversion.*/
    adcp->adc->CR1 = 0;
 8003d26:	6051      	str	r1, [r2, #4]
    adcp->adc->CR2 = 0;
 8003d28:	6091      	str	r1, [r2, #8]
    adcp->adc->CR2 = ADC_CR2_ADON;
 8003d2a:	6094      	str	r4, [r2, #8]
 8003d2c:	bd10      	pop	{r4, pc}
  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
#if STM32_ADC_USE_ADC1
    if (&ADCD1 == adcp) {
      bool b;
      b = dmaStreamAllocate(adcp->dmastp,
 8003d2e:	4603      	mov	r3, r0
 8003d30:	4a09      	ldr	r2, [pc, #36]	; (8003d58 <adc_lld_start+0x58>)
 8003d32:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003d34:	2106      	movs	r1, #6
 8003d36:	f7ff fdc3 	bl	80038c0 <dmaStreamAllocate>
                            STM32_ADC_ADC1_DMA_IRQ_PRIORITY,
                            (stm32_dmaisr_t)adc_lld_serve_rx_interrupt,
                            (void *)adcp);
      osalDbgAssert(!b, "stream already allocated");
      dmaStreamSetPeripheral(adcp->dmastp, &ADC1->DR);
 8003d3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      rccEnableADC1(FALSE);
 8003d3c:	4a07      	ldr	r2, [pc, #28]	; (8003d5c <adc_lld_start+0x5c>)
      b = dmaStreamAllocate(adcp->dmastp,
                            STM32_ADC_ADC1_DMA_IRQ_PRIORITY,
                            (stm32_dmaisr_t)adc_lld_serve_rx_interrupt,
                            (void *)adcp);
      osalDbgAssert(!b, "stream already allocated");
      dmaStreamSetPeripheral(adcp->dmastp, &ADC1->DR);
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4907      	ldr	r1, [pc, #28]	; (8003d60 <adc_lld_start+0x60>)
 8003d42:	6099      	str	r1, [r3, #8]
      rccEnableADC1(FALSE);
 8003d44:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4a:	6453      	str	r3, [r2, #68]	; 0x44
 8003d4c:	e7e1      	b.n	8003d12 <adc_lld_start+0x12>
 8003d4e:	bf00      	nop
 8003d50:	20000adc 	.word	0x20000adc
 8003d54:	40012300 	.word	0x40012300
 8003d58:	08003b11 	.word	0x08003b11
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	4001204c 	.word	0x4001204c
	...

08003d70 <adc_lld_start_conversion>:
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
  uint32_t mode;
  uint32_t cr2;
  const ADCConversionGroup *grpp = adcp->grpp;
 8003d70:	6903      	ldr	r3, [r0, #16]

  /* DMA setup.*/
  mode = adcp->dmamode;
 8003d72:	6b01      	ldr	r1, [r0, #48]	; 0x30
  if (grpp->circular) {
 8003d74:	781a      	ldrb	r2, [r3, #0]
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 8003d76:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t cr2;
  const ADCConversionGroup *grpp = adcp->grpp;

  /* DMA setup.*/
  mode = adcp->dmamode;
  if (grpp->circular) {
 8003d78:	2a00      	cmp	r2, #0
 8003d7a:	d12b      	bne.n	8003dd4 <adc_lld_start_conversion+0x64>
 8003d7c:	68c2      	ldr	r2, [r0, #12]
      /* If circular buffer depth > 1, then the half transfer interrupt
         is enabled in order to allow streaming processing.*/
      mode |= STM32_DMA_CR_HTIE;
    }
  }
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
 8003d7e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
 8003d80:	885c      	ldrh	r4, [r3, #2]
      /* If circular buffer depth > 1, then the half transfer interrupt
         is enabled in order to allow streaming processing.*/
      mode |= STM32_DMA_CR_HTIE;
    }
  }
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
 8003d82:	682d      	ldr	r5, [r5, #0]
 8003d84:	6886      	ldr	r6, [r0, #8]
 8003d86:	60ee      	str	r6, [r5, #12]
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
 8003d88:	fb02 f204 	mul.w	r2, r2, r4
 8003d8c:	606a      	str	r2, [r5, #4]
  adcp->adc->SQR1  = grpp->sqr1;
  adcp->adc->SQR2  = grpp->sqr2;
  adcp->adc->SQR3  = grpp->sqr3;

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;
 8003d8e:	68dc      	ldr	r4, [r3, #12]
    }
  }
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
                                            (uint32_t)adcp->depth);
  dmaStreamSetMode(adcp->dmastp, mode);
 8003d90:	6029      	str	r1, [r5, #0]
  dmaStreamEnable(adcp->dmastp);
 8003d92:	682e      	ldr	r6, [r5, #0]

  /* ADC setup.*/
  adcp->adc->SR    = 0;
 8003d94:	6a82      	ldr	r2, [r0, #40]	; 0x28

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;

  /* Enforcing the mandatory bits in CR2.*/
  cr2 = grpp->cr2 | ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_ADON;
 8003d96:	6919      	ldr	r1, [r3, #16]
  dmaStreamSetMode(adcp->dmastp, mode);
  dmaStreamEnable(adcp->dmastp);

  /* ADC setup.*/
  adcp->adc->SR    = 0;
  adcp->adc->SMPR1 = grpp->smpr1;
 8003d98:	f8d3 e014 	ldr.w	lr, [r3, #20]
  adcp->adc->SMPR2 = grpp->smpr2;
 8003d9c:	699f      	ldr	r7, [r3, #24]
  adcp->adc->SQR1  = grpp->sqr1;
  adcp->adc->SQR2  = grpp->sqr2;
  adcp->adc->SQR3  = grpp->sqr3;

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;
 8003d9e:	f044 6080 	orr.w	r0, r4, #67108864	; 0x4000000
  }
  dmaStreamSetMemory0(adcp->dmastp, adcp->samples);
  dmaStreamSetTransactionSize(adcp->dmastp, (uint32_t)grpp->num_channels *
                                            (uint32_t)adcp->depth);
  dmaStreamSetMode(adcp->dmastp, mode);
  dmaStreamEnable(adcp->dmastp);
 8003da2:	f046 0401 	orr.w	r4, r6, #1
 8003da6:	602c      	str	r4, [r5, #0]

  /* ADC setup.*/
  adcp->adc->SR    = 0;
 8003da8:	2400      	movs	r4, #0
  adcp->adc->SMPR1 = grpp->smpr1;
  adcp->adc->SMPR2 = grpp->smpr2;
  adcp->adc->SQR1  = grpp->sqr1;
 8003daa:	69dd      	ldr	r5, [r3, #28]
                                            (uint32_t)adcp->depth);
  dmaStreamSetMode(adcp->dmastp, mode);
  dmaStreamEnable(adcp->dmastp);

  /* ADC setup.*/
  adcp->adc->SR    = 0;
 8003dac:	6014      	str	r4, [r2, #0]
  adcp->adc->SMPR1 = grpp->smpr1;
  adcp->adc->SMPR2 = grpp->smpr2;
  adcp->adc->SQR1  = grpp->sqr1;
  adcp->adc->SQR2  = grpp->sqr2;
 8003dae:	6a1c      	ldr	r4, [r3, #32]
  adcp->adc->SQR3  = grpp->sqr3;
 8003db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  dmaStreamSetMode(adcp->dmastp, mode);
  dmaStreamEnable(adcp->dmastp);

  /* ADC setup.*/
  adcp->adc->SR    = 0;
  adcp->adc->SMPR1 = grpp->smpr1;
 8003db2:	f8c2 e00c 	str.w	lr, [r2, #12]
  adcp->adc->SQR1  = grpp->sqr1;
  adcp->adc->SQR2  = grpp->sqr2;
  adcp->adc->SQR3  = grpp->sqr3;

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;
 8003db6:	f440 7080 	orr.w	r0, r0, #256	; 0x100
  dmaStreamEnable(adcp->dmastp);

  /* ADC setup.*/
  adcp->adc->SR    = 0;
  adcp->adc->SMPR1 = grpp->smpr1;
  adcp->adc->SMPR2 = grpp->smpr2;
 8003dba:	6117      	str	r7, [r2, #16]
  adcp->adc->SQR1  = grpp->sqr1;
 8003dbc:	62d5      	str	r5, [r2, #44]	; 0x2c
  adcp->adc->SQR2  = grpp->sqr2;
 8003dbe:	6314      	str	r4, [r2, #48]	; 0x30
  adcp->adc->SQR3  = grpp->sqr3;
 8003dc0:	6353      	str	r3, [r2, #52]	; 0x34
  /* Enforcing the mandatory bits in CR2.*/
  cr2 = grpp->cr2 | ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_ADON;

  /* The start method is different dependign if HW or SW triggered, the
     start is performed using the method specified in the CR2 configuration.*/
  if ((cr2 & ADC_CR2_SWSTART) != 0) {
 8003dc2:	004b      	lsls	r3, r1, #1
  adcp->adc->SQR1  = grpp->sqr1;
  adcp->adc->SQR2  = grpp->sqr2;
  adcp->adc->SQR3  = grpp->sqr3;

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;
 8003dc4:	6050      	str	r0, [r2, #4]
  /* Enforcing the mandatory bits in CR2.*/
  cr2 = grpp->cr2 | ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_ADON;

  /* The start method is different dependign if HW or SW triggered, the
     start is performed using the method specified in the CR2 configuration.*/
  if ((cr2 & ADC_CR2_SWSTART) != 0) {
 8003dc6:	d40d      	bmi.n	8003de4 <adc_lld_start_conversion+0x74>

  /* ADC configuration and start.*/
  adcp->adc->CR1   = grpp->cr1 | ADC_CR1_OVRIE | ADC_CR1_SCAN;

  /* Enforcing the mandatory bits in CR2.*/
  cr2 = grpp->cr2 | ADC_CR2_DMA | ADC_CR2_DDS | ADC_CR2_ADON;
 8003dc8:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8003dcc:	f041 0101 	orr.w	r1, r1, #1

    /* Finally enabling ADC_CR2_SWSTART.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT);
  }
  else
    adcp->adc->CR2 = cr2;
 8003dd0:	6091      	str	r1, [r2, #8]
 8003dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

  /* DMA setup.*/
  mode = adcp->dmamode;
  if (grpp->circular) {
    mode |= STM32_DMA_CR_CIRC;
    if (adcp->depth > 1) {
 8003dd4:	68c2      	ldr	r2, [r0, #12]
 8003dd6:	2a01      	cmp	r2, #1
  const ADCConversionGroup *grpp = adcp->grpp;

  /* DMA setup.*/
  mode = adcp->dmamode;
  if (grpp->circular) {
    mode |= STM32_DMA_CR_CIRC;
 8003dd8:	bf94      	ite	ls
 8003dda:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
    if (adcp->depth > 1) {
      /* If circular buffer depth > 1, then the half transfer interrupt
         is enabled in order to allow streaming processing.*/
      mode |= STM32_DMA_CR_HTIE;
 8003dde:	f441 7184 	orrhi.w	r1, r1, #264	; 0x108
 8003de2:	e7cc      	b.n	8003d7e <adc_lld_start_conversion+0xe>

  /* The start method is different dependign if HW or SW triggered, the
     start is performed using the method specified in the CR2 configuration.*/
  if ((cr2 & ADC_CR2_SWSTART) != 0) {
    /* Initializing CR2 while keeping ADC_CR2_SWSTART at zero.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT) & ~ADC_CR2_SWSTART;
 8003de4:	f021 4380 	bic.w	r3, r1, #1073741824	; 0x40000000
 8003de8:	f023 0302 	bic.w	r3, r3, #2
 8003dec:	f443 7340 	orr.w	r3, r3, #768	; 0x300

    /* Finally enabling ADC_CR2_SWSTART.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT);
 8003df0:	f441 7140 	orr.w	r1, r1, #768	; 0x300

  /* The start method is different dependign if HW or SW triggered, the
     start is performed using the method specified in the CR2 configuration.*/
  if ((cr2 & ADC_CR2_SWSTART) != 0) {
    /* Initializing CR2 while keeping ADC_CR2_SWSTART at zero.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT) & ~ADC_CR2_SWSTART;
 8003df4:	f043 0303 	orr.w	r3, r3, #3

    /* Finally enabling ADC_CR2_SWSTART.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT);
 8003df8:	f041 0103 	orr.w	r1, r1, #3

  /* The start method is different dependign if HW or SW triggered, the
     start is performed using the method specified in the CR2 configuration.*/
  if ((cr2 & ADC_CR2_SWSTART) != 0) {
    /* Initializing CR2 while keeping ADC_CR2_SWSTART at zero.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT) & ~ADC_CR2_SWSTART;
 8003dfc:	6093      	str	r3, [r2, #8]

    /* Finally enabling ADC_CR2_SWSTART.*/
    adcp->adc->CR2 = (cr2 | ADC_CR2_CONT);
 8003dfe:	6091      	str	r1, [r2, #8]
 8003e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e02:	bf00      	nop
	...

08003e10 <adcSTM32EnableTSVREFE>:
 *          temperature sensor and internal reference voltage.
 * @note    This is an STM32-only functionality.
 */
void adcSTM32EnableTSVREFE(void) {

  ADC->CCR |= ADC_CCR_TSVREFE;
 8003e10:	4a02      	ldr	r2, [pc, #8]	; (8003e1c <adcSTM32EnableTSVREFE+0xc>)
 8003e12:	6853      	ldr	r3, [r2, #4]
 8003e14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e18:	6053      	str	r3, [r2, #4]
 8003e1a:	4770      	bx	lr
 8003e1c:	40012300 	.word	0x40012300

08003e20 <_pal_lld_init>:
 *
 * @param[in] config    the STM32 ports configuration
 *
 * @notapi
 */
void _pal_lld_init(const PALConfig *config) {
 8003e20:	b4f0      	push	{r4, r5, r6, r7}
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 8003e22:	4d65      	ldr	r5, [pc, #404]	; (8003fb8 <_pal_lld_init+0x198>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e24:	4c65      	ldr	r4, [pc, #404]	; (8003fbc <_pal_lld_init+0x19c>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 8003e26:	6b2f      	ldr	r7, [r5, #48]	; 0x30
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e28:	4965      	ldr	r1, [pc, #404]	; (8003fc0 <_pal_lld_init+0x1a0>)
 8003e2a:	4a66      	ldr	r2, [pc, #408]	; (8003fc4 <_pal_lld_init+0x1a4>)
 8003e2c:	4b66      	ldr	r3, [pc, #408]	; (8003fc8 <_pal_lld_init+0x1a8>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 8003e2e:	f240 16ff 	movw	r6, #511	; 0x1ff
 8003e32:	4337      	orrs	r7, r6
 8003e34:	632f      	str	r7, [r5, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 8003e36:	6d2f      	ldr	r7, [r5, #80]	; 0x50
 8003e38:	433e      	orrs	r6, r7
 8003e3a:	652e      	str	r6, [r5, #80]	; 0x50
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e3c:	6845      	ldr	r5, [r0, #4]
 8003e3e:	6065      	str	r5, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003e40:	6885      	ldr	r5, [r0, #8]
 8003e42:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8003e44:	68c5      	ldr	r5, [r0, #12]
 8003e46:	60e5      	str	r5, [r4, #12]
  gpiop->ODR     = config->odr;
 8003e48:	6905      	ldr	r5, [r0, #16]
 8003e4a:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8003e4c:	6945      	ldr	r5, [r0, #20]
 8003e4e:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8003e50:	6985      	ldr	r5, [r0, #24]
 8003e52:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003e54:	6805      	ldr	r5, [r0, #0]
 8003e56:	6025      	str	r5, [r4, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e58:	6a04      	ldr	r4, [r0, #32]
 8003e5a:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003e5c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003e5e:	608c      	str	r4, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 8003e60:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003e62:	60cc      	str	r4, [r1, #12]
  gpiop->ODR     = config->odr;
 8003e64:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003e66:	614c      	str	r4, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003e68:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003e6a:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003e6c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003e6e:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003e70:	69c4      	ldr	r4, [r0, #28]
 8003e72:	600c      	str	r4, [r1, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e74:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003e76:	6051      	str	r1, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003e78:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003e7a:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003e7c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003e7e:	60d1      	str	r1, [r2, #12]
  gpiop->ODR     = config->odr;
 8003e80:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003e82:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003e84:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003e86:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003e88:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003e8a:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003e8c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003e8e:	6011      	str	r1, [r2, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003e90:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8003e92:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003e94:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003e96:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8003e98:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003e9a:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8003e9c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8003e9e:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8003ea0:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8003ea2:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8003ea4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8003ea6:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003ea8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003eaa:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003eac:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8003eae:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 8003eb2:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8003eb4:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 8003eb8:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8003eba:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 8003ebe:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8003ec2:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 8003ec6:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8003eca:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 8003ece:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003ed2:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 8003ed6:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8003ed8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003edc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8003ee0:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003ee4:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8003ee8:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 8003eec:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
 8003ef0:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003ef4:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 8003ef8:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8003efc:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 8003f00:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003f04:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 8003f08:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003f0c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8003f10:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003f14:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003f18:	f8d0 20ac 	ldr.w	r2, [r0, #172]	; 0xac
 8003f1c:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003f1e:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8003f22:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8003f24:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 8003f28:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8003f2a:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8003f2e:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8003f30:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 8003f34:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8003f36:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8003f3a:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003f3c:	f8d0 20a8 	ldr.w	r2, [r0, #168]	; 0xa8
 8003f40:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003f42:	f8d0 20c8 	ldr.w	r2, [r0, #200]	; 0xc8
 8003f46:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 8003f4a:	f8d0 20cc 	ldr.w	r2, [r0, #204]	; 0xcc
 8003f4e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 8003f52:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
 8003f56:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 8003f5a:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
 8003f5e:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 8003f62:	f8d0 20d8 	ldr.w	r2, [r0, #216]	; 0xd8
 8003f66:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 8003f6a:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
 8003f6e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 8003f72:	f8d0 20c4 	ldr.w	r2, [r0, #196]	; 0xc4
 8003f76:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003f7a:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8003f7e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003f82:	f8d0 20e8 	ldr.w	r2, [r0, #232]	; 0xe8
 8003f86:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 8003f8a:	f8d0 20ec 	ldr.w	r2, [r0, #236]	; 0xec
 8003f8e:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003f92:	f8d0 20f0 	ldr.w	r2, [r0, #240]	; 0xf0
 8003f96:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8003f9a:	f8d0 20f4 	ldr.w	r2, [r0, #244]	; 0xf4
 8003f9e:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003fa2:	f8d0 20f8 	ldr.w	r2, [r0, #248]	; 0xf8
 8003fa6:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003faa:	f8d0 20e0 	ldr.w	r2, [r0, #224]	; 0xe0
 8003fae:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  initgpio(GPIOH, &config->PHData);
#endif
#if STM32_HAS_GPIOI
  initgpio(GPIOI, &config->PIData);
#endif
}
 8003fb2:	bcf0      	pop	{r4, r5, r6, r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	40020000 	.word	0x40020000
 8003fc0:	40020400 	.word	0x40020400
 8003fc4:	40020800 	.word	0x40020800
 8003fc8:	40020c00 	.word	0x40020c00
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <_pal_lld_setgroupmode>:
 * @notapi
 */
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8003fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
 8003fd4:	f04f 0c0f 	mov.w	ip, #15
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8003fd8:	f002 0e03 	and.w	lr, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8003fdc:	f3c2 0780 	ubfx	r7, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8003fe0:	f3c2 06c1 	ubfx	r6, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
 8003fe4:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
 8003fe8:	2400      	movs	r4, #0

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8003fea:	f3c2 12c3 	ubfx	r2, r2, #7, #4
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8003fee:	f04f 0901 	mov.w	r9, #1
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8003ff2:	f04f 0803 	mov.w	r8, #3
 8003ff6:	e030      	b.n	800405a <_pal_lld_setgroupmode+0x8a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
 8003ff8:	f8d0 b020 	ldr.w	fp, [r0, #32]
 8003ffc:	ea2b 0303 	bic.w	r3, fp, r3
 8004000:	ea43 030a 	orr.w	r3, r3, sl
 8004004:	6203      	str	r3, [r0, #32]
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8004006:	6843      	ldr	r3, [r0, #4]
 8004008:	fa09 fa04 	lsl.w	sl, r9, r4
 800400c:	ea23 030a 	bic.w	r3, r3, sl
 8004010:	433b      	orrs	r3, r7
 8004012:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8004014:	0063      	lsls	r3, r4, #1
 8004016:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800401a:	fa08 f303 	lsl.w	r3, r8, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	ea0a 0a03 	and.w	sl, sl, r3
 8004024:	ea4a 0a06 	orr.w	sl, sl, r6
 8004028:	f8c0 a008 	str.w	sl, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800402c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8004030:	ea03 0a0a 	and.w	sl, r3, sl
 8004034:	ea4a 0a05 	orr.w	sl, sl, r5
 8004038:	f8c0 a00c 	str.w	sl, [r0, #12]
      port->MODER   = (port->MODER & ~m2) | moder;
 800403c:	f8d0 a000 	ldr.w	sl, [r0]
 8004040:	ea03 030a 	and.w	r3, r3, sl
 8004044:	ea43 030e 	orr.w	r3, r3, lr
 8004048:	6003      	str	r3, [r0, #0]
    }
    mask >>= 1;
    if (!mask)
 800404a:	0849      	lsrs	r1, r1, #1
 800404c:	d019      	beq.n	8004082 <_pal_lld_setgroupmode+0xb2>
      return;
    otyper <<= 1;
 800404e:	007f      	lsls	r7, r7, #1
    ospeedr <<= 2;
 8004050:	00b6      	lsls	r6, r6, #2
    pupdr <<= 2;
 8004052:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
 8004054:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 8004058:	3401      	adds	r4, #1
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800405a:	f004 0307 	and.w	r3, r4, #7
 800405e:	009b      	lsls	r3, r3, #2
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 8004060:	f011 0f01 	tst.w	r1, #1
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8004064:	fa02 fa03 	lsl.w	sl, r2, r3
      m4 = 15 << ((bit & 7) * 4);
 8004068:	fa0c f303 	lsl.w	r3, ip, r3
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800406c:	d0ed      	beq.n	800404a <_pal_lld_setgroupmode+0x7a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
 800406e:	2c07      	cmp	r4, #7
 8004070:	d9c2      	bls.n	8003ff8 <_pal_lld_setgroupmode+0x28>
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004072:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 8004076:	ea2b 0303 	bic.w	r3, fp, r3
 800407a:	ea43 030a 	orr.w	r3, r3, sl
 800407e:	6243      	str	r3, [r0, #36]	; 0x24
 8004080:	e7c1      	b.n	8004006 <_pal_lld_setgroupmode+0x36>
 8004082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004086:	bf00      	nop
	...

08004090 <usb_lld_pump>:
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 8004090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USBDriver *usbp = (USBDriver *)p;
  stm32_otg_t *otgp = usbp->otg;

#if defined(_CHIBIOS_RT_)
  chRegSetThreadName("usb_lld_pump");
 8004094:	4bb4      	ldr	r3, [pc, #720]	; (8004368 <usb_lld_pump+0x2d8>)
 8004096:	49b5      	ldr	r1, [pc, #724]	; (800436c <usb_lld_pump+0x2dc>)
 8004098:	699a      	ldr	r2, [r3, #24]
 *
 * @special
 */
void usb_lld_pump(void *p) {
  USBDriver *usbp = (USBDriver *)p;
  stm32_otg_t *otgp = usbp->otg;
 800409a:	f8d0 9050 	ldr.w	r9, [r0, #80]	; 0x50

#if defined(_CHIBIOS_RT_)
  chRegSetThreadName("usb_lld_pump");
 800409e:	6191      	str	r1, [r2, #24]
 *
 * @param[in] p         pointer to the @p USBDriver object
 *
 * @special
 */
void usb_lld_pump(void *p) {
 80040a0:	b087      	sub	sp, #28
 80040a2:	2320      	movs	r3, #32
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	f100 0360 	add.w	r3, r0, #96	; 0x60
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 80040ae:	46ca      	mov	sl, r9
 80040b0:	9305      	str	r3, [sp, #20]
 80040b2:	4681      	mov	r9, r0
  while (true) {
    usbep_t ep;
    uint32_t epmask;

    /* Nothing to do, going to sleep.*/
    if ((usbp->state == USB_STOP) ||
 80040b4:	f899 3000 	ldrb.w	r3, [r9]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d006      	beq.n	80040ca <usb_lld_pump+0x3a>
 80040bc:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 80040c0:	b963      	cbnz	r3, 80040dc <usb_lld_pump+0x4c>
        ((usbp->txpending == 0) && !(otgp->GINTSTS & GINTSTS_RXFLVL))) {
 80040c2:	f8da 3014 	ldr.w	r3, [sl, #20]
 80040c6:	06db      	lsls	r3, r3, #27
 80040c8:	d408      	bmi.n	80040dc <usb_lld_pump+0x4c>
      otgp->GINTMSK |= GINTMSK_RXFLVLM;
 80040ca:	f8da 3018 	ldr.w	r3, [sl, #24]
 *
 * @sclass
 */
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {

  return chThdSuspendS(trp);
 80040ce:	9805      	ldr	r0, [sp, #20]
 80040d0:	f043 0310 	orr.w	r3, r3, #16
 80040d4:	f8ca 3018 	str.w	r3, [sl, #24]
 80040d8:	f7fd f952 	bl	8001380 <chThdSuspendS>
 80040dc:	2300      	movs	r3, #0
 80040de:	f383 8811 	msr	BASEPRI, r3
 80040e2:	469b      	mov	fp, r3

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 80040e4:	f8da 3014 	ldr.w	r3, [sl, #20]
 80040e8:	f013 0310 	ands.w	r3, r3, #16
 80040ec:	d024      	beq.n	8004138 <usb_lld_pump+0xa8>
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
  uint32_t sts, cnt, ep;

  sts = usbp->otg->GRXSTSP;
 80040ee:	f8d9 6050 	ldr.w	r6, [r9, #80]	; 0x50
 80040f2:	6a33      	ldr	r3, [r6, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 80040f4:	f403 12f0 	and.w	r2, r3, #1966080	; 0x1e0000
 80040f8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80040fc:	d032      	beq.n	8004164 <usb_lld_pump+0xd4>
 80040fe:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8004102:	d1ef      	bne.n	80040e4 <usb_lld_pump+0x54>
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004104:	f003 020f 	and.w	r2, r3, #15
 8004108:	eb09 0282 	add.w	r2, r9, r2, lsl #2
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 800410c:	f3c3 130a 	ubfx	r3, r3, #4, #11
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004110:	68d2      	ldr	r2, [r2, #12]
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 8004112:	3303      	adds	r3, #3
  max = (max + 3) / 4;
  while (n) {
 8004114:	089b      	lsrs	r3, r3, #2
  case GRXSTSP_SETUP_COMP:
    break;
  case GRXSTSP_SETUP_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004116:	6a10      	ldr	r0, [r2, #32]
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 8004118:	d0e4      	beq.n	80040e4 <usb_lld_pump+0x54>
 800411a:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 800411e:	2202      	movs	r2, #2
    uint32_t w = *fifop;
 8004120:	6831      	ldr	r1, [r6, #0]
    if (max) {
 8004122:	b112      	cbz	r2, 800412a <usb_lld_pump+0x9a>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 8004124:	f840 1b04 	str.w	r1, [r0], #4
      buf += 4;
      max--;
 8004128:	3a01      	subs	r2, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800412a:	3b01      	subs	r3, #1
 800412c:	d1f8      	bne.n	8004120 <usb_lld_pump+0x90>

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {

      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
 800412e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004132:	f013 0310 	ands.w	r3, r3, #16
 8004136:	d1da      	bne.n	80040ee <usb_lld_pump+0x5e>
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
      if (usbp->txpending & epmask) {
 8004138:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 800413c:	2101      	movs	r1, #1
 800413e:	fa01 f10b 	lsl.w	r1, r1, fp
      if (usbp->txpending & epmask) {
 8004142:	4211      	tst	r1, r2
      /* Empties the RX FIFO.*/
      while (otgp->GINTSTS & GINTSTS_RXFLVL) {
        otg_rxfifo_handler(usbp);
      }

      epmask = (1 << ep);
 8004144:	9103      	str	r1, [sp, #12]
      if (usbp->txpending & epmask) {
 8004146:	d169      	bne.n	800421c <usb_lld_pump+0x18c>
 8004148:	f10b 0301 	add.w	r3, fp, #1
 800414c:	9302      	str	r3, [sp, #8]
      osalThreadSuspendS(&usbp->wait);
    }
    osalSysUnlock();

    /* Checks if there are TXFIFOs to be filled.*/
    for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800414e:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8004152:	f89d b008 	ldrb.w	fp, [sp, #8]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	459b      	cmp	fp, r3
 800415a:	d9c3      	bls.n	80040e4 <usb_lld_pump+0x54>
 800415c:	9b01      	ldr	r3, [sp, #4]
 800415e:	f383 8811 	msr	BASEPRI, r3
 8004162:	e7a7      	b.n	80040b4 <usb_lld_pump+0x24>
 8004164:	f003 050f 	and.w	r5, r3, #15
 8004168:	eb09 0585 	add.w	r5, r9, r5, lsl #2
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
                            cnt, 8);
    break;
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
 800416c:	f3c3 140a 	ubfx	r4, r3, #4, #11
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
 8004170:	68eb      	ldr	r3, [r5, #12]
 8004172:	6999      	ldr	r1, [r3, #24]
 8004174:	780b      	ldrb	r3, [r1, #0]
 8004176:	b9db      	cbnz	r3, 80041b0 <usb_lld_pump+0x120>
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 8004178:	684b      	ldr	r3, [r1, #4]
 800417a:	688a      	ldr	r2, [r1, #8]
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
                             usbp->epc[ep]->out_state->mode.queue.rxqueue,
                             cnt);
    }
    else {
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 800417c:	68c8      	ldr	r0, [r1, #12]
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 800417e:	3303      	adds	r3, #3
 8004180:	1a9a      	subs	r2, r3, r2
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
 8004182:	1ce3      	adds	r3, r4, #3
  max = (max + 3) / 4;
  while (n) {
 8004184:	089b      	lsrs	r3, r3, #2
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
 8004186:	ea4f 0292 	mov.w	r2, r2, lsr #2
  while (n) {
 800418a:	d009      	beq.n	80041a0 <usb_lld_pump+0x110>
 800418c:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 8004190:	4686      	mov	lr, r0
    uint32_t w = *fifop;
 8004192:	6837      	ldr	r7, [r6, #0]
    if (max) {
 8004194:	b112      	cbz	r2, 800419c <usb_lld_pump+0x10c>
      /* Note, this line relies on the Cortex-M3/M4 ability to perform
         unaligned word accesses and on the LSB-first memory organization.*/
      *((PACKED_VAR uint32_t *)buf) = w;
 8004196:	f84e 7b04 	str.w	r7, [lr], #4
      buf += 4;
      max--;
 800419a:	3a01      	subs	r2, #1
                                    size_t n,
                                    size_t max) {

  n = (n + 3) / 4;
  max = (max + 3) / 4;
  while (n) {
 800419c:	3b01      	subs	r3, #1
 800419e:	d1f8      	bne.n	8004192 <usb_lld_pump+0x102>
      otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
                              usbp->epc[ep]->out_state->mode.linear.rxbuf,
                              cnt,
                              usbp->epc[ep]->out_state->rxsize -
                              usbp->epc[ep]->out_state->rxcnt);
      usbp->epc[ep]->out_state->mode.linear.rxbuf += cnt;
 80041a0:	4420      	add	r0, r4
 80041a2:	60c8      	str	r0, [r1, #12]
    }
    usbp->epc[ep]->out_state->rxcnt += cnt;
 80041a4:	68eb      	ldr	r3, [r5, #12]
 80041a6:	699a      	ldr	r2, [r3, #24]
 80041a8:	6893      	ldr	r3, [r2, #8]
 80041aa:	4423      	add	r3, r4
 80041ac:	6093      	str	r3, [r2, #8]
 80041ae:	e799      	b.n	80040e4 <usb_lld_pump+0x54>
  case GRXSTSP_OUT_DATA:
    cnt = (sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF;
    ep  = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
    if (usbp->epc[ep]->out_state->rxqueued) {
      /* Queue associated.*/
      otg_fifo_read_to_queue(usbp->otg->FIFO[0],
 80041b0:	68c8      	ldr	r0, [r1, #12]
                                   input_queue_t *iqp,
                                   size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 80041b2:	b324      	cbz	r4, 80041fe <usb_lld_pump+0x16e>
 80041b4:	6942      	ldr	r2, [r0, #20]
 80041b6:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
 80041ba:	4627      	mov	r7, r4
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 80041bc:	2f03      	cmp	r7, #3
 80041be:	d906      	bls.n	80041ce <usb_lld_pump+0x13e>
      size_t streak;
      uint32_t nw2end = (iqp->q_wrptr - iqp->q_wrptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      iqp->q_wrptr = otg_do_pop(fifop, iqp->q_wrptr, streak);
      if (iqp->q_wrptr >= iqp->q_top) {
 80041c0:	6903      	ldr	r3, [r0, #16]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d303      	bcc.n	80041ce <usb_lld_pump+0x13e>
        iqp->q_wrptr = iqp->q_buffer;
 80041c6:	68c2      	ldr	r2, [r0, #12]
 80041c8:	6142      	str	r2, [r0, #20]
  ntogo = n;
  while (ntogo > 0) {
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 80041ca:	2f03      	cmp	r7, #3
 80041cc:	d8f8      	bhi.n	80041c0 <usb_lld_pump+0x130>
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
      break;

    /* One byte at time.*/
    w = *fifop;
 80041ce:	f8d6 e000 	ldr.w	lr, [r6]
 80041d2:	2300      	movs	r3, #0
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      *iqp->q_wrptr++ = (uint8_t)(w >> (i * 8));
 80041d4:	fa2e f103 	lsr.w	r1, lr, r3
 80041d8:	f102 0c01 	add.w	ip, r2, #1
 80041dc:	f8c0 c014 	str.w	ip, [r0, #20]
 80041e0:	7011      	strb	r1, [r2, #0]
      if (iqp->q_wrptr >= iqp->q_top)
 80041e2:	6902      	ldr	r2, [r0, #16]
 80041e4:	6941      	ldr	r1, [r0, #20]
 80041e6:	4291      	cmp	r1, r2
        iqp->q_wrptr = iqp->q_buffer;
 80041e8:	bf24      	itt	cs
 80041ea:	68c2      	ldrcs	r2, [r0, #12]
 80041ec:	6142      	strcs	r2, [r0, #20]
      break;

    /* One byte at time.*/
    w = *fifop;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 80041ee:	3f01      	subs	r7, #1
 80041f0:	f103 0308 	add.w	r3, r3, #8
 80041f4:	d003      	beq.n	80041fe <usb_lld_pump+0x16e>
 80041f6:	2b20      	cmp	r3, #32
 80041f8:	6942      	ldr	r2, [r0, #20]
 80041fa:	d1eb      	bne.n	80041d4 <usb_lld_pump+0x144>
 80041fc:	e7de      	b.n	80041bc <usb_lld_pump+0x12c>
 80041fe:	9b01      	ldr	r3, [sp, #4]
 8004200:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Updating queue.*/
  osalSysLock();
  iqp->q_counter += n;
 8004204:	6883      	ldr	r3, [r0, #8]
 8004206:	4423      	add	r3, r4
 8004208:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800420a:	2100      	movs	r1, #0
 800420c:	f7fd f900 	bl	8001410 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 8004210:	f7fc ff5e 	bl	80010d0 <chSchRescheduleS>
 8004214:	2300      	movs	r3, #0
 8004216:	f383 8811 	msr	BASEPRI, r3
 800421a:	e7c3      	b.n	80041a4 <usb_lld_pump+0x114>
 800421c:	9a01      	ldr	r2, [sp, #4]
 800421e:	f382 8811 	msr	BASEPRI, r2
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 8004222:	f8da 1008 	ldr.w	r1, [sl, #8]
        usbp->txpending &= ~epmask;
 8004226:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
 800422a:	9803      	ldr	r0, [sp, #12]
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 800422c:	f021 0101 	bic.w	r1, r1, #1
        usbp->txpending &= ~epmask;
 8004230:	ea22 0200 	bic.w	r2, r2, r0
           operation.
           Synopsys document: DesignWare Cores USB 2.0 Hi-Speed On-The-Go (OTG)
             "The application has to finish writing one complete packet before
              switching to a different channel/endpoint FIFO. Violating this
              rule results in an error.".*/
        otgp->GAHBCFG &= ~GAHBCFG_GINTMSK;
 8004234:	f8ca 1008 	str.w	r1, [sl, #8]
        usbp->txpending &= ~epmask;
 8004238:	f8c9 205c 	str.w	r2, [r9, #92]	; 0x5c
 800423c:	f383 8811 	msr	BASEPRI, r3
 8004240:	eb09 078b 	add.w	r7, r9, fp, lsl #2
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 8004244:	68fc      	ldr	r4, [r7, #12]
 8004246:	6962      	ldr	r2, [r4, #20]
 8004248:	6891      	ldr	r1, [r2, #8]
 800424a:	6853      	ldr	r3, [r2, #4]
 800424c:	4299      	cmp	r1, r3
 800424e:	f080 80b5 	bcs.w	80043bc <usb_lld_pump+0x32c>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8004252:	f8d9 0050 	ldr.w	r0, [r9, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 8004256:	8a26      	ldrh	r6, [r4, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8004258:	ea4f 184b 	mov.w	r8, fp, lsl #5
 800425c:	eb00 0408 	add.w	r4, r0, r8
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8004260:	1a5b      	subs	r3, r3, r1
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8004262:	f8d4 1918 	ldr.w	r1, [r4, #2328]	; 0x918
 8004266:	429e      	cmp	r6, r3
 8004268:	bf28      	it	cs
 800426a:	461e      	movcs	r6, r3
 800426c:	b28b      	uxth	r3, r1
 800426e:	ebb6 0f83 	cmp.w	r6, r3, lsl #2
 8004272:	f10b 0301 	add.w	r3, fp, #1
 8004276:	9302      	str	r3, [sp, #8]
 8004278:	d82f      	bhi.n	80042da <usb_lld_pump+0x24a>
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800427a:	031b      	lsls	r3, r3, #12
 800427c:	f8cd a010 	str.w	sl, [sp, #16]
 8004280:	469a      	mov	sl, r3

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
 8004282:	7813      	ldrb	r3, [r2, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d13d      	bne.n	8004304 <usb_lld_pump+0x274>
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {

  otg_do_push(fifop, (uint8_t *)buf, (n + 3) / 4);
 8004288:	1cf3      	adds	r3, r6, #3
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800428a:	68d4      	ldr	r4, [r2, #12]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800428c:	089b      	lsrs	r3, r3, #2
                                usbp->epc[ep]->in_state->mode.queue.txqueue,
                                n);
    }
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800428e:	eb00 0e0a 	add.w	lr, r0, sl
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 8004292:	bf18      	it	ne
 8004294:	4621      	movne	r1, r4
 8004296:	d005      	beq.n	80042a4 <usb_lld_pump+0x214>
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 8004298:	f851 0b04 	ldr.w	r0, [r1], #4
 800429c:	f8ce 0000 	str.w	r0, [lr]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 80042a0:	3b01      	subs	r3, #1
 80042a2:	d1f9      	bne.n	8004298 <usb_lld_pump+0x208>
    else {
      /* Linear buffer associated.*/
      otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
                                 usbp->epc[ep]->in_state->mode.linear.txbuf,
                                 n);
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
 80042a4:	4434      	add	r4, r6
 80042a6:	60d4      	str	r4, [r2, #12]
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 80042a8:	68fc      	ldr	r4, [r7, #12]
 80042aa:	6962      	ldr	r2, [r4, #20]
 80042ac:	6893      	ldr	r3, [r2, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 80042ae:	6851      	ldr	r1, [r2, #4]
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 80042b0:	4433      	add	r3, r6
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 80042b2:	4299      	cmp	r1, r3
      usbp->epc[ep]->in_state->mode.linear.txbuf += n;
    }
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
    usbp->epc[ep]->in_state->txcnt += n;
 80042b4:	6093      	str	r3, [r2, #8]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
 80042b6:	d97d      	bls.n	80043b4 <usb_lld_pump+0x324>
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80042b8:	f8d9 0050 	ldr.w	r0, [r9, #80]	; 0x50
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
    if (n > usbp->epc[ep]->in_maxsize)
 80042bc:	8a24      	ldrh	r4, [r4, #16]
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80042be:	eb00 0508 	add.w	r5, r0, r8
    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80042c2:	1ace      	subs	r6, r1, r3
    if (n > usbp->epc[ep]->in_maxsize)
      n = usbp->epc[ep]->in_maxsize;

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 80042c4:	f8d5 3918 	ldr.w	r3, [r5, #2328]	; 0x918
 80042c8:	42a6      	cmp	r6, r4
 80042ca:	bf28      	it	cs
 80042cc:	4626      	movcs	r6, r4
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	ebb6 0f83 	cmp.w	r6, r3, lsl #2
 80042d4:	d9d5      	bls.n	8004282 <usb_lld_pump+0x1f2>
 80042d6:	f8dd a010 	ldr.w	sl, [sp, #16]
      return FALSE;
 80042da:	2200      	movs	r2, #0
 80042dc:	9b01      	ldr	r3, [sp, #4]
 80042de:	f383 8811 	msr	BASEPRI, r3
        osalSysUnlock();

        done = otg_txfifo_handler(usbp, ep);

        osalSysLock();
        otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 80042e2:	f8da 3008 	ldr.w	r3, [sl, #8]
 80042e6:	f043 0301 	orr.w	r3, r3, #1
 80042ea:	f8ca 3008 	str.w	r3, [sl, #8]
        if (!done)
 80042ee:	b92a      	cbnz	r2, 80042fc <usb_lld_pump+0x26c>
          otgp->DIEPEMPMSK |= epmask;
 80042f0:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 80042f4:	9a03      	ldr	r2, [sp, #12]
 80042f6:	431a      	orrs	r2, r3
 80042f8:	f8ca 2834 	str.w	r2, [sl, #2100]	; 0x834
 80042fc:	2300      	movs	r3, #0
 80042fe:	f383 8811 	msr	BASEPRI, r3
 8004302:	e724      	b.n	800414e <usb_lld_pump+0xbe>
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    /* Handles the two cases: linear buffer or queue.*/
    if (usbp->epc[ep]->in_state->txqueued) {
      /* Queue associated.*/
      otg_fifo_write_from_queue(usbp->otg->FIFO[ep],
 8004304:	eb00 0e0a 	add.w	lr, r0, sl
 8004308:	68d0      	ldr	r0, [r2, #12]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 800430a:	b1f6      	cbz	r6, 800434a <usb_lld_pump+0x2ba>
 800430c:	f8d0 c010 	ldr.w	ip, [r0, #16]
 8004310:	4632      	mov	r2, r6
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
 8004312:	0891      	lsrs	r1, r2, #2
 8004314:	d12c      	bne.n	8004370 <usb_lld_pump+0x2e0>
 8004316:	6983      	ldr	r3, [r0, #24]
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 8004318:	2100      	movs	r1, #0
 800431a:	460c      	mov	r4, r1

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 800431c:	1c5d      	adds	r5, r3, #1
 800431e:	6185      	str	r5, [r0, #24]
 8004320:	781b      	ldrb	r3, [r3, #0]
      if (oqp->q_rdptr >= oqp->q_top)
 8004322:	4565      	cmp	r5, ip

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 8004324:	fa03 f301 	lsl.w	r3, r3, r1
 8004328:	ea44 0403 	orr.w	r4, r4, r3
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
 800432c:	bf24      	itt	cs
 800432e:	68c3      	ldrcs	r3, [r0, #12]
 8004330:	6183      	strcs	r3, [r0, #24]
      break;

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 8004332:	3a01      	subs	r2, #1
      w |= (uint32_t)*oqp->q_rdptr++ << (i * 8);
 8004334:	f101 0108 	add.w	r1, r1, #8
      break;

    /* One byte at time.*/
    w = 0;
    i = 0;
    while ((ntogo > 0) && (i < 4)) {
 8004338:	d003      	beq.n	8004342 <usb_lld_pump+0x2b2>
 800433a:	2920      	cmp	r1, #32
 800433c:	d001      	beq.n	8004342 <usb_lld_pump+0x2b2>
 800433e:	6983      	ldr	r3, [r0, #24]
 8004340:	e7ec      	b.n	800431c <usb_lld_pump+0x28c>
      if (oqp->q_rdptr >= oqp->q_top)
        oqp->q_rdptr = oqp->q_buffer;
      ntogo--;
      i++;
    }
    *fifop = w;
 8004342:	f8ce 4000 	str.w	r4, [lr]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 8004346:	2a00      	cmp	r2, #0
 8004348:	d1e3      	bne.n	8004312 <usb_lld_pump+0x282>
 800434a:	9b01      	ldr	r3, [sp, #4]
 800434c:	f383 8811 	msr	BASEPRI, r3
    *fifop = w;
  }

  /* Updating queue.*/
  osalSysLock();
  oqp->q_counter += n;
 8004350:	6883      	ldr	r3, [r0, #8]
 8004352:	4433      	add	r3, r6
 8004354:	6083      	str	r3, [r0, #8]
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 8004356:	2100      	movs	r1, #0
 8004358:	f7fd f85a 	bl	8001410 <chThdDequeueAllI>
 *
 * @sclass
 */
static inline void osalOsRescheduleS(void) {

  chSchRescheduleS();
 800435c:	f7fc feb8 	bl	80010d0 <chSchRescheduleS>
 8004360:	2300      	movs	r3, #0
 8004362:	f383 8811 	msr	BASEPRI, r3
 8004366:	e79f      	b.n	80042a8 <usb_lld_pump+0x218>
 8004368:	200008e0 	.word	0x200008e0
 800436c:	08009ae0 	.word	0x08009ae0
    uint32_t w, i;
    size_t nw = ntogo / 4;

    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;
 8004370:	6984      	ldr	r4, [r0, #24]

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
 8004372:	ebbc 0304 	subs.w	r3, ip, r4
 8004376:	bf48      	it	mi
 8004378:	3303      	addmi	r3, #3
 800437a:	109b      	asrs	r3, r3, #2
 800437c:	428b      	cmp	r3, r1
 800437e:	bf28      	it	cs
 8004380:	460b      	movcs	r3, r1
 8004382:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004386:	ebcb 0202 	rsb	r2, fp, r2
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 800438a:	b13b      	cbz	r3, 800439c <usb_lld_pump+0x30c>
 800438c:	4621      	mov	r1, r4
    /* Note, this line relies on the Cortex-M3/M4 ability to perform
       unaligned word accesses and on the LSB-first memory organization.*/
    *fifop = *((PACKED_VAR uint32_t *)buf);
 800438e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004392:	f8ce 5000 	str.w	r5, [lr]
 *
 * @notapi
 */
static uint8_t *otg_do_push(volatile uint32_t *fifop, uint8_t *buf, size_t n) {

  while (n > 0) {
 8004396:	3b01      	subs	r3, #1
 8004398:	d1f9      	bne.n	800438e <usb_lld_pump+0x2fe>
 800439a:	445c      	add	r4, fp
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
      if (oqp->q_rdptr >= oqp->q_top) {
 800439c:	45a4      	cmp	ip, r4
    if (nw > 0) {
      size_t streak;
      uint32_t nw2end = (oqp->q_top - oqp->q_rdptr) / 4;

      ntogo -= (streak = nw <= nw2end ? nw : nw2end) * 4;
      oqp->q_rdptr = otg_do_push(fifop, oqp->q_rdptr, streak);
 800439e:	6184      	str	r4, [r0, #24]
      if (oqp->q_rdptr >= oqp->q_top) {
 80043a0:	d804      	bhi.n	80043ac <usb_lld_pump+0x31c>
        oqp->q_rdptr = oqp->q_buffer;
 80043a2:	68c3      	ldr	r3, [r0, #12]
 80043a4:	6183      	str	r3, [r0, #24]
                                      output_queue_t *oqp,
                                      size_t n) {
  size_t ntogo;

  ntogo = n;
  while (ntogo > 0) {
 80043a6:	2a00      	cmp	r2, #0
 80043a8:	d1b3      	bne.n	8004312 <usb_lld_pump+0x282>
 80043aa:	e7ce      	b.n	800434a <usb_lld_pump+0x2ba>
      }
    }

    /* If this condition is not satisfied then there is a word lying across
       queue circular buffer boundary or there are some remaining bytes.*/
    if (ntogo <= 0)
 80043ac:	2a00      	cmp	r2, #0
 80043ae:	d0cc      	beq.n	800434a <usb_lld_pump+0x2ba>
 80043b0:	4623      	mov	r3, r4
 80043b2:	e7b1      	b.n	8004318 <usb_lld_pump+0x288>
 80043b4:	f8dd a010 	ldr.w	sl, [sp, #16]
  while (TRUE) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize)
      return TRUE;
 80043b8:	2201      	movs	r2, #1
 80043ba:	e78f      	b.n	80042dc <usb_lld_pump+0x24c>
 80043bc:	f10b 0301 	add.w	r3, fp, #1
 80043c0:	9302      	str	r3, [sp, #8]
 80043c2:	e7f9      	b.n	80043b8 <usb_lld_pump+0x328>
	...

080043d0 <otg_disable_ep.isra.0>:
  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 80043d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80043d2:	2400      	movs	r4, #0
 80043d4:	f8d1 e008 	ldr.w	lr, [r1, #8]
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 80043d8:	4625      	mov	r5, r4
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 80043da:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
    otgp->ie[i].DIEPTSIZ = 0;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80043de:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80043e2:	e014      	b.n	800440e <otg_disable_ep.isra.0+0x3e>
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
        ;
    }
    else
      otgp->ie[i].DIEPCTL = 0;
 80043e4:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPTSIZ = 0;
 80043e8:	18c2      	adds	r2, r0, r3
 80043ea:	f8c2 5910 	str.w	r5, [r2, #2320]	; 0x910
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80043ee:	f8c2 7908 	str.w	r7, [r2, #2312]	; 0x908
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
 80043f2:	f8d1 6b00 	ldr.w	r6, [r1, #2816]	; 0xb00
 80043f6:	2e00      	cmp	r6, #0
 80043f8:	db17      	blt.n	800442a <otg_disable_ep.isra.0+0x5a>
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
 80043fa:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
    otgp->oe[i].DOEPTSIZ = 0;
 80043fe:	4403      	add	r3, r0

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004400:	3401      	adds	r4, #1
 8004402:	4574      	cmp	r4, lr
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
        ;
    }
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
 8004404:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004408:	f8c3 7b08 	str.w	r7, [r3, #2824]	; 0xb08

static void otg_disable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800440c:	d814      	bhi.n	8004438 <otg_disable_ep.isra.0+0x68>
 800440e:	0163      	lsls	r3, r4, #5
 8004410:	18c1      	adds	r1, r0, r3
    /* Disable only if enabled because this sentence in the manual:
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".*/
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0) {
 8004412:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8004416:	2a00      	cmp	r2, #0
 8004418:	dae4      	bge.n	80043e4 <otg_disable_ep.isra.0+0x14>
      otgp->ie[i].DIEPCTL = DIEPCTL_EPDIS;
 800441a:	f8c1 c900 	str.w	ip, [r1, #2304]	; 0x900
      /* Wait for endpoint disable.*/
      while (!(otgp->ie[i].DIEPINT & DIEPINT_EPDISD))
 800441e:	460e      	mov	r6, r1
 8004420:	f8d6 2908 	ldr.w	r2, [r6, #2312]	; 0x908
 8004424:	0792      	lsls	r2, r2, #30
 8004426:	d5fb      	bpl.n	8004420 <otg_disable_ep.isra.0+0x50>
 8004428:	e7de      	b.n	80043e8 <otg_disable_ep.isra.0+0x18>
       "The application must set this bit only if Endpoint Enable is
        already set for this endpoint".
       Note that the attempt to disable the OUT EP0 is ignored by the
       hardware but the code is simpler this way.*/
    if ((otgp->oe[i].DOEPCTL & DOEPCTL_EPENA) != 0) {
      otgp->oe[i].DOEPCTL = DOEPCTL_EPDIS;
 800442a:	f8c1 cb00 	str.w	ip, [r1, #2816]	; 0xb00
      /* Wait for endpoint disable.*/
      while (!(otgp->oe[i].DOEPINT & DOEPINT_OTEPDIS))
 800442e:	f8d2 1b08 	ldr.w	r1, [r2, #2824]	; 0xb08
 8004432:	06c9      	lsls	r1, r1, #27
 8004434:	d5fb      	bpl.n	800442e <otg_disable_ep.isra.0+0x5e>
 8004436:	e7e2      	b.n	80043fe <otg_disable_ep.isra.0+0x2e>
    else
      otgp->oe[i].DOEPCTL = 0;
    otgp->oe[i].DOEPTSIZ = 0;
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004438:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800443c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 8004440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004442:	bf00      	nop
	...

08004450 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8004450:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8004452:	4c06      	ldr	r4, [pc, #24]	; (800446c <usb_lld_init+0x1c>)
 8004454:	4620      	mov	r0, r4
 8004456:	f7fe fd63 	bl	8002f20 <usbObjectInit>
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800445a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  USBD1.otgparams = &fsparams;
 800445e:	4a04      	ldr	r2, [pc, #16]	; (8004470 <usb_lld_init+0x20>)

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 8004460:	6523      	str	r3, [r4, #80]	; 0x50
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 8004462:	2300      	movs	r3, #0
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;
 8004464:	6562      	str	r2, [r4, #84]	; 0x54
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 8004466:	6623      	str	r3, [r4, #96]	; 0x60
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;

#if defined(_CHIBIOS_RT_)
  USBD1.tr = NULL;
 8004468:	6663      	str	r3, [r4, #100]	; 0x64
 800446a:	bd10      	pop	{r4, pc}
 800446c:	20000b10 	.word	0x20000b10
 8004470:	08009ad0 	.word	0x08009ad0
	...

08004480 <usb_lld_start>:
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
 8004480:	7803      	ldrb	r3, [r0, #0]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d000      	beq.n	8004488 <usb_lld_start+0x8>
 8004486:	4770      	bx	lr
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 8004488:	b570      	push	{r4, r5, r6, lr}
  stm32_otg_t *otgp = usbp->otg;

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800448a:	4b31      	ldr	r3, [pc, #196]	; (8004550 <usb_lld_start+0xd0>)
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800448c:	6d06      	ldr	r6, [r0, #80]	; 0x50

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 800448e:	4298      	cmp	r0, r3
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 8004490:	b082      	sub	sp, #8
 8004492:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
 8004494:	bf18      	it	ne
 8004496:	4634      	movne	r4, r6

  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 8004498:	d03a      	beq.n	8004510 <usb_lld_start+0x90>
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 800449a:	2300      	movs	r3, #0

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 800449c:	482d      	ldr	r0, [pc, #180]	; (8004554 <usb_lld_start+0xd4>)

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 800449e:	492e      	ldr	r1, [pc, #184]	; (8004558 <usb_lld_start+0xd8>)
      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG2_NUMBER, STM32_USB_OTG2_IRQ_PRIORITY);
    }
#endif

    usbp->txpending = 0;
 80044a0:	65eb      	str	r3, [r5, #92]	; 0x5c
    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
                  GCCFG_PWRDWN;
#else
    otgp->GCCFG = GCCFG_VBUSASEN | GCCFG_VBUSBSEN | GCCFG_PWRDWN;
 80044a2:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
    usbp->txpending = 0;

    /* - Forced device mode.
       - USB turn-around time = TRDT_VALUE.
       - Full Speed 1.1 PHY.*/
    otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE) | GUSBCFG_PHYSEL;
 80044a6:	60f0      	str	r0, [r6, #12]

    /* 48MHz 1.1 PHY.*/
    otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 80044a8:	f8c6 1800 	str.w	r1, [r6, #2048]	; 0x800
 * @xclass
 */
#if PORT_SUPPORTS_RT || defined(__DOXYGEN__)
static inline void osalSysPolledDelayX(rtcnt_t cycles) {

  chSysPolledDelayX(cycles);
 80044ac:	2020      	movs	r0, #32

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;
 80044ae:	f8c6 3e00 	str.w	r3, [r6, #3584]	; 0xe00
    /* Internal FS PHY activation.*/
#if defined(BOARD_OTG_NOVBUSSENS)
    otgp->GCCFG = GCCFG_NOVBUSSENS | GCCFG_VBUSASEN | GCCFG_VBUSBSEN |
                  GCCFG_PWRDWN;
#else
    otgp->GCCFG = GCCFG_VBUSASEN | GCCFG_VBUSBSEN | GCCFG_PWRDWN;
 80044b2:	63b2      	str	r2, [r6, #56]	; 0x38
 80044b4:	f7fc fc54 	bl	8000d60 <chSysPolledDelayX>
  stm32_otg_t *otgp = usbp->otg;

  osalSysPolledDelayX(32);

  /* Core reset and delay of at least 3 PHY cycles.*/
  otgp->GRSTCTL = GRSTCTL_CSRST;
 80044b8:	2301      	movs	r3, #1
 80044ba:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 80044bc:	6923      	ldr	r3, [r4, #16]
 80044be:	07db      	lsls	r3, r3, #31
 80044c0:	d4fc      	bmi.n	80044bc <usb_lld_start+0x3c>
 80044c2:	200c      	movs	r0, #12
 80044c4:	f7fc fc4c 	bl	8000d60 <chSysPolledDelayX>
    ;

  osalSysPolledDelayX(12);

  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 80044c8:	6923      	ldr	r3, [r4, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	dafc      	bge.n	80044c8 <usb_lld_start+0x48>

    /* Soft core reset.*/
    otg_core_reset(usbp);

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 80044ce:	2400      	movs	r4, #0
 80044d0:	60b4      	str	r4, [r6, #8]

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 80044d2:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80044d4:	6d28      	ldr	r0, [r5, #80]	; 0x50
 80044d6:	f7ff ff7b 	bl	80043d0 <otg_disable_ep.isra.0>
    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 80044da:	686b      	ldr	r3, [r5, #4]
    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
 80044dc:	f8c6 4810 	str.w	r4, [r6, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
 80044e0:	68db      	ldr	r3, [r3, #12]
    otg_disable_ep(usbp);

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
 80044e2:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 80044e6:	f8c6 481c 	str.w	r4, [r6, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 80044ea:	b16b      	cbz	r3, 8004508 <usb_lld_start+0x88>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 80044ec:	f243 0308 	movw	r3, #12296	; 0x3008
 80044f0:	61b3      	str	r3, [r6, #24]
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 80044f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM  |*/;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
                       GINTMSK_ESUSPM */ | GINTMSK_SOFM;
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */
 80044f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80044f8:	6172      	str	r2, [r6, #20]

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
 80044fa:	b1d3      	cbz	r3, 8004532 <usb_lld_start+0xb2>
      chSchRescheduleS();
  }
#endif

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 80044fc:	68b3      	ldr	r3, [r6, #8]
 80044fe:	f043 0301 	orr.w	r3, r3, #1
 8004502:	60b3      	str	r3, [r6, #8]
  }
}
 8004504:	b002      	add	sp, #8
 8004506:	bd70      	pop	{r4, r5, r6, pc}
       is required initially.*/
    otgp->DIEPMSK  = 0;
    otgp->DOEPMSK  = 0;
    otgp->DAINTMSK = 0;
    if (usbp->config->sof_cb == NULL)
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM /*| GINTMSK_USBSUSPM |
 8004508:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800450c:	61b3      	str	r3, [r6, #24]
 800450e:	e7f0      	b.n	80044f2 <usb_lld_start+0x72>
  if (usbp->state == USB_STOP) {
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
 8004510:	4b12      	ldr	r3, [pc, #72]	; (800455c <usb_lld_start+0xdc>)
 8004512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004514:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004518:	635a      	str	r2, [r3, #52]	; 0x34
      rccResetOTG_FS();
 800451a:	695a      	ldr	r2, [r3, #20]
 800451c:	2000      	movs	r0, #0
 800451e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004522:	615a      	str	r2, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 8004524:	210e      	movs	r1, #14
    /* Clock activation.*/
#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(FALSE);
      rccResetOTG_FS();
 8004526:	6158      	str	r0, [r3, #20]

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 8004528:	2043      	movs	r0, #67	; 0x43
 800452a:	f7fe fff9 	bl	8003520 <nvicEnableVector>
 800452e:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 8004530:	e7b3      	b.n	800449a <usb_lld_start+0x1a>
    otgp->GINTSTS  = 0xFFFFFFFF;         /* Clears all pending IRQs, if any. */

#if defined(_CHIBIOS_RT_)
    /* Creates the data pump thread. Note, it is created only once.*/
    if (usbp->tr == NULL) {
      usbp->tr = chThdCreateI(usbp->wa_pump, sizeof usbp->wa_pump,
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <usb_lld_start+0xe0>)
 8004534:	9500      	str	r5, [sp, #0]
 8004536:	2202      	movs	r2, #2
 8004538:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800453c:	f105 0068 	add.w	r0, r5, #104	; 0x68
 8004540:	f7fc fdfe 	bl	8001140 <chThdCreateI>
 8004544:	6668      	str	r0, [r5, #100]	; 0x64
 */
static inline thread_t *chThdStartI(thread_t *tp) {

  chDbgAssert(tp->p_state == CH_STATE_WTSTART, "wrong state");

  return chSchReadyI(tp);
 8004546:	f7fc fceb 	bl	8000f20 <chSchReadyI>
                              STM32_USB_OTG_THREAD_PRIO,
                              usb_lld_pump, usbp);
      chThdStartI(usbp->tr);
      chSchRescheduleS();
 800454a:	f7fc fdc1 	bl	80010d0 <chSchRescheduleS>
 800454e:	e7d5      	b.n	80044fc <usb_lld_start+0x7c>
 8004550:	20000b10 	.word	0x20000b10
 8004554:	40001440 	.word	0x40001440
 8004558:	02200003 	.word	0x02200003
 800455c:	40023800 	.word	0x40023800
 8004560:	08004091 	.word	0x08004091
	...

08004570 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8004570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8004572:	6d05      	ldr	r5, [r0, #80]	; 0x50
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004574:	2320      	movs	r3, #32
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8004576:	4607      	mov	r7, r0
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004578:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800457a:	692b      	ldr	r3, [r5, #16]
 800457c:	f013 0420 	ands.w	r4, r3, #32
 8004580:	d1fb      	bne.n	800457a <usb_lld_reset+0xa>
 8004582:	200c      	movs	r0, #12
 8004584:	f7fc fbec 	bl	8000d60 <chSysPolledDelayX>

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004588:	f8d7 e054 	ldr.w	lr, [r7, #84]	; 0x54
 800458c:	f8de 6008 	ldr.w	r6, [lr, #8]
 8004590:	4623      	mov	r3, r4
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8004592:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFF;
 8004596:	21ff      	movs	r1, #255	; 0xff
 8004598:	eb05 1243 	add.w	r2, r5, r3, lsl #5

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800459c:	3301      	adds	r3, #1
 800459e:	42b3      	cmp	r3, r6
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80045a0:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80045a4:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFF;
 80045a8:	f8c2 1908 	str.w	r1, [r2, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFF;
 80045ac:	f8c2 1b08 	str.w	r1, [r2, #2824]	; 0xb08

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80045b0:	d9f2      	bls.n	8004598 <usb_lld_reset+0x28>
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80045b2:	f8de 3000 	ldr.w	r3, [lr]
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 80045b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80045ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 80045be:	f8c5 2818 	str.w	r2, [r5, #2072]	; 0x818
 80045c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80045c4:	f8c5 181c 	str.w	r1, [r5, #2076]	; 0x81c
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80045c8:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 80045ca:	f8de 3000 	ldr.w	r3, [lr]
 80045ce:	626b      	str	r3, [r5, #36]	; 0x24
}

static void otg_rxfifo_flush(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80045d0:	2310      	movs	r3, #16
 80045d2:	6113      	str	r3, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 80045d4:	6913      	ldr	r3, [r2, #16]
 80045d6:	f013 0410 	ands.w	r4, r3, #16
 80045da:	d1fb      	bne.n	80045d4 <usb_lld_reset+0x64>
 80045dc:	200c      	movs	r0, #12
 80045de:	f7fc fbbf 	bl	8000d60 <chSysPolledDelayX>
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 80045e2:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
  otgp->oe[0].DOEPTSIZ = 0;
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 80045e6:	4a11      	ldr	r2, [pc, #68]	; (800462c <usb_lld_reset+0xbc>)
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 80045e8:	4811      	ldr	r0, [pc, #68]	; (8004630 <usb_lld_reset+0xc0>)
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 80045ea:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80045ee:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80045f2:	69ab      	ldr	r3, [r5, #24]
 80045f4:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80045f8:	f043 0310 	orr.w	r3, r3, #16
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 80045fc:	2109      	movs	r1, #9

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 80045fe:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8004600:	f8c5 1810 	str.w	r1, [r5, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8004604:	f8c5 1814 	str.w	r1, [r5, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8004608:	60f8      	str	r0, [r7, #12]
  otgp->oe[0].DOEPTSIZ = 0;
 800460a:	f8c5 4b10 	str.w	r4, [r5, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800460e:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
 8004612:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8004616:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800461a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  usbp->pmnext += size;
 800461c:	f103 0210 	add.w	r2, r3, #16
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004620:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 8004624:	65ba      	str	r2, [r7, #88]	; 0x58
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8004626:	62ab      	str	r3, [r5, #40]	; 0x28
 8004628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800462a:	bf00      	nop
 800462c:	10008040 	.word	0x10008040
 8004630:	08009af0 	.word	0x08009af0
	...

08004640 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8004640:	6d02      	ldr	r2, [r0, #80]	; 0x50

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8004642:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
 8004646:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800464a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800464e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004652:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
 8004656:	4770      	bx	lr
	...

08004660 <usb_lld_init_endpoint>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 8004660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004664:	fa0f f881 	sxth.w	r8, r1
 8004668:	eb00 0788 	add.w	r7, r0, r8, lsl #2
 800466c:	460d      	mov	r5, r1
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	f002 0203 	and.w	r2, r2, #3
 8004676:	2a02      	cmp	r2, #2
 8004678:	d05e      	beq.n	8004738 <usb_lld_init_endpoint+0xd8>
 800467a:	2a03      	cmp	r2, #3
 800467c:	d05e      	beq.n	800473c <usb_lld_init_endpoint+0xdc>
  case USB_EP_MODE_TYPE_CTRL:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 800467e:	4e4c      	ldr	r6, [pc, #304]	; (80047b0 <usb_lld_init_endpoint+0x150>)
 8004680:	494c      	ldr	r1, [pc, #304]	; (80047b4 <usb_lld_init_endpoint+0x154>)
 8004682:	2a01      	cmp	r2, #1
 8004684:	bf18      	it	ne
 8004686:	460e      	movne	r6, r1
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;
 8004688:	6d04      	ldr	r4, [r0, #80]	; 0x50
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
  if (usbp->epc[ep]->out_cb != NULL) {
 800468a:	68d9      	ldr	r1, [r3, #12]
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 800468c:	016a      	lsls	r2, r5, #5
 800468e:	eb04 0e02 	add.w	lr, r4, r2
 8004692:	f04f 0c00 	mov.w	ip, #0
 8004696:	f8ce cb10 	str.w	ip, [lr, #2832]	; 0xb10
  if (usbp->epc[ep]->out_cb != NULL) {
 800469a:	2900      	cmp	r1, #0
 800469c:	d073      	beq.n	8004786 <usb_lld_init_endpoint+0x126>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 800469e:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 80046a2:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80046a6:	0149      	lsls	r1, r1, #5
 80046a8:	ea4e 0e06 	orr.w	lr, lr, r6
 80046ac:	f844 e001 	str.w	lr, [r4, r1]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 80046b0:	f105 0c10 	add.w	ip, r5, #16
 80046b4:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 80046b8:	f04f 0e01 	mov.w	lr, #1
 80046bc:	fa0e fe0c 	lsl.w	lr, lr, ip
 80046c0:	ea4e 0101 	orr.w	r1, lr, r1
 80046c4:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 80046c8:	4422      	add	r2, r4
  if (usbp->epc[ep]->in_cb != NULL) {
 80046ca:	6899      	ldr	r1, [r3, #8]
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 80046cc:	f04f 0e00 	mov.w	lr, #0
 80046d0:	f8c2 e910 	str.w	lr, [r2, #2320]	; 0x910
  if (usbp->epc[ep]->in_cb != NULL) {
 80046d4:	2900      	cmp	r1, #0
 80046d6:	d033      	beq.n	8004740 <usb_lld_init_endpoint+0xe0>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
 80046d8:	8b99      	ldrh	r1, [r3, #28]

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 80046da:	8a1a      	ldrh	r2, [r3, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 80046dc:	2901      	cmp	r1, #1

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 80046de:	ea4f 0392 	mov.w	r3, r2, lsr #2
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 80046e2:	6d82      	ldr	r2, [r0, #88]	; 0x58
  otgp->ie[ep].DIEPTSIZ = 0;
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
 80046e4:	bf88      	it	hi
 80046e6:	434b      	mulhi	r3, r1
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 80046e8:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 80046ec:	eb03 0e02 	add.w	lr, r3, r2
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 80046f0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80046f4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80046f8:	01aa      	lsls	r2, r5, #6
 80046fa:	f042 0220 	orr.w	r2, r2, #32
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 80046fe:	f8c0 e058 	str.w	lr, [r0, #88]	; 0x58
  if (usbp->epc[ep]->in_cb != NULL) {
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
    if (usbp->epc[ep]->in_multiplier > 1)
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8004702:	604b      	str	r3, [r1, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004704:	6122      	str	r2, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004706:	6923      	ldr	r3, [r4, #16]
 8004708:	069a      	lsls	r2, r3, #26
 800470a:	d4fc      	bmi.n	8004706 <usb_lld_init_endpoint+0xa6>
 800470c:	200c      	movs	r0, #12
 800470e:	f7fc fb27 	bl	8000d60 <chSysPolledDelayX>
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 8004712:	68fb      	ldr	r3, [r7, #12]
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
 8004714:	8a1a      	ldrh	r2, [r3, #16]
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 8004716:	f105 0348 	add.w	r3, r5, #72	; 0x48
                           DIEPCTL_TXFNUM(ep) |
 800471a:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 800471e:	015b      	lsls	r3, r3, #5
                           DIEPCTL_TXFNUM(ep) |
 8004720:	4332      	orrs	r2, r6
      fsize *= usbp->epc[ep]->in_multiplier;
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
    otg_txfifo_flush(usbp, ep);

    otgp->ie[ep].DIEPCTL = ctl |
 8004722:	50e2      	str	r2, [r4, r3]
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 8004724:	2101      	movs	r1, #1
 8004726:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 800472a:	fa01 f505 	lsl.w	r5, r1, r5
 800472e:	431d      	orrs	r5, r3
 8004730:	f8c4 581c 	str.w	r5, [r4, #2076]	; 0x81c
 8004734:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    break;
  case USB_EP_MODE_TYPE_ISOC:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_ISO;
    break;
  case USB_EP_MODE_TYPE_BULK:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 8004738:	4e1f      	ldr	r6, [pc, #124]	; (80047b8 <usb_lld_init_endpoint+0x158>)
    break;
 800473a:	e7a5      	b.n	8004688 <usb_lld_init_endpoint+0x28>
  case USB_EP_MODE_TYPE_INTR:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 800473c:	4e1f      	ldr	r6, [pc, #124]	; (80047bc <usb_lld_init_endpoint+0x15c>)
    break;
 800473e:	e7a3      	b.n	8004688 <usb_lld_init_endpoint+0x28>
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 8004740:	f105 023f 	add.w	r2, r5, #63	; 0x3f
 8004744:	eb04 0282 	add.w	r2, r4, r2, lsl #2
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004748:	01ab      	lsls	r3, r5, #6
                           DIEPCTL_TXFNUM(ep) |
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 800474a:	491d      	ldr	r1, [pc, #116]	; (80047c0 <usb_lld_init_endpoint+0x160>)
 800474c:	6051      	str	r1, [r2, #4]
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800474e:	f043 0320 	orr.w	r3, r3, #32
 8004752:	6123      	str	r3, [r4, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004754:	6923      	ldr	r3, [r4, #16]
 8004756:	069b      	lsls	r3, r3, #26
 8004758:	d4fc      	bmi.n	8004754 <usb_lld_init_endpoint+0xf4>
 800475a:	eb04 1848 	add.w	r8, r4, r8, lsl #5
 800475e:	200c      	movs	r0, #12
 8004760:	f7fc fafe 	bl	8000d60 <chSysPolledDelayX>
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
    otg_txfifo_flush(usbp, ep);
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 8004764:	f8d8 3900 	ldr.w	r3, [r8, #2304]	; 0x900
 8004768:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800476c:	f8c8 3900 	str.w	r3, [r8, #2304]	; 0x900
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8004770:	f8d4 381c 	ldr.w	r3, [r4, #2076]	; 0x81c
 8004774:	2201      	movs	r2, #1
 8004776:	fa02 f505 	lsl.w	r5, r2, r5
 800477a:	ea23 0305 	bic.w	r3, r3, r5
 800477e:	f8c4 381c 	str.w	r3, [r4, #2076]	; 0x81c
 8004782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004786:	eb04 1148 	add.w	r1, r4, r8, lsl #5
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800478a:	f105 0910 	add.w	r9, r5, #16
  if (usbp->epc[ep]->out_cb != NULL) {
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 800478e:	f8d1 cb00 	ldr.w	ip, [r1, #2816]	; 0xb00
 8004792:	f42c 4c00 	bic.w	ip, ip, #32768	; 0x8000
 8004796:	f8c1 cb00 	str.w	ip, [r1, #2816]	; 0xb00
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 800479a:	f8d4 181c 	ldr.w	r1, [r4, #2076]	; 0x81c
 800479e:	f04f 0e01 	mov.w	lr, #1
 80047a2:	fa0e fe09 	lsl.w	lr, lr, r9
 80047a6:	ea21 010e 	bic.w	r1, r1, lr
 80047aa:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
 80047ae:	e78b      	b.n	80046c8 <usb_lld_init_endpoint+0x68>
 80047b0:	10048000 	.word	0x10048000
 80047b4:	10008000 	.word	0x10008000
 80047b8:	10088000 	.word	0x10088000
 80047bc:	100c8000 	.word	0x100c8000
 80047c0:	02000400 	.word	0x02000400
	...

080047d0 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 80047d0:	3158      	adds	r1, #88	; 0x58
 80047d2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80047d4:	0149      	lsls	r1, r1, #5
 80047d6:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 80047d8:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80047dc:	d004      	beq.n	80047e8 <usb_lld_get_status_out+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
 80047de:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 80047e2:	bf14      	ite	ne
 80047e4:	2001      	movne	r0, #1
 80047e6:	2002      	moveq	r0, #2
}
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	0000      	movs	r0, r0
	...

080047f0 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 80047f0:	3148      	adds	r1, #72	; 0x48
 80047f2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80047f4:	0149      	lsls	r1, r1, #5
 80047f6:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 80047f8:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80047fc:	d004      	beq.n	8004808 <usb_lld_get_status_in+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
 80047fe:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 8004802:	bf14      	ite	ne
 8004804:	2001      	movne	r0, #1
 8004806:	2002      	moveq	r0, #2
}
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	0000      	movs	r0, r0
	...

08004810 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8004810:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004814:	68cb      	ldr	r3, [r1, #12]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	6819      	ldr	r1, [r3, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	6053      	str	r3, [r2, #4]
 800481e:	6011      	str	r1, [r2, #0]
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
	...

08004830 <usb_lld_prepare_receive>:
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8004830:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
 8004834:	b430      	push	{r4, r5}
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8004836:	68dd      	ldr	r5, [r3, #12]
 8004838:	69ac      	ldr	r4, [r5, #24]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800483a:	6863      	ldr	r3, [r4, #4]
 800483c:	6123      	str	r3, [r4, #16]
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
 800483e:	b931      	cbnz	r1, 800484e <usb_lld_prepare_receive+0x1e>
 8004840:	2b40      	cmp	r3, #64	; 0x40
 8004842:	d904      	bls.n	800484e <usb_lld_prepare_receive+0x1e>
      osp->rxsize = EP0_MAX_OUTSIZE;
 8004844:	2340      	movs	r3, #64	; 0x40
 8004846:	6063      	str	r3, [r4, #4]
 8004848:	4a09      	ldr	r2, [pc, #36]	; (8004870 <usb_lld_prepare_receive+0x40>)
 800484a:	243f      	movs	r4, #63	; 0x3f
 800484c:	e002      	b.n	8004854 <usb_lld_prepare_receive+0x24>
 800484e:	1e5c      	subs	r4, r3, #1
 8004850:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8004854:	6d00      	ldr	r0, [r0, #80]	; 0x50
  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
      osp->rxsize = EP0_MAX_OUTSIZE;

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 8004856:	8a6d      	ldrh	r5, [r5, #18]
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8004858:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800485c:	192b      	adds	r3, r5, r4
 800485e:	fbb3 f3f5 	udiv	r3, r3, r5
 8004862:	ea42 43c3 	orr.w	r3, r2, r3, lsl #19
 8004866:	f8c1 3b10 	str.w	r3, [r1, #2832]	; 0xb10
                               DOEPTSIZ_XFRSIZ(osp->rxsize);

}
 800486a:	bc30      	pop	{r4, r5}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	60000040 	.word	0x60000040
	...

08004880 <otg_epout_handler.constprop.7>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8004880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8004884:	4e26      	ldr	r6, [pc, #152]	; (8004920 <otg_epout_handler.constprop.7+0xa0>)
 8004886:	6d37      	ldr	r7, [r6, #80]	; 0x50
  uint32_t epint = otgp->oe[ep].DOEPINT;
 8004888:	eb07 1340 	add.w	r3, r7, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800488c:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800488e:	f8d3 4b08 	ldr.w	r4, [r3, #2824]	; 0xb08

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 8004892:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8004896:	0720      	lsls	r0, r4, #28
 8004898:	d503      	bpl.n	80048a2 <otg_epout_handler.constprop.7+0x22>
 800489a:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800489e:	0719      	lsls	r1, r3, #28
 80048a0:	d41d      	bmi.n	80048de <otg_epout_handler.constprop.7+0x5e>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);

  }
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80048a2:	07e2      	lsls	r2, r4, #31
 80048a4:	d519      	bpl.n	80048da <otg_epout_handler.constprop.7+0x5a>
 80048a6:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 80048aa:	07db      	lsls	r3, r3, #31
 80048ac:	d515      	bpl.n	80048da <otg_epout_handler.constprop.7+0x5a>
    /* Receive transfer complete.*/
    USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80048ae:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 80048b2:	4c1b      	ldr	r4, [pc, #108]	; (8004920 <otg_epout_handler.constprop.7+0xa0>)
 80048b4:	68f1      	ldr	r1, [r6, #12]
 80048b6:	698b      	ldr	r3, [r1, #24]

    if (osp->rxsize < osp->totsize) {
 80048b8:	6858      	ldr	r0, [r3, #4]
 80048ba:	691a      	ldr	r2, [r3, #16]
 80048bc:	4290      	cmp	r0, r2
 80048be:	d316      	bcc.n	80048ee <otg_epout_handler.constprop.7+0x6e>
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80048c0:	8962      	ldrh	r2, [r4, #10]
 80048c2:	68ce      	ldr	r6, [r1, #12]
 80048c4:	2301      	movs	r3, #1
 80048c6:	40ab      	lsls	r3, r5
 80048c8:	ea22 0303 	bic.w	r3, r2, r3
 80048cc:	8163      	strh	r3, [r4, #10]
 80048ce:	4629      	mov	r1, r5
 80048d0:	4620      	mov	r0, r4
 80048d2:	4633      	mov	r3, r6
    }
  }
}
 80048d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 80048d8:	4718      	bx	r3
 80048da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  otgp->oe[ep].DOEPINT = epint;

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 80048de:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 80048e2:	4629      	mov	r1, r5
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	4630      	mov	r0, r6
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	4798      	blx	r3
 80048ec:	e7d9      	b.n	80048a2 <otg_epout_handler.constprop.7+0x22>

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 80048ee:	1a12      	subs	r2, r2, r0
      osp->rxcnt  = 0;
 80048f0:	2600      	movs	r6, #0

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 80048f2:	605a      	str	r2, [r3, #4]
      osp->rxcnt  = 0;
 80048f4:	609e      	str	r6, [r3, #8]
      usb_lld_prepare_receive(usbp, ep);
 80048f6:	4629      	mov	r1, r5
 80048f8:	4620      	mov	r0, r4
 80048fa:	f7ff ff99 	bl	8004830 <usb_lld_prepare_receive>
 80048fe:	2320      	movs	r3, #32
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004906:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800490a:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800490e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004912:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
 8004916:	f386 8811 	msr	BASEPRI, r6
 800491a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800491e:	bf00      	nop
 8004920:	20000b10 	.word	0x20000b10
	...

08004930 <usb_lld_prepare_transmit>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004930:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 8004934:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8004936:	68dc      	ldr	r4, [r3, #12]
 8004938:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800493a:	6853      	ldr	r3, [r2, #4]
 800493c:	6113      	str	r3, [r2, #16]
  if (isp->txsize == 0) {
 800493e:	b1a3      	cbz	r3, 800496a <usb_lld_prepare_transmit+0x3a>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 8004940:	b169      	cbz	r1, 800495e <usb_lld_prepare_transmit+0x2e>
 8004942:	1e5a      	subs	r2, r3, #1
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 8004944:	6d00      	ldr	r0, [r0, #80]	; 0x50
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8004946:	8a24      	ldrh	r4, [r4, #16]
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 8004948:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800494c:	4422      	add	r2, r4
 800494e:	fbb2 f2f4 	udiv	r2, r2, r4
 8004952:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 8004956:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800495a:	bc10      	pop	{r4}
 800495c:	4770      	bx	lr
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800495e:	2b40      	cmp	r3, #64	; 0x40
 8004960:	d9ef      	bls.n	8004942 <usb_lld_prepare_transmit+0x12>
      isp->txsize = EP0_MAX_INSIZE;
 8004962:	2340      	movs	r3, #64	; 0x40
 8004964:	6053      	str	r3, [r2, #4]
 8004966:	223f      	movs	r2, #63	; 0x3f
 8004968:	e7ec      	b.n	8004944 <usb_lld_prepare_transmit+0x14>

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800496a:	6d03      	ldr	r3, [r0, #80]	; 0x50
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800496c:	bc10      	pop	{r4}

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800496e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8004972:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004976:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800497a:	4770      	bx	lr
 800497c:	0000      	movs	r0, r0
	...

08004980 <otg_epin_handler.constprop.8>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 8004980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8004984:	4f31      	ldr	r7, [pc, #196]	; (8004a4c <otg_epin_handler.constprop.8+0xcc>)
 8004986:	6d3d      	ldr	r5, [r7, #80]	; 0x50
  uint32_t epint = otgp->ie[ep].DIEPINT;
 8004988:	eb05 1340 	add.w	r3, r5, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800498c:	4606      	mov	r6, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800498e:	f8d3 4908 	ldr.w	r4, [r3, #2312]	; 0x908

  otgp->ie[ep].DIEPINT = epint;
 8004992:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8004996:	07e1      	lsls	r1, r4, #31
 8004998:	d503      	bpl.n	80049a2 <otg_epin_handler.constprop.8+0x22>
 800499a:	f8d5 3810 	ldr.w	r3, [r5, #2064]	; 0x810
 800499e:	07da      	lsls	r2, r3, #31
 80049a0:	d40a      	bmi.n	80049b8 <otg_epin_handler.constprop.8+0x38>
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 80049a2:	0623      	lsls	r3, r4, #24
 80049a4:	d506      	bpl.n	80049b4 <otg_epin_handler.constprop.8+0x34>
 80049a6:	2301      	movs	r3, #1
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80049a8:	f8d5 2834 	ldr.w	r2, [r5, #2100]	; 0x834
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 80049ac:	fa03 f606 	lsl.w	r6, r3, r6
 80049b0:	4216      	tst	r6, r2
 80049b2:	d129      	bne.n	8004a08 <otg_epin_handler.constprop.8+0x88>
 80049b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 80049b8:	eb07 0380 	add.w	r3, r7, r0, lsl #2
 80049bc:	68d9      	ldr	r1, [r3, #12]
 80049be:	694b      	ldr	r3, [r1, #20]

    if (isp->txsize < isp->totsize) {
 80049c0:	6858      	ldr	r0, [r3, #4]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	4290      	cmp	r0, r2
 80049c6:	d234      	bcs.n	8004a32 <otg_epin_handler.constprop.8+0xb2>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 80049c8:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 80049ca:	f04f 0800 	mov.w	r8, #0

    if (isp->txsize < isp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 80049ce:	605a      	str	r2, [r3, #4]
      isp->txcnt  = 0;
 80049d0:	f8c3 8008 	str.w	r8, [r3, #8]
      usb_lld_prepare_transmit(usbp, ep);
 80049d4:	4631      	mov	r1, r6
 80049d6:	4638      	mov	r0, r7
 80049d8:	f7ff ffaa 	bl	8004930 <usb_lld_prepare_transmit>
 80049dc:	2320      	movs	r3, #32
 80049de:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80049e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049e4:	eb03 1046 	add.w	r0, r3, r6, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 80049e8:	2201      	movs	r2, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80049ea:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 80049ee:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 80049f2:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 80049f6:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80049fa:	40b2      	lsls	r2, r6
 80049fc:	430a      	orrs	r2, r1
 80049fe:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 8004a02:	f388 8811 	msr	BASEPRI, r8
 8004a06:	e7cc      	b.n	80049a2 <otg_epin_handler.constprop.8+0x22>
 8004a08:	2320      	movs	r3, #32
 8004a0a:	f383 8811 	msr	BASEPRI, r3
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
    otgp->DIEPEMPMSK &= ~(1 << ep);
 8004a0e:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 8004a12:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8004a14:	480e      	ldr	r0, [pc, #56]	; (8004a50 <otg_epin_handler.constprop.8+0xd0>)
    otgp->DIEPEMPMSK &= ~(1 << ep);
 8004a16:	ea23 0306 	bic.w	r3, r3, r6
 8004a1a:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 8004a1e:	4316      	orrs	r6, r2
 8004a20:	2100      	movs	r1, #0
 8004a22:	65fe      	str	r6, [r7, #92]	; 0x5c
 8004a24:	f7fc fcbc 	bl	80013a0 <chThdResumeI>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f383 8811 	msr	BASEPRI, r3
 8004a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      usb_lld_start_in(usbp, ep);
      osalSysUnlockFromISR();
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8004a32:	893a      	ldrh	r2, [r7, #8]
 8004a34:	f8d1 8008 	ldr.w	r8, [r1, #8]
 8004a38:	2301      	movs	r3, #1
 8004a3a:	40b3      	lsls	r3, r6
 8004a3c:	ea22 0303 	bic.w	r3, r2, r3
 8004a40:	813b      	strh	r3, [r7, #8]
 8004a42:	4631      	mov	r1, r6
 8004a44:	4638      	mov	r0, r7
 8004a46:	47c0      	blx	r8
 8004a48:	e7ab      	b.n	80049a2 <otg_epin_handler.constprop.8+0x22>
 8004a4a:	bf00      	nop
 8004a4c:	20000b10 	.word	0x20000b10
 8004a50:	20000b70 	.word	0x20000b70
	...

08004a60 <Vector14C>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8004a60:	b570      	push	{r4, r5, r6, lr}
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8004a62:	4d3a      	ldr	r5, [pc, #232]	; (8004b4c <Vector14C+0xec>)
 8004a64:	6d2e      	ldr	r6, [r5, #80]	; 0x50
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
 8004a66:	6974      	ldr	r4, [r6, #20]
  sts &= otgp->GINTMSK;
 8004a68:	69b3      	ldr	r3, [r6, #24]
 8004a6a:	401c      	ands	r4, r3
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8004a6c:	04e1      	lsls	r1, r4, #19
  stm32_otg_t *otgp = usbp->otg;
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;
 8004a6e:	6174      	str	r4, [r6, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8004a70:	d42d      	bmi.n	8004ace <Vector14C+0x6e>
    _usb_reset(usbp);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 8004a72:	04a2      	lsls	r2, r4, #18
    (void)otgp->DSTS;
 8004a74:	bf48      	it	mi
 8004a76:	f8d6 3808 	ldrmi.w	r3, [r6, #2056]	; 0x808
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8004a7a:	0723      	lsls	r3, r4, #28
 8004a7c:	d504      	bpl.n	8004a88 <Vector14C+0x28>
    _usb_isr_invoke_sof_cb(usbp);
 8004a7e:	686b      	ldr	r3, [r5, #4]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	b10b      	cbz	r3, 8004a88 <Vector14C+0x28>
 8004a84:	4831      	ldr	r0, [pc, #196]	; (8004b4c <Vector14C+0xec>)
 8004a86:	4798      	blx	r3
  }

  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
 8004a88:	06e5      	lsls	r5, r4, #27
 8004a8a:	d42b      	bmi.n	8004ae4 <Vector14C+0x84>
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
 8004a8c:	0360      	lsls	r0, r4, #13
    osalThreadResumeI(&usbp->wait, MSG_OK);
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8004a8e:	f8d6 5818 	ldr.w	r5, [r6, #2072]	; 0x818
  if (sts & GINTSTS_IEPINT) {
 8004a92:	d507      	bpl.n	8004aa4 <Vector14C+0x44>
    if (src & (1 << 0))
 8004a94:	07e9      	lsls	r1, r5, #31
 8004a96:	d445      	bmi.n	8004b24 <Vector14C+0xc4>
      otg_epin_handler(usbp, 0);
    if (src & (1 << 1))
 8004a98:	07aa      	lsls	r2, r5, #30
 8004a9a:	d448      	bmi.n	8004b2e <Vector14C+0xce>
      otg_epin_handler(usbp, 1);
    if (src & (1 << 2))
 8004a9c:	076b      	lsls	r3, r5, #29
 8004a9e:	d44b      	bmi.n	8004b38 <Vector14C+0xd8>
      otg_epin_handler(usbp, 2);
    if (src & (1 << 3))
 8004aa0:	072e      	lsls	r6, r5, #28
 8004aa2:	d44e      	bmi.n	8004b42 <Vector14C+0xe2>
      otg_epin_handler(usbp, 4);
    if (src & (1 << 5))
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
 8004aa4:	0324      	lsls	r4, r4, #12
 8004aa6:	d507      	bpl.n	8004ab8 <Vector14C+0x58>
    if (src & (1 << 16))
 8004aa8:	03e8      	lsls	r0, r5, #15
 8004aaa:	d430      	bmi.n	8004b0e <Vector14C+0xae>
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
 8004aac:	03a9      	lsls	r1, r5, #14
 8004aae:	d433      	bmi.n	8004b18 <Vector14C+0xb8>
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
 8004ab0:	036a      	lsls	r2, r5, #13
 8004ab2:	d426      	bmi.n	8004b02 <Vector14C+0xa2>
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
 8004ab4:	032b      	lsls	r3, r5, #12
 8004ab6:	d403      	bmi.n	8004ac0 <Vector14C+0x60>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 8004ab8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 8004abc:	f7fd be88 	b.w	80027d0 <_port_irq_epilogue>
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
      otg_epout_handler(usbp, 3);
 8004ac0:	2003      	movs	r0, #3
 8004ac2:	f7ff fedd 	bl	8004880 <otg_epout_handler.constprop.7>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 8004ac6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 8004aca:	f7fd be81 	b.w	80027d0 <_port_irq_epilogue>
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
    _usb_reset(usbp);
 8004ace:	4628      	mov	r0, r5
 8004ad0:	f7fe faa6 	bl	8003020 <_usb_reset>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8004ad4:	686b      	ldr	r3, [r5, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d0ca      	beq.n	8004a72 <Vector14C+0x12>
 8004adc:	2100      	movs	r1, #0
 8004ade:	4628      	mov	r0, r5
 8004ae0:	4798      	blx	r3
 8004ae2:	e7c6      	b.n	8004a72 <Vector14C+0x12>
 8004ae4:	2320      	movs	r3, #32
 8004ae6:	f383 8811 	msr	BASEPRI, r3
  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
    /* The interrupt is masked while the thread has control or it would
       be triggered again.*/
    osalSysLockFromISR();
    otgp->GINTMSK &= ~GINTMSK_RXFLVLM;
 8004aea:	69b3      	ldr	r3, [r6, #24]
 8004aec:	4818      	ldr	r0, [pc, #96]	; (8004b50 <Vector14C+0xf0>)
 8004aee:	f023 0310 	bic.w	r3, r3, #16
 8004af2:	61b3      	str	r3, [r6, #24]
 8004af4:	2100      	movs	r1, #0
 8004af6:	f7fc fc53 	bl	80013a0 <chThdResumeI>
 8004afa:	2300      	movs	r3, #0
 8004afc:	f383 8811 	msr	BASEPRI, r3
 8004b00:	e7c4      	b.n	8004a8c <Vector14C+0x2c>
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
 8004b02:	2002      	movs	r0, #2
 8004b04:	f7ff febc 	bl	8004880 <otg_epout_handler.constprop.7>
    if (src & (1 << 19))
 8004b08:	032b      	lsls	r3, r5, #12
 8004b0a:	d5d5      	bpl.n	8004ab8 <Vector14C+0x58>
 8004b0c:	e7d8      	b.n	8004ac0 <Vector14C+0x60>
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
 8004b0e:	2000      	movs	r0, #0
 8004b10:	f7ff feb6 	bl	8004880 <otg_epout_handler.constprop.7>
    if (src & (1 << 17))
 8004b14:	03a9      	lsls	r1, r5, #14
 8004b16:	d5cb      	bpl.n	8004ab0 <Vector14C+0x50>
      otg_epout_handler(usbp, 1);
 8004b18:	2001      	movs	r0, #1
 8004b1a:	f7ff feb1 	bl	8004880 <otg_epout_handler.constprop.7>
    if (src & (1 << 18))
 8004b1e:	036a      	lsls	r2, r5, #13
 8004b20:	d5c8      	bpl.n	8004ab4 <Vector14C+0x54>
 8004b22:	e7ee      	b.n	8004b02 <Vector14C+0xa2>

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
    if (src & (1 << 0))
      otg_epin_handler(usbp, 0);
 8004b24:	2000      	movs	r0, #0
 8004b26:	f7ff ff2b 	bl	8004980 <otg_epin_handler.constprop.8>
    if (src & (1 << 1))
 8004b2a:	07aa      	lsls	r2, r5, #30
 8004b2c:	d5b6      	bpl.n	8004a9c <Vector14C+0x3c>
      otg_epin_handler(usbp, 1);
 8004b2e:	2001      	movs	r0, #1
 8004b30:	f7ff ff26 	bl	8004980 <otg_epin_handler.constprop.8>
    if (src & (1 << 2))
 8004b34:	076b      	lsls	r3, r5, #29
 8004b36:	d5b3      	bpl.n	8004aa0 <Vector14C+0x40>
      otg_epin_handler(usbp, 2);
 8004b38:	2002      	movs	r0, #2
 8004b3a:	f7ff ff21 	bl	8004980 <otg_epin_handler.constprop.8>
    if (src & (1 << 3))
 8004b3e:	072e      	lsls	r6, r5, #28
 8004b40:	d5b0      	bpl.n	8004aa4 <Vector14C+0x44>
      otg_epin_handler(usbp, 3);
 8004b42:	2003      	movs	r0, #3
 8004b44:	f7ff ff1c 	bl	8004980 <otg_epin_handler.constprop.8>
 8004b48:	e7ac      	b.n	8004aa4 <Vector14C+0x44>
 8004b4a:	bf00      	nop
 8004b4c:	20000b10 	.word	0x20000b10
 8004b50:	20000b70 	.word	0x20000b70
	...

08004b60 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8004b60:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004b62:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 8004b66:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8004b6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b6e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 8004b72:	4770      	bx	lr
	...

08004b80 <usb_lld_start_in>:
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8004b80:	6d03      	ldr	r3, [r0, #80]	; 0x50
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8004b82:	b410      	push	{r4}
 8004b84:	eb03 1441 	add.w	r4, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8004b88:	2001      	movs	r0, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8004b8a:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
 8004b8e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8004b92:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8004b96:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
}
 8004b9a:	bc10      	pop	{r4}
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8004b9c:	fa00 f101 	lsl.w	r1, r0, r1
 8004ba0:	4311      	orrs	r1, r2
 8004ba2:	f8c3 1834 	str.w	r1, [r3, #2100]	; 0x834
}
 8004ba6:	4770      	bx	lr
	...

08004bb0 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8004bb0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004bb2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8004bb6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8004bba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004bbe:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 8004bc2:	4770      	bx	lr
	...

08004bd0 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 8004bd0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004bd2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8004bd6:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8004bda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004bde:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 8004be2:	4770      	bx	lr
	...

08004bf0 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 8004bf0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004bf2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8004bf6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8004bfa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004bfe:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 8004c02:	4770      	bx	lr
	...

08004c10 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8004c10:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004c12:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8004c16:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8004c1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c1e:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 8004c22:	4770      	bx	lr
	...

08004c30 <spi_lld_serve_tx_interrupt>:
static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  (void)spip;
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8004c30:	f011 0f0c 	tst.w	r1, #12
 8004c34:	d100      	bne.n	8004c38 <spi_lld_serve_tx_interrupt+0x8>
 8004c36:	4770      	bx	lr
 *
 * @api
 */
static inline void osalSysHalt(const char *reason) {

  chSysHalt(reason);
 8004c38:	4801      	ldr	r0, [pc, #4]	; (8004c40 <spi_lld_serve_tx_interrupt+0x10>)
 8004c3a:	f7fb bfc9 	b.w	8000bd0 <chSysHalt>
 8004c3e:	bf00      	nop
 8004c40:	08009b20 	.word	0x08009b20
	...

08004c50 <spi_lld_serve_rx_interrupt>:
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8004c50:	f011 0f0c 	tst.w	r1, #12
 * @brief   Shared end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4604      	mov	r4, r0

  /* DMA errors handling.*/
#if defined(STM32_SPI_DMA_ERROR_HOOK)
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8004c58:	d134      	bne.n	8004cc4 <spi_lld_serve_rx_interrupt+0x74>
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8004c5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004c5c:	6802      	ldr	r2, [r0, #0]
 8004c5e:	6813      	ldr	r3, [r2, #0]
 8004c60:	f023 031f 	bic.w	r3, r3, #31
 8004c64:	6013      	str	r3, [r2, #0]
 8004c66:	6813      	ldr	r3, [r2, #0]
 8004c68:	07d9      	lsls	r1, r3, #31
 8004c6a:	d4fc      	bmi.n	8004c66 <spi_lld_serve_rx_interrupt+0x16>
 8004c6c:	7a05      	ldrb	r5, [r0, #8]
  dmaStreamDisable(spip->dmarx);
 8004c6e:	6a21      	ldr	r1, [r4, #32]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8004c70:	6840      	ldr	r0, [r0, #4]
  dmaStreamDisable(spip->dmarx);
 8004c72:	680a      	ldr	r2, [r1, #0]
#else
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
 8004c74:	233d      	movs	r3, #61	; 0x3d
 8004c76:	40ab      	lsls	r3, r5
 8004c78:	6003      	str	r3, [r0, #0]
  dmaStreamDisable(spip->dmarx);
 8004c7a:	6813      	ldr	r3, [r2, #0]
 8004c7c:	f023 031f 	bic.w	r3, r3, #31
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	6813      	ldr	r3, [r2, #0]
 8004c84:	07db      	lsls	r3, r3, #31
 8004c86:	d4fc      	bmi.n	8004c82 <spi_lld_serve_rx_interrupt+0x32>

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8004c88:	6863      	ldr	r3, [r4, #4]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8004c8a:	7a08      	ldrb	r0, [r1, #8]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8004c8c:	681a      	ldr	r2, [r3, #0]
  (void)flags;
#endif

  /* Stop everything.*/
  dmaStreamDisable(spip->dmatx);
  dmaStreamDisable(spip->dmarx);
 8004c8e:	6849      	ldr	r1, [r1, #4]
 8004c90:	233d      	movs	r3, #61	; 0x3d
 8004c92:	4083      	lsls	r3, r0
 8004c94:	600b      	str	r3, [r1, #0]

  /* Portable SPI ISR code defined in the high level driver, note, it is
     a macro.*/
  _spi_isr_code(spip);
 8004c96:	b192      	cbz	r2, 8004cbe <spi_lld_serve_rx_interrupt+0x6e>
 8004c98:	2304      	movs	r3, #4
 8004c9a:	7023      	strb	r3, [r4, #0]
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	4790      	blx	r2
 8004ca0:	7823      	ldrb	r3, [r4, #0]
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d00b      	beq.n	8004cbe <spi_lld_serve_rx_interrupt+0x6e>
 8004ca6:	2320      	movs	r3, #32
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 8004cac:	2100      	movs	r1, #0
 8004cae:	f104 0008 	add.w	r0, r4, #8
 8004cb2:	f7fc fb75 	bl	80013a0 <chThdResumeI>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	bd38      	pop	{r3, r4, r5, pc}
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	7023      	strb	r3, [r4, #0]
 8004cc2:	e7f0      	b.n	8004ca6 <spi_lld_serve_rx_interrupt+0x56>
 *
 * @api
 */
static inline void osalSysHalt(const char *reason) {

  chSysHalt(reason);
 8004cc4:	4801      	ldr	r0, [pc, #4]	; (8004ccc <spi_lld_serve_rx_interrupt+0x7c>)
 8004cc6:	f7fb ff83 	bl	8000bd0 <chSysHalt>
 8004cca:	e7c6      	b.n	8004c5a <spi_lld_serve_rx_interrupt+0xa>
 8004ccc:	08009b20 	.word	0x08009b20

08004cd0 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8004cd0:	b570      	push	{r4, r5, r6, lr}

  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8004cd2:	4e11      	ldr	r6, [pc, #68]	; (8004d18 <spi_lld_init+0x48>)
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 8004cd4:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <spi_lld_init+0x4c>)
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8004cd6:	4c12      	ldr	r4, [pc, #72]	; (8004d20 <spi_lld_init+0x50>)
  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 8004cd8:	4d12      	ldr	r5, [pc, #72]	; (8004d24 <spi_lld_init+0x54>)
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 8004cda:	f64f 72ff 	movw	r2, #65535	; 0xffff

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8004cde:	4630      	mov	r0, r6
 *
 * @notapi
 */
void spi_lld_init(void) {

  dummytx = 0xFFFF;
 8004ce0:	801a      	strh	r2, [r3, #0]

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8004ce2:	f7fe f8ad 	bl	8002e40 <spiObjectInit>
  SPID1.spi       = SPI1;
 8004ce6:	4910      	ldr	r1, [pc, #64]	; (8004d28 <spi_lld_init+0x58>)
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8004ce8:	4a10      	ldr	r2, [pc, #64]	; (8004d2c <spi_lld_init+0x5c>)
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8004cea:	4b11      	ldr	r3, [pc, #68]	; (8004d30 <spi_lld_init+0x60>)

  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
 8004cec:	61f1      	str	r1, [r6, #28]
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8004cee:	4620      	mov	r0, r4

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
 8004cf0:	f105 0124 	add.w	r1, r5, #36	; 0x24
  dummytx = 0xFFFF;

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi       = SPI1;
  SPID1.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI1_RX_DMA_STREAM);
 8004cf4:	6235      	str	r5, [r6, #32]
  SPID1.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI1_TX_DMA_STREAM);
 8004cf6:	6271      	str	r1, [r6, #36]	; 0x24
  SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_CHANNEL) |
 8004cf8:	62b2      	str	r2, [r6, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_CHANNEL) |
 8004cfa:	62f3      	str	r3, [r6, #44]	; 0x2c
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8004cfc:	f7fe f8a0 	bl	8002e40 <spiObjectInit>
  SPID2.spi       = SPI2;
 8004d00:	490c      	ldr	r1, [pc, #48]	; (8004d34 <spi_lld_init+0x64>)
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 8004d02:	4a0d      	ldr	r2, [pc, #52]	; (8004d38 <spi_lld_init+0x68>)
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 8004d04:	4b0d      	ldr	r3, [pc, #52]	; (8004d3c <spi_lld_init+0x6c>)
                    STM32_DMA_CR_TEIE;
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
 8004d06:	61e1      	str	r1, [r4, #28]
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 8004d08:	f1a5 013c 	sub.w	r1, r5, #60	; 0x3c
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
 8004d0c:	3d30      	subs	r5, #48	; 0x30
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = STM32_DMA_STREAM(STM32_SPI_SPI2_RX_DMA_STREAM);
 8004d0e:	6221      	str	r1, [r4, #32]
  SPID2.dmatx     = STM32_DMA_STREAM(STM32_SPI_SPI2_TX_DMA_STREAM);
 8004d10:	6265      	str	r5, [r4, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 8004d12:	62a2      	str	r2, [r4, #40]	; 0x28
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 8004d14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d16:	bd70      	pop	{r4, r5, r6, pc}
 8004d18:	20000ce0 	.word	0x20000ce0
 8004d1c:	20000cdc 	.word	0x20000cdc
 8004d20:	20000d10 	.word	0x20000d10
 8004d24:	08009a70 	.word	0x08009a70
 8004d28:	40013000 	.word	0x40013000
 8004d2c:	06010016 	.word	0x06010016
 8004d30:	06010046 	.word	0x06010046
 8004d34:	40003800 	.word	0x40003800
 8004d38:	00010016 	.word	0x00010016
 8004d3c:	00010046 	.word	0x00010046

08004d40 <spi_lld_start>:
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8004d40:	7803      	ldrb	r3, [r0, #0]
 8004d42:	2b01      	cmp	r3, #1
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @notapi
 */
void spi_lld_start(SPIDriver *spip) {
 8004d44:	b510      	push	{r4, lr}
 8004d46:	4604      	mov	r4, r0

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8004d48:	d01d      	beq.n	8004d86 <spi_lld_start+0x46>
 8004d4a:	69c3      	ldr	r3, [r0, #28]
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8004d4c:	6862      	ldr	r2, [r4, #4]
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d4e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8004d50:	8952      	ldrh	r2, [r2, #10]
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d52:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
    /* Frame width is 8 bits or smaller.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d54:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d58:	f421 41f0 	bic.w	r1, r1, #30720	; 0x7800
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
  }

  /* Configuration-specific DMA setup.*/
  if ((spip->config->cr1 & SPI_CR1_DFF) == 0) {
 8004d5c:	f412 6f00 	tst.w	r2, #2048	; 0x800
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d60:	bf1c      	itt	ne
 8004d62:	f440 5020 	orrne.w	r0, r0, #10240	; 0x2800
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d66:	f441 5120 	orrne.w	r1, r1, #10240	; 0x2800
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
  }
  else {
    /* Frame width is larger than 8 bits.*/
    spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d6a:	62a0      	str	r0, [r4, #40]	; 0x28
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8004d6c:	62e1      	str	r1, [r4, #44]	; 0x2c
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8004d6e:	f442 7241 	orr.w	r2, r2, #772	; 0x304
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8004d72:	2000      	movs	r0, #0
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8004d74:	2107      	movs	r1, #7
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
    spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                      STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
  }
  /* SPI setup and enable.*/
  spip->spi->CR1  = 0;
 8004d76:	6018      	str	r0, [r3, #0]
  spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR | SPI_CR1_SSM |
 8004d78:	601a      	str	r2, [r3, #0]
                    SPI_CR1_SSI;
  spip->spi->CR2  = SPI_CR2_SSOE | SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 8004d7a:	6059      	str	r1, [r3, #4]
  spip->spi->CR1 |= SPI_CR1_SPE;
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	bd10      	pop	{r4, pc}
void spi_lld_start(SPIDriver *spip) {

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
#if STM32_SPI_USE_SPI1
    if (&SPID1 == spip) {
 8004d86:	4b1a      	ldr	r3, [pc, #104]	; (8004df0 <spi_lld_start+0xb0>)
 8004d88:	4298      	cmp	r0, r3
 8004d8a:	d00c      	beq.n	8004da6 <spi_lld_start+0x66>
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
    }
#endif
#if STM32_SPI_USE_SPI2
    if (&SPID2 == spip) {
 8004d8c:	4b19      	ldr	r3, [pc, #100]	; (8004df4 <spi_lld_start+0xb4>)
 8004d8e:	4298      	cmp	r0, r3
 8004d90:	d01b      	beq.n	8004dca <spi_lld_start+0x8a>
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8004d92:	6a21      	ldr	r1, [r4, #32]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8004d94:	6a62      	ldr	r2, [r4, #36]	; 0x24
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8004d96:	69e3      	ldr	r3, [r4, #28]
 8004d98:	6808      	ldr	r0, [r1, #0]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8004d9a:	6811      	ldr	r1, [r2, #0]
      rccEnableSPI6(FALSE);
    }
#endif

    /* DMA setup.*/
    dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 8004d9c:	f103 020c 	add.w	r2, r3, #12
 8004da0:	6082      	str	r2, [r0, #8]
    dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 8004da2:	608a      	str	r2, [r1, #8]
 8004da4:	e7d2      	b.n	8004d4c <spi_lld_start+0xc>
  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
#if STM32_SPI_USE_SPI1
    if (&SPID1 == spip) {
      bool b;
      b = dmaStreamAllocate(spip->dmarx,
 8004da6:	4603      	mov	r3, r0
 8004da8:	4a13      	ldr	r2, [pc, #76]	; (8004df8 <spi_lld_start+0xb8>)
 8004daa:	6a00      	ldr	r0, [r0, #32]
 8004dac:	210a      	movs	r1, #10
 8004dae:	f7fe fd87 	bl	80038c0 <dmaStreamAllocate>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      b = dmaStreamAllocate(spip->dmatx,
 8004db2:	4623      	mov	r3, r4
 8004db4:	4a11      	ldr	r2, [pc, #68]	; (8004dfc <spi_lld_start+0xbc>)
 8004db6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004db8:	210a      	movs	r1, #10
 8004dba:	f7fe fd81 	bl	80038c0 <dmaStreamAllocate>
                            STM32_SPI_SPI1_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI1(FALSE);
 8004dbe:	4a10      	ldr	r2, [pc, #64]	; (8004e00 <spi_lld_start+0xc0>)
 8004dc0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004dc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004dc6:	6453      	str	r3, [r2, #68]	; 0x44
 8004dc8:	e7e3      	b.n	8004d92 <spi_lld_start+0x52>
    }
#endif
#if STM32_SPI_USE_SPI2
    if (&SPID2 == spip) {
      bool b;
      b = dmaStreamAllocate(spip->dmarx,
 8004dca:	4603      	mov	r3, r0
 8004dcc:	4a0a      	ldr	r2, [pc, #40]	; (8004df8 <spi_lld_start+0xb8>)
 8004dce:	6a00      	ldr	r0, [r0, #32]
 8004dd0:	210a      	movs	r1, #10
 8004dd2:	f7fe fd75 	bl	80038c0 <dmaStreamAllocate>
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      b = dmaStreamAllocate(spip->dmatx,
 8004dd6:	4623      	mov	r3, r4
 8004dd8:	4a08      	ldr	r2, [pc, #32]	; (8004dfc <spi_lld_start+0xbc>)
 8004dda:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004ddc:	210a      	movs	r1, #10
 8004dde:	f7fe fd6f 	bl	80038c0 <dmaStreamAllocate>
                            STM32_SPI_SPI2_IRQ_PRIORITY,
                            (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
                            (void *)spip);
      osalDbgAssert(!b, "stream already allocated");
      rccEnableSPI2(FALSE);
 8004de2:	4a07      	ldr	r2, [pc, #28]	; (8004e00 <spi_lld_start+0xc0>)
 8004de4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004de6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dea:	6413      	str	r3, [r2, #64]	; 0x40
 8004dec:	e7d1      	b.n	8004d92 <spi_lld_start+0x52>
 8004dee:	bf00      	nop
 8004df0:	20000ce0 	.word	0x20000ce0
 8004df4:	20000d10 	.word	0x20000d10
 8004df8:	08004c51 	.word	0x08004c51
 8004dfc:	08004c31 	.word	0x08004c31
 8004e00:	40023800 	.word	0x40023800
	...

08004e10 <spi_lld_select>:
 *
 * @notapi
 */
void spi_lld_select(SPIDriver *spip) {

  palClearPad(spip->config->ssport, spip->config->sspad);
 8004e10:	6842      	ldr	r2, [r0, #4]
 8004e12:	8911      	ldrh	r1, [r2, #8]
 8004e14:	6852      	ldr	r2, [r2, #4]
 8004e16:	2301      	movs	r3, #1
 8004e18:	408b      	lsls	r3, r1
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	8353      	strh	r3, [r2, #26]
 8004e1e:	4770      	bx	lr

08004e20 <spi_lld_unselect>:
 *
 * @notapi
 */
void spi_lld_unselect(SPIDriver *spip) {

  palSetPad(spip->config->ssport, spip->config->sspad);
 8004e20:	6842      	ldr	r2, [r0, #4]
 8004e22:	8911      	ldrh	r1, [r2, #8]
 8004e24:	6852      	ldr	r2, [r2, #4]
 8004e26:	2301      	movs	r3, #1
 8004e28:	408b      	lsls	r3, r1
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	8313      	strh	r3, [r2, #24]
 8004e2e:	4770      	bx	lr

08004e30 <spi_lld_exchange>:
 * @param[out] rxbuf    the pointer to the receive buffer
 *
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {
 8004e30:	b4f0      	push	{r4, r5, r6, r7}

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8004e32:	6a04      	ldr	r4, [r0, #32]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e34:	6a47      	ldr	r7, [r0, #36]	; 0x24
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8004e36:	6a86      	ldr	r6, [r0, #40]	; 0x28

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e38:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8004e3a:	6824      	ldr	r4, [r4, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e3c:	6838      	ldr	r0, [r7, #0]
 * @notapi
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
 8004e3e:	60e3      	str	r3, [r4, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8004e40:	f446 6680 	orr.w	r6, r6, #1024	; 0x400

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e44:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 */
void spi_lld_exchange(SPIDriver *spip, size_t n,
                      const void *txbuf, void *rxbuf) {

  dmaStreamSetMemory0(spip->dmarx, rxbuf);
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8004e48:	6061      	str	r1, [r4, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode| STM32_DMA_CR_MINC);
 8004e4a:	6026      	str	r6, [r4, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e4c:	60c2      	str	r2, [r0, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8004e4e:	6041      	str	r1, [r0, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e50:	6005      	str	r5, [r0, #0]

  dmaStreamEnable(spip->dmarx);
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	f043 0301 	orr.w	r3, r3, #1
 8004e58:	6023      	str	r3, [r4, #0]
  dmaStreamEnable(spip->dmatx);
 8004e5a:	6803      	ldr	r3, [r0, #0]
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	6003      	str	r3, [r0, #0]
}
 8004e62:	bcf0      	pop	{r4, r5, r6, r7}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
	...

08004e70 <spi_lld_send>:
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {
 8004e70:	b470      	push	{r4, r5, r6}

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e72:	6a43      	ldr	r3, [r0, #36]	; 0x24
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8004e74:	6a04      	ldr	r4, [r0, #32]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e76:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8004e78:	6824      	ldr	r4, [r4, #0]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e7a:	681b      	ldr	r3, [r3, #0]
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8004e7c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 *
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 8004e7e:	4e09      	ldr	r6, [pc, #36]	; (8004ea4 <spi_lld_send+0x34>)
 8004e80:	60e6      	str	r6, [r4, #12]
  dmaStreamSetTransactionSize(spip->dmarx, n);
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);

  dmaStreamSetMemory0(spip->dmatx, txbuf);
  dmaStreamSetTransactionSize(spip->dmatx, n);
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e82:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 * @notapi
 */
void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  dmaStreamSetMemory0(spip->dmarx, &dummyrx);
  dmaStreamSetTransactionSize(spip->dmarx, n);
 8004e86:	6061      	str	r1, [r4, #4]
  dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 8004e88:	6020      	str	r0, [r4, #0]

  dmaStreamSetMemory0(spip->dmatx, txbuf);
 8004e8a:	60da      	str	r2, [r3, #12]
  dmaStreamSetTransactionSize(spip->dmatx, n);
 8004e8c:	6059      	str	r1, [r3, #4]
  dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 8004e8e:	601d      	str	r5, [r3, #0]

  dmaStreamEnable(spip->dmarx);
 8004e90:	6822      	ldr	r2, [r4, #0]
 8004e92:	f042 0201 	orr.w	r2, r2, #1
 8004e96:	6022      	str	r2, [r4, #0]
  dmaStreamEnable(spip->dmatx);
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]
}
 8004ea0:	bc70      	pop	{r4, r5, r6}
 8004ea2:	4770      	bx	lr
 8004ea4:	20000d40 	.word	0x20000d40
	...

08004eb0 <VectorB8>:
/**
 * @brief   TIM4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 * @param[in] pwmp      pointer to a @p PWMDriver object
 */
static void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 8004eb2:	4d17      	ldr	r5, [pc, #92]	; (8004f10 <VectorB8+0x60>)
 8004eb4:	69ab      	ldr	r3, [r5, #24]
 8004eb6:	691c      	ldr	r4, [r3, #16]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 8004eb8:	68da      	ldr	r2, [r3, #12]
 8004eba:	4014      	ands	r4, r2
  pwmp->tim->SR = ~sr;
 8004ebc:	b2e2      	uxtb	r2, r4
 8004ebe:	43d2      	mvns	r2, r2
 8004ec0:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004ec2:	07a3      	lsls	r3, r4, #30
 8004ec4:	d504      	bpl.n	8004ed0 <VectorB8+0x20>
      (pwmp->config->channels[0].callback != NULL))
 8004ec6:	686b      	ldr	r3, [r5, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
  uint32_t sr;

  sr  = pwmp->tim->SR;
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004eca:	b10b      	cbz	r3, 8004ed0 <VectorB8+0x20>
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
 8004ecc:	4628      	mov	r0, r5
 8004ece:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004ed0:	0760      	lsls	r0, r4, #29
 8004ed2:	d504      	bpl.n	8004ede <VectorB8+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 8004ed4:	686b      	ldr	r3, [r5, #4]
 8004ed6:	699b      	ldr	r3, [r3, #24]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8004ed8:	b10b      	cbz	r3, 8004ede <VectorB8+0x2e>
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
 8004eda:	480d      	ldr	r0, [pc, #52]	; (8004f10 <VectorB8+0x60>)
 8004edc:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8004ede:	0721      	lsls	r1, r4, #28
 8004ee0:	d504      	bpl.n	8004eec <VectorB8+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 8004ee2:	686b      	ldr	r3, [r5, #4]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
      (pwmp->config->channels[0].callback != NULL))
    pwmp->config->channels[0].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8004ee6:	b10b      	cbz	r3, 8004eec <VectorB8+0x3c>
      (pwmp->config->channels[2].callback != NULL))
    pwmp->config->channels[2].callback(pwmp);
 8004ee8:	4809      	ldr	r0, [pc, #36]	; (8004f10 <VectorB8+0x60>)
 8004eea:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8004eec:	06e2      	lsls	r2, r4, #27
 8004eee:	d504      	bpl.n	8004efa <VectorB8+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 8004ef0:	686b      	ldr	r3, [r5, #4]
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      (pwmp->config->channels[1].callback != NULL))
    pwmp->config->channels[1].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
      (pwmp->config->channels[2].callback != NULL))
    pwmp->config->channels[2].callback(pwmp);
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8004ef4:	b10b      	cbz	r3, 8004efa <VectorB8+0x4a>
      (pwmp->config->channels[3].callback != NULL))
    pwmp->config->channels[3].callback(pwmp);
 8004ef6:	4806      	ldr	r0, [pc, #24]	; (8004f10 <VectorB8+0x60>)
 8004ef8:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 8004efa:	07e3      	lsls	r3, r4, #31
 8004efc:	d504      	bpl.n	8004f08 <VectorB8+0x58>
 8004efe:	686b      	ldr	r3, [r5, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	b10b      	cbz	r3, 8004f08 <VectorB8+0x58>
    pwmp->config->callback(pwmp);
 8004f04:	4802      	ldr	r0, [pc, #8]	; (8004f10 <VectorB8+0x60>)
 8004f06:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  pwm_lld_serve_interrupt(&PWMD4);

  OSAL_IRQ_EPILOGUE();
}
 8004f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  pwm_lld_serve_interrupt(&PWMD4);

  OSAL_IRQ_EPILOGUE();
 8004f0c:	f7fd bc60 	b.w	80027d0 <_port_irq_epilogue>
 8004f10:	20000d44 	.word	0x20000d44
	...

08004f20 <pwm_lld_init>:
/**
 * @brief   Low level PWM driver initialization.
 *
 * @notapi
 */
void pwm_lld_init(void) {
 8004f20:	b510      	push	{r4, lr}
  PWMD3.tim = STM32_TIM3;
#endif

#if STM32_PWM_USE_TIM4
  /* Driver initialization.*/
  pwmObjectInit(&PWMD4);
 8004f22:	4c04      	ldr	r4, [pc, #16]	; (8004f34 <pwm_lld_init+0x14>)
 8004f24:	4620      	mov	r0, r4
 8004f26:	f7fd fd03 	bl	8002930 <pwmObjectInit>
  PWMD4.channels = STM32_TIM4_CHANNELS;
 8004f2a:	2204      	movs	r2, #4
  PWMD4.tim = STM32_TIM4;
 8004f2c:	4b02      	ldr	r3, [pc, #8]	; (8004f38 <pwm_lld_init+0x18>)
#endif

#if STM32_PWM_USE_TIM4
  /* Driver initialization.*/
  pwmObjectInit(&PWMD4);
  PWMD4.channels = STM32_TIM4_CHANNELS;
 8004f2e:	7422      	strb	r2, [r4, #16]
  PWMD4.tim = STM32_TIM4;
 8004f30:	61a3      	str	r3, [r4, #24]
 8004f32:	bd10      	pop	{r4, pc}
 8004f34:	20000d44 	.word	0x20000d44
 8004f38:	40000800 	.word	0x40000800
 8004f3c:	00000000 	.word	0x00000000

08004f40 <pwm_lld_start>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_start(PWMDriver *pwmp) {
 8004f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t psc;
  uint32_t ccer;

  if (pwmp->state == PWM_STOP) {
 8004f42:	7803      	ldrb	r3, [r0, #0]
 8004f44:	2b01      	cmp	r3, #1
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_start(PWMDriver *pwmp) {
 8004f46:	4604      	mov	r4, r0
  uint32_t psc;
  uint32_t ccer;

  if (pwmp->state == PWM_STOP) {
 8004f48:	d04b      	beq.n	8004fe2 <pwm_lld_start+0xa2>
                       STM32_TIM_CCMR3_OC6M(6) | STM32_TIM_CCMR3_OC6PE;
#endif
  }
  else {
    /* Driver re-configuration scenario, it must be stopped first.*/
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 8004f4a:	6983      	ldr	r3, [r0, #24]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8004f50:	635a      	str	r2, [r3, #52]	; 0x34
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 8004f52:	639a      	str	r2, [r3, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 8004f54:	63da      	str	r2, [r3, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 8004f56:	641a      	str	r2, [r3, #64]	; 0x40
    if (pwmp->channels > 4) {
      pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
      pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
    }
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004f5a:	6861      	ldr	r1, [r4, #4]
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
 8004f5c:	68a5      	ldr	r5, [r4, #8]
  pwmp->tim->CR2  = pwmp->config->cr2;

  /* Output enables and polarities setup.*/
  ccer = 0;
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004f5e:	68ca      	ldr	r2, [r1, #12]
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004f60:	6960      	ldr	r0, [r4, #20]
 8004f62:	680f      	ldr	r7, [r1, #0]
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004f64:	6ace      	ldr	r6, [r1, #44]	; 0x2c
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004f66:	fbb0 f0f7 	udiv	r0, r0, r7
  pwmp->tim->ARR  = pwmp->period - 1;
  pwmp->tim->CR2  = pwmp->config->cr2;

  /* Output enables and polarities setup.*/
  ccer = 0;
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004f6a:	f002 020f 	and.w	r2, r2, #15
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
 8004f6e:	1e6c      	subs	r4, r5, #1
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 8004f70:	3801      	subs	r0, #1
  pwmp->tim->ARR  = pwmp->period - 1;
  pwmp->tim->CR2  = pwmp->config->cr2;

  /* Output enables and polarities setup.*/
  ccer = 0;
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004f72:	2a01      	cmp	r2, #1
  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
 8004f74:	6298      	str	r0, [r3, #40]	; 0x28
  pwmp->tim->ARR  = pwmp->period - 1;
 8004f76:	62dc      	str	r4, [r3, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004f78:	605e      	str	r6, [r3, #4]

  /* Output enables and polarities setup.*/
  ccer = 0;
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 8004f7a:	d003      	beq.n	8004f84 <pwm_lld_start+0x44>
  pwmp->tim->PSC  = psc;
  pwmp->tim->ARR  = pwmp->period - 1;
  pwmp->tim->CR2  = pwmp->config->cr2;

  /* Output enables and polarities setup.*/
  ccer = 0;
 8004f7c:	2a02      	cmp	r2, #2
 8004f7e:	bf0c      	ite	eq
 8004f80:	2203      	moveq	r2, #3
 8004f82:	2200      	movne	r2, #0
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC1E;
  default:
    ;
  }
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
 8004f84:	6948      	ldr	r0, [r1, #20]
 8004f86:	f000 000f 	and.w	r0, r0, #15
 8004f8a:	2801      	cmp	r0, #1
 8004f8c:	d026      	beq.n	8004fdc <pwm_lld_start+0x9c>
 8004f8e:	2802      	cmp	r0, #2
 8004f90:	d022      	beq.n	8004fd8 <pwm_lld_start+0x98>
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC2E;
  default:
    ;
  }
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
 8004f92:	69c8      	ldr	r0, [r1, #28]
 8004f94:	f000 000f 	and.w	r0, r0, #15
 8004f98:	2801      	cmp	r0, #1
 8004f9a:	d01a      	beq.n	8004fd2 <pwm_lld_start+0x92>
 8004f9c:	2802      	cmp	r0, #2
 8004f9e:	d016      	beq.n	8004fce <pwm_lld_start+0x8e>
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC3E;
  default:
    ;
  }
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 8004fa0:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8004fa2:	f000 000f 	and.w	r0, r0, #15
 8004fa6:	2801      	cmp	r0, #1
 8004fa8:	d003      	beq.n	8004fb2 <pwm_lld_start+0x72>
 8004faa:	2802      	cmp	r0, #2
 8004fac:	d103      	bne.n	8004fb6 <pwm_lld_start+0x76>
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC4P;
 8004fae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC4E;
 8004fb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004fb6:	6b09      	ldr	r1, [r1, #48]	; 0x30
      ;
    }
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
 8004fb8:	621a      	str	r2, [r3, #32]
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004fba:	2401      	movs	r4, #1
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004fbc:	f021 02ff 	bic.w	r2, r1, #255	; 0xff
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 8004fc0:	2000      	movs	r0, #0
#else
  pwmp->tim->BDTR  = STM32_TIM_BDTR_MOE;
#endif
#endif
  /* Timer configured and started.*/
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004fc2:	2185      	movs	r1, #133	; 0x85
    }
  }
#endif /* STM32_PWM_USE_ADVANCED*/

  pwmp->tim->CCER  = ccer;
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 8004fc4:	615c      	str	r4, [r3, #20]
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 8004fc6:	6118      	str	r0, [r3, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 8004fc8:	60da      	str	r2, [r3, #12]
#else
  pwmp->tim->BDTR  = STM32_TIM_BDTR_MOE;
#endif
#endif
  /* Timer configured and started.*/
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 8004fca:	6019      	str	r1, [r3, #0]
 8004fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  default:
    ;
  }
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC3P;
 8004fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC3E;
 8004fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fd6:	e7e3      	b.n	8004fa0 <pwm_lld_start+0x60>
  default:
    ;
  }
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC2P;
 8004fd8:	f042 0220 	orr.w	r2, r2, #32
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC2E;
 8004fdc:	f042 0210 	orr.w	r2, r2, #16
 8004fe0:	e7d7      	b.n	8004f92 <pwm_lld_start+0x52>
      nvicEnableVector(STM32_TIM3_NUMBER, STM32_PWM_TIM3_IRQ_PRIORITY);
      pwmp->clock = STM32_TIMCLK1;
    }
#endif
#if STM32_PWM_USE_TIM4
    if (&PWMD4 == pwmp) {
 8004fe2:	4b0d      	ldr	r3, [pc, #52]	; (8005018 <pwm_lld_start+0xd8>)
 8004fe4:	4298      	cmp	r0, r3
 8004fe6:	d005      	beq.n	8004ff4 <pwm_lld_start+0xb4>
    }
#endif

    /* All channels configured in PWM1 mode with preload enabled and will
       stay that way until the driver is stopped.*/
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 8004fe8:	69a3      	ldr	r3, [r4, #24]
 8004fea:	f646 0268 	movw	r2, #26728	; 0x6868
 8004fee:	619a      	str	r2, [r3, #24]
                       STM32_TIM_CCMR1_OC2M(6) | STM32_TIM_CCMR1_OC2PE;
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 8004ff0:	61da      	str	r2, [r3, #28]
 8004ff2:	e7b2      	b.n	8004f5a <pwm_lld_start+0x1a>
      pwmp->clock = STM32_TIMCLK1;
    }
#endif
#if STM32_PWM_USE_TIM4
    if (&PWMD4 == pwmp) {
      rccEnableTIM4(FALSE);
 8004ff4:	4b09      	ldr	r3, [pc, #36]	; (800501c <pwm_lld_start+0xdc>)
 8004ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ff8:	f042 0204 	orr.w	r2, r2, #4
 8004ffc:	641a      	str	r2, [r3, #64]	; 0x40
      rccResetTIM4();
 8004ffe:	6a1a      	ldr	r2, [r3, #32]
 8005000:	2000      	movs	r0, #0
 8005002:	f042 0204 	orr.w	r2, r2, #4
 8005006:	621a      	str	r2, [r3, #32]
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_PWM_TIM4_IRQ_PRIORITY);
 8005008:	2107      	movs	r1, #7
    }
#endif
#if STM32_PWM_USE_TIM4
    if (&PWMD4 == pwmp) {
      rccEnableTIM4(FALSE);
      rccResetTIM4();
 800500a:	6218      	str	r0, [r3, #32]
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_PWM_TIM4_IRQ_PRIORITY);
 800500c:	201e      	movs	r0, #30
 800500e:	f7fe fa87 	bl	8003520 <nvicEnableVector>
      pwmp->clock = STM32_TIMCLK1;
 8005012:	4b03      	ldr	r3, [pc, #12]	; (8005020 <pwm_lld_start+0xe0>)
 8005014:	6163      	str	r3, [r4, #20]
 8005016:	e7e7      	b.n	8004fe8 <pwm_lld_start+0xa8>
 8005018:	20000d44 	.word	0x20000d44
 800501c:	40023800 	.word	0x40023800
 8005020:	0501bd00 	.word	0x0501bd00
	...

08005030 <pwm_lld_enable_channel>:
                            pwmchannel_t channel,
                            pwmcnt_t width) {

  /* Changing channel duty cycle on the fly.*/
#if STM32_TIM_MAX_CHANNELS <= 4
  pwmp->tim->CCR[channel] = width;
 8005030:	6983      	ldr	r3, [r0, #24]
 8005032:	310c      	adds	r1, #12
 8005034:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005038:	605a      	str	r2, [r3, #4]
 800503a:	4770      	bx	lr
 800503c:	0000      	movs	r0, r0
	...

08005040 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE;
 8005040:	4a02      	ldr	r2, [pc, #8]	; (800504c <notify2+0xc>)
 8005042:	68d3      	ldr	r3, [r2, #12]
 8005044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005048:	60d3      	str	r3, [r2, #12]
 800504a:	4770      	bx	lr
 800504c:	40004400 	.word	0x40004400

08005050 <VectorD8>:
/**
 * @brief   USART2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8005050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
 8005052:	4e43      	ldr	r6, [pc, #268]	; (8005160 <VectorD8+0x110>)
 8005054:	6f75      	ldr	r5, [r6, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 8005056:	68ef      	ldr	r7, [r5, #12]
  uint16_t sr = u->SR;
 8005058:	682b      	ldr	r3, [r5, #0]

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800505a:	05da      	lsls	r2, r3, #23
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  uint16_t cr1 = u->CR1;
  uint16_t sr = u->SR;
 800505c:	b29c      	uxth	r4, r3

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800505e:	d44f      	bmi.n	8005100 <VectorD8+0xb0>
 8005060:	2320      	movs	r3, #32
 8005062:	f383 8811 	msr	BASEPRI, r3
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8005066:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800506a:	d108      	bne.n	800507e <VectorD8+0x2e>
 800506c:	e029      	b.n	80050c2 <VectorD8+0x72>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 800506e:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 8005070:	6869      	ldr	r1, [r5, #4]
    if (sr & USART_SR_RXNE)
 8005072:	d41d      	bmi.n	80050b0 <VectorD8+0x60>
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 8005074:	682c      	ldr	r4, [r5, #0]
 8005076:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8005078:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800507c:	d021      	beq.n	80050c2 <VectorD8+0x72>
               USART_SR_PE)) {
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 800507e:	0723      	lsls	r3, r4, #28
 8005080:	d0f5      	beq.n	800506e <VectorD8+0x1e>
 */
static void set_error(SerialDriver *sdp, uint16_t sr) {
  eventflags_t sts = 0;

  if (sr & USART_SR_ORE)
    sts |= SD_OVERRUN_ERROR;
 8005082:	f014 0f08 	tst.w	r4, #8
 8005086:	bf0c      	ite	eq
 8005088:	2100      	moveq	r1, #0
 800508a:	2180      	movne	r1, #128	; 0x80
  if (sr & USART_SR_PE)
 800508c:	07e0      	lsls	r0, r4, #31
    sts |= SD_PARITY_ERROR;
 800508e:	bf48      	it	mi
 8005090:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 8005094:	07a2      	lsls	r2, r4, #30
    sts |= SD_FRAMING_ERROR;
 8005096:	bf48      	it	mi
 8005098:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 800509c:	0763      	lsls	r3, r4, #29
    sts |= SD_NOISE_ERROR;
 800509e:	bf48      	it	mi
 80050a0:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 80050a4:	482f      	ldr	r0, [pc, #188]	; (8005164 <VectorD8+0x114>)
 80050a6:	f7fc fe2b 	bl	8001d00 <chEvtBroadcastFlagsI>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 80050aa:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 80050ac:	6869      	ldr	r1, [r5, #4]
    if (sr & USART_SR_RXNE)
 80050ae:	d5e1      	bpl.n	8005074 <VectorD8+0x24>
      sdIncomingDataI(sdp, b);
 80050b0:	b2c9      	uxtb	r1, r1
 80050b2:	482b      	ldr	r0, [pc, #172]	; (8005160 <VectorD8+0x110>)
 80050b4:	f7fd fce4 	bl	8002a80 <sdIncomingDataI>
    sr = u->SR;
 80050b8:	682c      	ldr	r4, [r5, #0]
 80050ba:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 80050bc:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 80050c0:	d1dd      	bne.n	800507e <VectorD8+0x2e>
 80050c2:	2300      	movs	r3, #0
 80050c4:	f383 8811 	msr	BASEPRI, r3
    sr = u->SR;
  }
  osalSysUnlockFromISR();

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 80050c8:	0639      	lsls	r1, r7, #24
 80050ca:	d501      	bpl.n	80050d0 <VectorD8+0x80>
 80050cc:	0622      	lsls	r2, r4, #24
 80050ce:	d426      	bmi.n	800511e <VectorD8+0xce>
      u->DR = b;
    osalSysUnlockFromISR();
  }

  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
 80050d0:	0663      	lsls	r3, r4, #25
 80050d2:	d511      	bpl.n	80050f8 <VectorD8+0xa8>
 80050d4:	2320      	movs	r3, #32
 80050d6:	f383 8811 	msr	BASEPRI, r3
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 80050da:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80050dc:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80050de:	4820      	ldr	r0, [pc, #128]	; (8005160 <VectorD8+0x110>)
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d029      	beq.n	8005138 <VectorD8+0xe8>
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 80050e4:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80050e8:	403b      	ands	r3, r7
    u->SR = ~USART_SR_TC;
 80050ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 80050ee:	60eb      	str	r3, [r5, #12]
 80050f0:	2300      	movs	r3, #0
    u->SR = ~USART_SR_TC;
 80050f2:	602a      	str	r2, [r5, #0]
 80050f4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD2);

  OSAL_IRQ_EPILOGUE();
}
 80050f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD2);

  OSAL_IRQ_EPILOGUE();
 80050fc:	f7fd bb68 	b.w	80027d0 <_port_irq_epilogue>
 8005100:	2320      	movs	r3, #32
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f44f 7100 	mov.w	r1, #512	; 0x200
 800510a:	1d30      	adds	r0, r6, #4
 800510c:	f7fc fdf8 	bl	8001d00 <chEvtBroadcastFlagsI>

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
    osalSysLockFromISR();
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
    u->SR = ~USART_SR_LBD;
 8005110:	f46f 7380 	mvn.w	r3, #256	; 0x100
 8005114:	602b      	str	r3, [r5, #0]
 8005116:	2300      	movs	r3, #0
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	e7a0      	b.n	8005060 <VectorD8+0x10>
 800511e:	2320      	movs	r3, #32
 8005120:	f383 8811 	msr	BASEPRI, r3

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
    msg_t b;
    osalSysLockFromISR();
    b = oqGetI(&sdp->oqueue);
 8005124:	4810      	ldr	r0, [pc, #64]	; (8005168 <VectorD8+0x118>)
 8005126:	f7fd f96b 	bl	8002400 <chOQGetI>
    if (b < Q_OK) {
 800512a:	2800      	cmp	r0, #0
 800512c:	db0c      	blt.n	8005148 <VectorD8+0xf8>
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
    }
    else
      u->DR = b;
 800512e:	6068      	str	r0, [r5, #4]
 8005130:	2300      	movs	r3, #0
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	e7cb      	b.n	80050d0 <VectorD8+0x80>
 8005138:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800513a:	2b00      	cmp	r3, #0
 800513c:	d0d2      	beq.n	80050e4 <VectorD8+0x94>
 800513e:	3004      	adds	r0, #4
 8005140:	2110      	movs	r1, #16
 8005142:	f7fc fddd 	bl	8001d00 <chEvtBroadcastFlagsI>
 8005146:	e7cd      	b.n	80050e4 <VectorD8+0x94>
 8005148:	2108      	movs	r1, #8
 800514a:	4806      	ldr	r0, [pc, #24]	; (8005164 <VectorD8+0x114>)
 800514c:	f7fc fdd8 	bl	8001d00 <chEvtBroadcastFlagsI>
    msg_t b;
    osalSysLockFromISR();
    b = oqGetI(&sdp->oqueue);
    if (b < Q_OK) {
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
 8005150:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8005154:	403b      	ands	r3, r7
 8005156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800515a:	60eb      	str	r3, [r5, #12]
 800515c:	e7e8      	b.n	8005130 <VectorD8+0xe0>
 800515e:	bf00      	nop
 8005160:	20000d60 	.word	0x20000d60
 8005164:	20000d64 	.word	0x20000d64
 8005168:	20000d90 	.word	0x20000d90
 800516c:	00000000 	.word	0x00000000

08005170 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8005170:	b510      	push	{r4, lr}
  sdObjectInit(&SD1, NULL, notify1);
  SD1.usart = USART1;
#endif

#if STM32_SERIAL_USE_USART2
  sdObjectInit(&SD2, NULL, notify2);
 8005172:	4c04      	ldr	r4, [pc, #16]	; (8005184 <sd_lld_init+0x14>)
 8005174:	4a04      	ldr	r2, [pc, #16]	; (8005188 <sd_lld_init+0x18>)
 8005176:	4620      	mov	r0, r4
 8005178:	2100      	movs	r1, #0
 800517a:	f7fd fc51 	bl	8002a20 <sdObjectInit>
  SD2.usart = USART2;
 800517e:	4b03      	ldr	r3, [pc, #12]	; (800518c <sd_lld_init+0x1c>)
 8005180:	6763      	str	r3, [r4, #116]	; 0x74
 8005182:	bd10      	pop	{r4, pc}
 8005184:	20000d60 	.word	0x20000d60
 8005188:	08005041 	.word	0x08005041
 800518c:	40004400 	.word	0x40004400

08005190 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8005190:	b538      	push	{r3, r4, r5, lr}

  if (config == NULL)
    config = &default_config;
 8005192:	4c1f      	ldr	r4, [pc, #124]	; (8005210 <sd_lld_start+0x80>)

  if (sdp->state == SD_STOP) {
 8005194:	7a03      	ldrb	r3, [r0, #8]
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;
 8005196:	2900      	cmp	r1, #0
 8005198:	bf18      	it	ne
 800519a:	460c      	movne	r4, r1

  if (sdp->state == SD_STOP) {
 800519c:	2b01      	cmp	r3, #1
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 800519e:	4605      	mov	r5, r0

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
 80051a0:	d022      	beq.n	80051e8 <sd_lld_start+0x58>
 80051a2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
static void usart_init(SerialDriver *sdp, const SerialConfig *config) {
  USART_TypeDef *u = sdp->usart;

  /* Baud rate setting.*/
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
 80051a4:	4a1b      	ldr	r2, [pc, #108]	; (8005214 <sd_lld_start+0x84>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d02b      	beq.n	8005202 <sd_lld_start+0x72>
 80051aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d027      	beq.n	8005202 <sd_lld_start+0x72>
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;
 80051b2:	6821      	ldr	r1, [r4, #0]
 80051b4:	4a18      	ldr	r2, [pc, #96]	; (8005218 <sd_lld_start+0x88>)
 80051b6:	fbb2 f2f1 	udiv	r2, r2, r1
 80051ba:	609a      	str	r2, [r3, #8]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 80051bc:	88a2      	ldrh	r2, [r4, #4]
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80051be:	88e0      	ldrh	r0, [r4, #6]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80051c0:	8921      	ldrh	r1, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 80051c2:	f442 5204 	orr.w	r2, r2, #8448	; 0x2100
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80051c6:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 80051ca:	f042 022c 	orr.w	r2, r2, #44	; 0x2c
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80051ce:	f041 0101 	orr.w	r1, r1, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 80051d2:	b292      	uxth	r2, r2
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80051d4:	b280      	uxth	r0, r0
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80051d6:	b289      	uxth	r1, r1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 80051d8:	2400      	movs	r4, #0
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80051da:	6118      	str	r0, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80051dc:	6159      	str	r1, [r3, #20]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80051de:	60da      	str	r2, [r3, #12]
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 80051e0:	601c      	str	r4, [r3, #0]
  (void)u->SR;  /* SR reset step 1.*/
 80051e2:	681a      	ldr	r2, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
      rccEnableUSART1(FALSE);
      nvicEnableVector(STM32_USART1_NUMBER, STM32_SERIAL_USART1_PRIORITY);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
 80051e8:	4b0c      	ldr	r3, [pc, #48]	; (800521c <sd_lld_start+0x8c>)
 80051ea:	4298      	cmp	r0, r3
 80051ec:	d1d9      	bne.n	80051a2 <sd_lld_start+0x12>
      rccEnableUSART2(FALSE);
 80051ee:	4a0c      	ldr	r2, [pc, #48]	; (8005220 <sd_lld_start+0x90>)
 80051f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80051f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051f6:	6413      	str	r3, [r2, #64]	; 0x40
      nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
 80051f8:	210c      	movs	r1, #12
 80051fa:	2026      	movs	r0, #38	; 0x26
 80051fc:	f7fe f990 	bl	8003520 <nvicEnableVector>
 8005200:	e7cf      	b.n	80051a2 <sd_lld_start+0x12>
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
 8005202:	6821      	ldr	r1, [r4, #0]
 8005204:	4a07      	ldr	r2, [pc, #28]	; (8005224 <sd_lld_start+0x94>)
 8005206:	fbb2 f2f1 	udiv	r2, r2, r1
 800520a:	609a      	str	r2, [r3, #8]
 800520c:	e7d6      	b.n	80051bc <sd_lld_start+0x2c>
 800520e:	bf00      	nop
 8005210:	08009b30 	.word	0x08009b30
 8005214:	40011000 	.word	0x40011000
 8005218:	0280de80 	.word	0x0280de80
 800521c:	20000d60 	.word	0x20000d60
 8005220:	40023800 	.word	0x40023800
 8005224:	0501bd00 	.word	0x0501bd00
	...

08005230 <__early_init>:
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
 8005230:	f7fe bbc6 	b.w	80039c0 <stm32_clock_init>
	...

08005240 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @todo    Add your board-specific code, if any.
 */
void boardInit(void) {
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
	...

08005250 <tmr>:

static virtual_timer_t vt;
static void tmr(void *p) {
  (void)p;

  test_timer_done = TRUE;
 8005250:	4b01      	ldr	r3, [pc, #4]	; (8005258 <tmr+0x8>)
 8005252:	2201      	movs	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]
 8005256:	4770      	bx	lr
 8005258:	20001445 	.word	0x20001445
 800525c:	00000000 	.word	0x00000000

08005260 <print_line>:
    tcp->teardown();

  test_wait_threads();
}

static void print_line(void) {
 8005260:	b570      	push	{r4, r5, r6, lr}
 8005262:	4e09      	ldr	r6, [pc, #36]	; (8005288 <print_line+0x28>)
 8005264:	244c      	movs	r4, #76	; 0x4c
  unsigned i;

  for (i = 0; i < 76; i++)
    chSequentialStreamPut(chp, '-');
 8005266:	6830      	ldr	r0, [r6, #0]
 8005268:	4d07      	ldr	r5, [pc, #28]	; (8005288 <print_line+0x28>)
 800526a:	6803      	ldr	r3, [r0, #0]
 800526c:	212d      	movs	r1, #45	; 0x2d
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	4798      	blx	r3
}

static void print_line(void) {
  unsigned i;

  for (i = 0; i < 76; i++)
 8005272:	3c01      	subs	r4, #1
 8005274:	d1f7      	bne.n	8005266 <print_line+0x6>
    chSequentialStreamPut(chp, '-');
  chSequentialStreamWrite(chp, (const uint8_t *)"\r\n", 2);
 8005276:	6828      	ldr	r0, [r5, #0]
 8005278:	4904      	ldr	r1, [pc, #16]	; (800528c <print_line+0x2c>)
 800527a:	6803      	ldr	r3, [r0, #0]
 800527c:	2202      	movs	r2, #2
 800527e:	681b      	ldr	r3, [r3, #0]
}
 8005280:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
static void print_line(void) {
  unsigned i;

  for (i = 0; i < 76; i++)
    chSequentialStreamPut(chp, '-');
  chSequentialStreamWrite(chp, (const uint8_t *)"\r\n", 2);
 8005284:	4718      	bx	r3
 8005286:	bf00      	nop
 8005288:	20001474 	.word	0x20001474
 800528c:	0800a97c 	.word	0x0800a97c

08005290 <test_printn>:
 * @param[in] n         the number to be printed
 */
void test_printn(uint32_t n) {
  char buf[16], *p;

  if (!n)
 8005290:	b310      	cbz	r0, 80052d8 <test_printn+0x48>
/**
 * @brief   Prints a decimal unsigned number.
 *
 * @param[in] n         the number to be printed
 */
void test_printn(uint32_t n) {
 8005292:	b570      	push	{r4, r5, r6, lr}
  if (!n)
    chSequentialStreamPut(chp, '0');
  else {
    p = buf;
    while (n)
      *p++ = (n % 10) + '0', n /= 10;
 8005294:	4a13      	ldr	r2, [pc, #76]	; (80052e4 <test_printn+0x54>)
/**
 * @brief   Prints a decimal unsigned number.
 *
 * @param[in] n         the number to be printed
 */
void test_printn(uint32_t n) {
 8005296:	b084      	sub	sp, #16
 8005298:	466d      	mov	r5, sp
 800529a:	466c      	mov	r4, sp
  if (!n)
    chSequentialStreamPut(chp, '0');
  else {
    p = buf;
    while (n)
      *p++ = (n % 10) + '0', n /= 10;
 800529c:	fba2 1300 	umull	r1, r3, r2, r0
 80052a0:	08db      	lsrs	r3, r3, #3
 80052a2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80052a6:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
 80052aa:	f100 0130 	add.w	r1, r0, #48	; 0x30
 80052ae:	b2c9      	uxtb	r1, r1
 80052b0:	f804 1b01 	strb.w	r1, [r4], #1

  if (!n)
    chSequentialStreamPut(chp, '0');
  else {
    p = buf;
    while (n)
 80052b4:	4618      	mov	r0, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f0      	bne.n	800529c <test_printn+0xc>
      *p++ = (n % 10) + '0', n /= 10;
    while (p > buf)
 80052ba:	42ac      	cmp	r4, r5
 80052bc:	d90a      	bls.n	80052d4 <test_printn+0x44>
 80052be:	4e0a      	ldr	r6, [pc, #40]	; (80052e8 <test_printn+0x58>)
 80052c0:	3c01      	subs	r4, #1
 80052c2:	e001      	b.n	80052c8 <test_printn+0x38>
 80052c4:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
      chSequentialStreamPut(chp, *--p);
 80052c8:	6830      	ldr	r0, [r6, #0]
 80052ca:	6803      	ldr	r3, [r0, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	4798      	blx	r3
    chSequentialStreamPut(chp, '0');
  else {
    p = buf;
    while (n)
      *p++ = (n % 10) + '0', n /= 10;
    while (p > buf)
 80052d0:	42ac      	cmp	r4, r5
 80052d2:	d1f7      	bne.n	80052c4 <test_printn+0x34>
      chSequentialStreamPut(chp, *--p);
  }
}
 80052d4:	b004      	add	sp, #16
 80052d6:	bd70      	pop	{r4, r5, r6, pc}
 */
void test_printn(uint32_t n) {
  char buf[16], *p;

  if (!n)
    chSequentialStreamPut(chp, '0');
 80052d8:	4b03      	ldr	r3, [pc, #12]	; (80052e8 <test_printn+0x58>)
 80052da:	6818      	ldr	r0, [r3, #0]
 80052dc:	6803      	ldr	r3, [r0, #0]
 80052de:	2130      	movs	r1, #48	; 0x30
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	4718      	bx	r3
 80052e4:	cccccccd 	.word	0xcccccccd
 80052e8:	20001474 	.word	0x20001474
 80052ec:	00000000 	.word	0x00000000

080052f0 <test_print>:
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80052f0:	7801      	ldrb	r1, [r0, #0]
 80052f2:	b159      	cbz	r1, 800530c <test_print+0x1c>
/**
 * @brief   Prints a line without final end-of-line.
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	4d06      	ldr	r5, [pc, #24]	; (8005310 <test_print+0x20>)
 80052f8:	4604      	mov	r4, r0

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80052fa:	6828      	ldr	r0, [r5, #0]
 80052fc:	6803      	ldr	r3, [r0, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005302:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8005306:	2900      	cmp	r1, #0
 8005308:	d1f7      	bne.n	80052fa <test_print+0xa>
 800530a:	bd38      	pop	{r3, r4, r5, pc}
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	20001474 	.word	0x20001474
	...

08005320 <test_println>:
/**
 * @brief   Prints a line.
 *
 * @param[in] msgp      the message
 */
void test_println(const char *msgp) {
 8005320:	b570      	push	{r4, r5, r6, lr}
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005322:	7801      	ldrb	r1, [r0, #0]
 8005324:	b189      	cbz	r1, 800534a <test_println+0x2a>
 8005326:	4d0a      	ldr	r5, [pc, #40]	; (8005350 <test_println+0x30>)
 8005328:	4604      	mov	r4, r0
    chSequentialStreamPut(chp, *msgp++);
 800532a:	6828      	ldr	r0, [r5, #0]
 800532c:	6803      	ldr	r3, [r0, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005332:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8005336:	2900      	cmp	r1, #0
 8005338:	d1f7      	bne.n	800532a <test_println+0xa>
 * @param[in] msgp      the message
 */
void test_println(const char *msgp) {

  test_print(msgp);
  chSequentialStreamWrite(chp, (const uint8_t *)"\r\n", 2);
 800533a:	6828      	ldr	r0, [r5, #0]
 800533c:	4905      	ldr	r1, [pc, #20]	; (8005354 <test_println+0x34>)
 800533e:	6803      	ldr	r3, [r0, #0]
 8005340:	2202      	movs	r2, #2
 8005342:	681b      	ldr	r3, [r3, #0]
}
 8005344:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 * @param[in] msgp      the message
 */
void test_println(const char *msgp) {

  test_print(msgp);
  chSequentialStreamWrite(chp, (const uint8_t *)"\r\n", 2);
 8005348:	4718      	bx	r3
 800534a:	4d01      	ldr	r5, [pc, #4]	; (8005350 <test_println+0x30>)
 800534c:	e7f5      	b.n	800533a <test_println+0x1a>
 800534e:	bf00      	nop
 8005350:	20001474 	.word	0x20001474
 8005354:	0800a97c 	.word	0x0800a97c
	...

08005360 <test_emit_token>:
 8005360:	2320      	movs	r3, #32
 8005362:	f383 8811 	msr	BASEPRI, r3
 * @param[in] token     the token as a char
 */
void test_emit_token(char token) {

  chSysLock();
  *tokp++ = token;
 8005366:	4b04      	ldr	r3, [pc, #16]	; (8005378 <test_emit_token+0x18>)
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	1c51      	adds	r1, r2, #1
 800536c:	6019      	str	r1, [r3, #0]
 800536e:	7010      	strb	r0, [r2, #0]
 8005370:	2300      	movs	r3, #0
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	4770      	bx	lr
 8005378:	20001448 	.word	0x20001448
 800537c:	00000000 	.word	0x00000000

08005380 <_test_assert>:
  return TRUE;
}

bool _test_assert(unsigned point, bool condition) {

  if (!condition)
 8005380:	b951      	cbnz	r1, 8005398 <_test_assert+0x18>
  local_fail = TRUE;
  failpoint = point;
  return TRUE;
}

bool _test_assert(unsigned point, bool condition) {
 8005382:	b410      	push	{r4}
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
  local_fail = TRUE;
 8005384:	4906      	ldr	r1, [pc, #24]	; (80053a0 <_test_assert+0x20>)
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 8005386:	4c07      	ldr	r4, [pc, #28]	; (80053a4 <_test_assert+0x24>)
  local_fail = TRUE;
  failpoint = point;
 8005388:	4a07      	ldr	r2, [pc, #28]	; (80053a8 <_test_assert+0x28>)
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 800538a:	2301      	movs	r3, #1
 800538c:	7023      	strb	r3, [r4, #0]
  local_fail = TRUE;
  failpoint = point;
 800538e:	6010      	str	r0, [r2, #0]
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
  local_fail = TRUE;
 8005390:	700b      	strb	r3, [r1, #0]
bool _test_assert(unsigned point, bool condition) {

  if (!condition)
    return _test_fail(point);
  return FALSE;
}
 8005392:	4618      	mov	r0, r3
 8005394:	bc10      	pop	{r4}
 8005396:	4770      	bx	lr

bool _test_assert(unsigned point, bool condition) {

  if (!condition)
    return _test_fail(point);
  return FALSE;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	20001444 	.word	0x20001444
 80053a4:	20001488 	.word	0x20001488
 80053a8:	20001440 	.word	0x20001440
 80053ac:	00000000 	.word	0x00000000

080053b0 <_test_assert_sequence>:

bool _test_assert_sequence(unsigned point, char *expected) {
 80053b0:	b4f0      	push	{r4, r5, r6, r7}
 80053b2:	4e0e      	ldr	r6, [pc, #56]	; (80053ec <_test_assert_sequence+0x3c>)
  char *cp = tokens_buffer;
 80053b4:	4f0e      	ldr	r7, [pc, #56]	; (80053f0 <_test_assert_sequence+0x40>)
 80053b6:	6835      	ldr	r5, [r6, #0]
 80053b8:	463b      	mov	r3, r7
  while (cp < tokp) {
 80053ba:	e005      	b.n	80053c8 <_test_assert_sequence+0x18>
    if (*cp++ != *expected++)
 80053bc:	f813 4b01 	ldrb.w	r4, [r3], #1
 80053c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053c4:	4294      	cmp	r4, r2
 80053c6:	d107      	bne.n	80053d8 <_test_assert_sequence+0x28>
  return FALSE;
}

bool _test_assert_sequence(unsigned point, char *expected) {
  char *cp = tokens_buffer;
  while (cp < tokp) {
 80053c8:	42ab      	cmp	r3, r5
 80053ca:	d3f7      	bcc.n	80053bc <_test_assert_sequence+0xc>
    if (*cp++ != *expected++)
     return _test_fail(point);
  }
  if (*expected)
 80053cc:	780b      	ldrb	r3, [r1, #0]
 80053ce:	b91b      	cbnz	r3, 80053d8 <_test_assert_sequence+0x28>
/*
 * Tokens.
 */
static void clear_tokens(void) {

  tokp = tokens_buffer;
 80053d0:	6037      	str	r7, [r6, #0]
  }
  if (*expected)
    return _test_fail(point);
  clear_tokens();
  return FALSE;
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	bcf0      	pop	{r4, r5, r6, r7}
 80053d6:	4770      	bx	lr
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 80053d8:	4c06      	ldr	r4, [pc, #24]	; (80053f4 <_test_assert_sequence+0x44>)
  local_fail = TRUE;
 80053da:	4907      	ldr	r1, [pc, #28]	; (80053f8 <_test_assert_sequence+0x48>)
  failpoint = point;
 80053dc:	4a07      	ldr	r2, [pc, #28]	; (80053fc <_test_assert_sequence+0x4c>)
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 80053de:	2301      	movs	r3, #1
 80053e0:	7023      	strb	r3, [r4, #0]
  local_fail = TRUE;
  failpoint = point;
 80053e2:	6010      	str	r0, [r2, #0]
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
  local_fail = TRUE;
 80053e4:	700b      	strb	r3, [r1, #0]
  }
  if (*expected)
    return _test_fail(point);
  clear_tokens();
  return FALSE;
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	bcf0      	pop	{r4, r5, r6, r7}
 80053ea:	4770      	bx	lr
 80053ec:	20001448 	.word	0x20001448
 80053f0:	20001478 	.word	0x20001478
 80053f4:	20001488 	.word	0x20001488
 80053f8:	20001444 	.word	0x20001444
 80053fc:	20001440 	.word	0x20001440

08005400 <_test_assert_time_window>:

bool _test_assert_time_window(unsigned point, systime_t start, systime_t end) {
 8005400:	b410      	push	{r4}
 8005402:	2320      	movs	r3, #32
 8005404:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8005408:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800540c:	2300      	movs	r3, #0
 800540e:	6a64      	ldr	r4, [r4, #36]	; 0x24
 8005410:	f383 8811 	msr	BASEPRI, r3
  return TRUE;
}

bool _test_assert(unsigned point, bool condition) {

  if (!condition)
 8005414:	1a64      	subs	r4, r4, r1
 8005416:	1a52      	subs	r2, r2, r1
 8005418:	4294      	cmp	r4, r2
 800541a:	d306      	bcc.n	800542a <_test_assert_time_window+0x2a>
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 800541c:	4c04      	ldr	r4, [pc, #16]	; (8005430 <_test_assert_time_window+0x30>)
  local_fail = TRUE;
 800541e:	4905      	ldr	r1, [pc, #20]	; (8005434 <_test_assert_time_window+0x34>)
  failpoint = point;
 8005420:	4a05      	ldr	r2, [pc, #20]	; (8005438 <_test_assert_time_window+0x38>)
/*
 * Assertions.
 */
bool _test_fail(unsigned point) {

  test_global_fail = TRUE;
 8005422:	2301      	movs	r3, #1
 8005424:	7023      	strb	r3, [r4, #0]
  local_fail = TRUE;
 8005426:	700b      	strb	r3, [r1, #0]
  failpoint = point;
 8005428:	6010      	str	r0, [r2, #0]
}

bool _test_assert_time_window(unsigned point, systime_t start, systime_t end) {

  return _test_assert(point, chVTIsSystemTimeWithin(start, end));
}
 800542a:	4618      	mov	r0, r3
 800542c:	bc10      	pop	{r4}
 800542e:	4770      	bx	lr
 8005430:	20001488 	.word	0x20001488
 8005434:	20001444 	.word	0x20001444
 8005438:	20001440 	.word	0x20001440
 800543c:	00000000 	.word	0x00000000

08005440 <test_terminate_threads>:
 */

/**
 * @brief   Sets a termination request in all the test-spawned threads.
 */
void test_terminate_threads(void) {
 8005440:	b538      	push	{r3, r4, r5, lr}
 8005442:	4c06      	ldr	r4, [pc, #24]	; (800545c <test_terminate_threads+0x1c>)
 8005444:	f104 0514 	add.w	r5, r4, #20
  int i;

  for (i = 0; i < MAX_THREADS; i++)
    if (threads[i])
 8005448:	f854 3b04 	ldr.w	r3, [r4], #4
      chThdTerminate(threads[i]);
 800544c:	4618      	mov	r0, r3
 */
void test_terminate_threads(void) {
  int i;

  for (i = 0; i < MAX_THREADS; i++)
    if (threads[i])
 800544e:	b10b      	cbz	r3, 8005454 <test_terminate_threads+0x14>
      chThdTerminate(threads[i]);
 8005450:	f7fb ff06 	bl	8001260 <chThdTerminate>
 * @brief   Sets a termination request in all the test-spawned threads.
 */
void test_terminate_threads(void) {
  int i;

  for (i = 0; i < MAX_THREADS; i++)
 8005454:	42ac      	cmp	r4, r5
 8005456:	d1f7      	bne.n	8005448 <test_terminate_threads+0x8>
    if (threads[i])
      chThdTerminate(threads[i]);
}
 8005458:	bd38      	pop	{r3, r4, r5, pc}
 800545a:	bf00      	nop
 800545c:	20001460 	.word	0x20001460

08005460 <test_wait_threads>:

/**
 * @brief   Waits for the completion of all the test-spawned threads.
 */
void test_wait_threads(void) {
 8005460:	b570      	push	{r4, r5, r6, lr}
 8005462:	4c07      	ldr	r4, [pc, #28]	; (8005480 <test_wait_threads+0x20>)
  int i;

  for (i = 0; i < MAX_THREADS; i++)
    if (threads[i] != NULL) {
      chThdWait(threads[i]);
      threads[i] = NULL;
 8005464:	2600      	movs	r6, #0
 8005466:	f104 0514 	add.w	r5, r4, #20
 */
void test_wait_threads(void) {
  int i;

  for (i = 0; i < MAX_THREADS; i++)
    if (threads[i] != NULL) {
 800546a:	f854 0b04 	ldr.w	r0, [r4], #4
 800546e:	b118      	cbz	r0, 8005478 <test_wait_threads+0x18>
      chThdWait(threads[i]);
 8005470:	f7fb ff66 	bl	8001340 <chThdWait>
      threads[i] = NULL;
 8005474:	f844 6c04 	str.w	r6, [r4, #-4]
 * @brief   Waits for the completion of all the test-spawned threads.
 */
void test_wait_threads(void) {
  int i;

  for (i = 0; i < MAX_THREADS; i++)
 8005478:	42ac      	cmp	r4, r5
 800547a:	d1f6      	bne.n	800546a <test_wait_threads+0xa>
    if (threads[i] != NULL) {
      chThdWait(threads[i]);
      threads[i] = NULL;
    }
}
 800547c:	bd70      	pop	{r4, r5, r6, pc}
 800547e:	bf00      	nop
 8005480:	20001460 	.word	0x20001460
	...

08005490 <test_wait_tick>:
/**
 * @brief   Delays execution until next system time tick.
 *
 * @return              The system time.
 */
systime_t test_wait_tick(void) {
 8005490:	b508      	push	{r3, lr}

  chThdSleep(1);
 8005492:	2001      	movs	r0, #1
 8005494:	f7fb fef4 	bl	8001280 <chThdSleep>
 8005498:	2320      	movs	r3, #32
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80054a2:	2300      	movs	r3, #0
 80054a4:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80054a6:	f383 8811 	msr	BASEPRI, r3
  return chVTGetSystemTime();
}
 80054aa:	bd08      	pop	{r3, pc}
 80054ac:	0000      	movs	r0, r0
	...

080054b0 <test_start_timer>:
/**
 * @brief   Starts the test timer.
 *
 * @param[in] ms        time in milliseconds
 */
void test_start_timer(unsigned ms) {
 80054b0:	b510      	push	{r4, lr}

  systime_t duration = MS2ST(ms);
 80054b2:	f242 7410 	movw	r4, #10000	; 0x2710
 80054b6:	fb04 f000 	mul.w	r0, r4, r0
 80054ba:	490d      	ldr	r1, [pc, #52]	; (80054f0 <test_start_timer+0x40>)
  test_timer_done = FALSE;
 80054bc:	4b0d      	ldr	r3, [pc, #52]	; (80054f4 <test_start_timer+0x44>)
 *
 * @param[in] ms        time in milliseconds
 */
void test_start_timer(unsigned ms) {

  systime_t duration = MS2ST(ms);
 80054be:	f200 34e7 	addw	r4, r0, #999	; 0x3e7
 80054c2:	fba1 2404 	umull	r2, r4, r1, r4
  test_timer_done = FALSE;
 80054c6:	2200      	movs	r2, #0
 80054c8:	701a      	strb	r2, [r3, #0]
 *
 * @param[in] ms        time in milliseconds
 */
void test_start_timer(unsigned ms) {

  systime_t duration = MS2ST(ms);
 80054ca:	09a4      	lsrs	r4, r4, #6
 80054cc:	2320      	movs	r3, #32
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	4809      	ldr	r0, [pc, #36]	; (80054f8 <test_start_timer+0x48>)
 *
 * @iclass
 */
static inline void chVTResetI(virtual_timer_t *vtp) {

  if (chVTIsArmedI(vtp)) {
 80054d4:	68c3      	ldr	r3, [r0, #12]
 80054d6:	b10b      	cbz	r3, 80054dc <test_start_timer+0x2c>
    chVTDoResetI(vtp);
 80054d8:	f7fb fca2 	bl	8000e20 <chVTDoResetI>
 */
static inline void chVTSetI(virtual_timer_t *vtp, systime_t delay,
                            vtfunc_t vtfunc, void *par) {

  chVTResetI(vtp);
  chVTDoSetI(vtp, delay, vtfunc, par);
 80054dc:	4621      	mov	r1, r4
 80054de:	2300      	movs	r3, #0
 80054e0:	4a06      	ldr	r2, [pc, #24]	; (80054fc <test_start_timer+0x4c>)
 80054e2:	4805      	ldr	r0, [pc, #20]	; (80054f8 <test_start_timer+0x48>)
 80054e4:	f7fb fc5c 	bl	8000da0 <chVTDoSetI>
 80054e8:	2300      	movs	r3, #0
 80054ea:	f383 8811 	msr	BASEPRI, r3
 80054ee:	bd10      	pop	{r4, pc}
 80054f0:	10624dd3 	.word	0x10624dd3
 80054f4:	20001445 	.word	0x20001445
 80054f8:	2000144c 	.word	0x2000144c
 80054fc:	08005251 	.word	0x08005251

08005500 <TestThread>:
/**
 * @brief   Test execution thread function.
 *
 * @param[in] p         pointer to a @p BaseChannel object for test output
 */
void TestThread(void *p) {
 8005500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int i, j;

  chp = p;
 8005504:	4c9f      	ldr	r4, [pc, #636]	; (8005784 <TestThread+0x284>)
  test_println("");
  test_println("*** ChibiOS/RT test suite");
  test_println("***");
 8005506:	4da0      	ldr	r5, [pc, #640]	; (8005788 <TestThread+0x288>)
 * @param[in] p         pointer to a @p BaseChannel object for test output
 */
void TestThread(void *p) {
  int i, j;

  chp = p;
 8005508:	6020      	str	r0, [r4, #0]
/**
 * @brief   Test execution thread function.
 *
 * @param[in] p         pointer to a @p BaseChannel object for test output
 */
void TestThread(void *p) {
 800550a:	b085      	sub	sp, #20
  int i, j;

  chp = p;
  test_println("");
 800550c:	489f      	ldr	r0, [pc, #636]	; (800578c <TestThread+0x28c>)
 800550e:	f7ff ff07 	bl	8005320 <test_println>
  test_println("*** ChibiOS/RT test suite");
 8005512:	489f      	ldr	r0, [pc, #636]	; (8005790 <TestThread+0x290>)
 8005514:	f7ff ff04 	bl	8005320 <test_println>
  test_println("***");
 8005518:	489e      	ldr	r0, [pc, #632]	; (8005794 <TestThread+0x294>)
 800551a:	f7ff ff01 	bl	8005320 <test_println>
 800551e:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005520:	6820      	ldr	r0, [r4, #0]
 8005522:	6803      	ldr	r3, [r0, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005528:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 800552c:	2900      	cmp	r1, #0
 800552e:	d1f7      	bne.n	8005520 <TestThread+0x20>
  chp = p;
  test_println("");
  test_println("*** ChibiOS/RT test suite");
  test_println("***");
  test_print("*** Kernel:       ");
  test_println(CH_KERNEL_VERSION);
 8005530:	4899      	ldr	r0, [pc, #612]	; (8005798 <TestThread+0x298>)
 8005532:	4d9a      	ldr	r5, [pc, #616]	; (800579c <TestThread+0x29c>)
 8005534:	f7ff fef4 	bl	8005320 <test_println>
 8005538:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 800553a:	6820      	ldr	r0, [r4, #0]
 800553c:	6803      	ldr	r3, [r0, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005542:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005546:	2900      	cmp	r1, #0
 8005548:	d1f7      	bne.n	800553a <TestThread+0x3a>
  test_println("*** ChibiOS/RT test suite");
  test_println("***");
  test_print("*** Kernel:       ");
  test_println(CH_KERNEL_VERSION);
  test_print("*** Compiled:     ");
  test_println(__DATE__ " - " __TIME__);
 800554a:	4895      	ldr	r0, [pc, #596]	; (80057a0 <TestThread+0x2a0>)
 800554c:	4d95      	ldr	r5, [pc, #596]	; (80057a4 <TestThread+0x2a4>)
 800554e:	f7ff fee7 	bl	8005320 <test_println>
 8005552:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005554:	6820      	ldr	r0, [r4, #0]
 8005556:	6803      	ldr	r3, [r0, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 800555c:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005560:	2900      	cmp	r1, #0
 8005562:	d1f7      	bne.n	8005554 <TestThread+0x54>
  test_println(CH_KERNEL_VERSION);
  test_print("*** Compiled:     ");
  test_println(__DATE__ " - " __TIME__);
#ifdef PORT_COMPILER_NAME
  test_print("*** Compiler:     ");
  test_println(PORT_COMPILER_NAME);
 8005564:	4890      	ldr	r0, [pc, #576]	; (80057a8 <TestThread+0x2a8>)
 8005566:	4d91      	ldr	r5, [pc, #580]	; (80057ac <TestThread+0x2ac>)
 8005568:	f7ff feda 	bl	8005320 <test_println>
 800556c:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 800556e:	6820      	ldr	r0, [r4, #0]
 8005570:	6803      	ldr	r3, [r0, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005576:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 800557a:	2900      	cmp	r1, #0
 800557c:	d1f7      	bne.n	800556e <TestThread+0x6e>
#ifdef PORT_COMPILER_NAME
  test_print("*** Compiler:     ");
  test_println(PORT_COMPILER_NAME);
#endif
  test_print("*** Architecture: ");
  test_println(PORT_ARCHITECTURE_NAME);
 800557e:	488c      	ldr	r0, [pc, #560]	; (80057b0 <TestThread+0x2b0>)
 8005580:	4d8c      	ldr	r5, [pc, #560]	; (80057b4 <TestThread+0x2b4>)
 8005582:	f7ff fecd 	bl	8005320 <test_println>
 8005586:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005588:	6820      	ldr	r0, [r4, #0]
 800558a:	6803      	ldr	r3, [r0, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005590:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005594:	2900      	cmp	r1, #0
 8005596:	d1f7      	bne.n	8005588 <TestThread+0x88>
#endif
  test_print("*** Architecture: ");
  test_println(PORT_ARCHITECTURE_NAME);
#ifdef PORT_CORE_VARIANT_NAME
  test_print("*** Core Variant: ");
  test_println(PORT_CORE_VARIANT_NAME);
 8005598:	4887      	ldr	r0, [pc, #540]	; (80057b8 <TestThread+0x2b8>)
 800559a:	4d88      	ldr	r5, [pc, #544]	; (80057bc <TestThread+0x2bc>)
 800559c:	f7ff fec0 	bl	8005320 <test_println>
 80055a0:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80055a2:	6820      	ldr	r0, [r4, #0]
 80055a4:	6803      	ldr	r3, [r0, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80055aa:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80055ae:	2900      	cmp	r1, #0
 80055b0:	d1f7      	bne.n	80055a2 <TestThread+0xa2>
  test_print("*** Core Variant: ");
  test_println(PORT_CORE_VARIANT_NAME);
#endif
#ifdef PORT_INFO
  test_print("*** Port Info:    ");
  test_println(PORT_INFO);
 80055b2:	4883      	ldr	r0, [pc, #524]	; (80057c0 <TestThread+0x2c0>)
 80055b4:	4d83      	ldr	r5, [pc, #524]	; (80057c4 <TestThread+0x2c4>)
 80055b6:	f7ff feb3 	bl	8005320 <test_println>
 80055ba:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	6803      	ldr	r3, [r0, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80055c4:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80055c8:	2900      	cmp	r1, #0
 80055ca:	d1f7      	bne.n	80055bc <TestThread+0xbc>
  test_print("*** Port Info:    ");
  test_println(PORT_INFO);
#endif
#ifdef PLATFORM_NAME
  test_print("*** Platform:     ");
  test_println(PLATFORM_NAME);
 80055cc:	487e      	ldr	r0, [pc, #504]	; (80057c8 <TestThread+0x2c8>)
 80055ce:	4d7f      	ldr	r5, [pc, #508]	; (80057cc <TestThread+0x2cc>)
 80055d0:	f7ff fea6 	bl	8005320 <test_println>
 80055d4:	212a      	movs	r1, #42	; 0x2a
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80055d6:	6820      	ldr	r0, [r4, #0]
 80055d8:	6803      	ldr	r3, [r0, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80055de:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80055e2:	2900      	cmp	r1, #0
 80055e4:	d1f7      	bne.n	80055d6 <TestThread+0xd6>
 80055e6:	4b7a      	ldr	r3, [pc, #488]	; (80057d0 <TestThread+0x2d0>)
  test_print("*** Platform:     ");
  test_println(PLATFORM_NAME);
#endif
#ifdef BOARD_NAME
  test_print("*** Test Board:   ");
  test_println(BOARD_NAME);
 80055e8:	487a      	ldr	r0, [pc, #488]	; (80057d4 <TestThread+0x2d4>)
 80055ea:	9302      	str	r3, [sp, #8]
#endif
  test_println("");

  test_global_fail = FALSE;
 80055ec:	4b7a      	ldr	r3, [pc, #488]	; (80057d8 <TestThread+0x2d8>)
 80055ee:	9101      	str	r1, [sp, #4]
 80055f0:	9303      	str	r3, [sp, #12]
  test_print("*** Platform:     ");
  test_println(PLATFORM_NAME);
#endif
#ifdef BOARD_NAME
  test_print("*** Test Board:   ");
  test_println(BOARD_NAME);
 80055f2:	f7ff fe95 	bl	8005320 <test_println>
#endif
  test_println("");
 80055f6:	4865      	ldr	r0, [pc, #404]	; (800578c <TestThread+0x28c>)
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80055f8:	f8df b188 	ldr.w	fp, [pc, #392]	; 8005784 <TestThread+0x284>
  test_print("*** Test Board:   ");
  test_println(BOARD_NAME);
#endif
  test_println("");

  test_global_fail = FALSE;
 80055fc:	4f77      	ldr	r7, [pc, #476]	; (80057dc <TestThread+0x2dc>)
#endif
#ifdef BOARD_NAME
  test_print("*** Test Board:   ");
  test_println(BOARD_NAME);
#endif
  test_println("");
 80055fe:	f7ff fe8f 	bl	8005320 <test_println>

  test_global_fail = FALSE;
 8005602:	4b77      	ldr	r3, [pc, #476]	; (80057e0 <TestThread+0x2e0>)
 8005604:	9901      	ldr	r1, [sp, #4]
 8005606:	7019      	strb	r1, [r3, #0]
 8005608:	9b01      	ldr	r3, [sp, #4]
 800560a:	3301      	adds	r3, #1
 800560c:	9301      	str	r3, [sp, #4]
 800560e:	3f04      	subs	r7, #4
}

static void print_tokens(void) {
  char *cp = tokens_buffer;

  while (cp < tokp)
 8005610:	f04f 0800 	mov.w	r8, #0

  test_global_fail = FALSE;
  i = 0;
  while (patterns[i]) {
    j = 0;
    while (patterns[i][j]) {
 8005614:	f857 3f04 	ldr.w	r3, [r7, #4]!
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 8087 	beq.w	800572c <TestThread+0x22c>
      print_line();
 800561e:	4d71      	ldr	r5, [pc, #452]	; (80057e4 <TestThread+0x2e4>)
 8005620:	f7ff fe1e 	bl	8005260 <print_line>
 8005624:	212d      	movs	r1, #45	; 0x2d
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005626:	6820      	ldr	r0, [r4, #0]
 8005628:	6803      	ldr	r3, [r0, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 800562e:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005632:	2900      	cmp	r1, #0
 8005634:	d1f7      	bne.n	8005626 <TestThread+0x126>
  while (patterns[i]) {
    j = 0;
    while (patterns[i][j]) {
      print_line();
      test_print("--- Test Case ");
      test_printn(i + 1);
 8005636:	9801      	ldr	r0, [sp, #4]
      test_print(".");
      test_printn(j + 1);
 8005638:	4d6b      	ldr	r5, [pc, #428]	; (80057e8 <TestThread+0x2e8>)
  while (patterns[i]) {
    j = 0;
    while (patterns[i][j]) {
      print_line();
      test_print("--- Test Case ");
      test_printn(i + 1);
 800563a:	f7ff fe29 	bl	8005290 <test_printn>
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 800563e:	f8db 0000 	ldr.w	r0, [fp]
 8005642:	6803      	ldr	r3, [r0, #0]
 8005644:	212e      	movs	r1, #46	; 0x2e
 8005646:	689b      	ldr	r3, [r3, #8]
    while (patterns[i][j]) {
      print_line();
      test_print("--- Test Case ");
      test_printn(i + 1);
      test_print(".");
      test_printn(j + 1);
 8005648:	f108 0801 	add.w	r8, r8, #1
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 800564c:	4798      	blx	r3
    while (patterns[i][j]) {
      print_line();
      test_print("--- Test Case ");
      test_printn(i + 1);
      test_print(".");
      test_printn(j + 1);
 800564e:	4640      	mov	r0, r8
 8005650:	f7ff fe1e 	bl	8005290 <test_printn>
 8005654:	2120      	movs	r1, #32
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005656:	6820      	ldr	r0, [r4, #0]
 8005658:	6803      	ldr	r3, [r0, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 800565e:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005662:	2900      	cmp	r1, #0
 8005664:	d1f7      	bne.n	8005656 <TestThread+0x156>
      test_print("--- Test Case ");
      test_printn(i + 1);
      test_print(".");
      test_printn(j + 1);
      test_print(" (");
      test_print(patterns[i][j]->name);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	681d      	ldr	r5, [r3, #0]
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 800566a:	7829      	ldrb	r1, [r5, #0]
 800566c:	b139      	cbz	r1, 800567e <TestThread+0x17e>
    chSequentialStreamPut(chp, *msgp++);
 800566e:	6820      	ldr	r0, [r4, #0]
 8005670:	6803      	ldr	r3, [r0, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 8005676:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 800567a:	2900      	cmp	r1, #0
 800567c:	d1f7      	bne.n	800566e <TestThread+0x16e>
      test_printn(i + 1);
      test_print(".");
      test_printn(j + 1);
      test_print(" (");
      test_print(patterns[i][j]->name);
      test_println(")");
 800567e:	485b      	ldr	r0, [pc, #364]	; (80057ec <TestThread+0x2ec>)
static void execute_test(const struct testcase *tcp) {
  int i;

  /* Initialization */
  clear_tokens();
  local_fail = FALSE;
 8005680:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8005814 <TestThread+0x314>
/*
 * Tokens.
 */
static void clear_tokens(void) {

  tokp = tokens_buffer;
 8005684:	4e5a      	ldr	r6, [pc, #360]	; (80057f0 <TestThread+0x2f0>)
 8005686:	4d5b      	ldr	r5, [pc, #364]	; (80057f4 <TestThread+0x2f4>)
      test_printn(i + 1);
      test_print(".");
      test_printn(j + 1);
      test_print(" (");
      test_print(patterns[i][j]->name);
      test_println(")");
 8005688:	f7ff fe4a 	bl	8005320 <test_println>
#if DELAY_BETWEEN_TESTS > 0
      chThdSleepMilliseconds(DELAY_BETWEEN_TESTS);
 800568c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005690:	f7fb fdf6 	bl	8001280 <chThdSleep>

  /* Initialization */
  clear_tokens();
  local_fail = FALSE;
  for (i = 0; i < MAX_THREADS; i++)
    threads[i] = NULL;
 8005694:	4a58      	ldr	r2, [pc, #352]	; (80057f8 <TestThread+0x2f8>)
      test_print(patterns[i][j]->name);
      test_println(")");
#if DELAY_BETWEEN_TESTS > 0
      chThdSleepMilliseconds(DELAY_BETWEEN_TESTS);
#endif
      execute_test(patterns[i][j]);
 8005696:	f8d7 a000 	ldr.w	sl, [r7]
/*
 * Tokens.
 */
static void clear_tokens(void) {

  tokp = tokens_buffer;
 800569a:	6035      	str	r5, [r6, #0]
static void execute_test(const struct testcase *tcp) {
  int i;

  /* Initialization */
  clear_tokens();
  local_fail = FALSE;
 800569c:	2300      	movs	r3, #0
  for (i = 0; i < MAX_THREADS; i++)
    threads[i] = NULL;
 800569e:	6013      	str	r3, [r2, #0]
 80056a0:	6053      	str	r3, [r2, #4]
 80056a2:	6093      	str	r3, [r2, #8]
 80056a4:	60d3      	str	r3, [r2, #12]
 80056a6:	6113      	str	r3, [r2, #16]

  if (tcp->setup != NULL)
 80056a8:	f8da 2004 	ldr.w	r2, [sl, #4]
static void execute_test(const struct testcase *tcp) {
  int i;

  /* Initialization */
  clear_tokens();
  local_fail = FALSE;
 80056ac:	f889 3000 	strb.w	r3, [r9]
  for (i = 0; i < MAX_THREADS; i++)
    threads[i] = NULL;

  if (tcp->setup != NULL)
 80056b0:	b102      	cbz	r2, 80056b4 <TestThread+0x1b4>
    tcp->setup();
 80056b2:	4790      	blx	r2
  tcp->execute();
 80056b4:	f8da 300c 	ldr.w	r3, [sl, #12]
 80056b8:	4798      	blx	r3
  if (tcp->teardown != NULL)
 80056ba:	f8da 3008 	ldr.w	r3, [sl, #8]
 80056be:	b103      	cbz	r3, 80056c2 <TestThread+0x1c2>
    tcp->teardown();
 80056c0:	4798      	blx	r3

  test_wait_threads();
 80056c2:	f7ff fecd 	bl	8005460 <test_wait_threads>
      test_println(")");
#if DELAY_BETWEEN_TESTS > 0
      chThdSleepMilliseconds(DELAY_BETWEEN_TESTS);
#endif
      execute_test(patterns[i][j]);
      if (local_fail) {
 80056c6:	f899 3000 	ldrb.w	r3, [r9]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d038      	beq.n	8005740 <TestThread+0x240>
 80056ce:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8005818 <TestThread+0x318>
 80056d2:	212d      	movs	r1, #45	; 0x2d
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80056d4:	6820      	ldr	r0, [r4, #0]
 80056d6:	6803      	ldr	r3, [r0, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80056dc:	f819 1f01 	ldrb.w	r1, [r9, #1]!
 80056e0:	2900      	cmp	r1, #0
 80056e2:	d1f7      	bne.n	80056d4 <TestThread+0x1d4>
      chThdSleepMilliseconds(DELAY_BETWEEN_TESTS);
#endif
      execute_test(patterns[i][j]);
      if (local_fail) {
        test_print("--- Result: FAILURE (#");
        test_printn(failpoint);
 80056e4:	4b45      	ldr	r3, [pc, #276]	; (80057fc <TestThread+0x2fc>)
 80056e6:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800581c <TestThread+0x31c>
 80056ea:	6818      	ldr	r0, [r3, #0]
 80056ec:	f7ff fdd0 	bl	8005290 <test_printn>
 80056f0:	2120      	movs	r1, #32
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 80056f2:	6820      	ldr	r0, [r4, #0]
 80056f4:	6803      	ldr	r3, [r0, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 80056fa:	f819 1f01 	ldrb.w	r1, [r9, #1]!
 80056fe:	2900      	cmp	r1, #0
 8005700:	d1f7      	bne.n	80056f2 <TestThread+0x1f2>
}

static void print_tokens(void) {
  char *cp = tokens_buffer;

  while (cp < tokp)
 8005702:	6833      	ldr	r3, [r6, #0]
 8005704:	42ab      	cmp	r3, r5
 8005706:	d909      	bls.n	800571c <TestThread+0x21c>
 8005708:	4d3a      	ldr	r5, [pc, #232]	; (80057f4 <TestThread+0x2f4>)
    chSequentialStreamPut(chp, *cp++);
 800570a:	6820      	ldr	r0, [r4, #0]
 800570c:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005710:	6803      	ldr	r3, [r0, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	4798      	blx	r3
}

static void print_tokens(void) {
  char *cp = tokens_buffer;

  while (cp < tokp)
 8005716:	6833      	ldr	r3, [r6, #0]
 8005718:	429d      	cmp	r5, r3
 800571a:	d3f6      	bcc.n	800570a <TestThread+0x20a>
      if (local_fail) {
        test_print("--- Result: FAILURE (#");
        test_printn(failpoint);
        test_print(" [");
        print_tokens();
        test_println("])");
 800571c:	4838      	ldr	r0, [pc, #224]	; (8005800 <TestThread+0x300>)
 800571e:	f7ff fdff 	bl	8005320 <test_println>

  test_global_fail = FALSE;
  i = 0;
  while (patterns[i]) {
    j = 0;
    while (patterns[i][j]) {
 8005722:	f857 3f04 	ldr.w	r3, [r7, #4]!
 8005726:	2b00      	cmp	r3, #0
 8005728:	f47f af79 	bne.w	800561e <TestThread+0x11e>
#endif
  test_println("");

  test_global_fail = FALSE;
  i = 0;
  while (patterns[i]) {
 800572c:	9b03      	ldr	r3, [sp, #12]
 800572e:	b15b      	cbz	r3, 8005748 <TestThread+0x248>
 8005730:	461f      	mov	r7, r3
 8005732:	9b02      	ldr	r3, [sp, #8]
 8005734:	461a      	mov	r2, r3
 8005736:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800573a:	9303      	str	r3, [sp, #12]
 800573c:	9202      	str	r2, [sp, #8]
 800573e:	e763      	b.n	8005608 <TestThread+0x108>
        test_print(" [");
        print_tokens();
        test_println("])");
      }
      else
        test_println("--- Result: SUCCESS");
 8005740:	4830      	ldr	r0, [pc, #192]	; (8005804 <TestThread+0x304>)
 8005742:	f7ff fded 	bl	8005320 <test_println>
 8005746:	e765      	b.n	8005614 <TestThread+0x114>
      j++;
    }
    i++;
  }
  print_line();
 8005748:	f7ff fd8a 	bl	8005260 <print_line>
  test_println("");
 800574c:	4d2e      	ldr	r5, [pc, #184]	; (8005808 <TestThread+0x308>)
 800574e:	480f      	ldr	r0, [pc, #60]	; (800578c <TestThread+0x28c>)
 8005750:	f7ff fde6 	bl	8005320 <test_println>
 8005754:	2146      	movs	r1, #70	; 0x46
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
    chSequentialStreamPut(chp, *msgp++);
 8005756:	6820      	ldr	r0, [r4, #0]
 8005758:	6803      	ldr	r3, [r0, #0]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	4798      	blx	r3
 *
 * @param[in] msgp      the message
 */
void test_print(const char *msgp) {

  while (*msgp)
 800575e:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8005762:	2900      	cmp	r1, #0
 8005764:	d1f7      	bne.n	8005756 <TestThread+0x256>
    i++;
  }
  print_line();
  test_println("");
  test_print("Final result: ");
  if (test_global_fail)
 8005766:	4b1e      	ldr	r3, [pc, #120]	; (80057e0 <TestThread+0x2e0>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	b92b      	cbnz	r3, 8005778 <TestThread+0x278>
    test_println("FAILURE");
  else
    test_println("SUCCESS");
 800576c:	4827      	ldr	r0, [pc, #156]	; (800580c <TestThread+0x30c>)
}
 800576e:	b005      	add	sp, #20
 8005770:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  test_println("");
  test_print("Final result: ");
  if (test_global_fail)
    test_println("FAILURE");
  else
    test_println("SUCCESS");
 8005774:	f7ff bdd4 	b.w	8005320 <test_println>
  }
  print_line();
  test_println("");
  test_print("Final result: ");
  if (test_global_fail)
    test_println("FAILURE");
 8005778:	4825      	ldr	r0, [pc, #148]	; (8005810 <TestThread+0x310>)
  else
    test_println("SUCCESS");
}
 800577a:	b005      	add	sp, #20
 800577c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  test_println("");
  test_print("Final result: ");
  if (test_global_fail)
    test_println("FAILURE");
  else
    test_println("SUCCESS");
 8005780:	f7ff bdce 	b.w	8005320 <test_println>
 8005784:	20001474 	.word	0x20001474
 8005788:	08009ca0 	.word	0x08009ca0
 800578c:	0800aa3c 	.word	0x0800aa3c
 8005790:	08009d80 	.word	0x08009d80
 8005794:	08009d9c 	.word	0x08009d9c
 8005798:	08009dc4 	.word	0x08009dc4
 800579c:	08009cb4 	.word	0x08009cb4
 80057a0:	08009dcc 	.word	0x08009dcc
 80057a4:	08009cc8 	.word	0x08009cc8
 80057a8:	08009de4 	.word	0x08009de4
 80057ac:	08009cdc 	.word	0x08009cdc
 80057b0:	08009e2c 	.word	0x08009e2c
 80057b4:	08009cf0 	.word	0x08009cf0
 80057b8:	08009e38 	.word	0x08009e38
 80057bc:	08009d04 	.word	0x08009d04
 80057c0:	08009e44 	.word	0x08009e44
 80057c4:	08009d18 	.word	0x08009d18
 80057c8:	08009e5c 	.word	0x08009e5c
 80057cc:	08009d2c 	.word	0x08009d2c
 80057d0:	08009c64 	.word	0x08009c64
 80057d4:	08009e88 	.word	0x08009e88
 80057d8:	08009ef0 	.word	0x08009ef0
 80057dc:	0800a4e0 	.word	0x0800a4e0
 80057e0:	20001488 	.word	0x20001488
 80057e4:	08009d40 	.word	0x08009d40
 80057e8:	08009d50 	.word	0x08009d50
 80057ec:	08009da0 	.word	0x08009da0
 80057f0:	20001448 	.word	0x20001448
 80057f4:	20001478 	.word	0x20001478
 80057f8:	20001460 	.word	0x20001460
 80057fc:	20001440 	.word	0x20001440
 8005800:	08009da4 	.word	0x08009da4
 8005804:	08009da8 	.word	0x08009da8
 8005808:	08009d70 	.word	0x08009d70
 800580c:	08009db4 	.word	0x08009db4
 8005810:	08009dbc 	.word	0x08009dbc
 8005814:	20001444 	.word	0x20001444
 8005818:	08009d54 	.word	0x08009d54
 800581c:	08009d6c 	.word	0x08009d6c

08005820 <thd1_execute>:
static THD_FUNCTION(thread, p) {

  test_emit_token(*(char *)p);
}

static void thd1_execute(void) {
 8005820:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005822:	4f27      	ldr	r7, [pc, #156]	; (80058c0 <thd1_execute+0xa0>)

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 8005824:	4e27      	ldr	r6, [pc, #156]	; (80058c4 <thd1_execute+0xa4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	4d27      	ldr	r5, [pc, #156]	; (80058c8 <thd1_execute+0xa8>)
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	4b27      	ldr	r3, [pc, #156]	; (80058cc <thd1_execute+0xac>)
 800582e:	6830      	ldr	r0, [r6, #0]
 8005830:	4c27      	ldr	r4, [pc, #156]	; (80058d0 <thd1_execute+0xb0>)
static THD_FUNCTION(thread, p) {

  test_emit_token(*(char *)p);
}

static void thd1_execute(void) {
 8005832:	b083      	sub	sp, #12

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 8005834:	3a05      	subs	r2, #5
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800583c:	462b      	mov	r3, r5
 800583e:	f7fb fcaf 	bl	80011a0 <chThdCreateStatic>
 8005842:	69bb      	ldr	r3, [r7, #24]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 8005844:	4923      	ldr	r1, [pc, #140]	; (80058d4 <thd1_execute+0xb4>)
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	6873      	ldr	r3, [r6, #4]
  test_emit_token(*(char *)p);
}

static void thd1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 800584a:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 800584c:	9100      	str	r1, [sp, #0]
 800584e:	3a04      	subs	r2, #4
 8005850:	4618      	mov	r0, r3
 8005852:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005856:	462b      	mov	r3, r5
 8005858:	f7fb fca2 	bl	80011a0 <chThdCreateStatic>
 800585c:	69ba      	ldr	r2, [r7, #24]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
 800585e:	68b3      	ldr	r3, [r6, #8]
 8005860:	6892      	ldr	r2, [r2, #8]
 8005862:	491d      	ldr	r1, [pc, #116]	; (80058d8 <thd1_execute+0xb8>)
}

static void thd1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 8005864:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
 8005866:	9100      	str	r1, [sp, #0]
 8005868:	3a03      	subs	r2, #3
 800586a:	4618      	mov	r0, r3
 800586c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005870:	462b      	mov	r3, r5
 8005872:	f7fb fc95 	bl	80011a0 <chThdCreateStatic>
 8005876:	69ba      	ldr	r2, [r7, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
 8005878:	68f3      	ldr	r3, [r6, #12]
 800587a:	6892      	ldr	r2, [r2, #8]
 800587c:	4917      	ldr	r1, [pc, #92]	; (80058dc <thd1_execute+0xbc>)

static void thd1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
 800587e:	60a0      	str	r0, [r4, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
 8005880:	9100      	str	r1, [sp, #0]
 8005882:	3a02      	subs	r2, #2
 8005884:	4618      	mov	r0, r3
 8005886:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800588a:	462b      	mov	r3, r5
 800588c:	f7fb fc88 	bl	80011a0 <chThdCreateStatic>
 8005890:	69ba      	ldr	r2, [r7, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
 8005892:	6933      	ldr	r3, [r6, #16]
 8005894:	6892      	ldr	r2, [r2, #8]
 8005896:	4912      	ldr	r1, [pc, #72]	; (80058e0 <thd1_execute+0xc0>)
static void thd1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
 8005898:	60e0      	str	r0, [r4, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
 800589a:	3a01      	subs	r2, #1
 800589c:	9100      	str	r1, [sp, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80058a4:	462b      	mov	r3, r5
 80058a6:	f7fb fc7b 	bl	80011a0 <chThdCreateStatic>
 80058aa:	6120      	str	r0, [r4, #16]
  test_wait_threads();
 80058ac:	f7ff fdd8 	bl	8005460 <test_wait_threads>
  test_assert_sequence(1, "ABCDE");
 80058b0:	490c      	ldr	r1, [pc, #48]	; (80058e4 <thd1_execute+0xc4>)
 80058b2:	2001      	movs	r0, #1
}
 80058b4:	b003      	add	sp, #12
 80058b6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
  test_wait_threads();
  test_assert_sequence(1, "ABCDE");
 80058ba:	f7ff bd79 	b.w	80053b0 <_test_assert_sequence>
 80058be:	bf00      	nop
 80058c0:	200008e0 	.word	0x200008e0
 80058c4:	08009c40 	.word	0x08009c40
 80058c8:	080058f1 	.word	0x080058f1
 80058cc:	08009f20 	.word	0x08009f20
 80058d0:	20001460 	.word	0x20001460
 80058d4:	0800ada0 	.word	0x0800ada0
 80058d8:	08009f10 	.word	0x08009f10
 80058dc:	08009f14 	.word	0x08009f14
 80058e0:	08009f18 	.word	0x08009f18
 80058e4:	08009f1c 	.word	0x08009f1c
	...

080058f0 <thread>:
 * priority order regardless of the initial order.
 */

static THD_FUNCTION(thread, p) {

  test_emit_token(*(char *)p);
 80058f0:	7800      	ldrb	r0, [r0, #0]
 80058f2:	f7ff bd35 	b.w	8005360 <test_emit_token>
 80058f6:	bf00      	nop
	...

08005900 <thd2_execute>:
 * and atomically executed.<br>
 * The test expects the threads to perform their operations in increasing
 * priority order regardless of the initial order.
 */

static void thd2_execute(void) {
 8005900:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005902:	4f2b      	ldr	r7, [pc, #172]	; (80059b0 <thd2_execute+0xb0>)

  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 8005904:	4e2b      	ldr	r6, [pc, #172]	; (80059b4 <thd2_execute+0xb4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	4d2b      	ldr	r5, [pc, #172]	; (80059b8 <thd2_execute+0xb8>)
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	4b2b      	ldr	r3, [pc, #172]	; (80059bc <thd2_execute+0xbc>)
 800590e:	6870      	ldr	r0, [r6, #4]
 8005910:	4c2b      	ldr	r4, [pc, #172]	; (80059c0 <thd2_execute+0xc0>)
 * and atomically executed.<br>
 * The test expects the threads to perform their operations in increasing
 * priority order regardless of the initial order.
 */

static void thd2_execute(void) {
 8005912:	b083      	sub	sp, #12

  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 8005914:	3a04      	subs	r2, #4
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800591c:	462b      	mov	r3, r5
 800591e:	f7fb fc3f 	bl	80011a0 <chThdCreateStatic>
 8005922:	69bb      	ldr	r3, [r7, #24]
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 8005924:	4927      	ldr	r1, [pc, #156]	; (80059c4 <thd2_execute+0xc4>)
 8005926:	689a      	ldr	r2, [r3, #8]
 8005928:	6833      	ldr	r3, [r6, #0]
 * priority order regardless of the initial order.
 */

static void thd2_execute(void) {

  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
 800592a:	6060      	str	r0, [r4, #4]
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 800592c:	9100      	str	r1, [sp, #0]
 800592e:	3a05      	subs	r2, #5
 8005930:	4618      	mov	r0, r3
 8005932:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005936:	462b      	mov	r3, r5
 8005938:	f7fb fc32 	bl	80011a0 <chThdCreateStatic>
 800593c:	69ba      	ldr	r2, [r7, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
 800593e:	6933      	ldr	r3, [r6, #16]
 8005940:	6892      	ldr	r2, [r2, #8]
 8005942:	4921      	ldr	r1, [pc, #132]	; (80059c8 <thd2_execute+0xc8>)
 */

static void thd2_execute(void) {

  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
 8005944:	6020      	str	r0, [r4, #0]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
 8005946:	9100      	str	r1, [sp, #0]
 8005948:	3a01      	subs	r2, #1
 800594a:	4618      	mov	r0, r3
 800594c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005950:	462b      	mov	r3, r5
 8005952:	f7fb fc25 	bl	80011a0 <chThdCreateStatic>
 8005956:	69ba      	ldr	r2, [r7, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
 8005958:	68f3      	ldr	r3, [r6, #12]
 800595a:	6892      	ldr	r2, [r2, #8]
 800595c:	491b      	ldr	r1, [pc, #108]	; (80059cc <thd2_execute+0xcc>)

static void thd2_execute(void) {

  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-4, thread, "D");
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-5, thread, "E");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread, "A");
 800595e:	6120      	str	r0, [r4, #16]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-2, thread, "B");
 8005960:	9100      	str	r1, [sp, #0]
 8005962:	3a02      	subs	r2, #2
 8005964:	4618      	mov	r0, r3
 8005966:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800596a:	462b      	mov	r3, r5
 800596c:	f7fb fc18 	bl	80011a0 <chThdCreateStatic>
 8005970:	2320      	movs	r3, #32
 8005972:	60e0      	str	r0, [r4, #12]
 8005974:	f383 8811 	msr	BASEPRI, r3
 8005978:	69bb      	ldr	r3, [r7, #24]
  /* Done this way for coverage of chThdCreateI() and chThdStart().*/
  chSysLock();
  threads[2] = chThdCreateI(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
 800597a:	68b0      	ldr	r0, [r6, #8]
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	4b14      	ldr	r3, [pc, #80]	; (80059d0 <thd2_execute+0xd0>)
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	3a03      	subs	r2, #3
 8005984:	462b      	mov	r3, r5
 8005986:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800598a:	f7fb fbd9 	bl	8001140 <chThdCreateI>
 800598e:	2300      	movs	r3, #0
 8005990:	60a0      	str	r0, [r4, #8]
 8005992:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
  chThdStart(threads[2]);
 8005996:	68a0      	ldr	r0, [r4, #8]
 8005998:	f7fb fc3a 	bl	8001210 <chThdStart>
  test_wait_threads();
 800599c:	f7ff fd60 	bl	8005460 <test_wait_threads>
  test_assert_sequence(1, "ABCDE");
 80059a0:	490c      	ldr	r1, [pc, #48]	; (80059d4 <thd2_execute+0xd4>)
 80059a2:	2001      	movs	r0, #1
}
 80059a4:	b003      	add	sp, #12
 80059a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  chSysLock();
  threads[2] = chThdCreateI(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread, "C");
  chSysUnlock();
  chThdStart(threads[2]);
  test_wait_threads();
  test_assert_sequence(1, "ABCDE");
 80059aa:	f7ff bd01 	b.w	80053b0 <_test_assert_sequence>
 80059ae:	bf00      	nop
 80059b0:	200008e0 	.word	0x200008e0
 80059b4:	08009c40 	.word	0x08009c40
 80059b8:	080058f1 	.word	0x080058f1
 80059bc:	0800ada0 	.word	0x0800ada0
 80059c0:	20001460 	.word	0x20001460
 80059c4:	08009f20 	.word	0x08009f20
 80059c8:	08009f18 	.word	0x08009f18
 80059cc:	08009f14 	.word	0x08009f14
 80059d0:	08009f10 	.word	0x08009f10
 80059d4:	08009f1c 	.word	0x08009f1c
	...

080059e0 <thd3_execute>:
 * to verify that the priority change happens as expected.<br>
 * If the @p CH_CFG_USE_MUTEXES option is enabled then the priority changes are
 * also tested under priority inheritance boosted priority state.
 */

static void thd3_execute(void) {
 80059e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80059e2:	4e49      	ldr	r6, [pc, #292]	; (8005b08 <thd3_execute+0x128>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80059e4:	69b3      	ldr	r3, [r6, #24]
 80059e6:	689c      	ldr	r4, [r3, #8]
  tprio_t prio, p1;

  prio = chThdGetPriorityX();
  p1 = chThdSetPriority(prio + 1);
 80059e8:	1c65      	adds	r5, r4, #1
 80059ea:	4628      	mov	r0, r5
 80059ec:	f7fb fc20 	bl	8001230 <chThdSetPriority>
  test_assert(1, p1 == prio,
 80059f0:	1b01      	subs	r1, r0, r4
 80059f2:	fab1 f181 	clz	r1, r1

static void thd3_execute(void) {
  tprio_t prio, p1;

  prio = chThdGetPriorityX();
  p1 = chThdSetPriority(prio + 1);
 80059f6:	4607      	mov	r7, r0
  test_assert(1, p1 == prio,
 80059f8:	0949      	lsrs	r1, r1, #5
 80059fa:	2001      	movs	r0, #1
 80059fc:	f7ff fcc0 	bl	8005380 <_test_assert>
 8005a00:	b100      	cbz	r0, 8005a04 <thd3_execute+0x24>
 8005a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a04:	69b3      	ldr	r3, [r6, #24]
              "unexpected returned priority level");
  test_assert(2, chThdGetPriorityX() == prio + 1,
 8005a06:	6899      	ldr	r1, [r3, #8]
 8005a08:	1b49      	subs	r1, r1, r5
 8005a0a:	fab1 f181 	clz	r1, r1
 8005a0e:	2002      	movs	r0, #2
 8005a10:	0949      	lsrs	r1, r1, #5
 8005a12:	f7ff fcb5 	bl	8005380 <_test_assert>
 8005a16:	2800      	cmp	r0, #0
 8005a18:	d1f3      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected priority level");
  p1 = chThdSetPriority(p1);
 8005a1a:	4638      	mov	r0, r7
 8005a1c:	f7fb fc08 	bl	8001230 <chThdSetPriority>
  test_assert(3, p1 == prio + 1,
 8005a20:	1a29      	subs	r1, r5, r0
 8005a22:	fab1 f181 	clz	r1, r1
 8005a26:	0949      	lsrs	r1, r1, #5
 8005a28:	2003      	movs	r0, #3
 8005a2a:	f7ff fca9 	bl	8005380 <_test_assert>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d1e7      	bne.n	8005a02 <thd3_execute+0x22>
 8005a32:	69b3      	ldr	r3, [r6, #24]
              "unexpected returned priority level");
  test_assert(4, chThdGetPriorityX() == prio,
 8005a34:	6899      	ldr	r1, [r3, #8]
 8005a36:	1b09      	subs	r1, r1, r4
 8005a38:	fab1 f181 	clz	r1, r1
 8005a3c:	2004      	movs	r0, #4
 8005a3e:	0949      	lsrs	r1, r1, #5
 8005a40:	f7ff fc9e 	bl	8005380 <_test_assert>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	d1dc      	bne.n	8005a02 <thd3_execute+0x22>
 8005a48:	2320      	movs	r3, #32
 8005a4a:	f383 8811 	msr	BASEPRI, r3
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005a4e:	69b2      	ldr	r2, [r6, #24]
              "unexpected priority level");

#if CH_CFG_USE_MUTEXES || defined(__DOXYGEN__)
  /* Simulates a priority boost situation (p_prio > p_realprio).*/
  chSysLock();
  chThdGetSelfX()->p_prio += 2;
 8005a50:	6893      	ldr	r3, [r2, #8]
 8005a52:	3302      	adds	r3, #2
 8005a54:	6093      	str	r3, [r2, #8]
 8005a56:	f380 8811 	msr	BASEPRI, r0
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005a5a:	69b3      	ldr	r3, [r6, #24]
  chSysUnlock();
  test_assert(5, chThdGetPriorityX() == prio + 2,
 8005a5c:	6899      	ldr	r1, [r3, #8]
 8005a5e:	1ca7      	adds	r7, r4, #2
 8005a60:	1bc9      	subs	r1, r1, r7
 8005a62:	fab1 f181 	clz	r1, r1
 8005a66:	0949      	lsrs	r1, r1, #5
 8005a68:	2005      	movs	r0, #5
 8005a6a:	f7ff fc89 	bl	8005380 <_test_assert>
 8005a6e:	2800      	cmp	r0, #0
 8005a70:	d1c7      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected priority level");

  /* Tries to raise but below the boost level. */
  p1 = chThdSetPriority(prio + 1);
 8005a72:	4628      	mov	r0, r5
 8005a74:	f7fb fbdc 	bl	8001230 <chThdSetPriority>
  test_assert(6, p1 == prio,
 8005a78:	1b01      	subs	r1, r0, r4
 8005a7a:	fab1 f181 	clz	r1, r1
 8005a7e:	0949      	lsrs	r1, r1, #5
 8005a80:	2006      	movs	r0, #6
 8005a82:	f7ff fc7d 	bl	8005380 <_test_assert>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d1bb      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected returned priority level");
  test_assert(7, chThdGetSelfX()->p_prio == prio + 2,
 8005a8a:	69b3      	ldr	r3, [r6, #24]
 8005a8c:	6899      	ldr	r1, [r3, #8]
 8005a8e:	1bc9      	subs	r1, r1, r7
 8005a90:	fab1 f181 	clz	r1, r1
 8005a94:	2007      	movs	r0, #7
 8005a96:	0949      	lsrs	r1, r1, #5
 8005a98:	f7ff fc72 	bl	8005380 <_test_assert>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	d1b0      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected priority level");
  test_assert(8, chThdGetSelfX()->p_realprio == prio + 1,
 8005aa0:	69b3      	ldr	r3, [r6, #24]
 8005aa2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005aa4:	1b49      	subs	r1, r1, r5
 8005aa6:	fab1 f181 	clz	r1, r1
 8005aaa:	2008      	movs	r0, #8
 8005aac:	0949      	lsrs	r1, r1, #5
 8005aae:	f7ff fc67 	bl	8005380 <_test_assert>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d1a5      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected returned real priority level");

  /* Tries to raise above the boost level. */
  p1 = chThdSetPriority(prio + 3);
 8005ab6:	1ce7      	adds	r7, r4, #3
 8005ab8:	4638      	mov	r0, r7
 8005aba:	f7fb fbb9 	bl	8001230 <chThdSetPriority>
  test_assert(9, p1 == prio + 1,
 8005abe:	1a28      	subs	r0, r5, r0
 8005ac0:	4241      	negs	r1, r0
 8005ac2:	4141      	adcs	r1, r0
 8005ac4:	2009      	movs	r0, #9
 8005ac6:	f7ff fc5b 	bl	8005380 <_test_assert>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d199      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected returned priority level");
  test_assert(10, chThdGetSelfX()->p_prio == prio + 3,
 8005ace:	69b3      	ldr	r3, [r6, #24]
 8005ad0:	6899      	ldr	r1, [r3, #8]
 8005ad2:	1bca      	subs	r2, r1, r7
 8005ad4:	4251      	negs	r1, r2
 8005ad6:	4151      	adcs	r1, r2
 8005ad8:	200a      	movs	r0, #10
 8005ada:	f7ff fc51 	bl	8005380 <_test_assert>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d18f      	bne.n	8005a02 <thd3_execute+0x22>
              "unexpected priority level");
  test_assert(11, chThdGetSelfX()->p_realprio == prio + 3,
 8005ae2:	69b3      	ldr	r3, [r6, #24]
 8005ae4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005ae6:	1bcb      	subs	r3, r1, r7
 8005ae8:	4259      	negs	r1, r3
 8005aea:	4159      	adcs	r1, r3
 8005aec:	200b      	movs	r0, #11
 8005aee:	f7ff fc47 	bl	8005380 <_test_assert>
 8005af2:	2800      	cmp	r0, #0
 8005af4:	d185      	bne.n	8005a02 <thd3_execute+0x22>
 8005af6:	2320      	movs	r3, #32
 8005af8:	f383 8811 	msr	BASEPRI, r3
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005afc:	69b3      	ldr	r3, [r6, #24]
              "unexpected real priority level");

  chSysLock();
  chThdGetSelfX()->p_prio = prio;
 8005afe:	609c      	str	r4, [r3, #8]
  chThdGetSelfX()->p_realprio = prio;
 8005b00:	63dc      	str	r4, [r3, #60]	; 0x3c
 8005b02:	f380 8811 	msr	BASEPRI, r0
 8005b06:	e77c      	b.n	8005a02 <thd3_execute+0x22>
 8005b08:	200008e0 	.word	0x200008e0
 8005b0c:	00000000 	.word	0x00000000

08005b10 <thd4_execute>:
 * <h2>Description</h2>
 * Delay APIs and associated macros are tested, the invoking thread is verified
 * to wake up at the exact expected time.
 */

static void thd4_execute(void) {
 8005b10:	b570      	push	{r4, r5, r6, lr}
  systime_t time;

  test_wait_tick();
 8005b12:	f7ff fcbd 	bl	8005490 <test_wait_tick>
 8005b16:	2620      	movs	r6, #32
 8005b18:	f386 8811 	msr	BASEPRI, r6
 8005b1c:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8005b20:	2300      	movs	r3, #0
 8005b22:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8005b24:	f383 8811 	msr	BASEPRI, r3

  /* Timeouts in microseconds.*/
  time = chVTGetSystemTime();
  chThdSleepMicroseconds(100000);
 8005b28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005b2c:	f7fb fba8 	bl	8001280 <chThdSleep>
  test_assert_time_window(1,
 8005b30:	f204 32eb 	addw	r2, r4, #1003	; 0x3eb
 8005b34:	f504 717a 	add.w	r1, r4, #1000	; 0x3e8
 8005b38:	2001      	movs	r0, #1
 8005b3a:	f7ff fc61 	bl	8005400 <_test_assert_time_window>
 8005b3e:	b100      	cbz	r0, 8005b42 <thd4_execute+0x32>
 8005b40:	bd70      	pop	{r4, r5, r6, pc}
 8005b42:	f386 8811 	msr	BASEPRI, r6
 8005b46:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8005b48:	f380 8811 	msr	BASEPRI, r0
                          time + US2ST(100000),
                          time + US2ST(100000) + CH_CFG_ST_TIMEDELTA + 1);

  /* Timeouts in milliseconds.*/
  time = chVTGetSystemTime();
  chThdSleepMilliseconds(100);
 8005b4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005b50:	f7fb fb96 	bl	8001280 <chThdSleep>
  test_assert_time_window(2,
 8005b54:	f204 32eb 	addw	r2, r4, #1003	; 0x3eb
 8005b58:	f504 717a 	add.w	r1, r4, #1000	; 0x3e8
 8005b5c:	2002      	movs	r0, #2
 8005b5e:	f7ff fc4f 	bl	8005400 <_test_assert_time_window>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	d1ec      	bne.n	8005b40 <thd4_execute+0x30>
 8005b66:	f386 8811 	msr	BASEPRI, r6
 8005b6a:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8005b6c:	f380 8811 	msr	BASEPRI, r0
                          time + MS2ST(100),
                          time + MS2ST(100) + CH_CFG_ST_TIMEDELTA + 1);

  /* Timeouts in seconds.*/
  time = chVTGetSystemTime();
  chThdSleepSeconds(1);
 8005b70:	f242 7010 	movw	r0, #10000	; 0x2710
 8005b74:	f7fb fb84 	bl	8001280 <chThdSleep>
  test_assert_time_window(3,
 8005b78:	f504 521c 	add.w	r2, r4, #9984	; 0x2700
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	3110      	adds	r1, #16
 8005b80:	3213      	adds	r2, #19
 8005b82:	2003      	movs	r0, #3
 8005b84:	f7ff fc3c 	bl	8005400 <_test_assert_time_window>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d1d9      	bne.n	8005b40 <thd4_execute+0x30>
 8005b8c:	f386 8811 	msr	BASEPRI, r6
 8005b90:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8005b92:	f380 8811 	msr	BASEPRI, r0
                          time + S2ST(1),
                          time + S2ST(1) + CH_CFG_ST_TIMEDELTA + 1);

  /* Absolute timelines.*/
  time = chVTGetSystemTime() + MS2ST(100);
 8005b96:	f504 757a 	add.w	r5, r4, #1000	; 0x3e8
  chThdSleepUntil(time);
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	f7fb fb80 	bl	80012a0 <chThdSleepUntil>
  test_assert_time_window(4,
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	f204 32eb 	addw	r2, r4, #1003	; 0x3eb
 8005ba6:	2004      	movs	r0, #4
                          time,
                          time + CH_CFG_ST_TIMEDELTA + 1);
}
 8005ba8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                          time + S2ST(1) + CH_CFG_ST_TIMEDELTA + 1);

  /* Absolute timelines.*/
  time = chVTGetSystemTime() + MS2ST(100);
  chThdSleepUntil(time);
  test_assert_time_window(4,
 8005bac:	f7ff bc28 	b.w	8005400 <_test_assert_time_window>

08005bb0 <sem1_execute>:

  chSemWait(&sem1);
  test_emit_token(*(char *)p);
}

static void sem1_execute(void) {
 8005bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bb4:	4e48      	ldr	r6, [pc, #288]	; (8005cd8 <sem1_execute+0x128>)

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
 8005bb6:	4f49      	ldr	r7, [pc, #292]	; (8005cdc <sem1_execute+0x12c>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005bb8:	69b3      	ldr	r3, [r6, #24]
 8005bba:	f8d7 8000 	ldr.w	r8, [r7]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8005d00 <sem1_execute+0x150>
 8005bc4:	4b46      	ldr	r3, [pc, #280]	; (8005ce0 <sem1_execute+0x130>)
 8005bc6:	4d47      	ldr	r5, [pc, #284]	; (8005ce4 <sem1_execute+0x134>)
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread1, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+4, thread1, "D");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()+2, thread1, "E");
  chSemSignal(&sem1);
 8005bc8:	4c47      	ldr	r4, [pc, #284]	; (8005ce8 <sem1_execute+0x138>)

  chSemWait(&sem1);
  test_emit_token(*(char *)p);
}

static void sem1_execute(void) {
 8005bca:	b083      	sub	sp, #12

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
 8005bcc:	3205      	adds	r2, #5
 8005bce:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005bd2:	f8cd 9000 	str.w	r9, [sp]
 8005bd6:	4640      	mov	r0, r8
 8005bd8:	f7fb fae2 	bl	80011a0 <chThdCreateStatic>
 8005bdc:	69b3      	ldr	r3, [r6, #24]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
 8005bde:	6879      	ldr	r1, [r7, #4]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	4b42      	ldr	r3, [pc, #264]	; (8005cec <sem1_execute+0x13c>)
  test_emit_token(*(char *)p);
}

static void sem1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
 8005be4:	6028      	str	r0, [r5, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
 8005be6:	3201      	adds	r2, #1
 8005be8:	4608      	mov	r0, r1
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005bf0:	4b3b      	ldr	r3, [pc, #236]	; (8005ce0 <sem1_execute+0x130>)
 8005bf2:	f7fb fad5 	bl	80011a0 <chThdCreateStatic>
 8005bf6:	69b3      	ldr	r3, [r6, #24]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread1, "C");
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	4b3c      	ldr	r3, [pc, #240]	; (8005cf0 <sem1_execute+0x140>)
}

static void sem1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
 8005bfe:	6068      	str	r0, [r5, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread1, "C");
 8005c00:	3203      	adds	r2, #3
 8005c02:	4608      	mov	r0, r1
 8005c04:	9300      	str	r3, [sp, #0]
 8005c06:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005c0a:	4b35      	ldr	r3, [pc, #212]	; (8005ce0 <sem1_execute+0x130>)
 8005c0c:	f7fb fac8 	bl	80011a0 <chThdCreateStatic>
 8005c10:	69b3      	ldr	r3, [r6, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+4, thread1, "D");
 8005c12:	68f9      	ldr	r1, [r7, #12]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	4b37      	ldr	r3, [pc, #220]	; (8005cf4 <sem1_execute+0x144>)

static void sem1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread1, "C");
 8005c18:	60a8      	str	r0, [r5, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+4, thread1, "D");
 8005c1a:	3204      	adds	r2, #4
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005c24:	4b2e      	ldr	r3, [pc, #184]	; (8005ce0 <sem1_execute+0x130>)
 8005c26:	f7fb fabb 	bl	80011a0 <chThdCreateStatic>
 8005c2a:	69b3      	ldr	r3, [r6, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()+2, thread1, "E");
 8005c2c:	6939      	ldr	r1, [r7, #16]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	4b31      	ldr	r3, [pc, #196]	; (8005cf8 <sem1_execute+0x148>)
static void sem1_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+1, thread1, "B");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread1, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+4, thread1, "D");
 8005c32:	60e8      	str	r0, [r5, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()+2, thread1, "E");
 8005c34:	3202      	adds	r2, #2
 8005c36:	4608      	mov	r0, r1
 8005c38:	9300      	str	r3, [sp, #0]
 8005c3a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005c3e:	4b28      	ldr	r3, [pc, #160]	; (8005ce0 <sem1_execute+0x130>)
 8005c40:	f7fb faae 	bl	80011a0 <chThdCreateStatic>
 8005c44:	6128      	str	r0, [r5, #16]
  chSemSignal(&sem1);
 8005c46:	4620      	mov	r0, r4
 8005c48:	f7fb fd92 	bl	8001770 <chSemSignal>
  chSemSignal(&sem1);
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f7fb fd8f 	bl	8001770 <chSemSignal>
  chSemSignal(&sem1);
 8005c52:	4620      	mov	r0, r4
 8005c54:	f7fb fd8c 	bl	8001770 <chSemSignal>
  chSemSignal(&sem1);
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f7fb fd89 	bl	8001770 <chSemSignal>
  chSemSignal(&sem1);
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f7fb fd86 	bl	8001770 <chSemSignal>
  test_wait_threads();
 8005c64:	f7ff fbfc 	bl	8005460 <test_wait_threads>
#if CH_CFG_USE_SEMAPHORES_PRIORITY
  test_assert_sequence(1, "ADCEB");
#else
  test_assert_sequence(1, "ABCDE");
 8005c68:	4924      	ldr	r1, [pc, #144]	; (8005cfc <sem1_execute+0x14c>)
 8005c6a:	2001      	movs	r0, #1
 8005c6c:	f7ff fba0 	bl	80053b0 <_test_assert_sequence>
 8005c70:	b110      	cbz	r0, 8005c78 <sem1_execute+0xc8>
  chSemAddCounterI(&sem1, 2);
  chSchRescheduleS();
  chSysUnlock();
  test_wait_threads();
  test_assert_lock(2, chSemGetCounterI(&sem1) == 1, "invalid counter");
}
 8005c72:	b003      	add	sp, #12
 8005c74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c78:	69b2      	ldr	r2, [r6, #24]
#if CH_CFG_USE_SEMAPHORES_PRIORITY
  test_assert_sequence(1, "ADCEB");
#else
  test_assert_sequence(1, "ABCDE");
#endif
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread1, "A");
 8005c7a:	4b19      	ldr	r3, [pc, #100]	; (8005ce0 <sem1_execute+0x130>)
 8005c7c:	6892      	ldr	r2, [r2, #8]
 8005c7e:	f8cd 9000 	str.w	r9, [sp]
 8005c82:	4607      	mov	r7, r0
 8005c84:	3205      	adds	r2, #5
 8005c86:	4640      	mov	r0, r8
 8005c88:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005c8c:	f7fb fa88 	bl	80011a0 <chThdCreateStatic>
 8005c90:	2620      	movs	r6, #32
 8005c92:	6028      	str	r0, [r5, #0]
 8005c94:	f386 8811 	msr	BASEPRI, r6
  chSysLock();
  chSemAddCounterI(&sem1, 2);
 8005c98:	2102      	movs	r1, #2
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	f7fb fd98 	bl	80017d0 <chSemAddCounterI>
  chSchRescheduleS();
 8005ca0:	f7fb fa16 	bl	80010d0 <chSchRescheduleS>
 8005ca4:	f387 8811 	msr	BASEPRI, r7
  chSysUnlock();
  test_wait_threads();
 8005ca8:	f7ff fbda 	bl	8005460 <test_wait_threads>
 8005cac:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(2, chSemGetCounterI(&sem1) == 1, "invalid counter");
 8005cb0:	68a1      	ldr	r1, [r4, #8]
 8005cb2:	f1a1 0101 	sub.w	r1, r1, #1
 8005cb6:	fab1 f181 	clz	r1, r1
 8005cba:	2002      	movs	r0, #2
 8005cbc:	0949      	lsrs	r1, r1, #5
 8005cbe:	f7ff fb5f 	bl	8005380 <_test_assert>
 8005cc2:	b920      	cbnz	r0, 8005cce <sem1_execute+0x11e>
 8005cc4:	f380 8811 	msr	BASEPRI, r0
}
 8005cc8:	b003      	add	sp, #12
 8005cca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cce:	f387 8811 	msr	BASEPRI, r7
 8005cd2:	b003      	add	sp, #12
 8005cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cd8:	200008e0 	.word	0x200008e0
 8005cdc:	08009c40 	.word	0x08009c40
 8005ce0:	08005d31 	.word	0x08005d31
 8005ce4:	20001460 	.word	0x20001460
 8005ce8:	20000808 	.word	0x20000808
 8005cec:	08009f14 	.word	0x08009f14
 8005cf0:	08009f10 	.word	0x08009f10
 8005cf4:	0800ada0 	.word	0x0800ada0
 8005cf8:	08009f20 	.word	0x08009f20
 8005cfc:	08009f1c 	.word	0x08009f1c
 8005d00:	08009f18 	.word	0x08009f18
	...

08005d10 <thread3>:
static void sem3_setup(void) {

  chSemObjectInit(&sem1, 0);
}

static THD_FUNCTION(thread3, p) {
 8005d10:	b510      	push	{r4, lr}

  (void)p;
  chSemWait(&sem1);
 8005d12:	4c04      	ldr	r4, [pc, #16]	; (8005d24 <thread3+0x14>)
 8005d14:	4620      	mov	r0, r4
 8005d16:	f7fb fcbb 	bl	8001690 <chSemWait>
  chSemSignal(&sem1);
 8005d1a:	4620      	mov	r0, r4
}
 8005d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

static THD_FUNCTION(thread3, p) {

  (void)p;
  chSemWait(&sem1);
  chSemSignal(&sem1);
 8005d20:	f7fb bd26 	b.w	8001770 <chSemSignal>
 8005d24:	20000808 	.word	0x20000808
	...

08005d30 <thread1>:
static void sem1_setup(void) {

  chSemObjectInit(&sem1, 0);
}

static THD_FUNCTION(thread1, p) {
 8005d30:	b510      	push	{r4, lr}
 8005d32:	4604      	mov	r4, r0

  chSemWait(&sem1);
 8005d34:	4803      	ldr	r0, [pc, #12]	; (8005d44 <thread1+0x14>)
 8005d36:	f7fb fcab 	bl	8001690 <chSemWait>
  test_emit_token(*(char *)p);
 8005d3a:	7820      	ldrb	r0, [r4, #0]
}
 8005d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

static THD_FUNCTION(thread1, p) {

  chSemWait(&sem1);
  test_emit_token(*(char *)p);
 8005d40:	f7ff bb0e 	b.w	8005360 <test_emit_token>
 8005d44:	20000808 	.word	0x20000808
	...

08005d50 <sem3_setup>:
 * correct after each operation.
 */

static void sem3_setup(void) {

  chSemObjectInit(&sem1, 0);
 8005d50:	2100      	movs	r1, #0
 8005d52:	4801      	ldr	r0, [pc, #4]	; (8005d58 <sem3_setup+0x8>)
 8005d54:	f7fb bc6c 	b.w	8001630 <chSemObjectInit>
 8005d58:	20000808 	.word	0x20000808
 8005d5c:	00000000 	.word	0x00000000

08005d60 <sem2_setup>:
 8005d60:	f7ff bff6 	b.w	8005d50 <sem3_setup>
	...

08005d70 <sem1_setup>:
 8005d70:	f7ff bfee 	b.w	8005d50 <sem3_setup>
	...

08005d80 <thread2>:
static void sem2_setup(void) {

  chSemObjectInit(&sem1, 0);
}

static THD_FUNCTION(thread2, p) {
 8005d80:	b508      	push	{r3, lr}

  (void)p;
  chThdSleepMilliseconds(50);
 8005d82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d86:	f7fb fa7b 	bl	8001280 <chThdSleep>
 8005d8a:	2320      	movs	r3, #32
 8005d8c:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  chSemSignalI(&sem1); /* For coverage reasons */
 8005d90:	4804      	ldr	r0, [pc, #16]	; (8005da4 <thread2+0x24>)
 8005d92:	f7fb fd0d 	bl	80017b0 <chSemSignalI>
  chSchRescheduleS();
 8005d96:	f7fb f99b 	bl	80010d0 <chSchRescheduleS>
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	f383 8811 	msr	BASEPRI, r3
 8005da0:	bd08      	pop	{r3, pc}
 8005da2:	bf00      	nop
 8005da4:	20000808 	.word	0x20000808
	...

08005db0 <sem2_execute>:
  chSysUnlock();
}

static void sem2_execute(void) {
 8005db0:	b570      	push	{r4, r5, r6, lr}
  msg_t msg;

  /*
   * Testing special case TIME_IMMEDIATE.
   */
  msg = chSemWaitTimeout(&sem1, TIME_IMMEDIATE);
 8005db2:	4c4e      	ldr	r4, [pc, #312]	; (8005eec <sem2_execute+0x13c>)
  chSemSignalI(&sem1); /* For coverage reasons */
  chSchRescheduleS();
  chSysUnlock();
}

static void sem2_execute(void) {
 8005db4:	b082      	sub	sp, #8
  msg_t msg;

  /*
   * Testing special case TIME_IMMEDIATE.
   */
  msg = chSemWaitTimeout(&sem1, TIME_IMMEDIATE);
 8005db6:	2100      	movs	r1, #0
 8005db8:	4620      	mov	r0, r4
 8005dba:	f7fb fc91 	bl	80016e0 <chSemWaitTimeout>
  test_assert(1, msg == MSG_TIMEOUT, "wrong wake-up message");
 8005dbe:	f1a0 31ff 	sub.w	r1, r0, #4294967295	; 0xffffffff
 8005dc2:	fab1 f181 	clz	r1, r1
 8005dc6:	0949      	lsrs	r1, r1, #5
 8005dc8:	2001      	movs	r0, #1
 8005dca:	f7ff fad9 	bl	8005380 <_test_assert>
 8005dce:	b108      	cbz	r0, 8005dd4 <sem2_execute+0x24>
    test_assert(8, queue_isempty(&sem1.s_queue), "queue not empty");
    test_assert(9, sem1.s_cnt == 0, "counter not zero");
  }
  test_assert_sequence(10, "ABCDE");
  test_assert_time_window(11, target_time, target_time + ALLOWED_DELAY);
}
 8005dd0:	b002      	add	sp, #8
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
  /*
   * Testing special case TIME_IMMEDIATE.
   */
  msg = chSemWaitTimeout(&sem1, TIME_IMMEDIATE);
  test_assert(1, msg == MSG_TIMEOUT, "wrong wake-up message");
  test_assert(2, queue_isempty(&sem1.s_queue), "queue not empty");
 8005dd4:	6821      	ldr	r1, [r4, #0]
 8005dd6:	1b09      	subs	r1, r1, r4
 8005dd8:	fab1 f181 	clz	r1, r1
 8005ddc:	2002      	movs	r0, #2
 8005dde:	0949      	lsrs	r1, r1, #5
 8005de0:	f7ff face 	bl	8005380 <_test_assert>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	d1f3      	bne.n	8005dd0 <sem2_execute+0x20>
  test_assert(3, sem1.s_cnt == 0, "counter not zero");
 8005de8:	68a1      	ldr	r1, [r4, #8]
 8005dea:	fab1 f181 	clz	r1, r1
 8005dee:	0949      	lsrs	r1, r1, #5
 8005df0:	2003      	movs	r0, #3
 8005df2:	f7ff fac5 	bl	8005380 <_test_assert>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d1ea      	bne.n	8005dd0 <sem2_execute+0x20>
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005dfa:	4b3d      	ldr	r3, [pc, #244]	; (8005ef0 <sem2_execute+0x140>)

  /*
   * Testing not timeout condition.
   */
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
 8005dfc:	4a3d      	ldr	r2, [pc, #244]	; (8005ef4 <sem2_execute+0x144>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	6811      	ldr	r1, [r2, #0]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	4b3c      	ldr	r3, [pc, #240]	; (8005ef8 <sem2_execute+0x148>)
 8005e06:	9000      	str	r0, [sp, #0]
 8005e08:	3a01      	subs	r2, #1
 8005e0a:	4608      	mov	r0, r1
 8005e0c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005e10:	f7fb f9c6 	bl	80011a0 <chThdCreateStatic>
 8005e14:	4b39      	ldr	r3, [pc, #228]	; (8005efc <sem2_execute+0x14c>)
                                 thread2, 0);
  msg = chSemWaitTimeout(&sem1, MS2ST(500));
 8005e16:	f241 3188 	movw	r1, #5000	; 0x1388
  test_assert(3, sem1.s_cnt == 0, "counter not zero");

  /*
   * Testing not timeout condition.
   */
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
 8005e1a:	6018      	str	r0, [r3, #0]
                                 thread2, 0);
  msg = chSemWaitTimeout(&sem1, MS2ST(500));
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f7fb fc5f 	bl	80016e0 <chSemWaitTimeout>
 8005e22:	4605      	mov	r5, r0
  test_wait_threads();
 8005e24:	f7ff fb1c 	bl	8005460 <test_wait_threads>
  test_assert(4, msg == MSG_OK, "wrong wake-up message");
 8005e28:	fab5 f185 	clz	r1, r5
 8005e2c:	0949      	lsrs	r1, r1, #5
 8005e2e:	2004      	movs	r0, #4
 8005e30:	f7ff faa6 	bl	8005380 <_test_assert>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d1cb      	bne.n	8005dd0 <sem2_execute+0x20>
  test_assert(5, queue_isempty(&sem1.s_queue), "queue not empty");
 8005e38:	6821      	ldr	r1, [r4, #0]
 8005e3a:	1b09      	subs	r1, r1, r4
 8005e3c:	fab1 f181 	clz	r1, r1
 8005e40:	2005      	movs	r0, #5
 8005e42:	0949      	lsrs	r1, r1, #5
 8005e44:	f7ff fa9c 	bl	8005380 <_test_assert>
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d1c1      	bne.n	8005dd0 <sem2_execute+0x20>
  test_assert(6, sem1.s_cnt == 0, "counter not zero");
 8005e4c:	68a1      	ldr	r1, [r4, #8]
 8005e4e:	fab1 f181 	clz	r1, r1
 8005e52:	0949      	lsrs	r1, r1, #5
 8005e54:	2006      	movs	r0, #6
 8005e56:	f7ff fa93 	bl	8005380 <_test_assert>
 8005e5a:	4605      	mov	r5, r0
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	d1b7      	bne.n	8005dd0 <sem2_execute+0x20>

  /*
   * Testing timeout condition.
   */
  test_wait_tick();
 8005e60:	f7ff fb16 	bl	8005490 <test_wait_tick>
 8005e64:	2320      	movs	r3, #32
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e6e:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8005e70:	f385 8811 	msr	BASEPRI, r5
 8005e74:	2541      	movs	r5, #65	; 0x41
  target_time = chVTGetSystemTime() + MS2ST(5 * 50);
  for (i = 0; i < 5; i++) {
    test_emit_token('A' + i);
 8005e76:	4628      	mov	r0, r5
 8005e78:	f7ff fa72 	bl	8005360 <test_emit_token>
    msg = chSemWaitTimeout(&sem1, MS2ST(50));
 8005e7c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005e80:	481a      	ldr	r0, [pc, #104]	; (8005eec <sem2_execute+0x13c>)
 8005e82:	f7fb fc2d 	bl	80016e0 <chSemWaitTimeout>
    test_assert(7, msg == MSG_TIMEOUT, "wrong wake-up message");
 8005e86:	f1a0 31ff 	sub.w	r1, r0, #4294967295	; 0xffffffff
 8005e8a:	fab1 f181 	clz	r1, r1
 8005e8e:	0949      	lsrs	r1, r1, #5
 8005e90:	2007      	movs	r0, #7
 8005e92:	f7ff fa75 	bl	8005380 <_test_assert>
 8005e96:	2800      	cmp	r0, #0
 8005e98:	d19a      	bne.n	8005dd0 <sem2_execute+0x20>
    test_assert(8, queue_isempty(&sem1.s_queue), "queue not empty");
 8005e9a:	6821      	ldr	r1, [r4, #0]
 8005e9c:	1b09      	subs	r1, r1, r4
 8005e9e:	fab1 f181 	clz	r1, r1
 8005ea2:	2008      	movs	r0, #8
 8005ea4:	0949      	lsrs	r1, r1, #5
 8005ea6:	f7ff fa6b 	bl	8005380 <_test_assert>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d190      	bne.n	8005dd0 <sem2_execute+0x20>
    test_assert(9, sem1.s_cnt == 0, "counter not zero");
 8005eae:	68a1      	ldr	r1, [r4, #8]
 8005eb0:	fab1 f181 	clz	r1, r1
 8005eb4:	0949      	lsrs	r1, r1, #5
 8005eb6:	2009      	movs	r0, #9
 8005eb8:	f7ff fa62 	bl	8005380 <_test_assert>
 8005ebc:	3501      	adds	r5, #1
 8005ebe:	b2ed      	uxtb	r5, r5
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d185      	bne.n	8005dd0 <sem2_execute+0x20>
  /*
   * Testing timeout condition.
   */
  test_wait_tick();
  target_time = chVTGetSystemTime() + MS2ST(5 * 50);
  for (i = 0; i < 5; i++) {
 8005ec4:	2d46      	cmp	r5, #70	; 0x46
 8005ec6:	d1d6      	bne.n	8005e76 <sem2_execute+0xc6>
    msg = chSemWaitTimeout(&sem1, MS2ST(50));
    test_assert(7, msg == MSG_TIMEOUT, "wrong wake-up message");
    test_assert(8, queue_isempty(&sem1.s_queue), "queue not empty");
    test_assert(9, sem1.s_cnt == 0, "counter not zero");
  }
  test_assert_sequence(10, "ABCDE");
 8005ec8:	490d      	ldr	r1, [pc, #52]	; (8005f00 <sem2_execute+0x150>)
 8005eca:	200a      	movs	r0, #10
 8005ecc:	f7ff fa70 	bl	80053b0 <_test_assert_sequence>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	f47f af7d 	bne.w	8005dd0 <sem2_execute+0x20>
  test_assert_time_window(11, target_time, target_time + ALLOWED_DELAY);
 8005ed6:	f606 12d8 	addw	r2, r6, #2520	; 0x9d8
 8005eda:	f606 11c4 	addw	r1, r6, #2500	; 0x9c4
 8005ede:	200b      	movs	r0, #11
}
 8005ee0:	b002      	add	sp, #8
 8005ee2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    test_assert(7, msg == MSG_TIMEOUT, "wrong wake-up message");
    test_assert(8, queue_isempty(&sem1.s_queue), "queue not empty");
    test_assert(9, sem1.s_cnt == 0, "counter not zero");
  }
  test_assert_sequence(10, "ABCDE");
  test_assert_time_window(11, target_time, target_time + ALLOWED_DELAY);
 8005ee6:	f7ff ba8b 	b.w	8005400 <_test_assert_time_window>
 8005eea:	bf00      	nop
 8005eec:	20000808 	.word	0x20000808
 8005ef0:	200008e0 	.word	0x200008e0
 8005ef4:	08009c40 	.word	0x08009c40
 8005ef8:	08005d81 	.word	0x08005d81
 8005efc:	20001460 	.word	0x20001460
 8005f00:	08009f1c 	.word	0x08009f1c
	...

08005f10 <sem3_execute>:
  (void)p;
  chSemWait(&sem1);
  chSemSignal(&sem1);
}

static void sem3_execute(void) {
 8005f10:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8005f12:	4b20      	ldr	r3, [pc, #128]	; (8005f94 <sem3_execute+0x84>)

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread3, 0);
 8005f14:	4a20      	ldr	r2, [pc, #128]	; (8005f98 <sem3_execute+0x88>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	6810      	ldr	r0, [r2, #0]
 8005f1a:	689a      	ldr	r2, [r3, #8]
 8005f1c:	4b1f      	ldr	r3, [pc, #124]	; (8005f9c <sem3_execute+0x8c>)
  chSemSignalWait(&sem1, &sem1);
 8005f1e:	4c20      	ldr	r4, [pc, #128]	; (8005fa0 <sem3_execute+0x90>)
  (void)p;
  chSemWait(&sem1);
  chSemSignal(&sem1);
}

static void sem3_execute(void) {
 8005f20:	b082      	sub	sp, #8

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread3, 0);
 8005f22:	2100      	movs	r1, #0
 8005f24:	3201      	adds	r2, #1
 8005f26:	9100      	str	r1, [sp, #0]
 8005f28:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005f2c:	f7fb f938 	bl	80011a0 <chThdCreateStatic>
 8005f30:	4b1c      	ldr	r3, [pc, #112]	; (8005fa4 <sem3_execute+0x94>)
  chSemSignalWait(&sem1, &sem1);
 8005f32:	4621      	mov	r1, r4
  chSemSignal(&sem1);
}

static void sem3_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread3, 0);
 8005f34:	6018      	str	r0, [r3, #0]
  chSemSignalWait(&sem1, &sem1);
 8005f36:	4620      	mov	r0, r4
 8005f38:	f7fb fc62 	bl	8001800 <chSemSignalWait>
  test_assert(1, queue_isempty(&sem1.s_queue), "queue not empty");
 8005f3c:	6821      	ldr	r1, [r4, #0]
 8005f3e:	1b09      	subs	r1, r1, r4
 8005f40:	fab1 f181 	clz	r1, r1
 8005f44:	2001      	movs	r0, #1
 8005f46:	0949      	lsrs	r1, r1, #5
 8005f48:	f7ff fa1a 	bl	8005380 <_test_assert>
 8005f4c:	b108      	cbz	r0, 8005f52 <sem3_execute+0x42>
  test_assert(2, sem1.s_cnt == 0, "counter not zero");

  chSemSignalWait(&sem1, &sem1);
  test_assert(3, queue_isempty(&sem1.s_queue), "queue not empty");
  test_assert(4, sem1.s_cnt == 0, "counter not zero");
}
 8005f4e:	b002      	add	sp, #8
 8005f50:	bd10      	pop	{r4, pc}
static void sem3_execute(void) {

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread3, 0);
  chSemSignalWait(&sem1, &sem1);
  test_assert(1, queue_isempty(&sem1.s_queue), "queue not empty");
  test_assert(2, sem1.s_cnt == 0, "counter not zero");
 8005f52:	68a1      	ldr	r1, [r4, #8]
 8005f54:	fab1 f181 	clz	r1, r1
 8005f58:	0949      	lsrs	r1, r1, #5
 8005f5a:	2002      	movs	r0, #2
 8005f5c:	f7ff fa10 	bl	8005380 <_test_assert>
 8005f60:	2800      	cmp	r0, #0
 8005f62:	d1f4      	bne.n	8005f4e <sem3_execute+0x3e>

  chSemSignalWait(&sem1, &sem1);
 8005f64:	4621      	mov	r1, r4
 8005f66:	4620      	mov	r0, r4
 8005f68:	f7fb fc4a 	bl	8001800 <chSemSignalWait>
  test_assert(3, queue_isempty(&sem1.s_queue), "queue not empty");
 8005f6c:	6821      	ldr	r1, [r4, #0]
 8005f6e:	1b09      	subs	r1, r1, r4
 8005f70:	fab1 f181 	clz	r1, r1
 8005f74:	2003      	movs	r0, #3
 8005f76:	0949      	lsrs	r1, r1, #5
 8005f78:	f7ff fa02 	bl	8005380 <_test_assert>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d1e6      	bne.n	8005f4e <sem3_execute+0x3e>
  test_assert(4, sem1.s_cnt == 0, "counter not zero");
 8005f80:	68a1      	ldr	r1, [r4, #8]
 8005f82:	fab1 f181 	clz	r1, r1
 8005f86:	0949      	lsrs	r1, r1, #5
 8005f88:	2004      	movs	r0, #4
}
 8005f8a:	b002      	add	sp, #8
 8005f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  test_assert(1, queue_isempty(&sem1.s_queue), "queue not empty");
  test_assert(2, sem1.s_cnt == 0, "counter not zero");

  chSemSignalWait(&sem1, &sem1);
  test_assert(3, queue_isempty(&sem1.s_queue), "queue not empty");
  test_assert(4, sem1.s_cnt == 0, "counter not zero");
 8005f90:	f7ff b9f6 	b.w	8005380 <_test_assert>
 8005f94:	200008e0 	.word	0x200008e0
 8005f98:	08009c40 	.word	0x08009c40
 8005f9c:	08005d11 	.word	0x08005d11
 8005fa0:	20000808 	.word	0x20000808
 8005fa4:	20001460 	.word	0x20001460
	...

08005fb0 <thread4>:
 * <h2>Description</h2>
 * This test case tests the binary semaphores functionality. The test both
 * checks the binary semaphore status and the expected status of the underlying
 * counting semaphore.
 */
static THD_FUNCTION(thread4, p) {
 8005fb0:	b508      	push	{r3, lr}
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f382 8811 	msr	BASEPRI, r2
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
 8005fb8:	6883      	ldr	r3, [r0, #8]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	dd05      	ble.n	8005fca <thread4+0x1a>
 */
static inline void chBSemSignal(binary_semaphore_t *bsp) {

  chSysLock();
  chBSemSignalI(bsp);
  chSchRescheduleS();
 8005fbe:	f7fb f887 	bl	80010d0 <chSchRescheduleS>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	bd08      	pop	{r3, pc}
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
    chSemSignalI(&bsp->bs_sem);
 8005fca:	f7fb fbf1 	bl	80017b0 <chSemSignalI>
 */
static inline void chBSemSignal(binary_semaphore_t *bsp) {

  chSysLock();
  chBSemSignalI(bsp);
  chSchRescheduleS();
 8005fce:	f7fb f87f 	bl	80010d0 <chSchRescheduleS>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	bd08      	pop	{r3, pc}
 8005fda:	bf00      	nop
 8005fdc:	0000      	movs	r0, r0
	...

08005fe0 <sem4_execute>:

  chBSemSignal((binary_semaphore_t *)p);
}

static void sem4_execute(void) {
 8005fe0:	b570      	push	{r4, r5, r6, lr}
 8005fe2:	b086      	sub	sp, #24
 *
 * @init
 */
static inline void chBSemObjectInit(binary_semaphore_t *bsp, bool taken) {

  chSemObjectInit(&bsp->bs_sem, taken ? (cnt_t)0 : (cnt_t)1);
 8005fe4:	a803      	add	r0, sp, #12
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	f7fb fb22 	bl	8001630 <chSemObjectInit>
 *
 * @api
 */
static inline void chBSemReset(binary_semaphore_t *bsp, bool taken) {

  chSemReset(&bsp->bs_sem, taken ? (cnt_t)0 : (cnt_t)1);
 8005fec:	a803      	add	r0, sp, #12
 8005fee:	2100      	movs	r1, #0
 8005ff0:	f7fb fb3e 	bl	8001670 <chSemReset>
 8005ff4:	2520      	movs	r5, #32
 8005ff6:	f385 8811 	msr	BASEPRI, r5
  binary_semaphore_t bsem;
  
  /* Creates a taken binary semaphore.*/
  chBSemObjectInit(&bsem, TRUE);
  chBSemReset(&bsem, TRUE);
  test_assert_lock(1, chBSemGetStateI(&bsem) == TRUE, "not taken");
 8005ffa:	9905      	ldr	r1, [sp, #20]
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	bfcc      	ite	gt
 8006000:	2100      	movgt	r1, #0
 8006002:	2101      	movle	r1, #1
 8006004:	2001      	movs	r0, #1
 8006006:	f7ff f9bb 	bl	8005380 <_test_assert>
 800600a:	b120      	cbz	r0, 8006016 <sem4_execute+0x36>
 800600c:	2300      	movs	r3, #0
 800600e:	f383 8811 	msr	BASEPRI, r3

  /* Checking signaling overflow, the counter must not go beyond 1.*/
  chBSemSignal(&bsem);
  test_assert_lock(3, chBSemGetStateI(&bsem) == FALSE, "taken");
  test_assert_lock(5, chSemGetCounterI(&bsem.bs_sem) == 1, "unexpected counter");
}
 8006012:	b006      	add	sp, #24
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	4604      	mov	r4, r0
 8006018:	f380 8811 	msr	BASEPRI, r0
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 800601c:	4b40      	ldr	r3, [pc, #256]	; (8006120 <sem4_execute+0x140>)
  chBSemObjectInit(&bsem, TRUE);
  chBSemReset(&bsem, TRUE);
  test_assert_lock(1, chBSemGetStateI(&bsem) == TRUE, "not taken");

  /* Starts a signaler thread at a lower priority.*/
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE,
 800601e:	4a41      	ldr	r2, [pc, #260]	; (8006124 <sem4_execute+0x144>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	6810      	ldr	r0, [r2, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	4b40      	ldr	r3, [pc, #256]	; (8006128 <sem4_execute+0x148>)
 8006028:	a903      	add	r1, sp, #12
 800602a:	9100      	str	r1, [sp, #0]
 800602c:	3a01      	subs	r2, #1
 800602e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006032:	f7fb f8b5 	bl	80011a0 <chThdCreateStatic>
 8006036:	4b3d      	ldr	r3, [pc, #244]	; (800612c <sem4_execute+0x14c>)
 8006038:	6018      	str	r0, [r3, #0]
 *
 * @api
 */
static inline msg_t chBSemWait(binary_semaphore_t *bsp) {

  return chSemWait(&bsp->bs_sem);
 800603a:	a803      	add	r0, sp, #12
 800603c:	f7fb fb28 	bl	8001690 <chSemWait>
 8006040:	f385 8811 	msr	BASEPRI, r5
                                 
  /* Waits to be signaled.*/
  chBSemWait(&bsem);
  
  /* The binary semaphore is expected to be taken.*/
  test_assert_lock(2, chBSemGetStateI(&bsem) == TRUE, "not taken");
 8006044:	9905      	ldr	r1, [sp, #20]
 8006046:	2900      	cmp	r1, #0
 8006048:	bfcc      	ite	gt
 800604a:	2100      	movgt	r1, #0
 800604c:	2101      	movle	r1, #1
 800604e:	2002      	movs	r0, #2
 8006050:	f7ff f996 	bl	8005380 <_test_assert>
 8006054:	b118      	cbz	r0, 800605e <sem4_execute+0x7e>
 8006056:	f384 8811 	msr	BASEPRI, r4

  /* Checking signaling overflow, the counter must not go beyond 1.*/
  chBSemSignal(&bsem);
  test_assert_lock(3, chBSemGetStateI(&bsem) == FALSE, "taken");
  test_assert_lock(5, chSemGetCounterI(&bsem.bs_sem) == 1, "unexpected counter");
}
 800605a:	b006      	add	sp, #24
 800605c:	bd70      	pop	{r4, r5, r6, pc}
 800605e:	f380 8811 	msr	BASEPRI, r0
 8006062:	f385 8811 	msr	BASEPRI, r5
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
 8006066:	9b05      	ldr	r3, [sp, #20]
 8006068:	2b00      	cmp	r3, #0
 800606a:	dd24      	ble.n	80060b6 <sem4_execute+0xd6>
 */
static inline void chBSemSignal(binary_semaphore_t *bsp) {

  chSysLock();
  chBSemSignalI(bsp);
  chSchRescheduleS();
 800606c:	f7fb f830 	bl	80010d0 <chSchRescheduleS>
 8006070:	2400      	movs	r4, #0
 8006072:	f384 8811 	msr	BASEPRI, r4
 8006076:	2620      	movs	r6, #32
 8006078:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(2, chBSemGetStateI(&bsem) == TRUE, "not taken");

  /* Releasing it, check both the binary semaphore state and the underlying
     counter semaphore state..*/
  chBSemSignal(&bsem);
  test_assert_lock(3, chBSemGetStateI(&bsem) == FALSE, "still taken");
 800607c:	9905      	ldr	r1, [sp, #20]
 800607e:	42a1      	cmp	r1, r4
 8006080:	f04f 0003 	mov.w	r0, #3
 8006084:	bfd4      	ite	le
 8006086:	2100      	movle	r1, #0
 8006088:	2101      	movgt	r1, #1
 800608a:	f7ff f979 	bl	8005380 <_test_assert>
 800608e:	4605      	mov	r5, r0
 8006090:	2800      	cmp	r0, #0
 8006092:	d1e0      	bne.n	8006056 <sem4_execute+0x76>
 8006094:	f380 8811 	msr	BASEPRI, r0
 8006098:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(4, chSemGetCounterI(&bsem.bs_sem) == 1, "unexpected counter");
 800609c:	9905      	ldr	r1, [sp, #20]
 800609e:	f1a1 0101 	sub.w	r1, r1, #1
 80060a2:	fab1 f181 	clz	r1, r1
 80060a6:	2004      	movs	r0, #4
 80060a8:	0949      	lsrs	r1, r1, #5
 80060aa:	f7ff f969 	bl	8005380 <_test_assert>
 80060ae:	b130      	cbz	r0, 80060be <sem4_execute+0xde>
 80060b0:	f385 8811 	msr	BASEPRI, r5
 80060b4:	e7ad      	b.n	8006012 <sem4_execute+0x32>
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
    chSemSignalI(&bsp->bs_sem);
 80060b6:	a803      	add	r0, sp, #12
 80060b8:	f7fb fb7a 	bl	80017b0 <chSemSignalI>
 80060bc:	e7d6      	b.n	800606c <sem4_execute+0x8c>
 80060be:	f380 8811 	msr	BASEPRI, r0
 80060c2:	f386 8811 	msr	BASEPRI, r6
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
 80060c6:	9b05      	ldr	r3, [sp, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	dd25      	ble.n	8006118 <sem4_execute+0x138>
 */
static inline void chBSemSignal(binary_semaphore_t *bsp) {

  chSysLock();
  chBSemSignalI(bsp);
  chSchRescheduleS();
 80060cc:	f7fb f800 	bl	80010d0 <chSchRescheduleS>
 80060d0:	2400      	movs	r4, #0
 80060d2:	f384 8811 	msr	BASEPRI, r4
 80060d6:	2620      	movs	r6, #32
 80060d8:	f386 8811 	msr	BASEPRI, r6

  /* Checking signaling overflow, the counter must not go beyond 1.*/
  chBSemSignal(&bsem);
  test_assert_lock(3, chBSemGetStateI(&bsem) == FALSE, "taken");
 80060dc:	9905      	ldr	r1, [sp, #20]
 80060de:	42a1      	cmp	r1, r4
 80060e0:	f04f 0003 	mov.w	r0, #3
 80060e4:	bfd4      	ite	le
 80060e6:	2100      	movle	r1, #0
 80060e8:	2101      	movgt	r1, #1
 80060ea:	f7ff f949 	bl	8005380 <_test_assert>
 80060ee:	4605      	mov	r5, r0
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d1b0      	bne.n	8006056 <sem4_execute+0x76>
 80060f4:	f380 8811 	msr	BASEPRI, r0
 80060f8:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(5, chSemGetCounterI(&bsem.bs_sem) == 1, "unexpected counter");
 80060fc:	9905      	ldr	r1, [sp, #20]
 80060fe:	f1a1 0101 	sub.w	r1, r1, #1
 8006102:	fab1 f181 	clz	r1, r1
 8006106:	2005      	movs	r0, #5
 8006108:	0949      	lsrs	r1, r1, #5
 800610a:	f7ff f939 	bl	8005380 <_test_assert>
 800610e:	2800      	cmp	r0, #0
 8006110:	d1ce      	bne.n	80060b0 <sem4_execute+0xd0>
 8006112:	f380 8811 	msr	BASEPRI, r0
 8006116:	e77c      	b.n	8006012 <sem4_execute+0x32>
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->bs_sem.s_cnt < (cnt_t)1) {
    chSemSignalI(&bsp->bs_sem);
 8006118:	a803      	add	r0, sp, #12
 800611a:	f7fb fb49 	bl	80017b0 <chSemSignalI>
 800611e:	e7d5      	b.n	80060cc <sem4_execute+0xec>
 8006120:	200008e0 	.word	0x200008e0
 8006124:	08009c40 	.word	0x08009c40
 8006128:	08005fb1 	.word	0x08005fb1
 800612c:	20001460 	.word	0x20001460

08006130 <mtx1_execute>:
  chMtxLock(&m1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
}

static void mtx1_execute(void) {
 8006130:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006132:	4f2b      	ldr	r7, [pc, #172]	; (80061e0 <mtx1_execute+0xb0>)

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
 8006134:	4e2b      	ldr	r6, [pc, #172]	; (80061e4 <mtx1_execute+0xb4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006136:	69bb      	ldr	r3, [r7, #24]
}

static void mtx1_execute(void) {

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
 8006138:	482b      	ldr	r0, [pc, #172]	; (80061e8 <mtx1_execute+0xb8>)
 800613a:	689c      	ldr	r4, [r3, #8]
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
 800613c:	4d2b      	ldr	r5, [pc, #172]	; (80061ec <mtx1_execute+0xbc>)
  chMtxLock(&m1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
}

static void mtx1_execute(void) {
 800613e:	b083      	sub	sp, #12

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
 8006140:	f7fb fc06 	bl	8001950 <chMtxLock>
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
 8006144:	4b2a      	ldr	r3, [pc, #168]	; (80061f0 <mtx1_execute+0xc0>)
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	1c62      	adds	r2, r4, #1
 800614a:	4b2a      	ldr	r3, [pc, #168]	; (80061f4 <mtx1_execute+0xc4>)
 800614c:	6830      	ldr	r0, [r6, #0]
 800614e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006152:	f7fb f825 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread1, "D");
 8006156:	6871      	ldr	r1, [r6, #4]
 8006158:	4b27      	ldr	r3, [pc, #156]	; (80061f8 <mtx1_execute+0xc8>)

static void mtx1_execute(void) {

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
 800615a:	6028      	str	r0, [r5, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread1, "D");
 800615c:	1ca2      	adds	r2, r4, #2
 800615e:	4608      	mov	r0, r1
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006166:	4b23      	ldr	r3, [pc, #140]	; (80061f4 <mtx1_execute+0xc4>)
 8006168:	f7fb f81a 	bl	80011a0 <chThdCreateStatic>
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread1, "C");
 800616c:	68b1      	ldr	r1, [r6, #8]
 800616e:	4b23      	ldr	r3, [pc, #140]	; (80061fc <mtx1_execute+0xcc>)
static void mtx1_execute(void) {

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread1, "D");
 8006170:	6068      	str	r0, [r5, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread1, "C");
 8006172:	1ce2      	adds	r2, r4, #3
 8006174:	4608      	mov	r0, r1
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800617c:	4b1d      	ldr	r3, [pc, #116]	; (80061f4 <mtx1_execute+0xc4>)
 800617e:	f7fb f80f 	bl	80011a0 <chThdCreateStatic>
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread1, "B");
 8006182:	68f1      	ldr	r1, [r6, #12]
 8006184:	4b1e      	ldr	r3, [pc, #120]	; (8006200 <mtx1_execute+0xd0>)

  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread1, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread1, "C");
 8006186:	60a8      	str	r0, [r5, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread1, "B");
 8006188:	1d22      	adds	r2, r4, #4
 800618a:	4608      	mov	r0, r1
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006192:	4b18      	ldr	r3, [pc, #96]	; (80061f4 <mtx1_execute+0xc4>)
 8006194:	f7fb f804 	bl	80011a0 <chThdCreateStatic>
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread1, "A");
 8006198:	6931      	ldr	r1, [r6, #16]
 800619a:	4b1a      	ldr	r3, [pc, #104]	; (8006204 <mtx1_execute+0xd4>)
  tprio_t prio = chThdGetPriorityX(); /* Because priority inheritance.*/
  chMtxLock(&m1);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread1, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread1, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread1, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread1, "B");
 800619c:	60e8      	str	r0, [r5, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread1, "A");
 800619e:	1d62      	adds	r2, r4, #5
 80061a0:	4608      	mov	r0, r1
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80061a8:	4b12      	ldr	r3, [pc, #72]	; (80061f4 <mtx1_execute+0xc4>)
 80061aa:	f7fa fff9 	bl	80011a0 <chThdCreateStatic>
 80061ae:	6128      	str	r0, [r5, #16]
  chMtxUnlock(&m1);
 80061b0:	480d      	ldr	r0, [pc, #52]	; (80061e8 <mtx1_execute+0xb8>)
 80061b2:	f7fb fbf5 	bl	80019a0 <chMtxUnlock>
  test_wait_threads();
 80061b6:	f7ff f953 	bl	8005460 <test_wait_threads>
 80061ba:	69bb      	ldr	r3, [r7, #24]
  test_assert(1, prio == chThdGetPriorityX(), "wrong priority level");
 80061bc:	6899      	ldr	r1, [r3, #8]
 80061be:	1b09      	subs	r1, r1, r4
 80061c0:	fab1 f181 	clz	r1, r1
 80061c4:	2001      	movs	r0, #1
 80061c6:	0949      	lsrs	r1, r1, #5
 80061c8:	f7ff f8da 	bl	8005380 <_test_assert>
 80061cc:	b108      	cbz	r0, 80061d2 <mtx1_execute+0xa2>
  test_assert_sequence(2, "ABCDE");
}
 80061ce:	b003      	add	sp, #12
 80061d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread1, "B");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread1, "A");
  chMtxUnlock(&m1);
  test_wait_threads();
  test_assert(1, prio == chThdGetPriorityX(), "wrong priority level");
  test_assert_sequence(2, "ABCDE");
 80061d2:	490d      	ldr	r1, [pc, #52]	; (8006208 <mtx1_execute+0xd8>)
 80061d4:	2002      	movs	r0, #2
}
 80061d6:	b003      	add	sp, #12
 80061d8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread1, "B");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread1, "A");
  chMtxUnlock(&m1);
  test_wait_threads();
  test_assert(1, prio == chThdGetPriorityX(), "wrong priority level");
  test_assert_sequence(2, "ABCDE");
 80061dc:	f7ff b8e8 	b.w	80053b0 <_test_assert_sequence>
 80061e0:	200008e0 	.word	0x200008e0
 80061e4:	08009c40 	.word	0x08009c40
 80061e8:	20000814 	.word	0x20000814
 80061ec:	20001460 	.word	0x20001460
 80061f0:	08009f20 	.word	0x08009f20
 80061f4:	08006211 	.word	0x08006211
 80061f8:	0800ada0 	.word	0x0800ada0
 80061fc:	08009f10 	.word	0x08009f10
 8006200:	08009f14 	.word	0x08009f14
 8006204:	08009f18 	.word	0x08009f18
 8006208:	08009f1c 	.word	0x08009f1c
 800620c:	00000000 	.word	0x00000000

08006210 <thread1>:
static void mtx1_setup(void) {

  chMtxObjectInit(&m1);
}

static THD_FUNCTION(thread1, p) {
 8006210:	b538      	push	{r3, r4, r5, lr}

  chMtxLock(&m1);
 8006212:	4c06      	ldr	r4, [pc, #24]	; (800622c <thread1+0x1c>)
static void mtx1_setup(void) {

  chMtxObjectInit(&m1);
}

static THD_FUNCTION(thread1, p) {
 8006214:	4605      	mov	r5, r0

  chMtxLock(&m1);
 8006216:	4620      	mov	r0, r4
 8006218:	f7fb fb9a 	bl	8001950 <chMtxLock>
  test_emit_token(*(char *)p);
 800621c:	7828      	ldrb	r0, [r5, #0]
 800621e:	f7ff f89f 	bl	8005360 <test_emit_token>
  chMtxUnlock(&m1);
 8006222:	4620      	mov	r0, r4
}
 8006224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

static THD_FUNCTION(thread1, p) {

  chMtxLock(&m1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
 8006228:	f7fb bbba 	b.w	80019a0 <chMtxUnlock>
 800622c:	20000814 	.word	0x20000814

08006230 <thread12>:
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
  chMtxUnlock(&m2);
}

static THD_FUNCTION(thread12, p) {
 8006230:	b538      	push	{r3, r4, r5, lr}

  chMtxLock(&m2);
 8006232:	4c06      	ldr	r4, [pc, #24]	; (800624c <thread12+0x1c>)
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
  chMtxUnlock(&m2);
}

static THD_FUNCTION(thread12, p) {
 8006234:	4605      	mov	r5, r0

  chMtxLock(&m2);
 8006236:	4620      	mov	r0, r4
 8006238:	f7fb fb8a 	bl	8001950 <chMtxLock>
  test_emit_token(*(char *)p);
 800623c:	7828      	ldrb	r0, [r5, #0]
 800623e:	f7ff f88f 	bl	8005360 <test_emit_token>
  chMtxUnlock(&m2);
 8006242:	4620      	mov	r0, r4
}
 8006244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

static THD_FUNCTION(thread12, p) {

  chMtxLock(&m2);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m2);
 8006248:	f7fb bbaa 	b.w	80019a0 <chMtxUnlock>
 800624c:	20000824 	.word	0x20000824

08006250 <mtx4_setup>:
 * thread with precise timing.<br>
 * The test expects that the priority changes caused by the priority
 * inheritance algorithm happen at the right moment and with the right values.
 */

static void mtx4_setup(void) {
 8006250:	b508      	push	{r3, lr}

  chMtxObjectInit(&m1);
 8006252:	4804      	ldr	r0, [pc, #16]	; (8006264 <mtx4_setup+0x14>)
 8006254:	f7fb fb0c 	bl	8001870 <chMtxObjectInit>
  chMtxObjectInit(&m2);
 8006258:	4803      	ldr	r0, [pc, #12]	; (8006268 <mtx4_setup+0x18>)
}
 800625a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 */

static void mtx4_setup(void) {

  chMtxObjectInit(&m1);
  chMtxObjectInit(&m2);
 800625e:	f7fb bb07 	b.w	8001870 <chMtxObjectInit>
 8006262:	bf00      	nop
 8006264:	20000814 	.word	0x20000814
 8006268:	20000824 	.word	0x20000824
 800626c:	00000000 	.word	0x00000000

08006270 <mtx5_setup>:
 * operation.
 */

static void mtx5_setup(void) {

  chMtxObjectInit(&m1);
 8006270:	4801      	ldr	r0, [pc, #4]	; (8006278 <mtx5_setup+0x8>)
 8006272:	f7fb bafd 	b.w	8001870 <chMtxObjectInit>
 8006276:	bf00      	nop
 8006278:	20000814 	.word	0x20000814
 800627c:	00000000 	.word	0x00000000

08006280 <mtx1_setup>:
 8006280:	f7ff bff6 	b.w	8006270 <mtx5_setup>
	...

08006290 <thread4b>:
  chThdSleepMilliseconds(50);
  chMtxLock(&m2);
  chMtxUnlock(&m2);
}

static THD_FUNCTION(thread4b, p) {
 8006290:	b510      	push	{r4, lr}

  (void)p;
  chThdSleepMilliseconds(150);
  chMtxLock(&m1);
 8006292:	4c06      	ldr	r4, [pc, #24]	; (80062ac <thread4b+0x1c>)
}

static THD_FUNCTION(thread4b, p) {

  (void)p;
  chThdSleepMilliseconds(150);
 8006294:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006298:	f7fa fff2 	bl	8001280 <chThdSleep>
  chMtxLock(&m1);
 800629c:	4620      	mov	r0, r4
 800629e:	f7fb fb57 	bl	8001950 <chMtxLock>
  chMtxUnlock(&m1);
 80062a2:	4620      	mov	r0, r4
}
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static THD_FUNCTION(thread4b, p) {

  (void)p;
  chThdSleepMilliseconds(150);
  chMtxLock(&m1);
  chMtxUnlock(&m1);
 80062a8:	f7fb bb7a 	b.w	80019a0 <chMtxUnlock>
 80062ac:	20000814 	.word	0x20000814

080062b0 <thread4a>:

  chMtxObjectInit(&m1);
  chMtxObjectInit(&m2);
}

static THD_FUNCTION(thread4a, p) {
 80062b0:	b510      	push	{r4, lr}

  (void)p;
  chThdSleepMilliseconds(50);
  chMtxLock(&m2);
 80062b2:	4c06      	ldr	r4, [pc, #24]	; (80062cc <thread4a+0x1c>)
}

static THD_FUNCTION(thread4a, p) {

  (void)p;
  chThdSleepMilliseconds(50);
 80062b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80062b8:	f7fa ffe2 	bl	8001280 <chThdSleep>
  chMtxLock(&m2);
 80062bc:	4620      	mov	r0, r4
 80062be:	f7fb fb47 	bl	8001950 <chMtxLock>
  chMtxUnlock(&m2);
 80062c2:	4620      	mov	r0, r4
}
 80062c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static THD_FUNCTION(thread4a, p) {

  (void)p;
  chThdSleepMilliseconds(50);
  chMtxLock(&m2);
  chMtxUnlock(&m2);
 80062c8:	f7fb bb6a 	b.w	80019a0 <chMtxUnlock>
 80062cc:	20000824 	.word	0x20000824

080062d0 <mtx4_execute>:
  chThdSleepMilliseconds(150);
  chMtxLock(&m1);
  chMtxUnlock(&m1);
}

static void mtx4_execute(void) {
 80062d0:	e92d 46f0 	stmdb	sp!, {r4, r5, r6, r7, r9, sl, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80062d4:	4d8e      	ldr	r5, [pc, #568]	; (8006510 <mtx4_execute+0x240>)
  tprio_t p, p1, p2;

  p = chThdGetPriorityX();
  p1 = p + 1;
  p2 = p + 2;
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "B");
 80062d6:	4e8f      	ldr	r6, [pc, #572]	; (8006514 <mtx4_execute+0x244>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80062d8:	69ab      	ldr	r3, [r5, #24]
 80062da:	6832      	ldr	r2, [r6, #0]
 80062dc:	689c      	ldr	r4, [r3, #8]
 80062de:	4b8e      	ldr	r3, [pc, #568]	; (8006518 <mtx4_execute+0x248>)
 80062e0:	4f8e      	ldr	r7, [pc, #568]	; (800651c <mtx4_execute+0x24c>)
  chThdSleepMilliseconds(150);
  chMtxLock(&m1);
  chMtxUnlock(&m1);
}

static void mtx4_execute(void) {
 80062e2:	b085      	sub	sp, #20
  tprio_t p, p1, p2;

  p = chThdGetPriorityX();
  p1 = p + 1;
 80062e4:	f104 0901 	add.w	r9, r4, #1
  p2 = p + 2;
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "B");
 80062e8:	4610      	mov	r0, r2
 80062ea:	9203      	str	r2, [sp, #12]
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	464a      	mov	r2, r9
 80062f0:	4b8b      	ldr	r3, [pc, #556]	; (8006520 <mtx4_execute+0x250>)
 80062f2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80062f6:	f7fa ff53 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, p2, thread4b, "A");
 80062fa:	6876      	ldr	r6, [r6, #4]
 80062fc:	4b89      	ldr	r3, [pc, #548]	; (8006524 <mtx4_execute+0x254>)
  tprio_t p, p1, p2;

  p = chThdGetPriorityX();
  p1 = p + 1;
  p2 = p + 2;
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "B");
 80062fe:	6038      	str	r0, [r7, #0]
static void mtx4_execute(void) {
  tprio_t p, p1, p2;

  p = chThdGetPriorityX();
  p1 = p + 1;
  p2 = p + 2;
 8006300:	f104 0a02 	add.w	sl, r4, #2
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "B");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, p2, thread4b, "A");
 8006304:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006308:	4652      	mov	r2, sl
 800630a:	9300      	str	r3, [sp, #0]
 800630c:	4630      	mov	r0, r6
 800630e:	4b86      	ldr	r3, [pc, #536]	; (8006528 <mtx4_execute+0x258>)
 8006310:	f7fa ff46 	bl	80011a0 <chThdCreateStatic>
 8006314:	6078      	str	r0, [r7, #4]
  chMtxLock(&m2);
 8006316:	4885      	ldr	r0, [pc, #532]	; (800652c <mtx4_execute+0x25c>)
 8006318:	f7fb fb1a 	bl	8001950 <chMtxLock>
 800631c:	69ab      	ldr	r3, [r5, #24]
  test_assert(1, chThdGetPriorityX() == p, "wrong priority level");
 800631e:	6899      	ldr	r1, [r3, #8]
 8006320:	1b09      	subs	r1, r1, r4
 8006322:	fab1 f181 	clz	r1, r1
 8006326:	2001      	movs	r0, #1
 8006328:	0949      	lsrs	r1, r1, #5
 800632a:	f7ff f829 	bl	8005380 <_test_assert>
 800632e:	b110      	cbz	r0, 8006336 <mtx4_execute+0x66>
  chThdSleepMilliseconds(100);
  test_assert(13, chThdGetPriorityX() == p1, "wrong priority level");
  chMtxUnlockAll();
  test_assert(14, chThdGetPriorityX() == p, "wrong priority level");
  test_wait_threads();
}
 8006330:	b005      	add	sp, #20
 8006332:	e8bd 86f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, pc}
  p2 = p + 2;
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "B");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, p2, thread4b, "A");
  chMtxLock(&m2);
  test_assert(1, chThdGetPriorityX() == p, "wrong priority level");
  chThdSleepMilliseconds(100);
 8006336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800633a:	f7fa ffa1 	bl	8001280 <chThdSleep>
 800633e:	69ab      	ldr	r3, [r5, #24]
  test_assert(2, chThdGetPriorityX() == p1, "wrong priority level");
 8006340:	6899      	ldr	r1, [r3, #8]
 8006342:	ebc9 0101 	rsb	r1, r9, r1
 8006346:	fab1 f181 	clz	r1, r1
 800634a:	2002      	movs	r0, #2
 800634c:	0949      	lsrs	r1, r1, #5
 800634e:	f7ff f817 	bl	8005380 <_test_assert>
 8006352:	2800      	cmp	r0, #0
 8006354:	d1ec      	bne.n	8006330 <mtx4_execute+0x60>
  chMtxLock(&m1);
 8006356:	4876      	ldr	r0, [pc, #472]	; (8006530 <mtx4_execute+0x260>)
 8006358:	f7fb fafa 	bl	8001950 <chMtxLock>
 800635c:	69ab      	ldr	r3, [r5, #24]
  test_assert(3, chThdGetPriorityX() == p1, "wrong priority level");
 800635e:	6899      	ldr	r1, [r3, #8]
 8006360:	ebc9 0101 	rsb	r1, r9, r1
 8006364:	fab1 f181 	clz	r1, r1
 8006368:	2003      	movs	r0, #3
 800636a:	0949      	lsrs	r1, r1, #5
 800636c:	f7ff f808 	bl	8005380 <_test_assert>
 8006370:	2800      	cmp	r0, #0
 8006372:	d1dd      	bne.n	8006330 <mtx4_execute+0x60>
  chThdSleepMilliseconds(100);
 8006374:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006378:	f7fa ff82 	bl	8001280 <chThdSleep>
 800637c:	69ab      	ldr	r3, [r5, #24]
  test_assert(4, chThdGetPriorityX() == p2, "wrong priority level");
 800637e:	6899      	ldr	r1, [r3, #8]
 8006380:	ebca 0101 	rsb	r1, sl, r1
 8006384:	fab1 f181 	clz	r1, r1
 8006388:	2004      	movs	r0, #4
 800638a:	0949      	lsrs	r1, r1, #5
 800638c:	f7fe fff8 	bl	8005380 <_test_assert>
 8006390:	2800      	cmp	r0, #0
 8006392:	d1cd      	bne.n	8006330 <mtx4_execute+0x60>
  chMtxUnlock(&m1);
 8006394:	4866      	ldr	r0, [pc, #408]	; (8006530 <mtx4_execute+0x260>)
 8006396:	f7fb fb03 	bl	80019a0 <chMtxUnlock>
 800639a:	69ab      	ldr	r3, [r5, #24]
  test_assert(5, chThdGetPriorityX() == p1, "wrong priority level");
 800639c:	6899      	ldr	r1, [r3, #8]
 800639e:	ebc9 0101 	rsb	r1, r9, r1
 80063a2:	fab1 f181 	clz	r1, r1
 80063a6:	2005      	movs	r0, #5
 80063a8:	0949      	lsrs	r1, r1, #5
 80063aa:	f7fe ffe9 	bl	8005380 <_test_assert>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	d1be      	bne.n	8006330 <mtx4_execute+0x60>
  chThdSleepMilliseconds(100);
 80063b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063b6:	f7fa ff63 	bl	8001280 <chThdSleep>
 80063ba:	69ab      	ldr	r3, [r5, #24]
  test_assert(6, chThdGetPriorityX() == p1, "wrong priority level");
 80063bc:	6899      	ldr	r1, [r3, #8]
 80063be:	ebc9 0101 	rsb	r1, r9, r1
 80063c2:	fab1 f181 	clz	r1, r1
 80063c6:	2006      	movs	r0, #6
 80063c8:	0949      	lsrs	r1, r1, #5
 80063ca:	f7fe ffd9 	bl	8005380 <_test_assert>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d1ae      	bne.n	8006330 <mtx4_execute+0x60>
  chMtxUnlockAll();
 80063d2:	f7fb fb3d 	bl	8001a50 <chMtxUnlockAll>
 80063d6:	69ab      	ldr	r3, [r5, #24]
  test_assert(7, chThdGetPriorityX() == p, "wrong priority level");
 80063d8:	6899      	ldr	r1, [r3, #8]
 80063da:	1b09      	subs	r1, r1, r4
 80063dc:	fab1 f181 	clz	r1, r1
 80063e0:	2007      	movs	r0, #7
 80063e2:	0949      	lsrs	r1, r1, #5
 80063e4:	f7fe ffcc 	bl	8005380 <_test_assert>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d1a1      	bne.n	8006330 <mtx4_execute+0x60>
  test_wait_threads();
 80063ec:	f7ff f838 	bl	8005460 <test_wait_threads>

  /* Test repeated in order to cover chMtxUnlockS().*/
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "D");
 80063f0:	4b50      	ldr	r3, [pc, #320]	; (8006534 <mtx4_execute+0x264>)
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	464a      	mov	r2, r9
 80063f6:	4b4a      	ldr	r3, [pc, #296]	; (8006520 <mtx4_execute+0x250>)
 80063f8:	9803      	ldr	r0, [sp, #12]
 80063fa:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80063fe:	f7fa fecf 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, p2, thread4b, "C");
 8006402:	4b4d      	ldr	r3, [pc, #308]	; (8006538 <mtx4_execute+0x268>)
  chMtxUnlockAll();
  test_assert(7, chThdGetPriorityX() == p, "wrong priority level");
  test_wait_threads();

  /* Test repeated in order to cover chMtxUnlockS().*/
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, p1, thread4a, "D");
 8006404:	6038      	str	r0, [r7, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, p2, thread4b, "C");
 8006406:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	4652      	mov	r2, sl
 800640e:	4b46      	ldr	r3, [pc, #280]	; (8006528 <mtx4_execute+0x258>)
 8006410:	4630      	mov	r0, r6
 8006412:	f7fa fec5 	bl	80011a0 <chThdCreateStatic>
 8006416:	6078      	str	r0, [r7, #4]
  chMtxLock(&m2);
 8006418:	4844      	ldr	r0, [pc, #272]	; (800652c <mtx4_execute+0x25c>)
 800641a:	f7fb fa99 	bl	8001950 <chMtxLock>
 800641e:	69ab      	ldr	r3, [r5, #24]
  test_assert(8, chThdGetPriorityX() == p, "wrong priority level");
 8006420:	6899      	ldr	r1, [r3, #8]
 8006422:	1b09      	subs	r1, r1, r4
 8006424:	fab1 f181 	clz	r1, r1
 8006428:	2008      	movs	r0, #8
 800642a:	0949      	lsrs	r1, r1, #5
 800642c:	f7fe ffa8 	bl	8005380 <_test_assert>
 8006430:	2800      	cmp	r0, #0
 8006432:	f47f af7d 	bne.w	8006330 <mtx4_execute+0x60>
  chThdSleepMilliseconds(100);
 8006436:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800643a:	f7fa ff21 	bl	8001280 <chThdSleep>
 800643e:	69ab      	ldr	r3, [r5, #24]
  test_assert(9, chThdGetPriorityX() == p1, "wrong priority level");
 8006440:	6899      	ldr	r1, [r3, #8]
 8006442:	ebc9 0c01 	rsb	ip, r9, r1
 8006446:	f1dc 0100 	rsbs	r1, ip, #0
 800644a:	eb41 010c 	adc.w	r1, r1, ip
 800644e:	2009      	movs	r0, #9
 8006450:	f7fe ff96 	bl	8005380 <_test_assert>
 8006454:	2800      	cmp	r0, #0
 8006456:	f47f af6b 	bne.w	8006330 <mtx4_execute+0x60>
  chMtxLock(&m1);
 800645a:	4835      	ldr	r0, [pc, #212]	; (8006530 <mtx4_execute+0x260>)
 800645c:	f7fb fa78 	bl	8001950 <chMtxLock>
 8006460:	69ab      	ldr	r3, [r5, #24]
  test_assert(10, chThdGetPriorityX() == p1, "wrong priority level");
 8006462:	6899      	ldr	r1, [r3, #8]
 8006464:	ebc9 0e01 	rsb	lr, r9, r1
 8006468:	f1de 0100 	rsbs	r1, lr, #0
 800646c:	eb41 010e 	adc.w	r1, r1, lr
 8006470:	200a      	movs	r0, #10
 8006472:	f7fe ff85 	bl	8005380 <_test_assert>
 8006476:	2800      	cmp	r0, #0
 8006478:	f47f af5a 	bne.w	8006330 <mtx4_execute+0x60>
  chThdSleepMilliseconds(100);
 800647c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006480:	f7fa fefe 	bl	8001280 <chThdSleep>
 8006484:	69ab      	ldr	r3, [r5, #24]
  test_assert(11, chThdGetPriorityX() == p2, "wrong priority level");
 8006486:	6899      	ldr	r1, [r3, #8]
 8006488:	ebca 0701 	rsb	r7, sl, r1
 800648c:	4279      	negs	r1, r7
 800648e:	f04f 000b 	mov.w	r0, #11
 8006492:	4179      	adcs	r1, r7
 8006494:	f7fe ff74 	bl	8005380 <_test_assert>
 8006498:	4606      	mov	r6, r0
 800649a:	2800      	cmp	r0, #0
 800649c:	f47f af48 	bne.w	8006330 <mtx4_execute+0x60>
 80064a0:	2320      	movs	r3, #32
 80064a2:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  chMtxUnlockS(&m1);
 80064a6:	4822      	ldr	r0, [pc, #136]	; (8006530 <mtx4_execute+0x260>)
 80064a8:	f7fb faaa 	bl	8001a00 <chMtxUnlockS>
  chSchRescheduleS();
 80064ac:	f7fa fe10 	bl	80010d0 <chSchRescheduleS>
 80064b0:	f386 8811 	msr	BASEPRI, r6
 80064b4:	69ab      	ldr	r3, [r5, #24]
  chSysUnlock();
  test_assert(12, chThdGetPriorityX() == p1, "wrong priority level");
 80064b6:	6899      	ldr	r1, [r3, #8]
 80064b8:	ebc9 0601 	rsb	r6, r9, r1
 80064bc:	4271      	negs	r1, r6
 80064be:	4171      	adcs	r1, r6
 80064c0:	200c      	movs	r0, #12
 80064c2:	f7fe ff5d 	bl	8005380 <_test_assert>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f47f af32 	bne.w	8006330 <mtx4_execute+0x60>
  chThdSleepMilliseconds(100);
 80064cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064d0:	f7fa fed6 	bl	8001280 <chThdSleep>
 80064d4:	69ab      	ldr	r3, [r5, #24]
  test_assert(13, chThdGetPriorityX() == p1, "wrong priority level");
 80064d6:	6899      	ldr	r1, [r3, #8]
 80064d8:	ebc9 0201 	rsb	r2, r9, r1
 80064dc:	4251      	negs	r1, r2
 80064de:	4151      	adcs	r1, r2
 80064e0:	200d      	movs	r0, #13
 80064e2:	f7fe ff4d 	bl	8005380 <_test_assert>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f47f af22 	bne.w	8006330 <mtx4_execute+0x60>
  chMtxUnlockAll();
 80064ec:	f7fb fab0 	bl	8001a50 <chMtxUnlockAll>
 80064f0:	69ab      	ldr	r3, [r5, #24]
  test_assert(14, chThdGetPriorityX() == p, "wrong priority level");
 80064f2:	6899      	ldr	r1, [r3, #8]
 80064f4:	1b0b      	subs	r3, r1, r4
 80064f6:	4259      	negs	r1, r3
 80064f8:	4159      	adcs	r1, r3
 80064fa:	200e      	movs	r0, #14
 80064fc:	f7fe ff40 	bl	8005380 <_test_assert>
 8006500:	2800      	cmp	r0, #0
 8006502:	f47f af15 	bne.w	8006330 <mtx4_execute+0x60>
  test_wait_threads();
}
 8006506:	b005      	add	sp, #20
 8006508:	e8bd 46f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, lr}
  test_assert(12, chThdGetPriorityX() == p1, "wrong priority level");
  chThdSleepMilliseconds(100);
  test_assert(13, chThdGetPriorityX() == p1, "wrong priority level");
  chMtxUnlockAll();
  test_assert(14, chThdGetPriorityX() == p, "wrong priority level");
  test_wait_threads();
 800650c:	f7fe bfa8 	b.w	8005460 <test_wait_threads>
 8006510:	200008e0 	.word	0x200008e0
 8006514:	08009c40 	.word	0x08009c40
 8006518:	08009f14 	.word	0x08009f14
 800651c:	20001460 	.word	0x20001460
 8006520:	080062b1 	.word	0x080062b1
 8006524:	08009f18 	.word	0x08009f18
 8006528:	08006291 	.word	0x08006291
 800652c:	20000824 	.word	0x20000824
 8006530:	20000814 	.word	0x20000814
 8006534:	0800ada0 	.word	0x0800ada0
 8006538:	08009f10 	.word	0x08009f10
 800653c:	00000000 	.word	0x00000000

08006540 <mtx5_execute>:
static void mtx5_setup(void) {

  chMtxObjectInit(&m1);
}

static void mtx5_execute(void) {
 8006540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006542:	4d2b      	ldr	r5, [pc, #172]	; (80065f0 <mtx5_execute+0xb0>)

#if !CH_CFG_USE_MUTEXES_RECURSIVE
  bool b;
  tprio_t prio = chThdGetPriorityX();

  b = chMtxTryLock(&m1);
 8006544:	4c2b      	ldr	r4, [pc, #172]	; (80065f4 <mtx5_execute+0xb4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006546:	69ab      	ldr	r3, [r5, #24]
 8006548:	4620      	mov	r0, r4
 800654a:	689e      	ldr	r6, [r3, #8]
 800654c:	f7fb fa10 	bl	8001970 <chMtxTryLock>
  test_assert(1, b, "already locked");
 8006550:	4601      	mov	r1, r0
 8006552:	2001      	movs	r0, #1
 8006554:	f7fe ff14 	bl	8005380 <_test_assert>
 8006558:	b100      	cbz	r0, 800655c <mtx5_execute+0x1c>
 800655a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  b = chMtxTryLock(&m1);
 800655c:	4620      	mov	r0, r4
 800655e:	f7fb fa07 	bl	8001970 <chMtxTryLock>
  test_assert(2, !b, "not locked");
 8006562:	f080 0101 	eor.w	r1, r0, #1
 8006566:	b2c9      	uxtb	r1, r1
 8006568:	2002      	movs	r0, #2
 800656a:	f7fe ff09 	bl	8005380 <_test_assert>
 800656e:	4607      	mov	r7, r0
 8006570:	2800      	cmp	r0, #0
 8006572:	d1f2      	bne.n	800655a <mtx5_execute+0x1a>
 8006574:	2320      	movs	r3, #32
 8006576:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chMtxUnlockS(&m1);
 800657a:	4620      	mov	r0, r4
 800657c:	f7fb fa40 	bl	8001a00 <chMtxUnlockS>
 8006580:	f387 8811 	msr	BASEPRI, r7
  chSysUnlock();

  test_assert(3, queue_isempty(&m1.m_queue), "queue not empty");
 8006584:	6821      	ldr	r1, [r4, #0]
 8006586:	1b09      	subs	r1, r1, r4
 8006588:	fab1 f181 	clz	r1, r1
 800658c:	2003      	movs	r0, #3
 800658e:	0949      	lsrs	r1, r1, #5
 8006590:	f7fe fef6 	bl	8005380 <_test_assert>
 8006594:	2800      	cmp	r0, #0
 8006596:	d1e0      	bne.n	800655a <mtx5_execute+0x1a>
  test_assert(4, m1.m_owner == NULL, "still owned");
 8006598:	68a1      	ldr	r1, [r4, #8]
 800659a:	fab1 f181 	clz	r1, r1
 800659e:	0949      	lsrs	r1, r1, #5
 80065a0:	2004      	movs	r0, #4
 80065a2:	f7fe feed 	bl	8005380 <_test_assert>
 80065a6:	2800      	cmp	r0, #0
 80065a8:	d1d7      	bne.n	800655a <mtx5_execute+0x1a>
 80065aa:	69ab      	ldr	r3, [r5, #24]
  test_assert(5, chThdGetPriorityX() == prio, "wrong priority level");
 80065ac:	6899      	ldr	r1, [r3, #8]
 80065ae:	1b89      	subs	r1, r1, r6
 80065b0:	fab1 f181 	clz	r1, r1
 80065b4:	2005      	movs	r0, #5
 80065b6:	0949      	lsrs	r1, r1, #5
 80065b8:	f7fe fee2 	bl	8005380 <_test_assert>
 80065bc:	2800      	cmp	r0, #0
 80065be:	d1cc      	bne.n	800655a <mtx5_execute+0x1a>
#endif /* !CH_CFG_USE_MUTEXES_RECURSIVE */
  
  chMtxLock(&m1);
 80065c0:	4620      	mov	r0, r4
 80065c2:	f7fb f9c5 	bl	8001950 <chMtxLock>
  chMtxUnlockAll();
 80065c6:	f7fb fa43 	bl	8001a50 <chMtxUnlockAll>
  test_assert(6, queue_isempty(&m1.m_queue), "queue not empty");
 80065ca:	6821      	ldr	r1, [r4, #0]
 80065cc:	1b09      	subs	r1, r1, r4
 80065ce:	fab1 f181 	clz	r1, r1
 80065d2:	2006      	movs	r0, #6
 80065d4:	0949      	lsrs	r1, r1, #5
 80065d6:	f7fe fed3 	bl	8005380 <_test_assert>
 80065da:	2800      	cmp	r0, #0
 80065dc:	d1bd      	bne.n	800655a <mtx5_execute+0x1a>
  test_assert(7, m1.m_owner == NULL, "still owned");
 80065de:	68a1      	ldr	r1, [r4, #8]
 80065e0:	fab1 f181 	clz	r1, r1
 80065e4:	0949      	lsrs	r1, r1, #5
 80065e6:	2007      	movs	r0, #7
}
 80065e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
#endif /* !CH_CFG_USE_MUTEXES_RECURSIVE */
  
  chMtxLock(&m1);
  chMtxUnlockAll();
  test_assert(6, queue_isempty(&m1.m_queue), "queue not empty");
  test_assert(7, m1.m_owner == NULL, "still owned");
 80065ec:	f7fe bec8 	b.w	8005380 <_test_assert>
 80065f0:	200008e0 	.word	0x200008e0
 80065f4:	20000814 	.word	0x20000814
	...

08006600 <mtx6_execute>:
  chCondWait(&c1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
}

static void mtx6_execute(void) {
 8006600:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006602:	4b2f      	ldr	r3, [pc, #188]	; (80066c0 <mtx6_execute+0xc0>)

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 8006604:	4f2f      	ldr	r7, [pc, #188]	; (80066c4 <mtx6_execute+0xc4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	4d2f      	ldr	r5, [pc, #188]	; (80066c8 <mtx6_execute+0xc8>)
 800660a:	689e      	ldr	r6, [r3, #8]
 800660c:	4b2f      	ldr	r3, [pc, #188]	; (80066cc <mtx6_execute+0xcc>)
 800660e:	6838      	ldr	r0, [r7, #0]
 8006610:	4c2f      	ldr	r4, [pc, #188]	; (80066d0 <mtx6_execute+0xd0>)
  chCondWait(&c1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
}

static void mtx6_execute(void) {
 8006612:	b083      	sub	sp, #12

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 8006614:	1c72      	adds	r2, r6, #1
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800661c:	462b      	mov	r3, r5
 800661e:	f7fa fdbf 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	492b      	ldr	r1, [pc, #172]	; (80066d4 <mtx6_execute+0xd4>)
}

static void mtx6_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 8006626:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 8006628:	1cb2      	adds	r2, r6, #2
 800662a:	9100      	str	r1, [sp, #0]
 800662c:	4618      	mov	r0, r3
 800662e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006632:	462b      	mov	r3, r5
 8006634:	f7fa fdb4 	bl	80011a0 <chThdCreateStatic>
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	4927      	ldr	r1, [pc, #156]	; (80066d8 <mtx6_execute+0xd8>)

static void mtx6_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 800663c:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 800663e:	1cf2      	adds	r2, r6, #3
 8006640:	9100      	str	r1, [sp, #0]
 8006642:	4618      	mov	r0, r3
 8006644:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006648:	462b      	mov	r3, r5
 800664a:	f7fa fda9 	bl	80011a0 <chThdCreateStatic>
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	4922      	ldr	r1, [pc, #136]	; (80066dc <mtx6_execute+0xdc>)
static void mtx6_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 8006652:	60a0      	str	r0, [r4, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 8006654:	1d32      	adds	r2, r6, #4
 8006656:	9100      	str	r1, [sp, #0]
 8006658:	4618      	mov	r0, r3
 800665a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800665e:	462b      	mov	r3, r5
 8006660:	f7fa fd9e 	bl	80011a0 <chThdCreateStatic>
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread10, "A");
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	491e      	ldr	r1, [pc, #120]	; (80066e0 <mtx6_execute+0xe0>)

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 8006668:	60e0      	str	r0, [r4, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread10, "A");
 800666a:	1d72      	adds	r2, r6, #5
 800666c:	9100      	str	r1, [sp, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006674:	462b      	mov	r3, r5
 8006676:	f7fa fd93 	bl	80011a0 <chThdCreateStatic>
 800667a:	2320      	movs	r3, #32
 800667c:	6120      	str	r0, [r4, #16]
 800667e:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  chCondSignalI(&c1);
 8006682:	4c18      	ldr	r4, [pc, #96]	; (80066e4 <mtx6_execute+0xe4>)
 8006684:	4620      	mov	r0, r4
 8006686:	f7fb fa33 	bl	8001af0 <chCondSignalI>
  chCondSignalI(&c1);
 800668a:	4620      	mov	r0, r4
 800668c:	f7fb fa30 	bl	8001af0 <chCondSignalI>
  chCondSignalI(&c1);
 8006690:	4620      	mov	r0, r4
 8006692:	f7fb fa2d 	bl	8001af0 <chCondSignalI>
  chCondSignalI(&c1);
 8006696:	4620      	mov	r0, r4
 8006698:	f7fb fa2a 	bl	8001af0 <chCondSignalI>
  chCondSignalI(&c1);
 800669c:	4620      	mov	r0, r4
 800669e:	f7fb fa27 	bl	8001af0 <chCondSignalI>
  chSchRescheduleS();
 80066a2:	f7fa fd15 	bl	80010d0 <chSchRescheduleS>
 80066a6:	2300      	movs	r3, #0
 80066a8:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
  test_wait_threads();
 80066ac:	f7fe fed8 	bl	8005460 <test_wait_threads>
  test_assert_sequence(1, "ABCDE");
 80066b0:	490d      	ldr	r1, [pc, #52]	; (80066e8 <mtx6_execute+0xe8>)
 80066b2:	2001      	movs	r0, #1
}
 80066b4:	b003      	add	sp, #12
 80066b6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  chCondSignalI(&c1);
  chCondSignalI(&c1);
  chSchRescheduleS();
  chSysUnlock();
  test_wait_threads();
  test_assert_sequence(1, "ABCDE");
 80066ba:	f7fe be79 	b.w	80053b0 <_test_assert_sequence>
 80066be:	bf00      	nop
 80066c0:	200008e0 	.word	0x200008e0
 80066c4:	08009c40 	.word	0x08009c40
 80066c8:	080066f1 	.word	0x080066f1
 80066cc:	08009f20 	.word	0x08009f20
 80066d0:	20001460 	.word	0x20001460
 80066d4:	0800ada0 	.word	0x0800ada0
 80066d8:	08009f10 	.word	0x08009f10
 80066dc:	08009f14 	.word	0x08009f14
 80066e0:	08009f18 	.word	0x08009f18
 80066e4:	20000834 	.word	0x20000834
 80066e8:	08009f1c 	.word	0x08009f1c
 80066ec:	00000000 	.word	0x00000000

080066f0 <thread10>:

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
}

static THD_FUNCTION(thread10, p) {
 80066f0:	b538      	push	{r3, r4, r5, lr}

  chMtxLock(&m1);
 80066f2:	4c08      	ldr	r4, [pc, #32]	; (8006714 <thread10+0x24>)

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
}

static THD_FUNCTION(thread10, p) {
 80066f4:	4605      	mov	r5, r0

  chMtxLock(&m1);
 80066f6:	4620      	mov	r0, r4
 80066f8:	f7fb f92a 	bl	8001950 <chMtxLock>
  chCondWait(&c1);
 80066fc:	4806      	ldr	r0, [pc, #24]	; (8006718 <thread10+0x28>)
 80066fe:	f7fb fa4f 	bl	8001ba0 <chCondWait>
  test_emit_token(*(char *)p);
 8006702:	7828      	ldrb	r0, [r5, #0]
 8006704:	f7fe fe2c 	bl	8005360 <test_emit_token>
  chMtxUnlock(&m1);
 8006708:	4620      	mov	r0, r4
}
 800670a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
static THD_FUNCTION(thread10, p) {

  chMtxLock(&m1);
  chCondWait(&c1);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
 800670e:	f7fb b947 	b.w	80019a0 <chMtxUnlock>
 8006712:	bf00      	nop
 8006714:	20000814 	.word	0x20000814
 8006718:	20000834 	.word	0x20000834
 800671c:	00000000 	.word	0x00000000

08006720 <mtx7_setup>:
 * tester thread then proceeds to broadcast the conditional variable.<br>
 * The test expects the threads to reach their goal in increasing priority
 * order regardless of the initial order.
 */

static void mtx7_setup(void) {
 8006720:	b508      	push	{r3, lr}

  chCondObjectInit(&c1);
 8006722:	4804      	ldr	r0, [pc, #16]	; (8006734 <mtx7_setup+0x14>)
 8006724:	f7fb f9c4 	bl	8001ab0 <chCondObjectInit>
  chMtxObjectInit(&m1);
 8006728:	4803      	ldr	r0, [pc, #12]	; (8006738 <mtx7_setup+0x18>)
}
 800672a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 */

static void mtx7_setup(void) {

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
 800672e:	f7fb b89f 	b.w	8001870 <chMtxObjectInit>
 8006732:	bf00      	nop
 8006734:	20000834 	.word	0x20000834
 8006738:	20000814 	.word	0x20000814
 800673c:	00000000 	.word	0x00000000

08006740 <mtx6_setup>:
 8006740:	f7ff bfee 	b.w	8006720 <mtx7_setup>
	...

08006750 <mtx8_setup>:
 * This test case verifies the priority boost of a thread waiting on a
 * conditional variable queue. It tests this very specific situation in order
 * to complete the code coverage.
 */

static void mtx8_setup(void) {
 8006750:	b508      	push	{r3, lr}

  chCondObjectInit(&c1);
 8006752:	4805      	ldr	r0, [pc, #20]	; (8006768 <mtx8_setup+0x18>)
 8006754:	f7fb f9ac 	bl	8001ab0 <chCondObjectInit>
  chMtxObjectInit(&m1);
 8006758:	4804      	ldr	r0, [pc, #16]	; (800676c <mtx8_setup+0x1c>)
 800675a:	f7fb f889 	bl	8001870 <chMtxObjectInit>
  chMtxObjectInit(&m2);
 800675e:	4804      	ldr	r0, [pc, #16]	; (8006770 <mtx8_setup+0x20>)
}
 8006760:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

static void mtx8_setup(void) {

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
  chMtxObjectInit(&m2);
 8006764:	f7fb b884 	b.w	8001870 <chMtxObjectInit>
 8006768:	20000834 	.word	0x20000834
 800676c:	20000814 	.word	0x20000814
 8006770:	20000824 	.word	0x20000824
	...

08006780 <mtx7_execute>:

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
}

static void mtx7_execute(void) {
 8006780:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006782:	4b24      	ldr	r3, [pc, #144]	; (8006814 <mtx7_execute+0x94>)

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 8006784:	4f24      	ldr	r7, [pc, #144]	; (8006818 <mtx7_execute+0x98>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	4d24      	ldr	r5, [pc, #144]	; (800681c <mtx7_execute+0x9c>)
 800678a:	689e      	ldr	r6, [r3, #8]
 800678c:	4b24      	ldr	r3, [pc, #144]	; (8006820 <mtx7_execute+0xa0>)
 800678e:	6838      	ldr	r0, [r7, #0]
 8006790:	4c24      	ldr	r4, [pc, #144]	; (8006824 <mtx7_execute+0xa4>)

  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
}

static void mtx7_execute(void) {
 8006792:	b083      	sub	sp, #12

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 8006794:	1c72      	adds	r2, r6, #1
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800679c:	462b      	mov	r3, r5
 800679e:	f7fa fcff 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4920      	ldr	r1, [pc, #128]	; (8006828 <mtx7_execute+0xa8>)
}

static void mtx7_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
 80067a6:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 80067a8:	1cb2      	adds	r2, r6, #2
 80067aa:	9100      	str	r1, [sp, #0]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80067b2:	462b      	mov	r3, r5
 80067b4:	f7fa fcf4 	bl	80011a0 <chThdCreateStatic>
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	491c      	ldr	r1, [pc, #112]	; (800682c <mtx7_execute+0xac>)

static void mtx7_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
 80067bc:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 80067be:	1cf2      	adds	r2, r6, #3
 80067c0:	9100      	str	r1, [sp, #0]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80067c8:	462b      	mov	r3, r5
 80067ca:	f7fa fce9 	bl	80011a0 <chThdCreateStatic>
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4917      	ldr	r1, [pc, #92]	; (8006830 <mtx7_execute+0xb0>)
static void mtx7_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
 80067d2:	60a0      	str	r0, [r4, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 80067d4:	1d32      	adds	r2, r6, #4
 80067d6:	9100      	str	r1, [sp, #0]
 80067d8:	4618      	mov	r0, r3
 80067da:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80067de:	462b      	mov	r3, r5
 80067e0:	f7fa fcde 	bl	80011a0 <chThdCreateStatic>
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread10, "A");
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	4913      	ldr	r1, [pc, #76]	; (8006834 <mtx7_execute+0xb4>)

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread10, "E");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "D");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
 80067e8:	60e0      	str	r0, [r4, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread10, "A");
 80067ea:	1d72      	adds	r2, r6, #5
 80067ec:	9100      	str	r1, [sp, #0]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80067f4:	462b      	mov	r3, r5
 80067f6:	f7fa fcd3 	bl	80011a0 <chThdCreateStatic>
 80067fa:	6120      	str	r0, [r4, #16]
  chCondBroadcast(&c1);
 80067fc:	480e      	ldr	r0, [pc, #56]	; (8006838 <mtx7_execute+0xb8>)
 80067fe:	f7fb f987 	bl	8001b10 <chCondBroadcast>
  test_wait_threads();
 8006802:	f7fe fe2d 	bl	8005460 <test_wait_threads>
  test_assert_sequence(1, "ABCDE");
 8006806:	490d      	ldr	r1, [pc, #52]	; (800683c <mtx7_execute+0xbc>)
 8006808:	2001      	movs	r0, #1
}
 800680a:	b003      	add	sp, #12
 800680c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread10, "C");
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, prio+4, thread10, "B");
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, prio+5, thread10, "A");
  chCondBroadcast(&c1);
  test_wait_threads();
  test_assert_sequence(1, "ABCDE");
 8006810:	f7fe bdce 	b.w	80053b0 <_test_assert_sequence>
 8006814:	200008e0 	.word	0x200008e0
 8006818:	08009c40 	.word	0x08009c40
 800681c:	080066f1 	.word	0x080066f1
 8006820:	08009f20 	.word	0x08009f20
 8006824:	20001460 	.word	0x20001460
 8006828:	0800ada0 	.word	0x0800ada0
 800682c:	08009f10 	.word	0x08009f10
 8006830:	08009f14 	.word	0x08009f14
 8006834:	08009f18 	.word	0x08009f18
 8006838:	20000834 	.word	0x20000834
 800683c:	08009f1c 	.word	0x08009f1c

08006840 <mtx8_execute>:
  chMtxLock(&m2);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m2);
}

static void mtx8_execute(void) {
 8006840:	b5f0      	push	{r4, r5, r6, r7, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006842:	4b1b      	ldr	r3, [pc, #108]	; (80068b0 <mtx8_execute+0x70>)

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread11, "A");
 8006844:	4e1b      	ldr	r6, [pc, #108]	; (80068b4 <mtx8_execute+0x74>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	6830      	ldr	r0, [r6, #0]
 800684a:	689d      	ldr	r5, [r3, #8]
 800684c:	4b1a      	ldr	r3, [pc, #104]	; (80068b8 <mtx8_execute+0x78>)
 800684e:	4c1b      	ldr	r4, [pc, #108]	; (80068bc <mtx8_execute+0x7c>)
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "C");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread12, "B");
  chCondSignal(&c1);
 8006850:	4f1b      	ldr	r7, [pc, #108]	; (80068c0 <mtx8_execute+0x80>)
  chMtxLock(&m2);
  test_emit_token(*(char *)p);
  chMtxUnlock(&m2);
}

static void mtx8_execute(void) {
 8006852:	b083      	sub	sp, #12

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread11, "A");
 8006854:	1c6a      	adds	r2, r5, #1
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800685c:	4b19      	ldr	r3, [pc, #100]	; (80068c4 <mtx8_execute+0x84>)
 800685e:	f7fa fc9f 	bl	80011a0 <chThdCreateStatic>
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "C");
 8006862:	6871      	ldr	r1, [r6, #4]
 8006864:	4b18      	ldr	r3, [pc, #96]	; (80068c8 <mtx8_execute+0x88>)
}

static void mtx8_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread11, "A");
 8006866:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "C");
 8006868:	1caa      	adds	r2, r5, #2
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	4608      	mov	r0, r1
 800686e:	4b17      	ldr	r3, [pc, #92]	; (80068cc <mtx8_execute+0x8c>)
 8006870:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006874:	f7fa fc94 	bl	80011a0 <chThdCreateStatic>
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread12, "B");
 8006878:	68b1      	ldr	r1, [r6, #8]
 800687a:	4b15      	ldr	r3, [pc, #84]	; (80068d0 <mtx8_execute+0x90>)

static void mtx8_execute(void) {

  tprio_t prio = chThdGetPriorityX();
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, prio+1, thread11, "A");
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "C");
 800687c:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread12, "B");
 800687e:	1cea      	adds	r2, r5, #3
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	4608      	mov	r0, r1
 8006884:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <mtx8_execute+0x94>)
 8006886:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800688a:	f7fa fc89 	bl	80011a0 <chThdCreateStatic>
 800688e:	60a0      	str	r0, [r4, #8]
  chCondSignal(&c1);
 8006890:	4638      	mov	r0, r7
 8006892:	f7fb f915 	bl	8001ac0 <chCondSignal>
  chCondSignal(&c1);
 8006896:	4638      	mov	r0, r7
 8006898:	f7fb f912 	bl	8001ac0 <chCondSignal>
  test_wait_threads();
 800689c:	f7fe fde0 	bl	8005460 <test_wait_threads>
  test_assert_sequence(1, "ABC");
 80068a0:	490d      	ldr	r1, [pc, #52]	; (80068d8 <mtx8_execute+0x98>)
 80068a2:	2001      	movs	r0, #1
}
 80068a4:	b003      	add	sp, #12
 80068a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, prio+2, thread10, "C");
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, prio+3, thread12, "B");
  chCondSignal(&c1);
  chCondSignal(&c1);
  test_wait_threads();
  test_assert_sequence(1, "ABC");
 80068aa:	f7fe bd81 	b.w	80053b0 <_test_assert_sequence>
 80068ae:	bf00      	nop
 80068b0:	200008e0 	.word	0x200008e0
 80068b4:	08009c40 	.word	0x08009c40
 80068b8:	08009f18 	.word	0x08009f18
 80068bc:	20001460 	.word	0x20001460
 80068c0:	20000834 	.word	0x20000834
 80068c4:	080068e1 	.word	0x080068e1
 80068c8:	08009f10 	.word	0x08009f10
 80068cc:	080066f1 	.word	0x080066f1
 80068d0:	08009f14 	.word	0x08009f14
 80068d4:	08006231 	.word	0x08006231
 80068d8:	0800a0a0 	.word	0x0800a0a0
 80068dc:	00000000 	.word	0x00000000

080068e0 <thread11>:
  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
  chMtxObjectInit(&m2);
}

static THD_FUNCTION(thread11, p) {
 80068e0:	b570      	push	{r4, r5, r6, lr}

  chMtxLock(&m2);
 80068e2:	4c0c      	ldr	r4, [pc, #48]	; (8006914 <thread11+0x34>)
  chMtxLock(&m1);
 80068e4:	4d0c      	ldr	r5, [pc, #48]	; (8006918 <thread11+0x38>)
  chCondObjectInit(&c1);
  chMtxObjectInit(&m1);
  chMtxObjectInit(&m2);
}

static THD_FUNCTION(thread11, p) {
 80068e6:	4606      	mov	r6, r0

  chMtxLock(&m2);
 80068e8:	4620      	mov	r0, r4
 80068ea:	f7fb f831 	bl	8001950 <chMtxLock>
  chMtxLock(&m1);
 80068ee:	4628      	mov	r0, r5
 80068f0:	f7fb f82e 	bl	8001950 <chMtxLock>
#if CH_CFG_USE_CONDVARS_TIMEOUT || defined(__DOXYGEN__)
  chCondWaitTimeout(&c1, TIME_INFINITE);
 80068f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80068f8:	4808      	ldr	r0, [pc, #32]	; (800691c <thread11+0x3c>)
 80068fa:	f7fb f989 	bl	8001c10 <chCondWaitTimeout>
#else
  chCondWait(&c1);
#endif
  test_emit_token(*(char *)p);
 80068fe:	7830      	ldrb	r0, [r6, #0]
 8006900:	f7fe fd2e 	bl	8005360 <test_emit_token>
  chMtxUnlock(&m1);
 8006904:	4628      	mov	r0, r5
 8006906:	f7fb f84b 	bl	80019a0 <chMtxUnlock>
  chMtxUnlock(&m2);
 800690a:	4620      	mov	r0, r4
}
 800690c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
#else
  chCondWait(&c1);
#endif
  test_emit_token(*(char *)p);
  chMtxUnlock(&m1);
  chMtxUnlock(&m2);
 8006910:	f7fb b846 	b.w	80019a0 <chMtxUnlock>
 8006914:	20000824 	.word	0x20000824
 8006918:	20000814 	.word	0x20000814
 800691c:	20000834 	.word	0x20000834

08006920 <msg1_execute>:
  chMsgSend(p, 'A');
  chMsgSend(p, 'B');
  chMsgSend(p, 'C');
}

static void msg1_execute(void) {
 8006920:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8006922:	4a18      	ldr	r2, [pc, #96]	; (8006984 <msg1_execute+0x64>)
  msg_t msg;

  /*
   * Testing the whole messages loop.
   */
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() + 1,
 8006924:	4b18      	ldr	r3, [pc, #96]	; (8006988 <msg1_execute+0x68>)
 8006926:	6991      	ldr	r1, [r2, #24]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	688a      	ldr	r2, [r1, #8]
 800692c:	4b17      	ldr	r3, [pc, #92]	; (800698c <msg1_execute+0x6c>)
  chMsgSend(p, 'A');
  chMsgSend(p, 'B');
  chMsgSend(p, 'C');
}

static void msg1_execute(void) {
 800692e:	b082      	sub	sp, #8
  msg_t msg;

  /*
   * Testing the whole messages loop.
   */
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() + 1,
 8006930:	3201      	adds	r2, #1
 8006932:	9100      	str	r1, [sp, #0]
 8006934:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006938:	f7fa fc32 	bl	80011a0 <chThdCreateStatic>
 800693c:	4b14      	ldr	r3, [pc, #80]	; (8006990 <msg1_execute+0x70>)
 800693e:	6018      	str	r0, [r3, #0]
                                 thread, chThdGetSelfX());
  tp = chMsgWait();
 8006940:	f7fb fb2e 	bl	8001fa0 <chMsgWait>
 8006944:	6b04      	ldr	r4, [r0, #48]	; 0x30
  msg = chMsgGet(tp);
  chMsgRelease(tp, msg);
 8006946:	4621      	mov	r1, r4
 8006948:	f7fb fb4a 	bl	8001fe0 <chMsgRelease>
  test_emit_token(msg);
 800694c:	b2e0      	uxtb	r0, r4
 800694e:	f7fe fd07 	bl	8005360 <test_emit_token>
  tp = chMsgWait();
 8006952:	f7fb fb25 	bl	8001fa0 <chMsgWait>
 8006956:	6b04      	ldr	r4, [r0, #48]	; 0x30
  msg = chMsgGet(tp);
  chMsgRelease(tp, msg);
 8006958:	4621      	mov	r1, r4
 800695a:	f7fb fb41 	bl	8001fe0 <chMsgRelease>
  test_emit_token(msg);
 800695e:	b2e0      	uxtb	r0, r4
 8006960:	f7fe fcfe 	bl	8005360 <test_emit_token>
  tp = chMsgWait();
 8006964:	f7fb fb1c 	bl	8001fa0 <chMsgWait>
 8006968:	6b04      	ldr	r4, [r0, #48]	; 0x30
  msg = chMsgGet(tp);
  chMsgRelease(tp, msg);
 800696a:	4621      	mov	r1, r4
 800696c:	f7fb fb38 	bl	8001fe0 <chMsgRelease>
  test_emit_token(msg);
 8006970:	b2e0      	uxtb	r0, r4
 8006972:	f7fe fcf5 	bl	8005360 <test_emit_token>
  test_assert_sequence(1, "ABC");
 8006976:	4907      	ldr	r1, [pc, #28]	; (8006994 <msg1_execute+0x74>)
 8006978:	2001      	movs	r0, #1
}
 800697a:	b002      	add	sp, #8
 800697c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  test_emit_token(msg);
  tp = chMsgWait();
  msg = chMsgGet(tp);
  chMsgRelease(tp, msg);
  test_emit_token(msg);
  test_assert_sequence(1, "ABC");
 8006980:	f7fe bd16 	b.w	80053b0 <_test_assert_sequence>
 8006984:	200008e0 	.word	0x200008e0
 8006988:	08009c40 	.word	0x08009c40
 800698c:	080069a1 	.word	0x080069a1
 8006990:	20001460 	.word	0x20001460
 8006994:	0800a0a0 	.word	0x0800a0a0
	...

080069a0 <thread>:
 * A thread is spawned that sends four messages back to the tester thread.<br>
 * The test expect to receive the messages in the correct sequence and to
 * not find a fifth message waiting.
 */

static THD_FUNCTION(thread, p) {
 80069a0:	b510      	push	{r4, lr}

  chMsgSend(p, 'A');
 80069a2:	2141      	movs	r1, #65	; 0x41
 * A thread is spawned that sends four messages back to the tester thread.<br>
 * The test expect to receive the messages in the correct sequence and to
 * not find a fifth message waiting.
 */

static THD_FUNCTION(thread, p) {
 80069a4:	4604      	mov	r4, r0

  chMsgSend(p, 'A');
 80069a6:	f7fb fadb 	bl	8001f60 <chMsgSend>
  chMsgSend(p, 'B');
 80069aa:	4620      	mov	r0, r4
 80069ac:	2142      	movs	r1, #66	; 0x42
 80069ae:	f7fb fad7 	bl	8001f60 <chMsgSend>
  chMsgSend(p, 'C');
 80069b2:	4620      	mov	r0, r4
 80069b4:	2143      	movs	r1, #67	; 0x43
}
 80069b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

static THD_FUNCTION(thread, p) {

  chMsgSend(p, 'A');
  chMsgSend(p, 'B');
  chMsgSend(p, 'C');
 80069ba:	f7fb bad1 	b.w	8001f60 <chMsgSend>
 80069be:	bf00      	nop

080069c0 <mbox1_execute>:
static void mbox1_setup(void) {

  chMBObjectInit(&mb1, (msg_t *)test.wa.T0, MB_SIZE);
}

static void mbox1_execute(void) {
 80069c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c4:	2320      	movs	r3, #32
 80069c6:	b082      	sub	sp, #8
 80069c8:	f383 8811 	msr	BASEPRI, r3
 80069cc:	4ecb      	ldr	r6, [pc, #812]	; (8006cfc <mbox1_execute+0x33c>)
  unsigned i;

  /*
   * Testing initial space.
   */
  test_assert_lock(1, chMBGetFreeCountI(&mb1) == MB_SIZE, "wrong size");
 80069ce:	6a71      	ldr	r1, [r6, #36]	; 0x24
 80069d0:	f1a1 0105 	sub.w	r1, r1, #5
 80069d4:	fab1 f181 	clz	r1, r1
 80069d8:	2001      	movs	r0, #1
 80069da:	0949      	lsrs	r1, r1, #5
 80069dc:	f7fe fcd0 	bl	8005380 <_test_assert>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	f040 8118 	bne.w	8006c16 <mbox1_execute+0x256>
 80069e6:	f380 8811 	msr	BASEPRI, r0
 80069ea:	2442      	movs	r4, #66	; 0x42

  /*
   * Testing enqueuing and backward circularity.
   */
  for (i = 0; i < MB_SIZE - 1; i++) {
    msg1 = chMBPost(&mb1, 'B' + i, TIME_INFINITE);
 80069ec:	4dc3      	ldr	r5, [pc, #780]	; (8006cfc <mbox1_execute+0x33c>)
 80069ee:	4621      	mov	r1, r4
 80069f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069f4:	4628      	mov	r0, r5
 80069f6:	f7fb fb43 	bl	8002080 <chMBPost>
    test_assert(2, msg1 == MSG_OK, "wrong wake-up message");
 80069fa:	fab0 f180 	clz	r1, r0
 80069fe:	0949      	lsrs	r1, r1, #5
 8006a00:	2002      	movs	r0, #2
 8006a02:	f7fe fcbd 	bl	8005380 <_test_assert>
 8006a06:	3401      	adds	r4, #1
 8006a08:	b980      	cbnz	r0, 8006a2c <mbox1_execute+0x6c>
  test_assert_lock(1, chMBGetFreeCountI(&mb1) == MB_SIZE, "wrong size");

  /*
   * Testing enqueuing and backward circularity.
   */
  for (i = 0; i < MB_SIZE - 1; i++) {
 8006a0a:	2c46      	cmp	r4, #70	; 0x46
 8006a0c:	d1ee      	bne.n	80069ec <mbox1_execute+0x2c>
    msg1 = chMBPost(&mb1, 'B' + i, TIME_INFINITE);
    test_assert(2, msg1 == MSG_OK, "wrong wake-up message");
  }
  msg1 = chMBPostAhead(&mb1, 'A', TIME_INFINITE);
 8006a0e:	2141      	movs	r1, #65	; 0x41
 8006a10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a14:	4628      	mov	r0, r5
 8006a16:	f7fb fb7b 	bl	8002110 <chMBPostAhead>
  test_assert(3, msg1 == MSG_OK, "wrong wake-up message");
 8006a1a:	fab0 f180 	clz	r1, r0
 8006a1e:	0949      	lsrs	r1, r1, #5
 8006a20:	2003      	movs	r0, #3
 8006a22:	f7fe fcad 	bl	8005380 <_test_assert>
 8006a26:	2800      	cmp	r0, #0
 8006a28:	f000 80fb 	beq.w	8006c22 <mbox1_execute+0x262>
   */
  test_assert_lock(44, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
  test_assert_lock(45, chMBGetUsedCountI(&mb1) == 0, "still full");
  test_assert_lock(46, mb1.mb_buffer == mb1.mb_wrptr, "write pointer not aligned to base");
  test_assert_lock(47, mb1.mb_buffer == mb1.mb_rdptr, "read pointer not aligned to base");
}
 8006a2c:	b002      	add	sp, #8
 8006a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a32:	f385 8811 	msr	BASEPRI, r5
 8006a36:	f387 8811 	msr	BASEPRI, r7
    test_assert(28, msg1 == MSG_OK, "wrong wake-up message");
    test_emit_token(msg2);
  }
  test_assert_sequence(29, "ABCDE");
  test_assert_lock(30, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
  test_assert_lock(31, chMBGetUsedCountI(&mb1) == 0, "still full");
 8006a3a:	69a1      	ldr	r1, [r4, #24]
 8006a3c:	fab1 f181 	clz	r1, r1
 8006a40:	0949      	lsrs	r1, r1, #5
 8006a42:	201f      	movs	r0, #31
 8006a44:	f7fe fc9c 	bl	8005380 <_test_assert>
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	f040 829c 	bne.w	8006f86 <mbox1_execute+0x5c6>
 8006a4e:	f385 8811 	msr	BASEPRI, r5
  test_assert(32, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006a52:	68e1      	ldr	r1, [r4, #12]
 8006a54:	68a3      	ldr	r3, [r4, #8]
 8006a56:	1acb      	subs	r3, r1, r3
 8006a58:	4259      	negs	r1, r3
 8006a5a:	4159      	adcs	r1, r3
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7fe fc8f 	bl	8005380 <_test_assert>
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d1e2      	bne.n	8006a2c <mbox1_execute+0x6c>
 8006a66:	f387 8811 	msr	BASEPRI, r7

  chSysLock();
  msg1 = chMBPostAheadI(&mb1, 'E');
 8006a6a:	2145      	movs	r1, #69	; 0x45
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f7fb fb77 	bl	8002160 <chMBPostAheadI>
  test_assert(33, msg1 == MSG_OK, "wrong wake-up message");
 8006a72:	fab0 f180 	clz	r1, r0
 8006a76:	0949      	lsrs	r1, r1, #5
 8006a78:	2021      	movs	r0, #33	; 0x21
 8006a7a:	f7fe fc81 	bl	8005380 <_test_assert>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d1d4      	bne.n	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostAheadI(&mb1, 'D');
 8006a82:	2144      	movs	r1, #68	; 0x44
 8006a84:	4620      	mov	r0, r4
 8006a86:	f7fb fb6b 	bl	8002160 <chMBPostAheadI>
  test_assert(34, msg1 == MSG_OK, "wrong wake-up message");
 8006a8a:	fab0 f180 	clz	r1, r0
 8006a8e:	0949      	lsrs	r1, r1, #5
 8006a90:	2022      	movs	r0, #34	; 0x22
 8006a92:	f7fe fc75 	bl	8005380 <_test_assert>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	d1c8      	bne.n	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostAheadI(&mb1, 'C');
 8006a9a:	2143      	movs	r1, #67	; 0x43
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f7fb fb5f 	bl	8002160 <chMBPostAheadI>
  test_assert(35, msg1 == MSG_OK, "wrong wake-up message");
 8006aa2:	fab0 f180 	clz	r1, r0
 8006aa6:	0949      	lsrs	r1, r1, #5
 8006aa8:	2023      	movs	r0, #35	; 0x23
 8006aaa:	f7fe fc69 	bl	8005380 <_test_assert>
 8006aae:	2800      	cmp	r0, #0
 8006ab0:	d1bc      	bne.n	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostAheadI(&mb1, 'B');
 8006ab2:	2142      	movs	r1, #66	; 0x42
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	f7fb fb53 	bl	8002160 <chMBPostAheadI>
  test_assert(36, msg1 == MSG_OK, "wrong wake-up message");
 8006aba:	fab0 f180 	clz	r1, r0
 8006abe:	0949      	lsrs	r1, r1, #5
 8006ac0:	2024      	movs	r0, #36	; 0x24
 8006ac2:	f7fe fc5d 	bl	8005380 <_test_assert>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d1b0      	bne.n	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostAheadI(&mb1, 'A');
 8006aca:	4c8c      	ldr	r4, [pc, #560]	; (8006cfc <mbox1_execute+0x33c>)
 8006acc:	2141      	movs	r1, #65	; 0x41
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f7fb fb46 	bl	8002160 <chMBPostAheadI>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
  test_assert(37, msg1 == MSG_OK, "wrong wake-up message");
 8006ada:	fab0 f180 	clz	r1, r0
 8006ade:	0949      	lsrs	r1, r1, #5
 8006ae0:	2025      	movs	r0, #37	; 0x25
 8006ae2:	f7fe fc4d 	bl	8005380 <_test_assert>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d1a0      	bne.n	8006a2c <mbox1_execute+0x6c>
  test_assert(38, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006aea:	68e1      	ldr	r1, [r4, #12]
 8006aec:	68a3      	ldr	r3, [r4, #8]
 8006aee:	ebc3 0801 	rsb	r8, r3, r1
 8006af2:	f1d8 0100 	rsbs	r1, r8, #0
 8006af6:	eb41 0108 	adc.w	r1, r1, r8
 8006afa:	2026      	movs	r0, #38	; 0x26
 8006afc:	f7fe fc40 	bl	8005380 <_test_assert>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d193      	bne.n	8006a2c <mbox1_execute+0x6c>
 8006b04:	4607      	mov	r7, r0
 8006b06:	2405      	movs	r4, #5
 8006b08:	f04f 0820 	mov.w	r8, #32
 8006b0c:	2620      	movs	r6, #32
 8006b0e:	f388 8811 	msr	BASEPRI, r8
  for (i = 0; i < MB_SIZE; i++) {
    chSysLock();
    msg1 = chMBFetchI(&mb1, &msg2);
 8006b12:	4d7a      	ldr	r5, [pc, #488]	; (8006cfc <mbox1_execute+0x33c>)
 8006b14:	a901      	add	r1, sp, #4
 8006b16:	4628      	mov	r0, r5
 8006b18:	f7fb fb62 	bl	80021e0 <chMBFetchI>
 8006b1c:	f387 8811 	msr	BASEPRI, r7
    chSysUnlock();
    test_assert(39, msg1 == MSG_OK, "wrong wake-up message");
 8006b20:	fab0 f180 	clz	r1, r0
 8006b24:	0949      	lsrs	r1, r1, #5
 8006b26:	2027      	movs	r0, #39	; 0x27
 8006b28:	f7fe fc2a 	bl	8005380 <_test_assert>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	f47f af7d 	bne.w	8006a2c <mbox1_execute+0x6c>
    test_emit_token(msg2);
 8006b32:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8006b36:	f7fe fc13 	bl	8005360 <test_emit_token>
  test_assert(36, msg1 == MSG_OK, "wrong wake-up message");
  msg1 = chMBPostAheadI(&mb1, 'A');
  chSysUnlock();
  test_assert(37, msg1 == MSG_OK, "wrong wake-up message");
  test_assert(38, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
  for (i = 0; i < MB_SIZE; i++) {
 8006b3a:	3c01      	subs	r4, #1
 8006b3c:	d1e6      	bne.n	8006b0c <mbox1_execute+0x14c>
    msg1 = chMBFetchI(&mb1, &msg2);
    chSysUnlock();
    test_assert(39, msg1 == MSG_OK, "wrong wake-up message");
    test_emit_token(msg2);
  }
  test_assert_sequence(40, "ABCDE");
 8006b3e:	4970      	ldr	r1, [pc, #448]	; (8006d00 <mbox1_execute+0x340>)
 8006b40:	2028      	movs	r0, #40	; 0x28
 8006b42:	f7fe fc35 	bl	80053b0 <_test_assert_sequence>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	f47f af70 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006b4c:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(41, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
 8006b50:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8006b52:	f1a1 0c05 	sub.w	ip, r1, #5
 8006b56:	f1dc 0100 	rsbs	r1, ip, #0
 8006b5a:	eb41 010c 	adc.w	r1, r1, ip
 8006b5e:	2029      	movs	r0, #41	; 0x29
 8006b60:	f7fe fc0e 	bl	8005380 <_test_assert>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	f040 80c5 	bne.w	8006cf4 <mbox1_execute+0x334>
 8006b6a:	f384 8811 	msr	BASEPRI, r4
 8006b6e:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(42, chMBGetUsedCountI(&mb1) == 0, "still full");
 8006b72:	69a9      	ldr	r1, [r5, #24]
 8006b74:	fab1 f181 	clz	r1, r1
 8006b78:	0949      	lsrs	r1, r1, #5
 8006b7a:	202a      	movs	r0, #42	; 0x2a
 8006b7c:	f7fe fc00 	bl	8005380 <_test_assert>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	f040 80b7 	bne.w	8006cf4 <mbox1_execute+0x334>
 8006b86:	f384 8811 	msr	BASEPRI, r4
  test_assert(43, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006b8a:	68e9      	ldr	r1, [r5, #12]
 8006b8c:	68ab      	ldr	r3, [r5, #8]
 8006b8e:	ebc3 0e01 	rsb	lr, r3, r1
 8006b92:	f1de 0100 	rsbs	r1, lr, #0
 8006b96:	eb41 010e 	adc.w	r1, r1, lr
 8006b9a:	202b      	movs	r0, #43	; 0x2b
 8006b9c:	f7fe fbf0 	bl	8005380 <_test_assert>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	f47f af43 	bne.w	8006a2c <mbox1_execute+0x6c>

  /*
   * Testing reset.
   */
  chMBReset(&mb1);
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	f7fb fa5a 	bl	8002060 <chMBReset>
 8006bac:	f386 8811 	msr	BASEPRI, r6

  /*
   * Re-testing final conditions.
   */
  test_assert_lock(44, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
 8006bb0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8006bb2:	1f4f      	subs	r7, r1, #5
 8006bb4:	4279      	negs	r1, r7
 8006bb6:	4179      	adcs	r1, r7
 8006bb8:	202c      	movs	r0, #44	; 0x2c
 8006bba:	f7fe fbe1 	bl	8005380 <_test_assert>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	f040 8098 	bne.w	8006cf4 <mbox1_execute+0x334>
 8006bc4:	f384 8811 	msr	BASEPRI, r4
 8006bc8:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(45, chMBGetUsedCountI(&mb1) == 0, "still full");
 8006bcc:	69a9      	ldr	r1, [r5, #24]
 8006bce:	fab1 f181 	clz	r1, r1
 8006bd2:	0949      	lsrs	r1, r1, #5
 8006bd4:	202d      	movs	r0, #45	; 0x2d
 8006bd6:	f7fe fbd3 	bl	8005380 <_test_assert>
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	f040 808a 	bne.w	8006cf4 <mbox1_execute+0x334>
 8006be0:	f384 8811 	msr	BASEPRI, r4
 8006be4:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(46, mb1.mb_buffer == mb1.mb_wrptr, "write pointer not aligned to base");
 8006be8:	6829      	ldr	r1, [r5, #0]
 8006bea:	68ab      	ldr	r3, [r5, #8]
 8006bec:	1aca      	subs	r2, r1, r3
 8006bee:	4251      	negs	r1, r2
 8006bf0:	4151      	adcs	r1, r2
 8006bf2:	202e      	movs	r0, #46	; 0x2e
 8006bf4:	f7fe fbc4 	bl	8005380 <_test_assert>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d17b      	bne.n	8006cf4 <mbox1_execute+0x334>
 8006bfc:	f384 8811 	msr	BASEPRI, r4
 8006c00:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(47, mb1.mb_buffer == mb1.mb_rdptr, "read pointer not aligned to base");
 8006c04:	6829      	ldr	r1, [r5, #0]
 8006c06:	68eb      	ldr	r3, [r5, #12]
 8006c08:	1acb      	subs	r3, r1, r3
 8006c0a:	4259      	negs	r1, r3
 8006c0c:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8006c10:	4159      	adcs	r1, r3
 8006c12:	f7fe fbb5 	bl	8005380 <_test_assert>
 8006c16:	2300      	movs	r3, #0
 8006c18:	f383 8811 	msr	BASEPRI, r3
}
 8006c1c:	b002      	add	sp, #8
 8006c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  test_assert(3, msg1 == MSG_OK, "wrong wake-up message");

  /*
   * Testing post timeout.
   */
  msg1 = chMBPost(&mb1, 'X', 1);
 8006c22:	2201      	movs	r2, #1
 8006c24:	2158      	movs	r1, #88	; 0x58
 8006c26:	4628      	mov	r0, r5
 8006c28:	f7fb fa2a 	bl	8002080 <chMBPost>
  test_assert(4, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006c2c:	f1a0 31ff 	sub.w	r1, r0, #4294967295	; 0xffffffff
 8006c30:	fab1 f181 	clz	r1, r1
 8006c34:	0949      	lsrs	r1, r1, #5
 8006c36:	2004      	movs	r0, #4
 8006c38:	f7fe fba2 	bl	8005380 <_test_assert>
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	f47f aef4 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006c44:	2720      	movs	r7, #32
 8006c46:	f387 8811 	msr	BASEPRI, r7
  chSysLock();
  msg1 = chMBPostI(&mb1, 'X');
 8006c4a:	2158      	movs	r1, #88	; 0x58
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f7fb fa3f 	bl	80020d0 <chMBPostI>
 8006c52:	4601      	mov	r1, r0
 8006c54:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
  test_assert(5, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006c58:	f1a1 31ff 	sub.w	r1, r1, #4294967295	; 0xffffffff
 8006c5c:	fab1 f181 	clz	r1, r1
 8006c60:	2005      	movs	r0, #5
 8006c62:	0949      	lsrs	r1, r1, #5
 8006c64:	f7fe fb8c 	bl	8005380 <_test_assert>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f47f aedf 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostAhead(&mb1, 'X', 1);
 8006c6e:	2201      	movs	r2, #1
 8006c70:	2158      	movs	r1, #88	; 0x58
 8006c72:	4628      	mov	r0, r5
 8006c74:	f7fb fa4c 	bl	8002110 <chMBPostAhead>
  test_assert(6, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006c78:	f1a0 31ff 	sub.w	r1, r0, #4294967295	; 0xffffffff
 8006c7c:	fab1 f181 	clz	r1, r1
 8006c80:	0949      	lsrs	r1, r1, #5
 8006c82:	2006      	movs	r0, #6
 8006c84:	f7fe fb7c 	bl	8005380 <_test_assert>
 8006c88:	4604      	mov	r4, r0
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	f47f aece 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006c90:	f387 8811 	msr	BASEPRI, r7
  chSysLock();
  msg1 = chMBPostAheadI(&mb1, 'X');
 8006c94:	2158      	movs	r1, #88	; 0x58
 8006c96:	4628      	mov	r0, r5
 8006c98:	f7fb fa62 	bl	8002160 <chMBPostAheadI>
 8006c9c:	4601      	mov	r1, r0
 8006c9e:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
  test_assert(7, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006ca2:	f1a1 31ff 	sub.w	r1, r1, #4294967295	; 0xffffffff
 8006ca6:	fab1 f181 	clz	r1, r1
 8006caa:	2007      	movs	r0, #7
 8006cac:	0949      	lsrs	r1, r1, #5
 8006cae:	f7fe fb67 	bl	8005380 <_test_assert>
 8006cb2:	4680      	mov	r8, r0
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	f47f aeb9 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006cba:	f387 8811 	msr	BASEPRI, r7

  /*
   * Testing final conditions.
   */
  test_assert_lock(8, chMBGetFreeCountI(&mb1) == 0, "still empty");
 8006cbe:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8006cc0:	fab1 f181 	clz	r1, r1
 8006cc4:	0949      	lsrs	r1, r1, #5
 8006cc6:	2008      	movs	r0, #8
 8006cc8:	f7fe fb5a 	bl	8005380 <_test_assert>
 8006ccc:	4604      	mov	r4, r0
 8006cce:	b110      	cbz	r0, 8006cd6 <mbox1_execute+0x316>
 8006cd0:	f388 8811 	msr	BASEPRI, r8
 8006cd4:	e6aa      	b.n	8006a2c <mbox1_execute+0x6c>
 8006cd6:	f380 8811 	msr	BASEPRI, r0
 8006cda:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(9, chMBGetUsedCountI(&mb1) == MB_SIZE, "not full");
 8006cde:	69a9      	ldr	r1, [r5, #24]
 8006ce0:	f1a1 0e05 	sub.w	lr, r1, #5
 8006ce4:	f1de 0100 	rsbs	r1, lr, #0
 8006ce8:	eb41 010e 	adc.w	r1, r1, lr
 8006cec:	2009      	movs	r0, #9
 8006cee:	f7fe fb47 	bl	8005380 <_test_assert>
 8006cf2:	b138      	cbz	r0, 8006d04 <mbox1_execute+0x344>
 8006cf4:	f384 8811 	msr	BASEPRI, r4
 8006cf8:	e698      	b.n	8006a2c <mbox1_execute+0x6c>
 8006cfa:	bf00      	nop
 8006cfc:	2000083c 	.word	0x2000083c
 8006d00:	08009f1c 	.word	0x08009f1c
 8006d04:	f380 8811 	msr	BASEPRI, r0
 8006d08:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(10, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006d0c:	68e9      	ldr	r1, [r5, #12]
 8006d0e:	68ab      	ldr	r3, [r5, #8]
 8006d10:	1acc      	subs	r4, r1, r3
 8006d12:	4261      	negs	r1, r4
 8006d14:	f04f 000a 	mov.w	r0, #10
 8006d18:	4161      	adcs	r1, r4
 8006d1a:	f7fe fb31 	bl	8005380 <_test_assert>
 8006d1e:	2300      	movs	r3, #0
 8006d20:	2800      	cmp	r0, #0
 8006d22:	f47f af79 	bne.w	8006c18 <mbox1_execute+0x258>
 8006d26:	f383 8811 	msr	BASEPRI, r3
 8006d2a:	2505      	movs	r5, #5
 8006d2c:	e005      	b.n	8006d3a <mbox1_execute+0x37a>
   * Testing dequeuing.
   */
  for (i = 0; i < MB_SIZE; i++) {
    msg1 = chMBFetch(&mb1, &msg2, TIME_INFINITE);
    test_assert(11, msg1 == MSG_OK, "wrong wake-up message");
    test_emit_token(msg2);
 8006d2e:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8006d32:	f7fe fb15 	bl	8005360 <test_emit_token>
  test_assert_lock(10, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");

  /*
   * Testing dequeuing.
   */
  for (i = 0; i < MB_SIZE; i++) {
 8006d36:	3d01      	subs	r5, #1
 8006d38:	d00f      	beq.n	8006d5a <mbox1_execute+0x39a>
    msg1 = chMBFetch(&mb1, &msg2, TIME_INFINITE);
 8006d3a:	4c94      	ldr	r4, [pc, #592]	; (8006f8c <mbox1_execute+0x5cc>)
 8006d3c:	a901      	add	r1, sp, #4
 8006d3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d42:	4620      	mov	r0, r4
 8006d44:	f7fb fa24 	bl	8002190 <chMBFetch>
    test_assert(11, msg1 == MSG_OK, "wrong wake-up message");
 8006d48:	fab0 f180 	clz	r1, r0
 8006d4c:	0949      	lsrs	r1, r1, #5
 8006d4e:	200b      	movs	r0, #11
 8006d50:	f7fe fb16 	bl	8005380 <_test_assert>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	d0ea      	beq.n	8006d2e <mbox1_execute+0x36e>
 8006d58:	e668      	b.n	8006a2c <mbox1_execute+0x6c>
    test_emit_token(msg2);
  }
  test_assert_sequence(12, "ABCDE");
 8006d5a:	498d      	ldr	r1, [pc, #564]	; (8006f90 <mbox1_execute+0x5d0>)
 8006d5c:	200c      	movs	r0, #12
 8006d5e:	f7fe fb27 	bl	80053b0 <_test_assert_sequence>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	f47f ae62 	bne.w	8006a2c <mbox1_execute+0x6c>

  /*
   * Testing buffer circularity.
   */
  msg1 = chMBPost(&mb1, 'B' + i, TIME_INFINITE);
 8006d68:	2147      	movs	r1, #71	; 0x47
 8006d6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f7fb f986 	bl	8002080 <chMBPost>
  test_assert(13, msg1 == MSG_OK, "wrong wake-up message");
 8006d74:	fab0 f180 	clz	r1, r0
 8006d78:	0949      	lsrs	r1, r1, #5
 8006d7a:	200d      	movs	r0, #13
 8006d7c:	f7fe fb00 	bl	8005380 <_test_assert>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	f47f ae53 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBFetch(&mb1, &msg2, TIME_INFINITE);
 8006d86:	a901      	add	r1, sp, #4
 8006d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	f7fb f9ff 	bl	8002190 <chMBFetch>
  test_assert(14, msg1 == MSG_OK, "wrong wake-up message");
 8006d92:	fab0 f180 	clz	r1, r0
 8006d96:	0949      	lsrs	r1, r1, #5
 8006d98:	200e      	movs	r0, #14
 8006d9a:	f7fe faf1 	bl	8005380 <_test_assert>
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	f47f ae44 	bne.w	8006a2c <mbox1_execute+0x6c>
  test_assert(15, mb1.mb_buffer == mb1.mb_wrptr, "write pointer not aligned to base");
 8006da4:	6821      	ldr	r1, [r4, #0]
 8006da6:	68a3      	ldr	r3, [r4, #8]
 8006da8:	1aca      	subs	r2, r1, r3
 8006daa:	4251      	negs	r1, r2
 8006dac:	4151      	adcs	r1, r2
 8006dae:	200f      	movs	r0, #15
 8006db0:	f7fe fae6 	bl	8005380 <_test_assert>
 8006db4:	2800      	cmp	r0, #0
 8006db6:	f47f ae39 	bne.w	8006a2c <mbox1_execute+0x6c>
  test_assert(16, mb1.mb_buffer == mb1.mb_rdptr, "read pointer not aligned to base");
 8006dba:	6821      	ldr	r1, [r4, #0]
 8006dbc:	68e3      	ldr	r3, [r4, #12]
 8006dbe:	1acb      	subs	r3, r1, r3
 8006dc0:	4259      	negs	r1, r3
 8006dc2:	4159      	adcs	r1, r3
 8006dc4:	2010      	movs	r0, #16
 8006dc6:	f7fe fadb 	bl	8005380 <_test_assert>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	f47f ae2e 	bne.w	8006a2c <mbox1_execute+0x6c>

  /*
   * Testing fetch timeout.
   */
  msg1 = chMBFetch(&mb1, &msg2, 1);
 8006dd0:	a901      	add	r1, sp, #4
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f7fb f9db 	bl	8002190 <chMBFetch>
  test_assert(17, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006dda:	f100 0801 	add.w	r8, r0, #1
 8006dde:	f1d8 0100 	rsbs	r1, r8, #0
 8006de2:	eb41 0108 	adc.w	r1, r1, r8
 8006de6:	2011      	movs	r0, #17
 8006de8:	f7fe faca 	bl	8005380 <_test_assert>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f47f ae1d 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006df2:	2720      	movs	r7, #32
 8006df4:	f387 8811 	msr	BASEPRI, r7
  chSysLock();
  msg1 = chMBFetchI(&mb1, &msg2);
 8006df8:	a901      	add	r1, sp, #4
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f7fb f9f0 	bl	80021e0 <chMBFetchI>
 8006e00:	4601      	mov	r1, r0
 8006e02:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();
  test_assert(18, msg1 == MSG_TIMEOUT, "wrong wake-up message");
 8006e06:	f101 0c01 	add.w	ip, r1, #1
 8006e0a:	f1dc 0100 	rsbs	r1, ip, #0
 8006e0e:	eb41 010c 	adc.w	r1, r1, ip
 8006e12:	2012      	movs	r0, #18
 8006e14:	f7fe fab4 	bl	8005380 <_test_assert>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	f47f ae07 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006e1e:	f387 8811 	msr	BASEPRI, r7

  /*
   * Testing final conditions.
   */
  test_assert_lock(19, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
 8006e22:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006e24:	f1a1 0e05 	sub.w	lr, r1, #5
 8006e28:	f1de 0100 	rsbs	r1, lr, #0
 8006e2c:	eb41 010e 	adc.w	r1, r1, lr
 8006e30:	2013      	movs	r0, #19
 8006e32:	f7fe faa5 	bl	8005380 <_test_assert>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	f47f aeed 	bne.w	8006c16 <mbox1_execute+0x256>
 8006e3c:	2700      	movs	r7, #0
 8006e3e:	f387 8811 	msr	BASEPRI, r7
 8006e42:	2520      	movs	r5, #32
 8006e44:	f385 8811 	msr	BASEPRI, r5
  test_assert_lock(20, chMBGetUsedCountI(&mb1) == 0, "still full");
 8006e48:	69b1      	ldr	r1, [r6, #24]
 8006e4a:	4c50      	ldr	r4, [pc, #320]	; (8006f8c <mbox1_execute+0x5cc>)
 8006e4c:	fab1 f181 	clz	r1, r1
 8006e50:	0949      	lsrs	r1, r1, #5
 8006e52:	2014      	movs	r0, #20
 8006e54:	f7fe fa94 	bl	8005380 <_test_assert>
 8006e58:	4606      	mov	r6, r0
 8006e5a:	b110      	cbz	r0, 8006e62 <mbox1_execute+0x4a2>
 8006e5c:	f387 8811 	msr	BASEPRI, r7
 8006e60:	e5e4      	b.n	8006a2c <mbox1_execute+0x6c>
 8006e62:	f380 8811 	msr	BASEPRI, r0
 8006e66:	f385 8811 	msr	BASEPRI, r5
  test_assert_lock(21, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006e6a:	68e1      	ldr	r1, [r4, #12]
 8006e6c:	68a3      	ldr	r3, [r4, #8]
 8006e6e:	1acf      	subs	r7, r1, r3
 8006e70:	4279      	negs	r1, r7
 8006e72:	4179      	adcs	r1, r7
 8006e74:	2015      	movs	r0, #21
 8006e76:	f7fe fa83 	bl	8005380 <_test_assert>
 8006e7a:	b110      	cbz	r0, 8006e82 <mbox1_execute+0x4c2>
 8006e7c:	f386 8811 	msr	BASEPRI, r6
 8006e80:	e5d4      	b.n	8006a2c <mbox1_execute+0x6c>
 8006e82:	f380 8811 	msr	BASEPRI, r0
 8006e86:	f385 8811 	msr	BASEPRI, r5

  /*
   * Testing I-Class.
   */
  chSysLock();
  msg1 = chMBPostI(&mb1, 'A');
 8006e8a:	2141      	movs	r1, #65	; 0x41
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	f7fb f91f 	bl	80020d0 <chMBPostI>
  test_assert(22, msg1 == MSG_OK, "wrong wake-up message");
 8006e92:	fab0 f180 	clz	r1, r0
 8006e96:	0949      	lsrs	r1, r1, #5
 8006e98:	2016      	movs	r0, #22
 8006e9a:	f7fe fa71 	bl	8005380 <_test_assert>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	f47f adc4 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostI(&mb1, 'B');
 8006ea4:	2142      	movs	r1, #66	; 0x42
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	f7fb f912 	bl	80020d0 <chMBPostI>
  test_assert(23, msg1 == MSG_OK, "wrong wake-up message");
 8006eac:	fab0 f180 	clz	r1, r0
 8006eb0:	0949      	lsrs	r1, r1, #5
 8006eb2:	2017      	movs	r0, #23
 8006eb4:	f7fe fa64 	bl	8005380 <_test_assert>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	f47f adb7 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostI(&mb1, 'C');
 8006ebe:	2143      	movs	r1, #67	; 0x43
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f7fb f905 	bl	80020d0 <chMBPostI>
  test_assert(24, msg1 == MSG_OK, "wrong wake-up message");
 8006ec6:	fab0 f180 	clz	r1, r0
 8006eca:	0949      	lsrs	r1, r1, #5
 8006ecc:	2018      	movs	r0, #24
 8006ece:	f7fe fa57 	bl	8005380 <_test_assert>
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	f47f adaa 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostI(&mb1, 'D');
 8006ed8:	2144      	movs	r1, #68	; 0x44
 8006eda:	4620      	mov	r0, r4
 8006edc:	f7fb f8f8 	bl	80020d0 <chMBPostI>
  test_assert(25, msg1 == MSG_OK, "wrong wake-up message");
 8006ee0:	fab0 f180 	clz	r1, r0
 8006ee4:	0949      	lsrs	r1, r1, #5
 8006ee6:	2019      	movs	r0, #25
 8006ee8:	f7fe fa4a 	bl	8005380 <_test_assert>
 8006eec:	4606      	mov	r6, r0
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	f47f ad9c 	bne.w	8006a2c <mbox1_execute+0x6c>
  msg1 = chMBPostI(&mb1, 'E');
 8006ef4:	2145      	movs	r1, #69	; 0x45
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f7fb f8ea 	bl	80020d0 <chMBPostI>
 8006efc:	f386 8811 	msr	BASEPRI, r6
  chSysUnlock();
  test_assert(26, msg1 == MSG_OK, "wrong wake-up message");
 8006f00:	fab0 f180 	clz	r1, r0
 8006f04:	0949      	lsrs	r1, r1, #5
 8006f06:	201a      	movs	r0, #26
 8006f08:	f7fe fa3a 	bl	8005380 <_test_assert>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	f47f ad8d 	bne.w	8006a2c <mbox1_execute+0x6c>
  test_assert(27, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
 8006f12:	68e1      	ldr	r1, [r4, #12]
 8006f14:	68a3      	ldr	r3, [r4, #8]
 8006f16:	1acc      	subs	r4, r1, r3
 8006f18:	4261      	negs	r1, r4
 8006f1a:	4161      	adcs	r1, r4
 8006f1c:	201b      	movs	r0, #27
 8006f1e:	f7fe fa2f 	bl	8005380 <_test_assert>
 8006f22:	2800      	cmp	r0, #0
 8006f24:	f47f ad82 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006f28:	462e      	mov	r6, r5
 8006f2a:	4680      	mov	r8, r0
 8006f2c:	2505      	movs	r5, #5
 8006f2e:	2720      	movs	r7, #32
 8006f30:	f386 8811 	msr	BASEPRI, r6
  for (i = 0; i < MB_SIZE; i++) {
    chSysLock();
    msg1 = chMBFetchI(&mb1, &msg2);
 8006f34:	4c15      	ldr	r4, [pc, #84]	; (8006f8c <mbox1_execute+0x5cc>)
 8006f36:	a901      	add	r1, sp, #4
 8006f38:	4620      	mov	r0, r4
 8006f3a:	f7fb f951 	bl	80021e0 <chMBFetchI>
 8006f3e:	f388 8811 	msr	BASEPRI, r8
    chSysUnlock();
    test_assert(28, msg1 == MSG_OK, "wrong wake-up message");
 8006f42:	fab0 f180 	clz	r1, r0
 8006f46:	0949      	lsrs	r1, r1, #5
 8006f48:	201c      	movs	r0, #28
 8006f4a:	f7fe fa19 	bl	8005380 <_test_assert>
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	f47f ad6c 	bne.w	8006a2c <mbox1_execute+0x6c>
    test_emit_token(msg2);
 8006f54:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8006f58:	f7fe fa02 	bl	8005360 <test_emit_token>
  test_assert(25, msg1 == MSG_OK, "wrong wake-up message");
  msg1 = chMBPostI(&mb1, 'E');
  chSysUnlock();
  test_assert(26, msg1 == MSG_OK, "wrong wake-up message");
  test_assert(27, mb1.mb_rdptr == mb1.mb_wrptr, "pointers not aligned");
  for (i = 0; i < MB_SIZE; i++) {
 8006f5c:	3d01      	subs	r5, #1
 8006f5e:	d1e6      	bne.n	8006f2e <mbox1_execute+0x56e>
    msg1 = chMBFetchI(&mb1, &msg2);
    chSysUnlock();
    test_assert(28, msg1 == MSG_OK, "wrong wake-up message");
    test_emit_token(msg2);
  }
  test_assert_sequence(29, "ABCDE");
 8006f60:	490b      	ldr	r1, [pc, #44]	; (8006f90 <mbox1_execute+0x5d0>)
 8006f62:	201d      	movs	r0, #29
 8006f64:	f7fe fa24 	bl	80053b0 <_test_assert_sequence>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	f47f ad5f 	bne.w	8006a2c <mbox1_execute+0x6c>
 8006f6e:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(30, chMBGetFreeCountI(&mb1) == MB_SIZE, "not empty");
 8006f72:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006f74:	1f4a      	subs	r2, r1, #5
 8006f76:	4251      	negs	r1, r2
 8006f78:	4151      	adcs	r1, r2
 8006f7a:	201e      	movs	r0, #30
 8006f7c:	f7fe fa00 	bl	8005380 <_test_assert>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	f43f ad56 	beq.w	8006a32 <mbox1_execute+0x72>
 8006f86:	f385 8811 	msr	BASEPRI, r5
 8006f8a:	e54f      	b.n	8006a2c <mbox1_execute+0x6c>
 8006f8c:	2000083c 	.word	0x2000083c
 8006f90:	08009f1c 	.word	0x08009f1c
	...

08006fa0 <mbox1_setup>:
 * The test expects to find a consistent mailbox status after each operation.
 */

static void mbox1_setup(void) {

  chMBObjectInit(&mb1, (msg_t *)test.wa.T0, MB_SIZE);
 8006fa0:	2205      	movs	r2, #5
 8006fa2:	4902      	ldr	r1, [pc, #8]	; (8006fac <mbox1_setup+0xc>)
 8006fa4:	4802      	ldr	r0, [pc, #8]	; (8006fb0 <mbox1_setup+0x10>)
 8006fa6:	f7fb b82b 	b.w	8002000 <chMBObjectInit>
 8006faa:	bf00      	nop
 8006fac:	20000dd8 	.word	0x20000dd8
 8006fb0:	2000083c 	.word	0x2000083c
	...

08006fc0 <h3>:
  chEvtGetAndClearEvents(ALL_EVENTS);
}

static void h1(eventid_t id) {(void)id;test_emit_token('A');}
static void h2(eventid_t id) {(void)id;test_emit_token('B');}
static void h3(eventid_t id) {(void)id;test_emit_token('C');}
 8006fc0:	2043      	movs	r0, #67	; 0x43
 8006fc2:	f7fe b9cd 	b.w	8005360 <test_emit_token>
 8006fc6:	bf00      	nop
	...

08006fd0 <h2>:

  chEvtGetAndClearEvents(ALL_EVENTS);
}

static void h1(eventid_t id) {(void)id;test_emit_token('A');}
static void h2(eventid_t id) {(void)id;test_emit_token('B');}
 8006fd0:	2042      	movs	r0, #66	; 0x42
 8006fd2:	f7fe b9c5 	b.w	8005360 <test_emit_token>
 8006fd6:	bf00      	nop
	...

08006fe0 <h1>:
static void evt1_setup(void) {

  chEvtGetAndClearEvents(ALL_EVENTS);
}

static void h1(eventid_t id) {(void)id;test_emit_token('A');}
 8006fe0:	2041      	movs	r0, #65	; 0x41
 8006fe2:	f7fe b9bd 	b.w	8005360 <test_emit_token>
 8006fe6:	bf00      	nop
	...

08006ff0 <evt1_execute>:
static void h2(eventid_t id) {(void)id;test_emit_token('B');}
static void h3(eventid_t id) {(void)id;test_emit_token('C');}
static ROMCONST evhandler_t evhndl[] = {h1, h2, h3};

static void evt1_execute(void) {
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	4c1f      	ldr	r4, [pc, #124]	; (8007070 <evt1_execute+0x80>)
 8006ff4:	b08a      	sub	sp, #40	; 0x28
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	4669      	mov	r1, sp
 8006ffa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ffe:	2201      	movs	r2, #1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8007000:	6024      	str	r4, [r4, #0]
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 8007002:	f7fa fe15 	bl	8001c30 <chEvtRegisterMaskWithFlags>
 8007006:	4620      	mov	r0, r4
 8007008:	a905      	add	r1, sp, #20
 800700a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800700e:	2202      	movs	r2, #2
 8007010:	f7fa fe0e 	bl	8001c30 <chEvtRegisterMaskWithFlags>
   * Testing chEvtRegisterMask() and chEvtUnregister().
   */
  chEvtObjectInit(&es1);
  chEvtRegisterMask(&es1, &el1, 1);
  chEvtRegisterMask(&es1, &el2, 2);
  test_assert(1, chEvtIsListeningI(&es1), "no listener");
 8007014:	6821      	ldr	r1, [r4, #0]
 8007016:	1b09      	subs	r1, r1, r4
 8007018:	bf18      	it	ne
 800701a:	2101      	movne	r1, #1
 800701c:	2001      	movs	r0, #1
 800701e:	f7fe f9af 	bl	8005380 <_test_assert>
 8007022:	b108      	cbz	r0, 8007028 <evt1_execute+0x38>
  /*
   * Testing chEvtDispatch().
   */
  chEvtDispatch(evhndl, 7);
  test_assert_sequence(4, "ABC");
}
 8007024:	b00a      	add	sp, #40	; 0x28
 8007026:	bd10      	pop	{r4, pc}
   */
  chEvtObjectInit(&es1);
  chEvtRegisterMask(&es1, &el1, 1);
  chEvtRegisterMask(&es1, &el2, 2);
  test_assert(1, chEvtIsListeningI(&es1), "no listener");
  chEvtUnregister(&es1, &el1);
 8007028:	4669      	mov	r1, sp
 800702a:	4620      	mov	r0, r4
 800702c:	f7fa fe18 	bl	8001c60 <chEvtUnregister>
  test_assert(2, chEvtIsListeningI(&es1), "no listener");
 8007030:	6821      	ldr	r1, [r4, #0]
 8007032:	1b09      	subs	r1, r1, r4
 8007034:	bf18      	it	ne
 8007036:	2101      	movne	r1, #1
 8007038:	2002      	movs	r0, #2
 800703a:	f7fe f9a1 	bl	8005380 <_test_assert>
 800703e:	2800      	cmp	r0, #0
 8007040:	d1f0      	bne.n	8007024 <evt1_execute+0x34>
  chEvtUnregister(&es1, &el2);
 8007042:	a905      	add	r1, sp, #20
 8007044:	4620      	mov	r0, r4
 8007046:	f7fa fe0b 	bl	8001c60 <chEvtUnregister>
  test_assert(3, !chEvtIsListeningI(&es1), "stuck listener");
 800704a:	6821      	ldr	r1, [r4, #0]
 800704c:	1b09      	subs	r1, r1, r4
 800704e:	fab1 f181 	clz	r1, r1
 8007052:	2003      	movs	r0, #3
 8007054:	0949      	lsrs	r1, r1, #5
 8007056:	f7fe f993 	bl	8005380 <_test_assert>
 800705a:	2800      	cmp	r0, #0
 800705c:	d1e2      	bne.n	8007024 <evt1_execute+0x34>

  /*
   * Testing chEvtDispatch().
   */
  chEvtDispatch(evhndl, 7);
 800705e:	2107      	movs	r1, #7
 8007060:	4804      	ldr	r0, [pc, #16]	; (8007074 <evt1_execute+0x84>)
 8007062:	f7fa fe85 	bl	8001d70 <chEvtDispatch>
  test_assert_sequence(4, "ABC");
 8007066:	4904      	ldr	r1, [pc, #16]	; (8007078 <evt1_execute+0x88>)
 8007068:	2004      	movs	r0, #4
 800706a:	f7fe f9a1 	bl	80053b0 <_test_assert_sequence>
 800706e:	e7d9      	b.n	8007024 <evt1_execute+0x34>
 8007070:	20000864 	.word	0x20000864
 8007074:	0800a280 	.word	0x0800a280
 8007078:	0800a0a0 	.word	0x0800a0a0
 800707c:	00000000 	.word	0x00000000

08007080 <evt3_setup>:
 * After each test phase the test verifies that there are no stuck event flags.
 */

static void evt3_setup(void) {

  chEvtGetAndClearEvents(ALL_EVENTS);
 8007080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007084:	f7fa be04 	b.w	8001c90 <chEvtGetAndClearEvents>
	...

08007090 <evt2_setup>:
 8007090:	f7ff bff6 	b.w	8007080 <evt3_setup>
	...

080070a0 <evt1_setup>:
 80070a0:	f7ff bfee 	b.w	8007080 <evt3_setup>
	...

080070b0 <evt2_execute>:
  chEvtBroadcast(&es1);
  chThdSleepMilliseconds(50);
  chEvtBroadcast(&es2);
}

static void evt2_execute(void) {
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  systime_t target_time;

  /*
   * Test on chEvtWaitOne() without wait.
   */
  chEvtAddEvents(7);
 80070b4:	2007      	movs	r0, #7
  chEvtBroadcast(&es1);
  chThdSleepMilliseconds(50);
  chEvtBroadcast(&es2);
}

static void evt2_execute(void) {
 80070b6:	b08d      	sub	sp, #52	; 0x34
  systime_t target_time;

  /*
   * Test on chEvtWaitOne() without wait.
   */
  chEvtAddEvents(7);
 80070b8:	f7fa fdfa 	bl	8001cb0 <chEvtAddEvents>
  m = chEvtWaitOne(ALL_EVENTS);
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070c0:	f7fa fe76 	bl	8001db0 <chEvtWaitOne>
  test_assert(1, m == 1, "single event error");
 80070c4:	f1a0 0101 	sub.w	r1, r0, #1
 80070c8:	fab1 f181 	clz	r1, r1
 80070cc:	0949      	lsrs	r1, r1, #5
 80070ce:	2001      	movs	r0, #1
 80070d0:	f7fe f956 	bl	8005380 <_test_assert>
 80070d4:	b110      	cbz	r0, 80070dc <evt2_execute+0x2c>
  test_wait_threads();
  chEvtUnregister(&es1, &el1);
  chEvtUnregister(&es2, &el2);
  test_assert(15, !chEvtIsListeningI(&es1), "stuck listener");
  test_assert(16, !chEvtIsListeningI(&es2), "stuck listener");
}
 80070d6:	b00d      	add	sp, #52	; 0x34
 80070d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   * Test on chEvtWaitOne() without wait.
   */
  chEvtAddEvents(7);
  m = chEvtWaitOne(ALL_EVENTS);
  test_assert(1, m == 1, "single event error");
  m = chEvtWaitOne(ALL_EVENTS);
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070e0:	f7fa fe66 	bl	8001db0 <chEvtWaitOne>
  test_assert(2, m == 2, "single event error");
 80070e4:	f1a0 0102 	sub.w	r1, r0, #2
 80070e8:	fab1 f181 	clz	r1, r1
 80070ec:	0949      	lsrs	r1, r1, #5
 80070ee:	2002      	movs	r0, #2
 80070f0:	f7fe f946 	bl	8005380 <_test_assert>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	d1ee      	bne.n	80070d6 <evt2_execute+0x26>
  m = chEvtWaitOne(ALL_EVENTS);
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070fc:	f7fa fe58 	bl	8001db0 <chEvtWaitOne>
  test_assert(3, m == 4, "single event error");
 8007100:	f1a0 0104 	sub.w	r1, r0, #4
 8007104:	fab1 f181 	clz	r1, r1
 8007108:	0949      	lsrs	r1, r1, #5
 800710a:	2003      	movs	r0, #3
 800710c:	f7fe f938 	bl	8005380 <_test_assert>
 8007110:	2800      	cmp	r0, #0
 8007112:	d1e0      	bne.n	80070d6 <evt2_execute+0x26>
  m = chEvtGetAndClearEvents(ALL_EVENTS);
 8007114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007118:	f7fa fdba 	bl	8001c90 <chEvtGetAndClearEvents>
  test_assert(4, m == 0, "stuck event");
 800711c:	fab0 f180 	clz	r1, r0
 8007120:	0949      	lsrs	r1, r1, #5
 8007122:	2004      	movs	r0, #4
 8007124:	f7fe f92c 	bl	8005380 <_test_assert>
 8007128:	4604      	mov	r4, r0
 800712a:	2800      	cmp	r0, #0
 800712c:	d1d3      	bne.n	80070d6 <evt2_execute+0x26>

  /*
   * Test on chEvtWaitOne() with wait.
   */
  test_wait_tick();
 800712e:	f7fe f9af 	bl	8005490 <test_wait_tick>
 8007132:	f04f 0920 	mov.w	r9, #32
 8007136:	f389 8811 	msr	BASEPRI, r9
 800713a:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 800713e:	f8d8 5024 	ldr.w	r5, [r8, #36]	; 0x24
 8007142:	f384 8811 	msr	BASEPRI, r4
 8007146:	4f76      	ldr	r7, [pc, #472]	; (8007320 <evt2_execute+0x270>)
  target_time = chVTGetSystemTime() + MS2ST(50);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
 8007148:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 800733c <evt2_execute+0x28c>
 800714c:	69b9      	ldr	r1, [r7, #24]
 800714e:	f8da 6000 	ldr.w	r6, [sl]
 8007152:	688a      	ldr	r2, [r1, #8]
 8007154:	4b73      	ldr	r3, [pc, #460]	; (8007324 <evt2_execute+0x274>)
 8007156:	9100      	str	r1, [sp, #0]
 8007158:	3a01      	subs	r2, #1
 800715a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800715e:	4630      	mov	r0, r6
 8007160:	f7fa f81e 	bl	80011a0 <chThdCreateStatic>
 8007164:	4c70      	ldr	r4, [pc, #448]	; (8007328 <evt2_execute+0x278>)
 8007166:	6020      	str	r0, [r4, #0]
                                 thread1, chThdGetSelfX());
  m = chEvtWaitOne(ALL_EVENTS);
 8007168:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800716c:	f7fa fe20 	bl	8001db0 <chEvtWaitOne>
  test_assert_time_window(5, target_time, target_time + ALLOWED_DELAY);
 8007170:	f205 2226 	addw	r2, r5, #550	; 0x226
   */
  test_wait_tick();
  target_time = chVTGetSystemTime() + MS2ST(50);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
                                 thread1, chThdGetSelfX());
  m = chEvtWaitOne(ALL_EVENTS);
 8007174:	4683      	mov	fp, r0
  test_assert_time_window(5, target_time, target_time + ALLOWED_DELAY);
 8007176:	f505 71fa 	add.w	r1, r5, #500	; 0x1f4
 800717a:	2005      	movs	r0, #5
 800717c:	f7fe f940 	bl	8005400 <_test_assert_time_window>
 8007180:	2800      	cmp	r0, #0
 8007182:	d1a8      	bne.n	80070d6 <evt2_execute+0x26>
  test_assert(6, m == 1, "single event error");
 8007184:	f1ab 0101 	sub.w	r1, fp, #1
 8007188:	fab1 f181 	clz	r1, r1
 800718c:	0949      	lsrs	r1, r1, #5
 800718e:	2006      	movs	r0, #6
 8007190:	f7fe f8f6 	bl	8005380 <_test_assert>
 8007194:	2800      	cmp	r0, #0
 8007196:	d19e      	bne.n	80070d6 <evt2_execute+0x26>
  m = chEvtGetAndClearEvents(ALL_EVENTS);
 8007198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800719c:	f7fa fd78 	bl	8001c90 <chEvtGetAndClearEvents>
  test_assert(7, m == 0, "stuck event");
 80071a0:	fab0 f180 	clz	r1, r0
 80071a4:	0949      	lsrs	r1, r1, #5
 80071a6:	2007      	movs	r0, #7
 80071a8:	f7fe f8ea 	bl	8005380 <_test_assert>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d192      	bne.n	80070d6 <evt2_execute+0x26>
  test_wait_threads();
 80071b0:	f7fe f956 	bl	8005460 <test_wait_threads>

  /*
   * Test on chEvtWaitAny() without wait.
   */
  chEvtAddEvents(5);
 80071b4:	2005      	movs	r0, #5
 80071b6:	f7fa fd7b 	bl	8001cb0 <chEvtAddEvents>
  m = chEvtWaitAny(ALL_EVENTS);
 80071ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071be:	f7fa fe17 	bl	8001df0 <chEvtWaitAny>
  test_assert(8, m == 5, "unexpected pending bit");
 80071c2:	1f45      	subs	r5, r0, #5
 80071c4:	4269      	negs	r1, r5
 80071c6:	4169      	adcs	r1, r5
 80071c8:	2008      	movs	r0, #8
 80071ca:	f7fe f8d9 	bl	8005380 <_test_assert>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	d181      	bne.n	80070d6 <evt2_execute+0x26>
  m = chEvtGetAndClearEvents(ALL_EVENTS);
 80071d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071d6:	f7fa fd5b 	bl	8001c90 <chEvtGetAndClearEvents>
  test_assert(9, m == 0, "stuck event");
 80071da:	fab0 f180 	clz	r1, r0
 80071de:	0949      	lsrs	r1, r1, #5
 80071e0:	2009      	movs	r0, #9
 80071e2:	f7fe f8cd 	bl	8005380 <_test_assert>
 80071e6:	4683      	mov	fp, r0
 80071e8:	2800      	cmp	r0, #0
 80071ea:	f47f af74 	bne.w	80070d6 <evt2_execute+0x26>

  /*
   * Test on chEvtWaitAny() with wait.
   */
  test_wait_tick();
 80071ee:	f7fe f94f 	bl	8005490 <test_wait_tick>
 80071f2:	f389 8811 	msr	BASEPRI, r9
 80071f6:	f8d8 5024 	ldr.w	r5, [r8, #36]	; 0x24
 80071fa:	f38b 8811 	msr	BASEPRI, fp
 80071fe:	69b9      	ldr	r1, [r7, #24]
  target_time = chVTGetSystemTime() + MS2ST(50);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
 8007200:	4b48      	ldr	r3, [pc, #288]	; (8007324 <evt2_execute+0x274>)
 8007202:	688a      	ldr	r2, [r1, #8]
 8007204:	9100      	str	r1, [sp, #0]
 8007206:	3a01      	subs	r2, #1
 8007208:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800720c:	4630      	mov	r0, r6
 800720e:	f7f9 ffc7 	bl	80011a0 <chThdCreateStatic>
 8007212:	6020      	str	r0, [r4, #0]
                                 thread1, chThdGetSelfX());
  m = chEvtWaitAny(ALL_EVENTS);
 8007214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007218:	f7fa fdea 	bl	8001df0 <chEvtWaitAny>
  test_assert_time_window(10, target_time, target_time + ALLOWED_DELAY);
 800721c:	f205 2226 	addw	r2, r5, #550	; 0x226
   */
  test_wait_tick();
  target_time = chVTGetSystemTime() + MS2ST(50);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
                                 thread1, chThdGetSelfX());
  m = chEvtWaitAny(ALL_EVENTS);
 8007220:	4606      	mov	r6, r0
  test_assert_time_window(10, target_time, target_time + ALLOWED_DELAY);
 8007222:	f505 71fa 	add.w	r1, r5, #500	; 0x1f4
 8007226:	200a      	movs	r0, #10
 8007228:	f7fe f8ea 	bl	8005400 <_test_assert_time_window>
 800722c:	2800      	cmp	r0, #0
 800722e:	f47f af52 	bne.w	80070d6 <evt2_execute+0x26>
  test_assert(11, m == 1, "single event error");
 8007232:	1e70      	subs	r0, r6, #1
 8007234:	4241      	negs	r1, r0
 8007236:	4141      	adcs	r1, r0
 8007238:	200b      	movs	r0, #11
 800723a:	f7fe f8a1 	bl	8005380 <_test_assert>
 800723e:	2800      	cmp	r0, #0
 8007240:	f47f af49 	bne.w	80070d6 <evt2_execute+0x26>
  m = chEvtGetAndClearEvents(ALL_EVENTS);
 8007244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007248:	f7fa fd22 	bl	8001c90 <chEvtGetAndClearEvents>
  test_assert(12, m == 0, "stuck event");
 800724c:	fab0 f180 	clz	r1, r0
 8007250:	0949      	lsrs	r1, r1, #5
 8007252:	200c      	movs	r0, #12
 8007254:	f7fe f894 	bl	8005380 <_test_assert>
 8007258:	4681      	mov	r9, r0
 800725a:	2800      	cmp	r0, #0
 800725c:	f47f af3b 	bne.w	80070d6 <evt2_execute+0x26>
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8007260:	4e32      	ldr	r6, [pc, #200]	; (800732c <evt2_execute+0x27c>)
 8007262:	4d33      	ldr	r5, [pc, #204]	; (8007330 <evt2_execute+0x280>)
  test_wait_threads();
 8007264:	f7fe f8fc 	bl	8005460 <test_wait_threads>
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 8007268:	4630      	mov	r0, r6
 800726a:	a902      	add	r1, sp, #8
 800726c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007270:	2201      	movs	r2, #1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8007272:	6036      	str	r6, [r6, #0]
 8007274:	602d      	str	r5, [r5, #0]
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 8007276:	f7fa fcdb 	bl	8001c30 <chEvtRegisterMaskWithFlags>
 800727a:	4628      	mov	r0, r5
 800727c:	a907      	add	r1, sp, #28
 800727e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007282:	2204      	movs	r2, #4
 8007284:	f7fa fcd4 	bl	8001c30 <chEvtRegisterMaskWithFlags>
   */
  chEvtObjectInit(&es1);
  chEvtObjectInit(&es2);
  chEvtRegisterMask(&es1, &el1, 1);
  chEvtRegisterMask(&es2, &el2, 4);
  test_wait_tick();
 8007288:	f7fe f902 	bl	8005490 <test_wait_tick>
 800728c:	2320      	movs	r3, #32
 800728e:	f383 8811 	msr	BASEPRI, r3
 8007292:	f8d8 8024 	ldr.w	r8, [r8, #36]	; 0x24
 8007296:	f389 8811 	msr	BASEPRI, r9
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 800729a:	69ba      	ldr	r2, [r7, #24]
  target_time = chVTGetSystemTime() + MS2ST(50);
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX() - 1,
 800729c:	4b25      	ldr	r3, [pc, #148]	; (8007334 <evt2_execute+0x284>)
 800729e:	6892      	ldr	r2, [r2, #8]
 80072a0:	f8da 0000 	ldr.w	r0, [sl]
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	3a01      	subs	r2, #1
 80072a8:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80072ac:	4b22      	ldr	r3, [pc, #136]	; (8007338 <evt2_execute+0x288>)
 80072ae:	f7f9 ff77 	bl	80011a0 <chThdCreateStatic>
 80072b2:	6020      	str	r0, [r4, #0]
                                 thread2, "A");
  m = chEvtWaitAll(5);
 80072b4:	2005      	movs	r0, #5
 80072b6:	f7fa fdbb 	bl	8001e30 <chEvtWaitAll>
  test_assert_time_window(13, target_time, target_time + ALLOWED_DELAY);
 80072ba:	f208 2226 	addw	r2, r8, #550	; 0x226
 80072be:	f508 71fa 	add.w	r1, r8, #500	; 0x1f4
 80072c2:	200d      	movs	r0, #13
 80072c4:	f7fe f89c 	bl	8005400 <_test_assert_time_window>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	f47f af04 	bne.w	80070d6 <evt2_execute+0x26>
  m = chEvtGetAndClearEvents(ALL_EVENTS);
 80072ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072d2:	f7fa fcdd 	bl	8001c90 <chEvtGetAndClearEvents>
  test_assert(14, m == 0, "stuck event");
 80072d6:	fab0 f180 	clz	r1, r0
 80072da:	0949      	lsrs	r1, r1, #5
 80072dc:	200e      	movs	r0, #14
 80072de:	f7fe f84f 	bl	8005380 <_test_assert>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	f47f aef7 	bne.w	80070d6 <evt2_execute+0x26>
  test_wait_threads();
 80072e8:	f7fe f8ba 	bl	8005460 <test_wait_threads>
  chEvtUnregister(&es1, &el1);
 80072ec:	a902      	add	r1, sp, #8
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7fa fcb6 	bl	8001c60 <chEvtUnregister>
  chEvtUnregister(&es2, &el2);
 80072f4:	a907      	add	r1, sp, #28
 80072f6:	4628      	mov	r0, r5
 80072f8:	f7fa fcb2 	bl	8001c60 <chEvtUnregister>
  test_assert(15, !chEvtIsListeningI(&es1), "stuck listener");
 80072fc:	6831      	ldr	r1, [r6, #0]
 80072fe:	1b8a      	subs	r2, r1, r6
 8007300:	4251      	negs	r1, r2
 8007302:	4151      	adcs	r1, r2
 8007304:	200f      	movs	r0, #15
 8007306:	f7fe f83b 	bl	8005380 <_test_assert>
 800730a:	2800      	cmp	r0, #0
 800730c:	f47f aee3 	bne.w	80070d6 <evt2_execute+0x26>
  test_assert(16, !chEvtIsListeningI(&es2), "stuck listener");
 8007310:	6829      	ldr	r1, [r5, #0]
 8007312:	1b4b      	subs	r3, r1, r5
 8007314:	4259      	negs	r1, r3
 8007316:	4159      	adcs	r1, r3
 8007318:	2010      	movs	r0, #16
 800731a:	f7fe f831 	bl	8005380 <_test_assert>
 800731e:	e6da      	b.n	80070d6 <evt2_execute+0x26>
 8007320:	200008e0 	.word	0x200008e0
 8007324:	08007371 	.word	0x08007371
 8007328:	20001460 	.word	0x20001460
 800732c:	20000864 	.word	0x20000864
 8007330:	20000868 	.word	0x20000868
 8007334:	08009f18 	.word	0x08009f18
 8007338:	08007341 	.word	0x08007341
 800733c:	08009c40 	.word	0x08009c40

08007340 <thread2>:

  chThdSleepMilliseconds(50);
  chEvtSignal((thread_t *)p, 1);
}

static THD_FUNCTION(thread2, p) {
 8007340:	b508      	push	{r3, lr}
 *
 * @api
 */
static inline void chEvtBroadcast(event_source_t *esp) {

  chEvtBroadcastFlags(esp, (eventflags_t)0);
 8007342:	2100      	movs	r1, #0
 8007344:	4806      	ldr	r0, [pc, #24]	; (8007360 <thread2+0x20>)
 8007346:	f7fa fd03 	bl	8001d50 <chEvtBroadcastFlags>

  (void)p;
  chEvtBroadcast(&es1);
  chThdSleepMilliseconds(50);
 800734a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800734e:	f7f9 ff97 	bl	8001280 <chThdSleep>
 8007352:	2100      	movs	r1, #0
 8007354:	4803      	ldr	r0, [pc, #12]	; (8007364 <thread2+0x24>)
  chEvtBroadcast(&es2);
}
 8007356:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800735a:	f7fa bcf9 	b.w	8001d50 <chEvtBroadcastFlags>
 800735e:	bf00      	nop
 8007360:	20000864 	.word	0x20000864
 8007364:	20000868 	.word	0x20000868
	...

08007370 <thread1>:
static void evt2_setup(void) {

  chEvtGetAndClearEvents(ALL_EVENTS);
}

static THD_FUNCTION(thread1, p) {
 8007370:	b510      	push	{r4, lr}
 8007372:	4604      	mov	r4, r0

  chThdSleepMilliseconds(50);
 8007374:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007378:	f7f9 ff82 	bl	8001280 <chThdSleep>
  chEvtSignal((thread_t *)p, 1);
 800737c:	4620      	mov	r0, r4
 800737e:	2101      	movs	r1, #1
}
 8007380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

static THD_FUNCTION(thread1, p) {

  chThdSleepMilliseconds(50);
  chEvtSignal((thread_t *)p, 1);
 8007384:	f7fa bcd4 	b.w	8001d30 <chEvtSignal>
	...

08007390 <evt3_execute>:
static void evt3_setup(void) {

  chEvtGetAndClearEvents(ALL_EVENTS);
}

static void evt3_execute(void) {
 8007390:	b508      	push	{r3, lr}
  eventmask_t m;

  /*
   * Tests various timeout situations.
   */
  m = chEvtWaitOneTimeout(ALL_EVENTS, TIME_IMMEDIATE);
 8007392:	2100      	movs	r1, #0
 8007394:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007398:	f7fa fd6a 	bl	8001e70 <chEvtWaitOneTimeout>
  test_assert(1, m == 0, "spurious event");
 800739c:	fab0 f180 	clz	r1, r0
 80073a0:	0949      	lsrs	r1, r1, #5
 80073a2:	2001      	movs	r0, #1
 80073a4:	f7fd ffec 	bl	8005380 <_test_assert>
 80073a8:	b100      	cbz	r0, 80073ac <evt3_execute+0x1c>
 80073aa:	bd08      	pop	{r3, pc}
  m = chEvtWaitAnyTimeout(ALL_EVENTS, TIME_IMMEDIATE);
 80073ac:	4601      	mov	r1, r0
 80073ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073b2:	f7fa fd85 	bl	8001ec0 <chEvtWaitAnyTimeout>
  test_assert(2, m == 0, "spurious event");
 80073b6:	fab0 f180 	clz	r1, r0
 80073ba:	0949      	lsrs	r1, r1, #5
 80073bc:	2002      	movs	r0, #2
 80073be:	f7fd ffdf 	bl	8005380 <_test_assert>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d1f1      	bne.n	80073aa <evt3_execute+0x1a>
  m = chEvtWaitAllTimeout(ALL_EVENTS, TIME_IMMEDIATE);
 80073c6:	4601      	mov	r1, r0
 80073c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073cc:	f7fa fda0 	bl	8001f10 <chEvtWaitAllTimeout>
  test_assert(3, m == 0, "spurious event");
 80073d0:	fab0 f180 	clz	r1, r0
 80073d4:	0949      	lsrs	r1, r1, #5
 80073d6:	2003      	movs	r0, #3
 80073d8:	f7fd ffd2 	bl	8005380 <_test_assert>
 80073dc:	2800      	cmp	r0, #0
 80073de:	d1e4      	bne.n	80073aa <evt3_execute+0x1a>
  m = chEvtWaitOneTimeout(ALL_EVENTS, 10);
 80073e0:	210a      	movs	r1, #10
 80073e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073e6:	f7fa fd43 	bl	8001e70 <chEvtWaitOneTimeout>
  test_assert(4, m == 0, "spurious event");
 80073ea:	fab0 f180 	clz	r1, r0
 80073ee:	0949      	lsrs	r1, r1, #5
 80073f0:	2004      	movs	r0, #4
 80073f2:	f7fd ffc5 	bl	8005380 <_test_assert>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d1d7      	bne.n	80073aa <evt3_execute+0x1a>
  m = chEvtWaitAnyTimeout(ALL_EVENTS, 10);
 80073fa:	210a      	movs	r1, #10
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007400:	f7fa fd5e 	bl	8001ec0 <chEvtWaitAnyTimeout>
  test_assert(5, m == 0, "spurious event");
 8007404:	fab0 f180 	clz	r1, r0
 8007408:	0949      	lsrs	r1, r1, #5
 800740a:	2005      	movs	r0, #5
 800740c:	f7fd ffb8 	bl	8005380 <_test_assert>
 8007410:	2800      	cmp	r0, #0
 8007412:	d1ca      	bne.n	80073aa <evt3_execute+0x1a>
  m = chEvtWaitAllTimeout(ALL_EVENTS, 10);
 8007414:	210a      	movs	r1, #10
 8007416:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800741a:	f7fa fd79 	bl	8001f10 <chEvtWaitAllTimeout>
  test_assert(6, m == 0, "spurious event");
 800741e:	fab0 f180 	clz	r1, r0
 8007422:	0949      	lsrs	r1, r1, #5
 8007424:	2006      	movs	r0, #6
}
 8007426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  m = chEvtWaitOneTimeout(ALL_EVENTS, 10);
  test_assert(4, m == 0, "spurious event");
  m = chEvtWaitAnyTimeout(ALL_EVENTS, 10);
  test_assert(5, m == 0, "spurious event");
  m = chEvtWaitAllTimeout(ALL_EVENTS, 10);
  test_assert(6, m == 0, "spurious event");
 800742a:	f7fd bfa9 	b.w	8005380 <_test_assert>
 800742e:	bf00      	nop

08007430 <heap1_execute>:
static void heap1_setup(void) {

  chHeapObjectInit(&test_heap, test.buffer, sizeof(union test_buffers));
}

static void heap1_execute(void) {
 8007430:	b570      	push	{r4, r5, r6, lr}
 8007432:	b082      	sub	sp, #8
  void *p1, *p2, *p3;
  size_t n, sz;

  /* Unrelated, for coverage only.*/
  (void)chCoreGetStatusX();
 8007434:	f7fb f884 	bl	8002540 <chCoreGetStatusX>

  /*
   * Test on the default heap in order to cover the core allocator at
   * least one time.
   */
  (void)chHeapStatus(NULL, &sz);
 8007438:	a901      	add	r1, sp, #4
 800743a:	2000      	movs	r0, #0
 800743c:	f7fb f948 	bl	80026d0 <chHeapStatus>
  p1 = chHeapAlloc(NULL, SIZE);
 8007440:	2110      	movs	r1, #16
 8007442:	2000      	movs	r0, #0
 8007444:	f7fb f8ac 	bl	80025a0 <chHeapAlloc>
  test_assert(1, p1 != NULL, "allocation failed");
 8007448:	1c01      	adds	r1, r0, #0
 800744a:	4605      	mov	r5, r0
 800744c:	bf18      	it	ne
 800744e:	2101      	movne	r1, #1
 8007450:	2001      	movs	r0, #1
 8007452:	f7fd ff95 	bl	8005380 <_test_assert>
 8007456:	b108      	cbz	r0, 800745c <heap1_execute+0x2c>
  test_assert(10, chHeapStatus(&test_heap, &n) == 0, "not empty");
  chHeapFree(p1);

  test_assert(11, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
  test_assert(12, n == sz, "size changed");
}
 8007458:	b002      	add	sp, #8
 800745a:	bd70      	pop	{r4, r5, r6, pc}
 800745c:	4604      	mov	r4, r0
   * least one time.
   */
  (void)chHeapStatus(NULL, &sz);
  p1 = chHeapAlloc(NULL, SIZE);
  test_assert(1, p1 != NULL, "allocation failed");
  chHeapFree(p1);
 800745e:	4628      	mov	r0, r5
 8007460:	f7fb f8e6 	bl	8002630 <chHeapFree>
  p1 = chHeapAlloc(NULL, (size_t)-256);
 8007464:	f06f 01ff 	mvn.w	r1, #255	; 0xff
 8007468:	4620      	mov	r0, r4
 800746a:	f7fb f899 	bl	80025a0 <chHeapAlloc>
  test_assert(2, p1 == NULL, "allocation not failed");
 800746e:	fab0 f180 	clz	r1, r0
 8007472:	0949      	lsrs	r1, r1, #5
 8007474:	2002      	movs	r0, #2
 8007476:	f7fd ff83 	bl	8005380 <_test_assert>
 800747a:	2800      	cmp	r0, #0
 800747c:	d1ec      	bne.n	8007458 <heap1_execute+0x28>

  /* Initial local heap state.*/
  (void)chHeapStatus(&test_heap, &sz);
 800747e:	a901      	add	r1, sp, #4
 8007480:	487b      	ldr	r0, [pc, #492]	; (8007670 <heap1_execute+0x240>)
 8007482:	f7fb f925 	bl	80026d0 <chHeapStatus>

  /* Same order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 8007486:	2110      	movs	r1, #16
 8007488:	4879      	ldr	r0, [pc, #484]	; (8007670 <heap1_execute+0x240>)
 800748a:	f7fb f889 	bl	80025a0 <chHeapAlloc>
  p2 = chHeapAlloc(&test_heap, SIZE);
 800748e:	2110      	movs	r1, #16

  /* Initial local heap state.*/
  (void)chHeapStatus(&test_heap, &sz);

  /* Same order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 8007490:	4606      	mov	r6, r0
  p2 = chHeapAlloc(&test_heap, SIZE);
 8007492:	4877      	ldr	r0, [pc, #476]	; (8007670 <heap1_execute+0x240>)
 8007494:	f7fb f884 	bl	80025a0 <chHeapAlloc>
  p3 = chHeapAlloc(&test_heap, SIZE);
 8007498:	2110      	movs	r1, #16
  /* Initial local heap state.*/
  (void)chHeapStatus(&test_heap, &sz);

  /* Same order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
  p2 = chHeapAlloc(&test_heap, SIZE);
 800749a:	4605      	mov	r5, r0
  p3 = chHeapAlloc(&test_heap, SIZE);
 800749c:	4874      	ldr	r0, [pc, #464]	; (8007670 <heap1_execute+0x240>)
 800749e:	f7fb f87f 	bl	80025a0 <chHeapAlloc>
 80074a2:	4604      	mov	r4, r0
  chHeapFree(p1);                               /* Does not merge.*/
 80074a4:	4630      	mov	r0, r6
 80074a6:	f7fb f8c3 	bl	8002630 <chHeapFree>
  chHeapFree(p2);                               /* Merges backward.*/
 80074aa:	4628      	mov	r0, r5
 80074ac:	f7fb f8c0 	bl	8002630 <chHeapFree>
  chHeapFree(p3);                               /* Merges both sides.*/
 80074b0:	4620      	mov	r0, r4
 80074b2:	f7fb f8bd 	bl	8002630 <chHeapFree>
  test_assert(3, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
 80074b6:	4669      	mov	r1, sp
 80074b8:	486d      	ldr	r0, [pc, #436]	; (8007670 <heap1_execute+0x240>)
 80074ba:	f7fb f909 	bl	80026d0 <chHeapStatus>
 80074be:	f1a0 0101 	sub.w	r1, r0, #1
 80074c2:	fab1 f181 	clz	r1, r1
 80074c6:	0949      	lsrs	r1, r1, #5
 80074c8:	2003      	movs	r0, #3
 80074ca:	f7fd ff59 	bl	8005380 <_test_assert>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d1c2      	bne.n	8007458 <heap1_execute+0x28>

  /* Reverse order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 80074d2:	2110      	movs	r1, #16
 80074d4:	4866      	ldr	r0, [pc, #408]	; (8007670 <heap1_execute+0x240>)
 80074d6:	f7fb f863 	bl	80025a0 <chHeapAlloc>
  p2 = chHeapAlloc(&test_heap, SIZE);
 80074da:	2110      	movs	r1, #16
  chHeapFree(p2);                               /* Merges backward.*/
  chHeapFree(p3);                               /* Merges both sides.*/
  test_assert(3, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");

  /* Reverse order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 80074dc:	4604      	mov	r4, r0
  p2 = chHeapAlloc(&test_heap, SIZE);
 80074de:	4864      	ldr	r0, [pc, #400]	; (8007670 <heap1_execute+0x240>)
 80074e0:	f7fb f85e 	bl	80025a0 <chHeapAlloc>
  p3 = chHeapAlloc(&test_heap, SIZE);
 80074e4:	2110      	movs	r1, #16
  chHeapFree(p3);                               /* Merges both sides.*/
  test_assert(3, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");

  /* Reverse order.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
  p2 = chHeapAlloc(&test_heap, SIZE);
 80074e6:	4605      	mov	r5, r0
  p3 = chHeapAlloc(&test_heap, SIZE);
 80074e8:	4861      	ldr	r0, [pc, #388]	; (8007670 <heap1_execute+0x240>)
 80074ea:	f7fb f859 	bl	80025a0 <chHeapAlloc>
  chHeapFree(p3);                               /* Merges forward.*/
 80074ee:	f7fb f89f 	bl	8002630 <chHeapFree>
  chHeapFree(p2);                               /* Merges forward.*/
 80074f2:	4628      	mov	r0, r5
 80074f4:	f7fb f89c 	bl	8002630 <chHeapFree>
  chHeapFree(p1);                               /* Merges forward.*/
 80074f8:	4620      	mov	r0, r4
 80074fa:	f7fb f899 	bl	8002630 <chHeapFree>
  test_assert(4, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
 80074fe:	4669      	mov	r1, sp
 8007500:	485b      	ldr	r0, [pc, #364]	; (8007670 <heap1_execute+0x240>)
 8007502:	f7fb f8e5 	bl	80026d0 <chHeapStatus>
 8007506:	f1a0 0101 	sub.w	r1, r0, #1
 800750a:	fab1 f181 	clz	r1, r1
 800750e:	0949      	lsrs	r1, r1, #5
 8007510:	2004      	movs	r0, #4
 8007512:	f7fd ff35 	bl	8005380 <_test_assert>
 8007516:	2800      	cmp	r0, #0
 8007518:	d19e      	bne.n	8007458 <heap1_execute+0x28>

  /* Small fragments handling.*/
  p1 = chHeapAlloc(&test_heap, SIZE + 1);
 800751a:	2111      	movs	r1, #17
 800751c:	4854      	ldr	r0, [pc, #336]	; (8007670 <heap1_execute+0x240>)
 800751e:	f7fb f83f 	bl	80025a0 <chHeapAlloc>
  p2 = chHeapAlloc(&test_heap, SIZE);
 8007522:	2110      	movs	r1, #16
  chHeapFree(p2);                               /* Merges forward.*/
  chHeapFree(p1);                               /* Merges forward.*/
  test_assert(4, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");

  /* Small fragments handling.*/
  p1 = chHeapAlloc(&test_heap, SIZE + 1);
 8007524:	4604      	mov	r4, r0
  p2 = chHeapAlloc(&test_heap, SIZE);
 8007526:	4852      	ldr	r0, [pc, #328]	; (8007670 <heap1_execute+0x240>)
 8007528:	f7fb f83a 	bl	80025a0 <chHeapAlloc>
 800752c:	4605      	mov	r5, r0
  chHeapFree(p1);
 800752e:	4620      	mov	r0, r4
 8007530:	f7fb f87e 	bl	8002630 <chHeapFree>
  test_assert(5, chHeapStatus(&test_heap, &n) == 2, "invalid state");
 8007534:	4669      	mov	r1, sp
 8007536:	484e      	ldr	r0, [pc, #312]	; (8007670 <heap1_execute+0x240>)
 8007538:	f7fb f8ca 	bl	80026d0 <chHeapStatus>
 800753c:	f1a0 0102 	sub.w	r1, r0, #2
 8007540:	fab1 f181 	clz	r1, r1
 8007544:	0949      	lsrs	r1, r1, #5
 8007546:	2005      	movs	r0, #5
 8007548:	f7fd ff1a 	bl	8005380 <_test_assert>
 800754c:	2800      	cmp	r0, #0
 800754e:	d183      	bne.n	8007458 <heap1_execute+0x28>
  p1 = chHeapAlloc(&test_heap, SIZE);
 8007550:	2110      	movs	r1, #16
 8007552:	4847      	ldr	r0, [pc, #284]	; (8007670 <heap1_execute+0x240>)
 8007554:	f7fb f824 	bl	80025a0 <chHeapAlloc>
  /* Note, the first situation happens when the alignment size is smaller
     than the header size, the second in the other cases.*/
  test_assert(6, (chHeapStatus(&test_heap, &n) == 1) ||
 8007558:	4669      	mov	r1, sp
  /* Small fragments handling.*/
  p1 = chHeapAlloc(&test_heap, SIZE + 1);
  p2 = chHeapAlloc(&test_heap, SIZE);
  chHeapFree(p1);
  test_assert(5, chHeapStatus(&test_heap, &n) == 2, "invalid state");
  p1 = chHeapAlloc(&test_heap, SIZE);
 800755a:	4604      	mov	r4, r0
  /* Note, the first situation happens when the alignment size is smaller
     than the header size, the second in the other cases.*/
  test_assert(6, (chHeapStatus(&test_heap, &n) == 1) ||
 800755c:	4844      	ldr	r0, [pc, #272]	; (8007670 <heap1_execute+0x240>)
 800755e:	f7fb f8b7 	bl	80026d0 <chHeapStatus>
 8007562:	2801      	cmp	r0, #1
 8007564:	f000 8081 	beq.w	800766a <heap1_execute+0x23a>
 8007568:	4669      	mov	r1, sp
 800756a:	4841      	ldr	r0, [pc, #260]	; (8007670 <heap1_execute+0x240>)
 800756c:	f7fb f8b0 	bl	80026d0 <chHeapStatus>
 8007570:	f1a0 0102 	sub.w	r1, r0, #2
 8007574:	fab1 f181 	clz	r1, r1
 8007578:	0949      	lsrs	r1, r1, #5
 800757a:	2006      	movs	r0, #6
 800757c:	f7fd ff00 	bl	8005380 <_test_assert>
 8007580:	2800      	cmp	r0, #0
 8007582:	f47f af69 	bne.w	8007458 <heap1_execute+0x28>
                 (chHeapStatus(&test_heap, &n) == 2), "heap fragmented");
  chHeapFree(p2);
 8007586:	4628      	mov	r0, r5
 8007588:	f7fb f852 	bl	8002630 <chHeapFree>
  chHeapFree(p1);
 800758c:	4620      	mov	r0, r4
 800758e:	f7fb f84f 	bl	8002630 <chHeapFree>
  test_assert(7, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
 8007592:	4669      	mov	r1, sp
 8007594:	4836      	ldr	r0, [pc, #216]	; (8007670 <heap1_execute+0x240>)
 8007596:	f7fb f89b 	bl	80026d0 <chHeapStatus>
 800759a:	1e46      	subs	r6, r0, #1
 800759c:	4271      	negs	r1, r6
 800759e:	4171      	adcs	r1, r6
 80075a0:	2007      	movs	r0, #7
 80075a2:	f7fd feed 	bl	8005380 <_test_assert>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	f47f af56 	bne.w	8007458 <heap1_execute+0x28>

  /* Skip fragment handling.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 80075ac:	2110      	movs	r1, #16
 80075ae:	4830      	ldr	r0, [pc, #192]	; (8007670 <heap1_execute+0x240>)
 80075b0:	f7fa fff6 	bl	80025a0 <chHeapAlloc>
  p2 = chHeapAlloc(&test_heap, SIZE);
 80075b4:	2110      	movs	r1, #16
  chHeapFree(p2);
  chHeapFree(p1);
  test_assert(7, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");

  /* Skip fragment handling.*/
  p1 = chHeapAlloc(&test_heap, SIZE);
 80075b6:	4605      	mov	r5, r0
  p2 = chHeapAlloc(&test_heap, SIZE);
 80075b8:	482d      	ldr	r0, [pc, #180]	; (8007670 <heap1_execute+0x240>)
 80075ba:	f7fa fff1 	bl	80025a0 <chHeapAlloc>
 80075be:	4604      	mov	r4, r0
  chHeapFree(p1);
 80075c0:	4628      	mov	r0, r5
 80075c2:	f7fb f835 	bl	8002630 <chHeapFree>
  test_assert(8, chHeapStatus(&test_heap, &n) == 2, "invalid state");
 80075c6:	4669      	mov	r1, sp
 80075c8:	4829      	ldr	r0, [pc, #164]	; (8007670 <heap1_execute+0x240>)
 80075ca:	f7fb f881 	bl	80026d0 <chHeapStatus>
 80075ce:	1e85      	subs	r5, r0, #2
 80075d0:	4269      	negs	r1, r5
 80075d2:	4169      	adcs	r1, r5
 80075d4:	2008      	movs	r0, #8
 80075d6:	f7fd fed3 	bl	8005380 <_test_assert>
 80075da:	2800      	cmp	r0, #0
 80075dc:	f47f af3c 	bne.w	8007458 <heap1_execute+0x28>
  p1 = chHeapAlloc(&test_heap, SIZE * 2);       /* Skips first fragment.*/
 80075e0:	2120      	movs	r1, #32
 80075e2:	4823      	ldr	r0, [pc, #140]	; (8007670 <heap1_execute+0x240>)
 80075e4:	f7fa ffdc 	bl	80025a0 <chHeapAlloc>
  chHeapFree(p1);
 80075e8:	f7fb f822 	bl	8002630 <chHeapFree>
  chHeapFree(p2);
 80075ec:	4620      	mov	r0, r4
 80075ee:	f7fb f81f 	bl	8002630 <chHeapFree>
  test_assert(9, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
 80075f2:	4669      	mov	r1, sp
 80075f4:	481e      	ldr	r0, [pc, #120]	; (8007670 <heap1_execute+0x240>)
 80075f6:	f7fb f86b 	bl	80026d0 <chHeapStatus>
 80075fa:	3801      	subs	r0, #1
 80075fc:	4241      	negs	r1, r0
 80075fe:	4141      	adcs	r1, r0
 8007600:	2009      	movs	r0, #9
 8007602:	f7fd febd 	bl	8005380 <_test_assert>
 8007606:	2800      	cmp	r0, #0
 8007608:	f47f af26 	bne.w	8007458 <heap1_execute+0x28>

  /* Allocate all handling.*/
  (void)chHeapStatus(&test_heap, &n);
 800760c:	4669      	mov	r1, sp
 800760e:	4818      	ldr	r0, [pc, #96]	; (8007670 <heap1_execute+0x240>)
 8007610:	f7fb f85e 	bl	80026d0 <chHeapStatus>
  p1 = chHeapAlloc(&test_heap, n);
 8007614:	9900      	ldr	r1, [sp, #0]
 8007616:	4816      	ldr	r0, [pc, #88]	; (8007670 <heap1_execute+0x240>)
 8007618:	f7fa ffc2 	bl	80025a0 <chHeapAlloc>
  test_assert(10, chHeapStatus(&test_heap, &n) == 0, "not empty");
 800761c:	4669      	mov	r1, sp
  chHeapFree(p2);
  test_assert(9, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");

  /* Allocate all handling.*/
  (void)chHeapStatus(&test_heap, &n);
  p1 = chHeapAlloc(&test_heap, n);
 800761e:	4604      	mov	r4, r0
  test_assert(10, chHeapStatus(&test_heap, &n) == 0, "not empty");
 8007620:	4813      	ldr	r0, [pc, #76]	; (8007670 <heap1_execute+0x240>)
 8007622:	f7fb f855 	bl	80026d0 <chHeapStatus>
 8007626:	fab0 f180 	clz	r1, r0
 800762a:	0949      	lsrs	r1, r1, #5
 800762c:	200a      	movs	r0, #10
 800762e:	f7fd fea7 	bl	8005380 <_test_assert>
 8007632:	2800      	cmp	r0, #0
 8007634:	f47f af10 	bne.w	8007458 <heap1_execute+0x28>
  chHeapFree(p1);
 8007638:	4620      	mov	r0, r4
 800763a:	f7fa fff9 	bl	8002630 <chHeapFree>

  test_assert(11, chHeapStatus(&test_heap, &n) == 1, "heap fragmented");
 800763e:	4669      	mov	r1, sp
 8007640:	480b      	ldr	r0, [pc, #44]	; (8007670 <heap1_execute+0x240>)
 8007642:	f7fb f845 	bl	80026d0 <chHeapStatus>
 8007646:	1e42      	subs	r2, r0, #1
 8007648:	4251      	negs	r1, r2
 800764a:	4151      	adcs	r1, r2
 800764c:	200b      	movs	r0, #11
 800764e:	f7fd fe97 	bl	8005380 <_test_assert>
 8007652:	2800      	cmp	r0, #0
 8007654:	f47f af00 	bne.w	8007458 <heap1_execute+0x28>
  test_assert(12, n == sz, "size changed");
 8007658:	e89d 000a 	ldmia.w	sp, {r1, r3}
 800765c:	1acb      	subs	r3, r1, r3
 800765e:	4259      	negs	r1, r3
 8007660:	4159      	adcs	r1, r3
 8007662:	200c      	movs	r0, #12
 8007664:	f7fd fe8c 	bl	8005380 <_test_assert>
 8007668:	e6f6      	b.n	8007458 <heap1_execute+0x28>
 800766a:	4601      	mov	r1, r0
 800766c:	e785      	b.n	800757a <heap1_execute+0x14a>
 800766e:	bf00      	nop
 8007670:	20001490 	.word	0x20001490
	...

08007680 <heap1_setup>:
 * sequence.
 */

static void heap1_setup(void) {

  chHeapObjectInit(&test_heap, test.buffer, sizeof(union test_buffers));
 8007680:	f44f 62cd 	mov.w	r2, #1640	; 0x668
 8007684:	4901      	ldr	r1, [pc, #4]	; (800768c <heap1_setup+0xc>)
 8007686:	4802      	ldr	r0, [pc, #8]	; (8007690 <heap1_setup+0x10>)
 8007688:	f7fa bf7a 	b.w	8002580 <chHeapObjectInit>
 800768c:	20000dd8 	.word	0x20000dd8
 8007690:	20001490 	.word	0x20001490
	...

080076a0 <null_provider>:

static void *null_provider(size_t size) {

  (void)size;
  return NULL;
}
 80076a0:	2000      	movs	r0, #0
 80076a2:	4770      	bx	lr
	...

080076b0 <pools1_setup>:

static void pools1_setup(void) {

  chPoolObjectInit(&mp1, THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE), NULL);
 80076b0:	2200      	movs	r2, #0
 80076b2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80076b6:	4801      	ldr	r0, [pc, #4]	; (80076bc <pools1_setup+0xc>)
 80076b8:	f7fb b832 	b.w	8002720 <chPoolObjectInit>
 80076bc:	2000086c 	.word	0x2000086c

080076c0 <pools1_execute>:
}

static void pools1_execute(void) {
 80076c0:	b538      	push	{r3, r4, r5, lr}
  int i;

  /* Adding the WAs to the pool.*/
  chPoolLoadArray(&mp1, wa[0], MAX_THREADS);
 80076c2:	4b2b      	ldr	r3, [pc, #172]	; (8007770 <pools1_execute+0xb0>)
 80076c4:	482b      	ldr	r0, [pc, #172]	; (8007774 <pools1_execute+0xb4>)
 80076c6:	681d      	ldr	r5, [r3, #0]
 80076c8:	2205      	movs	r2, #5
 80076ca:	4629      	mov	r1, r5
 80076cc:	f7fb f830 	bl	8002730 <chPoolLoadArray>
 80076d0:	2405      	movs	r4, #5

  /* Emptying the pool.*/
  for (i = 0; i < MAX_THREADS; i++)
    test_assert(1, chPoolAlloc(&mp1) != NULL, "list empty");
 80076d2:	4828      	ldr	r0, [pc, #160]	; (8007774 <pools1_execute+0xb4>)
 80076d4:	f7fb f844 	bl	8002760 <chPoolAlloc>
 80076d8:	1c01      	adds	r1, r0, #0
 80076da:	bf18      	it	ne
 80076dc:	2101      	movne	r1, #1
 80076de:	2001      	movs	r0, #1
 80076e0:	f7fd fe4e 	bl	8005380 <_test_assert>
 80076e4:	bb90      	cbnz	r0, 800774c <pools1_execute+0x8c>

  /* Adding the WAs to the pool.*/
  chPoolLoadArray(&mp1, wa[0], MAX_THREADS);

  /* Emptying the pool.*/
  for (i = 0; i < MAX_THREADS; i++)
 80076e6:	3c01      	subs	r4, #1
 80076e8:	d1f3      	bne.n	80076d2 <pools1_execute+0x12>
    test_assert(1, chPoolAlloc(&mp1) != NULL, "list empty");

  /* Now must be empty.*/
  test_assert(2, chPoolAlloc(&mp1) == NULL, "list not empty");
 80076ea:	4822      	ldr	r0, [pc, #136]	; (8007774 <pools1_execute+0xb4>)
 80076ec:	f7fb f838 	bl	8002760 <chPoolAlloc>
 80076f0:	fab0 f180 	clz	r1, r0
 80076f4:	0949      	lsrs	r1, r1, #5
 80076f6:	2002      	movs	r0, #2
 80076f8:	f7fd fe42 	bl	8005380 <_test_assert>
 80076fc:	bb30      	cbnz	r0, 800774c <pools1_execute+0x8c>
 80076fe:	4c1c      	ldr	r4, [pc, #112]	; (8007770 <pools1_execute+0xb0>)

  /* Adding the WAs to the pool, one by one this time.*/
  for (i = 0; i < MAX_THREADS; i++)
    chPoolFree(&mp1, wa[i]);
 8007700:	481c      	ldr	r0, [pc, #112]	; (8007774 <pools1_execute+0xb4>)
  /* Emptying the pool.*/
  for (i = 0; i < MAX_THREADS; i++)
    test_assert(1, chPoolAlloc(&mp1) != NULL, "list empty");

  /* Now must be empty.*/
  test_assert(2, chPoolAlloc(&mp1) == NULL, "list not empty");
 8007702:	4629      	mov	r1, r5
 8007704:	f104 0510 	add.w	r5, r4, #16

  /* Adding the WAs to the pool, one by one this time.*/
  for (i = 0; i < MAX_THREADS; i++)
    chPoolFree(&mp1, wa[i]);
 8007708:	f7fb f842 	bl	8002790 <chPoolFree>

  /* Now must be empty.*/
  test_assert(2, chPoolAlloc(&mp1) == NULL, "list not empty");

  /* Adding the WAs to the pool, one by one this time.*/
  for (i = 0; i < MAX_THREADS; i++)
 800770c:	42a5      	cmp	r5, r4
 800770e:	d006      	beq.n	800771e <pools1_execute+0x5e>
 8007710:	f854 1f04 	ldr.w	r1, [r4, #4]!
    chPoolFree(&mp1, wa[i]);
 8007714:	4817      	ldr	r0, [pc, #92]	; (8007774 <pools1_execute+0xb4>)
 8007716:	f7fb f83b 	bl	8002790 <chPoolFree>

  /* Now must be empty.*/
  test_assert(2, chPoolAlloc(&mp1) == NULL, "list not empty");

  /* Adding the WAs to the pool, one by one this time.*/
  for (i = 0; i < MAX_THREADS; i++)
 800771a:	42a5      	cmp	r5, r4
 800771c:	d1f8      	bne.n	8007710 <pools1_execute+0x50>
 800771e:	2405      	movs	r4, #5
    chPoolFree(&mp1, wa[i]);

  /* Emptying the pool again.*/
  for (i = 0; i < MAX_THREADS; i++)
    test_assert(3, chPoolAlloc(&mp1) != NULL, "list empty");
 8007720:	4814      	ldr	r0, [pc, #80]	; (8007774 <pools1_execute+0xb4>)
 8007722:	f7fb f81d 	bl	8002760 <chPoolAlloc>
 8007726:	1c01      	adds	r1, r0, #0
 8007728:	bf18      	it	ne
 800772a:	2101      	movne	r1, #1
 800772c:	2003      	movs	r0, #3
 800772e:	f7fd fe27 	bl	8005380 <_test_assert>
 8007732:	b958      	cbnz	r0, 800774c <pools1_execute+0x8c>
  /* Adding the WAs to the pool, one by one this time.*/
  for (i = 0; i < MAX_THREADS; i++)
    chPoolFree(&mp1, wa[i]);

  /* Emptying the pool again.*/
  for (i = 0; i < MAX_THREADS; i++)
 8007734:	3c01      	subs	r4, #1
 8007736:	d1f3      	bne.n	8007720 <pools1_execute+0x60>
    test_assert(3, chPoolAlloc(&mp1) != NULL, "list empty");

  /* Now must be empty again.*/
  test_assert(4, chPoolAlloc(&mp1) == NULL, "list not empty");
 8007738:	480e      	ldr	r0, [pc, #56]	; (8007774 <pools1_execute+0xb4>)
 800773a:	f7fb f811 	bl	8002760 <chPoolAlloc>
 800773e:	fab0 f180 	clz	r1, r0
 8007742:	0949      	lsrs	r1, r1, #5
 8007744:	2004      	movs	r0, #4
 8007746:	f7fd fe1b 	bl	8005380 <_test_assert>
 800774a:	b100      	cbz	r0, 800774e <pools1_execute+0x8e>
 800774c:	bd38      	pop	{r3, r4, r5, pc}

  /* Covering the case where a provider is unable to return more memory.*/
  chPoolObjectInit(&mp1, 16, null_provider);
 800774e:	2110      	movs	r1, #16
 8007750:	4a09      	ldr	r2, [pc, #36]	; (8007778 <pools1_execute+0xb8>)
 8007752:	4808      	ldr	r0, [pc, #32]	; (8007774 <pools1_execute+0xb4>)
 8007754:	f7fa ffe4 	bl	8002720 <chPoolObjectInit>
  test_assert(5, chPoolAlloc(&mp1) == NULL, "provider returned memory");
 8007758:	4806      	ldr	r0, [pc, #24]	; (8007774 <pools1_execute+0xb4>)
 800775a:	f7fb f801 	bl	8002760 <chPoolAlloc>
 800775e:	fab0 f180 	clz	r1, r0
 8007762:	0949      	lsrs	r1, r1, #5
 8007764:	2005      	movs	r0, #5
}
 8007766:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  /* Now must be empty again.*/
  test_assert(4, chPoolAlloc(&mp1) == NULL, "list not empty");

  /* Covering the case where a provider is unable to return more memory.*/
  chPoolObjectInit(&mp1, 16, null_provider);
  test_assert(5, chPoolAlloc(&mp1) == NULL, "provider returned memory");
 800776a:	f7fd be09 	b.w	8005380 <_test_assert>
 800776e:	bf00      	nop
 8007770:	08009c40 	.word	0x08009c40
 8007774:	2000086c 	.word	0x2000086c
 8007778:	080076a1 	.word	0x080076a1
 800777c:	00000000 	.word	0x00000000

08007780 <dyn1_execute>:
static void dyn1_setup(void) {

  chHeapObjectInit(&heap1, test.buffer, sizeof(union test_buffers));
}

static void dyn1_execute(void) {
 8007780:	b570      	push	{r4, r5, r6, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8007782:	4b34      	ldr	r3, [pc, #208]	; (8007854 <dyn1_execute+0xd4>)
  size_t n, sz;
  void *p1;
  tprio_t prio = chThdGetPriorityX();

  (void)chHeapStatus(&heap1, &sz);
 8007784:	4834      	ldr	r0, [pc, #208]	; (8007858 <dyn1_execute+0xd8>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8007786:	699b      	ldr	r3, [r3, #24]
  /* Starting threads from the heap. */
  threads[0] = chThdCreateFromHeap(&heap1,
 8007788:	4c34      	ldr	r4, [pc, #208]	; (800785c <dyn1_execute+0xdc>)
 800778a:	689d      	ldr	r5, [r3, #8]
static void dyn1_setup(void) {

  chHeapObjectInit(&heap1, test.buffer, sizeof(union test_buffers));
}

static void dyn1_execute(void) {
 800778c:	b084      	sub	sp, #16
  size_t n, sz;
  void *p1;
  tprio_t prio = chThdGetPriorityX();

  (void)chHeapStatus(&heap1, &sz);
 800778e:	a903      	add	r1, sp, #12
 8007790:	f7fa ff9e 	bl	80026d0 <chHeapStatus>
  /* Starting threads from the heap. */
  threads[0] = chThdCreateFromHeap(&heap1,
 8007794:	4b32      	ldr	r3, [pc, #200]	; (8007860 <dyn1_execute+0xe0>)
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	1e6a      	subs	r2, r5, #1
 800779a:	4b32      	ldr	r3, [pc, #200]	; (8007864 <dyn1_execute+0xe4>)
 800779c:	482e      	ldr	r0, [pc, #184]	; (8007858 <dyn1_execute+0xd8>)
 800779e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80077a2:	f7f9 fed5 	bl	8001550 <chThdCreateFromHeap>
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-1, thread, "A");
  threads[1] = chThdCreateFromHeap(&heap1,
 80077a6:	4b30      	ldr	r3, [pc, #192]	; (8007868 <dyn1_execute+0xe8>)
  void *p1;
  tprio_t prio = chThdGetPriorityX();

  (void)chHeapStatus(&heap1, &sz);
  /* Starting threads from the heap. */
  threads[0] = chThdCreateFromHeap(&heap1,
 80077a8:	6020      	str	r0, [r4, #0]
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-1, thread, "A");
  threads[1] = chThdCreateFromHeap(&heap1,
 80077aa:	1eaa      	subs	r2, r5, #2
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80077b2:	4b2c      	ldr	r3, [pc, #176]	; (8007864 <dyn1_execute+0xe4>)
 80077b4:	4828      	ldr	r0, [pc, #160]	; (8007858 <dyn1_execute+0xd8>)
 80077b6:	f7f9 fecb 	bl	8001550 <chThdCreateFromHeap>
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-2, thread, "B");
  /* Allocating the whole heap in order to make the thread creation fail.*/
  (void)chHeapStatus(&heap1, &n);
 80077ba:	a902      	add	r1, sp, #8
  (void)chHeapStatus(&heap1, &sz);
  /* Starting threads from the heap. */
  threads[0] = chThdCreateFromHeap(&heap1,
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-1, thread, "A");
  threads[1] = chThdCreateFromHeap(&heap1,
 80077bc:	6060      	str	r0, [r4, #4]
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-2, thread, "B");
  /* Allocating the whole heap in order to make the thread creation fail.*/
  (void)chHeapStatus(&heap1, &n);
 80077be:	4826      	ldr	r0, [pc, #152]	; (8007858 <dyn1_execute+0xd8>)
 80077c0:	f7fa ff86 	bl	80026d0 <chHeapStatus>
  p1 = chHeapAlloc(&heap1, n);
 80077c4:	9902      	ldr	r1, [sp, #8]
 80077c6:	4824      	ldr	r0, [pc, #144]	; (8007858 <dyn1_execute+0xd8>)
 80077c8:	f7fa feea 	bl	80025a0 <chHeapAlloc>
  threads[2] = chThdCreateFromHeap(&heap1,
 80077cc:	4b27      	ldr	r3, [pc, #156]	; (800786c <dyn1_execute+0xec>)
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	f44f 71a4 	mov.w	r1, #328	; 0x148
  threads[1] = chThdCreateFromHeap(&heap1,
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-2, thread, "B");
  /* Allocating the whole heap in order to make the thread creation fail.*/
  (void)chHeapStatus(&heap1, &n);
  p1 = chHeapAlloc(&heap1, n);
 80077d4:	4606      	mov	r6, r0
  threads[2] = chThdCreateFromHeap(&heap1,
 80077d6:	1eea      	subs	r2, r5, #3
 80077d8:	4b22      	ldr	r3, [pc, #136]	; (8007864 <dyn1_execute+0xe4>)
 80077da:	481f      	ldr	r0, [pc, #124]	; (8007858 <dyn1_execute+0xd8>)
 80077dc:	f7f9 feb8 	bl	8001550 <chThdCreateFromHeap>
 80077e0:	60a0      	str	r0, [r4, #8]
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-3, thread, "C");
  chHeapFree(p1);
 80077e2:	4630      	mov	r0, r6
 80077e4:	f7fa ff24 	bl	8002630 <chHeapFree>

  test_assert(1, (threads[0] != NULL) &&
 80077e8:	6821      	ldr	r1, [r4, #0]
 80077ea:	b121      	cbz	r1, 80077f6 <dyn1_execute+0x76>
 80077ec:	6861      	ldr	r1, [r4, #4]
 80077ee:	b111      	cbz	r1, 80077f6 <dyn1_execute+0x76>
 80077f0:	68a1      	ldr	r1, [r4, #8]
 80077f2:	b331      	cbz	r1, 8007842 <dyn1_execute+0xc2>
 80077f4:	2100      	movs	r1, #0
 80077f6:	2001      	movs	r0, #1
 80077f8:	f7fd fdc2 	bl	8005380 <_test_assert>
 80077fc:	b108      	cbz	r0, 8007802 <dyn1_execute+0x82>
  test_assert_sequence(2, "AB");

  /* Heap status checked again.*/
  test_assert(3, chHeapStatus(&heap1, &n) == 1, "heap fragmented");
  test_assert(4, n == sz, "heap size changed");
}
 80077fe:	b004      	add	sp, #16
 8007800:	bd70      	pop	{r4, r5, r6, pc}
                 (threads[3] == NULL) &&
                 (threads[4] == NULL),
                 "thread creation failed");

  /* Claiming the memory from terminated threads. */
  test_wait_threads();
 8007802:	f7fd fe2d 	bl	8005460 <test_wait_threads>
  test_assert_sequence(2, "AB");
 8007806:	491a      	ldr	r1, [pc, #104]	; (8007870 <dyn1_execute+0xf0>)
 8007808:	2002      	movs	r0, #2
 800780a:	f7fd fdd1 	bl	80053b0 <_test_assert_sequence>
 800780e:	2800      	cmp	r0, #0
 8007810:	d1f5      	bne.n	80077fe <dyn1_execute+0x7e>

  /* Heap status checked again.*/
  test_assert(3, chHeapStatus(&heap1, &n) == 1, "heap fragmented");
 8007812:	a902      	add	r1, sp, #8
 8007814:	4810      	ldr	r0, [pc, #64]	; (8007858 <dyn1_execute+0xd8>)
 8007816:	f7fa ff5b 	bl	80026d0 <chHeapStatus>
 800781a:	f1a0 0101 	sub.w	r1, r0, #1
 800781e:	fab1 f181 	clz	r1, r1
 8007822:	0949      	lsrs	r1, r1, #5
 8007824:	2003      	movs	r0, #3
 8007826:	f7fd fdab 	bl	8005380 <_test_assert>
 800782a:	2800      	cmp	r0, #0
 800782c:	d1e7      	bne.n	80077fe <dyn1_execute+0x7e>
  test_assert(4, n == sz, "heap size changed");
 800782e:	9902      	ldr	r1, [sp, #8]
 8007830:	9b03      	ldr	r3, [sp, #12]
 8007832:	1ac9      	subs	r1, r1, r3
 8007834:	fab1 f181 	clz	r1, r1
 8007838:	0949      	lsrs	r1, r1, #5
 800783a:	2004      	movs	r0, #4
 800783c:	f7fd fda0 	bl	8005380 <_test_assert>
 8007840:	e7dd      	b.n	80077fe <dyn1_execute+0x7e>
  threads[2] = chThdCreateFromHeap(&heap1,
                                   THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE),
                                   prio-3, thread, "C");
  chHeapFree(p1);

  test_assert(1, (threads[0] != NULL) &&
 8007842:	68e3      	ldr	r3, [r4, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1d6      	bne.n	80077f6 <dyn1_execute+0x76>
 8007848:	6921      	ldr	r1, [r4, #16]
 800784a:	fab1 f181 	clz	r1, r1
 800784e:	0949      	lsrs	r1, r1, #5
 8007850:	e7d1      	b.n	80077f6 <dyn1_execute+0x76>
 8007852:	bf00      	nop
 8007854:	200008e0 	.word	0x200008e0
 8007858:	200014c0 	.word	0x200014c0
 800785c:	20001460 	.word	0x20001460
 8007860:	08009f18 	.word	0x08009f18
 8007864:	08007881 	.word	0x08007881
 8007868:	08009f14 	.word	0x08009f14
 800786c:	08009f10 	.word	0x08009f10
 8007870:	0800a360 	.word	0x0800a360
	...

08007880 <thread>:
 * one to fail.
 */

static THD_FUNCTION(thread, p) {

  test_emit_token(*(char *)p);
 8007880:	7800      	ldrb	r0, [r0, #0]
 8007882:	f7fd bd6d 	b.w	8005360 <test_emit_token>
 8007886:	bf00      	nop
	...

08007890 <dyn3_setup>:
  return found;
}

static void dyn3_setup(void) {

  chHeapObjectInit(&heap1, test.buffer, sizeof(union test_buffers));
 8007890:	f44f 62cd 	mov.w	r2, #1640	; 0x668
 8007894:	4901      	ldr	r1, [pc, #4]	; (800789c <dyn3_setup+0xc>)
 8007896:	4802      	ldr	r0, [pc, #8]	; (80078a0 <dyn3_setup+0x10>)
 8007898:	f7fa be72 	b.w	8002580 <chHeapObjectInit>
 800789c:	20000dd8 	.word	0x20000dd8
 80078a0:	200014c0 	.word	0x200014c0
	...

080078b0 <dyn1_setup>:
 80078b0:	f7ff bfee 	b.w	8007890 <dyn3_setup>
	...

080078c0 <dyn2_execute>:
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80078c0:	4b31      	ldr	r3, [pc, #196]	; (8007988 <dyn2_execute+0xc8>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80078c2:	699b      	ldr	r3, [r3, #24]
static void dyn2_setup(void) {

  chPoolObjectInit(&mp1, THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE), NULL);
}

static void dyn2_execute(void) {
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	4c31      	ldr	r4, [pc, #196]	; (800798c <dyn2_execute+0xcc>)
 80078c8:	689d      	ldr	r5, [r3, #8]
 80078ca:	f104 0610 	add.w	r6, r4, #16
  int i;
  tprio_t prio = chThdGetPriorityX();

  /* Adding the WAs to the pool. */
  for (i = 0; i < 4; i++)
    chPoolFree(&mp1, wa[i]);
 80078ce:	f854 1b04 	ldr.w	r1, [r4], #4
 80078d2:	482f      	ldr	r0, [pc, #188]	; (8007990 <dyn2_execute+0xd0>)
 80078d4:	f7fa ff5c 	bl	8002790 <chPoolFree>
static void dyn2_execute(void) {
  int i;
  tprio_t prio = chThdGetPriorityX();

  /* Adding the WAs to the pool. */
  for (i = 0; i < 4; i++)
 80078d8:	42a6      	cmp	r6, r4
 80078da:	d1f8      	bne.n	80078ce <dyn2_execute+0xe>
    chPoolFree(&mp1, wa[i]);

  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
 80078dc:	4b2d      	ldr	r3, [pc, #180]	; (8007994 <dyn2_execute+0xd4>)
 80078de:	4a2e      	ldr	r2, [pc, #184]	; (8007998 <dyn2_execute+0xd8>)
 80078e0:	482b      	ldr	r0, [pc, #172]	; (8007990 <dyn2_execute+0xd0>)
 80078e2:	4c2e      	ldr	r4, [pc, #184]	; (800799c <dyn2_execute+0xdc>)
 80078e4:	1e69      	subs	r1, r5, #1
 80078e6:	f7f9 fe53 	bl	8001590 <chThdCreateFromMemoryPool>
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
 80078ea:	4b2d      	ldr	r3, [pc, #180]	; (80079a0 <dyn2_execute+0xe0>)
  /* Adding the WAs to the pool. */
  for (i = 0; i < 4; i++)
    chPoolFree(&mp1, wa[i]);

  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
 80078ec:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
 80078ee:	4a2a      	ldr	r2, [pc, #168]	; (8007998 <dyn2_execute+0xd8>)
 80078f0:	4827      	ldr	r0, [pc, #156]	; (8007990 <dyn2_execute+0xd0>)
 80078f2:	1ea9      	subs	r1, r5, #2
 80078f4:	f7f9 fe4c 	bl	8001590 <chThdCreateFromMemoryPool>
  threads[2] = chThdCreateFromMemoryPool(&mp1, prio-3, thread, "C");
 80078f8:	4b2a      	ldr	r3, [pc, #168]	; (80079a4 <dyn2_execute+0xe4>)
  for (i = 0; i < 4; i++)
    chPoolFree(&mp1, wa[i]);

  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
 80078fa:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateFromMemoryPool(&mp1, prio-3, thread, "C");
 80078fc:	4a26      	ldr	r2, [pc, #152]	; (8007998 <dyn2_execute+0xd8>)
 80078fe:	4824      	ldr	r0, [pc, #144]	; (8007990 <dyn2_execute+0xd0>)
 8007900:	1ee9      	subs	r1, r5, #3
 8007902:	f7f9 fe45 	bl	8001590 <chThdCreateFromMemoryPool>
  threads[3] = chThdCreateFromMemoryPool(&mp1, prio-4, thread, "D");
 8007906:	4b28      	ldr	r3, [pc, #160]	; (80079a8 <dyn2_execute+0xe8>)
    chPoolFree(&mp1, wa[i]);

  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
  threads[2] = chThdCreateFromMemoryPool(&mp1, prio-3, thread, "C");
 8007908:	60a0      	str	r0, [r4, #8]
  threads[3] = chThdCreateFromMemoryPool(&mp1, prio-4, thread, "D");
 800790a:	4a23      	ldr	r2, [pc, #140]	; (8007998 <dyn2_execute+0xd8>)
 800790c:	4820      	ldr	r0, [pc, #128]	; (8007990 <dyn2_execute+0xd0>)
 800790e:	1f29      	subs	r1, r5, #4
 8007910:	f7f9 fe3e 	bl	8001590 <chThdCreateFromMemoryPool>
  threads[4] = chThdCreateFromMemoryPool(&mp1, prio-5, thread, "E");
 8007914:	1f69      	subs	r1, r5, #5

  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
  threads[2] = chThdCreateFromMemoryPool(&mp1, prio-3, thread, "C");
  threads[3] = chThdCreateFromMemoryPool(&mp1, prio-4, thread, "D");
 8007916:	60e0      	str	r0, [r4, #12]
  threads[4] = chThdCreateFromMemoryPool(&mp1, prio-5, thread, "E");
 8007918:	4b24      	ldr	r3, [pc, #144]	; (80079ac <dyn2_execute+0xec>)
 800791a:	4a1f      	ldr	r2, [pc, #124]	; (8007998 <dyn2_execute+0xd8>)
 800791c:	481c      	ldr	r0, [pc, #112]	; (8007990 <dyn2_execute+0xd0>)
 800791e:	f7f9 fe37 	bl	8001590 <chThdCreateFromMemoryPool>

  test_assert(1, (threads[0] != NULL) &&
 8007922:	6821      	ldr	r1, [r4, #0]
  /* Starting threads from the memory pool. */
  threads[0] = chThdCreateFromMemoryPool(&mp1, prio-1, thread, "A");
  threads[1] = chThdCreateFromMemoryPool(&mp1, prio-2, thread, "B");
  threads[2] = chThdCreateFromMemoryPool(&mp1, prio-3, thread, "C");
  threads[3] = chThdCreateFromMemoryPool(&mp1, prio-4, thread, "D");
  threads[4] = chThdCreateFromMemoryPool(&mp1, prio-5, thread, "E");
 8007924:	6120      	str	r0, [r4, #16]

  test_assert(1, (threads[0] != NULL) &&
 8007926:	b141      	cbz	r1, 800793a <dyn2_execute+0x7a>
 8007928:	6861      	ldr	r1, [r4, #4]
 800792a:	b131      	cbz	r1, 800793a <dyn2_execute+0x7a>
 800792c:	68a1      	ldr	r1, [r4, #8]
 800792e:	b121      	cbz	r1, 800793a <dyn2_execute+0x7a>
 8007930:	68e1      	ldr	r1, [r4, #12]
 8007932:	b111      	cbz	r1, 800793a <dyn2_execute+0x7a>
 8007934:	fab0 f180 	clz	r1, r0
 8007938:	0949      	lsrs	r1, r1, #5
 800793a:	2001      	movs	r0, #1
 800793c:	f7fd fd20 	bl	8005380 <_test_assert>
 8007940:	b100      	cbz	r0, 8007944 <dyn2_execute+0x84>
 8007942:	bd70      	pop	{r4, r5, r6, pc}
                 (threads[3] != NULL) &&
                 (threads[4] == NULL),
                 "thread creation failed");

  /* Claiming the memory from terminated threads. */
  test_wait_threads();
 8007944:	f7fd fd8c 	bl	8005460 <test_wait_threads>
  test_assert_sequence(2, "ABCD");
 8007948:	4919      	ldr	r1, [pc, #100]	; (80079b0 <dyn2_execute+0xf0>)
 800794a:	2002      	movs	r0, #2
 800794c:	f7fd fd30 	bl	80053b0 <_test_assert_sequence>
 8007950:	2800      	cmp	r0, #0
 8007952:	d1f6      	bne.n	8007942 <dyn2_execute+0x82>
 8007954:	2404      	movs	r4, #4

  /* Now the pool must be full again. */
  for (i = 0; i < 4; i++)
    test_assert(3, chPoolAlloc(&mp1) != NULL, "pool list empty");
 8007956:	480e      	ldr	r0, [pc, #56]	; (8007990 <dyn2_execute+0xd0>)
 8007958:	f7fa ff02 	bl	8002760 <chPoolAlloc>
 800795c:	1c01      	adds	r1, r0, #0
 800795e:	bf18      	it	ne
 8007960:	2101      	movne	r1, #1
 8007962:	2003      	movs	r0, #3
 8007964:	f7fd fd0c 	bl	8005380 <_test_assert>
 8007968:	2800      	cmp	r0, #0
 800796a:	d1ea      	bne.n	8007942 <dyn2_execute+0x82>
  /* Claiming the memory from terminated threads. */
  test_wait_threads();
  test_assert_sequence(2, "ABCD");

  /* Now the pool must be full again. */
  for (i = 0; i < 4; i++)
 800796c:	3c01      	subs	r4, #1
 800796e:	d1f2      	bne.n	8007956 <dyn2_execute+0x96>
    test_assert(3, chPoolAlloc(&mp1) != NULL, "pool list empty");
  test_assert(4, chPoolAlloc(&mp1) == NULL, "pool list not empty");
 8007970:	4807      	ldr	r0, [pc, #28]	; (8007990 <dyn2_execute+0xd0>)
 8007972:	f7fa fef5 	bl	8002760 <chPoolAlloc>
 8007976:	fab0 f180 	clz	r1, r0
 800797a:	0949      	lsrs	r1, r1, #5
 800797c:	2004      	movs	r0, #4
}
 800797e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  test_assert_sequence(2, "ABCD");

  /* Now the pool must be full again. */
  for (i = 0; i < 4; i++)
    test_assert(3, chPoolAlloc(&mp1) != NULL, "pool list empty");
  test_assert(4, chPoolAlloc(&mp1) == NULL, "pool list not empty");
 8007982:	f7fd bcfd 	b.w	8005380 <_test_assert>
 8007986:	bf00      	nop
 8007988:	200008e0 	.word	0x200008e0
 800798c:	08009c40 	.word	0x08009c40
 8007990:	200014b0 	.word	0x200014b0
 8007994:	08009f18 	.word	0x08009f18
 8007998:	08007881 	.word	0x08007881
 800799c:	20001460 	.word	0x20001460
 80079a0:	08009f14 	.word	0x08009f14
 80079a4:	08009f10 	.word	0x08009f10
 80079a8:	0800ada0 	.word	0x0800ada0
 80079ac:	08009f20 	.word	0x08009f20
 80079b0:	0800a364 	.word	0x0800a364
	...

080079c0 <dyn2_setup>:
 * one to fail.
 */

static void dyn2_setup(void) {

  chPoolObjectInit(&mp1, THD_WORKING_AREA_SIZE(THREADS_STACK_SIZE), NULL);
 80079c0:	2200      	movs	r2, #0
 80079c2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80079c6:	4801      	ldr	r0, [pc, #4]	; (80079cc <dyn2_setup+0xc>)
 80079c8:	f7fa beaa 	b.w	8002720 <chPoolObjectInit>
 80079cc:	200014b0 	.word	0x200014b0

080079d0 <regfind>:
 * <h2>Description</h2>
 * Registry and Thread References APIs are tested for functionality and
 * coverage.
 */

static bool regfind(thread_t *tp) {
 80079d0:	b538      	push	{r3, r4, r5, lr}
 80079d2:	4605      	mov	r5, r0
  thread_t *ftp;
  bool found = false;

  ftp = chRegFirstThread();
 80079d4:	f7f9 fe04 	bl	80015e0 <chRegFirstThread>
 * coverage.
 */

static bool regfind(thread_t *tp) {
  thread_t *ftp;
  bool found = false;
 80079d8:	2400      	movs	r4, #0

  ftp = chRegFirstThread();
 80079da:	4603      	mov	r3, r0
  do {
    found |= ftp == tp;
    ftp = chRegNextThread(ftp);
 80079dc:	4618      	mov	r0, r3
 80079de:	42ab      	cmp	r3, r5
 80079e0:	bf08      	it	eq
 80079e2:	f044 0401 	orreq.w	r4, r4, #1
 80079e6:	f7f9 fe0b 	bl	8001600 <chRegNextThread>
  } while (ftp != NULL);
 80079ea:	4603      	mov	r3, r0
 80079ec:	2800      	cmp	r0, #0
 80079ee:	d1f5      	bne.n	80079dc <regfind+0xc>
  return found;
}
 80079f0:	4620      	mov	r0, r4
 80079f2:	bd38      	pop	{r3, r4, r5, pc}
	...

08007a00 <dyn3_execute>:
static void dyn3_setup(void) {

  chHeapObjectInit(&heap1, test.buffer, sizeof(union test_buffers));
}

static void dyn3_execute(void) {
 8007a00:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8007a02:	4b48      	ldr	r3, [pc, #288]	; (8007b24 <dyn3_execute+0x124>)
  thread_t *tp;
  tprio_t prio = chThdGetPriorityX();

  /* Testing references increase/decrease and final detach.*/
  tp = chThdCreateFromHeap(&heap1, WA_SIZE, prio-1, thread, "A");
 8007a04:	4948      	ldr	r1, [pc, #288]	; (8007b28 <dyn3_execute+0x128>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8007a06:	699a      	ldr	r2, [r3, #24]
 8007a08:	4848      	ldr	r0, [pc, #288]	; (8007b2c <dyn3_execute+0x12c>)
 8007a0a:	6892      	ldr	r2, [r2, #8]
 8007a0c:	4b48      	ldr	r3, [pc, #288]	; (8007b30 <dyn3_execute+0x130>)
static void dyn3_setup(void) {

  chHeapObjectInit(&heap1, test.buffer, sizeof(union test_buffers));
}

static void dyn3_execute(void) {
 8007a0e:	b082      	sub	sp, #8
  thread_t *tp;
  tprio_t prio = chThdGetPriorityX();

  /* Testing references increase/decrease and final detach.*/
  tp = chThdCreateFromHeap(&heap1, WA_SIZE, prio-1, thread, "A");
 8007a10:	3a01      	subs	r2, #1
 8007a12:	9100      	str	r1, [sp, #0]
 8007a14:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8007a18:	f7f9 fd9a 	bl	8001550 <chThdCreateFromHeap>
 8007a1c:	4604      	mov	r4, r0
  test_assert(1, tp->p_refs == 1, "wrong initial reference counter");
 8007a1e:	2001      	movs	r0, #1
 8007a20:	7fa1      	ldrb	r1, [r4, #30]
 8007a22:	1a09      	subs	r1, r1, r0
 8007a24:	fab1 f181 	clz	r1, r1
 8007a28:	0949      	lsrs	r1, r1, #5
 8007a2a:	f7fd fca9 	bl	8005380 <_test_assert>
 8007a2e:	b108      	cbz	r0, 8007a34 <dyn3_execute+0x34>
  test_assert(10, tp->p_state == CH_STATE_FINAL, "invalid state");

  /* Clearing the zombie by scanning the registry.*/
  test_assert(11, regfind(tp), "thread disappeared");
  test_assert(12, !regfind(tp), "thread still in registry");
}
 8007a30:	b002      	add	sp, #8
 8007a32:	bd10      	pop	{r4, pc}
  tprio_t prio = chThdGetPriorityX();

  /* Testing references increase/decrease and final detach.*/
  tp = chThdCreateFromHeap(&heap1, WA_SIZE, prio-1, thread, "A");
  test_assert(1, tp->p_refs == 1, "wrong initial reference counter");
  chThdAddRef(tp);
 8007a34:	4620      	mov	r0, r4
 8007a36:	f7f9 fd53 	bl	80014e0 <chThdAddRef>
  test_assert(2, tp->p_refs == 2, "references increase failure");
 8007a3a:	7fa1      	ldrb	r1, [r4, #30]
 8007a3c:	2002      	movs	r0, #2
 8007a3e:	1a09      	subs	r1, r1, r0
 8007a40:	fab1 f181 	clz	r1, r1
 8007a44:	0949      	lsrs	r1, r1, #5
 8007a46:	f7fd fc9b 	bl	8005380 <_test_assert>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d1f0      	bne.n	8007a30 <dyn3_execute+0x30>
  chThdRelease(tp);
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f7f9 fd56 	bl	8001500 <chThdRelease>
  test_assert(3, tp->p_refs == 1, "references decrease failure");
 8007a54:	7fa1      	ldrb	r1, [r4, #30]
 8007a56:	f1a1 0101 	sub.w	r1, r1, #1
 8007a5a:	fab1 f181 	clz	r1, r1
 8007a5e:	2003      	movs	r0, #3
 8007a60:	0949      	lsrs	r1, r1, #5
 8007a62:	f7fd fc8d 	bl	8005380 <_test_assert>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	d1e2      	bne.n	8007a30 <dyn3_execute+0x30>

  /* Verify the new threads count.*/
  test_assert(4, regfind(tp), "thread missing from registry");
 8007a6a:	4620      	mov	r0, r4
 8007a6c:	f7ff ffb0 	bl	80079d0 <regfind>
 8007a70:	4601      	mov	r1, r0
 8007a72:	2004      	movs	r0, #4
 8007a74:	f7fd fc84 	bl	8005380 <_test_assert>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d1d9      	bne.n	8007a30 <dyn3_execute+0x30>
  test_assert(5, regfind(tp), "thread disappeared");
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f7ff ffa7 	bl	80079d0 <regfind>
 8007a82:	4601      	mov	r1, r0
 8007a84:	2005      	movs	r0, #5
 8007a86:	f7fd fc7b 	bl	8005380 <_test_assert>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d1d0      	bne.n	8007a30 <dyn3_execute+0x30>

  /* Detach and let the thread execute and terminate.*/
  chThdRelease(tp);
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f7f9 fd36 	bl	8001500 <chThdRelease>
  test_assert(6, tp->p_refs == 0, "detach failure");
 8007a94:	7fa1      	ldrb	r1, [r4, #30]
 8007a96:	fab1 f181 	clz	r1, r1
 8007a9a:	0949      	lsrs	r1, r1, #5
 8007a9c:	2006      	movs	r0, #6
 8007a9e:	f7fd fc6f 	bl	8005380 <_test_assert>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d1c4      	bne.n	8007a30 <dyn3_execute+0x30>
  test_assert(7, tp->p_state == CH_STATE_READY, "invalid state");
 8007aa6:	7f21      	ldrb	r1, [r4, #28]
 8007aa8:	fab1 f181 	clz	r1, r1
 8007aac:	0949      	lsrs	r1, r1, #5
 8007aae:	2007      	movs	r0, #7
 8007ab0:	f7fd fc66 	bl	8005380 <_test_assert>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d1bb      	bne.n	8007a30 <dyn3_execute+0x30>
  test_assert(8, regfind(tp), "thread disappeared");
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f7ff ff89 	bl	80079d0 <regfind>
 8007abe:	4601      	mov	r1, r0
 8007ac0:	2008      	movs	r0, #8
 8007ac2:	f7fd fc5d 	bl	8005380 <_test_assert>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d1b2      	bne.n	8007a30 <dyn3_execute+0x30>
  test_assert(9, regfind(tp), "thread disappeared");
 8007aca:	4620      	mov	r0, r4
 8007acc:	f7ff ff80 	bl	80079d0 <regfind>
 8007ad0:	4601      	mov	r1, r0
 8007ad2:	2009      	movs	r0, #9
 8007ad4:	f7fd fc54 	bl	8005380 <_test_assert>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	d1a9      	bne.n	8007a30 <dyn3_execute+0x30>
  chThdSleepMilliseconds(50);           /* The thread just terminates.      */
 8007adc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007ae0:	f7f9 fbce 	bl	8001280 <chThdSleep>
  test_assert(10, tp->p_state == CH_STATE_FINAL, "invalid state");
 8007ae4:	7f21      	ldrb	r1, [r4, #28]
 8007ae6:	f1a1 030f 	sub.w	r3, r1, #15
 8007aea:	4259      	negs	r1, r3
 8007aec:	4159      	adcs	r1, r3
 8007aee:	200a      	movs	r0, #10
 8007af0:	f7fd fc46 	bl	8005380 <_test_assert>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d19b      	bne.n	8007a30 <dyn3_execute+0x30>

  /* Clearing the zombie by scanning the registry.*/
  test_assert(11, regfind(tp), "thread disappeared");
 8007af8:	4620      	mov	r0, r4
 8007afa:	f7ff ff69 	bl	80079d0 <regfind>
 8007afe:	4601      	mov	r1, r0
 8007b00:	200b      	movs	r0, #11
 8007b02:	f7fd fc3d 	bl	8005380 <_test_assert>
 8007b06:	2800      	cmp	r0, #0
 8007b08:	d192      	bne.n	8007a30 <dyn3_execute+0x30>
  test_assert(12, !regfind(tp), "thread still in registry");
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	f7ff ff60 	bl	80079d0 <regfind>
 8007b10:	f080 0101 	eor.w	r1, r0, #1
 8007b14:	b2c9      	uxtb	r1, r1
 8007b16:	200c      	movs	r0, #12
}
 8007b18:	b002      	add	sp, #8
 8007b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chThdSleepMilliseconds(50);           /* The thread just terminates.      */
  test_assert(10, tp->p_state == CH_STATE_FINAL, "invalid state");

  /* Clearing the zombie by scanning the registry.*/
  test_assert(11, regfind(tp), "thread disappeared");
  test_assert(12, !regfind(tp), "thread still in registry");
 8007b1e:	f7fd bc2f 	b.w	8005380 <_test_assert>
 8007b22:	bf00      	nop
 8007b24:	200008e0 	.word	0x200008e0
 8007b28:	08009f18 	.word	0x08009f18
 8007b2c:	200014c0 	.word	0x200014c0
 8007b30:	08007881 	.word	0x08007881
	...

08007b40 <notify>:

#if CH_CFG_USE_QUEUES || defined(__DOXYGEN__)

#define TEST_QUEUES_SIZE 4

static void notify(io_queue_t *qp) {
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
	...

08007b50 <thread1>:
}

static THD_FUNCTION(thread1, p) {

  (void)p;
  chIQGetTimeout(&iq, MS2ST(200));
 8007b50:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8007b54:	4801      	ldr	r0, [pc, #4]	; (8007b5c <thread1+0xc>)
 8007b56:	f7fa bba3 	b.w	80022a0 <chIQGetTimeout>
 8007b5a:	bf00      	nop
 8007b5c:	2000089c 	.word	0x2000089c

08007b60 <queues1_setup>:
 * This test case tests synchronous and asynchronous operations on an
 * @p InputQueue object including timeouts. The queue state must remain
 * consistent through the whole test.
 */

static void queues1_setup(void) {
 8007b60:	b500      	push	{lr}

  chIQObjectInit(&iq, wa[0], TEST_QUEUES_SIZE, notify, NULL);
 8007b62:	4a06      	ldr	r2, [pc, #24]	; (8007b7c <queues1_setup+0x1c>)
 8007b64:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <queues1_setup+0x20>)
 8007b66:	6811      	ldr	r1, [r2, #0]
 8007b68:	4806      	ldr	r0, [pc, #24]	; (8007b84 <queues1_setup+0x24>)
 * This test case tests synchronous and asynchronous operations on an
 * @p InputQueue object including timeouts. The queue state must remain
 * consistent through the whole test.
 */

static void queues1_setup(void) {
 8007b6a:	b083      	sub	sp, #12

  chIQObjectInit(&iq, wa[0], TEST_QUEUES_SIZE, notify, NULL);
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	9200      	str	r2, [sp, #0]
 8007b70:	2204      	movs	r2, #4
 8007b72:	f7fa fb55 	bl	8002220 <chIQObjectInit>
}
 8007b76:	b003      	add	sp, #12
 8007b78:	f85d fb04 	ldr.w	pc, [sp], #4
 8007b7c:	08009c40 	.word	0x08009c40
 8007b80:	08007b41 	.word	0x08007b41
 8007b84:	2000089c 	.word	0x2000089c
	...

08007b90 <thread2>:
}

static THD_FUNCTION(thread2, p) {

  (void)p;
  chOQPutTimeout(&oq, 0, MS2ST(200));
 8007b90:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007b94:	2100      	movs	r1, #0
 8007b96:	4801      	ldr	r0, [pc, #4]	; (8007b9c <thread2+0xc>)
 8007b98:	f7fa bc0a 	b.w	80023b0 <chOQPutTimeout>
 8007b9c:	20000878 	.word	0x20000878

08007ba0 <queues2_setup>:
 * This test case tests synchronous and asynchronous operations on an
 * @p OutputQueue object including timeouts. The queue state must remain
 * consistent through the whole test.
 */

static void queues2_setup(void) {
 8007ba0:	b500      	push	{lr}

  chOQObjectInit(&oq, wa[0], TEST_QUEUES_SIZE, notify, NULL);
 8007ba2:	4a06      	ldr	r2, [pc, #24]	; (8007bbc <queues2_setup+0x1c>)
 8007ba4:	4b06      	ldr	r3, [pc, #24]	; (8007bc0 <queues2_setup+0x20>)
 8007ba6:	6811      	ldr	r1, [r2, #0]
 8007ba8:	4806      	ldr	r0, [pc, #24]	; (8007bc4 <queues2_setup+0x24>)
 * This test case tests synchronous and asynchronous operations on an
 * @p OutputQueue object including timeouts. The queue state must remain
 * consistent through the whole test.
 */

static void queues2_setup(void) {
 8007baa:	b083      	sub	sp, #12

  chOQObjectInit(&oq, wa[0], TEST_QUEUES_SIZE, notify, NULL);
 8007bac:	2200      	movs	r2, #0
 8007bae:	9200      	str	r2, [sp, #0]
 8007bb0:	2204      	movs	r2, #4
 8007bb2:	f7fa fbdd 	bl	8002370 <chOQObjectInit>
}
 8007bb6:	b003      	add	sp, #12
 8007bb8:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bbc:	08009c40 	.word	0x08009c40
 8007bc0:	08007b41 	.word	0x08007b41
 8007bc4:	20000878 	.word	0x20000878
	...

08007bd0 <queues1_execute>:

  (void)p;
  chIQGetTimeout(&iq, MS2ST(200));
}

static void queues1_execute(void) {
 8007bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd4:	2420      	movs	r4, #32
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	f384 8811 	msr	BASEPRI, r4
 8007bdc:	4b90      	ldr	r3, [pc, #576]	; (8007e20 <queues1_execute+0x250>)
  unsigned i;
  size_t n;

  /* Initial empty state */
  test_assert_lock(1, chIQIsEmptyI(&iq), "not empty");
 8007bde:	6899      	ldr	r1, [r3, #8]
 8007be0:	fab1 f181 	clz	r1, r1
 8007be4:	0949      	lsrs	r1, r1, #5
 8007be6:	2001      	movs	r0, #1
 8007be8:	f7fd fbca 	bl	8005380 <_test_assert>
 8007bec:	b9f0      	cbnz	r0, 8007c2c <queues1_execute+0x5c>
 8007bee:	4606      	mov	r6, r0
 8007bf0:	f380 8811 	msr	BASEPRI, r0
 8007bf4:	f384 8811 	msr	BASEPRI, r4
 8007bf8:	2441      	movs	r4, #65	; 0x41

  /* Queue filling */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    chIQPutI(&iq, 'A' + i);
 8007bfa:	4d89      	ldr	r5, [pc, #548]	; (8007e20 <queues1_execute+0x250>)
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	3401      	adds	r4, #1
 8007c00:	4628      	mov	r0, r5
 8007c02:	b2e4      	uxtb	r4, r4
 8007c04:	f7fa fb2c 	bl	8002260 <chIQPutI>
  /* Initial empty state */
  test_assert_lock(1, chIQIsEmptyI(&iq), "not empty");

  /* Queue filling */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
 8007c08:	2c45      	cmp	r4, #69	; 0x45
 8007c0a:	d1f6      	bne.n	8007bfa <queues1_execute+0x2a>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	2320      	movs	r3, #32
 8007c14:	f383 8811 	msr	BASEPRI, r3
 */
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 8007c18:	696a      	ldr	r2, [r5, #20]
 8007c1a:	69ab      	ldr	r3, [r5, #24]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d03a      	beq.n	8007c96 <queues1_execute+0xc6>
    chIQPutI(&iq, 'A' + i);
  chSysUnlock();
  test_assert_lock(2, chIQIsFullI(&iq), "still has space");
 8007c20:	4631      	mov	r1, r6
 8007c22:	2002      	movs	r0, #2
 8007c24:	f7fd fbac 	bl	8005380 <_test_assert>
 8007c28:	4604      	mov	r4, r0
 8007c2a:	b128      	cbz	r0, 8007c38 <queues1_execute+0x68>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f383 8811 	msr	BASEPRI, r3
  test_assert_lock(12, chIQGetFullI(&iq) == 0, "not empty");
  test_wait_threads();

  /* Timeout */
  test_assert(13, chIQGetTimeout(&iq, 10) == Q_TIMEOUT, "wrong timeout return");
}
 8007c32:	b002      	add	sp, #8
 8007c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c38:	f380 8811 	msr	BASEPRI, r0
 8007c3c:	2320      	movs	r3, #32
 8007c3e:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    chIQPutI(&iq, 'A' + i);
  chSysUnlock();
  test_assert_lock(2, chIQIsFullI(&iq), "still has space");
  test_assert_lock(3, chIQPutI(&iq, 0) == Q_FULL, "failed to report Q_FULL");
 8007c42:	4877      	ldr	r0, [pc, #476]	; (8007e20 <queues1_execute+0x250>)
 8007c44:	4621      	mov	r1, r4
 8007c46:	f7fa fb0b 	bl	8002260 <chIQPutI>
 8007c4a:	3004      	adds	r0, #4
 8007c4c:	bf14      	ite	ne
 8007c4e:	2100      	movne	r1, #0
 8007c50:	2101      	moveq	r1, #1
 8007c52:	2003      	movs	r0, #3
 8007c54:	f7fd fb94 	bl	8005380 <_test_assert>
 8007c58:	b9c0      	cbnz	r0, 8007c8c <queues1_execute+0xbc>
 8007c5a:	f380 8811 	msr	BASEPRI, r0
 8007c5e:	2404      	movs	r4, #4
 *
 * @api
 */
static inline msg_t chIQGet(input_queue_t *iqp) {

  return chIQGetTimeout(iqp, TIME_INFINITE);
 8007c60:	4d6f      	ldr	r5, [pc, #444]	; (8007e20 <queues1_execute+0x250>)
 8007c62:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007c66:	4628      	mov	r0, r5
 8007c68:	f7fa fb1a 	bl	80022a0 <chIQGetTimeout>

  /* Queue emptying */
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    test_emit_token(chIQGet(&iq));
 8007c6c:	b2c0      	uxtb	r0, r0
 8007c6e:	f7fd fb77 	bl	8005360 <test_emit_token>
  chSysUnlock();
  test_assert_lock(2, chIQIsFullI(&iq), "still has space");
  test_assert_lock(3, chIQPutI(&iq, 0) == Q_FULL, "failed to report Q_FULL");

  /* Queue emptying */
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
 8007c72:	3c01      	subs	r4, #1
 8007c74:	d1f4      	bne.n	8007c60 <queues1_execute+0x90>
 8007c76:	2620      	movs	r6, #32
 8007c78:	f386 8811 	msr	BASEPRI, r6
    test_emit_token(chIQGet(&iq));
  test_assert_lock(4, chIQIsEmptyI(&iq), "still full");
 8007c7c:	68a9      	ldr	r1, [r5, #8]
 8007c7e:	fab1 f181 	clz	r1, r1
 8007c82:	0949      	lsrs	r1, r1, #5
 8007c84:	2004      	movs	r0, #4
 8007c86:	f7fd fb7b 	bl	8005380 <_test_assert>
 8007c8a:	b148      	cbz	r0, 8007ca0 <queues1_execute+0xd0>
 8007c8c:	f384 8811 	msr	BASEPRI, r4
  test_assert_lock(12, chIQGetFullI(&iq) == 0, "not empty");
  test_wait_threads();

  /* Timeout */
  test_assert(13, chIQGetTimeout(&iq, 10) == Q_TIMEOUT, "wrong timeout return");
}
 8007c90:	b002      	add	sp, #8
 8007c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 8007c96:	68ae      	ldr	r6, [r5, #8]
 8007c98:	3600      	adds	r6, #0
 8007c9a:	bf18      	it	ne
 8007c9c:	2601      	movne	r6, #1
 8007c9e:	e7bf      	b.n	8007c20 <queues1_execute+0x50>
 8007ca0:	f384 8811 	msr	BASEPRI, r4

  /* Queue emptying */
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    test_emit_token(chIQGet(&iq));
  test_assert_lock(4, chIQIsEmptyI(&iq), "still full");
  test_assert_sequence(5, "ABCD");
 8007ca4:	495f      	ldr	r1, [pc, #380]	; (8007e24 <queues1_execute+0x254>)
 8007ca6:	2005      	movs	r0, #5
 8007ca8:	f7fd fb82 	bl	80053b0 <_test_assert_sequence>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d1c0      	bne.n	8007c32 <queues1_execute+0x62>
 8007cb0:	f386 8811 	msr	BASEPRI, r6
 8007cb4:	2441      	movs	r4, #65	; 0x41

  /* Queue filling again */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    chIQPutI(&iq, 'A' + i);
 8007cb6:	4d5a      	ldr	r5, [pc, #360]	; (8007e20 <queues1_execute+0x250>)
 8007cb8:	4621      	mov	r1, r4
 8007cba:	3401      	adds	r4, #1
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	b2e4      	uxtb	r4, r4
 8007cc0:	f7fa face 	bl	8002260 <chIQPutI>
  test_assert_lock(4, chIQIsEmptyI(&iq), "still full");
  test_assert_sequence(5, "ABCD");

  /* Queue filling again */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
 8007cc4:	2c45      	cmp	r4, #69	; 0x45
 8007cc6:	d1f6      	bne.n	8007cb6 <queues1_execute+0xe6>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f383 8811 	msr	BASEPRI, r3
    chIQPutI(&iq, 'A' + i);
  chSysUnlock();

  /* Reading the whole thing */
  n = chIQReadTimeout(&iq, wa[1], TEST_QUEUES_SIZE * 2, TIME_IMMEDIATE);
 8007cce:	4e56      	ldr	r6, [pc, #344]	; (8007e28 <queues1_execute+0x258>)
 8007cd0:	2208      	movs	r2, #8
 8007cd2:	6871      	ldr	r1, [r6, #4]
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f7fa fb0b 	bl	80022f0 <chIQReadTimeout>
  test_assert(6, n == TEST_QUEUES_SIZE, "wrong returned size");
 8007cda:	f1a0 0104 	sub.w	r1, r0, #4
 8007cde:	fab1 f181 	clz	r1, r1
 8007ce2:	0949      	lsrs	r1, r1, #5
 8007ce4:	2006      	movs	r0, #6
 8007ce6:	f7fd fb4b 	bl	8005380 <_test_assert>
 8007cea:	4604      	mov	r4, r0
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d1a0      	bne.n	8007c32 <queues1_execute+0x62>
 8007cf0:	2720      	movs	r7, #32
 8007cf2:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(7, chIQIsEmptyI(&iq), "still full");
 8007cf6:	68a9      	ldr	r1, [r5, #8]
 8007cf8:	fab1 f181 	clz	r1, r1
 8007cfc:	0949      	lsrs	r1, r1, #5
 8007cfe:	2007      	movs	r0, #7
 8007d00:	f7fd fb3e 	bl	8005380 <_test_assert>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d1c1      	bne.n	8007c8c <queues1_execute+0xbc>
 8007d08:	f380 8811 	msr	BASEPRI, r0
 8007d0c:	f387 8811 	msr	BASEPRI, r7
 8007d10:	2441      	movs	r4, #65	; 0x41

  /* Queue filling again */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    chIQPutI(&iq, 'A' + i);
 8007d12:	4d43      	ldr	r5, [pc, #268]	; (8007e20 <queues1_execute+0x250>)
 8007d14:	4621      	mov	r1, r4
 8007d16:	3401      	adds	r4, #1
 8007d18:	4628      	mov	r0, r5
 8007d1a:	b2e4      	uxtb	r4, r4
 8007d1c:	f7fa faa0 	bl	8002260 <chIQPutI>
  test_assert(6, n == TEST_QUEUES_SIZE, "wrong returned size");
  test_assert_lock(7, chIQIsEmptyI(&iq), "still full");

  /* Queue filling again */
  chSysLock();
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
 8007d20:	2c45      	cmp	r4, #69	; 0x45
 8007d22:	d1f6      	bne.n	8007d12 <queues1_execute+0x142>
 8007d24:	2300      	movs	r3, #0
 8007d26:	f383 8811 	msr	BASEPRI, r3
    chIQPutI(&iq, 'A' + i);
  chSysUnlock();

  /* Partial reads */
  n = chIQReadTimeout(&iq, wa[1], TEST_QUEUES_SIZE / 2, TIME_IMMEDIATE);
 8007d2a:	6874      	ldr	r4, [r6, #4]
 8007d2c:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8007e28 <queues1_execute+0x258>
 8007d30:	4621      	mov	r1, r4
 8007d32:	4628      	mov	r0, r5
 8007d34:	2202      	movs	r2, #2
 8007d36:	f7fa fadb 	bl	80022f0 <chIQReadTimeout>
  test_assert(8, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
 8007d3a:	f1a0 0102 	sub.w	r1, r0, #2
 8007d3e:	fab1 f181 	clz	r1, r1
 8007d42:	0949      	lsrs	r1, r1, #5
 8007d44:	2008      	movs	r0, #8
 8007d46:	f7fd fb1b 	bl	8005380 <_test_assert>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	f47f af71 	bne.w	8007c32 <queues1_execute+0x62>
  n = chIQReadTimeout(&iq, wa[1], TEST_QUEUES_SIZE / 2, TIME_IMMEDIATE);
 8007d50:	4603      	mov	r3, r0
 8007d52:	4621      	mov	r1, r4
 8007d54:	2202      	movs	r2, #2
 8007d56:	4628      	mov	r0, r5
 8007d58:	f7fa faca 	bl	80022f0 <chIQReadTimeout>
  test_assert(9, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
 8007d5c:	f1a0 0102 	sub.w	r1, r0, #2
 8007d60:	fab1 f181 	clz	r1, r1
 8007d64:	0949      	lsrs	r1, r1, #5
 8007d66:	2009      	movs	r0, #9
 8007d68:	f7fd fb0a 	bl	8005380 <_test_assert>
 8007d6c:	4606      	mov	r6, r0
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f47f af5f 	bne.w	8007c32 <queues1_execute+0x62>
 8007d74:	2720      	movs	r7, #32
 8007d76:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(10, chIQIsEmptyI(&iq), "still full");
 8007d7a:	68a9      	ldr	r1, [r5, #8]
 8007d7c:	fab1 f181 	clz	r1, r1
 8007d80:	0949      	lsrs	r1, r1, #5
 8007d82:	200a      	movs	r0, #10
 8007d84:	f7fd fafc 	bl	8005380 <_test_assert>
 8007d88:	4604      	mov	r4, r0
 8007d8a:	b110      	cbz	r0, 8007d92 <queues1_execute+0x1c2>
 8007d8c:	f386 8811 	msr	BASEPRI, r6
 8007d90:	e74f      	b.n	8007c32 <queues1_execute+0x62>
 8007d92:	f380 8811 	msr	BASEPRI, r0
 8007d96:	f387 8811 	msr	BASEPRI, r7

  /* Testing reset */
  chSysLock();
  chIQPutI(&iq, 0);
 8007d9a:	4601      	mov	r1, r0
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	f7fa fa5f 	bl	8002260 <chIQPutI>
  chIQResetI(&iq);
 8007da2:	4628      	mov	r0, r5
 8007da4:	f7fa fa4c 	bl	8002240 <chIQResetI>
 8007da8:	f384 8811 	msr	BASEPRI, r4
 8007dac:	f387 8811 	msr	BASEPRI, r7
  chSysUnlock();
  test_assert_lock(11, chIQGetFullI(&iq) == 0, "still full");
 8007db0:	68a9      	ldr	r1, [r5, #8]
 8007db2:	fab1 f181 	clz	r1, r1
 8007db6:	0949      	lsrs	r1, r1, #5
 8007db8:	200b      	movs	r0, #11
 8007dba:	f7fd fae1 	bl	8005380 <_test_assert>
 8007dbe:	4606      	mov	r6, r0
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	f47f af63 	bne.w	8007c8c <queues1_execute+0xbc>
 8007dc6:	f380 8811 	msr	BASEPRI, r0
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8007dca:	4b18      	ldr	r3, [pc, #96]	; (8007e2c <queues1_execute+0x25c>)
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread1, NULL);
 8007dcc:	f8d8 0000 	ldr.w	r0, [r8]
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8007dd0:	699a      	ldr	r2, [r3, #24]
 8007dd2:	4b17      	ldr	r3, [pc, #92]	; (8007e30 <queues1_execute+0x260>)
 8007dd4:	6892      	ldr	r2, [r2, #8]
 8007dd6:	9600      	str	r6, [sp, #0]
 8007dd8:	3201      	adds	r2, #1
 8007dda:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8007dde:	f7f9 f9df 	bl	80011a0 <chThdCreateStatic>
 8007de2:	4b14      	ldr	r3, [pc, #80]	; (8007e34 <queues1_execute+0x264>)
 8007de4:	6018      	str	r0, [r3, #0]
 8007de6:	f387 8811 	msr	BASEPRI, r7
  test_assert_lock(12, chIQGetFullI(&iq) == 0, "not empty");
 8007dea:	68a9      	ldr	r1, [r5, #8]
 8007dec:	fab1 f181 	clz	r1, r1
 8007df0:	0949      	lsrs	r1, r1, #5
 8007df2:	200c      	movs	r0, #12
 8007df4:	f7fd fac4 	bl	8005380 <_test_assert>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d1c7      	bne.n	8007d8c <queues1_execute+0x1bc>
 8007dfc:	f380 8811 	msr	BASEPRI, r0
  test_wait_threads();
 8007e00:	f7fd fb2e 	bl	8005460 <test_wait_threads>

  /* Timeout */
  test_assert(13, chIQGetTimeout(&iq, 10) == Q_TIMEOUT, "wrong timeout return");
 8007e04:	4628      	mov	r0, r5
 8007e06:	210a      	movs	r1, #10
 8007e08:	f7fa fa4a 	bl	80022a0 <chIQGetTimeout>
 8007e0c:	1c43      	adds	r3, r0, #1
 8007e0e:	4259      	negs	r1, r3
 8007e10:	4159      	adcs	r1, r3
 8007e12:	200d      	movs	r0, #13
}
 8007e14:	b002      	add	sp, #8
 8007e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread1, NULL);
  test_assert_lock(12, chIQGetFullI(&iq) == 0, "not empty");
  test_wait_threads();

  /* Timeout */
  test_assert(13, chIQGetTimeout(&iq, 10) == Q_TIMEOUT, "wrong timeout return");
 8007e1a:	f7fd bab1 	b.w	8005380 <_test_assert>
 8007e1e:	bf00      	nop
 8007e20:	2000089c 	.word	0x2000089c
 8007e24:	0800a364 	.word	0x0800a364
 8007e28:	08009c40 	.word	0x08009c40
 8007e2c:	200008e0 	.word	0x200008e0
 8007e30:	08007b51 	.word	0x08007b51
 8007e34:	20001460 	.word	0x20001460
	...

08007e40 <queues2_execute>:

  (void)p;
  chOQPutTimeout(&oq, 0, MS2ST(200));
}

static void queues2_execute(void) {
 8007e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e44:	2320      	movs	r3, #32
 8007e46:	b083      	sub	sp, #12
 8007e48:	f383 8811 	msr	BASEPRI, r3
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 8007e4c:	4b85      	ldr	r3, [pc, #532]	; (8008064 <queues2_execute+0x224>)
 8007e4e:	6999      	ldr	r1, [r3, #24]
 8007e50:	695a      	ldr	r2, [r3, #20]
 8007e52:	4291      	cmp	r1, r2
 8007e54:	d05d      	beq.n	8007f12 <queues2_execute+0xd2>
 8007e56:	2100      	movs	r1, #0
  unsigned i;
  size_t n;

  /* Initial empty state */
  test_assert_lock(1, chOQIsEmptyI(&oq), "not empty");
 8007e58:	2001      	movs	r0, #1
 8007e5a:	f7fd fa91 	bl	8005380 <_test_assert>
 8007e5e:	bbb8      	cbnz	r0, 8007ed0 <queues2_execute+0x90>
 8007e60:	f380 8811 	msr	BASEPRI, r0
 8007e64:	2441      	movs	r4, #65	; 0x41
 *
 * @api
 */
static inline msg_t chOQPut(output_queue_t *oqp, uint8_t b) {

  return chOQPutTimeout(oqp, b, TIME_INFINITE);
 8007e66:	4d7f      	ldr	r5, [pc, #508]	; (8008064 <queues2_execute+0x224>)
 8007e68:	4621      	mov	r1, r4
 8007e6a:	3401      	adds	r4, #1
 8007e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e70:	4628      	mov	r0, r5
 8007e72:	b2e4      	uxtb	r4, r4
 8007e74:	f7fa fa9c 	bl	80023b0 <chOQPutTimeout>

  /* Queue filling */
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
 8007e78:	2c45      	cmp	r4, #69	; 0x45
 8007e7a:	d1f4      	bne.n	8007e66 <queues2_execute+0x26>
 8007e7c:	2620      	movs	r6, #32
 8007e7e:	f386 8811 	msr	BASEPRI, r6
    chOQPut(&oq, 'A' + i);
  test_assert_lock(2, chOQIsFullI(&oq), "still has space");
 8007e82:	68a9      	ldr	r1, [r5, #8]
 8007e84:	fab1 f181 	clz	r1, r1
 8007e88:	0949      	lsrs	r1, r1, #5
 8007e8a:	2002      	movs	r0, #2
 8007e8c:	f7fd fa78 	bl	8005380 <_test_assert>
 8007e90:	4607      	mov	r7, r0
 8007e92:	b9e8      	cbnz	r0, 8007ed0 <queues2_execute+0x90>
 8007e94:	f380 8811 	msr	BASEPRI, r0
 8007e98:	2404      	movs	r4, #4
 8007e9a:	4681      	mov	r9, r0
 8007e9c:	f04f 0820 	mov.w	r8, #32
 8007ea0:	f386 8811 	msr	BASEPRI, r6
  /* Queue emptying */
  for (i = 0; i < TEST_QUEUES_SIZE; i++) {
    char c;

    chSysLock();
    c = chOQGetI(&oq);
 8007ea4:	4d6f      	ldr	r5, [pc, #444]	; (8008064 <queues2_execute+0x224>)
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	f7fa faaa 	bl	8002400 <chOQGetI>
 8007eac:	f389 8811 	msr	BASEPRI, r9
    chSysUnlock();
    test_emit_token(c);
 8007eb0:	b2c0      	uxtb	r0, r0
 8007eb2:	f7fd fa55 	bl	8005360 <test_emit_token>
  for (i = 0; i < TEST_QUEUES_SIZE; i++)
    chOQPut(&oq, 'A' + i);
  test_assert_lock(2, chOQIsFullI(&oq), "still has space");

  /* Queue emptying */
  for (i = 0; i < TEST_QUEUES_SIZE; i++) {
 8007eb6:	3c01      	subs	r4, #1
 8007eb8:	d1f0      	bne.n	8007e9c <queues2_execute+0x5c>
 8007eba:	f388 8811 	msr	BASEPRI, r8
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 8007ebe:	696a      	ldr	r2, [r5, #20]
 8007ec0:	69ab      	ldr	r3, [r5, #24]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d02a      	beq.n	8007f1c <queues2_execute+0xdc>
    chSysLock();
    c = chOQGetI(&oq);
    chSysUnlock();
    test_emit_token(c);
  }
  test_assert_lock(3, chOQIsEmptyI(&oq), "still full");
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	2003      	movs	r0, #3
 8007eca:	f7fd fa59 	bl	8005380 <_test_assert>
 8007ece:	b128      	cbz	r0, 8007edc <queues2_execute+0x9c>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f383 8811 	msr	BASEPRI, r3
  test_assert(11, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
  test_assert_lock(12, chOQIsFullI(&oq), "not full");

  /* Timeout */
  test_assert(13, chOQPutTimeout(&oq, 0, 10) == Q_TIMEOUT, "wrong timeout return");
}
 8007ed6:	b003      	add	sp, #12
 8007ed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007edc:	f380 8811 	msr	BASEPRI, r0
    c = chOQGetI(&oq);
    chSysUnlock();
    test_emit_token(c);
  }
  test_assert_lock(3, chOQIsEmptyI(&oq), "still full");
  test_assert_sequence(4, "ABCD");
 8007ee0:	4961      	ldr	r1, [pc, #388]	; (8008068 <queues2_execute+0x228>)
 8007ee2:	2004      	movs	r0, #4
 8007ee4:	f7fd fa64 	bl	80053b0 <_test_assert_sequence>
 8007ee8:	4604      	mov	r4, r0
 8007eea:	2800      	cmp	r0, #0
 8007eec:	d1f3      	bne.n	8007ed6 <queues2_execute+0x96>
 8007eee:	2620      	movs	r6, #32
 8007ef0:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(5, chOQGetI(&oq) == Q_EMPTY, "failed to report Q_EMPTY");
 8007ef4:	4d5b      	ldr	r5, [pc, #364]	; (8008064 <queues2_execute+0x224>)
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	f7fa fa82 	bl	8002400 <chOQGetI>
 8007efc:	3003      	adds	r0, #3
 8007efe:	bf14      	ite	ne
 8007f00:	2100      	movne	r1, #0
 8007f02:	2101      	moveq	r1, #1
 8007f04:	2005      	movs	r0, #5
 8007f06:	f7fd fa3b 	bl	8005380 <_test_assert>
 8007f0a:	b160      	cbz	r0, 8007f26 <queues2_execute+0xe6>
 8007f0c:	f384 8811 	msr	BASEPRI, r4
 8007f10:	e7e1      	b.n	8007ed6 <queues2_execute+0x96>
 8007f12:	6899      	ldr	r1, [r3, #8]
 8007f14:	3100      	adds	r1, #0
 8007f16:	bf18      	it	ne
 8007f18:	2101      	movne	r1, #1
 8007f1a:	e79d      	b.n	8007e58 <queues2_execute+0x18>
 8007f1c:	68af      	ldr	r7, [r5, #8]
 8007f1e:	3700      	adds	r7, #0
 8007f20:	bf18      	it	ne
 8007f22:	2701      	movne	r7, #1
 8007f24:	e7cf      	b.n	8007ec6 <queues2_execute+0x86>
 8007f26:	f380 8811 	msr	BASEPRI, r0

  /* Writing the whole thing */
  n = chOQWriteTimeout(&oq, wa[1], TEST_QUEUES_SIZE * 2, TIME_IMMEDIATE);
 8007f2a:	4f50      	ldr	r7, [pc, #320]	; (800806c <queues2_execute+0x22c>)
 8007f2c:	687c      	ldr	r4, [r7, #4]
 8007f2e:	4603      	mov	r3, r0
 8007f30:	4621      	mov	r1, r4
 8007f32:	2208      	movs	r2, #8
 8007f34:	4628      	mov	r0, r5
 8007f36:	f7fa fa83 	bl	8002440 <chOQWriteTimeout>
  test_assert(6, n == TEST_QUEUES_SIZE, "wrong returned size");
 8007f3a:	f1a0 0104 	sub.w	r1, r0, #4
 8007f3e:	fab1 f181 	clz	r1, r1
 8007f42:	0949      	lsrs	r1, r1, #5
 8007f44:	2006      	movs	r0, #6
 8007f46:	f7fd fa1b 	bl	8005380 <_test_assert>
 8007f4a:	4680      	mov	r8, r0
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	d1c2      	bne.n	8007ed6 <queues2_execute+0x96>
 8007f50:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(7, chOQIsFullI(&oq), "not full");
 8007f54:	68a9      	ldr	r1, [r5, #8]
 8007f56:	fab1 f181 	clz	r1, r1
 8007f5a:	0949      	lsrs	r1, r1, #5
 8007f5c:	2007      	movs	r0, #7
 8007f5e:	f7fd fa0f 	bl	8005380 <_test_assert>
 8007f62:	4681      	mov	r9, r0
 8007f64:	b110      	cbz	r0, 8007f6c <queues2_execute+0x12c>
 8007f66:	f388 8811 	msr	BASEPRI, r8
 8007f6a:	e7b4      	b.n	8007ed6 <queues2_execute+0x96>
 8007f6c:	f380 8811 	msr	BASEPRI, r0
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8007f70:	4b3f      	ldr	r3, [pc, #252]	; (8008070 <queues2_execute+0x230>)
  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 8007f72:	6838      	ldr	r0, [r7, #0]
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8007f74:	699a      	ldr	r2, [r3, #24]
 8007f76:	4b3f      	ldr	r3, [pc, #252]	; (8008074 <queues2_execute+0x234>)
 8007f78:	6892      	ldr	r2, [r2, #8]
 8007f7a:	f8cd 9000 	str.w	r9, [sp]
 8007f7e:	3201      	adds	r2, #1
 8007f80:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8007f84:	f7f9 f90c 	bl	80011a0 <chThdCreateStatic>
 8007f88:	4b3b      	ldr	r3, [pc, #236]	; (8008078 <queues2_execute+0x238>)
 8007f8a:	6018      	str	r0, [r3, #0]
 8007f8c:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(8, chOQGetFullI(&oq) == TEST_QUEUES_SIZE, "not empty");
 8007f90:	68e9      	ldr	r1, [r5, #12]
 8007f92:	692b      	ldr	r3, [r5, #16]
 8007f94:	68aa      	ldr	r2, [r5, #8]
 8007f96:	1a5b      	subs	r3, r3, r1
 8007f98:	1a99      	subs	r1, r3, r2
 8007f9a:	f1a1 0104 	sub.w	r1, r1, #4
 8007f9e:	fab1 f181 	clz	r1, r1
 8007fa2:	0949      	lsrs	r1, r1, #5
 8007fa4:	2008      	movs	r0, #8
 8007fa6:	f7fd f9eb 	bl	8005380 <_test_assert>
 8007faa:	4607      	mov	r7, r0
 8007fac:	b110      	cbz	r0, 8007fb4 <queues2_execute+0x174>
 8007fae:	f389 8811 	msr	BASEPRI, r9
 8007fb2:	e790      	b.n	8007ed6 <queues2_execute+0x96>
 8007fb4:	f380 8811 	msr	BASEPRI, r0
  test_wait_threads();
 8007fb8:	f7fd fa52 	bl	8005460 <test_wait_threads>
 8007fbc:	f386 8811 	msr	BASEPRI, r6

  /* Testing reset */
  chSysLock();
  chOQResetI(&oq);
 8007fc0:	4628      	mov	r0, r5
 8007fc2:	f7fa f9e5 	bl	8002390 <chOQResetI>
 8007fc6:	f387 8811 	msr	BASEPRI, r7
 8007fca:	f386 8811 	msr	BASEPRI, r6
  chSysUnlock();
  test_assert_lock(9, chOQGetFullI(&oq) == 0, "still full");
 8007fce:	f105 0108 	add.w	r1, r5, #8
 8007fd2:	c90e      	ldmia	r1, {r1, r2, r3}
 8007fd4:	1a9b      	subs	r3, r3, r2
 8007fd6:	1a59      	subs	r1, r3, r1
 8007fd8:	fab1 f181 	clz	r1, r1
 8007fdc:	0949      	lsrs	r1, r1, #5
 8007fde:	2009      	movs	r0, #9
 8007fe0:	f7fd f9ce 	bl	8005380 <_test_assert>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	b110      	cbz	r0, 8007fee <queues2_execute+0x1ae>
 8007fe8:	f387 8811 	msr	BASEPRI, r7
 8007fec:	e773      	b.n	8007ed6 <queues2_execute+0x96>
 8007fee:	f380 8811 	msr	BASEPRI, r0

  /* Partial writes */
  n = chOQWriteTimeout(&oq, wa[1], TEST_QUEUES_SIZE / 2, TIME_IMMEDIATE);
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	f7fa fa22 	bl	8002440 <chOQWriteTimeout>
  test_assert(10, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
 8007ffc:	3802      	subs	r0, #2
 8007ffe:	4241      	negs	r1, r0
 8008000:	4141      	adcs	r1, r0
 8008002:	200a      	movs	r0, #10
 8008004:	f7fd f9bc 	bl	8005380 <_test_assert>
 8008008:	4603      	mov	r3, r0
 800800a:	2800      	cmp	r0, #0
 800800c:	f47f af63 	bne.w	8007ed6 <queues2_execute+0x96>
  n = chOQWriteTimeout(&oq, wa[1], TEST_QUEUES_SIZE / 2, TIME_IMMEDIATE);
 8008010:	4621      	mov	r1, r4
 8008012:	2202      	movs	r2, #2
 8008014:	4628      	mov	r0, r5
 8008016:	f7fa fa13 	bl	8002440 <chOQWriteTimeout>
  test_assert(11, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
 800801a:	1e82      	subs	r2, r0, #2
 800801c:	4251      	negs	r1, r2
 800801e:	4151      	adcs	r1, r2
 8008020:	200b      	movs	r0, #11
 8008022:	f7fd f9ad 	bl	8005380 <_test_assert>
 8008026:	2800      	cmp	r0, #0
 8008028:	f47f af55 	bne.w	8007ed6 <queues2_execute+0x96>
 800802c:	f386 8811 	msr	BASEPRI, r6
  test_assert_lock(12, chOQIsFullI(&oq), "not full");
 8008030:	68a9      	ldr	r1, [r5, #8]
 8008032:	fab1 f181 	clz	r1, r1
 8008036:	0949      	lsrs	r1, r1, #5
 8008038:	200c      	movs	r0, #12
 800803a:	f7fd f9a1 	bl	8005380 <_test_assert>
 800803e:	2800      	cmp	r0, #0
 8008040:	f47f af46 	bne.w	8007ed0 <queues2_execute+0x90>
 8008044:	2100      	movs	r1, #0
 8008046:	f381 8811 	msr	BASEPRI, r1

  /* Timeout */
  test_assert(13, chOQPutTimeout(&oq, 0, 10) == Q_TIMEOUT, "wrong timeout return");
 800804a:	220a      	movs	r2, #10
 800804c:	4805      	ldr	r0, [pc, #20]	; (8008064 <queues2_execute+0x224>)
 800804e:	f7fa f9af 	bl	80023b0 <chOQPutTimeout>
 8008052:	1c43      	adds	r3, r0, #1
 8008054:	4259      	negs	r1, r3
 8008056:	4159      	adcs	r1, r3
 8008058:	200d      	movs	r0, #13
}
 800805a:	b003      	add	sp, #12
 800805c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  n = chOQWriteTimeout(&oq, wa[1], TEST_QUEUES_SIZE / 2, TIME_IMMEDIATE);
  test_assert(11, n == TEST_QUEUES_SIZE / 2, "wrong returned size");
  test_assert_lock(12, chOQIsFullI(&oq), "not full");

  /* Timeout */
  test_assert(13, chOQPutTimeout(&oq, 0, 10) == Q_TIMEOUT, "wrong timeout return");
 8008060:	f7fd b98e 	b.w	8005380 <_test_assert>
 8008064:	20000878 	.word	0x20000878
 8008068:	0800a364 	.word	0x0800a364
 800806c:	08009c40 	.word	0x08009c40
 8008070:	200008e0 	.word	0x200008e0
 8008074:	08007b91 	.word	0x08007b91
 8008078:	20001460 	.word	0x20001460
 800807c:	00000000 	.word	0x00000000

08008080 <sys2_execute>:
 8008080:	2320      	movs	r3, #32
 8008082:	f383 8811 	msr	BASEPRI, r3
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8008086:	b662      	cpsie	i
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008088:	b672      	cpsid	i

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800808a:	f383 8811 	msr	BASEPRI, r3
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800808e:	b662      	cpsie	i

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8008090:	2300      	movs	r3, #0
 8008092:	f383 8811 	msr	BASEPRI, r3
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8008096:	b662      	cpsie	i
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	0000      	movs	r0, r0
	...

080080a0 <vtcb>:
 *
 * <h2>Description</h2>
 * The critical zones API is invoked for coverage.
 */

static void vtcb(void *p) {
 80080a0:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80080a2:	2320      	movs	r3, #32
 80080a4:	f383 8811 	msr	BASEPRI, r3
 80080a8:	2400      	movs	r4, #0
 80080aa:	f384 8811 	msr	BASEPRI, r4
 80080ae:	f383 8811 	msr	BASEPRI, r3
  chSysLockFromISR();
  chSysUnlockFromISR();

  /* Reentrant case.*/
  chSysLockFromISR();
  sts = chSysGetStatusAndLockX();
 80080b2:	f7f8 fe35 	bl	8000d20 <chSysGetStatusAndLockX>
  chSysRestoreStatusX(sts);
 80080b6:	f7f8 fe43 	bl	8000d40 <chSysRestoreStatusX>
 80080ba:	f384 8811 	msr	BASEPRI, r4
 80080be:	bd10      	pop	{r4, pc}

080080c0 <sys3_execute>:
 * <h2>Description</h2>
 * The chSysIntegrityCheckI() API is invoked in order to asses the state of the
 * system data structures.
 */

static void sys3_execute(void) {
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	2420      	movs	r4, #32
 80080c4:	f384 8811 	msr	BASEPRI, r4
  bool result;

  chSysLock();
  result = chSysIntegrityCheckI(CH_INTEGRITY_RLIST);
 80080c8:	2001      	movs	r0, #1
 80080ca:	f7f8 fd89 	bl	8000be0 <chSysIntegrityCheckI>
 80080ce:	2300      	movs	r3, #0
 80080d0:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();
  test_assert(1, result == false, "ready list check failed");
 80080d4:	f080 0101 	eor.w	r1, r0, #1
 80080d8:	b2c9      	uxtb	r1, r1
 80080da:	2001      	movs	r0, #1
 80080dc:	f7fd f950 	bl	8005380 <_test_assert>
 80080e0:	b100      	cbz	r0, 80080e4 <sys3_execute+0x24>
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	4605      	mov	r5, r0
 80080e6:	f384 8811 	msr	BASEPRI, r4

  chSysLock();
  result = chSysIntegrityCheckI(CH_INTEGRITY_VTLIST);
 80080ea:	2002      	movs	r0, #2
 80080ec:	f7f8 fd78 	bl	8000be0 <chSysIntegrityCheckI>
 80080f0:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();
  test_assert(2, result == false, "virtual timers list check failed");
 80080f4:	f080 0101 	eor.w	r1, r0, #1
 80080f8:	b2c9      	uxtb	r1, r1
 80080fa:	2002      	movs	r0, #2
 80080fc:	f7fd f940 	bl	8005380 <_test_assert>
 8008100:	4605      	mov	r5, r0
 8008102:	2800      	cmp	r0, #0
 8008104:	d1ed      	bne.n	80080e2 <sys3_execute+0x22>
 8008106:	f384 8811 	msr	BASEPRI, r4

  chSysLock();
  result = chSysIntegrityCheckI(CH_INTEGRITY_REGISTRY);
 800810a:	2004      	movs	r0, #4
 800810c:	f7f8 fd68 	bl	8000be0 <chSysIntegrityCheckI>
 8008110:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();
  test_assert(3, result == false, "registry list check failed");
 8008114:	f080 0101 	eor.w	r1, r0, #1
 8008118:	b2c9      	uxtb	r1, r1
 800811a:	2003      	movs	r0, #3
 800811c:	f7fd f930 	bl	8005380 <_test_assert>
 8008120:	4605      	mov	r5, r0
 8008122:	2800      	cmp	r0, #0
 8008124:	d1dd      	bne.n	80080e2 <sys3_execute+0x22>
 8008126:	f384 8811 	msr	BASEPRI, r4

  chSysLock();
  result = chSysIntegrityCheckI(CH_INTEGRITY_PORT);
 800812a:	2008      	movs	r0, #8
 800812c:	f7f8 fd58 	bl	8000be0 <chSysIntegrityCheckI>
 8008130:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();
  test_assert(4, result == false, "port layer check failed");
 8008134:	f080 0101 	eor.w	r1, r0, #1
 8008138:	b2c9      	uxtb	r1, r1
 800813a:	2004      	movs	r0, #4
}
 800813c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  test_assert(3, result == false, "registry list check failed");

  chSysLock();
  result = chSysIntegrityCheckI(CH_INTEGRITY_PORT);
  chSysUnlock();
  test_assert(4, result == false, "port layer check failed");
 8008140:	f7fd b91e 	b.w	8005380 <_test_assert>
	...

08008150 <sys1_execute>:
  sts = chSysGetStatusAndLockX();
  chSysRestoreStatusX(sts);
  chSysUnlockFromISR();
}

static void sys1_execute(void) {
 8008150:	b510      	push	{r4, lr}
 8008152:	b086      	sub	sp, #24
  syssts_t sts;
  virtual_timer_t vt;

  /* Testing normal case.*/
  sts = chSysGetStatusAndLockX();
 8008154:	f7f8 fde4 	bl	8000d20 <chSysGetStatusAndLockX>
  chSysRestoreStatusX(sts);
 8008158:	f7f8 fdf2 	bl	8000d40 <chSysRestoreStatusX>
 800815c:	2420      	movs	r4, #32
 800815e:	f384 8811 	msr	BASEPRI, r4

  /* Reentrant case.*/
  chSysLock();
  sts = chSysGetStatusAndLockX();
 8008162:	f7f8 fddd 	bl	8000d20 <chSysGetStatusAndLockX>
  chSysRestoreStatusX(sts);
 8008166:	f7f8 fdeb 	bl	8000d40 <chSysRestoreStatusX>
 800816a:	2300      	movs	r3, #0
 800816c:	f383 8811 	msr	BASEPRI, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8008170:	f3ef 8312 	mrs	r3, BASEPRI_MAX
 *
 * @special
 */
static inline void chSysUnconditionalLock(void) {

  if (port_irq_enabled(port_get_irq_status())) {
 8008174:	b90b      	cbnz	r3, 800817a <sys1_execute+0x2a>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8008176:	f384 8811 	msr	BASEPRI, r4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 800817a:	f3ef 8312 	mrs	r3, BASEPRI_MAX
 800817e:	b913      	cbnz	r3, 8008186 <sys1_execute+0x36>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8008180:	2320      	movs	r3, #32
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	2300      	movs	r3, #0
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	2220      	movs	r2, #32
 800818e:	f382 8811 	msr	BASEPRI, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8008192:	f3ef 8212 	mrs	r2, BASEPRI_MAX
 *
 * @special
 */
static inline void chSysUnconditionalUnlock(void) {

  if (!port_irq_enabled(port_get_irq_status())) {
 8008196:	b10a      	cbz	r2, 800819c <sys1_execute+0x4c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 8008198:	f383 8811 	msr	BASEPRI, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 800819c:	f3ef 8312 	mrs	r3, BASEPRI_MAX
 80081a0:	b113      	cbz	r3, 80081a8 <sys1_execute+0x58>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 80081a2:	2300      	movs	r3, #0
 80081a4:	f383 8811 	msr	BASEPRI, r3
 *
 * @init
 */
static inline void chVTObjectInit(virtual_timer_t *vtp) {

  vtp->vt_func = NULL;
 80081a8:	2300      	movs	r3, #0
 80081aa:	9304      	str	r3, [sp, #16]
 80081ac:	2320      	movs	r3, #32
 80081ae:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void chVTResetI(virtual_timer_t *vtp) {

  if (chVTIsArmedI(vtp)) {
 80081b2:	9b04      	ldr	r3, [sp, #16]
    chVTDoResetI(vtp);
 80081b4:	ac01      	add	r4, sp, #4
 *
 * @iclass
 */
static inline void chVTResetI(virtual_timer_t *vtp) {

  if (chVTIsArmedI(vtp)) {
 80081b6:	b113      	cbz	r3, 80081be <sys1_execute+0x6e>
    chVTDoResetI(vtp);
 80081b8:	4620      	mov	r0, r4
 80081ba:	f7f8 fe31 	bl	8000e20 <chVTDoResetI>
 */
static inline void chVTSetI(virtual_timer_t *vtp, systime_t delay,
                            vtfunc_t vtfunc, void *par) {

  chVTResetI(vtp);
  chVTDoSetI(vtp, delay, vtfunc, par);
 80081be:	4620      	mov	r0, r4
 80081c0:	2300      	movs	r3, #0
 80081c2:	4a0c      	ldr	r2, [pc, #48]	; (80081f4 <sys1_execute+0xa4>)
 80081c4:	2101      	movs	r1, #1
 80081c6:	f7f8 fdeb 	bl	8000da0 <chVTDoSetI>
 80081ca:	2400      	movs	r4, #0
 80081cc:	f384 8811 	msr	BASEPRI, r4
  chSysUnconditionalUnlock();

  /*/Testing from ISR context using a virtual timer.*/
  chVTObjectInit(&vt);
  chVTSet(&vt, 1, vtcb, NULL);
  chThdSleep(10);
 80081d0:	200a      	movs	r0, #10
 80081d2:	f7f9 f855 	bl	8001280 <chThdSleep>
 80081d6:	2320      	movs	r3, #32
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	9904      	ldr	r1, [sp, #16]
 80081de:	f384 8811 	msr	BASEPRI, r4

  test_assert(1, chVTIsArmed(&vt) == false, "timer still armed");
 80081e2:	fab1 f181 	clz	r1, r1
 80081e6:	0949      	lsrs	r1, r1, #5
 80081e8:	2001      	movs	r0, #1
 80081ea:	f7fd f8c9 	bl	8005380 <_test_assert>
}
 80081ee:	b006      	add	sp, #24
 80081f0:	bd10      	pop	{r4, pc}
 80081f2:	bf00      	nop
 80081f4:	080080a1 	.word	0x080080a1
	...

08008200 <tmo>:
 * A virtual timer is set and immediately reset into a continuous loop.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void tmo(void *param) {(void)param;}
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
	...

08008210 <bmk13_execute>:
 *
 * <h2>Description</h2>
 * The memory size of the various kernel objects is printed.
 */

static void bmk13_execute(void) {
 8008210:	b510      	push	{r4, lr}

  test_print("--- System: ");
 8008212:	482f      	ldr	r0, [pc, #188]	; (80082d0 <bmk13_execute+0xc0>)
  test_printn(sizeof(ch_system_t));
  test_println(" bytes");
 8008214:	4c2f      	ldr	r4, [pc, #188]	; (80082d4 <bmk13_execute+0xc4>)
 * The memory size of the various kernel objects is printed.
 */

static void bmk13_execute(void) {

  test_print("--- System: ");
 8008216:	f7fd f86b 	bl	80052f0 <test_print>
  test_printn(sizeof(ch_system_t));
 800821a:	f44f 70a8 	mov.w	r0, #336	; 0x150
 800821e:	f7fd f837 	bl	8005290 <test_printn>
  test_println(" bytes");
 8008222:	4620      	mov	r0, r4
 8008224:	f7fd f87c 	bl	8005320 <test_println>
  test_print("--- Thread: ");
 8008228:	482b      	ldr	r0, [pc, #172]	; (80082d8 <bmk13_execute+0xc8>)
 800822a:	f7fd f861 	bl	80052f0 <test_print>
  test_printn(sizeof(thread_t));
 800822e:	2044      	movs	r0, #68	; 0x44
 8008230:	f7fd f82e 	bl	8005290 <test_printn>
  test_println(" bytes");
 8008234:	4620      	mov	r0, r4
 8008236:	f7fd f873 	bl	8005320 <test_println>
  test_print("--- Timer : ");
 800823a:	4828      	ldr	r0, [pc, #160]	; (80082dc <bmk13_execute+0xcc>)
 800823c:	f7fd f858 	bl	80052f0 <test_print>
  test_printn(sizeof(virtual_timer_t));
 8008240:	2014      	movs	r0, #20
 8008242:	f7fd f825 	bl	8005290 <test_printn>
  test_println(" bytes");
 8008246:	4620      	mov	r0, r4
 8008248:	f7fd f86a 	bl	8005320 <test_println>
#if CH_CFG_USE_SEMAPHORES || defined(__DOXYGEN__)
  test_print("--- Semaph: ");
 800824c:	4824      	ldr	r0, [pc, #144]	; (80082e0 <bmk13_execute+0xd0>)
 800824e:	f7fd f84f 	bl	80052f0 <test_print>
  test_printn(sizeof(semaphore_t));
 8008252:	200c      	movs	r0, #12
 8008254:	f7fd f81c 	bl	8005290 <test_printn>
  test_println(" bytes");
 8008258:	4620      	mov	r0, r4
 800825a:	f7fd f861 	bl	8005320 <test_println>
#endif
#if CH_CFG_USE_EVENTS || defined(__DOXYGEN__)
  test_print("--- EventS: ");
 800825e:	4821      	ldr	r0, [pc, #132]	; (80082e4 <bmk13_execute+0xd4>)
 8008260:	f7fd f846 	bl	80052f0 <test_print>
  test_printn(sizeof(event_source_t));
 8008264:	2004      	movs	r0, #4
 8008266:	f7fd f813 	bl	8005290 <test_printn>
  test_println(" bytes");
 800826a:	4620      	mov	r0, r4
 800826c:	f7fd f858 	bl	8005320 <test_println>
  test_print("--- EventL: ");
 8008270:	481d      	ldr	r0, [pc, #116]	; (80082e8 <bmk13_execute+0xd8>)
 8008272:	f7fd f83d 	bl	80052f0 <test_print>
  test_printn(sizeof(event_listener_t));
 8008276:	2014      	movs	r0, #20
 8008278:	f7fd f80a 	bl	8005290 <test_printn>
  test_println(" bytes");
 800827c:	4620      	mov	r0, r4
 800827e:	f7fd f84f 	bl	8005320 <test_println>
#endif
#if CH_CFG_USE_MUTEXES || defined(__DOXYGEN__)
  test_print("--- Mutex : ");
 8008282:	481a      	ldr	r0, [pc, #104]	; (80082ec <bmk13_execute+0xdc>)
 8008284:	f7fd f834 	bl	80052f0 <test_print>
  test_printn(sizeof(mutex_t));
 8008288:	2010      	movs	r0, #16
 800828a:	f7fd f801 	bl	8005290 <test_printn>
  test_println(" bytes");
 800828e:	4620      	mov	r0, r4
 8008290:	f7fd f846 	bl	8005320 <test_println>
#endif
#if CH_CFG_USE_CONDVARS || defined(__DOXYGEN__)
  test_print("--- CondV.: ");
 8008294:	4816      	ldr	r0, [pc, #88]	; (80082f0 <bmk13_execute+0xe0>)
 8008296:	f7fd f82b 	bl	80052f0 <test_print>
  test_printn(sizeof(condition_variable_t));
 800829a:	2008      	movs	r0, #8
 800829c:	f7fc fff8 	bl	8005290 <test_printn>
  test_println(" bytes");
 80082a0:	4620      	mov	r0, r4
 80082a2:	f7fd f83d 	bl	8005320 <test_println>
#endif
#if CH_CFG_USE_QUEUES || defined(__DOXYGEN__)
  test_print("--- Queue : ");
 80082a6:	4813      	ldr	r0, [pc, #76]	; (80082f4 <bmk13_execute+0xe4>)
 80082a8:	f7fd f822 	bl	80052f0 <test_print>
  test_printn(sizeof(io_queue_t));
 80082ac:	2024      	movs	r0, #36	; 0x24
 80082ae:	f7fc ffef 	bl	8005290 <test_printn>
  test_println(" bytes");
 80082b2:	4620      	mov	r0, r4
 80082b4:	f7fd f834 	bl	8005320 <test_println>
#endif
#if CH_CFG_USE_MAILBOXES || defined(__DOXYGEN__)
  test_print("--- MailB.: ");
 80082b8:	480f      	ldr	r0, [pc, #60]	; (80082f8 <bmk13_execute+0xe8>)
 80082ba:	f7fd f819 	bl	80052f0 <test_print>
  test_printn(sizeof(mailbox_t));
 80082be:	2028      	movs	r0, #40	; 0x28
 80082c0:	f7fc ffe6 	bl	8005290 <test_printn>
  test_println(" bytes");
 80082c4:	4620      	mov	r0, r4
#endif
}
 80082c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  test_println(" bytes");
#endif
#if CH_CFG_USE_MAILBOXES || defined(__DOXYGEN__)
  test_print("--- MailB.: ");
  test_printn(sizeof(mailbox_t));
  test_println(" bytes");
 80082ca:	f7fd b829 	b.w	8005320 <test_println>
 80082ce:	bf00      	nop
 80082d0:	0800a5a0 	.word	0x0800a5a0
 80082d4:	0800a5b0 	.word	0x0800a5b0
 80082d8:	0800a5b8 	.word	0x0800a5b8
 80082dc:	0800a5c8 	.word	0x0800a5c8
 80082e0:	0800a5d8 	.word	0x0800a5d8
 80082e4:	0800a5e8 	.word	0x0800a5e8
 80082e8:	0800a5f8 	.word	0x0800a5f8
 80082ec:	0800a608 	.word	0x0800a608
 80082f0:	0800a618 	.word	0x0800a618
 80082f4:	0800a628 	.word	0x0800a628
 80082f8:	0800a638 	.word	0x0800a638
 80082fc:	00000000 	.word	0x00000000

08008300 <thread2>:

  chThdExit((msg_t)p);
}

#if CH_CFG_USE_MESSAGES || defined(__DOXYGEN__)
static THD_FUNCTION(thread2, p) {
 8008300:	b510      	push	{r4, lr}
  thread_t *tp;
  msg_t msg;

  (void)p;
  do {
    tp = chMsgWait();
 8008302:	f7f9 fe4d 	bl	8001fa0 <chMsgWait>
 8008306:	6b04      	ldr	r4, [r0, #48]	; 0x30
    msg = chMsgGet(tp);
    chMsgRelease(tp, msg);
 8008308:	4621      	mov	r1, r4
 800830a:	f7f9 fe69 	bl	8001fe0 <chMsgRelease>
  } while (msg);
 800830e:	2c00      	cmp	r4, #0
 8008310:	d1f7      	bne.n	8008302 <thread2+0x2>
}
 8008312:	bd10      	pop	{r4, pc}
	...

08008320 <bmk6_execute>:
 * terminate.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void bmk6_execute(void) {
 8008320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008324:	4b14      	ldr	r3, [pc, #80]	; (8008378 <bmk6_execute+0x58>)

  uint32_t n = 0;
  void *wap = wa[0];
 8008326:	4a15      	ldr	r2, [pc, #84]	; (800837c <bmk6_execute+0x5c>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8008328:	699b      	ldr	r3, [r3, #24]
 800832a:	f8d2 8000 	ldr.w	r8, [r2]
  tprio_t prio = chThdGetPriorityX() + 1;
 800832e:	689d      	ldr	r5, [r3, #8]
 8008330:	4f13      	ldr	r7, [pc, #76]	; (8008380 <bmk6_execute+0x60>)
 * terminate.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void bmk6_execute(void) {
 8008332:	b082      	sub	sp, #8

  uint32_t n = 0;
  void *wap = wa[0];
  tprio_t prio = chThdGetPriorityX() + 1;
  test_wait_tick();
 8008334:	f7fd f8ac 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008338:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800833c:	f7fd f8b8 	bl	80054b0 <test_start_timer>
 * a second of continuous operations.
 */

static void bmk6_execute(void) {

  uint32_t n = 0;
 8008340:	2400      	movs	r4, #0
  void *wap = wa[0];
  tprio_t prio = chThdGetPriorityX() + 1;
 8008342:	3501      	adds	r5, #1
  test_wait_tick();
  test_start_timer(1000);
  do {
    chThdCreateStatic(wap, WA_SIZE, prio, thread1, NULL);
 8008344:	4626      	mov	r6, r4
 8008346:	4b0f      	ldr	r3, [pc, #60]	; (8008384 <bmk6_execute+0x64>)
 8008348:	9600      	str	r6, [sp, #0]
 800834a:	462a      	mov	r2, r5
 800834c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008350:	4640      	mov	r0, r8
 8008352:	f7f8 ff25 	bl	80011a0 <chThdCreateStatic>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008356:	783b      	ldrb	r3, [r7, #0]
  tprio_t prio = chThdGetPriorityX() + 1;
  test_wait_tick();
  test_start_timer(1000);
  do {
    chThdCreateStatic(wap, WA_SIZE, prio, thread1, NULL);
    n++;
 8008358:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 800835a:	2b00      	cmp	r3, #0
 800835c:	d0f3      	beq.n	8008346 <bmk6_execute+0x26>
  test_print("--- Score : ");
 800835e:	480a      	ldr	r0, [pc, #40]	; (8008388 <bmk6_execute+0x68>)
 8008360:	f7fc ffc6 	bl	80052f0 <test_print>
  test_printn(n);
 8008364:	4620      	mov	r0, r4
 8008366:	f7fc ff93 	bl	8005290 <test_printn>
  test_println(" threads/S");
 800836a:	4808      	ldr	r0, [pc, #32]	; (800838c <bmk6_execute+0x6c>)
}
 800836c:	b002      	add	sp, #8
 800836e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n);
  test_println(" threads/S");
 8008372:	f7fc bfd5 	b.w	8005320 <test_println>
 8008376:	bf00      	nop
 8008378:	200008e0 	.word	0x200008e0
 800837c:	08009c40 	.word	0x08009c40
 8008380:	20001445 	.word	0x20001445
 8008384:	08008591 	.word	0x08008591
 8008388:	0800a648 	.word	0x0800a648
 800838c:	0800a658 	.word	0x0800a658

08008390 <msg_loop_test>:
}

#ifdef __GNUC__
__attribute__((noinline))
#endif
static unsigned int msg_loop_test(thread_t *tp) {
 8008390:	b570      	push	{r4, r5, r6, lr}
 8008392:	4605      	mov	r5, r0

  uint32_t n = 0;
  test_wait_tick();
 8008394:	f7fd f87c 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008398:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800839c:	f7fd f888 	bl	80054b0 <test_start_timer>
 80083a0:	4e07      	ldr	r6, [pc, #28]	; (80083c0 <msg_loop_test+0x30>)
#ifdef __GNUC__
__attribute__((noinline))
#endif
static unsigned int msg_loop_test(thread_t *tp) {

  uint32_t n = 0;
 80083a2:	2400      	movs	r4, #0
  test_wait_tick();
  test_start_timer(1000);
  do {
    (void)chMsgSend(tp, 1);
 80083a4:	2101      	movs	r1, #1
 80083a6:	4628      	mov	r0, r5
 80083a8:	f7f9 fdda 	bl	8001f60 <chMsgSend>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80083ac:	7833      	ldrb	r3, [r6, #0]
  uint32_t n = 0;
  test_wait_tick();
  test_start_timer(1000);
  do {
    (void)chMsgSend(tp, 1);
    n++;
 80083ae:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d0f7      	beq.n	80083a4 <msg_loop_test+0x14>
  (void)chMsgSend(tp, 0);
 80083b4:	4628      	mov	r0, r5
 80083b6:	2100      	movs	r1, #0
 80083b8:	f7f9 fdd2 	bl	8001f60 <chMsgSend>
  return n;
}
 80083bc:	4620      	mov	r0, r4
 80083be:	bd70      	pop	{r4, r5, r6, pc}
 80083c0:	20001445 	.word	0x20001445
	...

080083d0 <bmk1_execute>:
 * A message server thread is created with a lower priority than the client
 * thread, the messages throughput per second is measured and the result
 * printed in the output log.
 */

static void bmk1_execute(void) {
 80083d0:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80083d2:	4b13      	ldr	r3, [pc, #76]	; (8008420 <bmk1_execute+0x50>)
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread2, NULL);
 80083d4:	4a13      	ldr	r2, [pc, #76]	; (8008424 <bmk1_execute+0x54>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80083d6:	699b      	ldr	r3, [r3, #24]
 80083d8:	6810      	ldr	r0, [r2, #0]
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	4b12      	ldr	r3, [pc, #72]	; (8008428 <bmk1_execute+0x58>)
 * A message server thread is created with a lower priority than the client
 * thread, the messages throughput per second is measured and the result
 * printed in the output log.
 */

static void bmk1_execute(void) {
 80083de:	b082      	sub	sp, #8
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread2, NULL);
 80083e0:	2100      	movs	r1, #0
 80083e2:	3a01      	subs	r2, #1
 80083e4:	9100      	str	r1, [sp, #0]
 80083e6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80083ea:	f7f8 fed9 	bl	80011a0 <chThdCreateStatic>
 80083ee:	4b0f      	ldr	r3, [pc, #60]	; (800842c <bmk1_execute+0x5c>)
 80083f0:	6018      	str	r0, [r3, #0]
  n = msg_loop_test(threads[0]);
 80083f2:	f7ff ffcd 	bl	8008390 <msg_loop_test>
 80083f6:	4604      	mov	r4, r0
  test_wait_threads();
 80083f8:	f7fd f832 	bl	8005460 <test_wait_threads>
  test_print("--- Score : ");
 80083fc:	480c      	ldr	r0, [pc, #48]	; (8008430 <bmk1_execute+0x60>)
 80083fe:	f7fc ff77 	bl	80052f0 <test_print>
  test_printn(n);
 8008402:	4620      	mov	r0, r4
 8008404:	f7fc ff44 	bl	8005290 <test_printn>
  test_print(" msgs/S, ");
 8008408:	480a      	ldr	r0, [pc, #40]	; (8008434 <bmk1_execute+0x64>)
 800840a:	f7fc ff71 	bl	80052f0 <test_print>
  test_printn(n << 1);
 800840e:	0060      	lsls	r0, r4, #1
 8008410:	f7fc ff3e 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 8008414:	4808      	ldr	r0, [pc, #32]	; (8008438 <bmk1_execute+0x68>)
}
 8008416:	b002      	add	sp, #8
 8008418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  test_wait_threads();
  test_print("--- Score : ");
  test_printn(n);
  test_print(" msgs/S, ");
  test_printn(n << 1);
  test_println(" ctxswc/S");
 800841c:	f7fc bf80 	b.w	8005320 <test_println>
 8008420:	200008e0 	.word	0x200008e0
 8008424:	08009c40 	.word	0x08009c40
 8008428:	08008301 	.word	0x08008301
 800842c:	20001460 	.word	0x20001460
 8008430:	0800a648 	.word	0x0800a648
 8008434:	0800a664 	.word	0x0800a664
 8008438:	0800a670 	.word	0x0800a670
 800843c:	00000000 	.word	0x00000000

08008440 <bmk2_execute>:
 * A message server thread is created with an higher priority than the client
 * thread, the messages throughput per second is measured and the result
 * printed in the output log.
 */

static void bmk2_execute(void) {
 8008440:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008442:	4b13      	ldr	r3, [pc, #76]	; (8008490 <bmk2_execute+0x50>)
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 8008444:	4a13      	ldr	r2, [pc, #76]	; (8008494 <bmk2_execute+0x54>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	6810      	ldr	r0, [r2, #0]
 800844a:	689a      	ldr	r2, [r3, #8]
 800844c:	4b12      	ldr	r3, [pc, #72]	; (8008498 <bmk2_execute+0x58>)
 * A message server thread is created with an higher priority than the client
 * thread, the messages throughput per second is measured and the result
 * printed in the output log.
 */

static void bmk2_execute(void) {
 800844e:	b082      	sub	sp, #8
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 8008450:	2100      	movs	r1, #0
 8008452:	3201      	adds	r2, #1
 8008454:	9100      	str	r1, [sp, #0]
 8008456:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800845a:	f7f8 fea1 	bl	80011a0 <chThdCreateStatic>
 800845e:	4b0f      	ldr	r3, [pc, #60]	; (800849c <bmk2_execute+0x5c>)
 8008460:	6018      	str	r0, [r3, #0]
  n = msg_loop_test(threads[0]);
 8008462:	f7ff ff95 	bl	8008390 <msg_loop_test>
 8008466:	4604      	mov	r4, r0
  test_wait_threads();
 8008468:	f7fc fffa 	bl	8005460 <test_wait_threads>
  test_print("--- Score : ");
 800846c:	480c      	ldr	r0, [pc, #48]	; (80084a0 <bmk2_execute+0x60>)
 800846e:	f7fc ff3f 	bl	80052f0 <test_print>
  test_printn(n);
 8008472:	4620      	mov	r0, r4
 8008474:	f7fc ff0c 	bl	8005290 <test_printn>
  test_print(" msgs/S, ");
 8008478:	480a      	ldr	r0, [pc, #40]	; (80084a4 <bmk2_execute+0x64>)
 800847a:	f7fc ff39 	bl	80052f0 <test_print>
  test_printn(n << 1);
 800847e:	0060      	lsls	r0, r4, #1
 8008480:	f7fc ff06 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 8008484:	4808      	ldr	r0, [pc, #32]	; (80084a8 <bmk2_execute+0x68>)
}
 8008486:	b002      	add	sp, #8
 8008488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  test_wait_threads();
  test_print("--- Score : ");
  test_printn(n);
  test_print(" msgs/S, ");
  test_printn(n << 1);
  test_println(" ctxswc/S");
 800848c:	f7fc bf48 	b.w	8005320 <test_println>
 8008490:	200008e0 	.word	0x200008e0
 8008494:	08009c40 	.word	0x08009c40
 8008498:	08008301 	.word	0x08008301
 800849c:	20001460 	.word	0x20001460
 80084a0:	0800a648 	.word	0x0800a648
 80084a4:	0800a664 	.word	0x0800a664
 80084a8:	0800a670 	.word	0x0800a670
 80084ac:	00000000 	.word	0x00000000

080084b0 <bmk3_execute>:
 * thread, four lower priority threads crowd the ready list, the messages
 * throughput per second is measured while the ready list and the result
 * printed in the output log.
 */

static void bmk3_execute(void) {
 80084b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80084b4:	4f2c      	ldr	r7, [pc, #176]	; (8008568 <bmk3_execute+0xb8>)
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 80084b6:	4e2d      	ldr	r6, [pc, #180]	; (800856c <bmk3_execute+0xbc>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	6830      	ldr	r0, [r6, #0]
 80084bc:	689a      	ldr	r2, [r3, #8]
 80084be:	4b2c      	ldr	r3, [pc, #176]	; (8008570 <bmk3_execute+0xc0>)
 80084c0:	4c2c      	ldr	r4, [pc, #176]	; (8008574 <bmk3_execute+0xc4>)
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
 80084c2:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8008584 <bmk3_execute+0xd4>
 * thread, four lower priority threads crowd the ready list, the messages
 * throughput per second is measured while the ready list and the result
 * printed in the output log.
 */

static void bmk3_execute(void) {
 80084c6:	b082      	sub	sp, #8
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 80084c8:	2500      	movs	r5, #0
 80084ca:	3201      	adds	r2, #1
 80084cc:	9500      	str	r5, [sp, #0]
 80084ce:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80084d2:	f7f8 fe65 	bl	80011a0 <chThdCreateStatic>
 80084d6:	69ba      	ldr	r2, [r7, #24]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
 80084d8:	6873      	ldr	r3, [r6, #4]
 80084da:	6892      	ldr	r2, [r2, #8]
 */

static void bmk3_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
 80084dc:	6020      	str	r0, [r4, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
 80084de:	3a02      	subs	r2, #2
 80084e0:	9500      	str	r5, [sp, #0]
 80084e2:	4618      	mov	r0, r3
 80084e4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80084e8:	4643      	mov	r3, r8
 80084ea:	f7f8 fe59 	bl	80011a0 <chThdCreateStatic>
 80084ee:	69ba      	ldr	r2, [r7, #24]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread1, NULL);
 80084f0:	68b3      	ldr	r3, [r6, #8]
 80084f2:	6892      	ldr	r2, [r2, #8]

static void bmk3_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
 80084f4:	6060      	str	r0, [r4, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread1, NULL);
 80084f6:	3a03      	subs	r2, #3
 80084f8:	9500      	str	r5, [sp, #0]
 80084fa:	4618      	mov	r0, r3
 80084fc:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008500:	4643      	mov	r3, r8
 8008502:	f7f8 fe4d 	bl	80011a0 <chThdCreateStatic>
 8008506:	69ba      	ldr	r2, [r7, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-4, thread1, NULL);
 8008508:	68f3      	ldr	r3, [r6, #12]
 800850a:	6892      	ldr	r2, [r2, #8]
static void bmk3_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread1, NULL);
 800850c:	60a0      	str	r0, [r4, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-4, thread1, NULL);
 800850e:	3a04      	subs	r2, #4
 8008510:	9500      	str	r5, [sp, #0]
 8008512:	4618      	mov	r0, r3
 8008514:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008518:	4643      	mov	r3, r8
 800851a:	f7f8 fe41 	bl	80011a0 <chThdCreateStatic>
 800851e:	69ba      	ldr	r2, [r7, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-5, thread1, NULL);
 8008520:	6933      	ldr	r3, [r6, #16]
 8008522:	6892      	ldr	r2, [r2, #8]
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1, thread2, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-2, thread1, NULL);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-3, thread1, NULL);
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-4, thread1, NULL);
 8008524:	60e0      	str	r0, [r4, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-5, thread1, NULL);
 8008526:	3a05      	subs	r2, #5
 8008528:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800852c:	4618      	mov	r0, r3
 800852e:	9500      	str	r5, [sp, #0]
 8008530:	4643      	mov	r3, r8
 8008532:	f7f8 fe35 	bl	80011a0 <chThdCreateStatic>
 8008536:	6120      	str	r0, [r4, #16]
  n = msg_loop_test(threads[0]);
 8008538:	6820      	ldr	r0, [r4, #0]
 800853a:	f7ff ff29 	bl	8008390 <msg_loop_test>
 800853e:	4604      	mov	r4, r0
  test_wait_threads();
 8008540:	f7fc ff8e 	bl	8005460 <test_wait_threads>
  test_print("--- Score : ");
 8008544:	480c      	ldr	r0, [pc, #48]	; (8008578 <bmk3_execute+0xc8>)
 8008546:	f7fc fed3 	bl	80052f0 <test_print>
  test_printn(n);
 800854a:	4620      	mov	r0, r4
 800854c:	f7fc fea0 	bl	8005290 <test_printn>
  test_print(" msgs/S, ");
 8008550:	480a      	ldr	r0, [pc, #40]	; (800857c <bmk3_execute+0xcc>)
 8008552:	f7fc fecd 	bl	80052f0 <test_print>
  test_printn(n << 1);
 8008556:	0060      	lsls	r0, r4, #1
 8008558:	f7fc fe9a 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 800855c:	4808      	ldr	r0, [pc, #32]	; (8008580 <bmk3_execute+0xd0>)
}
 800855e:	b002      	add	sp, #8
 8008560:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  test_wait_threads();
  test_print("--- Score : ");
  test_printn(n);
  test_print(" msgs/S, ");
  test_printn(n << 1);
  test_println(" ctxswc/S");
 8008564:	f7fc bedc 	b.w	8005320 <test_println>
 8008568:	200008e0 	.word	0x200008e0
 800856c:	08009c40 	.word	0x08009c40
 8008570:	08008301 	.word	0x08008301
 8008574:	20001460 	.word	0x20001460
 8008578:	0800a648 	.word	0x0800a648
 800857c:	0800a664 	.word	0x0800a664
 8008580:	0800a670 	.word	0x0800a670
 8008584:	08008591 	.word	0x08008591
	...

08008590 <thread1>:
static mutex_t mtx1;
#endif

static THD_FUNCTION(thread1, p) {

  chThdExit((msg_t)p);
 8008590:	f7f8 bece 	b.w	8001330 <chThdExit>
	...

080085a0 <bmk4_execute>:
    msg = self->p_u.rdymsg;
  } while (msg == MSG_OK);
  chSysUnlock();
}

static void bmk4_execute(void) {
 80085a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80085a4:	4b26      	ldr	r3, [pc, #152]	; (8008640 <bmk4_execute+0xa0>)
  thread_t *tp;
  uint32_t n;

  tp = threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1,
 80085a6:	4a27      	ldr	r2, [pc, #156]	; (8008644 <bmk4_execute+0xa4>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	6810      	ldr	r0, [r2, #0]
 80085ac:	689a      	ldr	r2, [r3, #8]
 80085ae:	4b26      	ldr	r3, [pc, #152]	; (8008648 <bmk4_execute+0xa8>)
 80085b0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8008658 <bmk4_execute+0xb8>
    msg = self->p_u.rdymsg;
  } while (msg == MSG_OK);
  chSysUnlock();
}

static void bmk4_execute(void) {
 80085b4:	b082      	sub	sp, #8
  thread_t *tp;
  uint32_t n;

  tp = threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+1,
 80085b6:	2500      	movs	r5, #0
 80085b8:	3201      	adds	r2, #1
 80085ba:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80085be:	9500      	str	r5, [sp, #0]
 80085c0:	f7f8 fdee 	bl	80011a0 <chThdCreateStatic>
 80085c4:	4b21      	ldr	r3, [pc, #132]	; (800864c <bmk4_execute+0xac>)
 80085c6:	4604      	mov	r4, r0
 80085c8:	6018      	str	r0, [r3, #0]
                                      thread4, NULL);
  n = 0;
  test_wait_tick();
 80085ca:	f7fc ff61 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 80085ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085d2:	f7fc ff6d 	bl	80054b0 <test_start_timer>
  do {
    chSysLock();
    chSchWakeupS(tp, MSG_OK);
 80085d6:	46aa      	mov	sl, r5
 80085d8:	f04f 0820 	mov.w	r8, #32
 80085dc:	2720      	movs	r7, #32
 80085de:	f388 8811 	msr	BASEPRI, r8
 80085e2:	2100      	movs	r1, #0
 80085e4:	4620      	mov	r0, r4
 80085e6:	f7f8 fcf3 	bl	8000fd0 <chSchWakeupS>
    chSchWakeupS(tp, MSG_OK);
 80085ea:	4620      	mov	r0, r4
 80085ec:	2100      	movs	r1, #0
 80085ee:	f7f8 fcef 	bl	8000fd0 <chSchWakeupS>
    chSchWakeupS(tp, MSG_OK);
 80085f2:	4620      	mov	r0, r4
 80085f4:	2100      	movs	r1, #0
 80085f6:	f7f8 fceb 	bl	8000fd0 <chSchWakeupS>
    chSchWakeupS(tp, MSG_OK);
 80085fa:	4620      	mov	r0, r4
 80085fc:	2100      	movs	r1, #0
 80085fe:	f7f8 fce7 	bl	8000fd0 <chSchWakeupS>
 8008602:	2600      	movs	r6, #0
 8008604:	f38a 8811 	msr	BASEPRI, sl
    chSysUnlock();
    n += 4;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008608:	f899 3000 	ldrb.w	r3, [r9]
    chSchWakeupS(tp, MSG_OK);
    chSchWakeupS(tp, MSG_OK);
    chSchWakeupS(tp, MSG_OK);
    chSchWakeupS(tp, MSG_OK);
    chSysUnlock();
    n += 4;
 800860c:	3504      	adds	r5, #4
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0e4      	beq.n	80085dc <bmk4_execute+0x3c>
 8008612:	f387 8811 	msr	BASEPRI, r7
  chSysLock();
  chSchWakeupS(tp, MSG_TIMEOUT);
 8008616:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800861a:	4620      	mov	r0, r4
 800861c:	f7f8 fcd8 	bl	8000fd0 <chSchWakeupS>
 8008620:	f386 8811 	msr	BASEPRI, r6
  chSysUnlock();

  test_wait_threads();
 8008624:	f7fc ff1c 	bl	8005460 <test_wait_threads>
  test_print("--- Score : ");
 8008628:	4809      	ldr	r0, [pc, #36]	; (8008650 <bmk4_execute+0xb0>)
 800862a:	f7fc fe61 	bl	80052f0 <test_print>
  test_printn(n * 2);
 800862e:	0068      	lsls	r0, r5, #1
 8008630:	f7fc fe2e 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 8008634:	4807      	ldr	r0, [pc, #28]	; (8008654 <bmk4_execute+0xb4>)
}
 8008636:	b002      	add	sp, #8
 8008638:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  chSysUnlock();

  test_wait_threads();
  test_print("--- Score : ");
  test_printn(n * 2);
  test_println(" ctxswc/S");
 800863c:	f7fc be70 	b.w	8005320 <test_println>
 8008640:	200008e0 	.word	0x200008e0
 8008644:	08009c40 	.word	0x08009c40
 8008648:	08008661 	.word	0x08008661
 800864c:	20001460 	.word	0x20001460
 8008650:	0800a648 	.word	0x0800a648
 8008654:	0800a670 	.word	0x0800a670
 8008658:	20001445 	.word	0x20001445
 800865c:	00000000 	.word	0x00000000

08008660 <thread4>:
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008660:	4a07      	ldr	r2, [pc, #28]	; (8008680 <thread4+0x20>)
 * the thread is awakened as fast is possible by the tester thread.<br>
 * The Context Switch performance is calculated by measuring the number of
 * iterations after a second of continuous operations.
 */

static THD_FUNCTION(thread4, p) {
 8008662:	b510      	push	{r4, lr}
 8008664:	2320      	movs	r3, #32
 8008666:	6994      	ldr	r4, [r2, #24]
 8008668:	f383 8811 	msr	BASEPRI, r3
  thread_t *self = chThdGetSelfX();

  (void)p;
  chSysLock();
  do {
    chSchGoSleepS(CH_STATE_SUSPENDED);
 800866c:	2003      	movs	r0, #3
 800866e:	f7f8 fc6f 	bl	8000f50 <chSchGoSleepS>
    msg = self->p_u.rdymsg;
  } while (msg == MSG_OK);
 8008672:	6a23      	ldr	r3, [r4, #32]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d0f9      	beq.n	800866c <thread4+0xc>
 8008678:	2300      	movs	r3, #0
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	bd10      	pop	{r4, pc}
 8008680:	200008e0 	.word	0x200008e0
	...

08008690 <bmk5_execute>:
 * in each iteration.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void bmk5_execute(void) {
 8008690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008694:	4b15      	ldr	r3, [pc, #84]	; (80086ec <bmk5_execute+0x5c>)

  uint32_t n = 0;
  void *wap = wa[0];
 8008696:	4a16      	ldr	r2, [pc, #88]	; (80086f0 <bmk5_execute+0x60>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	f8d2 8000 	ldr.w	r8, [r2]
  tprio_t prio = chThdGetPriorityX() - 1;
 800869e:	689d      	ldr	r5, [r3, #8]
 80086a0:	4f14      	ldr	r7, [pc, #80]	; (80086f4 <bmk5_execute+0x64>)
 * in each iteration.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void bmk5_execute(void) {
 80086a2:	b082      	sub	sp, #8

  uint32_t n = 0;
  void *wap = wa[0];
  tprio_t prio = chThdGetPriorityX() - 1;
  test_wait_tick();
 80086a4:	f7fc fef4 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 80086a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80086ac:	f7fc ff00 	bl	80054b0 <test_start_timer>
 * a second of continuous operations.
 */

static void bmk5_execute(void) {

  uint32_t n = 0;
 80086b0:	2400      	movs	r4, #0
  void *wap = wa[0];
  tprio_t prio = chThdGetPriorityX() - 1;
 80086b2:	3d01      	subs	r5, #1
  test_wait_tick();
  test_start_timer(1000);
  do {
    chThdWait(chThdCreateStatic(wap, WA_SIZE, prio, thread1, NULL));
 80086b4:	4626      	mov	r6, r4
 80086b6:	4b10      	ldr	r3, [pc, #64]	; (80086f8 <bmk5_execute+0x68>)
 80086b8:	9600      	str	r6, [sp, #0]
 80086ba:	462a      	mov	r2, r5
 80086bc:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80086c0:	4640      	mov	r0, r8
 80086c2:	f7f8 fd6d 	bl	80011a0 <chThdCreateStatic>
 80086c6:	f7f8 fe3b 	bl	8001340 <chThdWait>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80086ca:	783b      	ldrb	r3, [r7, #0]
  tprio_t prio = chThdGetPriorityX() - 1;
  test_wait_tick();
  test_start_timer(1000);
  do {
    chThdWait(chThdCreateStatic(wap, WA_SIZE, prio, thread1, NULL));
    n++;
 80086cc:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d0f1      	beq.n	80086b6 <bmk5_execute+0x26>
  test_print("--- Score : ");
 80086d2:	480a      	ldr	r0, [pc, #40]	; (80086fc <bmk5_execute+0x6c>)
 80086d4:	f7fc fe0c 	bl	80052f0 <test_print>
  test_printn(n);
 80086d8:	4620      	mov	r0, r4
 80086da:	f7fc fdd9 	bl	8005290 <test_printn>
  test_println(" threads/S");
 80086de:	4808      	ldr	r0, [pc, #32]	; (8008700 <bmk5_execute+0x70>)
}
 80086e0:	b002      	add	sp, #8
 80086e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n);
  test_println(" threads/S");
 80086e6:	f7fc be1b 	b.w	8005320 <test_println>
 80086ea:	bf00      	nop
 80086ec:	200008e0 	.word	0x200008e0
 80086f0:	08009c40 	.word	0x08009c40
 80086f4:	20001445 	.word	0x20001445
 80086f8:	08008591 	.word	0x08008591
 80086fc:	0800a648 	.word	0x0800a648
 8008700:	0800a658 	.word	0x0800a658
	...

08008710 <bmk7_execute>:
static void bmk7_setup(void) {

  chSemObjectInit(&sem1, 0);
}

static void bmk7_execute(void) {
 8008710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008714:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8008818 <bmk7_execute+0x108>
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
 8008718:	4f37      	ldr	r7, [pc, #220]	; (80087f8 <bmk7_execute+0xe8>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 800871a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800871e:	6838      	ldr	r0, [r7, #0]
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	4b36      	ldr	r3, [pc, #216]	; (80087fc <bmk7_execute+0xec>)
 8008724:	4e36      	ldr	r6, [pc, #216]	; (8008800 <bmk7_execute+0xf0>)
 8008726:	4d37      	ldr	r5, [pc, #220]	; (8008804 <bmk7_execute+0xf4>)
static void bmk7_setup(void) {

  chSemObjectInit(&sem1, 0);
}

static void bmk7_execute(void) {
 8008728:	b082      	sub	sp, #8
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
 800872a:	2400      	movs	r4, #0
 800872c:	3205      	adds	r2, #5
 800872e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008732:	9400      	str	r4, [sp, #0]
 8008734:	f7f8 fd34 	bl	80011a0 <chThdCreateStatic>
 8008738:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+4, thread3, NULL);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6892      	ldr	r2, [r2, #8]
}

static void bmk7_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
 8008740:	6030      	str	r0, [r6, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+4, thread3, NULL);
 8008742:	3204      	adds	r2, #4
 8008744:	4618      	mov	r0, r3
 8008746:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800874a:	4b2c      	ldr	r3, [pc, #176]	; (80087fc <bmk7_execute+0xec>)
 800874c:	9400      	str	r4, [sp, #0]
 800874e:	f7f8 fd27 	bl	80011a0 <chThdCreateStatic>
 8008752:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread3, NULL);
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	6892      	ldr	r2, [r2, #8]

static void bmk7_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+4, thread3, NULL);
 800875a:	6070      	str	r0, [r6, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread3, NULL);
 800875c:	3203      	adds	r2, #3
 800875e:	4618      	mov	r0, r3
 8008760:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008764:	4b25      	ldr	r3, [pc, #148]	; (80087fc <bmk7_execute+0xec>)
 8008766:	9400      	str	r4, [sp, #0]
 8008768:	f7f8 fd1a 	bl	80011a0 <chThdCreateStatic>
 800876c:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+2, thread3, NULL);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6892      	ldr	r2, [r2, #8]
static void bmk7_execute(void) {
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+4, thread3, NULL);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread3, NULL);
 8008774:	60b0      	str	r0, [r6, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+2, thread3, NULL);
 8008776:	3202      	adds	r2, #2
 8008778:	4618      	mov	r0, r3
 800877a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800877e:	4b1f      	ldr	r3, [pc, #124]	; (80087fc <bmk7_execute+0xec>)
 8008780:	9400      	str	r4, [sp, #0]
 8008782:	f7f8 fd0d 	bl	80011a0 <chThdCreateStatic>
 8008786:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()+1, thread3, NULL);
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	6892      	ldr	r2, [r2, #8]
  uint32_t n;

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()+5, thread3, NULL);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()+4, thread3, NULL);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()+3, thread3, NULL);
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()+2, thread3, NULL);
 800878e:	60f0      	str	r0, [r6, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()+1, thread3, NULL);
 8008790:	3201      	adds	r2, #1
 8008792:	4618      	mov	r0, r3
 8008794:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008798:	4b18      	ldr	r3, [pc, #96]	; (80087fc <bmk7_execute+0xec>)
 800879a:	9400      	str	r4, [sp, #0]
 800879c:	f7f8 fd00 	bl	80011a0 <chThdCreateStatic>
 80087a0:	6130      	str	r0, [r6, #16]

  n = 0;
  test_wait_tick();
 80087a2:	f7fc fe75 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 80087a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087aa:	f7fc fe81 	bl	80054b0 <test_start_timer>
  do {
    chSemReset(&sem1, 0);
 80087ae:	2100      	movs	r1, #0
 80087b0:	4815      	ldr	r0, [pc, #84]	; (8008808 <bmk7_execute+0xf8>)
 80087b2:	f7f8 ff5d 	bl	8001670 <chSemReset>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80087b6:	782b      	ldrb	r3, [r5, #0]
  n = 0;
  test_wait_tick();
  test_start_timer(1000);
  do {
    chSemReset(&sem1, 0);
    n++;
 80087b8:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d0f7      	beq.n	80087ae <bmk7_execute+0x9e>
  test_terminate_threads();
 80087be:	f7fc fe3f 	bl	8005440 <test_terminate_threads>
  chSemReset(&sem1, 0);
 80087c2:	2100      	movs	r1, #0
 80087c4:	4810      	ldr	r0, [pc, #64]	; (8008808 <bmk7_execute+0xf8>)
 80087c6:	f7f8 ff53 	bl	8001670 <chSemReset>
  test_wait_threads();
 80087ca:	f7fc fe49 	bl	8005460 <test_wait_threads>

  test_print("--- Score : ");
 80087ce:	480f      	ldr	r0, [pc, #60]	; (800880c <bmk7_execute+0xfc>)
 80087d0:	f7fc fd8e 	bl	80052f0 <test_print>
  test_printn(n);
 80087d4:	4620      	mov	r0, r4
 80087d6:	f7fc fd5b 	bl	8005290 <test_printn>
  test_print(" reschedules/S, ");
 80087da:	480d      	ldr	r0, [pc, #52]	; (8008810 <bmk7_execute+0x100>)
 80087dc:	f7fc fd88 	bl	80052f0 <test_print>
  test_printn(n * 6);
 80087e0:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80087e4:	0040      	lsls	r0, r0, #1
 80087e6:	f7fc fd53 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 80087ea:	480a      	ldr	r0, [pc, #40]	; (8008814 <bmk7_execute+0x104>)
}
 80087ec:	b002      	add	sp, #8
 80087ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}

  test_print("--- Score : ");
  test_printn(n);
  test_print(" reschedules/S, ");
  test_printn(n * 6);
  test_println(" ctxswc/S");
 80087f2:	f7fc bd95 	b.w	8005320 <test_println>
 80087f6:	bf00      	nop
 80087f8:	08009c40 	.word	0x08009c40
 80087fc:	08008821 	.word	0x08008821
 8008800:	20001460 	.word	0x20001460
 8008804:	20001445 	.word	0x20001445
 8008808:	20001528 	.word	0x20001528
 800880c:	0800a648 	.word	0x0800a648
 8008810:	0800a67c 	.word	0x0800a67c
 8008814:	0800a670 	.word	0x0800a670
 8008818:	200008e0 	.word	0x200008e0
 800881c:	00000000 	.word	0x00000000

08008820 <thread3>:
 * continuous loop.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static THD_FUNCTION(thread3, p) {
 8008820:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008822:	4c06      	ldr	r4, [pc, #24]	; (800883c <thread3+0x1c>)
 *
 * @xclass
 */
static inline bool chThdShouldTerminateX(void) {

  return (bool)((chThdGetSelfX()->p_flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8008824:	69a3      	ldr	r3, [r4, #24]

  (void)p;
  while (!chThdShouldTerminateX())
 8008826:	7f5b      	ldrb	r3, [r3, #29]
 8008828:	075a      	lsls	r2, r3, #29
 800882a:	d406      	bmi.n	800883a <thread3+0x1a>
    chSemWait(&sem1);
 800882c:	4804      	ldr	r0, [pc, #16]	; (8008840 <thread3+0x20>)
 800882e:	f7f8 ff2f 	bl	8001690 <chSemWait>
 8008832:	69a3      	ldr	r3, [r4, #24]
 */

static THD_FUNCTION(thread3, p) {

  (void)p;
  while (!chThdShouldTerminateX())
 8008834:	7f5b      	ldrb	r3, [r3, #29]
 8008836:	075b      	lsls	r3, r3, #29
 8008838:	d5f8      	bpl.n	800882c <thread3+0xc>
 800883a:	bd10      	pop	{r4, pc}
 800883c:	200008e0 	.word	0x200008e0
 8008840:	20001528 	.word	0x20001528
	...

08008850 <bmk7_setup>:
    chSemWait(&sem1);
}

static void bmk7_setup(void) {

  chSemObjectInit(&sem1, 0);
 8008850:	2100      	movs	r1, #0
 8008852:	4801      	ldr	r0, [pc, #4]	; (8008858 <bmk7_setup+0x8>)
 8008854:	f7f8 beec 	b.w	8001630 <chSemObjectInit>
 8008858:	20001528 	.word	0x20001528
 800885c:	00000000 	.word	0x00000000

08008860 <bmk11_setup>:
 * a second of continuous operations.
 */

static void bmk11_setup(void) {

  chSemObjectInit(&sem1, 1);
 8008860:	2101      	movs	r1, #1
 8008862:	4801      	ldr	r0, [pc, #4]	; (8008868 <bmk11_setup+0x8>)
 8008864:	f7f8 bee4 	b.w	8001630 <chSemObjectInit>
 8008868:	20001528 	.word	0x20001528
 800886c:	00000000 	.word	0x00000000

08008870 <bmk8_execute>:
    _sim_check_for_interrupts();
#endif
  } while(!chThdShouldTerminateX());
}

static void bmk8_execute(void) {
 8008870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008874:	b084      	sub	sp, #16
  uint32_t n;

  n = 0;
 8008876:	ac04      	add	r4, sp, #16
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 8008878:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8008948 <bmk8_execute+0xd8>
  test_wait_tick();

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 800887c:	4f2d      	ldr	r7, [pc, #180]	; (8008934 <bmk8_execute+0xc4>)
 800887e:	4e2e      	ldr	r6, [pc, #184]	; (8008938 <bmk8_execute+0xc8>)
 8008880:	4d2e      	ldr	r5, [pc, #184]	; (800893c <bmk8_execute+0xcc>)
}

static void bmk8_execute(void) {
  uint32_t n;

  n = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	f844 3d04 	str.w	r3, [r4, #-4]!
  test_wait_tick();
 8008888:	f7fc fe02 	bl	8005490 <test_wait_tick>
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 800888c:	f8d8 3018 	ldr.w	r3, [r8, #24]

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 8008890:	6838      	ldr	r0, [r7, #0]
 8008892:	689a      	ldr	r2, [r3, #8]
 8008894:	9400      	str	r4, [sp, #0]
 8008896:	4633      	mov	r3, r6
 8008898:	3a01      	subs	r2, #1
 800889a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800889e:	f7f8 fc7f 	bl	80011a0 <chThdCreateStatic>
 80088a2:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6892      	ldr	r2, [r2, #8]
  uint32_t n;

  n = 0;
  test_wait_tick();

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088aa:	6028      	str	r0, [r5, #0]
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088ac:	3a01      	subs	r2, #1
 80088ae:	9400      	str	r4, [sp, #0]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80088b6:	4633      	mov	r3, r6
 80088b8:	f7f8 fc72 	bl	80011a0 <chThdCreateStatic>
 80088bc:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	6892      	ldr	r2, [r2, #8]

  n = 0;
  test_wait_tick();

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088c4:	6068      	str	r0, [r5, #4]
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088c6:	3a01      	subs	r2, #1
 80088c8:	9400      	str	r4, [sp, #0]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80088d0:	4633      	mov	r3, r6
 80088d2:	f7f8 fc65 	bl	80011a0 <chThdCreateStatic>
 80088d6:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6892      	ldr	r2, [r2, #8]
  n = 0;
  test_wait_tick();

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088de:	60a8      	str	r0, [r5, #8]
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088e0:	3a01      	subs	r2, #1
 80088e2:	9400      	str	r4, [sp, #0]
 80088e4:	4618      	mov	r0, r3
 80088e6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80088ea:	4633      	mov	r3, r6
 80088ec:	f7f8 fc58 	bl	80011a0 <chThdCreateStatic>
 80088f0:	f8d8 2018 	ldr.w	r2, [r8, #24]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	6892      	ldr	r2, [r2, #8]
  test_wait_tick();

  threads[0] = chThdCreateStatic(wa[0], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[1] = chThdCreateStatic(wa[1], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[2] = chThdCreateStatic(wa[2], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
  threads[3] = chThdCreateStatic(wa[3], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088f8:	60e8      	str	r0, [r5, #12]
  threads[4] = chThdCreateStatic(wa[4], WA_SIZE, chThdGetPriorityX()-1, thread8, (void *)&n);
 80088fa:	3a01      	subs	r2, #1
 80088fc:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008900:	9400      	str	r4, [sp, #0]
 8008902:	4618      	mov	r0, r3
 8008904:	4633      	mov	r3, r6
 8008906:	f7f8 fc4b 	bl	80011a0 <chThdCreateStatic>
 800890a:	6128      	str	r0, [r5, #16]

  chThdSleepSeconds(1);
 800890c:	f242 7010 	movw	r0, #10000	; 0x2710
 8008910:	f7f8 fcb6 	bl	8001280 <chThdSleep>
  test_terminate_threads();
 8008914:	f7fc fd94 	bl	8005440 <test_terminate_threads>
  test_wait_threads();
 8008918:	f7fc fda2 	bl	8005460 <test_wait_threads>

  test_print("--- Score : ");
 800891c:	4808      	ldr	r0, [pc, #32]	; (8008940 <bmk8_execute+0xd0>)
 800891e:	f7fc fce7 	bl	80052f0 <test_print>
  test_printn(n);
 8008922:	9803      	ldr	r0, [sp, #12]
 8008924:	f7fc fcb4 	bl	8005290 <test_printn>
  test_println(" ctxswc/S");
 8008928:	4806      	ldr	r0, [pc, #24]	; (8008944 <bmk8_execute+0xd4>)
 800892a:	f7fc fcf9 	bl	8005320 <test_println>
}
 800892e:	b004      	add	sp, #16
 8008930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008934:	08009c40 	.word	0x08009c40
 8008938:	08008951 	.word	0x08008951
 800893c:	20001460 	.word	0x20001460
 8008940:	0800a648 	.word	0x0800a648
 8008944:	0800a670 	.word	0x0800a670
 8008948:	200008e0 	.word	0x200008e0
 800894c:	00000000 	.word	0x00000000

08008950 <thread8>:
 * variable and yields.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static THD_FUNCTION(thread8, p) {
 8008950:	b538      	push	{r3, r4, r5, lr}
 8008952:	4d09      	ldr	r5, [pc, #36]	; (8008978 <thread8+0x28>)
 8008954:	4604      	mov	r4, r0

  do {
    chThdYield();
 8008956:	f7f8 fcb3 	bl	80012c0 <chThdYield>
    chThdYield();
 800895a:	f7f8 fcb1 	bl	80012c0 <chThdYield>
    chThdYield();
 800895e:	f7f8 fcaf 	bl	80012c0 <chThdYield>
    chThdYield();
 8008962:	f7f8 fcad 	bl	80012c0 <chThdYield>
    (*(uint32_t *)p) += 4;
 8008966:	6823      	ldr	r3, [r4, #0]
 *
 * @xclass
 */
static inline bool chThdShouldTerminateX(void) {

  return (bool)((chThdGetSelfX()->p_flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8008968:	69aa      	ldr	r2, [r5, #24]
 800896a:	3304      	adds	r3, #4
 800896c:	6023      	str	r3, [r4, #0]
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while(!chThdShouldTerminateX());
 800896e:	7f53      	ldrb	r3, [r2, #29]
 8008970:	075b      	lsls	r3, r3, #29
 8008972:	d5f0      	bpl.n	8008956 <thread8+0x6>
}
 8008974:	bd38      	pop	{r3, r4, r5, pc}
 8008976:	bf00      	nop
 8008978:	200008e0 	.word	0x200008e0
 800897c:	00000000 	.word	0x00000000

08008980 <bmk9_execute>:
 * loop.<br>
 * The performance is calculated by measuring the number of iterations after
 * a second of continuous operations.
 */

static void bmk9_execute(void) {
 8008980:	b570      	push	{r4, r5, r6, lr}
 8008982:	b082      	sub	sp, #8
  uint32_t n;
  static uint8_t ib[16];
  static input_queue_t iq;

  chIQObjectInit(&iq, ib, sizeof(ib), NULL, NULL);
 8008984:	2400      	movs	r4, #0
 8008986:	4623      	mov	r3, r4
 8008988:	2210      	movs	r2, #16
 800898a:	4923      	ldr	r1, [pc, #140]	; (8008a18 <bmk9_execute+0x98>)
 800898c:	4823      	ldr	r0, [pc, #140]	; (8008a1c <bmk9_execute+0x9c>)
 800898e:	9400      	str	r4, [sp, #0]
 8008990:	f7f9 fc46 	bl	8002220 <chIQObjectInit>
  n = 0;
  test_wait_tick();
 8008994:	f7fc fd7c 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008998:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800899c:	f7fc fd88 	bl	80054b0 <test_start_timer>
 80089a0:	4e1f      	ldr	r6, [pc, #124]	; (8008a20 <bmk9_execute+0xa0>)
  do {
    chSysLock();
    chIQPutI(&iq, 0);
 80089a2:	4625      	mov	r5, r4
 80089a4:	2320      	movs	r3, #32
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	2100      	movs	r1, #0
 80089ac:	481b      	ldr	r0, [pc, #108]	; (8008a1c <bmk9_execute+0x9c>)
 80089ae:	f7f9 fc57 	bl	8002260 <chIQPutI>
    chIQPutI(&iq, 1);
 80089b2:	2101      	movs	r1, #1
 80089b4:	4819      	ldr	r0, [pc, #100]	; (8008a1c <bmk9_execute+0x9c>)
 80089b6:	f7f9 fc53 	bl	8002260 <chIQPutI>
    chIQPutI(&iq, 2);
 80089ba:	2102      	movs	r1, #2
 80089bc:	4817      	ldr	r0, [pc, #92]	; (8008a1c <bmk9_execute+0x9c>)
 80089be:	f7f9 fc4f 	bl	8002260 <chIQPutI>
    chIQPutI(&iq, 3);
 80089c2:	2103      	movs	r1, #3
 80089c4:	4815      	ldr	r0, [pc, #84]	; (8008a1c <bmk9_execute+0x9c>)
 80089c6:	f7f9 fc4b 	bl	8002260 <chIQPutI>
 80089ca:	f385 8811 	msr	BASEPRI, r5
 *
 * @api
 */
static inline msg_t chIQGet(input_queue_t *iqp) {

  return chIQGetTimeout(iqp, TIME_INFINITE);
 80089ce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80089d2:	4812      	ldr	r0, [pc, #72]	; (8008a1c <bmk9_execute+0x9c>)
 80089d4:	f7f9 fc64 	bl	80022a0 <chIQGetTimeout>
 80089d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80089dc:	480f      	ldr	r0, [pc, #60]	; (8008a1c <bmk9_execute+0x9c>)
 80089de:	f7f9 fc5f 	bl	80022a0 <chIQGetTimeout>
 80089e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80089e6:	480d      	ldr	r0, [pc, #52]	; (8008a1c <bmk9_execute+0x9c>)
 80089e8:	f7f9 fc5a 	bl	80022a0 <chIQGetTimeout>
 80089ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80089f0:	480a      	ldr	r0, [pc, #40]	; (8008a1c <bmk9_execute+0x9c>)
 80089f2:	f7f9 fc55 	bl	80022a0 <chIQGetTimeout>
    (void)chIQGet(&iq);
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80089f6:	7833      	ldrb	r3, [r6, #0]
    chSysUnlock();
    (void)chIQGet(&iq);
    (void)chIQGet(&iq);
    (void)chIQGet(&iq);
    (void)chIQGet(&iq);
    n++;
 80089f8:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0d2      	beq.n	80089a4 <bmk9_execute+0x24>
  test_print("--- Score : ");
 80089fe:	4809      	ldr	r0, [pc, #36]	; (8008a24 <bmk9_execute+0xa4>)
 8008a00:	f7fc fc76 	bl	80052f0 <test_print>
  test_printn(n * 4);
 8008a04:	00a0      	lsls	r0, r4, #2
 8008a06:	f7fc fc43 	bl	8005290 <test_printn>
  test_println(" bytes/S");
 8008a0a:	4807      	ldr	r0, [pc, #28]	; (8008a28 <bmk9_execute+0xa8>)
}
 8008a0c:	b002      	add	sp, #8
 8008a0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n * 4);
  test_println(" bytes/S");
 8008a12:	f7fc bc85 	b.w	8005320 <test_println>
 8008a16:	bf00      	nop
 8008a18:	200014f0 	.word	0x200014f0
 8008a1c:	20001534 	.word	0x20001534
 8008a20:	20001445 	.word	0x20001445
 8008a24:	0800a648 	.word	0x0800a648
 8008a28:	0800a690 	.word	0x0800a690
 8008a2c:	00000000 	.word	0x00000000

08008a30 <bmk10_execute>:
 * a second of continuous operations.
 */

static void tmo(void *param) {(void)param;}

static void bmk10_execute(void) {
 8008a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static virtual_timer_t vt1, vt2;
  uint32_t n = 0;

  test_wait_tick();
 8008a32:	f7fc fd2d 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008a36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008a3a:	f7fc fd39 	bl	80054b0 <test_start_timer>

static void tmo(void *param) {(void)param;}

static void bmk10_execute(void) {
  static virtual_timer_t vt1, vt2;
  uint32_t n = 0;
 8008a3e:	2400      	movs	r4, #0
 8008a40:	4f14      	ldr	r7, [pc, #80]	; (8008a94 <bmk10_execute+0x64>)

  test_wait_tick();
  test_start_timer(1000);
  do {
    chSysLock();
    chVTDoSetI(&vt1, 1, tmo, NULL);
 8008a42:	4626      	mov	r6, r4
 8008a44:	2520      	movs	r5, #32
 8008a46:	f385 8811 	msr	BASEPRI, r5
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	4a12      	ldr	r2, [pc, #72]	; (8008a98 <bmk10_execute+0x68>)
 8008a4e:	4813      	ldr	r0, [pc, #76]	; (8008a9c <bmk10_execute+0x6c>)
 8008a50:	2101      	movs	r1, #1
 8008a52:	f7f8 f9a5 	bl	8000da0 <chVTDoSetI>
    chVTDoSetI(&vt2, 10000, tmo, NULL);
 8008a56:	2300      	movs	r3, #0
 8008a58:	4a0f      	ldr	r2, [pc, #60]	; (8008a98 <bmk10_execute+0x68>)
 8008a5a:	4811      	ldr	r0, [pc, #68]	; (8008aa0 <bmk10_execute+0x70>)
 8008a5c:	f242 7110 	movw	r1, #10000	; 0x2710
 8008a60:	f7f8 f99e 	bl	8000da0 <chVTDoSetI>
    chVTDoResetI(&vt1);
 8008a64:	480d      	ldr	r0, [pc, #52]	; (8008a9c <bmk10_execute+0x6c>)
 8008a66:	f7f8 f9db 	bl	8000e20 <chVTDoResetI>
    chVTDoResetI(&vt2);
 8008a6a:	480d      	ldr	r0, [pc, #52]	; (8008aa0 <bmk10_execute+0x70>)
 8008a6c:	f7f8 f9d8 	bl	8000e20 <chVTDoResetI>
 8008a70:	f386 8811 	msr	BASEPRI, r6
    chSysUnlock();
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008a74:	783b      	ldrb	r3, [r7, #0]
    chVTDoSetI(&vt1, 1, tmo, NULL);
    chVTDoSetI(&vt2, 10000, tmo, NULL);
    chVTDoResetI(&vt1);
    chVTDoResetI(&vt2);
    chSysUnlock();
    n++;
 8008a76:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d0e4      	beq.n	8008a46 <bmk10_execute+0x16>
  test_print("--- Score : ");
 8008a7c:	4809      	ldr	r0, [pc, #36]	; (8008aa4 <bmk10_execute+0x74>)
 8008a7e:	f7fc fc37 	bl	80052f0 <test_print>
  test_printn(n * 2);
 8008a82:	0060      	lsls	r0, r4, #1
 8008a84:	f7fc fc04 	bl	8005290 <test_printn>
  test_println(" timers/S");
 8008a88:	4807      	ldr	r0, [pc, #28]	; (8008aa8 <bmk10_execute+0x78>)
}
 8008a8a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n * 2);
  test_println(" timers/S");
 8008a8e:	f7fc bc47 	b.w	8005320 <test_println>
 8008a92:	bf00      	nop
 8008a94:	20001445 	.word	0x20001445
 8008a98:	08008201 	.word	0x08008201
 8008a9c:	20001500 	.word	0x20001500
 8008aa0:	20001514 	.word	0x20001514
 8008aa4:	0800a648 	.word	0x0800a648
 8008aa8:	0800a69c 	.word	0x0800a69c
 8008aac:	00000000 	.word	0x00000000

08008ab0 <bmk11_execute>:
static void bmk11_setup(void) {

  chSemObjectInit(&sem1, 1);
}

static void bmk11_execute(void) {
 8008ab0:	b538      	push	{r3, r4, r5, lr}
  uint32_t n = 0;

  test_wait_tick();
 8008ab2:	f7fc fced 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008ab6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008aba:	f7fc fcf9 	bl	80054b0 <test_start_timer>
 8008abe:	4d14      	ldr	r5, [pc, #80]	; (8008b10 <bmk11_execute+0x60>)

  chSemObjectInit(&sem1, 1);
}

static void bmk11_execute(void) {
  uint32_t n = 0;
 8008ac0:	2400      	movs	r4, #0

  test_wait_tick();
  test_start_timer(1000);
  do {
    chSemWait(&sem1);
 8008ac2:	4814      	ldr	r0, [pc, #80]	; (8008b14 <bmk11_execute+0x64>)
 8008ac4:	f7f8 fde4 	bl	8001690 <chSemWait>
    chSemSignal(&sem1);
 8008ac8:	4812      	ldr	r0, [pc, #72]	; (8008b14 <bmk11_execute+0x64>)
 8008aca:	f7f8 fe51 	bl	8001770 <chSemSignal>
    chSemWait(&sem1);
 8008ace:	4811      	ldr	r0, [pc, #68]	; (8008b14 <bmk11_execute+0x64>)
 8008ad0:	f7f8 fdde 	bl	8001690 <chSemWait>
    chSemSignal(&sem1);
 8008ad4:	480f      	ldr	r0, [pc, #60]	; (8008b14 <bmk11_execute+0x64>)
 8008ad6:	f7f8 fe4b 	bl	8001770 <chSemSignal>
    chSemWait(&sem1);
 8008ada:	480e      	ldr	r0, [pc, #56]	; (8008b14 <bmk11_execute+0x64>)
 8008adc:	f7f8 fdd8 	bl	8001690 <chSemWait>
    chSemSignal(&sem1);
 8008ae0:	480c      	ldr	r0, [pc, #48]	; (8008b14 <bmk11_execute+0x64>)
 8008ae2:	f7f8 fe45 	bl	8001770 <chSemSignal>
    chSemWait(&sem1);
 8008ae6:	480b      	ldr	r0, [pc, #44]	; (8008b14 <bmk11_execute+0x64>)
 8008ae8:	f7f8 fdd2 	bl	8001690 <chSemWait>
    chSemSignal(&sem1);
 8008aec:	4809      	ldr	r0, [pc, #36]	; (8008b14 <bmk11_execute+0x64>)
 8008aee:	f7f8 fe3f 	bl	8001770 <chSemSignal>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008af2:	782b      	ldrb	r3, [r5, #0]
    chSemSignal(&sem1);
    chSemWait(&sem1);
    chSemSignal(&sem1);
    chSemWait(&sem1);
    chSemSignal(&sem1);
    n++;
 8008af4:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d0e3      	beq.n	8008ac2 <bmk11_execute+0x12>
  test_print("--- Score : ");
 8008afa:	4807      	ldr	r0, [pc, #28]	; (8008b18 <bmk11_execute+0x68>)
 8008afc:	f7fc fbf8 	bl	80052f0 <test_print>
  test_printn(n * 4);
 8008b00:	00a0      	lsls	r0, r4, #2
 8008b02:	f7fc fbc5 	bl	8005290 <test_printn>
  test_println(" wait+signal/S");
 8008b06:	4805      	ldr	r0, [pc, #20]	; (8008b1c <bmk11_execute+0x6c>)
}
 8008b08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n * 4);
  test_println(" wait+signal/S");
 8008b0c:	f7fc bc08 	b.w	8005320 <test_println>
 8008b10:	20001445 	.word	0x20001445
 8008b14:	20001528 	.word	0x20001528
 8008b18:	0800a648 	.word	0x0800a648
 8008b1c:	0800a6a8 	.word	0x0800a6a8

08008b20 <bmk12_execute>:
static void bmk12_setup(void) {

  chMtxObjectInit(&mtx1);
}

static void bmk12_execute(void) {
 8008b20:	b538      	push	{r3, r4, r5, lr}
  uint32_t n = 0;

  test_wait_tick();
 8008b22:	f7fc fcb5 	bl	8005490 <test_wait_tick>
  test_start_timer(1000);
 8008b26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008b2a:	f7fc fcc1 	bl	80054b0 <test_start_timer>
 8008b2e:	4d14      	ldr	r5, [pc, #80]	; (8008b80 <bmk12_execute+0x60>)

  chMtxObjectInit(&mtx1);
}

static void bmk12_execute(void) {
  uint32_t n = 0;
 8008b30:	2400      	movs	r4, #0

  test_wait_tick();
  test_start_timer(1000);
  do {
    chMtxLock(&mtx1);
 8008b32:	4814      	ldr	r0, [pc, #80]	; (8008b84 <bmk12_execute+0x64>)
 8008b34:	f7f8 ff0c 	bl	8001950 <chMtxLock>
    chMtxUnlock(&mtx1);
 8008b38:	4812      	ldr	r0, [pc, #72]	; (8008b84 <bmk12_execute+0x64>)
 8008b3a:	f7f8 ff31 	bl	80019a0 <chMtxUnlock>
    chMtxLock(&mtx1);
 8008b3e:	4811      	ldr	r0, [pc, #68]	; (8008b84 <bmk12_execute+0x64>)
 8008b40:	f7f8 ff06 	bl	8001950 <chMtxLock>
    chMtxUnlock(&mtx1);
 8008b44:	480f      	ldr	r0, [pc, #60]	; (8008b84 <bmk12_execute+0x64>)
 8008b46:	f7f8 ff2b 	bl	80019a0 <chMtxUnlock>
    chMtxLock(&mtx1);
 8008b4a:	480e      	ldr	r0, [pc, #56]	; (8008b84 <bmk12_execute+0x64>)
 8008b4c:	f7f8 ff00 	bl	8001950 <chMtxLock>
    chMtxUnlock(&mtx1);
 8008b50:	480c      	ldr	r0, [pc, #48]	; (8008b84 <bmk12_execute+0x64>)
 8008b52:	f7f8 ff25 	bl	80019a0 <chMtxUnlock>
    chMtxLock(&mtx1);
 8008b56:	480b      	ldr	r0, [pc, #44]	; (8008b84 <bmk12_execute+0x64>)
 8008b58:	f7f8 fefa 	bl	8001950 <chMtxLock>
    chMtxUnlock(&mtx1);
 8008b5c:	4809      	ldr	r0, [pc, #36]	; (8008b84 <bmk12_execute+0x64>)
 8008b5e:	f7f8 ff1f 	bl	80019a0 <chMtxUnlock>
    n++;
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008b62:	782b      	ldrb	r3, [r5, #0]
    chMtxUnlock(&mtx1);
    chMtxLock(&mtx1);
    chMtxUnlock(&mtx1);
    chMtxLock(&mtx1);
    chMtxUnlock(&mtx1);
    n++;
 8008b64:	3401      	adds	r4, #1
#if defined(SIMULATOR)
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d0e3      	beq.n	8008b32 <bmk12_execute+0x12>
  test_print("--- Score : ");
 8008b6a:	4807      	ldr	r0, [pc, #28]	; (8008b88 <bmk12_execute+0x68>)
 8008b6c:	f7fc fbc0 	bl	80052f0 <test_print>
  test_printn(n * 4);
 8008b70:	00a0      	lsls	r0, r4, #2
 8008b72:	f7fc fb8d 	bl	8005290 <test_printn>
  test_println(" lock+unlock/S");
 8008b76:	4805      	ldr	r0, [pc, #20]	; (8008b8c <bmk12_execute+0x6c>)
}
 8008b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _sim_check_for_interrupts();
#endif
  } while (!test_timer_done);
  test_print("--- Score : ");
  test_printn(n * 4);
  test_println(" lock+unlock/S");
 8008b7c:	f7fc bbd0 	b.w	8005320 <test_println>
 8008b80:	20001445 	.word	0x20001445
 8008b84:	200014e0 	.word	0x200014e0
 8008b88:	0800a648 	.word	0x0800a648
 8008b8c:	0800a6b8 	.word	0x0800a6b8

08008b90 <bmk12_setup>:
 * a second of continuous operations.
 */

static void bmk12_setup(void) {

  chMtxObjectInit(&mtx1);
 8008b90:	4801      	ldr	r0, [pc, #4]	; (8008b98 <bmk12_setup+0x8>)
 8008b92:	f7f8 be6d 	b.w	8001870 <chMtxObjectInit>
 8008b96:	bf00      	nop
 8008b98:	200014e0 	.word	0x200014e0
 8008b9c:	00000000 	.word	0x00000000

08008ba0 <lis302dlReadRegister>:
 *
 * @param[in] spip      pointer to the SPI initerface
 * @param[in] reg       register number
 * @return              The register value.
 */
uint8_t lis302dlReadRegister(SPIDriver *spip, uint8_t reg) {
 8008ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  spiSelect(spip);
  txbuf[0] = 0x80 | reg;
 8008ba2:	4c0b      	ldr	r4, [pc, #44]	; (8008bd0 <lis302dlReadRegister+0x30>)
  txbuf[1] = 0xff;
  spiExchange(spip, 2, txbuf, rxbuf);
 8008ba4:	4e0b      	ldr	r6, [pc, #44]	; (8008bd4 <lis302dlReadRegister+0x34>)
 *
 * @param[in] spip      pointer to the SPI initerface
 * @param[in] reg       register number
 * @return              The register value.
 */
uint8_t lis302dlReadRegister(SPIDriver *spip, uint8_t reg) {
 8008ba6:	460d      	mov	r5, r1
 8008ba8:	4607      	mov	r7, r0

  spiSelect(spip);
 8008baa:	f7fa f961 	bl	8002e70 <spiSelect>
  txbuf[0] = 0x80 | reg;
 8008bae:	f065 017f 	orn	r1, r5, #127	; 0x7f
  txbuf[1] = 0xff;
  spiExchange(spip, 2, txbuf, rxbuf);
 8008bb2:	4622      	mov	r2, r4
 8008bb4:	4638      	mov	r0, r7
 8008bb6:	4633      	mov	r3, r6
 * @return              The register value.
 */
uint8_t lis302dlReadRegister(SPIDriver *spip, uint8_t reg) {

  spiSelect(spip);
  txbuf[0] = 0x80 | reg;
 8008bb8:	7021      	strb	r1, [r4, #0]
  txbuf[1] = 0xff;
 8008bba:	25ff      	movs	r5, #255	; 0xff
  spiExchange(spip, 2, txbuf, rxbuf);
 8008bbc:	2102      	movs	r1, #2
 */
uint8_t lis302dlReadRegister(SPIDriver *spip, uint8_t reg) {

  spiSelect(spip);
  txbuf[0] = 0x80 | reg;
  txbuf[1] = 0xff;
 8008bbe:	7065      	strb	r5, [r4, #1]
  spiExchange(spip, 2, txbuf, rxbuf);
 8008bc0:	f7fa f976 	bl	8002eb0 <spiExchange>
  spiUnselect(spip);
 8008bc4:	4638      	mov	r0, r7
 8008bc6:	f7fa f963 	bl	8002e90 <spiUnselect>
  return rxbuf[1];
}
 8008bca:	7870      	ldrb	r0, [r6, #1]
 8008bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	2000155c 	.word	0x2000155c
 8008bd4:	20001558 	.word	0x20001558
	...

08008be0 <lis302dlWriteRegister>:
 *
 * @param[in] spip      pointer to the SPI initerface
 * @param[in] reg       register number
 * @param[in] value     the value to be written
 */
void lis302dlWriteRegister(SPIDriver *spip, uint8_t reg, uint8_t value) {
 8008be0:	f1a1 0320 	sub.w	r3, r1, #32
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	2b1f      	cmp	r3, #31
 8008be8:	d807      	bhi.n	8008bfa <lis302dlWriteRegister+0x1a>
 8008bea:	b570      	push	{r4, r5, r6, lr}
 8008bec:	2501      	movs	r5, #1
 8008bee:	4c0c      	ldr	r4, [pc, #48]	; (8008c20 <lis302dlWriteRegister+0x40>)
 8008bf0:	fa05 f303 	lsl.w	r3, r5, r3
 8008bf4:	401c      	ands	r4, r3
 8008bf6:	b90c      	cbnz	r4, 8008bfc <lis302dlWriteRegister+0x1c>
 8008bf8:	bd70      	pop	{r4, r5, r6, pc}
 8008bfa:	4770      	bx	lr
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	4615      	mov	r5, r2
 8008c00:	460c      	mov	r4, r1
  case LIS302DL_CLICK_THSY_X:
  case LIS302DL_CLICK_THSZ:
  case LIS302DL_CLICK_TIMELIMIT:
  case LIS302DL_CLICK_LATENCY:
  case LIS302DL_CLICK_WINDOW:
    spiSelect(spip);
 8008c02:	f7fa f935 	bl	8002e70 <spiSelect>
    txbuf[0] = reg;
 8008c06:	4b07      	ldr	r3, [pc, #28]	; (8008c24 <lis302dlWriteRegister+0x44>)
    txbuf[1] = value;
    spiSend(spip, 2, txbuf);
 8008c08:	4630      	mov	r0, r6
 8008c0a:	2102      	movs	r1, #2
 8008c0c:	461a      	mov	r2, r3
  case LIS302DL_CLICK_THSZ:
  case LIS302DL_CLICK_TIMELIMIT:
  case LIS302DL_CLICK_LATENCY:
  case LIS302DL_CLICK_WINDOW:
    spiSelect(spip);
    txbuf[0] = reg;
 8008c0e:	701c      	strb	r4, [r3, #0]
    txbuf[1] = value;
 8008c10:	705d      	strb	r5, [r3, #1]
    spiSend(spip, 2, txbuf);
 8008c12:	f7fa f965 	bl	8002ee0 <spiSend>
    spiUnselect(spip);
 8008c16:	4630      	mov	r0, r6
  }
}
 8008c18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  case LIS302DL_CLICK_WINDOW:
    spiSelect(spip);
    txbuf[0] = reg;
    txbuf[1] = value;
    spiSend(spip, 2, txbuf);
    spiUnselect(spip);
 8008c1c:	f7fa b938 	b.w	8002e90 <spiUnselect>
 8008c20:	f9dd0007 	.word	0xf9dd0007
 8008c24:	2000155c 	.word	0x2000155c
	...

08008c30 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8008c30:	b40e      	push	{r1, r2, r3}
 8008c32:	b500      	push	{lr}
 8008c34:	b082      	sub	sp, #8
 8008c36:	aa03      	add	r2, sp, #12
 8008c38:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8008c3c:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 8008c3e:	f000 fa07 	bl	8009050 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 8008c42:	b002      	add	sp, #8
 8008c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c48:	b003      	add	sp, #12
 8008c4a:	4770      	bx	lr
 8008c4c:	0000      	movs	r0, r0
	...

08008c50 <cmd_systime>:
}

static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8008c50:	2900      	cmp	r1, #0
 8008c52:	dd03      	ble.n	8008c5c <cmd_systime+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8008c54:	4a07      	ldr	r2, [pc, #28]	; (8008c74 <cmd_systime+0x24>)
 8008c56:	4908      	ldr	r1, [pc, #32]	; (8008c78 <cmd_systime+0x28>)
 8008c58:	f7ff bfea 	b.w	8008c30 <chprintf>
 8008c5c:	2320      	movs	r3, #32
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008c66:	2300      	movs	r3, #0
 8008c68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008c6a:	f383 8811 	msr	BASEPRI, r3
  (void)argv;
  if (argc > 0) {
    usage(chp, "systime");
    return;
  }
  chprintf(chp, "%lu\r\n", (unsigned long)chVTGetSystemTime());
 8008c6e:	4903      	ldr	r1, [pc, #12]	; (8008c7c <cmd_systime+0x2c>)
 8008c70:	f7ff bfde 	b.w	8008c30 <chprintf>
 8008c74:	0800a8d0 	.word	0x0800a8d0
 8008c78:	0800a8d8 	.word	0x0800a8d8
 8008c7c:	0800a8e4 	.word	0x0800a8e4

08008c80 <cmd_info>:
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {

  (void)argv;
  if (argc > 0) {
 8008c80:	2900      	cmp	r1, #0
 8008c82:	dd03      	ble.n	8008c8c <cmd_info+0xc>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8008c84:	4a19      	ldr	r2, [pc, #100]	; (8008cec <cmd_info+0x6c>)
 8008c86:	491a      	ldr	r1, [pc, #104]	; (8008cf0 <cmd_info+0x70>)
 8008c88:	f7ff bfd2 	b.w	8008c30 <chprintf>
    chprintf(chp, "%s ", scp->sc_name);
    scp++;
  }
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8008c8c:	b510      	push	{r4, lr}
  if (argc > 0) {
    usage(chp, "info");
    return;
  }

  chprintf(chp, "Kernel:       %s\r\n", CH_KERNEL_VERSION);
 8008c8e:	4a19      	ldr	r2, [pc, #100]	; (8008cf4 <cmd_info+0x74>)
 8008c90:	4919      	ldr	r1, [pc, #100]	; (8008cf8 <cmd_info+0x78>)
    chprintf(chp, "%s ", scp->sc_name);
    scp++;
  }
}

static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8008c92:	b082      	sub	sp, #8
 8008c94:	4604      	mov	r4, r0
  if (argc > 0) {
    usage(chp, "info");
    return;
  }

  chprintf(chp, "Kernel:       %s\r\n", CH_KERNEL_VERSION);
 8008c96:	f7ff ffcb 	bl	8008c30 <chprintf>
#ifdef PORT_COMPILER_NAME
  chprintf(chp, "Compiler:     %s\r\n", PORT_COMPILER_NAME);
 8008c9a:	4a18      	ldr	r2, [pc, #96]	; (8008cfc <cmd_info+0x7c>)
 8008c9c:	4918      	ldr	r1, [pc, #96]	; (8008d00 <cmd_info+0x80>)
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	f7ff ffc6 	bl	8008c30 <chprintf>
#endif
  chprintf(chp, "Architecture: %s\r\n", PORT_ARCHITECTURE_NAME);
 8008ca4:	4a17      	ldr	r2, [pc, #92]	; (8008d04 <cmd_info+0x84>)
 8008ca6:	4918      	ldr	r1, [pc, #96]	; (8008d08 <cmd_info+0x88>)
 8008ca8:	4620      	mov	r0, r4
 8008caa:	f7ff ffc1 	bl	8008c30 <chprintf>
#ifdef PORT_CORE_VARIANT_NAME
  chprintf(chp, "Core Variant: %s\r\n", PORT_CORE_VARIANT_NAME);
 8008cae:	4a17      	ldr	r2, [pc, #92]	; (8008d0c <cmd_info+0x8c>)
 8008cb0:	4917      	ldr	r1, [pc, #92]	; (8008d10 <cmd_info+0x90>)
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f7ff ffbc 	bl	8008c30 <chprintf>
#endif
#ifdef PORT_INFO
  chprintf(chp, "Port Info:    %s\r\n", PORT_INFO);
 8008cb8:	4a16      	ldr	r2, [pc, #88]	; (8008d14 <cmd_info+0x94>)
 8008cba:	4917      	ldr	r1, [pc, #92]	; (8008d18 <cmd_info+0x98>)
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f7ff ffb7 	bl	8008c30 <chprintf>
#endif
#ifdef PLATFORM_NAME
  chprintf(chp, "Platform:     %s\r\n", PLATFORM_NAME);
 8008cc2:	4a16      	ldr	r2, [pc, #88]	; (8008d1c <cmd_info+0x9c>)
 8008cc4:	4916      	ldr	r1, [pc, #88]	; (8008d20 <cmd_info+0xa0>)
 8008cc6:	4620      	mov	r0, r4
 8008cc8:	f7ff ffb2 	bl	8008c30 <chprintf>
#endif
#ifdef BOARD_NAME
  chprintf(chp, "Board:        %s\r\n", BOARD_NAME);
 8008ccc:	4a15      	ldr	r2, [pc, #84]	; (8008d24 <cmd_info+0xa4>)
 8008cce:	4916      	ldr	r1, [pc, #88]	; (8008d28 <cmd_info+0xa8>)
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f7ff ffad 	bl	8008c30 <chprintf>
#endif
#ifdef __DATE__
#ifdef __TIME__
  chprintf(chp, "Build time:   %s%s%s\r\n", __DATE__, " - ", __TIME__);
 8008cd6:	4b15      	ldr	r3, [pc, #84]	; (8008d2c <cmd_info+0xac>)
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	4620      	mov	r0, r4
 8008cdc:	4b14      	ldr	r3, [pc, #80]	; (8008d30 <cmd_info+0xb0>)
 8008cde:	4a15      	ldr	r2, [pc, #84]	; (8008d34 <cmd_info+0xb4>)
 8008ce0:	4915      	ldr	r1, [pc, #84]	; (8008d38 <cmd_info+0xb8>)
 8008ce2:	f7ff ffa5 	bl	8008c30 <chprintf>
#endif
#endif
}
 8008ce6:	b002      	add	sp, #8
 8008ce8:	bd10      	pop	{r4, pc}
 8008cea:	bf00      	nop
 8008cec:	0800a8ec 	.word	0x0800a8ec
 8008cf0:	0800a8d8 	.word	0x0800a8d8
 8008cf4:	08009dc4 	.word	0x08009dc4
 8008cf8:	0800a8f4 	.word	0x0800a8f4
 8008cfc:	08009de4 	.word	0x08009de4
 8008d00:	0800a908 	.word	0x0800a908
 8008d04:	08009e2c 	.word	0x08009e2c
 8008d08:	0800a91c 	.word	0x0800a91c
 8008d0c:	08009e38 	.word	0x08009e38
 8008d10:	0800a930 	.word	0x0800a930
 8008d14:	08009e44 	.word	0x08009e44
 8008d18:	0800a944 	.word	0x0800a944
 8008d1c:	08009e5c 	.word	0x08009e5c
 8008d20:	0800a958 	.word	0x0800a958
 8008d24:	08009e88 	.word	0x08009e88
 8008d28:	0800a96c 	.word	0x0800a96c
 8008d2c:	0800a9a8 	.word	0x0800a9a8
 8008d30:	0800a980 	.word	0x0800a980
 8008d34:	0800a984 	.word	0x0800a984
 8008d38:	0800a990 	.word	0x0800a990
 8008d3c:	00000000 	.word	0x00000000

08008d40 <_strtok.constprop.2>:
/**
 * @brief   Shell termination event source.
 */
event_source_t shell_terminated;

static char *_strtok(char *str, const char *delim, char **saveptr) {
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	460d      	mov	r5, r1
  char *token;
  if (str)
 8008d44:	b198      	cbz	r0, 8008d6e <_strtok.constprop.2+0x2e>
 8008d46:	4604      	mov	r4, r0
    *saveptr = str;
 8008d48:	6028      	str	r0, [r5, #0]
  token = *saveptr;

  if (!token)
    return NULL;

  token += strspn(token, delim);
 8008d4a:	490c      	ldr	r1, [pc, #48]	; (8008d7c <_strtok.constprop.2+0x3c>)
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f000 fdef 	bl	8009930 <strspn>
 8008d52:	4404      	add	r4, r0
  *saveptr = strpbrk(token, delim);
 8008d54:	4620      	mov	r0, r4
 8008d56:	4909      	ldr	r1, [pc, #36]	; (8008d7c <_strtok.constprop.2+0x3c>)
 8008d58:	f000 fdc2 	bl	80098e0 <strpbrk>
  if (*saveptr)
 8008d5c:	b160      	cbz	r0, 8008d78 <_strtok.constprop.2+0x38>
    *(*saveptr)++ = '\0';
 8008d5e:	1c42      	adds	r2, r0, #1
 8008d60:	2300      	movs	r3, #0
 8008d62:	602a      	str	r2, [r5, #0]
 8008d64:	7003      	strb	r3, [r0, #0]

  return *token ? token : NULL;
 8008d66:	7823      	ldrb	r3, [r4, #0]
 8008d68:	b123      	cbz	r3, 8008d74 <_strtok.constprop.2+0x34>
 8008d6a:	4620      	mov	r0, r4
}
 8008d6c:	bd38      	pop	{r3, r4, r5, pc}

static char *_strtok(char *str, const char *delim, char **saveptr) {
  char *token;
  if (str)
    *saveptr = str;
  token = *saveptr;
 8008d6e:	680c      	ldr	r4, [r1, #0]

  if (!token)
 8008d70:	2c00      	cmp	r4, #0
 8008d72:	d1ea      	bne.n	8008d4a <_strtok.constprop.2+0xa>
    return NULL;
 8008d74:	2000      	movs	r0, #0
 8008d76:	bd38      	pop	{r3, r4, r5, pc}

  token += strspn(token, delim);
  *saveptr = strpbrk(token, delim);
 8008d78:	6028      	str	r0, [r5, #0]
 8008d7a:	e7f4      	b.n	8008d66 <_strtok.constprop.2+0x26>
 8008d7c:	0800a9b4 	.word	0x0800a9b4

08008d80 <shellInit>:
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 8008d80:	4b01      	ldr	r3, [pc, #4]	; (8008d88 <shellInit+0x8>)
 8008d82:	601b      	str	r3, [r3, #0]
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	20001560 	.word	0x20001560
 8008d8c:	00000000 	.word	0x00000000

08008d90 <shellCreate>:
 * @retval NULL         thread creation failed because memory allocation.
 *
 * @api
 */
#if CH_CFG_USE_HEAP && CH_CFG_USE_DYNAMIC
thread_t *shellCreate(const ShellConfig *scp, size_t size, tprio_t prio) {
 8008d90:	b500      	push	{lr}
 8008d92:	b083      	sub	sp, #12

  return chThdCreateFromHeap(NULL, size, prio, shell_thread, (void *)scp);
 8008d94:	4b03      	ldr	r3, [pc, #12]	; (8008da4 <shellCreate+0x14>)
 8008d96:	9000      	str	r0, [sp, #0]
 8008d98:	2000      	movs	r0, #0
 8008d9a:	f7f8 fbd9 	bl	8001550 <chThdCreateFromHeap>
}
 8008d9e:	b003      	add	sp, #12
 8008da0:	f85d fb04 	ldr.w	pc, [sp], #4
 8008da4:	08008e51 	.word	0x08008e51
	...

08008db0 <shellGetLine>:
 * @retval true         the channel was reset or CTRL-D pressed.
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(BaseSequentialStream *chp, char *line, unsigned size) {
 8008db0:	b5f0      	push	{r4, r5, r6, r7, lr}
      *p = 0;
      return false;
    }
    if (c < 0x20)
      continue;
    if (p < line + size - 1) {
 8008db2:	3a01      	subs	r2, #1
 * @retval true         the channel was reset or CTRL-D pressed.
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(BaseSequentialStream *chp, char *line, unsigned size) {
 8008db4:	b083      	sub	sp, #12
 8008db6:	460e      	mov	r6, r1
      *p = 0;
      return false;
    }
    if (c < 0x20)
      continue;
    if (p < line + size - 1) {
 8008db8:	188f      	adds	r7, r1, r2
 * @retval true         the channel was reset or CTRL-D pressed.
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(BaseSequentialStream *chp, char *line, unsigned size) {
 8008dba:	4604      	mov	r4, r0
 8008dbc:	460d      	mov	r5, r1
  char *p = line;

  while (true) {
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
 8008dbe:	6823      	ldr	r3, [r4, #0]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	f10d 0107 	add.w	r1, sp, #7
 8008dc8:	4620      	mov	r0, r4
 8008dca:	4798      	blx	r3
 8008dcc:	b348      	cbz	r0, 8008e22 <shellGetLine+0x72>
      return true;
    if (c == 4) {
 8008dce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008dd2:	2904      	cmp	r1, #4
 8008dd4:	d028      	beq.n	8008e28 <shellGetLine+0x78>
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
 8008dd6:	2908      	cmp	r1, #8
 8008dd8:	d010      	beq.n	8008dfc <shellGetLine+0x4c>
 8008dda:	297f      	cmp	r1, #127	; 0x7f
 8008ddc:	d00e      	beq.n	8008dfc <shellGetLine+0x4c>
        chSequentialStreamPut(chp, c);
        p--;
      }
      continue;
    }
    if (c == '\r') {
 8008dde:	290d      	cmp	r1, #13
 8008de0:	d029      	beq.n	8008e36 <shellGetLine+0x86>
      chprintf(chp, "\r\n");
      *p = 0;
      return false;
    }
    if (c < 0x20)
 8008de2:	291f      	cmp	r1, #31
 8008de4:	d9eb      	bls.n	8008dbe <shellGetLine+0xe>
      continue;
    if (p < line + size - 1) {
 8008de6:	42bd      	cmp	r5, r7
 8008de8:	d2e9      	bcs.n	8008dbe <shellGetLine+0xe>
      chSequentialStreamPut(chp, c);
 8008dea:	6823      	ldr	r3, [r4, #0]
 8008dec:	4620      	mov	r0, r4
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	4798      	blx	r3
      *p++ = (char)c;
 8008df2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008df6:	702b      	strb	r3, [r5, #0]
 8008df8:	3501      	adds	r5, #1
 8008dfa:	e7e0      	b.n	8008dbe <shellGetLine+0xe>
    if (c == 4) {
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
 8008dfc:	42b5      	cmp	r5, r6
        chSequentialStreamPut(chp, c);
 8008dfe:	4620      	mov	r0, r4
    if (c == 4) {
      chprintf(chp, "^D");
      return true;
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
 8008e00:	d0dd      	beq.n	8008dbe <shellGetLine+0xe>
        chSequentialStreamPut(chp, c);
 8008e02:	6823      	ldr	r3, [r4, #0]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	4798      	blx	r3
        chSequentialStreamPut(chp, 0x20);
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	2120      	movs	r1, #32
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	4620      	mov	r0, r4
 8008e10:	4798      	blx	r3
        chSequentialStreamPut(chp, c);
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	4620      	mov	r0, r4
        p--;
 8008e1c:	3d01      	subs	r5, #1
    }
    if ((c == 8) || (c == 127)) {
      if (p != line) {
        chSequentialStreamPut(chp, c);
        chSequentialStreamPut(chp, 0x20);
        chSequentialStreamPut(chp, c);
 8008e1e:	4798      	blx	r3
 8008e20:	e7cd      	b.n	8008dbe <shellGetLine+0xe>

  while (true) {
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
      return true;
 8008e22:	2001      	movs	r0, #1
    if (p < line + size - 1) {
      chSequentialStreamPut(chp, c);
      *p++ = (char)c;
    }
  }
}
 8008e24:	b003      	add	sp, #12
 8008e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    char c;

    if (chSequentialStreamRead(chp, (uint8_t *)&c, 1) == 0)
      return true;
    if (c == 4) {
      chprintf(chp, "^D");
 8008e28:	4620      	mov	r0, r4
 8008e2a:	4907      	ldr	r1, [pc, #28]	; (8008e48 <shellGetLine+0x98>)
 8008e2c:	f7ff ff00 	bl	8008c30 <chprintf>
      return true;
 8008e30:	2001      	movs	r0, #1
    if (p < line + size - 1) {
      chSequentialStreamPut(chp, c);
      *p++ = (char)c;
    }
  }
}
 8008e32:	b003      	add	sp, #12
 8008e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
        p--;
      }
      continue;
    }
    if (c == '\r') {
      chprintf(chp, "\r\n");
 8008e36:	4620      	mov	r0, r4
 8008e38:	4904      	ldr	r1, [pc, #16]	; (8008e4c <shellGetLine+0x9c>)
 8008e3a:	f7ff fef9 	bl	8008c30 <chprintf>
      *p = 0;
 8008e3e:	2000      	movs	r0, #0
 8008e40:	7028      	strb	r0, [r5, #0]
    if (p < line + size - 1) {
      chSequentialStreamPut(chp, c);
      *p++ = (char)c;
    }
  }
}
 8008e42:	b003      	add	sp, #12
 8008e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e46:	bf00      	nop
 8008e48:	0800a9b8 	.word	0x0800a9b8
 8008e4c:	0800a97c 	.word	0x0800a97c

08008e50 <shell_thread>:
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 8008e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
 8008e54:	4b5a      	ldr	r3, [pc, #360]	; (8008fc0 <shell_thread+0x170>)
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
  int n;
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
 8008e56:	6806      	ldr	r6, [r0, #0]
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	4a5a      	ldr	r2, [pc, #360]	; (8008fc4 <shell_thread+0x174>)
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
  int n;
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
 8008e5c:	f8d0 8004 	ldr.w	r8, [r0, #4]
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
 8008e60:	4959      	ldr	r1, [pc, #356]	; (8008fc8 <shell_thread+0x178>)
  BaseSequentialStream *chp = ((ShellConfig *)p)->sc_channel;
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
 8008e62:	619a      	str	r2, [r3, #24]
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
static THD_FUNCTION(shell_thread, p) {
 8008e64:	b096      	sub	sp, #88	; 0x58
  const ShellCommand *scp = ((ShellConfig *)p)->sc_commands;
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
 8008e66:	4630      	mov	r0, r6
 8008e68:	f7ff fee2 	bl	8008c30 <chprintf>
  while (true) {
    chprintf(chp, "ch> ");
 8008e6c:	4957      	ldr	r1, [pc, #348]	; (8008fcc <shell_thread+0x17c>)
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f7ff fede 	bl	8008c30 <chprintf>
    if (shellGetLine(chp, line, sizeof(line))) {
 8008e74:	2240      	movs	r2, #64	; 0x40
 8008e76:	a906      	add	r1, sp, #24
 8008e78:	4630      	mov	r0, r6
 8008e7a:	f7ff ff99 	bl	8008db0 <shellGetLine>
 8008e7e:	4604      	mov	r4, r0
 8008e80:	bb78      	cbnz	r0, 8008ee2 <shell_thread+0x92>
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 8008e82:	4669      	mov	r1, sp
 8008e84:	a806      	add	r0, sp, #24
 8008e86:	f7ff ff5b 	bl	8008d40 <_strtok.constprop.2>
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 8008e8a:	4669      	mov	r1, sp
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
      break;
    }
    lp = _strtok(line, " \t", &tokp);
 8008e8c:	4607      	mov	r7, r0
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 8008e8e:	2000      	movs	r0, #0
 8008e90:	ad01      	add	r5, sp, #4
 8008e92:	f7ff ff55 	bl	8008d40 <_strtok.constprop.2>
 8008e96:	b150      	cbz	r0, 8008eae <shell_thread+0x5e>
      if (n >= SHELL_MAX_ARGUMENTS) {
 8008e98:	2c04      	cmp	r4, #4
 8008e9a:	d01b      	beq.n	8008ed4 <shell_thread+0x84>
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 8008e9c:	f845 0b04 	str.w	r0, [r5], #4
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 8008ea0:	4669      	mov	r1, sp
 8008ea2:	2000      	movs	r0, #0
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
        cmd = NULL;
        break;
      }
      args[n++] = lp;
 8008ea4:	3401      	adds	r4, #1
      break;
    }
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
 8008ea6:	f7ff ff4b 	bl	8008d40 <_strtok.constprop.2>
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	d1f4      	bne.n	8008e98 <shell_thread+0x48>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 8008eae:	ab16      	add	r3, sp, #88	; 0x58
 8008eb0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008eb4:	f843 0c54 	str.w	r0, [r3, #-84]
    if (cmd != NULL) {
 8008eb8:	2f00      	cmp	r7, #0
 8008eba:	d0d7      	beq.n	8008e6c <shell_thread+0x1c>
      if (strcasecmp(cmd, "exit") == 0) {
 8008ebc:	4944      	ldr	r1, [pc, #272]	; (8008fd0 <shell_thread+0x180>)
 8008ebe:	4638      	mov	r0, r7
 8008ec0:	f000 fce6 	bl	8009890 <strcasecmp>
 8008ec4:	b9f0      	cbnz	r0, 8008f04 <shell_thread+0xb4>
        if (n > 0) {
 8008ec6:	b184      	cbz	r4, 8008eea <shell_thread+0x9a>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8008ec8:	4a41      	ldr	r2, [pc, #260]	; (8008fd0 <shell_thread+0x180>)
 8008eca:	4942      	ldr	r1, [pc, #264]	; (8008fd4 <shell_thread+0x184>)
 8008ecc:	4630      	mov	r0, r6
 8008ece:	f7ff feaf 	bl	8008c30 <chprintf>
    args[n] = NULL;
    if (cmd != NULL) {
      if (strcasecmp(cmd, "exit") == 0) {
        if (n > 0) {
          usage(chp, "exit");
          continue;
 8008ed2:	e7cb      	b.n	8008e6c <shell_thread+0x1c>
    lp = _strtok(line, " \t", &tokp);
    cmd = lp;
    n = 0;
    while ((lp = _strtok(NULL, " \t", &tokp)) != NULL) {
      if (n >= SHELL_MAX_ARGUMENTS) {
        chprintf(chp, "too many arguments\r\n");
 8008ed4:	4940      	ldr	r1, [pc, #256]	; (8008fd8 <shell_thread+0x188>)
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	f7ff feaa 	bl	8008c30 <chprintf>
        cmd = NULL;
        break;
      }
      args[n++] = lp;
    }
    args[n] = NULL;
 8008edc:	2300      	movs	r3, #0
 8008ede:	9305      	str	r3, [sp, #20]
 8008ee0:	e7c4      	b.n	8008e6c <shell_thread+0x1c>
  chRegSetThreadName("shell");
  chprintf(chp, "\r\nChibiOS/RT Shell\r\n");
  while (true) {
    chprintf(chp, "ch> ");
    if (shellGetLine(chp, line, sizeof(line))) {
      chprintf(chp, "\r\nlogout");
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	493d      	ldr	r1, [pc, #244]	; (8008fdc <shell_thread+0x18c>)
 8008ee6:	f7ff fea3 	bl	8008c30 <chprintf>
 8008eea:	2320      	movs	r3, #32
 8008eec:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	483b      	ldr	r0, [pc, #236]	; (8008fe0 <shell_thread+0x190>)
 8008ef4:	f7f8 ff04 	bl	8001d00 <chEvtBroadcastFlagsI>

  /* Atomically broadcasting the event source and terminating the thread,
     there is not a chSysUnlock() because the thread terminates upon return.*/
  chSysLock();
  chEvtBroadcastI(&shell_terminated);
  chThdExitS(msg);
 8008ef8:	2000      	movs	r0, #0
 8008efa:	f7f8 f9f9 	bl	80012f0 <chThdExitS>
        chprintf(chp, " ?\r\n");
      }
    }
  }
  shellExit(MSG_OK);
}
 8008efe:	b016      	add	sp, #88	; 0x58
 8008f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          usage(chp, "exit");
          continue;
        }
        break;
      }
      else if (strcasecmp(cmd, "help") == 0) {
 8008f04:	4937      	ldr	r1, [pc, #220]	; (8008fe4 <shell_thread+0x194>)
 8008f06:	4638      	mov	r0, r7
 8008f08:	f000 fcc2 	bl	8009890 <strcasecmp>
 8008f0c:	b930      	cbnz	r0, 8008f1c <shell_thread+0xcc>
        if (n > 0) {
 8008f0e:	b1bc      	cbz	r4, 8008f40 <shell_thread+0xf0>
  return *token ? token : NULL;
}

static void usage(BaseSequentialStream *chp, char *p) {

  chprintf(chp, "Usage: %s\r\n", p);
 8008f10:	4a34      	ldr	r2, [pc, #208]	; (8008fe4 <shell_thread+0x194>)
 8008f12:	4930      	ldr	r1, [pc, #192]	; (8008fd4 <shell_thread+0x184>)
 8008f14:	4630      	mov	r0, r6
 8008f16:	f7ff fe8b 	bl	8008c30 <chprintf>
        break;
      }
      else if (strcasecmp(cmd, "help") == 0) {
        if (n > 0) {
          usage(chp, "help");
          continue;
 8008f1a:	e7a7      	b.n	8008e6c <shell_thread+0x1c>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 8008f1c:	4d32      	ldr	r5, [pc, #200]	; (8008fe8 <shell_thread+0x198>)
 8008f1e:	6828      	ldr	r0, [r5, #0]
 8008f20:	b918      	cbnz	r0, 8008f2a <shell_thread+0xda>
 8008f22:	e031      	b.n	8008f88 <shell_thread+0x138>
 8008f24:	f855 0f08 	ldr.w	r0, [r5, #8]!
 8008f28:	b370      	cbz	r0, 8008f88 <shell_thread+0x138>
    if (strcasecmp(scp->sc_name, name) == 0) {
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	f000 fcb0 	bl	8009890 <strcasecmp>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	d1f7      	bne.n	8008f24 <shell_thread+0xd4>
      scp->sc_function(chp, argc, argv);
 8008f34:	686b      	ldr	r3, [r5, #4]
 8008f36:	aa01      	add	r2, sp, #4
 8008f38:	4621      	mov	r1, r4
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	4798      	blx	r3
 8008f3e:	e795      	b.n	8008e6c <shell_thread+0x1c>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8008f40:	4d29      	ldr	r5, [pc, #164]	; (8008fe8 <shell_thread+0x198>)
      else if (strcasecmp(cmd, "help") == 0) {
        if (n > 0) {
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
 8008f42:	492a      	ldr	r1, [pc, #168]	; (8008fec <shell_thread+0x19c>)
 8008f44:	4630      	mov	r0, r6
 8008f46:	f7ff fe73 	bl	8008c30 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8008f4a:	682a      	ldr	r2, [r5, #0]
 8008f4c:	462c      	mov	r4, r5
 8008f4e:	b13a      	cbz	r2, 8008f60 <shell_thread+0x110>
    chprintf(chp, "%s ", scp->sc_name);
 8008f50:	4927      	ldr	r1, [pc, #156]	; (8008ff0 <shell_thread+0x1a0>)
 8008f52:	4630      	mov	r0, r6
 8008f54:	f7ff fe6c 	bl	8008c30 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8008f58:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8008f5c:	2a00      	cmp	r2, #0
 8008f5e:	d1f7      	bne.n	8008f50 <shell_thread+0x100>
          usage(chp, "help");
          continue;
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
 8008f60:	f1b8 0f00 	cmp.w	r8, #0
 8008f64:	d00b      	beq.n	8008f7e <shell_thread+0x12e>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8008f66:	f8d8 2000 	ldr.w	r2, [r8]
 8008f6a:	b142      	cbz	r2, 8008f7e <shell_thread+0x12e>
 8008f6c:	4644      	mov	r4, r8
    chprintf(chp, "%s ", scp->sc_name);
 8008f6e:	4920      	ldr	r1, [pc, #128]	; (8008ff0 <shell_thread+0x1a0>)
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7ff fe5d 	bl	8008c30 <chprintf>
  chprintf(chp, "Usage: %s\r\n", p);
}

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {

  while (scp->sc_name != NULL) {
 8008f76:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8008f7a:	2a00      	cmp	r2, #0
 8008f7c:	d1f7      	bne.n	8008f6e <shell_thread+0x11e>
        }
        chprintf(chp, "Commands: help exit ");
        list_commands(chp, local_commands);
        if (scp != NULL)
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
 8008f7e:	491d      	ldr	r1, [pc, #116]	; (8008ff4 <shell_thread+0x1a4>)
 8008f80:	4630      	mov	r0, r6
 8008f82:	f7ff fe55 	bl	8008c30 <chprintf>
 8008f86:	e771      	b.n	8008e6c <shell_thread+0x1c>
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
 8008f88:	f1b8 0f00 	cmp.w	r8, #0
 8008f8c:	d00d      	beq.n	8008faa <shell_thread+0x15a>
};

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {

  while (scp->sc_name != NULL) {
 8008f8e:	f8d8 0000 	ldr.w	r0, [r8]
 8008f92:	b150      	cbz	r0, 8008faa <shell_thread+0x15a>
 8008f94:	4645      	mov	r5, r8
 8008f96:	e002      	b.n	8008f9e <shell_thread+0x14e>
 8008f98:	f855 0f08 	ldr.w	r0, [r5, #8]!
 8008f9c:	b128      	cbz	r0, 8008faa <shell_thread+0x15a>
    if (strcasecmp(scp->sc_name, name) == 0) {
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	f000 fc76 	bl	8009890 <strcasecmp>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d1f7      	bne.n	8008f98 <shell_thread+0x148>
 8008fa8:	e7c4      	b.n	8008f34 <shell_thread+0xe4>
          list_commands(chp, scp);
        chprintf(chp, "\r\n");
      }
      else if (cmdexec(local_commands, chp, cmd, n, args) &&
          ((scp == NULL) || cmdexec(scp, chp, cmd, n, args))) {
        chprintf(chp, "%s", cmd);
 8008faa:	463a      	mov	r2, r7
 8008fac:	4912      	ldr	r1, [pc, #72]	; (8008ff8 <shell_thread+0x1a8>)
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f7ff fe3e 	bl	8008c30 <chprintf>
        chprintf(chp, " ?\r\n");
 8008fb4:	4911      	ldr	r1, [pc, #68]	; (8008ffc <shell_thread+0x1ac>)
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f7ff fe3a 	bl	8008c30 <chprintf>
 8008fbc:	e756      	b.n	8008e6c <shell_thread+0x1c>
 8008fbe:	bf00      	nop
 8008fc0:	200008e0 	.word	0x200008e0
 8008fc4:	0800a9bc 	.word	0x0800a9bc
 8008fc8:	0800a9c4 	.word	0x0800a9c4
 8008fcc:	0800a9dc 	.word	0x0800a9dc
 8008fd0:	0800aa08 	.word	0x0800aa08
 8008fd4:	0800a8d8 	.word	0x0800a8d8
 8008fd8:	0800a9f0 	.word	0x0800a9f0
 8008fdc:	0800a9e4 	.word	0x0800a9e4
 8008fe0:	20001560 	.word	0x20001560
 8008fe4:	0800aa10 	.word	0x0800aa10
 8008fe8:	200008c0 	.word	0x200008c0
 8008fec:	0800aa18 	.word	0x0800aa18
 8008ff0:	0800aa30 	.word	0x0800aa30
 8008ff4:	0800a97c 	.word	0x0800a97c
 8008ff8:	0800aa34 	.word	0x0800aa34
 8008ffc:	0800aa38 	.word	0x0800aa38

08009000 <ch_ltoa>:
  while (--i);

  return p;
}

static char *ch_ltoa(char *p, long num, unsigned radix) {
 8009000:	b4f0      	push	{r4, r5, r6, r7}
    ll = num;
  } else {
    ll = divisor;
  }

  q = p + MAX_FILLER;
 8009002:	f100 070b 	add.w	r7, r0, #11
 8009006:	463c      	mov	r4, r7
 8009008:	460d      	mov	r5, r1
  do {
    i = (int)(l % radix);
 800900a:	fbb1 f6f2 	udiv	r6, r1, r2
 800900e:	fb02 1116 	mls	r1, r2, r6, r1
    i += '0';
 8009012:	f101 0330 	add.w	r3, r1, #48	; 0x30
    if (i > '9')
 8009016:	2b39      	cmp	r3, #57	; 0x39
      i += 'A' - '0' - 10;
 8009018:	bfc8      	it	gt
 800901a:	f101 0337 	addgt.w	r3, r1, #55	; 0x37
    *--q = i;
 800901e:	b2db      	uxtb	r3, r3
 8009020:	f804 3d01 	strb.w	r3, [r4, #-1]!
    l /= radix;
  } while ((ll /= radix) != 0);
 8009024:	fbb5 f5f2 	udiv	r5, r5, r2
    i = (int)(l % radix);
    i += '0';
    if (i > '9')
      i += 'A' - '0' - 10;
    *--q = i;
    l /= radix;
 8009028:	4631      	mov	r1, r6
  } while ((ll /= radix) != 0);
 800902a:	2d00      	cmp	r5, #0
 800902c:	d1ed      	bne.n	800900a <ch_ltoa+0xa>
 800902e:	1b3a      	subs	r2, r7, r4
 8009030:	4402      	add	r2, r0
 8009032:	e001      	b.n	8009038 <ch_ltoa+0x38>
 8009034:	f814 3f01 	ldrb.w	r3, [r4, #1]!

  i = (int)(p + MAX_FILLER - q);
  do
    *p++ = *q++;
 8009038:	f800 3b01 	strb.w	r3, [r0], #1
  while (--i);
 800903c:	4290      	cmp	r0, r2
 800903e:	d1f9      	bne.n	8009034 <ch_ltoa+0x34>
}

static char *ch_ltoa(char *p, long num, unsigned radix) {

  return long_to_string_with_divisor(p, num, radix, 0);
}
 8009040:	bcf0      	pop	{r4, r5, r6, r7}
 8009042:	4770      	bx	lr
	...

08009050 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8009050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009054:	b087      	sub	sp, #28
 8009056:	4617      	mov	r7, r2
 8009058:	f10d 030d 	add.w	r3, sp, #13
 800905c:	aa03      	add	r2, sp, #12
 800905e:	1a9b      	subs	r3, r3, r2
 8009060:	4606      	mov	r6, r0
 8009062:	460d      	mov	r5, r1
 8009064:	9301      	str	r3, [sp, #4]
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 8009066:	f04f 0a00 	mov.w	sl, #0
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 800906a:	7829      	ldrb	r1, [r5, #0]
 800906c:	1c6a      	adds	r2, r5, #1
    if (c == 0)
 800906e:	b161      	cbz	r1, 800908a <chvprintf+0x3a>
      return n;
    if (c != '%') {
 8009070:	2925      	cmp	r1, #37	; 0x25
 8009072:	d00e      	beq.n	8009092 <chvprintf+0x42>
      chSequentialStreamPut(chp, (uint8_t)c);
 8009074:	6833      	ldr	r3, [r6, #0]
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8009076:	4615      	mov	r5, r2
    if (c == 0)
      return n;
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	4630      	mov	r0, r6
 800907c:	4798      	blx	r3
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 800907e:	7829      	ldrb	r1, [r5, #0]
    if (c == 0)
      return n;
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
 8009080:	f10a 0a01 	add.w	sl, sl, #1
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (TRUE) {
    c = *fmt++;
 8009084:	1c6a      	adds	r2, r5, #1
    if (c == 0)
 8009086:	2900      	cmp	r1, #0
 8009088:	d1f2      	bne.n	8009070 <chvprintf+0x20>
      chSequentialStreamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 800908a:	4650      	mov	r0, sl
 800908c:	b007      	add	sp, #28
 800908e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
    if (*fmt == '-') {
 8009092:	7869      	ldrb	r1, [r5, #1]
 8009094:	292d      	cmp	r1, #45	; 0x2d
 8009096:	bf03      	ittte	eq
 8009098:	78a9      	ldrbeq	r1, [r5, #2]
      fmt++;
 800909a:	1caa      	addeq	r2, r5, #2
      left_align = TRUE;
 800909c:	f04f 0b01 	moveq.w	fp, #1
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
    left_align = FALSE;
 80090a0:	f04f 0b00 	movne.w	fp, #0
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
    if (*fmt == '0') {
 80090a4:	2930      	cmp	r1, #48	; 0x30
 80090a6:	bf03      	ittte	eq
 80090a8:	7851      	ldrbeq	r1, [r2, #1]
      fmt++;
 80090aa:	3201      	addeq	r2, #1
      filler = '0';
 80090ac:	f04f 0830 	moveq.w	r8, #48	; 0x30
    left_align = FALSE;
    if (*fmt == '-') {
      fmt++;
      left_align = TRUE;
    }
    filler = ' ';
 80090b0:	f04f 0820 	movne.w	r8, #32
 80090b4:	1c50      	adds	r0, r2, #1
    if (*fmt == '0') {
      fmt++;
      filler = '0';
    }
    width = 0;
 80090b6:	f04f 0900 	mov.w	r9, #0
 80090ba:	e005      	b.n	80090c8 <chvprintf+0x78>
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
 80090bc:	783b      	ldrb	r3, [r7, #0]
 80090be:	3704      	adds	r7, #4
 80090c0:	7829      	ldrb	r1, [r5, #0]
      else
        break;
      width = width * 10 + c;
 80090c2:	eb03 0942 	add.w	r9, r3, r2, lsl #1
 80090c6:	3001      	adds	r0, #1
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 80090c8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	2b09      	cmp	r3, #9
      fmt++;
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
 80090d0:	4605      	mov	r5, r0
        c -= '0';
      else if (c == '*')
        c = va_arg(ap, int);
      else
        break;
      width = width * 10 + c;
 80090d2:	eb09 0289 	add.w	r2, r9, r9, lsl #2
      filler = '0';
    }
    width = 0;
    while (TRUE) {
      c = *fmt++;
      if (c >= '0' && c <= '9')
 80090d6:	d9f3      	bls.n	80090c0 <chvprintf+0x70>
        c -= '0';
      else if (c == '*')
 80090d8:	292a      	cmp	r1, #42	; 0x2a
 80090da:	d0ef      	beq.n	80090bc <chvprintf+0x6c>
      else
        break;
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
 80090dc:	292e      	cmp	r1, #46	; 0x2e
 80090de:	f04f 0000 	mov.w	r0, #0
 80090e2:	d043      	beq.n	800916c <chvprintf+0x11c>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 80090e4:	f001 02df 	and.w	r2, r1, #223	; 0xdf
 80090e8:	2a4c      	cmp	r2, #76	; 0x4c
 80090ea:	d04e      	beq.n	800918a <chvprintf+0x13a>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 80090ec:	f1a1 0244 	sub.w	r2, r1, #68	; 0x44
 80090f0:	2a34      	cmp	r2, #52	; 0x34
 80090f2:	f200 80f9 	bhi.w	80092e8 <chvprintf+0x298>
 80090f6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80090fa:	00ee      	.short	0x00ee
 80090fc:	00f700f7 	.word	0x00f700f7
 8009100:	00f700f7 	.word	0x00f700f7
 8009104:	00f700ee 	.word	0x00f700ee
 8009108:	00f700f7 	.word	0x00f700f7
 800910c:	00f700f7 	.word	0x00f700f7
 8009110:	00f700ec 	.word	0x00f700ec
 8009114:	00f700f7 	.word	0x00f700f7
 8009118:	00f700f7 	.word	0x00f700f7
 800911c:	00f700b9 	.word	0x00f700b9
 8009120:	006f00f7 	.word	0x006f00f7
 8009124:	00f700f7 	.word	0x00f700f7
 8009128:	00f700f7 	.word	0x00f700f7
 800912c:	00f700f7 	.word	0x00f700f7
 8009130:	00f700f7 	.word	0x00f700f7
 8009134:	00f700f7 	.word	0x00f700f7
 8009138:	00ee00e0 	.word	0x00ee00e0
 800913c:	00f700f7 	.word	0x00f700f7
 8009140:	00f700f7 	.word	0x00f700f7
 8009144:	00f700ee 	.word	0x00f700ee
 8009148:	00f700f7 	.word	0x00f700f7
 800914c:	00f700f7 	.word	0x00f700f7
 8009150:	00f700ec 	.word	0x00f700ec
 8009154:	00f700f7 	.word	0x00f700f7
 8009158:	00f700bb 	.word	0x00f700bb
 800915c:	00f700b9 	.word	0x00f700b9
 8009160:	006f00f7 	.word	0x006f00f7
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
 8009164:	783b      	ldrb	r3, [r7, #0]
 8009166:	3704      	adds	r7, #4
        else
          break;
        precision *= 10;
        precision += c;
 8009168:	eb03 0042 	add.w	r0, r3, r2, lsl #1
      width = width * 10 + c;
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
 800916c:	f815 1b01 	ldrb.w	r1, [r5], #1
        if (c >= '0' && c <= '9')
 8009170:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009174:	b2db      	uxtb	r3, r3
 8009176:	2b09      	cmp	r3, #9
          c -= '0';
        else if (c == '*')
          c = va_arg(ap, int);
        else
          break;
        precision *= 10;
 8009178:	eb00 0280 	add.w	r2, r0, r0, lsl #2
    }
    precision = 0;
    if (c == '.') {
      while (TRUE) {
        c = *fmt++;
        if (c >= '0' && c <= '9')
 800917c:	d9f4      	bls.n	8009168 <chvprintf+0x118>
          c -= '0';
        else if (c == '*')
 800917e:	292a      	cmp	r1, #42	; 0x2a
 8009180:	d0f0      	beq.n	8009164 <chvprintf+0x114>
        precision *= 10;
        precision += c;
      }
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8009182:	f001 02df 	and.w	r2, r1, #223	; 0xdf
 8009186:	2a4c      	cmp	r2, #76	; 0x4c
 8009188:	d1b0      	bne.n	80090ec <chvprintf+0x9c>
      is_long = TRUE;
      if (*fmt)
 800918a:	782c      	ldrb	r4, [r5, #0]
 800918c:	2c00      	cmp	r4, #0
 800918e:	f000 80ab 	beq.w	80092e8 <chvprintf+0x298>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8009192:	f1a4 0244 	sub.w	r2, r4, #68	; 0x44
    }
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
      is_long = TRUE;
      if (*fmt)
        c = *fmt++;
 8009196:	3501      	adds	r5, #1
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 8009198:	2a34      	cmp	r2, #52	; 0x34
 800919a:	f200 80a4 	bhi.w	80092e6 <chvprintf+0x296>
 800919e:	e8df f002 	tbb	[pc, r2]
 80091a2:	a29a      	.short	0xa29a
 80091a4:	9aa2a2a2 	.word	0x9aa2a2a2
 80091a8:	a2a2a2a2 	.word	0xa2a2a2a2
 80091ac:	a2a298a2 	.word	0xa2a298a2
 80091b0:	65a2a2a2 	.word	0x65a2a2a2
 80091b4:	a21ba2a2 	.word	0xa21ba2a2
 80091b8:	a2a2a2a2 	.word	0xa2a2a2a2
 80091bc:	a2a2a2a2 	.word	0xa2a2a2a2
 80091c0:	a29a8ca2 	.word	0xa29a8ca2
 80091c4:	9aa2a2a2 	.word	0x9aa2a2a2
 80091c8:	a2a2a2a2 	.word	0xa2a2a2a2
 80091cc:	a2a298a2 	.word	0xa2a298a2
 80091d0:	65a267a2 	.word	0x65a267a2
 80091d4:	a2a2      	.short	0xa2a2
 80091d6:	1b          	.byte	0x1b
 80091d7:	00          	.byte	0x00
 80091d8:	2210      	movs	r2, #16
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 80091da:	6839      	ldr	r1, [r7, #0]
      p = ch_ltoa(p, l, c);
 80091dc:	a803      	add	r0, sp, #12
      c = 8;
unsigned_common:
      if (is_long)
        l = va_arg(ap, unsigned long);
      else
        l = va_arg(ap, unsigned int);
 80091de:	3704      	adds	r7, #4
      p = ch_ltoa(p, l, c);
 80091e0:	f7ff ff0e 	bl	8009000 <ch_ltoa>
 80091e4:	ab03      	add	r3, sp, #12
 80091e6:	1ac0      	subs	r0, r0, r3
 80091e8:	1e43      	subs	r3, r0, #1
 80091ea:	9300      	str	r3, [sp, #0]
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 80091ec:	ac03      	add	r4, sp, #12
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 80091ee:	ebc0 0909 	rsb	r9, r0, r9
 80091f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
      width = 0;
    if (left_align == FALSE)
 80091f6:	f1bb 0f00 	cmp.w	fp, #0
 80091fa:	d15a      	bne.n	80092b2 <chvprintf+0x262>
      width = -width;
 80091fc:	f1c9 0b00 	rsb	fp, r9, #0
    if (width < 0) {
 8009200:	f1bb 0f00 	cmp.w	fp, #0
 8009204:	d078      	beq.n	80092f8 <chvprintf+0x2a8>
      if (*s == '-' && filler == '0') {
 8009206:	7821      	ldrb	r1, [r4, #0]
 8009208:	292d      	cmp	r1, #45	; 0x2d
 800920a:	f000 8088 	beq.w	800931e <chvprintf+0x2ce>
        chSequentialStreamPut(chp, (uint8_t)*s++);
        n++;
        i--;
      }
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
 800920e:	6833      	ldr	r3, [r6, #0]
 8009210:	4641      	mov	r1, r8
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	4630      	mov	r0, r6
 8009216:	4798      	blx	r3
        n++;
      } while (++width != 0);
 8009218:	f11b 0b01 	adds.w	fp, fp, #1
 800921c:	d1f7      	bne.n	800920e <chvprintf+0x1be>
    }
    while (--i >= 0) {
 800921e:	9b00      	ldr	r3, [sp, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	44ca      	add	sl, r9
 8009224:	f6ff af21 	blt.w	800906a <chvprintf+0x1a>
 8009228:	46d9      	mov	r9, fp
 800922a:	f8dd b000 	ldr.w	fp, [sp]
      chSequentialStreamPut(chp, (uint8_t)*s++);
 800922e:	6833      	ldr	r3, [r6, #0]
 8009230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009234:	689b      	ldr	r3, [r3, #8]
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 8009236:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
      chSequentialStreamPut(chp, (uint8_t)*s++);
 800923a:	4630      	mov	r0, r6
 800923c:	4798      	blx	r3
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 800923e:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
 8009242:	d1f4      	bne.n	800922e <chvprintf+0x1de>
 8009244:	9b00      	ldr	r3, [sp, #0]
 8009246:	f10a 0a01 	add.w	sl, sl, #1
 800924a:	2b00      	cmp	r3, #0
 800924c:	bfa8      	it	ge
 800924e:	449a      	addge	sl, r3
      chSequentialStreamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 8009250:	f1b9 0f00 	cmp.w	r9, #0
 8009254:	f43f af09 	beq.w	800906a <chvprintf+0x1a>
 8009258:	464c      	mov	r4, r9
      chSequentialStreamPut(chp, (uint8_t)filler);
 800925a:	6833      	ldr	r3, [r6, #0]
 800925c:	4641      	mov	r1, r8
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	4630      	mov	r0, r6
 8009262:	4798      	blx	r3
    while (--i >= 0) {
      chSequentialStreamPut(chp, (uint8_t)*s++);
      n++;
    }

    while (width) {
 8009264:	3c01      	subs	r4, #1
 8009266:	d1f8      	bne.n	800925a <chvprintf+0x20a>
 8009268:	44ca      	add	sl, r9
 800926a:	e6fe      	b.n	800906a <chvprintf+0x1a>
      c = 16;
      goto unsigned_common;
    case 'U':
    case 'u':
      c = 10;
      goto unsigned_common;
 800926c:	220a      	movs	r2, #10
 800926e:	e7b4      	b.n	80091da <chvprintf+0x18a>
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 8009270:	683c      	ldr	r4, [r7, #0]
        s = "(null)";
 8009272:	4a37      	ldr	r2, [pc, #220]	; (8009350 <chvprintf+0x300>)
 8009274:	2c00      	cmp	r4, #0
 8009276:	bf08      	it	eq
 8009278:	4614      	moveq	r4, r2
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
 800927a:	3704      	adds	r7, #4
        s = "(null)";
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 800927c:	7822      	ldrb	r2, [r4, #0]
      break;
    case 's':
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
 800927e:	2800      	cmp	r0, #0
 8009280:	d03e      	beq.n	8009300 <chvprintf+0x2b0>
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 8009282:	2a00      	cmp	r2, #0
 8009284:	d040      	beq.n	8009308 <chvprintf+0x2b8>
 8009286:	3801      	subs	r0, #1
 8009288:	4622      	mov	r2, r4
 800928a:	e001      	b.n	8009290 <chvprintf+0x240>
 800928c:	1c43      	adds	r3, r0, #1
 800928e:	d004      	beq.n	800929a <chvprintf+0x24a>
 8009290:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8009294:	3801      	subs	r0, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	d1f8      	bne.n	800928c <chvprintf+0x23c>
 800929a:	1b10      	subs	r0, r2, r4
 800929c:	1e43      	subs	r3, r0, #1
    default:
      *p++ = c;
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
 800929e:	ebc0 0909 	rsb	r9, r0, r9
 80092a2:	9300      	str	r3, [sp, #0]
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
    case 's':
      filler = ' ';
 80092a4:	f04f 0820 	mov.w	r8, #32
 80092a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 80092ac:	f1bb 0f00 	cmp.w	fp, #0
 80092b0:	d0a4      	beq.n	80091fc <chvprintf+0x1ac>
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80092b2:	9b00      	ldr	r3, [sp, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	dab8      	bge.n	800922a <chvprintf+0x1da>
 80092b8:	e7ca      	b.n	8009250 <chvprintf+0x200>
 80092ba:	9b01      	ldr	r3, [sp, #4]

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
 80092bc:	683a      	ldr	r2, [r7, #0]
 80092be:	f88d 200c 	strb.w	r2, [sp, #12]
 80092c2:	4618      	mov	r0, r3
 80092c4:	3b01      	subs	r3, #1
 80092c6:	3704      	adds	r7, #4
 80092c8:	9300      	str	r3, [sp, #0]
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
 80092ca:	f04f 0820 	mov.w	r8, #32
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 80092ce:	ac03      	add	r4, sp, #12
    /* Command decoding.*/
    switch (c) {
    case 'c':
      filler = ' ';
      *p++ = va_arg(ap, int);
      break;
 80092d0:	e78d      	b.n	80091ee <chvprintf+0x19e>
 80092d2:	2208      	movs	r2, #8
 80092d4:	e781      	b.n	80091da <chvprintf+0x18a>
    case 'I':
    case 'i':
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
 80092d6:	6839      	ldr	r1, [r7, #0]
      if (l < 0) {
 80092d8:	2900      	cmp	r1, #0
    case 'I':
    case 'i':
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
 80092da:	f107 0704 	add.w	r7, r7, #4
      if (l < 0) {
 80092de:	db2d      	blt.n	800933c <chvprintf+0x2ec>
    if (c != '%') {
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
 80092e0:	a803      	add	r0, sp, #12
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
        l = -l;
      }
      p = ch_ltoa(p, l, 10);
 80092e2:	220a      	movs	r2, #10
 80092e4:	e77c      	b.n	80091e0 <chvprintf+0x190>
    }
    else
      is_long = (c >= 'A') && (c <= 'Z');

    /* Command decoding.*/
    switch (c) {
 80092e6:	4621      	mov	r1, r4
 80092e8:	9b01      	ldr	r3, [sp, #4]
      else
        l = va_arg(ap, unsigned int);
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
 80092ea:	f88d 100c 	strb.w	r1, [sp, #12]
 80092ee:	4618      	mov	r0, r3
 80092f0:	3b01      	subs	r3, #1
 80092f2:	9300      	str	r3, [sp, #0]
      chSequentialStreamPut(chp, (uint8_t)c);
      n++;
      continue;
    }
    p = tmpbuf;
    s = tmpbuf;
 80092f4:	ac03      	add	r4, sp, #12
        l = va_arg(ap, unsigned int);
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
      break;
 80092f6:	e77a      	b.n	80091ee <chvprintf+0x19e>
      do {
        chSequentialStreamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
 80092f8:	9b00      	ldr	r3, [sp, #0]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	da94      	bge.n	8009228 <chvprintf+0x1d8>
 80092fe:	e6b4      	b.n	800906a <chvprintf+0x1a>
      filler = ' ';
      if ((s = va_arg(ap, char *)) == 0)
        s = "(null)";
      if (precision == 0)
        precision = 32767;
      for (p = s; *p && (--precision >= 0); p++)
 8009300:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 8009304:	2a00      	cmp	r2, #0
 8009306:	d1bf      	bne.n	8009288 <chvprintf+0x238>
 8009308:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 800930c:	f1bb 0f00 	cmp.w	fp, #0
 8009310:	d11b      	bne.n	800934a <chvprintf+0x2fa>
 8009312:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009316:	9300      	str	r3, [sp, #0]
 8009318:	f04f 0820 	mov.w	r8, #32
 800931c:	e76e      	b.n	80091fc <chvprintf+0x1ac>
      width = -width;
    if (width < 0) {
      if (*s == '-' && filler == '0') {
 800931e:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
 8009322:	f47f af74 	bne.w	800920e <chvprintf+0x1be>
        chSequentialStreamPut(chp, (uint8_t)*s++);
 8009326:	6832      	ldr	r2, [r6, #0]
 8009328:	4630      	mov	r0, r6
 800932a:	6892      	ldr	r2, [r2, #8]
 800932c:	4790      	blx	r2
 800932e:	9b00      	ldr	r3, [sp, #0]
 8009330:	3b01      	subs	r3, #1
 8009332:	3401      	adds	r4, #1
        n++;
 8009334:	f10a 0a01 	add.w	sl, sl, #1
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	e768      	b.n	800920e <chvprintf+0x1be>
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 800933c:	222d      	movs	r2, #45	; 0x2d
        l = -l;
 800933e:	4249      	negs	r1, r1
      if (is_long)
        l = va_arg(ap, long);
      else
        l = va_arg(ap, int);
      if (l < 0) {
        *p++ = '-';
 8009340:	f88d 200c 	strb.w	r2, [sp, #12]
 8009344:	f10d 000d 	add.w	r0, sp, #13
 8009348:	e7cb      	b.n	80092e2 <chvprintf+0x292>
      break;
    }
    i = (int)(p - s);
    if ((width -= i) < 0)
      width = 0;
    if (left_align == FALSE)
 800934a:	f04f 0820 	mov.w	r8, #32
 800934e:	e77f      	b.n	8009250 <chvprintf+0x200>
 8009350:	0800aa40 	.word	0x0800aa40
	...

08009360 <get_descriptor>:
                                           uint8_t dindex,
                                           uint16_t lang) {

  (void)usbp;
  (void)lang;
  switch (dtype) {
 8009360:	2902      	cmp	r1, #2
 8009362:	d006      	beq.n	8009372 <get_descriptor+0x12>
 8009364:	2903      	cmp	r1, #3
 8009366:	d006      	beq.n	8009376 <get_descriptor+0x16>
 8009368:	2901      	cmp	r1, #1
    return &vcom_configuration_descriptor;
  case USB_DESCRIPTOR_STRING:
    if (dindex < 4)
      return &vcom_strings[dindex];
  }
  return NULL;
 800936a:	4806      	ldr	r0, [pc, #24]	; (8009384 <get_descriptor+0x24>)
 800936c:	bf18      	it	ne
 800936e:	2000      	movne	r0, #0
 8009370:	4770      	bx	lr
  (void)lang;
  switch (dtype) {
  case USB_DESCRIPTOR_DEVICE:
    return &vcom_device_descriptor;
  case USB_DESCRIPTOR_CONFIGURATION:
    return &vcom_configuration_descriptor;
 8009372:	4805      	ldr	r0, [pc, #20]	; (8009388 <get_descriptor+0x28>)
 8009374:	4770      	bx	lr
  case USB_DESCRIPTOR_STRING:
    if (dindex < 4)
 8009376:	2a03      	cmp	r2, #3
      return &vcom_strings[dindex];
 8009378:	bf9a      	itte	ls
 800937a:	4b04      	ldrls	r3, [pc, #16]	; (800938c <get_descriptor+0x2c>)
 800937c:	eb03 00c2 	addls.w	r0, r3, r2, lsl #3
  }
  return NULL;
 8009380:	2000      	movhi	r0, #0
}
 8009382:	4770      	bx	lr
 8009384:	0800ac00 	.word	0x0800ac00
 8009388:	0800aa80 	.word	0x0800aa80
 800938c:	0800abd0 	.word	0x0800abd0

08009390 <usb_event>:
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
  extern SerialUSBDriver SDU1;

  switch (event) {
 8009390:	2902      	cmp	r1, #2
 8009392:	d115      	bne.n	80093c0 <usb_event+0x30>
};

/*
 * Handles the USB driver global events.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 8009394:	b538      	push	{r3, r4, r5, lr}
 8009396:	4605      	mov	r5, r0
 8009398:	460c      	mov	r4, r1
 800939a:	2320      	movs	r3, #32
 800939c:	f383 8811 	msr	BASEPRI, r3
    chSysLockFromISR();

    /* Enables the endpoints specified into the configuration.
       Note, this callback is invoked from an ISR so I-Class functions
       must be used.*/
    usbInitEndpointI(usbp, USBD1_DATA_REQUEST_EP, &ep1config);
 80093a0:	4a08      	ldr	r2, [pc, #32]	; (80093c4 <usb_event+0x34>)
 80093a2:	2101      	movs	r1, #1
 80093a4:	f7f9 fde4 	bl	8002f70 <usbInitEndpointI>
    usbInitEndpointI(usbp, USBD1_INTERRUPT_REQUEST_EP, &ep2config);
 80093a8:	4621      	mov	r1, r4
 80093aa:	4628      	mov	r0, r5
 80093ac:	4a06      	ldr	r2, [pc, #24]	; (80093c8 <usb_event+0x38>)
 80093ae:	f7f9 fddf 	bl	8002f70 <usbInitEndpointI>

    /* Resetting the state of the CDC subsystem.*/
    sduConfigureHookI(&SDU1);
 80093b2:	4806      	ldr	r0, [pc, #24]	; (80093cc <usb_event+0x3c>)
 80093b4:	f7f9 fc7c 	bl	8002cb0 <sduConfigureHookI>
 80093b8:	2300      	movs	r3, #0
 80093ba:	f383 8811 	msr	BASEPRI, r3
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop
 80093c4:	0800aa50 	.word	0x0800aa50
 80093c8:	0800aa90 	.word	0x0800aa90
 80093cc:	20001838 	.word	0x20001838

080093d0 <adcerrorcallback>:
#define TEST_WA_SIZE    THD_WORKING_AREA_SIZE(256)

 /*   ADC PROG   START */ 
#define ADC_GRP1_NUM_CHANNELS   1

static void adcerrorcallback(ADCDriver *adcp, adcerror_t err) {
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
	...

080093e0 <chprintf>:
 * @param[in] chp       pointer to a @p BaseSequentialStream implementing object
 * @param[in] fmt       formatting string
 *
 * @api
 */
static inline int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 80093e0:	b40e      	push	{r1, r2, r3}
 80093e2:	b500      	push	{lr}
 80093e4:	b082      	sub	sp, #8
 80093e6:	aa03      	add	r2, sp, #12
 80093e8:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 80093ec:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 80093ee:	f7ff fe2f 	bl	8009050 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 80093f2:	b002      	add	sp, #8
 80093f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093f8:	b003      	add	sp, #12
 80093fa:	4770      	bx	lr
 80093fc:	0000      	movs	r0, r0
	...

08009400 <Thread2>:

///******************************************************************************///
				/*    ADC THREAD      */

static THD_WORKING_AREA(waThread2, 128);
static THD_FUNCTION(Thread2, arg) {
 8009400:	b500      	push	{lr}
  (void)arg;
  adcStart(&ADCD1, NULL);   // Config file is emty so using  null
 8009402:	2100      	movs	r1, #0

///******************************************************************************///
				/*    ADC THREAD      */

static THD_WORKING_AREA(waThread2, 128);
static THD_FUNCTION(Thread2, arg) {
 8009404:	b083      	sub	sp, #12
  (void)arg;
  adcStart(&ADCD1, NULL);   // Config file is emty so using  null
 8009406:	4813      	ldr	r0, [pc, #76]	; (8009454 <Thread2+0x54>)
 8009408:	f7f9 fa62 	bl	80028d0 <adcStart>
  adcSTM32EnableTSVREFE();
 800940c:	f7fa fd00 	bl	8003e10 <adcSTM32EnableTSVREFE>
  float temp; float V25 = 0.76; float Avg_Slope = 2.5;
  while(true)
   {	
 	adcsample_t sample;
 	adcConvert(&ADCD1, &adcgrpcfg1, &sample, 1);
 8009410:	f10d 0206 	add.w	r2, sp, #6
 8009414:	2301      	movs	r3, #1
 8009416:	4910      	ldr	r1, [pc, #64]	; (8009458 <Thread2+0x58>)
 8009418:	480e      	ldr	r0, [pc, #56]	; (8009454 <Thread2+0x54>)
 800941a:	f7f9 fa69 	bl	80028f0 <adcConvert>
  	chThdSleepMilliseconds(1000);
 800941e:	f242 7010 	movw	r0, #10000	; 0x2710
 8009422:	f7f7 ff2d 	bl	8001280 <chThdSleep>
  	temp=((sample-V25)/Avg_Slope)+25;
    chprintf((BaseSequentialStream*) &SDU1, "%g\r\n", temp);
 8009426:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 800942a:	f7f7 f9b3 	bl	8000794 <__aeabi_i2f>
 800942e:	490b      	ldr	r1, [pc, #44]	; (800945c <Thread2+0x5c>)
 8009430:	f7f7 f8fa 	bl	8000628 <__aeabi_fsub>
 8009434:	490a      	ldr	r1, [pc, #40]	; (8009460 <Thread2+0x60>)
 8009436:	f7f7 fab7 	bl	80009a8 <__aeabi_fdiv>
 800943a:	490a      	ldr	r1, [pc, #40]	; (8009464 <Thread2+0x64>)
 800943c:	f7f7 f8f6 	bl	800062c <__addsf3>
 8009440:	f7f7 f89a 	bl	8000578 <__aeabi_f2d>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4807      	ldr	r0, [pc, #28]	; (8009468 <Thread2+0x68>)
 800944a:	4908      	ldr	r1, [pc, #32]	; (800946c <Thread2+0x6c>)
 800944c:	f7ff ffc8 	bl	80093e0 <chprintf>
 8009450:	e7de      	b.n	8009410 <Thread2+0x10>
 8009452:	bf00      	nop
 8009454:	20000adc 	.word	0x20000adc
 8009458:	0800ae60 	.word	0x0800ae60
 800945c:	3f428f5c 	.word	0x3f428f5c
 8009460:	40200000 	.word	0x40200000
 8009464:	41c80000 	.word	0x41c80000
 8009468:	20001838 	.word	0x20001838
 800946c:	0800ac90 	.word	0x0800ac90

08009470 <Thread1>:
/*
 * This is a periodic thread that reads accelerometer and outputs
 * result to SPI2 and PWM.
 */
static THD_WORKING_AREA(waThread1, 128);
static THD_FUNCTION(Thread1, arg) {
 8009470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static int8_t xbuf[4], ybuf[4];   /* Last accelerometer data.*/
  systime_t time;                   /* Next deadline.*/

  (void)arg;
  chRegSetThreadName("reader");
 8009472:	4b4c      	ldr	r3, [pc, #304]	; (80095a4 <Thread1+0x134>)
 8009474:	4a4c      	ldr	r2, [pc, #304]	; (80095a8 <Thread1+0x138>)
 8009476:	699b      	ldr	r3, [r3, #24]

  /* LIS302DL initialization.*/
  lis302dlWriteRegister(&SPID1, LIS302DL_CTRL_REG1, 0x43);
 8009478:	484c      	ldr	r0, [pc, #304]	; (80095ac <Thread1+0x13c>)
static THD_FUNCTION(Thread1, arg) {
  static int8_t xbuf[4], ybuf[4];   /* Last accelerometer data.*/
  systime_t time;                   /* Next deadline.*/

  (void)arg;
  chRegSetThreadName("reader");
 800947a:	619a      	str	r2, [r3, #24]

  /* LIS302DL initialization.*/
  lis302dlWriteRegister(&SPID1, LIS302DL_CTRL_REG1, 0x43);
 800947c:	2120      	movs	r1, #32
 800947e:	2243      	movs	r2, #67	; 0x43
 8009480:	f7ff fbae 	bl	8008be0 <lis302dlWriteRegister>
  lis302dlWriteRegister(&SPID1, LIS302DL_CTRL_REG2, 0x00);
 8009484:	2200      	movs	r2, #0
 8009486:	2121      	movs	r1, #33	; 0x21
 8009488:	4848      	ldr	r0, [pc, #288]	; (80095ac <Thread1+0x13c>)
 800948a:	f7ff fba9 	bl	8008be0 <lis302dlWriteRegister>
  lis302dlWriteRegister(&SPID1, LIS302DL_CTRL_REG3, 0x00);
 800948e:	2200      	movs	r2, #0
 8009490:	2122      	movs	r1, #34	; 0x22
 8009492:	4846      	ldr	r0, [pc, #280]	; (80095ac <Thread1+0x13c>)
 8009494:	f7ff fba4 	bl	8008be0 <lis302dlWriteRegister>
 8009498:	2320      	movs	r3, #32
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80094a2:	2300      	movs	r3, #0
 80094a4:	6a57      	ldr	r7, [r2, #36]	; 0x24
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	4e41      	ldr	r6, [pc, #260]	; (80095b0 <Thread1+0x140>)
 80094ac:	4d41      	ldr	r5, [pc, #260]	; (80095b4 <Thread1+0x144>)
 80094ae:	4942      	ldr	r1, [pc, #264]	; (80095b8 <Thread1+0x148>)
 80094b0:	4a42      	ldr	r2, [pc, #264]	; (80095bc <Thread1+0x14c>)
 80094b2:	1c4c      	adds	r4, r1, #1
 80094b4:	1c50      	adds	r0, r2, #1
  while (true) {
    int32_t x, y;
    unsigned i;

    /* Keeping an history of the latest four accelerometer readings.*/
    for (i = 3; i > 0; i--) {
 80094b6:	2303      	movs	r3, #3
      xbuf[i] = xbuf[i - 1];
 80094b8:	f911 cd01 	ldrsb.w	ip, [r1, #-1]!
      ybuf[i] = ybuf[i - 1];
 80094bc:	f912 ed01 	ldrsb.w	lr, [r2, #-1]!
    int32_t x, y;
    unsigned i;

    /* Keeping an history of the latest four accelerometer readings.*/
    for (i = 3; i > 0; i--) {
      xbuf[i] = xbuf[i - 1];
 80094c0:	f804 cd01 	strb.w	ip, [r4, #-1]!
  while (true) {
    int32_t x, y;
    unsigned i;

    /* Keeping an history of the latest four accelerometer readings.*/
    for (i = 3; i > 0; i--) {
 80094c4:	3b01      	subs	r3, #1
      xbuf[i] = xbuf[i - 1];
      ybuf[i] = ybuf[i - 1];
 80094c6:	f800 ed01 	strb.w	lr, [r0, #-1]!
  while (true) {
    int32_t x, y;
    unsigned i;

    /* Keeping an history of the latest four accelerometer readings.*/
    for (i = 3; i > 0; i--) {
 80094ca:	d1f5      	bne.n	80094b8 <Thread1+0x48>
      xbuf[i] = xbuf[i - 1];
      ybuf[i] = ybuf[i - 1];
    }

    /* Reading MEMS accelerometer X and Y registers.*/
    xbuf[0] = (int8_t)lis302dlReadRegister(&SPID1, LIS302DL_OUTX);
 80094cc:	2129      	movs	r1, #41	; 0x29
 80094ce:	4837      	ldr	r0, [pc, #220]	; (80095ac <Thread1+0x13c>)
 80094d0:	f7ff fb66 	bl	8008ba0 <lis302dlReadRegister>
    ybuf[0] = (int8_t)lis302dlReadRegister(&SPID1, LIS302DL_OUTY);
 80094d4:	212b      	movs	r1, #43	; 0x2b
      xbuf[i] = xbuf[i - 1];
      ybuf[i] = ybuf[i - 1];
    }

    /* Reading MEMS accelerometer X and Y registers.*/
    xbuf[0] = (int8_t)lis302dlReadRegister(&SPID1, LIS302DL_OUTX);
 80094d6:	7030      	strb	r0, [r6, #0]
    ybuf[0] = (int8_t)lis302dlReadRegister(&SPID1, LIS302DL_OUTY);
 80094d8:	4834      	ldr	r0, [pc, #208]	; (80095ac <Thread1+0x13c>)
 80094da:	f7ff fb61 	bl	8008ba0 <lis302dlReadRegister>
 80094de:	7028      	strb	r0, [r5, #0]

    /* Transmitting accelerometer the data over SPI2.*/
    spiSelect(&SPID2);
 80094e0:	4837      	ldr	r0, [pc, #220]	; (80095c0 <Thread1+0x150>)
 80094e2:	f7f9 fcc5 	bl	8002e70 <spiSelect>
    spiSend(&SPID2, 4, xbuf);
 80094e6:	4a32      	ldr	r2, [pc, #200]	; (80095b0 <Thread1+0x140>)
 80094e8:	4835      	ldr	r0, [pc, #212]	; (80095c0 <Thread1+0x150>)
 80094ea:	2104      	movs	r1, #4
 80094ec:	f7f9 fcf8 	bl	8002ee0 <spiSend>
    spiSend(&SPID2, 4, ybuf);
 80094f0:	4a30      	ldr	r2, [pc, #192]	; (80095b4 <Thread1+0x144>)
 80094f2:	4833      	ldr	r0, [pc, #204]	; (80095c0 <Thread1+0x150>)
 80094f4:	2104      	movs	r1, #4
 80094f6:	f7f9 fcf3 	bl	8002ee0 <spiSend>
    spiUnselect(&SPID2);
 80094fa:	4831      	ldr	r0, [pc, #196]	; (80095c0 <Thread1+0x150>)
 80094fc:	f7f9 fcc8 	bl	8002e90 <spiUnselect>

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 8009500:	f996 3000 	ldrsb.w	r3, [r6]
 8009504:	f996 1001 	ldrsb.w	r1, [r6, #1]
 8009508:	f996 2002 	ldrsb.w	r2, [r6, #2]
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
 800950c:	f995 0001 	ldrsb.w	r0, [r5, #1]
    spiSend(&SPID2, 4, xbuf);
    spiSend(&SPID2, 4, ybuf);
    spiUnselect(&SPID2);

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 8009510:	f996 4003 	ldrsb.w	r4, [r6, #3]
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
 8009514:	f995 e003 	ldrsb.w	lr, [r5, #3]
    spiSend(&SPID2, 4, xbuf);
    spiSend(&SPID2, 4, ybuf);
    spiUnselect(&SPID2);

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 8009518:	4419      	add	r1, r3
 800951a:	188b      	adds	r3, r1, r2
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
 800951c:	f995 2000 	ldrsb.w	r2, [r5]
 8009520:	f995 1002 	ldrsb.w	r1, [r5, #2]
 8009524:	4402      	add	r2, r0
    spiSend(&SPID2, 4, xbuf);
    spiSend(&SPID2, 4, ybuf);
    spiUnselect(&SPID2);

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 8009526:	191b      	adds	r3, r3, r4
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
 8009528:	440a      	add	r2, r1
    spiSend(&SPID2, 4, xbuf);
    spiSend(&SPID2, 4, ybuf);
    spiUnselect(&SPID2);

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 800952a:	bf48      	it	mi
 800952c:	3303      	addmi	r3, #3
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
 800952e:	eb12 020e 	adds.w	r2, r2, lr
 8009532:	bf48      	it	mi
 8009534:	3203      	addmi	r2, #3
         (int32_t)ybuf[2] + (int32_t)ybuf[3]) / 4;

    /* Reprogramming the four PWM channels using the accelerometer data.*/
    if (y < 0) {
 8009536:	1092      	asrs	r2, r2, #2
    spiSend(&SPID2, 4, xbuf);
    spiSend(&SPID2, 4, ybuf);
    spiUnselect(&SPID2);

    /* Calculating average of the latest four accelerometer readings.*/
    x = ((int32_t)xbuf[0] + (int32_t)xbuf[1] +
 8009538:	ea4f 04a3 	mov.w	r4, r3, asr #2
         (int32_t)xbuf[2] + (int32_t)xbuf[3]) / 4;
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
         (int32_t)ybuf[2] + (int32_t)ybuf[3]) / 4;

    /* Reprogramming the four PWM channels using the accelerometer data.*/
    if (y < 0) {
 800953c:	d41a      	bmi.n	8009574 <Thread1+0x104>
      pwmEnableChannel(&PWMD4, 0, (pwmcnt_t)-y);
      pwmEnableChannel(&PWMD4, 2, (pwmcnt_t)0);
    }
    else {
      pwmEnableChannel(&PWMD4, 2, (pwmcnt_t)y);
 800953e:	2102      	movs	r1, #2
 8009540:	4820      	ldr	r0, [pc, #128]	; (80095c4 <Thread1+0x154>)
 8009542:	f7f9 fa15 	bl	8002970 <pwmEnableChannel>
      pwmEnableChannel(&PWMD4, 0, (pwmcnt_t)0);
 8009546:	2200      	movs	r2, #0
 8009548:	4611      	mov	r1, r2
 800954a:	481e      	ldr	r0, [pc, #120]	; (80095c4 <Thread1+0x154>)
 800954c:	f7f9 fa10 	bl	8002970 <pwmEnableChannel>
    }
    if (x < 0) {
 8009550:	2c00      	cmp	r4, #0
 8009552:	db1b      	blt.n	800958c <Thread1+0x11c>
      pwmEnableChannel(&PWMD4, 1, (pwmcnt_t)-x);
      pwmEnableChannel(&PWMD4, 3, (pwmcnt_t)0);
    }
    else {
      pwmEnableChannel(&PWMD4, 3, (pwmcnt_t)x);
 8009554:	4622      	mov	r2, r4
 8009556:	2103      	movs	r1, #3
 8009558:	481a      	ldr	r0, [pc, #104]	; (80095c4 <Thread1+0x154>)
 800955a:	f7f9 fa09 	bl	8002970 <pwmEnableChannel>
      pwmEnableChannel(&PWMD4, 1, (pwmcnt_t)0);
 800955e:	2200      	movs	r2, #0
 8009560:	2101      	movs	r1, #1
 8009562:	4818      	ldr	r0, [pc, #96]	; (80095c4 <Thread1+0x154>)
 8009564:	f7f9 fa04 	bl	8002970 <pwmEnableChannel>
    }

    /* Waiting until the next 250 milliseconds time interval.*/
    chThdSleepUntil(time += MS2ST(100));
 8009568:	f507 777a 	add.w	r7, r7, #1000	; 0x3e8
 800956c:	4638      	mov	r0, r7
 800956e:	f7f7 fe97 	bl	80012a0 <chThdSleepUntil>
  }
 8009572:	e79c      	b.n	80094ae <Thread1+0x3e>
    y = ((int32_t)ybuf[0] + (int32_t)ybuf[1] +
         (int32_t)ybuf[2] + (int32_t)ybuf[3]) / 4;

    /* Reprogramming the four PWM channels using the accelerometer data.*/
    if (y < 0) {
      pwmEnableChannel(&PWMD4, 0, (pwmcnt_t)-y);
 8009574:	4252      	negs	r2, r2
 8009576:	2100      	movs	r1, #0
 8009578:	4812      	ldr	r0, [pc, #72]	; (80095c4 <Thread1+0x154>)
 800957a:	f7f9 f9f9 	bl	8002970 <pwmEnableChannel>
      pwmEnableChannel(&PWMD4, 2, (pwmcnt_t)0);
 800957e:	2200      	movs	r2, #0
 8009580:	2102      	movs	r1, #2
 8009582:	4810      	ldr	r0, [pc, #64]	; (80095c4 <Thread1+0x154>)
 8009584:	f7f9 f9f4 	bl	8002970 <pwmEnableChannel>
    }
    else {
      pwmEnableChannel(&PWMD4, 2, (pwmcnt_t)y);
      pwmEnableChannel(&PWMD4, 0, (pwmcnt_t)0);
    }
    if (x < 0) {
 8009588:	2c00      	cmp	r4, #0
 800958a:	dae3      	bge.n	8009554 <Thread1+0xe4>
      pwmEnableChannel(&PWMD4, 1, (pwmcnt_t)-x);
 800958c:	4262      	negs	r2, r4
 800958e:	2101      	movs	r1, #1
 8009590:	480c      	ldr	r0, [pc, #48]	; (80095c4 <Thread1+0x154>)
 8009592:	f7f9 f9ed 	bl	8002970 <pwmEnableChannel>
      pwmEnableChannel(&PWMD4, 3, (pwmcnt_t)0);
 8009596:	2200      	movs	r2, #0
 8009598:	2103      	movs	r1, #3
 800959a:	480a      	ldr	r0, [pc, #40]	; (80095c4 <Thread1+0x154>)
 800959c:	f7f9 f9e8 	bl	8002970 <pwmEnableChannel>
 80095a0:	e7e2      	b.n	8009568 <Thread1+0xf8>
 80095a2:	bf00      	nop
 80095a4:	200008e0 	.word	0x200008e0
 80095a8:	0800ac98 	.word	0x0800ac98
 80095ac:	20000ce0 	.word	0x20000ce0
 80095b0:	20001a90 	.word	0x20001a90
 80095b4:	200015a0 	.word	0x200015a0
 80095b8:	20001a93 	.word	0x20001a93
 80095bc:	200015a3 	.word	0x200015a3
 80095c0:	20000d10 	.word	0x20000d10
 80095c4:	20000d44 	.word	0x20000d44
	...

080095d0 <cmd_test>:

static void cmd_test(BaseSequentialStream *chp, int argc, char *argv[]) {
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 80095d0:	2900      	cmp	r1, #0
 80095d2:	dd02      	ble.n	80095da <cmd_test+0xa>
    chprintf(chp, "Usage: test\r\n");
 80095d4:	490e      	ldr	r1, [pc, #56]	; (8009610 <cmd_test+0x40>)
 80095d6:	f7ff bf03 	b.w	80093e0 <chprintf>
             states[tp->p_state]);
    tp = chRegNextThread(tp);
  } while (tp != NULL);
}

static void cmd_test(BaseSequentialStream *chp, int argc, char *argv[]) {
 80095da:	b510      	push	{r4, lr}
  *
  * @xclass
  */
static inline thread_t *chThdGetSelfX(void) {

  return ch.rlist.r_current;
 80095dc:	4a0d      	ldr	r2, [pc, #52]	; (8009614 <cmd_test+0x44>)
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: test\r\n");
    return;
  }
  tp = chThdCreateFromHeap(NULL, TEST_WA_SIZE, chThdGetPriorityX(),
 80095de:	4b0e      	ldr	r3, [pc, #56]	; (8009618 <cmd_test+0x48>)
 *
 * @xclass
 */
static inline tprio_t chThdGetPriorityX(void) {

  return chThdGetSelfX()->p_prio;
 80095e0:	6992      	ldr	r2, [r2, #24]
             states[tp->p_state]);
    tp = chRegNextThread(tp);
  } while (tp != NULL);
}

static void cmd_test(BaseSequentialStream *chp, int argc, char *argv[]) {
 80095e2:	b082      	sub	sp, #8
 80095e4:	4604      	mov	r4, r0
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: test\r\n");
    return;
  }
  tp = chThdCreateFromHeap(NULL, TEST_WA_SIZE, chThdGetPriorityX(),
 80095e6:	6892      	ldr	r2, [r2, #8]
 80095e8:	9000      	str	r0, [sp, #0]
 80095ea:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 80095ee:	2000      	movs	r0, #0
 80095f0:	f7f7 ffae 	bl	8001550 <chThdCreateFromHeap>
                           TestThread, chp);
  if (tp == NULL) {
 80095f4:	b120      	cbz	r0, 8009600 <cmd_test+0x30>
    chprintf(chp, "out of memory\r\n");
    return;
  }
  chThdWait(tp);
}
 80095f6:	b002      	add	sp, #8
 80095f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                           TestThread, chp);
  if (tp == NULL) {
    chprintf(chp, "out of memory\r\n");
    return;
  }
  chThdWait(tp);
 80095fc:	f7f7 bea0 	b.w	8001340 <chThdWait>
    return;
  }
  tp = chThdCreateFromHeap(NULL, TEST_WA_SIZE, chThdGetPriorityX(),
                           TestThread, chp);
  if (tp == NULL) {
    chprintf(chp, "out of memory\r\n");
 8009600:	4906      	ldr	r1, [pc, #24]	; (800961c <cmd_test+0x4c>)
 8009602:	4620      	mov	r0, r4
    return;
  }
  chThdWait(tp);
}
 8009604:	b002      	add	sp, #8
 8009606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return;
  }
  tp = chThdCreateFromHeap(NULL, TEST_WA_SIZE, chThdGetPriorityX(),
                           TestThread, chp);
  if (tp == NULL) {
    chprintf(chp, "out of memory\r\n");
 800960a:	f7ff bee9 	b.w	80093e0 <chprintf>
 800960e:	bf00      	nop
 8009610:	0800aca0 	.word	0x0800aca0
 8009614:	200008e0 	.word	0x200008e0
 8009618:	08005501 	.word	0x08005501
 800961c:	0800acb0 	.word	0x0800acb0

08009620 <cmd_threads>:
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
  static const char *states[] = {CH_STATE_NAMES};
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 8009620:	2900      	cmp	r1, #0
 8009622:	dd02      	ble.n	800962a <cmd_threads+0xa>
    chprintf(chp, "Usage: threads\r\n");
 8009624:	4911      	ldr	r1, [pc, #68]	; (800966c <cmd_threads+0x4c>)
 8009626:	f7ff bedb 	b.w	80093e0 <chprintf>
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
  chprintf(chp, "heap fragments   : %u\r\n", n);
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
}

static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 800962a:	b570      	push	{r4, r5, r6, lr}
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: threads\r\n");
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
 800962c:	4910      	ldr	r1, [pc, #64]	; (8009670 <cmd_threads+0x50>)
 800962e:	4e11      	ldr	r6, [pc, #68]	; (8009674 <cmd_threads+0x54>)
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
  chprintf(chp, "heap fragments   : %u\r\n", n);
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
}

static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 8009630:	b084      	sub	sp, #16
 8009632:	4605      	mov	r5, r0
  (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: threads\r\n");
    return;
  }
  chprintf(chp, "    addr    stack prio refs     state\r\n");
 8009634:	f7ff fed4 	bl	80093e0 <chprintf>
  tp = chRegFirstThread();
 8009638:	f7f7 ffd2 	bl	80015e0 <chRegFirstThread>
 800963c:	4604      	mov	r4, r0
  do {
    chprintf(chp, "%08lx %08lx %4lu %4lu %9s\r\n",
 800963e:	7f22      	ldrb	r2, [r4, #28]
 8009640:	68e3      	ldr	r3, [r4, #12]
 8009642:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8009646:	9202      	str	r2, [sp, #8]
 8009648:	7fa2      	ldrb	r2, [r4, #30]
 800964a:	490b      	ldr	r1, [pc, #44]	; (8009678 <cmd_threads+0x58>)
 800964c:	3a01      	subs	r2, #1
 800964e:	9201      	str	r2, [sp, #4]
 8009650:	68a2      	ldr	r2, [r4, #8]
 8009652:	9200      	str	r2, [sp, #0]
 8009654:	4628      	mov	r0, r5
 8009656:	4622      	mov	r2, r4
 8009658:	f7ff fec2 	bl	80093e0 <chprintf>
             (uint32_t)tp, (uint32_t)tp->p_ctx.r13,
             (uint32_t)tp->p_prio, (uint32_t)(tp->p_refs - 1),
             states[tp->p_state]);
    tp = chRegNextThread(tp);
 800965c:	4620      	mov	r0, r4
 800965e:	f7f7 ffcf 	bl	8001600 <chRegNextThread>
  } while (tp != NULL);
 8009662:	4604      	mov	r4, r0
 8009664:	2800      	cmp	r0, #0
 8009666:	d1ea      	bne.n	800963e <cmd_threads+0x1e>
}
 8009668:	b004      	add	sp, #16
 800966a:	bd70      	pop	{r4, r5, r6, pc}
 800966c:	0800acc0 	.word	0x0800acc0
 8009670:	0800acd4 	.word	0x0800acd4
 8009674:	0800ac30 	.word	0x0800ac30
 8009678:	0800acfc 	.word	0x0800acfc
 800967c:	00000000 	.word	0x00000000

08009680 <cmd_mem>:

///******************************************************************************///



static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 8009680:	b530      	push	{r4, r5, lr}
  size_t n, size;
 (void)argv;
  if (argc > 0) {
 8009682:	2900      	cmp	r1, #0

///******************************************************************************///



static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 8009684:	b083      	sub	sp, #12
  size_t n, size;
 (void)argv;
  if (argc > 0) {
 8009686:	dd04      	ble.n	8009692 <cmd_mem+0x12>
    chprintf(chp, "Usage: mem\r\n");
 8009688:	490e      	ldr	r1, [pc, #56]	; (80096c4 <cmd_mem+0x44>)
 800968a:	f7ff fea9 	bl	80093e0 <chprintf>
  }
  n = chHeapStatus(NULL, &size);
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
  chprintf(chp, "heap fragments   : %u\r\n", n);
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
}
 800968e:	b003      	add	sp, #12
 8009690:	bd30      	pop	{r4, r5, pc}
 8009692:	4604      	mov	r4, r0
 (void)argv;
  if (argc > 0) {
    chprintf(chp, "Usage: mem\r\n");
    return;
  }
  n = chHeapStatus(NULL, &size);
 8009694:	a901      	add	r1, sp, #4
 8009696:	2000      	movs	r0, #0
 8009698:	f7f9 f81a 	bl	80026d0 <chHeapStatus>
 800969c:	4605      	mov	r5, r0
  chprintf(chp, "core free memory : %u bytes\r\n", chCoreGetStatusX());
 800969e:	f7f8 ff4f 	bl	8002540 <chCoreGetStatusX>
 80096a2:	4909      	ldr	r1, [pc, #36]	; (80096c8 <cmd_mem+0x48>)
 80096a4:	4602      	mov	r2, r0
 80096a6:	4620      	mov	r0, r4
 80096a8:	f7ff fe9a 	bl	80093e0 <chprintf>
  chprintf(chp, "heap fragments   : %u\r\n", n);
 80096ac:	462a      	mov	r2, r5
 80096ae:	4907      	ldr	r1, [pc, #28]	; (80096cc <cmd_mem+0x4c>)
 80096b0:	4620      	mov	r0, r4
 80096b2:	f7ff fe95 	bl	80093e0 <chprintf>
  chprintf(chp, "heap free total  : %u bytes\r\n", size);
 80096b6:	4620      	mov	r0, r4
 80096b8:	9a01      	ldr	r2, [sp, #4]
 80096ba:	4905      	ldr	r1, [pc, #20]	; (80096d0 <cmd_mem+0x50>)
 80096bc:	f7ff fe90 	bl	80093e0 <chprintf>
}
 80096c0:	b003      	add	sp, #12
 80096c2:	bd30      	pop	{r4, r5, pc}
 80096c4:	0800ad18 	.word	0x0800ad18
 80096c8:	0800ad28 	.word	0x0800ad28
 80096cc:	0800ad48 	.word	0x0800ad48
 80096d0:	0800ad60 	.word	0x0800ad60
	...

080096e0 <main>:
/*===========================================================================*/

/*
 * Application entry point.
 */
int main(void) {
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	4d56      	ldr	r5, [pc, #344]	; (800983c <main+0x15c>)
  /*
   * Initializes a serial-over-USB CDC driver.
   */

  sduObjectInit(&SDU1);
  sduStart(&SDU1, &serusbcfg);
 80096e4:	4e56      	ldr	r6, [pc, #344]	; (8009840 <main+0x160>)
   * PB13 - SCK.
   * PB14 - MISO.
   * PB15 - MOSI.
   */
  spiStart(&SPID2, &spi2cfg);
  palSetPad(GPIOB, 12);
 80096e6:	4c57      	ldr	r4, [pc, #348]	; (8009844 <main+0x164>)
/*===========================================================================*/

/*
 * Application entry point.
 */
int main(void) {
 80096e8:	b082      	sub	sp, #8
   * - HAL initialization, this also initializes the configured device drivers
   *   and performs the board-specific initializations.
   * - Kernel initialization, the main() function becomes a thread and the
   *   RTOS is active.
   */
  halInit();
 80096ea:	f7f9 f899 	bl	8002820 <halInit>
  chSysInit();
 80096ee:	f7f7 fa1f 	bl	8000b30 <chSysInit>


  /*
   * Setting up analog inputs used by the demo.
   */
  palSetGroupMode(GPIOC, PAL_PORT_BIT(1) | PAL_PORT_BIT(2),
 80096f2:	2203      	movs	r2, #3
 80096f4:	2106      	movs	r1, #6
 80096f6:	4854      	ldr	r0, [pc, #336]	; (8009848 <main+0x168>)
 80096f8:	f7fa fc6a 	bl	8003fd0 <_pal_lld_setgroupmode>


  /*
   * Shell manager initialization.
   */
  shellInit();
 80096fc:	f7ff fb40 	bl	8008d80 <shellInit>

  /*
   * Initializes a serial-over-USB CDC driver.
   */

  sduObjectInit(&SDU1);
 8009700:	4628      	mov	r0, r5
 8009702:	f7f9 fa8d 	bl	8002c20 <sduObjectInit>
  sduStart(&SDU1, &serusbcfg);
 8009706:	4631      	mov	r1, r6
 8009708:	4628      	mov	r0, r5
 800970a:	f7f9 fab1 	bl	8002c70 <sduStart>
  /*
   * Activates the USB driver and then the USB bus pull-up on D+.
   * Note, a delay is inserted in order to not have to disconnect the cable
   * after a reset.
   */
  usbDisconnectBus(serusbcfg.usbp);
 800970e:	6833      	ldr	r3, [r6, #0]
 8009710:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009712:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009714:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009718:	6393      	str	r3, [r2, #56]	; 0x38
  chThdSleepMilliseconds(1000);
 800971a:	f242 7010 	movw	r0, #10000	; 0x2710
 800971e:	f7f7 fdaf 	bl	8001280 <chThdSleep>
  usbStart(serusbcfg.usbp, &usbcfg);
 8009722:	6830      	ldr	r0, [r6, #0]
 8009724:	4949      	ldr	r1, [pc, #292]	; (800984c <main+0x16c>)
 8009726:	f7f9 fc0b 	bl	8002f40 <usbStart>
  usbConnectBus(serusbcfg.usbp);
 800972a:	6833      	ldr	r3, [r6, #0]

  /*
   * Activates the serial driver 2 using the driver default configuration.
   * PA2(TX) and PA3(RX) are routed to USART2.
   */
  sdStart(&SD2, NULL);
 800972c:	4848      	ldr	r0, [pc, #288]	; (8009850 <main+0x170>)
   * after a reset.
   */
  usbDisconnectBus(serusbcfg.usbp);
  chThdSleepMilliseconds(1000);
  usbStart(serusbcfg.usbp, &usbcfg);
  usbConnectBus(serusbcfg.usbp);
 800972e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009730:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009732:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009736:	6393      	str	r3, [r2, #56]	; 0x38

  /*
   * Activates the serial driver 2 using the driver default configuration.
   * PA2(TX) and PA3(RX) are routed to USART2.
   */
  sdStart(&SD2, NULL);
 8009738:	2100      	movs	r1, #0
 800973a:	f7f9 f991 	bl	8002a60 <sdStart>
  palSetPadMode(GPIOA, 2, PAL_MODE_ALTERNATE(7));
 800973e:	f240 3282 	movw	r2, #898	; 0x382
 8009742:	2104      	movs	r1, #4
 8009744:	4843      	ldr	r0, [pc, #268]	; (8009854 <main+0x174>)
 8009746:	f7fa fc43 	bl	8003fd0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 3, PAL_MODE_ALTERNATE(7));
 800974a:	f240 3282 	movw	r2, #898	; 0x382
 800974e:	2108      	movs	r1, #8
 8009750:	4840      	ldr	r0, [pc, #256]	; (8009854 <main+0x174>)
 8009752:	f7fa fc3d 	bl	8003fd0 <_pal_lld_setgroupmode>

  /*
   * Initializes the SPI driver 1 in order to access the MEMS. The signals
   * are already initialized in the board file.
   */
  spiStart(&SPID1, &spi1cfg);
 8009756:	4940      	ldr	r1, [pc, #256]	; (8009858 <main+0x178>)
 8009758:	4840      	ldr	r0, [pc, #256]	; (800985c <main+0x17c>)
 800975a:	f7f9 fb79 	bl	8002e50 <spiStart>
   * PB13 - SCK.
   * PB14 - MISO.
   * PB15 - MOSI.
   */
  spiStart(&SPID2, &spi2cfg);
  palSetPad(GPIOB, 12);
 800975e:	f44f 5680 	mov.w	r6, #4096	; 0x1000
   * PB12 - NSS.
   * PB13 - SCK.
   * PB14 - MISO.
   * PB15 - MOSI.
   */
  spiStart(&SPID2, &spi2cfg);
 8009762:	493f      	ldr	r1, [pc, #252]	; (8009860 <main+0x180>)
 8009764:	483f      	ldr	r0, [pc, #252]	; (8009864 <main+0x184>)
 8009766:	f7f9 fb73 	bl	8002e50 <spiStart>
  palSetPad(GPIOB, 12);
  palSetPadMode(GPIOB, 12, PAL_MODE_OUTPUT_PUSHPULL |
 800976a:	4620      	mov	r0, r4
   * PB13 - SCK.
   * PB14 - MISO.
   * PB15 - MOSI.
   */
  spiStart(&SPID2, &spi2cfg);
  palSetPad(GPIOB, 12);
 800976c:	8326      	strh	r6, [r4, #24]
  palSetPadMode(GPIOB, 12, PAL_MODE_OUTPUT_PUSHPULL |
 800976e:	4631      	mov	r1, r6
 8009770:	2219      	movs	r2, #25
 8009772:	f7fa fc2d 	bl	8003fd0 <_pal_lld_setgroupmode>
                           PAL_STM32_OSPEED_HIGHEST);           /* NSS.     */
  palSetPadMode(GPIOB, 13, PAL_MODE_ALTERNATE(5) |
 8009776:	4620      	mov	r0, r4
 8009778:	f240 229a 	movw	r2, #666	; 0x29a
 800977c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009780:	f7fa fc26 	bl	8003fd0 <_pal_lld_setgroupmode>
                           PAL_STM32_OSPEED_HIGHEST);           /* SCK.     */
  palSetPadMode(GPIOB, 14, PAL_MODE_ALTERNATE(5));              /* MISO.    */
 8009784:	4620      	mov	r0, r4
 8009786:	f240 2282 	movw	r2, #642	; 0x282
 800978a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800978e:	f7fa fc1f 	bl	8003fd0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 15, PAL_MODE_ALTERNATE(5) |
 8009792:	4620      	mov	r0, r4
 8009794:	f240 229a 	movw	r2, #666	; 0x29a
 8009798:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800979c:	f7fa fc18 	bl	8003fd0 <_pal_lld_setgroupmode>
                           PAL_STM32_OSPEED_HIGHEST);           /* MOSI.    */

  /*
   * Initializes the PWM driver 4, routes the TIM4 outputs to the board LEDs.
   */
  pwmStart(&PWMD4, &pwmcfg);
 80097a0:	4931      	ldr	r1, [pc, #196]	; (8009868 <main+0x188>)
 80097a2:	4832      	ldr	r0, [pc, #200]	; (800986c <main+0x18c>)
 80097a4:	f7f9 f8cc 	bl	8002940 <pwmStart>
  palSetPadMode(GPIOD, GPIOD_LED4, PAL_MODE_ALTERNATE(2));      /* Green.   */
 80097a8:	4631      	mov	r1, r6
 80097aa:	f44f 7281 	mov.w	r2, #258	; 0x102
 80097ae:	4830      	ldr	r0, [pc, #192]	; (8009870 <main+0x190>)
 80097b0:	f7fa fc0e 	bl	8003fd0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOD, GPIOD_LED3, PAL_MODE_ALTERNATE(2));      /* Orange.  */
 80097b4:	f44f 7281 	mov.w	r2, #258	; 0x102
 80097b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80097bc:	482c      	ldr	r0, [pc, #176]	; (8009870 <main+0x190>)
 80097be:	f7fa fc07 	bl	8003fd0 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOD, GPIOD_LED5, PAL_MODE_ALTERNATE(2));      /* Red.     */
 80097c2:	f44f 7281 	mov.w	r2, #258	; 0x102
 80097c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80097ca:	4829      	ldr	r0, [pc, #164]	; (8009870 <main+0x190>)
 80097cc:	f7fa fc00 	bl	8003fd0 <_pal_lld_setgroupmode>

  /*
   * Creates the example thread.
   */

  chThdCreateStatic(waThread1, sizeof(waThread1),
 80097d0:	2400      	movs	r4, #0
   */
  pwmStart(&PWMD4, &pwmcfg);
  palSetPadMode(GPIOD, GPIOD_LED4, PAL_MODE_ALTERNATE(2));      /* Green.   */
  palSetPadMode(GPIOD, GPIOD_LED3, PAL_MODE_ALTERNATE(2));      /* Orange.  */
  palSetPadMode(GPIOD, GPIOD_LED5, PAL_MODE_ALTERNATE(2));      /* Red.     */
  palSetPadMode(GPIOD, GPIOD_LED6, PAL_MODE_ALTERNATE(2));      /* Blue.    */
 80097d2:	f44f 7281 	mov.w	r2, #258	; 0x102
 80097d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80097da:	4825      	ldr	r0, [pc, #148]	; (8009870 <main+0x190>)
 80097dc:	f7fa fbf8 	bl	8003fd0 <_pal_lld_setgroupmode>

  /*
   * Creates the example thread.
   */

  chThdCreateStatic(waThread1, sizeof(waThread1),
 80097e0:	4b24      	ldr	r3, [pc, #144]	; (8009874 <main+0x194>)
 80097e2:	9400      	str	r4, [sp, #0]
 80097e4:	224a      	movs	r2, #74	; 0x4a
 80097e6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80097ea:	4823      	ldr	r0, [pc, #140]	; (8009878 <main+0x198>)
 80097ec:	f7f7 fcd8 	bl	80011a0 <chThdCreateStatic>

////////////////***************************************************************////////////////////   

/* ADC thread */

    chThdCreateStatic(waThread2, sizeof(waThread2),
 80097f0:	9400      	str	r4, [sp, #0]
 80097f2:	4b22      	ldr	r3, [pc, #136]	; (800987c <main+0x19c>)
 80097f4:	4822      	ldr	r0, [pc, #136]	; (8009880 <main+0x1a0>)
 80097f6:	224a      	movs	r2, #74	; 0x4a
 80097f8:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80097fc:	f7f7 fcd0 	bl	80011a0 <chThdCreateStatic>
  /*
   * Normal main() thread activity, in this demo it just performs
   * a shell respawn upon its termination.
   */
  while (true) {
    if (!shelltp) {
 8009800:	b144      	cbz	r4, 8009814 <main+0x134>
        shelltp = shellCreate(&shell_cfg1, SHELL_WA_SIZE, NORMALPRIO);
      }
    }
    else {
      /* If the previous shell exited.*/
      if (chThdTerminatedX(shelltp)) {
 8009802:	7f23      	ldrb	r3, [r4, #28]
 8009804:	2b0f      	cmp	r3, #15
 8009806:	d013      	beq.n	8009830 <main+0x150>
        /* Recovers memory of the previous shell.*/
        chThdRelease(shelltp);
        shelltp = NULL;
      }
    }
    chThdSleepMilliseconds(500);
 8009808:	f241 3088 	movw	r0, #5000	; 0x1388
 800980c:	f7f7 fd38 	bl	8001280 <chThdSleep>
  /*
   * Normal main() thread activity, in this demo it just performs
   * a shell respawn upon its termination.
   */
  while (true) {
    if (!shelltp) {
 8009810:	2c00      	cmp	r4, #0
 8009812:	d1f6      	bne.n	8009802 <main+0x122>
      if (SDU1.config->usbp->state == USB_ACTIVE) {
 8009814:	f8d5 3254 	ldr.w	r3, [r5, #596]	; 0x254
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b04      	cmp	r3, #4
 800981e:	d1f3      	bne.n	8009808 <main+0x128>
        /* Spawns a new shell.*/
        shelltp = shellCreate(&shell_cfg1, SHELL_WA_SIZE, NORMALPRIO);
 8009820:	2240      	movs	r2, #64	; 0x40
 8009822:	f640 01c8 	movw	r1, #2248	; 0x8c8
 8009826:	4817      	ldr	r0, [pc, #92]	; (8009884 <main+0x1a4>)
 8009828:	f7ff fab2 	bl	8008d90 <shellCreate>
 800982c:	4604      	mov	r4, r0
 800982e:	e7eb      	b.n	8009808 <main+0x128>
    }
    else {
      /* If the previous shell exited.*/
      if (chThdTerminatedX(shelltp)) {
        /* Recovers memory of the previous shell.*/
        chThdRelease(shelltp);
 8009830:	4620      	mov	r0, r4
 8009832:	f7f7 fe65 	bl	8001500 <chThdRelease>
        shelltp = NULL;
 8009836:	2400      	movs	r4, #0
 8009838:	e7e6      	b.n	8009808 <main+0x128>
 800983a:	bf00      	nop
 800983c:	20001838 	.word	0x20001838
 8009840:	0800abf0 	.word	0x0800abf0
 8009844:	40020400 	.word	0x40020400
 8009848:	40020800 	.word	0x40020800
 800984c:	0800aac0 	.word	0x0800aac0
 8009850:	20000d60 	.word	0x20000d60
 8009854:	40020000 	.word	0x40020000
 8009858:	0800ac70 	.word	0x0800ac70
 800985c:	20000ce0 	.word	0x20000ce0
 8009860:	0800ac80 	.word	0x0800ac80
 8009864:	20000d10 	.word	0x20000d10
 8009868:	0800ae20 	.word	0x0800ae20
 800986c:	20000d44 	.word	0x20000d44
 8009870:	40020c00 	.word	0x40020c00
 8009874:	08009471 	.word	0x08009471
 8009878:	200015a8 	.word	0x200015a8
 800987c:	08009401 	.word	0x08009401
 8009880:	200016f0 	.word	0x200016f0
 8009884:	0800ae90 	.word	0x0800ae90
	...

08009890 <strcasecmp>:
 8009890:	4b11      	ldr	r3, [pc, #68]	; (80098d8 <strcasecmp+0x48>)
 8009892:	b430      	push	{r4, r5}
 8009894:	681d      	ldr	r5, [r3, #0]
 8009896:	f810 4b01 	ldrb.w	r4, [r0], #1
 800989a:	192b      	adds	r3, r5, r4
 800989c:	4622      	mov	r2, r4
 800989e:	785b      	ldrb	r3, [r3, #1]
 80098a0:	f003 0303 	and.w	r3, r3, #3
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098aa:	bf08      	it	eq
 80098ac:	f104 0220 	addeq.w	r2, r4, #32
 80098b0:	18ec      	adds	r4, r5, r3
 80098b2:	7864      	ldrb	r4, [r4, #1]
 80098b4:	f004 0403 	and.w	r4, r4, #3
 80098b8:	2c01      	cmp	r4, #1
 80098ba:	d006      	beq.n	80098ca <strcasecmp+0x3a>
 80098bc:	1ad2      	subs	r2, r2, r3
 80098be:	d101      	bne.n	80098c4 <strcasecmp+0x34>
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d1e8      	bne.n	8009896 <strcasecmp+0x6>
 80098c4:	4610      	mov	r0, r2
 80098c6:	bc30      	pop	{r4, r5}
 80098c8:	4770      	bx	lr
 80098ca:	3320      	adds	r3, #32
 80098cc:	1ad2      	subs	r2, r2, r3
 80098ce:	d0e2      	beq.n	8009896 <strcasecmp+0x6>
 80098d0:	4610      	mov	r0, r2
 80098d2:	bc30      	pop	{r4, r5}
 80098d4:	4770      	bx	lr
 80098d6:	bf00      	nop
 80098d8:	200008d8 	.word	0x200008d8
 80098dc:	00000000 	.word	0x00000000

080098e0 <strpbrk>:
 80098e0:	b430      	push	{r4, r5}
 80098e2:	7804      	ldrb	r4, [r0, #0]
 80098e4:	b1dc      	cbz	r4, 800991e <strpbrk+0x3e>
 80098e6:	780d      	ldrb	r5, [r1, #0]
 80098e8:	b19d      	cbz	r5, 8009912 <strpbrk+0x32>
 80098ea:	42a5      	cmp	r5, r4
 80098ec:	d00f      	beq.n	800990e <strpbrk+0x2e>
 80098ee:	460a      	mov	r2, r1
 80098f0:	e001      	b.n	80098f6 <strpbrk+0x16>
 80098f2:	42a3      	cmp	r3, r4
 80098f4:	d00b      	beq.n	800990e <strpbrk+0x2e>
 80098f6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d1f9      	bne.n	80098f2 <strpbrk+0x12>
 80098fe:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8009902:	2c00      	cmp	r4, #0
 8009904:	d1f0      	bne.n	80098e8 <strpbrk+0x8>
 8009906:	7813      	ldrb	r3, [r2, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	bf08      	it	eq
 800990c:	2000      	moveq	r0, #0
 800990e:	bc30      	pop	{r4, r5}
 8009910:	4770      	bx	lr
 8009912:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8009916:	460a      	mov	r2, r1
 8009918:	2c00      	cmp	r4, #0
 800991a:	d1e5      	bne.n	80098e8 <strpbrk+0x8>
 800991c:	e7f3      	b.n	8009906 <strpbrk+0x26>
 800991e:	4620      	mov	r0, r4
 8009920:	bc30      	pop	{r4, r5}
 8009922:	4770      	bx	lr
	...

08009930 <strspn>:
 8009930:	b470      	push	{r4, r5, r6}
 8009932:	7804      	ldrb	r4, [r0, #0]
 8009934:	b1a4      	cbz	r4, 8009960 <strspn+0x30>
 8009936:	780e      	ldrb	r6, [r1, #0]
 8009938:	4605      	mov	r5, r0
 800993a:	b14e      	cbz	r6, 8009950 <strspn+0x20>
 800993c:	42b4      	cmp	r4, r6
 800993e:	d00a      	beq.n	8009956 <strspn+0x26>
 8009940:	460a      	mov	r2, r1
 8009942:	e001      	b.n	8009948 <strspn+0x18>
 8009944:	42a3      	cmp	r3, r4
 8009946:	d006      	beq.n	8009956 <strspn+0x26>
 8009948:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1f9      	bne.n	8009944 <strspn+0x14>
 8009950:	1a28      	subs	r0, r5, r0
 8009952:	bc70      	pop	{r4, r5, r6}
 8009954:	4770      	bx	lr
 8009956:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 800995a:	2c00      	cmp	r4, #0
 800995c:	d1ed      	bne.n	800993a <strspn+0xa>
 800995e:	e7f7      	b.n	8009950 <strspn+0x20>
 8009960:	4620      	mov	r0, r4
 8009962:	e7f6      	b.n	8009952 <strspn+0x22>
	...
 8009970:	656c6469 	.word	0x656c6469
	...

08009980 <ch_debug>:
 8009980:	6e69616d 18001600 08440404 1814100c     main......D.....
 8009990:	1e1d1c00 00000000 00000000 00000000     ................

080099a0 <vmt>:
 80099a0:	080029c1 080029a1 08002a01 080029e1     .)...)...*...)..
 80099b0:	080029f1 080029d1 080029b1 08002991     .)...)...)...)..

080099c0 <vmt>:
 80099c0:	08002bc1 08002ba1 08002c01 08002be1     .+...+...,...+..
 80099d0:	08002bf1 08002bd1 08002bb1 08002b91     .+...+...+...+..

080099e0 <zero_status>:
	...

080099f0 <active_status>:
	...

08009a00 <halted_status>:
 8009a00:	00000001 00000000 00000000 00000000     ................

08009a10 <_stm32_dma_streams>:
 8009a10:	40026010 40026008 000b0000 40026028     .`.@.`.@....(`.@
 8009a20:	40026008 000c0106 40026040 40026008     .`.@....@`.@.`.@
 8009a30:	000d0210 40026058 40026008 000e0316     ....X`.@.`.@....
 8009a40:	40026070 4002600c 000f0400 40026088     p`.@.`.@.....`.@
 8009a50:	4002600c 00100506 400260a0 4002600c     .`.@.....`.@.`.@
 8009a60:	00110610 400260b8 4002600c 002f0716     .....`.@.`.@../.
 8009a70:	40026410 40026408 00380800 40026428     .d.@.d.@..8.(d.@
 8009a80:	40026408 00390906 40026440 40026408     .d.@..9.@d.@.d.@
 8009a90:	003a0a10 40026458 40026408 003b0b16     ..:.Xd.@.d.@..;.
 8009aa0:	40026470 4002640c 003c0c00 40026488     pd.@.d.@..<..d.@
 8009ab0:	4002640c 00440d06 400264a0 4002640c     .d.@..D..d.@.d.@
 8009ac0:	00450e10 400264b8 4002640c 00460f16     ..E..d.@.d.@..F.

08009ad0 <fsparams>:
 8009ad0:	00000080 00000140 00000003 00000000     ....@...........
 8009ae0:	5f627375 5f646c6c 706d7570 00000000     usb_lld_pump....

08009af0 <ep0config>:
 8009af0:	00000000 08003051 08003391 08003481     ....Q0...3...4..
 8009b00:	00400040 20000cc0 20000cc0 00000001     @.@.... ... ....
 8009b10:	20000cd4 00000000 00000000 00000000     ... ............
 8009b20:	20414d44 6c696166 00657275 00000000     DMA failure.....

08009b30 <default_config>:
 8009b30:	00009600 40000000 00000000 00000000     .......@........

08009b40 <pal_default_config>:
 8009b40:	2aa0aa00 00000000 ffffabff 40010054     ...*........T..@
 8009b50:	0000ffff 55560000 000aaa00 00082080     ......VU..... ..
 8009b60:	00000240 ffffffff 55514515 0000ffff     @........EQU....
 8009b70:	04000000 00000040 02208001 00000000     ....@..... .....
 8009b80:	ffffffff 54451554 0000ffff 60000000     ....T.ET.......`
 8009b90:	00060600 55000100 00000000 ffffffff     .......U........
 8009ba0:	00555055 00000fff 00000000 00000000     UPU.............
 8009bb0:	00000040 00000000 ffffffff 00000000     @...............
 8009bc0:	0000ffff 00000000 00000000 00000000     ................
 8009bd0:	00000000 ffffffff 00000000 0000ffff     ................
	...
 8009bf0:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8009c0c:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8009c28:	ffffffff 00000000 0000ffff 00000000     ................
	...

08009c40 <wa>:
 8009c40:	20000dd8 20000f20 20001068 200011b0     ...  .. h.. ... 
 8009c50:	200012f8 00000000 00000000 00000000     ... ............

08009c60 <patterns>:
 8009c60:	0800a4e0 08009ef0 08009fd0 0800a140     ............@...
 8009c70:	0800a1a0 0800a1b0 0800a1f0 0800a2a0     ................
 8009c80:	0800a310 0800a3f0 0800a400 0800a500     ................
	...
 8009ca0:	202a2a2a 6e72654b 203a6c65 20202020     *** Kernel:     
 8009cb0:	00002020 202a2a2a 706d6f43 64656c69       ..*** Compiled
 8009cc0:	2020203a 00002020 202a2a2a 706d6f43     :     ..*** Comp
 8009cd0:	72656c69 2020203a 00002020 202a2a2a     iler:     ..*** 
 8009ce0:	68637241 63657469 65727574 0000203a     Architecture: ..
 8009cf0:	202a2a2a 65726f43 72615620 746e6169     *** Core Variant
 8009d00:	0000203a 202a2a2a 74726f50 666e4920     : ..*** Port Inf
 8009d10:	20203a6f 00002020 202a2a2a 74616c50     o:    ..*** Plat
 8009d20:	6d726f66 2020203a 00002020 202a2a2a     form:     ..*** 
 8009d30:	74736554 616f4220 203a6472 00002020     Test Board:   ..
 8009d40:	202d2d2d 74736554 73614320 00002065     --- Test Case ..
 8009d50:	00002820 202d2d2d 75736552 203a746c      (..--- Result: 
 8009d60:	4c494146 20455255 00002328 00005b20     FAILURE (#.. [..
 8009d70:	616e6946 6572206c 746c7573 0000203a     Final result: ..
 8009d80:	202a2a2a 62696843 2f534f69 74205452     *** ChibiOS/RT t
 8009d90:	20747365 74697573 00000065 002a2a2a     est suite...***.
 8009da0:	00000029 0000295d 202d2d2d 75736552     )...])..--- Resu
 8009db0:	203a746c 43435553 00535345 4c494146     lt: SUCCESS.FAIL
 8009dc0:	00455255 2e302e33 00367030 206c754a     URE.3.0.0p6.Jul 
 8009dd0:	32203331 20363130 3131202d 3a31323a     13 2016 - 11:21:
 8009de0:	00003735 20434347 2e332e35 30322031     57..GCC 5.3.1 20
 8009df0:	33303631 28203730 656c6572 29657361     160307 (release)
 8009e00:	52415b20 6d652f4d 64646562 352d6465      [ARM/embedded-5
 8009e10:	6172622d 2068636e 69766572 6e6f6973     -branch revision
 8009e20:	34333220 5d393835 00000000 764d5241      234589]....ARMv
 8009e30:	454d2d37 00000000 74726f43 4d2d7865     7-ME....Cortex-M
 8009e40:	00000034 61766441 6465636e 72656b20     4...Advanced ker
 8009e50:	206c656e 65646f6d 00000000 334d5453     nel mode....STM3
 8009e60:	30344632 69482037 50206867 6f667265     2F407 High Perfo
 8009e70:	6e616d72 77206563 20687469 20505344     rmance with DSP 
 8009e80:	20646e61 00555046 694d5453 656f7263     and FPU.STMicroe
 8009e90:	7463656c 696e6f72 53207363 32334d54     lectronics STM32
 8009ea0:	442d3446 6f637369 79726576 00000000     F4-Discovery....

08009eb0 <testthd1>:
 8009eb0:	08009f6c 00000000 00000000 08005821     l...........!X..

08009ec0 <testthd2>:
 8009ec0:	08009f50 00000000 00000000 08005901     P............Y..

08009ed0 <testthd3>:
 8009ed0:	08009f34 00000000 00000000 080059e1     4............Y..

08009ee0 <testthd4>:
 8009ee0:	08009f24 00000000 00000000 08005b11     $............[..

08009ef0 <patternthd>:
 8009ef0:	08009eb0 08009ec0 08009ed0 08009ee0     ................
	...
 8009f10:	00000043 00000042 00000041 44434241     C...B...A...ABCD
 8009f20:	00000045 65726854 2c736461 6c656420     E...Threads, del
 8009f30:	00737961 65726854 2c736461 69727020     ays.Threads, pri
 8009f40:	7469726f 68632079 65676e61 00000000     ority change....
 8009f50:	65726854 2c736461 716e6520 69756575     Threads, enqueui
 8009f60:	7420676e 20747365 00003223 65726854     ng test #2..Thre
 8009f70:	2c736461 716e6520 69756575 7420676e     ads, enqueuing t
 8009f80:	20747365 00003123 00000000 00000000     est #1..........

08009f90 <testsem1>:
 8009f90:	0800a048 08005d71 00000000 08005bb1     H...q].......[..

08009fa0 <testsem2>:
 8009fa0:	0800a034 08005d61 00000000 08005db1     4...a].......]..

08009fb0 <testsem3>:
 8009fb0:	0800a014 08005d51 00000000 08005f11     ....Q]......._..

08009fc0 <testsem4>:
 8009fc0:	08009ff0 00000000 00000000 08005fe1     ............._..

08009fd0 <patternsem>:
 8009fd0:	08009f90 08009fa0 08009fb0 08009fc0     ................
	...
 8009ff0:	616e6942 53207972 70616d65 65726f68     Binary Semaphore
 800a000:	66202c73 74636e75 616e6f69 7974696c     s, functionality
 800a010:	00000000 616d6553 726f6870 202c7365     ....Semaphores, 
 800a020:	6d6f7461 73206369 616e6769 61772d6c     atomic signal-wa
 800a030:	00007469 616d6553 726f6870 202c7365     it..Semaphores, 
 800a040:	656d6974 0074756f 616d6553 726f6870     timeout.Semaphor
 800a050:	202c7365 75716e65 6e697565 00000067     es, enqueuing...

0800a060 <testmtx5>:
 800a060:	0800a0e8 08006271 00000000 08006541     ....qb......Ae..

0800a070 <testmtx6>:
 800a070:	0800a0d0 08006741 00000000 08006601     ....Ag.......f..

0800a080 <testmtx7>:
 800a080:	0800a0b8 08006721 00000000 08006781     ....!g.......g..

0800a090 <testmtx8>:
 800a090:	0800a0a4 08006751 00000000 08006841     ....Qg......Ah..
 800a0a0:	00434241 646e6f43 2c726156 6f6f6220     ABC.CondVar, boo
 800a0b0:	74207473 00747365 646e6f43 2c726156     st test.CondVar,
 800a0c0:	6f726220 61636461 74207473 00747365      broadcast test.
 800a0d0:	646e6f43 2c726156 67697320 206c616e     CondVar, signal 
 800a0e0:	74736574 00000000 6574754d 2c736578     test....Mutexes,
 800a0f0:	61747320 00737574 6574754d 2c736578      status.Mutexes,
 800a100:	69727020 7469726f 65722079 6e727574      priority return
 800a110:	00000000 6574754d 2c736578 69727020     ....Mutexes, pri
 800a120:	7469726f 6e652079 75657571 20676e69     ority enqueuing 
 800a130:	74736574 00000000 00000000 00000000     test............

0800a140 <patternmtx>:
 800a140:	0800a160 0800a170 0800a060 0800a070     `...p...`...p...
 800a150:	0800a080 0800a090 00000000 00000000     ................

0800a160 <testmtx1>:
 800a160:	0800a114 08006281 00000000 08006131     .....b......1a..

0800a170 <testmtx4>:
 800a170:	0800a0f8 08006251 00000000 080062d1     ....Qb.......b..

0800a180 <testmsg1>:
 800a180:	0800a190 00000000 00000000 08006921     ............!i..
 800a190:	7373654d 73656761 6f6c202c 0000706f     Messages, loop..

0800a1a0 <patternmsg>:
 800a1a0:	0800a180 00000000 00000000 00000000     ................

0800a1b0 <patternmbox>:
 800a1b0:	0800a1e0 00000000 00000000 00000000     ................
 800a1c0:	6c69614d 65786f62 71202c73 69756575     Mailboxes, queui
 800a1d0:	6120676e 7420646e 6f656d69 00737475     ng and timeouts.

0800a1e0 <testmbox1>:
 800a1e0:	0800a1c0 08006fa1 00000000 080069c1     .....o.......i..

0800a1f0 <patternevt>:
 800a1f0:	0800a270 0800a200 0800a290 00000000     p...............

0800a200 <testevt2>:
 800a200:	0800a224 08007091 00000000 080070b1     $....p.......p..
 800a210:	6e657645 202c7374 656d6974 7374756f     Events, timeouts
 800a220:	00000000 6e657645 202c7374 74696177     ....Events, wait
 800a230:	646e6120 6f726220 61636461 00007473      and broadcast..
 800a240:	6e657645 202c7374 69676572 61727473     Events, registra
 800a250:	6e6f6974 646e6120 73696420 63746170     tion and dispatc
 800a260:	00000068 00000000 00000000 00000000     h...............

0800a270 <testevt1>:
 800a270:	0800a240 080070a1 00000000 08006ff1     @....p.......o..

0800a280 <evhndl>:
 800a280:	08006fe1 08006fd1 08006fc1 00000000     .o...o...o......

0800a290 <testevt3>:
 800a290:	0800a210 08007081 00000000 08007391     .....p.......s..

0800a2a0 <patternheap>:
 800a2a0:	0800a2e0 00000000 00000000 00000000     ................
 800a2b0:	70616548 6c61202c 61636f6c 6e6f6974     Heap, allocation
 800a2c0:	646e6120 61726620 6e656d67 69746174      and fragmentati
 800a2d0:	74206e6f 00747365 00000000 00000000     on test.........

0800a2e0 <testheap1>:
 800a2e0:	0800a2b0 08007681 00000000 08007431     .....v......1t..
 800a2f0:	6f6d654d 50207972 736c6f6f 7571202c     Memory Pools, qu
 800a300:	2f657565 75716564 00657565 00000000     eue/dequeue.....

0800a310 <patternpools>:
 800a310:	0800a320 00000000 00000000 00000000      ...............

0800a320 <testpools1>:
 800a320:	0800a2f0 080076b1 00000000 080076c1     .....v.......v..

0800a330 <testdyn1>:
 800a330:	0800a3c4 080078b1 00000000 08007781     .....x.......w..

0800a340 <testdyn2>:
 800a340:	0800a394 080079c1 00000000 080078c1     .....y.......x..

0800a350 <testdyn3>:
 800a350:	0800a36c 08007891 00000000 08007a01     l....x.......z..
 800a360:	00004241 44434241 00000000 616e7944     AB..ABCD....Dyna
 800a370:	2063696d 73495041 6572202c 74736967     mic APIs, regist
 800a380:	61207972 7220646e 72656665 65636e65     ry and reference
 800a390:	00000073 616e7944 2063696d 73495041     s...Dynamic APIs
 800a3a0:	6874202c 64616572 72632073 69746165     , threads creati
 800a3b0:	66206e6f 206d6f72 6f6d656d 70207972     on from memory p
 800a3c0:	006c6f6f 616e7944 2063696d 73495041     ool.Dynamic APIs
 800a3d0:	6874202c 64616572 72632073 69746165     , threads creati
 800a3e0:	66206e6f 206d6f72 70616568 00000000     on from heap....

0800a3f0 <patterndyn>:
 800a3f0:	0800a330 0800a340 0800a350 00000000     0...@...P.......

0800a400 <patternqueues>:
 800a400:	0800a450 0800a410 00000000 00000000     P...............

0800a410 <testqueues2>:
 800a410:	0800a420 08007ba1 00000000 08007e41      ....{......A~..
 800a420:	75657551 202c7365 7074756f 71207475     Queues, output q
 800a430:	65756575 00000073 75657551 202c7365     ueues...Queues, 
 800a440:	75706e69 75712074 73657565 00000000     input queues....

0800a450 <testqueues1>:
 800a450:	0800a438 08007b61 00000000 08007bd1     8...a{.......{..

0800a460 <testsys1>:
 800a460:	0800a4c0 00000000 00000000 08008151     ............Q...

0800a470 <testsys2>:
 800a470:	0800a4a4 00000000 00000000 08008081     ................

0800a480 <testsys3>:
 800a480:	0800a490 00000000 00000000 080080c1     ................
 800a490:	74737953 202c6d65 65746e69 74697267     System, integrit
 800a4a0:	00000079 74737953 202c6d65 65746e69     y...System, inte
 800a4b0:	70757272 68207374 6c646e61 00676e69     rrupts handling.
 800a4c0:	74737953 202c6d65 74697263 6c616369     System, critical
 800a4d0:	6e6f7a20 00007365 00000000 00000000      zones..........

0800a4e0 <patternsys>:
 800a4e0:	0800a460 0800a470 0800a480 00000000     `...p...........

0800a4f0 <testbmk8>:
 800a4f0:	0800a770 00000000 00000000 08008871     p...........q...

0800a500 <patternbmk>:
 800a500:	0800a540 0800a550 0800a570 0800a590     @...P...p.......
 800a510:	0800a580 0800a8b0 0800a8c0 0800a4f0     ................
 800a520:	0800a560 0800a870 0800a880 0800a890     `...p...........
 800a530:	0800a8a0 00000000 00000000 00000000     ................

0800a540 <testbmk1>:
 800a540:	0800a850 00000000 00000000 080083d1     P...............

0800a550 <testbmk2>:
 800a550:	0800a838 00000000 00000000 08008441     8...........A...

0800a560 <testbmk9>:
 800a560:	0800a74c 00000000 00000000 08008981     L...............

0800a570 <testbmk3>:
 800a570:	0800a820 00000000 00000000 080084b1      ...............

0800a580 <testbmk5>:
 800a580:	0800a7e4 00000000 00000000 08008691     ................

0800a590 <testbmk4>:
 800a590:	0800a804 00000000 00000000 080085a1     ................
 800a5a0:	202d2d2d 74737953 203a6d65 00000000     --- System: ....
 800a5b0:	74796220 00007365 202d2d2d 65726854      bytes..--- Thre
 800a5c0:	203a6461 00000000 202d2d2d 656d6954     ad: ....--- Time
 800a5d0:	203a2072 00000000 202d2d2d 616d6553     r : ....--- Sema
 800a5e0:	203a6870 00000000 202d2d2d 6e657645     ph: ....--- Even
 800a5f0:	203a5374 00000000 202d2d2d 6e657645     tS: ....--- Even
 800a600:	203a4c74 00000000 202d2d2d 6574754d     tL: ....--- Mute
 800a610:	203a2078 00000000 202d2d2d 646e6f43     x : ....--- Cond
 800a620:	203a2e56 00000000 202d2d2d 75657551     V.: ....--- Queu
 800a630:	203a2065 00000000 202d2d2d 6c69614d     e : ....--- Mail
 800a640:	203a2e42 00000000 202d2d2d 726f6353     B.: ....--- Scor
 800a650:	203a2065 00000000 72687420 73646165     e : .... threads
 800a660:	0000532f 67736d20 2c532f73 00000020     /S.. msgs/S, ...
 800a670:	78746320 2f637773 00000053 73657220      ctxswc/S... res
 800a680:	64656863 73656c75 202c532f 00000000     chedules/S, ....
 800a690:	74796220 532f7365 00000000 6d697420      bytes/S.... tim
 800a6a0:	2f737265 00000053 69617720 69732b74     ers/S... wait+si
 800a6b0:	6c616e67 0000532f 636f6c20 6e752b6b     gnal/S.. lock+un
 800a6c0:	6b636f6c 0000532f 636e6542 72616d68     lock/S..Benchmar
 800a6d0:	52202c6b 66204d41 70746f6f 746e6972     k, RAM footprint
 800a6e0:	00000000 636e6542 72616d68 6d202c6b     ....Benchmark, m
 800a6f0:	78657475 6c207365 2f6b636f 6f6c6e75     utexes lock/unlo
 800a700:	00006b63 636e6542 72616d68 73202c6b     ck..Benchmark, s
 800a710:	70616d65 65726f68 61772073 732f7469     emaphores wait/s
 800a720:	616e6769 0000006c 636e6542 72616d68     ignal...Benchmar
 800a730:	76202c6b 75747269 74206c61 72656d69     k, virtual timer
 800a740:	65732073 65722f74 00746573 636e6542     s set/reset.Benc
 800a750:	72616d68 49202c6b 51204f2f 65756575     hmark, I/O Queue
 800a760:	68742073 67756f72 74757068 00000000     s throughput....
 800a770:	636e6542 72616d68 72202c6b 646e756f     Benchmark, round
 800a780:	626f7220 63206e69 65746e6f 73207478      robin context s
 800a790:	63746977 676e6968 00000000 636e6542     witching....Benc
 800a7a0:	72616d68 6d202c6b 20737361 63736572     hmark, mass resc
 800a7b0:	75646568 202c656c 68742035 64616572     hedule, 5 thread
 800a7c0:	00000073 636e6542 72616d68 74202c6b     s...Benchmark, t
 800a7d0:	61657268 202c7364 61657263 6f206574     hreads, create o
 800a7e0:	00796c6e 636e6542 72616d68 74202c6b     nly.Benchmark, t
 800a7f0:	61657268 202c7364 6c6c7566 63796320     hreads, full cyc
 800a800:	0000656c 636e6542 72616d68 63202c6b     le..Benchmark, c
 800a810:	65746e6f 73207478 63746977 00000068     ontext switch...
 800a820:	636e6542 72616d68 6d202c6b 61737365     Benchmark, messa
 800a830:	20736567 00003323 636e6542 72616d68     ges #3..Benchmar
 800a840:	6d202c6b 61737365 20736567 00003223     k, messages #2..
 800a850:	636e6542 72616d68 6d202c6b 61737365     Benchmark, messa
 800a860:	20736567 00003123 00000000 00000000     ges #1..........

0800a870 <testbmk10>:
 800a870:	0800a728 00000000 00000000 08008a31     (...........1...

0800a880 <testbmk11>:
 800a880:	0800a704 08008861 00000000 08008ab1     ....a...........

0800a890 <testbmk12>:
 800a890:	0800a6e4 08008b91 00000000 08008b21     ............!...

0800a8a0 <testbmk13>:
 800a8a0:	0800a6c8 00000000 00000000 08008211     ................

0800a8b0 <testbmk6>:
 800a8b0:	0800a7c4 00000000 00000000 08008321     ............!...

0800a8c0 <testbmk7>:
 800a8c0:	0800a79c 08008851 00000000 08008711     ....Q...........
 800a8d0:	74737973 00656d69 67617355 25203a65     systime.Usage: %
 800a8e0:	000a0d73 0d756c25 0000000a 6f666e69     s...%lu.....info
 800a8f0:	00000000 6e72654b 203a6c65 20202020     ....Kernel:     
 800a900:	73252020 00000a0d 706d6f43 72656c69       %s....Compiler
 800a910:	2020203a 73252020 00000a0d 68637241     :     %s....Arch
 800a920:	63657469 65727574 7325203a 00000a0d     itecture: %s....
 800a930:	65726f43 72615620 746e6169 7325203a     Core Variant: %s
 800a940:	00000a0d 74726f50 666e4920 20203a6f     ....Port Info:  
 800a950:	73252020 00000a0d 74616c50 6d726f66       %s....Platform
 800a960:	2020203a 73252020 00000a0d 72616f42     :     %s....Boar
 800a970:	20203a64 20202020 73252020 00000a0d     d:        %s....
 800a980:	00202d20 206c754a 32203331 00363130      - .Jul 13 2016.
 800a990:	6c697542 69742064 203a656d 73252020     Build time:   %s
 800a9a0:	73257325 00000a0d 323a3131 39353a31     %s%s....11:21:59
 800a9b0:	00000000 00000920 0000445e 6c656873     .... ...^D..shel
 800a9c0:	0000006c 68430a0d 4f696269 54522f53     l.....ChibiOS/RT
 800a9d0:	65685320 0a0d6c6c 00000000 203e6863      Shell......ch> 
 800a9e0:	00000000 6f6c0a0d 74756f67 00000000     ......logout....
 800a9f0:	206f6f74 796e616d 67726120 6e656d75     too many argumen
 800aa00:	0a0d7374 00000000 74697865 00000000     ts......exit....
 800aa10:	706c6568 00000000 6d6d6f43 73646e61     help....Commands
 800aa20:	6568203a 6520706c 20746978 00000000     : help exit ....
 800aa30:	00207325 00007325 0a0d3f20 00000000     %s .%s.. ?......
 800aa40:	6c756e28 0000296c 00000000 00000000     (null)..........

0800aa50 <ep1config>:
 800aa50:	00000002 00000000 08002d41 08002db1     ........A-...-..
 800aa60:	00400040 20001578 2000158c 00000002     @.@.x.. ... ....
	...

0800aa80 <vcom_configuration_descriptor>:
 800aa80:	00000043 0800aad0 00000000 00000000     C...............

0800aa90 <ep2config>:
 800aa90:	00000003 00000000 08002e21 00000000     ........!.......
 800aaa0:	00000010 20001564 00000000 00000001     ....d.. ........
	...

0800aac0 <usbcfg>:
 800aac0:	08009391 08009361 08002d01 00000000     ....a....-......

0800aad0 <vcom_configuration_descriptor_data>:
 800aad0:	00430209 c0000102 00040932 02020100     ..C.....2.......
 800aae0:	24050001 05011000 01000124 02022404     ...$....$....$..
 800aaf0:	00062405 82050701 ff000803 00010409     .$..............
 800ab00:	00000a02 01050700 00004002 02810507     .........@......
 800ab10:	00000040 00000000 00000000 00000000     @...............

0800ab20 <vcom_device_descriptor_data>:
 800ab20:	01100112 40000002 57400483 02010200     .......@..@W....
 800ab30:	00000103 00000000 00000000 00000000     ................

0800ab40 <vcom_string0>:
 800ab40:	04090304 00000000 00000000 00000000     ................

0800ab50 <vcom_string1>:
 800ab50:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 800ab60:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 800ab70:	00630069 00000073 00000000 00000000     i.c.s...........

0800ab80 <vcom_string2>:
 800ab80:	00430338 00690068 00690062 0053004f     8.C.h.i.b.i.O.S.
 800ab90:	0052002f 00200054 00690056 00740072     /.R.T. .V.i.r.t.
 800aba0:	00610075 0020006c 004f0043 0020004d     u.a.l. .C.O.M. .
 800abb0:	006f0050 00740072 00000000 00000000     P.o.r.t.........

0800abc0 <vcom_string3>:
 800abc0:	00330308 00300030 00000000 00000000     ..3.0.0.........

0800abd0 <vcom_strings>:
 800abd0:	00000004 0800ab40 00000026 0800ab50     ....@...&...P...
 800abe0:	00000038 0800ab80 00000008 0800abc0     8...............

0800abf0 <serusbcfg>:
 800abf0:	20000b10 00020101 00000000 00000000     ... ............

0800ac00 <vcom_device_descriptor>:
 800ac00:	00000012 0800ab20 00000000 00000000     .... ...........

0800ac10 <commands>:
 800ac10:	0800ae0c 08009681 0800ae10 08009621     ............!...
 800ac20:	0800a130 080095d1 00000000 00000000     0...............

0800ac30 <states.7836>:
 800ac30:	0800ad80 0800ad88 0800ad90 0800ad98     ................
 800ac40:	0800ada4 0800adac 0800adb4 0800adbc     ................
 800ac50:	0800adc4 0800add0 0800add8 0800ade0     ................
 800ac60:	0800adec 0800adf4 0800adfc 0800ae04     ................

0800ac70 <spi1cfg>:
 800ac70:	00000000 40021000 001b0003 00000000     .......@........

0800ac80 <spi2cfg>:
 800ac80:	00000000 40020400 0000000c 00000000     .......@........
 800ac90:	0a0d6725 00000000 64616572 00007265     %g......reader..
 800aca0:	67617355 74203a65 0d747365 0000000a     Usage: test.....
 800acb0:	2074756f 6d20666f 726f6d65 000a0d79     out of memory...
 800acc0:	67617355 74203a65 61657268 0a0d7364     Usage: threads..
 800acd0:	00000000 20202020 72646461 20202020     ....    addr    
 800ace0:	63617473 7270206b 72206f69 20736665     stack prio refs 
 800acf0:	20202020 74617473 000a0d65 6c383025         state...%08l
 800ad00:	30252078 20786c38 756c3425 6c342520     x %08lx %4lu %4l
 800ad10:	39252075 000a0d73 67617355 6d203a65     u %9s...Usage: m
 800ad20:	0a0d6d65 00000000 65726f63 65726620     em......core fre
 800ad30:	656d2065 79726f6d 25203a20 79622075     e memory : %u by
 800ad40:	0d736574 0000000a 70616568 61726620     tes.....heap fra
 800ad50:	6e656d67 20207374 25203a20 000a0d75     gments   : %u...
 800ad60:	70616568 65726620 6f742065 206c6174     heap free total 
 800ad70:	25203a20 79622075 0d736574 0000000a      : %u bytes.....
 800ad80:	44414552 00000059 52525543 00544e45     READY...CURRENT.
 800ad90:	54535457 00545241 50535553 45444e45     WTSTART.SUSPENDE
 800ada0:	00000044 55455551 00004445 45535457     D...QUEUED..WTSE
 800adb0:	0000004d 544d5457 00000058 4f435457     M...WTMTX...WTCO
 800adc0:	0000444e 45454c53 474e4950 00000000     ND..SLEEPING....
 800add0:	58455457 00005449 524f5457 00545645     WTEXIT..WTOREVT.
 800ade0:	4e415457 54564544 00000000 4d444e53     WTANDEVT....SNDM
 800adf0:	00514753 4d444e53 00004753 534d5457     SGQ.SNDMSG..WTMS
 800ae00:	00000047 414e4946 0000004c 006d656d     G...FINAL...mem.
 800ae10:	65726874 00736461 00000000 00000000     threads.........

0800ae20 <pwmcfg>:
 800ae20:	000186a0 00000080 00000000 00000001     ................
 800ae30:	00000000 00000001 00000000 00000001     ................
 800ae40:	00000000 00000001 00000000 00000000     ................
	...

0800ae60 <adcgrpcfg1>:
 800ae60:	00010000 00000000 080093d1 00000000     ................
 800ae70:	40000000 00000000 00000000 00000000     ...@............
 800ae80:	00000000 00000010 00000000 00000000     ................

0800ae90 <shell_cfg1>:
 800ae90:	20001838 0800ac10 00000000 00000000     8.. ............

0800aea0 <_ctype_>:
 800aea0:	20202000 20202020 28282020 20282828     .         ((((( 
 800aeb0:	20202020 20202020 20202020 20202020                     
 800aec0:	10108820 10101010 10101010 10101010      ...............
 800aed0:	04040410 04040404 10040404 10101010     ................
 800aee0:	41411010 41414141 01010101 01010101     ..AAAAAA........
 800aef0:	01010101 01010101 01010101 10101010     ................
 800af00:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800af10:	02020202 02020202 02020202 10101010     ................
 800af20:	00000020 00000000 00000000 00000000      ...............
	...
