Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May  9 10:58:18 2022
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                 7160        0.051        0.000                      0                 7160        1.500        0.000                       0                  3965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.523        0.000                      0                 2004        0.084        0.000                      0                 2004        5.000        0.000                       0                   851  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.166        0.000                      0                  163        0.121        0.000                      0                  163        1.500        0.000                       0                  1411  
usb_clk                     0.650        0.000                      0                 4992        0.051        0.000                      0                 4992        4.000        0.000                       0                  1700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.736        0.000                      0                    1        0.422        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[471]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 1.775ns (20.315%)  route 6.962ns (79.685%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.674    13.215    U_pattern_matcher/SR[0]
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[471]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[471]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.593    19.738    U_pattern_matcher/input_data_reg[471]
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 1.775ns (20.315%)  route 6.962ns (79.685%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.674    13.215    U_pattern_matcher/SR[0]
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.593    19.738    U_pattern_matcher/input_data_reg[479]
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 1.775ns (20.315%)  route 6.962ns (79.685%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.674    13.215    U_pattern_matcher/SR[0]
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X28Y43         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X28Y43         FDRE (Setup_fdre_C_R)       -0.593    19.738    U_pattern_matcher/input_data_reg[487]
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[478]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.775ns (20.571%)  route 6.854ns (79.429%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.566    13.106    U_pattern_matcher/SR[0]
    SLICE_X29Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[478]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[478]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.522    19.809    U_pattern_matcher/input_data_reg[478]
  -------------------------------------------------------------------
                         required time                         19.809    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 1.775ns (21.160%)  route 6.613ns (78.840%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.325    12.866    U_pattern_matcher/SR[0]
    SLICE_X33Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X33Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.522    19.875    U_pattern_matcher/input_data_reg[500]
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[470]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.775ns (21.474%)  route 6.491ns (78.526%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.203    12.743    U_pattern_matcher/SR[0]
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[470]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[470]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X32Y41         FDRE (Setup_fdre_C_R)       -0.522    19.874    U_pattern_matcher/input_data_reg[470]
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[492]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.775ns (21.474%)  route 6.491ns (78.526%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.203    12.743    U_pattern_matcher/SR[0]
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X32Y41         FDRE (Setup_fdre_C_R)       -0.522    19.874    U_pattern_matcher/input_data_reg[492]
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.775ns (21.474%)  route 6.491ns (78.526%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.203    12.743    U_pattern_matcher/SR[0]
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X32Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[501]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X32Y41         FDRE (Setup_fdre_C_R)       -0.522    19.874    U_pattern_matcher/input_data_reg[501]
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 1.775ns (21.686%)  route 6.410ns (78.314%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.122    12.662    U_pattern_matcher/SR[0]
    SLICE_X4Y40          FDRE                                         r  U_pattern_matcher/input_data_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X4Y40          FDRE                                         r  U_pattern_matcher/input_data_reg[113]/C
                         clock pessimism              0.224    20.436    
                         clock uncertainty           -0.035    20.400    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.522    19.878    U_pattern_matcher/input_data_reg[113]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 1.775ns (21.686%)  route 6.410ns (78.314%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_trigger/delay_counter_fe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.433     4.911 r  U_trigger/delay_counter_fe_reg[2]/Q
                         net (fo=4, routed)           0.813     5.723    U_trigger/out[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.828 r  U_trigger/delay_counter_fe[0]_i_27/O
                         net (fo=1, routed)           0.000     5.828    U_trigger/delay_counter_fe[0]_i_27_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.268 r  U_trigger/delay_counter_fe_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    U_trigger/delay_counter_fe_reg[0]_i_12_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.400 f  U_trigger/delay_counter_fe_reg[0]_i_6/CO[1]
                         net (fo=4, routed)           0.806     7.206    U_trigger/capture_enable_start0
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.289     7.495 f  U_trigger/LED_TRIG_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.028     8.523    U_fifo/capture_enable
    SLICE_X20Y16         LUT4 (Prop_lut4_I1_O)        0.268     8.791 f  U_fifo/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=6, routed)           0.642     9.433    U_reg_main/LED_TRIG_OBUF
    SLICE_X19Y12         LUT4 (Prop_lut4_I1_O)        0.108     9.541 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.122    12.662    U_pattern_matcher/SR[0]
    SLICE_X4Y40          FDRE                                         r  U_pattern_matcher/input_data_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X4Y40          FDRE                                         r  U_pattern_matcher/input_data_reg[121]/C
                         clock pessimism              0.224    20.436    
                         clock uncertainty           -0.035    20.400    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.522    19.878    U_pattern_matcher/input_data_reg[121]
  -------------------------------------------------------------------
                         required time                         19.878    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  7.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fe_linestate0
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_usb_autodetect/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.436ns (50.021%)  route 1.435ns (49.979%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    N14                                               0.000     2.000 f  fe_linestate0 (IN)
                         net (fo=0)                   0.000     2.000    fe_linestate0
    N14                  IBUF (Prop_ibuf_I_O)         1.352     3.352 f  fe_linestate0_IBUF_inst/O
                         net (fo=9, routed)           1.435     4.787    U_usb_autodetect/fe_linestate0_IBUF
    SLICE_X6Y4           LUT5 (Prop_lut5_I3_O)        0.084     4.871 r  U_usb_autodetect/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     4.871    U_usb_autodetect/FSM_onehot_state[7]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.381     4.481    U_usb_autodetect/clk_fe_buf
    SLICE_X6Y4           FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.000     4.481    
                         clock uncertainty            0.035     4.516    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.271     4.787    U_usb_autodetect/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           4.871    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/O_fifo_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.668%)  route 0.309ns (65.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.559     1.418    U_fe_capture_usb/clk_fe_buf
    SLICE_X22Y16         FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  U_fe_capture_usb/O_fifo_data_reg[11]/Q
                         net (fo=1, routed)           0.309     1.891    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/din[11]
    RAMB36_X0Y3          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.866     1.969    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/wr_clk
    RAMB36_X0Y3          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.477     1.491    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.296     1.787    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/O_fifo_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.665%)  route 0.309ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.559     1.418    U_fe_capture_usb/clk_fe_buf
    SLICE_X22Y16         FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  U_fe_capture_usb/O_fifo_data_reg[15]/Q
                         net (fo=1, routed)           0.309     1.891    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/din[15]
    RAMB36_X0Y3          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.866     1.969    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/wr_clk
    RAMB36_X0Y3          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.477     1.491    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.296     1.787    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_fifo/U_reset_sync_cdc/dst_req_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_reset_sync_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.559     1.418    U_fifo/U_reset_sync_cdc/clk_fe_buf
    SLICE_X27Y17         FDRE                                         r  U_fifo/U_reset_sync_cdc/dst_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_fifo/U_reset_sync_cdc/dst_req_reg/Q
                         net (fo=2, routed)           0.064     1.622    U_fifo/U_reset_sync_cdc/dst_req
    SLICE_X26Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.667 r  U_fifo/U_reset_sync_cdc/dst_pulse_i_1__3/O
                         net (fo=1, routed)           0.000     1.667    U_fifo/U_reset_sync_cdc/dst_pulse0
    SLICE_X26Y17         FDRE                                         r  U_fifo/U_reset_sync_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.826     1.928    U_fifo/U_reset_sync_cdc/clk_fe_buf
    SLICE_X26Y17         FDRE                                         r  U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
                         clock pessimism             -0.497     1.431    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.121     1.552    U_fifo/U_reset_sync_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/reg_arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/reg_arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.562     1.421    U_reg_main/clk_fe_buf
    SLICE_X17Y7          FDRE                                         r  U_reg_main/reg_arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_reg_main/reg_arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.617    U_reg_main/reg_arm_pipe[0]
    SLICE_X17Y7          FDRE                                         r  U_reg_main/reg_arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.832     1.934    U_reg_main/clk_fe_buf
    SLICE_X17Y7          FDRE                                         r  U_reg_main/reg_arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.421    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.075     1.496    U_reg_main/reg_arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.565     1.424    U_reg_main/U_capture_enable_cdc/clk_fe_buf
    SLICE_X15Y4          FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.620    U_reg_main/U_capture_enable_cdc/ack_pipe[0]
    SLICE_X15Y4          FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.835     1.937    U_reg_main/U_capture_enable_cdc/clk_fe_buf
    SLICE_X15Y4          FDRE                                         r  U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X15Y4          FDRE (Hold_fdre_C_D)         0.075     1.499    U_reg_main/U_capture_enable_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fe_linestate0
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_usb_autodetect/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.670ns (58.326%)  route 1.193ns (41.674%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    N14                                               0.000     2.000 r  fe_linestate0 (IN)
                         net (fo=0)                   0.000     2.000    fe_linestate0
    N14                  IBUF (Prop_ibuf_I_O)         1.352     3.352 r  fe_linestate0_IBUF_inst/O
                         net (fo=9, routed)           0.912     4.265    U_usb_autodetect/fe_linestate0_IBUF
    SLICE_X3Y5           LUT4 (Prop_lut4_I1_O)        0.099     4.364 r  U_usb_autodetect/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.281     4.645    U_usb_autodetect/FSM_onehot_state[0]_i_2_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.219     4.864 r  U_usb_autodetect/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.864    U_usb_autodetect/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X3Y5           FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.383     4.483    U_usb_autodetect/clk_fe_buf
    SLICE_X3Y5           FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     4.483    
                         clock uncertainty            0.035     4.518    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.220     4.738    U_usb_autodetect/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.738    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.587     1.446    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.064     1.651    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X36Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.856     1.958    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.512     1.446    
    SLICE_X36Y17         FDPE (Hold_fdpe_C_D)         0.075     1.521    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_fe_capture_main/timestamp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/O_fifo_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.560     1.419    U_fe_capture_main/clk_fe_buf
    SLICE_X25Y16         FDRE                                         r  U_fe_capture_main/timestamp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_fe_capture_main/timestamp_reg_reg[7]/Q
                         net (fo=1, routed)           0.079     1.639    U_fe_capture_main/timestamp_reg[7]
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.684 r  U_fe_capture_main/O_fifo_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.684    U_fe_capture_usb/p_0_out[4]
    SLICE_X24Y16         FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.827     1.929    U_fe_capture_usb/clk_fe_buf
    SLICE_X24Y16         FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[7]/C
                         clock pessimism             -0.497     1.432    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.121     1.553    U_fe_capture_usb/O_fifo_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[264]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.015%)  route 0.299ns (67.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.561     1.420    U_pattern_matcher/clk_fe_buf
    SLICE_X15Y34         FDRE                                         r  U_pattern_matcher/input_data_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_pattern_matcher/input_data_reg[256]/Q
                         net (fo=2, routed)           0.299     1.860    U_pattern_matcher/input_data[256]
    SLICE_X18Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.822     1.924    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y31         FDRE                                         r  U_pattern_matcher/input_data_reg[264]/C
                         clock pessimism             -0.248     1.676    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.052     1.728    U_pattern_matcher/input_data_reg[264]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y17     U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y17     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y17     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y17     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y17     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y17     U_fifo/U_reset_sync_cdc/dst_req_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y17     U_fifo/fifo_overflow_blocked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.355ns (35.451%)  route 2.467ns (64.549%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 8.268 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           1.112     8.185    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I4_O)        0.105     8.290 r  U_trigger/delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.290    U_trigger/delay_counter[0]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  U_trigger/delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.327     8.268    U_trigger/clk_out1
    SLICE_X32Y7          FDRE                                         r  U_trigger/delay_counter_reg[0]/C
                         clock pessimism              0.224     8.493    
                         clock uncertainty           -0.069     8.423    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.033     8.456    U_trigger/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.355ns (36.839%)  route 2.323ns (63.161%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 f  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.968     8.041    U_trigger/U_match_cdc/CO[0]
    SLICE_X29Y9          LUT5 (Prop_lut5_I3_O)        0.105     8.146 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.146    U_trigger/U_match_cdc_n_1
    SLICE_X29Y9          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X29Y9          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X29Y9          FDSE (Setup_fdse_C_D)        0.030     8.386    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.358ns (36.891%)  route 2.323ns (63.109%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.968     8.041    U_trigger/U_match_cdc/CO[0]
    SLICE_X29Y9          LUT5 (Prop_lut5_I3_O)        0.108     8.149 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.149    U_trigger/U_match_cdc_n_0
    SLICE_X29Y9          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X29Y9          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.069     8.425    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.355ns (36.541%)  route 2.353ns (63.459%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.998     8.071    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X24Y9          LUT2 (Prop_lut2_I0_O)        0.105     8.176 r  U_trigger/trigger_index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.176    U_trigger/trigger_index[0]_i_1_n_0
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[0]/C
                         clock pessimism              0.266     8.468    
                         clock uncertainty           -0.069     8.398    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)        0.072     8.470    U_trigger/trigger_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.355ns (36.581%)  route 2.349ns (63.419%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.994     8.067    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I0_O)        0.105     8.172 r  U_trigger/trigger_index[2]_i_1/O
                         net (fo=1, routed)           0.000     8.172    U_trigger/trigger_index[2]_i_1_n_0
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
                         clock pessimism              0.266     8.468    
                         clock uncertainty           -0.069     8.398    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)        0.076     8.474    U_trigger/trigger_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.375ns (36.882%)  route 2.353ns (63.118%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.998     8.071    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X24Y9          LUT3 (Prop_lut3_I0_O)        0.125     8.196 r  U_trigger/trigger_index[1]_i_1/O
                         net (fo=1, routed)           0.000     8.196    U_trigger/trigger_index[1]_i_1_n_0
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[1]/C
                         clock pessimism              0.266     8.468    
                         clock uncertainty           -0.069     8.398    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)        0.106     8.504    U_trigger/trigger_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.376ns (36.938%)  route 2.349ns (63.062%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.368     4.468    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.433     4.901 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=22, routed)          1.092     5.992    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X20Y7          LUT6 (Prop_lut6_I0_O)        0.105     6.097 r  U_trigger/FSM_onehot_state[1]_i_32/O
                         net (fo=1, routed)           0.264     6.361    U_trigger/FSM_onehot_state[1]_i_32_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.779 r  U_trigger/FSM_onehot_state_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_trigger/FSM_onehot_state_reg[1]_i_21_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.877 r  U_trigger/FSM_onehot_state_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.877    U_trigger/FSM_onehot_state_reg[1]_i_12_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.975 r  U_trigger/FSM_onehot_state_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.975    U_trigger/FSM_onehot_state_reg[1]_i_3_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.073 r  U_trigger/FSM_onehot_state_reg[1]_i_2/CO[3]
                         net (fo=7, routed)           0.994     8.067    U_trigger/FSM_onehot_state_reg[1]_i_2_n_0
    SLICE_X24Y9          LUT5 (Prop_lut5_I0_O)        0.126     8.193 r  U_trigger/trigger_index[3]_i_3/O
                         net (fo=1, routed)           0.000     8.193    U_trigger/trigger_index[3]_i_3_n_0
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[3]/C
                         clock pessimism              0.266     8.468    
                         clock uncertainty           -0.069     8.398    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)        0.106     8.504    U_trigger/trigger_index_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.429ns (46.222%)  route 1.663ns (53.778%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.436     4.536    U_trigger/clk_out1
    SLICE_X32Y3          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.379     4.915 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.805     5.720    U_trigger/trigger_width__0[1]
    SLICE_X29Y6          LUT4 (Prop_lut4_I2_O)        0.105     5.825 r  U_trigger/FSM_onehot_state[2]_i_38/O
                         net (fo=1, routed)           0.000     5.825    U_trigger/FSM_onehot_state[2]_i_38_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.265 r  U_trigger/FSM_onehot_state_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.265    U_trigger/FSM_onehot_state_reg[2]_i_13_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.363 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.363    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.495 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.459     6.953    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X27Y9          LUT6 (Prop_lut6_I1_O)        0.275     7.228 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.399     7.627    U_trigger/U_match_cdc_n_2
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[0]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X24Y9          FDRE (Setup_fdre_C_CE)      -0.136     8.220    U_trigger/trigger_index_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.429ns (46.222%)  route 1.663ns (53.778%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.436     4.536    U_trigger/clk_out1
    SLICE_X32Y3          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.379     4.915 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.805     5.720    U_trigger/trigger_width__0[1]
    SLICE_X29Y6          LUT4 (Prop_lut4_I2_O)        0.105     5.825 r  U_trigger/FSM_onehot_state[2]_i_38/O
                         net (fo=1, routed)           0.000     5.825    U_trigger/FSM_onehot_state[2]_i_38_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.265 r  U_trigger/FSM_onehot_state_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.265    U_trigger/FSM_onehot_state_reg[2]_i_13_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.363 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.363    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.495 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.459     6.953    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X27Y9          LUT6 (Prop_lut6_I1_O)        0.275     7.228 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.399     7.627    U_trigger/U_match_cdc_n_2
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[1]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X24Y9          FDRE (Setup_fdre_C_CE)      -0.136     8.220    U_trigger/trigger_index_reg[1]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.429ns (46.222%)  route 1.663ns (53.778%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.436     4.536    U_trigger/clk_out1
    SLICE_X32Y3          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.379     4.915 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.805     5.720    U_trigger/trigger_width__0[1]
    SLICE_X29Y6          LUT4 (Prop_lut4_I2_O)        0.105     5.825 r  U_trigger/FSM_onehot_state[2]_i_38/O
                         net (fo=1, routed)           0.000     5.825    U_trigger/FSM_onehot_state[2]_i_38_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.265 r  U_trigger/FSM_onehot_state_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.265    U_trigger/FSM_onehot_state_reg[2]_i_13_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.363 r  U_trigger/FSM_onehot_state_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.363    U_trigger/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.495 f  U_trigger/FSM_onehot_state_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.459     6.953    U_trigger/U_match_cdc/trigger_index_reg[3][0]
    SLICE_X27Y9          LUT6 (Prop_lut6_I1_O)        0.275     7.228 r  U_trigger/U_match_cdc/trigger_index[3]_i_2/O
                         net (fo=4, routed)           0.399     7.627    U_trigger/U_match_cdc_n_2
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X24Y9          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X24Y9          FDRE (Setup_fdre_C_CE)      -0.136     8.220    U_trigger/trigger_index_reg[2]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.560     1.419    U_pattern_matcher/clk_out1
    SLICE_X17Y12         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_pattern_matcher/arm_pipe[0]
    SLICE_X17Y12         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_pattern_matcher/clk_out1
    SLICE_X17Y12         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X17Y12         FDRE (Hold_fdre_C_D)         0.075     1.494    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.984%)  route 0.114ns (38.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.593     1.452    U_trigger/clk_out1
    SLICE_X32Y6          FDRE                                         r  U_trigger/trigger_delay_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  U_trigger/trigger_delay_index_reg[2]/Q
                         net (fo=21, routed)          0.114     1.707    U_trigger/trigger_delay_index__0[2]
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  U_trigger/trigger_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    U_trigger/trigger_delay[4]_i_1_n_0
    SLICE_X33Y6          FDSE                                         r  U_trigger/trigger_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.863     1.965    U_trigger/clk_out1
    SLICE_X33Y6          FDSE                                         r  U_trigger/trigger_delay_reg[4]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X33Y6          FDSE (Hold_fdse_C_D)         0.091     1.556    U_trigger/trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.230%)  route 0.093ns (30.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.567     1.426    U_trigger/clk_out1
    SLICE_X30Y2          FDRE                                         r  U_trigger/trigger_width_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.590 r  U_trigger/trigger_width_r_reg[0][3]/Q
                         net (fo=2, routed)           0.093     1.683    U_trigger/trigger_width_r[0]__0[3]
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  U_trigger/trigger_width[3]_i_1/O
                         net (fo=1, routed)           0.000     1.728    U_trigger/trigger_width[3]_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  U_trigger/trigger_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.836     1.938    U_trigger/clk_out1
    SLICE_X31Y2          FDRE                                         r  U_trigger/trigger_width_reg[3]/C
                         clock pessimism             -0.499     1.439    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     1.531    U_trigger/trigger_width_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.231ns (68.160%)  route 0.108ns (31.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X31Y11         FDRE                                         r  U_trigger/trigger_delay_r_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_delay_r_reg[2][10]/Q
                         net (fo=1, routed)           0.053     1.617    U_trigger/trigger_delay_r[2]__0[10]
    SLICE_X30Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.662 r  U_trigger/trigger_delay[10]_i_3/O
                         net (fo=1, routed)           0.054     1.717    U_trigger/trigger_delay[10]_i_3_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.762 r  U_trigger/trigger_delay[10]_i_1/O
                         net (fo=1, routed)           0.000     1.762    U_trigger/trigger_delay[10]_i_1_n_0
    SLICE_X30Y11         FDSE                                         r  U_trigger/trigger_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X30Y11         FDSE                                         r  U_trigger/trigger_delay_reg[10]/C
                         clock pessimism             -0.499     1.436    
    SLICE_X30Y11         FDSE (Hold_fdse_C_D)         0.120     1.556    U_trigger/trigger_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.173     1.734    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.513     1.421    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.075     1.496    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.293%)  route 0.207ns (52.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X23Y1          FDRE                                         r  U_trigger/trigger_width_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][6]/Q
                         net (fo=2, routed)           0.207     1.772    U_trigger/trigger_width_r[0]__0[6]
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X25Y1          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X25Y1          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.477     1.460    
    SLICE_X25Y1          FDRE (Hold_fdre_C_D)         0.092     1.552    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.628%)  route 0.206ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_trigger/U_match_cdc/dst_req_reg/Q
                         net (fo=3, routed)           0.206     1.768    U_trigger/U_match_cdc/dst_req
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y9          FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
                         clock pessimism             -0.513     1.421    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.071     1.492    U_trigger/U_match_cdc/dst_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.593     1.452    U_trigger/clk_out1
    SLICE_X35Y3          FDRE                                         r  U_trigger/trigger_width_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  U_trigger/trigger_width_r_reg[0][9]/Q
                         net (fo=2, routed)           0.198     1.791    U_trigger/trigger_width_r[0]__0[9]
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  U_trigger/trigger_width[9]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_trigger/trigger_width[9]_i_1_n_0
    SLICE_X32Y3          FDRE                                         r  U_trigger/trigger_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.863     1.965    U_trigger/clk_out1
    SLICE_X32Y3          FDRE                                         r  U_trigger/trigger_width_reg[9]/C
                         clock pessimism             -0.497     1.468    
    SLICE_X32Y3          FDRE (Hold_fdre_C_D)         0.092     1.560    U_trigger/trigger_width_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.370%)  route 0.203ns (52.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X29Y9          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDSE (Prop_fdse_C_Q)         0.141     1.565 r  U_trigger/FSM_onehot_state_reg[0]/Q
                         net (fo=46, routed)          0.203     1.768    U_trigger/U_match_cdc/Q[0]
    SLICE_X29Y9          LUT5 (Prop_lut5_I2_O)        0.042     1.810 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_trigger/U_match_cdc_n_0
    SLICE_X29Y9          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X29Y9          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.107     1.531    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.231ns (52.932%)  route 0.205ns (47.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.592     1.451    U_trigger/clk_out1
    SLICE_X37Y7          FDRE                                         r  U_trigger/trigger_delay_r_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  U_trigger/trigger_delay_r_reg[1][7]/Q
                         net (fo=1, routed)           0.060     1.652    U_trigger/trigger_delay_r[1]__0[7]
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.697 r  U_trigger/trigger_delay[7]_i_3/O
                         net (fo=1, routed)           0.145     1.842    U_trigger/trigger_delay[7]_i_3_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  U_trigger/trigger_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     1.887    U_trigger/trigger_delay[7]_i_1_n_0
    SLICE_X34Y7          FDSE                                         r  U_trigger/trigger_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.862     1.964    U_trigger/clk_out1
    SLICE_X34Y7          FDSE                                         r  U_trigger/trigger_delay_reg[7]/C
                         clock pessimism             -0.477     1.487    
    SLICE_X34Y7          FDSE (Hold_fdse_C_D)         0.120     1.607    U_trigger/trigger_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y33     U_pattern_matcher/mask_r_reg[423]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X24Y33     U_pattern_matcher/mask_r_reg[424]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X24Y33     U_pattern_matcher/mask_r_reg[425]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X21Y33     U_pattern_matcher/mask_r_reg[426]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y34     U_pattern_matcher/mask_r_reg[427]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y34     U_pattern_matcher/mask_r_reg[428]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y33     U_pattern_matcher/mask_r_reg[429]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y19      U_pattern_matcher/mask_r_reg[42]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/pattern_r_reg[226]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/pattern_r_reg[227]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y36     U_pattern_matcher/pattern_r_reg[229]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y36     U_pattern_matcher/pattern_r_reg[230]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/pattern_r_reg[232]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/pattern_r_reg[233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y12     U_pattern_matcher/arm_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/pattern_r_reg[243]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y30     U_pattern_matcher/pattern_r_reg[259]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y30     U_pattern_matcher/pattern_r_reg[260]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y34     U_pattern_matcher/mask_r_reg[427]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y34     U_pattern_matcher/mask_r_reg[428]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y33     U_pattern_matcher/pattern_r_reg[220]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y33     U_pattern_matcher/pattern_r_reg[221]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y32     U_pattern_matcher/pattern_r_reg[228]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y1      U_trigger/trigger_width_r_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y1      U_trigger/trigger_width_r_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y1      U_trigger/trigger_width_r_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y7      U_trigger/trigger_width_r_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y32     U_pattern_matcher/pattern_r_reg[249]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 0.379ns (4.094%)  route 8.879ns (95.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.879    13.874    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X34Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.327    14.350    U_reg_main/clk_usb_buf
    SLICE_X34Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[29]/C
                         clock pessimism              0.224    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X34Y6          FDRE (Setup_fdre_C_D)       -0.015    14.524    U_reg_main/reg_trigger_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 0.379ns (4.197%)  route 8.650ns (95.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.650    13.645    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X33Y8          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.326    14.349    U_reg_main/clk_usb_buf
    SLICE_X33Y8          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[93]/C
                         clock pessimism              0.224    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X33Y8          FDRE (Setup_fdre_C_D)       -0.047    14.491    U_reg_main/reg_trigger_delay_reg[93]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 0.379ns (4.335%)  route 8.363ns (95.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.363    13.357    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X36Y7          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.328    14.351    U_reg_main/clk_usb_buf
    SLICE_X36Y7          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[101]/C
                         clock pessimism              0.224    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)       -0.059    14.481    U_reg_main/reg_trigger_delay_reg[101]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 0.379ns (4.348%)  route 8.337ns (95.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.337    13.331    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.324    14.347    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[125]/C
                         clock pessimism              0.224    14.571    
                         clock uncertainty           -0.035    14.536    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)       -0.004    14.532    U_reg_main/reg_trigger_delay_reg[125]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.379ns (4.422%)  route 8.192ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.192    13.186    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X33Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.325    14.348    U_reg_main/clk_usb_buf
    SLICE_X33Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[13]/C
                         clock pessimism              0.224    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.073    14.464    U_reg_main/reg_trigger_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 0.379ns (4.393%)  route 8.248ns (95.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.248    13.242    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X34Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.325    14.348    U_reg_main/clk_usb_buf
    SLICE_X34Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[117]/C
                         clock pessimism              0.224    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.012    14.525    U_reg_main/reg_trigger_delay_reg[117]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 0.379ns (4.413%)  route 8.209ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.209    13.203    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X37Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.325    14.348    U_reg_main/clk_usb_buf
    SLICE_X37Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[53]/C
                         clock pessimism              0.224    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)       -0.032    14.505    U_reg_main/reg_trigger_delay_reg[53]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 0.379ns (4.467%)  route 8.105ns (95.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.105    13.100    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X35Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.325    14.348    U_reg_main/clk_usb_buf
    SLICE_X35Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[37]/C
                         clock pessimism              0.224    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)       -0.044    14.493    U_reg_main/reg_trigger_delay_reg[37]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.379ns (4.478%)  route 8.084ns (95.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.084    13.078    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X36Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.326    14.349    U_reg_main/clk_usb_buf
    SLICE_X36Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[21]/C
                         clock pessimism              0.224    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)       -0.042    14.496    U_reg_main/reg_trigger_delay_reg[21]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 0.379ns (4.483%)  route 8.075ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 14.348 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y38         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=121, routed)         8.075    13.069    U_reg_main/reg_trigger_width_reg[191]_0[13]
    SLICE_X36Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.325    14.348    U_reg_main/clk_usb_buf
    SLICE_X36Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[61]/C
                         clock pessimism              0.224    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)       -0.044    14.493    U_reg_main/reg_trigger_delay_reg[61]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[120]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[120]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[120]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[120]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[121]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[121]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[122]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[122]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[123]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[123]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[123]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[123]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[125]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X34Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[127]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X34Y11         FDRE (Hold_fdre_C_R)         0.030     4.678    U_reg_main/reg_trigger_delay_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.413ns (51.832%)  route 1.314ns (48.168%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.553     4.727    U_reg_main/fpga_reset
    SLICE_X36Y13         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.433     4.614    U_reg_main/clk_usb_buf
    SLICE_X36Y13         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[80]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_main/reg_trigger_delay_reg[80]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.413ns (51.832%)  route 1.314ns (48.168%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.553     4.727    U_reg_main/fpga_reset
    SLICE_X36Y13         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.433     4.614    U_reg_main/clk_usb_buf
    SLICE_X36Y13         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[83]/C
                         clock pessimism              0.000     4.614    
                         clock uncertainty            0.035     4.649    
    SLICE_X36Y13         FDRE (Hold_fdre_C_R)        -0.022     4.627    U_reg_main/reg_trigger_delay_reg[83]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X35Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X35Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[88]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X35Y11         FDRE (Hold_fdre_C_R)        -0.022     4.626    U_reg_main/reg_trigger_delay_reg[88]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.413ns (51.780%)  route 1.316ns (48.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.760     4.090    U_reg_main/USB_SPARE0_IBUF
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.084     4.174 r  U_reg_main/dst_req_i_1/O
                         net (fo=2871, routed)        0.556     4.730    U_reg_main/fpga_reset
    SLICE_X35Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1699, routed)        1.432     4.613    U_reg_main/clk_usb_buf
    SLICE_X35Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[89]/C
                         clock pessimism              0.000     4.613    
                         clock uncertainty            0.035     4.648    
    SLICE_X35Y11         FDRE (Hold_fdre_C_R)        -0.022     4.626    U_reg_main/reg_trigger_delay_reg[89]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X18Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y36     U_reg_usb/reg_pattern_mask_reg[434]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X18Y36     U_reg_usb/reg_pattern_mask_reg[438]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y33     U_reg_usb/reg_pattern_reg[392]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y33     U_reg_usb/reg_pattern_reg[393]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y33     U_reg_usb/reg_pattern_reg[394]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y33     U_reg_usb/reg_pattern_reg[398]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X19Y36     U_reg_usb/reg_pattern_reg[441]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         5.000       4.500      SLICE_X18Y13     U_reg_main/reg_max_timestamp_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y7      U_reg_main/reg_trigger_width_reg[176]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y5      U_reg_main/reg_trigger_width_reg[177]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y5      U_reg_main/reg_trigger_width_reg[178]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X32Y5      U_reg_main/reg_trigger_width_reg[179]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[25]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[27]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[28]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[29]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.954%)  route 0.409ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 20.261 - 16.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.428     4.528    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDPE (Prop_fdpe_C_Q)         0.348     4.876 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.409     5.285    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y17         FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.320    20.261    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.224    20.486    
                         clock uncertainty           -0.035    20.450    
    SLICE_X35Y17         FDPE (Recov_fdpe_C_PRE)     -0.429    20.021    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 14.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.656%)  route 0.179ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.587     1.446    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDPE (Prop_fdpe_C_Q)         0.128     1.574 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.753    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y17         FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.855     1.957    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y17         FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.477     1.480    
    SLICE_X35Y17         FDPE (Remov_fdpe_C_PRE)     -0.149     1.331    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.422    





