Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:34
gem5 executing on mnemosyne06.ecn.purdue.edu, pid 6327
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d19317668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1931f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d193276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d193326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1933a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192c36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192cc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192d56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192df6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192e76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192f16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192f96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192836d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1928b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1929d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192a76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192b06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192b86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192426d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1924a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192546d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1925d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1926f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1927a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192026d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1920a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1921d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192276d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1922f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d192396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191c16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191ca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191d36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191dd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191e66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191f86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191816d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1918c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191946d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1919d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191a66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191af6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191b86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1914a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191536d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1915d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191656d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1916f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191016d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1910a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1911c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191256d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1912d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d191376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d1913f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d190c86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2d190d16d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190dc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190dce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190e5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190ed320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190edd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190f47f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190ff278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190ffcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19088748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190921d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19092c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190986a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190a2128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190a2b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190ab5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190b4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190b4ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190be550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190bef98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19048a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1904f4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1904fef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19057978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19061400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19061e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190698d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19073358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19073da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1907d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190062b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19006cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1900e780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19019208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19019c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d190216d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19029160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19029ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d19032630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1903c0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1903cb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fc5588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fc5fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fd0a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fd84e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fd8f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fde9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fe9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fe9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18ff0908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18ffa390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18ffadd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f83860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f8d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f8dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f967b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f9f240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f9fc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fa7710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1a05f0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d1a05fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18fb75f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f41080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f41ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2d18f4a550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f4ae80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f510f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f51320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f51550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f51780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f519b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f51be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f51e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5e080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5e2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5e4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5e710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5e940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5eb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5eda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2d18f5efd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f2d18f10ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f2d18f1a550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40146451907000 because a thread reached the max instruction count
