// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\velocityControlHdl\velocityControlHdl_MinMax1.v
// Created: 2014-08-25 21:11:09
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: velocityControlHdl_MinMax1
// Source Path: velocityControlHdl/Space_Vector_Modulation/MinMax1
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module velocityControlHdl_MinMax1
          (
           in0,
           in1,
           in2,
           out0
          );


  input   signed [17:0] in0;  // sfix18_En12
  input   signed [17:0] in1;  // sfix18_En12
  input   signed [17:0] in2;  // sfix18_En12
  output  signed [17:0] out0;  // sfix18_En12


  wire signed [17:0] MinMax1_muxout [0:2];  // sfix18_En12 [3]
  wire signed [17:0] MinMax1_stage1_val [0:1];  // sfix18_En12 [2]
  wire signed [17:0] MinMax1_stage2_val;  // sfix18_En12


  assign MinMax1_muxout[0] = in0;
  assign MinMax1_muxout[1] = in1;
  assign MinMax1_muxout[2] = in2;

  // ---- Tree max implementation ----
  // ---- Tree max stage 1 ----
  assign MinMax1_stage1_val[0] = (MinMax1_muxout[0] >= MinMax1_muxout[1] ? MinMax1_muxout[0] :
              MinMax1_muxout[1]);
  assign MinMax1_stage1_val[1] = MinMax1_muxout[2];



  // ---- Tree max stage 2 ----
  assign MinMax1_stage2_val = (MinMax1_stage1_val[0] >= MinMax1_stage1_val[1] ? MinMax1_stage1_val[0] :
              MinMax1_stage1_val[1]);



  assign out0 = MinMax1_stage2_val;

endmodule  // velocityControlHdl_MinMax1

