// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="CNN,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.950000,HLS_SYN_LAT=22500,HLS_SYN_TPT=3978,HLS_SYN_MEM=53,HLS_SYN_DSP=20,HLS_SYN_FF=6270,HLS_SYN_LUT=8172,HLS_VERSION=2018_2}" *)

module CNN (
        ap_clk,
        ap_rst,
        in_image_V_address0,
        in_image_V_ce0,
        in_image_V_d0,
        in_image_V_q0,
        in_image_V_we0,
        in_image_V_address1,
        in_image_V_ce1,
        in_image_V_d1,
        in_image_V_q1,
        in_image_V_we1,
        means_V_address0,
        means_V_ce0,
        means_V_d0,
        means_V_q0,
        means_V_we0,
        means_V_address1,
        means_V_ce1,
        means_V_d1,
        means_V_q1,
        means_V_we1,
        conv_kernel_L1_0_V,
        conv_kernel_L1_1_V,
        conv_kernel_L1_2_V,
        conv_kernel_L1_3_V,
        conv_kernel_L1_4_V,
        conv_kernel_L1_5_V,
        conv_kernel_L1_6_V,
        conv_kernel_L1_7_V,
        conv_kernel_L1_8_V,
        conv_bias_L1_V,
        a_V,
        b_V,
        conv_kernel_L2_0_V_address0,
        conv_kernel_L2_0_V_ce0,
        conv_kernel_L2_0_V_d0,
        conv_kernel_L2_0_V_q0,
        conv_kernel_L2_0_V_we0,
        conv_kernel_L2_0_V_address1,
        conv_kernel_L2_0_V_ce1,
        conv_kernel_L2_0_V_d1,
        conv_kernel_L2_0_V_q1,
        conv_kernel_L2_0_V_we1,
        conv_kernel_L2_1_V_address0,
        conv_kernel_L2_1_V_ce0,
        conv_kernel_L2_1_V_d0,
        conv_kernel_L2_1_V_q0,
        conv_kernel_L2_1_V_we0,
        conv_kernel_L2_1_V_address1,
        conv_kernel_L2_1_V_ce1,
        conv_kernel_L2_1_V_d1,
        conv_kernel_L2_1_V_q1,
        conv_kernel_L2_1_V_we1,
        conv_kernel_L2_2_V_address0,
        conv_kernel_L2_2_V_ce0,
        conv_kernel_L2_2_V_d0,
        conv_kernel_L2_2_V_q0,
        conv_kernel_L2_2_V_we0,
        conv_kernel_L2_2_V_address1,
        conv_kernel_L2_2_V_ce1,
        conv_kernel_L2_2_V_d1,
        conv_kernel_L2_2_V_q1,
        conv_kernel_L2_2_V_we1,
        conv_kernel_L2_3_V_address0,
        conv_kernel_L2_3_V_ce0,
        conv_kernel_L2_3_V_d0,
        conv_kernel_L2_3_V_q0,
        conv_kernel_L2_3_V_we0,
        conv_kernel_L2_3_V_address1,
        conv_kernel_L2_3_V_ce1,
        conv_kernel_L2_3_V_d1,
        conv_kernel_L2_3_V_q1,
        conv_kernel_L2_3_V_we1,
        conv_kernel_L2_4_V_address0,
        conv_kernel_L2_4_V_ce0,
        conv_kernel_L2_4_V_d0,
        conv_kernel_L2_4_V_q0,
        conv_kernel_L2_4_V_we0,
        conv_kernel_L2_4_V_address1,
        conv_kernel_L2_4_V_ce1,
        conv_kernel_L2_4_V_d1,
        conv_kernel_L2_4_V_q1,
        conv_kernel_L2_4_V_we1,
        conv_kernel_L2_5_V_address0,
        conv_kernel_L2_5_V_ce0,
        conv_kernel_L2_5_V_d0,
        conv_kernel_L2_5_V_q0,
        conv_kernel_L2_5_V_we0,
        conv_kernel_L2_5_V_address1,
        conv_kernel_L2_5_V_ce1,
        conv_kernel_L2_5_V_d1,
        conv_kernel_L2_5_V_q1,
        conv_kernel_L2_5_V_we1,
        conv_kernel_L2_6_V_address0,
        conv_kernel_L2_6_V_ce0,
        conv_kernel_L2_6_V_d0,
        conv_kernel_L2_6_V_q0,
        conv_kernel_L2_6_V_we0,
        conv_kernel_L2_6_V_address1,
        conv_kernel_L2_6_V_ce1,
        conv_kernel_L2_6_V_d1,
        conv_kernel_L2_6_V_q1,
        conv_kernel_L2_6_V_we1,
        conv_kernel_L2_7_V_address0,
        conv_kernel_L2_7_V_ce0,
        conv_kernel_L2_7_V_d0,
        conv_kernel_L2_7_V_q0,
        conv_kernel_L2_7_V_we0,
        conv_kernel_L2_7_V_address1,
        conv_kernel_L2_7_V_ce1,
        conv_kernel_L2_7_V_d1,
        conv_kernel_L2_7_V_q1,
        conv_kernel_L2_7_V_we1,
        conv_kernel_L2_8_V_address0,
        conv_kernel_L2_8_V_ce0,
        conv_kernel_L2_8_V_d0,
        conv_kernel_L2_8_V_q0,
        conv_kernel_L2_8_V_we0,
        conv_kernel_L2_8_V_address1,
        conv_kernel_L2_8_V_ce1,
        conv_kernel_L2_8_V_d1,
        conv_kernel_L2_8_V_q1,
        conv_kernel_L2_8_V_we1,
        conv_bias_L2_0_V,
        conv_bias_L2_1_V,
        conv_bias_L2_2_V,
        conv_bias_L2_3_V,
        result_0_V_address0,
        result_0_V_ce0,
        result_0_V_d0,
        result_0_V_q0,
        result_0_V_we0,
        result_0_V_address1,
        result_0_V_ce1,
        result_0_V_d1,
        result_0_V_q1,
        result_0_V_we1,
        result_1_V_address0,
        result_1_V_ce0,
        result_1_V_d0,
        result_1_V_q0,
        result_1_V_we0,
        result_1_V_address1,
        result_1_V_ce1,
        result_1_V_d1,
        result_1_V_q1,
        result_1_V_we1,
        result_2_V_address0,
        result_2_V_ce0,
        result_2_V_d0,
        result_2_V_q0,
        result_2_V_we0,
        result_2_V_address1,
        result_2_V_ce1,
        result_2_V_d1,
        result_2_V_q1,
        result_2_V_we1,
        result_3_V_address0,
        result_3_V_ce0,
        result_3_V_d0,
        result_3_V_q0,
        result_3_V_we0,
        result_3_V_address1,
        result_3_V_ce1,
        result_3_V_d1,
        result_3_V_q1,
        result_3_V_we1,
        result_4_V_address0,
        result_4_V_ce0,
        result_4_V_d0,
        result_4_V_q0,
        result_4_V_we0,
        result_4_V_address1,
        result_4_V_ce1,
        result_4_V_d1,
        result_4_V_q1,
        result_4_V_we1,
        result_5_V_address0,
        result_5_V_ce0,
        result_5_V_d0,
        result_5_V_q0,
        result_5_V_we0,
        result_5_V_address1,
        result_5_V_ce1,
        result_5_V_d1,
        result_5_V_q1,
        result_5_V_we1,
        result_6_V_address0,
        result_6_V_ce0,
        result_6_V_d0,
        result_6_V_q0,
        result_6_V_we0,
        result_6_V_address1,
        result_6_V_ce1,
        result_6_V_d1,
        result_6_V_q1,
        result_6_V_we1,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [9:0] in_image_V_address0;
output   in_image_V_ce0;
output  [17:0] in_image_V_d0;
input  [17:0] in_image_V_q0;
output   in_image_V_we0;
output  [9:0] in_image_V_address1;
output   in_image_V_ce1;
output  [17:0] in_image_V_d1;
input  [17:0] in_image_V_q1;
output   in_image_V_we1;
output  [9:0] means_V_address0;
output   means_V_ce0;
output  [17:0] means_V_d0;
input  [17:0] means_V_q0;
output   means_V_we0;
output  [9:0] means_V_address1;
output   means_V_ce1;
output  [17:0] means_V_d1;
input  [17:0] means_V_q1;
output   means_V_we1;
input  [17:0] conv_kernel_L1_0_V;
input  [17:0] conv_kernel_L1_1_V;
input  [17:0] conv_kernel_L1_2_V;
input  [17:0] conv_kernel_L1_3_V;
input  [17:0] conv_kernel_L1_4_V;
input  [17:0] conv_kernel_L1_5_V;
input  [17:0] conv_kernel_L1_6_V;
input  [17:0] conv_kernel_L1_7_V;
input  [17:0] conv_kernel_L1_8_V;
input  [47:0] conv_bias_L1_V;
input  [17:0] a_V;
input  [17:0] b_V;
output  [1:0] conv_kernel_L2_0_V_address0;
output   conv_kernel_L2_0_V_ce0;
output  [17:0] conv_kernel_L2_0_V_d0;
input  [17:0] conv_kernel_L2_0_V_q0;
output   conv_kernel_L2_0_V_we0;
output  [1:0] conv_kernel_L2_0_V_address1;
output   conv_kernel_L2_0_V_ce1;
output  [17:0] conv_kernel_L2_0_V_d1;
input  [17:0] conv_kernel_L2_0_V_q1;
output   conv_kernel_L2_0_V_we1;
output  [1:0] conv_kernel_L2_1_V_address0;
output   conv_kernel_L2_1_V_ce0;
output  [17:0] conv_kernel_L2_1_V_d0;
input  [17:0] conv_kernel_L2_1_V_q0;
output   conv_kernel_L2_1_V_we0;
output  [1:0] conv_kernel_L2_1_V_address1;
output   conv_kernel_L2_1_V_ce1;
output  [17:0] conv_kernel_L2_1_V_d1;
input  [17:0] conv_kernel_L2_1_V_q1;
output   conv_kernel_L2_1_V_we1;
output  [1:0] conv_kernel_L2_2_V_address0;
output   conv_kernel_L2_2_V_ce0;
output  [17:0] conv_kernel_L2_2_V_d0;
input  [17:0] conv_kernel_L2_2_V_q0;
output   conv_kernel_L2_2_V_we0;
output  [1:0] conv_kernel_L2_2_V_address1;
output   conv_kernel_L2_2_V_ce1;
output  [17:0] conv_kernel_L2_2_V_d1;
input  [17:0] conv_kernel_L2_2_V_q1;
output   conv_kernel_L2_2_V_we1;
output  [1:0] conv_kernel_L2_3_V_address0;
output   conv_kernel_L2_3_V_ce0;
output  [17:0] conv_kernel_L2_3_V_d0;
input  [17:0] conv_kernel_L2_3_V_q0;
output   conv_kernel_L2_3_V_we0;
output  [1:0] conv_kernel_L2_3_V_address1;
output   conv_kernel_L2_3_V_ce1;
output  [17:0] conv_kernel_L2_3_V_d1;
input  [17:0] conv_kernel_L2_3_V_q1;
output   conv_kernel_L2_3_V_we1;
output  [1:0] conv_kernel_L2_4_V_address0;
output   conv_kernel_L2_4_V_ce0;
output  [17:0] conv_kernel_L2_4_V_d0;
input  [17:0] conv_kernel_L2_4_V_q0;
output   conv_kernel_L2_4_V_we0;
output  [1:0] conv_kernel_L2_4_V_address1;
output   conv_kernel_L2_4_V_ce1;
output  [17:0] conv_kernel_L2_4_V_d1;
input  [17:0] conv_kernel_L2_4_V_q1;
output   conv_kernel_L2_4_V_we1;
output  [1:0] conv_kernel_L2_5_V_address0;
output   conv_kernel_L2_5_V_ce0;
output  [17:0] conv_kernel_L2_5_V_d0;
input  [17:0] conv_kernel_L2_5_V_q0;
output   conv_kernel_L2_5_V_we0;
output  [1:0] conv_kernel_L2_5_V_address1;
output   conv_kernel_L2_5_V_ce1;
output  [17:0] conv_kernel_L2_5_V_d1;
input  [17:0] conv_kernel_L2_5_V_q1;
output   conv_kernel_L2_5_V_we1;
output  [1:0] conv_kernel_L2_6_V_address0;
output   conv_kernel_L2_6_V_ce0;
output  [17:0] conv_kernel_L2_6_V_d0;
input  [17:0] conv_kernel_L2_6_V_q0;
output   conv_kernel_L2_6_V_we0;
output  [1:0] conv_kernel_L2_6_V_address1;
output   conv_kernel_L2_6_V_ce1;
output  [17:0] conv_kernel_L2_6_V_d1;
input  [17:0] conv_kernel_L2_6_V_q1;
output   conv_kernel_L2_6_V_we1;
output  [1:0] conv_kernel_L2_7_V_address0;
output   conv_kernel_L2_7_V_ce0;
output  [17:0] conv_kernel_L2_7_V_d0;
input  [17:0] conv_kernel_L2_7_V_q0;
output   conv_kernel_L2_7_V_we0;
output  [1:0] conv_kernel_L2_7_V_address1;
output   conv_kernel_L2_7_V_ce1;
output  [17:0] conv_kernel_L2_7_V_d1;
input  [17:0] conv_kernel_L2_7_V_q1;
output   conv_kernel_L2_7_V_we1;
output  [1:0] conv_kernel_L2_8_V_address0;
output   conv_kernel_L2_8_V_ce0;
output  [17:0] conv_kernel_L2_8_V_d0;
input  [17:0] conv_kernel_L2_8_V_q0;
output   conv_kernel_L2_8_V_we0;
output  [1:0] conv_kernel_L2_8_V_address1;
output   conv_kernel_L2_8_V_ce1;
output  [17:0] conv_kernel_L2_8_V_d1;
input  [17:0] conv_kernel_L2_8_V_q1;
output   conv_kernel_L2_8_V_we1;
input  [47:0] conv_bias_L2_0_V;
input  [47:0] conv_bias_L2_1_V;
input  [47:0] conv_bias_L2_2_V;
input  [47:0] conv_bias_L2_3_V;
output  [6:0] result_0_V_address0;
output   result_0_V_ce0;
output  [47:0] result_0_V_d0;
input  [47:0] result_0_V_q0;
output   result_0_V_we0;
output  [6:0] result_0_V_address1;
output   result_0_V_ce1;
output  [47:0] result_0_V_d1;
input  [47:0] result_0_V_q1;
output   result_0_V_we1;
output  [6:0] result_1_V_address0;
output   result_1_V_ce0;
output  [47:0] result_1_V_d0;
input  [47:0] result_1_V_q0;
output   result_1_V_we0;
output  [6:0] result_1_V_address1;
output   result_1_V_ce1;
output  [47:0] result_1_V_d1;
input  [47:0] result_1_V_q1;
output   result_1_V_we1;
output  [6:0] result_2_V_address0;
output   result_2_V_ce0;
output  [47:0] result_2_V_d0;
input  [47:0] result_2_V_q0;
output   result_2_V_we0;
output  [6:0] result_2_V_address1;
output   result_2_V_ce1;
output  [47:0] result_2_V_d1;
input  [47:0] result_2_V_q1;
output   result_2_V_we1;
output  [6:0] result_3_V_address0;
output   result_3_V_ce0;
output  [47:0] result_3_V_d0;
input  [47:0] result_3_V_q0;
output   result_3_V_we0;
output  [6:0] result_3_V_address1;
output   result_3_V_ce1;
output  [47:0] result_3_V_d1;
input  [47:0] result_3_V_q1;
output   result_3_V_we1;
output  [6:0] result_4_V_address0;
output   result_4_V_ce0;
output  [47:0] result_4_V_d0;
input  [47:0] result_4_V_q0;
output   result_4_V_we0;
output  [6:0] result_4_V_address1;
output   result_4_V_ce1;
output  [47:0] result_4_V_d1;
input  [47:0] result_4_V_q1;
output   result_4_V_we1;
output  [6:0] result_5_V_address0;
output   result_5_V_ce0;
output  [47:0] result_5_V_d0;
input  [47:0] result_5_V_q0;
output   result_5_V_we0;
output  [6:0] result_5_V_address1;
output   result_5_V_ce1;
output  [47:0] result_5_V_d1;
input  [47:0] result_5_V_q1;
output   result_5_V_we1;
output  [6:0] result_6_V_address0;
output   result_6_V_ce0;
output  [47:0] result_6_V_d0;
input  [47:0] result_6_V_q0;
output   result_6_V_we0;
output  [6:0] result_6_V_address1;
output   result_6_V_ce1;
output  [47:0] result_6_V_d1;
input  [47:0] result_6_V_q1;
output   result_6_V_we1;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire   [17:0] mean_removed_V_i_q0;
wire   [17:0] mean_removed_V_t_q0;
wire   [17:0] padded_0_V_i_q0;
wire   [17:0] padded_0_V_i_q1;
wire   [17:0] padded_0_V_t_q0;
wire   [17:0] padded_0_V_t_q1;
wire   [17:0] padded_1_V_i_q0;
wire   [17:0] padded_1_V_i_q1;
wire   [17:0] padded_1_V_t_q0;
wire   [17:0] padded_1_V_t_q1;
wire   [17:0] padded_2_V_i_q0;
wire   [17:0] padded_2_V_i_q1;
wire   [17:0] padded_2_V_t_q0;
wire   [17:0] padded_2_V_t_q1;
wire   [17:0] padded_3_V_i_q0;
wire   [17:0] padded_3_V_i_q1;
wire   [17:0] padded_3_V_t_q0;
wire   [17:0] padded_3_V_t_q1;
wire   [17:0] padded_4_V_i_q0;
wire   [17:0] padded_4_V_i_q1;
wire   [17:0] padded_4_V_t_q0;
wire   [17:0] padded_4_V_t_q1;
wire   [17:0] padded_5_V_i_q0;
wire   [17:0] padded_5_V_i_q1;
wire   [17:0] padded_5_V_t_q0;
wire   [17:0] padded_5_V_t_q1;
wire   [17:0] padded_6_V_i_q0;
wire   [17:0] padded_6_V_i_q1;
wire   [17:0] padded_6_V_t_q0;
wire   [17:0] padded_6_V_t_q1;
wire   [17:0] padded_7_V_i_q0;
wire   [17:0] padded_7_V_i_q1;
wire   [17:0] padded_7_V_t_q0;
wire   [17:0] padded_7_V_t_q1;
wire   [17:0] padded_8_V_i_q0;
wire   [17:0] padded_8_V_i_q1;
wire   [17:0] padded_8_V_t_q0;
wire   [17:0] padded_8_V_t_q1;
wire   [17:0] padded_9_V_i_q0;
wire   [17:0] padded_9_V_i_q1;
wire   [17:0] padded_9_V_t_q0;
wire   [17:0] padded_9_V_t_q1;
wire   [17:0] padded_10_V_i_q0;
wire   [17:0] padded_10_V_i_q1;
wire   [17:0] padded_10_V_t_q0;
wire   [17:0] padded_10_V_t_q1;
wire   [17:0] padded_11_V_i_q0;
wire   [17:0] padded_11_V_i_q1;
wire   [17:0] padded_11_V_t_q0;
wire   [17:0] padded_11_V_t_q1;
wire   [17:0] padded_12_V_i_q0;
wire   [17:0] padded_12_V_i_q1;
wire   [17:0] padded_12_V_t_q0;
wire   [17:0] padded_12_V_t_q1;
wire   [17:0] padded_13_V_i_q0;
wire   [17:0] padded_13_V_i_q1;
wire   [17:0] padded_13_V_t_q0;
wire   [17:0] padded_13_V_t_q1;
wire   [17:0] padded_14_V_i_q0;
wire   [17:0] padded_14_V_i_q1;
wire   [17:0] padded_14_V_t_q0;
wire   [17:0] padded_14_V_t_q1;
wire   [17:0] resampled_0_0_V_i_q0;
wire   [17:0] resampled_0_0_V_t_q0;
wire   [17:0] resampled_0_1_V_i_q0;
wire   [17:0] resampled_0_1_V_t_q0;
wire   [17:0] resampled_0_2_V_i_q0;
wire   [17:0] resampled_0_2_V_t_q0;
wire   [17:0] resampled_0_3_V_i_q0;
wire   [17:0] resampled_0_3_V_t_q0;
wire   [17:0] resampled_0_4_V_i_q0;
wire   [17:0] resampled_0_4_V_t_q0;
wire   [17:0] resampled_1_0_V_i_q0;
wire   [17:0] resampled_1_0_V_t_q0;
wire   [17:0] resampled_1_1_V_i_q0;
wire   [17:0] resampled_1_1_V_t_q0;
wire   [17:0] resampled_1_2_V_i_q0;
wire   [17:0] resampled_1_2_V_t_q0;
wire   [17:0] resampled_1_3_V_i_q0;
wire   [17:0] resampled_1_3_V_t_q0;
wire   [24:0] conv_0_V_i_q0;
wire   [24:0] conv_0_V_t_q0;
wire   [24:0] conv_1_V_i_q0;
wire   [24:0] conv_1_V_t_q0;
wire   [24:0] conv_2_V_i_q0;
wire   [24:0] conv_2_V_t_q0;
wire   [24:0] conv_3_V_i_q0;
wire   [24:0] conv_3_V_t_q0;
wire   [24:0] conv_4_V_i_q0;
wire   [24:0] conv_4_V_t_q0;
wire   [24:0] conv_5_V_i_q0;
wire   [24:0] conv_5_V_t_q0;
wire   [24:0] conv_6_V_i_q0;
wire   [24:0] conv_6_V_t_q0;
wire   [47:0] batchnorm_V_i_q0;
wire   [47:0] batchnorm_V_t_q0;
wire   [47:0] ReLU_V_i_q0;
wire   [47:0] ReLU_V_i_q1;
wire   [47:0] ReLU_V_t_q0;
wire   [47:0] ReLU_V_t_q1;
wire   [24:0] maxpool_V_i_q0;
wire   [24:0] maxpool_V_t_q0;
wire   [24:0] padded_L2_0_V_i_q0;
wire   [24:0] padded_L2_0_V_t_q0;
wire   [24:0] padded_L2_1_V_i_q0;
wire   [24:0] padded_L2_1_V_t_q0;
wire   [24:0] padded_L2_2_V_i_q0;
wire   [24:0] padded_L2_2_V_t_q0;
wire   [24:0] padded_L2_3_V_i_q0;
wire   [24:0] padded_L2_3_V_t_q0;
wire   [24:0] resampled_L2_0_V_i_q0;
wire   [24:0] resampled_L2_0_V_i_q1;
wire   [24:0] resampled_L2_0_V_t_q0;
wire   [24:0] resampled_L2_0_V_t_q1;
wire   [24:0] resampled_L2_1_V_i_q0;
wire   [24:0] resampled_L2_1_V_i_q1;
wire   [24:0] resampled_L2_1_V_t_q0;
wire   [24:0] resampled_L2_1_V_t_q1;
wire    zero_mean_1chan64_U0_ap_start;
wire    zero_mean_1chan64_U0_ap_done;
wire    zero_mean_1chan64_U0_ap_continue;
wire    zero_mean_1chan64_U0_ap_idle;
wire    zero_mean_1chan64_U0_ap_ready;
wire   [9:0] zero_mean_1chan64_U0_in_image_V_address0;
wire    zero_mean_1chan64_U0_in_image_V_ce0;
wire   [9:0] zero_mean_1chan64_U0_out_image_V_address0;
wire    zero_mean_1chan64_U0_out_image_V_ce0;
wire    zero_mean_1chan64_U0_out_image_V_we0;
wire   [17:0] zero_mean_1chan64_U0_out_image_V_d0;
wire   [9:0] zero_mean_1chan64_U0_means_V_address0;
wire    zero_mean_1chan64_U0_means_V_ce0;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_din;
wire    zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_write;
wire   [47:0] zero_mean_1chan64_U0_conv_bias_L1_V_out_din;
wire    zero_mean_1chan64_U0_conv_bias_L1_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_a_V_out_din;
wire    zero_mean_1chan64_U0_a_V_out_write;
wire   [17:0] zero_mean_1chan64_U0_b_V_out_din;
wire    zero_mean_1chan64_U0_b_V_out_write;
wire   [47:0] zero_mean_1chan64_U0_conv_bias_L2_0_V_out_din;
wire    zero_mean_1chan64_U0_conv_bias_L2_0_V_out_write;
wire   [47:0] zero_mean_1chan64_U0_conv_bias_L2_1_V_out_din;
wire    zero_mean_1chan64_U0_conv_bias_L2_1_V_out_write;
wire   [47:0] zero_mean_1chan64_U0_conv_bias_L2_2_V_out_din;
wire    zero_mean_1chan64_U0_conv_bias_L2_2_V_out_write;
wire   [47:0] zero_mean_1chan64_U0_conv_bias_L2_3_V_out_din;
wire    zero_mean_1chan64_U0_conv_bias_L2_3_V_out_write;
wire    ap_channel_done_mean_removed_V;
wire    zero_mean_1chan64_U0_out_image_V_full_n;
wire    efficient_pad_n_1cha_U0_ap_start;
wire    efficient_pad_n_1cha_U0_ap_done;
wire    efficient_pad_n_1cha_U0_ap_continue;
wire    efficient_pad_n_1cha_U0_ap_idle;
wire    efficient_pad_n_1cha_U0_ap_ready;
wire   [9:0] efficient_pad_n_1cha_U0_in_image_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_V_ce0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_0_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_0_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_0_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_0_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_0_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_0_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_0_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_0_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_1_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_1_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_1_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_1_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_1_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_1_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_1_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_1_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_2_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_2_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_2_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_2_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_2_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_2_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_2_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_2_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_3_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_3_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_3_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_3_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_3_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_3_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_3_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_3_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_4_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_4_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_4_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_4_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_4_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_4_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_4_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_4_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_5_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_5_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_5_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_5_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_5_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_5_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_5_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_5_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_6_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_6_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_6_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_6_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_6_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_6_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_6_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_6_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_7_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_7_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_7_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_7_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_7_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_7_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_7_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_7_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_8_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_8_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_8_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_8_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_8_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_8_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_8_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_8_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_9_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_9_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_9_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_9_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_9_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_9_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_9_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_9_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_10_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_10_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_10_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_10_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_10_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_10_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_10_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_10_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_11_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_11_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_11_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_11_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_11_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_11_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_11_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_11_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_12_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_12_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_12_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_12_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_12_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_12_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_12_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_12_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_13_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_13_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_13_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_13_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_13_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_13_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_13_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_13_V_d1;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_14_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_14_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_14_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_14_V_d0;
wire   [5:0] efficient_pad_n_1cha_U0_out_image_14_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_14_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_14_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_14_V_d1;
wire    ap_channel_done_padded_14_V;
wire    efficient_pad_n_1cha_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_padded_14_V;
wire    ap_sync_channel_write_padded_14_V;
wire    ap_channel_done_padded_13_V;
wire    efficient_pad_n_1cha_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_padded_13_V;
wire    ap_sync_channel_write_padded_13_V;
wire    ap_channel_done_padded_12_V;
wire    efficient_pad_n_1cha_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_padded_12_V;
wire    ap_sync_channel_write_padded_12_V;
wire    ap_channel_done_padded_11_V;
wire    efficient_pad_n_1cha_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_padded_11_V;
wire    ap_sync_channel_write_padded_11_V;
wire    ap_channel_done_padded_10_V;
wire    efficient_pad_n_1cha_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_padded_10_V;
wire    ap_sync_channel_write_padded_10_V;
wire    ap_channel_done_padded_9_V;
wire    efficient_pad_n_1cha_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_padded_9_V;
wire    ap_sync_channel_write_padded_9_V;
wire    ap_channel_done_padded_8_V;
wire    efficient_pad_n_1cha_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_padded_8_V;
wire    ap_sync_channel_write_padded_8_V;
wire    ap_channel_done_padded_7_V;
wire    efficient_pad_n_1cha_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_padded_7_V;
wire    ap_sync_channel_write_padded_7_V;
wire    ap_channel_done_padded_6_V;
wire    efficient_pad_n_1cha_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_padded_6_V;
wire    ap_sync_channel_write_padded_6_V;
wire    ap_channel_done_padded_5_V;
wire    efficient_pad_n_1cha_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_padded_5_V;
wire    ap_sync_channel_write_padded_5_V;
wire    ap_channel_done_padded_4_V;
wire    efficient_pad_n_1cha_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_padded_4_V;
wire    ap_sync_channel_write_padded_4_V;
wire    ap_channel_done_padded_3_V;
wire    efficient_pad_n_1cha_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_padded_3_V;
wire    ap_sync_channel_write_padded_3_V;
wire    ap_channel_done_padded_2_V;
wire    efficient_pad_n_1cha_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_padded_2_V;
wire    ap_sync_channel_write_padded_2_V;
wire    ap_channel_done_padded_1_V;
wire    efficient_pad_n_1cha_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_padded_1_V;
wire    ap_sync_channel_write_padded_1_V;
wire    ap_channel_done_padded_0_V;
wire    efficient_pad_n_1cha_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_padded_0_V;
wire    ap_sync_channel_write_padded_0_V;
wire    resample_U0_ap_start;
wire    resample_U0_ap_done;
wire    resample_U0_ap_continue;
wire    resample_U0_ap_idle;
wire    resample_U0_ap_ready;
wire   [5:0] resample_U0_square_image_0_V_address0;
wire    resample_U0_square_image_0_V_ce0;
wire   [5:0] resample_U0_square_image_0_V_address1;
wire    resample_U0_square_image_0_V_ce1;
wire   [5:0] resample_U0_square_image_1_V_address0;
wire    resample_U0_square_image_1_V_ce0;
wire   [5:0] resample_U0_square_image_1_V_address1;
wire    resample_U0_square_image_1_V_ce1;
wire   [5:0] resample_U0_square_image_2_V_address0;
wire    resample_U0_square_image_2_V_ce0;
wire   [5:0] resample_U0_square_image_2_V_address1;
wire    resample_U0_square_image_2_V_ce1;
wire   [5:0] resample_U0_square_image_3_V_address0;
wire    resample_U0_square_image_3_V_ce0;
wire   [5:0] resample_U0_square_image_3_V_address1;
wire    resample_U0_square_image_3_V_ce1;
wire   [5:0] resample_U0_square_image_4_V_address0;
wire    resample_U0_square_image_4_V_ce0;
wire   [5:0] resample_U0_square_image_4_V_address1;
wire    resample_U0_square_image_4_V_ce1;
wire   [5:0] resample_U0_square_image_5_V_address0;
wire    resample_U0_square_image_5_V_ce0;
wire   [5:0] resample_U0_square_image_5_V_address1;
wire    resample_U0_square_image_5_V_ce1;
wire   [5:0] resample_U0_square_image_6_V_address0;
wire    resample_U0_square_image_6_V_ce0;
wire   [5:0] resample_U0_square_image_6_V_address1;
wire    resample_U0_square_image_6_V_ce1;
wire   [5:0] resample_U0_square_image_7_V_address0;
wire    resample_U0_square_image_7_V_ce0;
wire   [5:0] resample_U0_square_image_7_V_address1;
wire    resample_U0_square_image_7_V_ce1;
wire   [5:0] resample_U0_square_image_8_V_address0;
wire    resample_U0_square_image_8_V_ce0;
wire   [5:0] resample_U0_square_image_8_V_address1;
wire    resample_U0_square_image_8_V_ce1;
wire   [5:0] resample_U0_square_image_9_V_address0;
wire    resample_U0_square_image_9_V_ce0;
wire   [5:0] resample_U0_square_image_9_V_address1;
wire    resample_U0_square_image_9_V_ce1;
wire   [5:0] resample_U0_square_image_10_V_address0;
wire    resample_U0_square_image_10_V_ce0;
wire   [5:0] resample_U0_square_image_10_V_address1;
wire    resample_U0_square_image_10_V_ce1;
wire   [5:0] resample_U0_square_image_11_V_address0;
wire    resample_U0_square_image_11_V_ce0;
wire   [5:0] resample_U0_square_image_11_V_address1;
wire    resample_U0_square_image_11_V_ce1;
wire   [5:0] resample_U0_square_image_12_V_address0;
wire    resample_U0_square_image_12_V_ce0;
wire   [5:0] resample_U0_square_image_12_V_address1;
wire    resample_U0_square_image_12_V_ce1;
wire   [5:0] resample_U0_square_image_13_V_address0;
wire    resample_U0_square_image_13_V_ce0;
wire   [5:0] resample_U0_square_image_13_V_address1;
wire    resample_U0_square_image_13_V_ce1;
wire   [5:0] resample_U0_square_image_14_V_address0;
wire    resample_U0_square_image_14_V_ce0;
wire   [5:0] resample_U0_square_image_14_V_address1;
wire    resample_U0_square_image_14_V_ce1;
wire   [9:0] resample_U0_resampled_0_0_V_address0;
wire    resample_U0_resampled_0_0_V_ce0;
wire    resample_U0_resampled_0_0_V_we0;
wire   [17:0] resample_U0_resampled_0_0_V_d0;
wire   [9:0] resample_U0_resampled_0_1_V_address0;
wire    resample_U0_resampled_0_1_V_ce0;
wire    resample_U0_resampled_0_1_V_we0;
wire   [17:0] resample_U0_resampled_0_1_V_d0;
wire   [9:0] resample_U0_resampled_0_2_V_address0;
wire    resample_U0_resampled_0_2_V_ce0;
wire    resample_U0_resampled_0_2_V_we0;
wire   [17:0] resample_U0_resampled_0_2_V_d0;
wire   [9:0] resample_U0_resampled_0_3_V_address0;
wire    resample_U0_resampled_0_3_V_ce0;
wire    resample_U0_resampled_0_3_V_we0;
wire   [17:0] resample_U0_resampled_0_3_V_d0;
wire   [9:0] resample_U0_resampled_0_4_V_address0;
wire    resample_U0_resampled_0_4_V_ce0;
wire    resample_U0_resampled_0_4_V_we0;
wire   [17:0] resample_U0_resampled_0_4_V_d0;
wire   [9:0] resample_U0_resampled_1_0_V_address0;
wire    resample_U0_resampled_1_0_V_ce0;
wire    resample_U0_resampled_1_0_V_we0;
wire   [17:0] resample_U0_resampled_1_0_V_d0;
wire   [9:0] resample_U0_resampled_1_1_V_address0;
wire    resample_U0_resampled_1_1_V_ce0;
wire    resample_U0_resampled_1_1_V_we0;
wire   [17:0] resample_U0_resampled_1_1_V_d0;
wire   [9:0] resample_U0_resampled_1_2_V_address0;
wire    resample_U0_resampled_1_2_V_ce0;
wire    resample_U0_resampled_1_2_V_we0;
wire   [17:0] resample_U0_resampled_1_2_V_d0;
wire   [9:0] resample_U0_resampled_1_3_V_address0;
wire    resample_U0_resampled_1_3_V_ce0;
wire    resample_U0_resampled_1_3_V_we0;
wire   [17:0] resample_U0_resampled_1_3_V_d0;
wire    ap_channel_done_resampled_1_3_V;
wire    resample_U0_resampled_1_3_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_3_V;
wire    ap_sync_channel_write_resampled_1_3_V;
wire    ap_channel_done_resampled_1_2_V;
wire    resample_U0_resampled_1_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_2_V;
wire    ap_sync_channel_write_resampled_1_2_V;
wire    ap_channel_done_resampled_1_1_V;
wire    resample_U0_resampled_1_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_1_V;
wire    ap_sync_channel_write_resampled_1_1_V;
wire    ap_channel_done_resampled_1_0_V;
wire    resample_U0_resampled_1_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_0_V;
wire    ap_sync_channel_write_resampled_1_0_V;
wire    ap_channel_done_resampled_0_4_V;
wire    resample_U0_resampled_0_4_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_4_V;
wire    ap_sync_channel_write_resampled_0_4_V;
wire    ap_channel_done_resampled_0_3_V;
wire    resample_U0_resampled_0_3_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_3_V;
wire    ap_sync_channel_write_resampled_0_3_V;
wire    ap_channel_done_resampled_0_2_V;
wire    resample_U0_resampled_0_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_2_V;
wire    ap_sync_channel_write_resampled_0_2_V;
wire    ap_channel_done_resampled_0_1_V;
wire    resample_U0_resampled_0_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_1_V;
wire    ap_sync_channel_write_resampled_0_1_V;
wire    ap_channel_done_resampled_0_0_V;
wire    resample_U0_resampled_0_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_0_V;
wire    ap_sync_channel_write_resampled_0_0_V;
wire    conv2d_3x3_1chan_rev_U0_ap_start;
wire    conv2d_3x3_1chan_rev_U0_ap_done;
wire    conv2d_3x3_1chan_rev_U0_ap_continue;
wire    conv2d_3x3_1chan_rev_U0_ap_idle;
wire    conv2d_3x3_1chan_rev_U0_ap_ready;
wire    conv2d_3x3_1chan_rev_U0_kernel_0_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_1_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_2_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_3_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_4_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_5_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_6_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_7_V_read;
wire    conv2d_3x3_1chan_rev_U0_kernel_8_V_read;
wire    conv2d_3x3_1chan_rev_U0_bias_V_read;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_3_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_3_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_4_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_4_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_3_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_3_V_ce0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_0_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_1_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_2_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_3_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_3_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_4_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_4_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_5_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_5_V_d0;
wire   [6:0] conv2d_3x3_1chan_rev_U0_out_image_6_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_6_V_d0;
wire    ap_channel_done_conv_6_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_conv_6_V;
wire    ap_sync_channel_write_conv_6_V;
wire    ap_channel_done_conv_5_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_conv_5_V;
wire    ap_sync_channel_write_conv_5_V;
wire    ap_channel_done_conv_4_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_conv_4_V;
wire    ap_sync_channel_write_conv_4_V;
wire    ap_channel_done_conv_3_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_conv_3_V;
wire    ap_sync_channel_write_conv_3_V;
wire    ap_channel_done_conv_2_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_conv_2_V;
wire    ap_sync_channel_write_conv_2_V;
wire    ap_channel_done_conv_1_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_conv_1_V;
wire    ap_sync_channel_write_conv_1_V;
wire    ap_channel_done_conv_0_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_conv_0_V;
wire    ap_sync_channel_write_conv_0_V;
wire    batch_norm_U0_ap_start;
wire    batch_norm_U0_ap_done;
wire    batch_norm_U0_ap_continue;
wire    batch_norm_U0_ap_idle;
wire    batch_norm_U0_ap_ready;
wire   [6:0] batch_norm_U0_in_image_0_V_address0;
wire    batch_norm_U0_in_image_0_V_ce0;
wire   [6:0] batch_norm_U0_in_image_1_V_address0;
wire    batch_norm_U0_in_image_1_V_ce0;
wire   [6:0] batch_norm_U0_in_image_2_V_address0;
wire    batch_norm_U0_in_image_2_V_ce0;
wire   [6:0] batch_norm_U0_in_image_3_V_address0;
wire    batch_norm_U0_in_image_3_V_ce0;
wire   [6:0] batch_norm_U0_in_image_4_V_address0;
wire    batch_norm_U0_in_image_4_V_ce0;
wire   [6:0] batch_norm_U0_in_image_5_V_address0;
wire    batch_norm_U0_in_image_5_V_ce0;
wire   [6:0] batch_norm_U0_in_image_6_V_address0;
wire    batch_norm_U0_in_image_6_V_ce0;
wire    batch_norm_U0_A_V_read;
wire    batch_norm_U0_B_V_read;
wire   [9:0] batch_norm_U0_out_image_V_address0;
wire    batch_norm_U0_out_image_V_ce0;
wire    batch_norm_U0_out_image_V_we0;
wire   [47:0] batch_norm_U0_out_image_V_d0;
wire    ap_channel_done_batchnorm_V;
wire    batch_norm_U0_out_image_V_full_n;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire   [9:0] relu_U0_in_features_V_address0;
wire    relu_U0_in_features_V_ce0;
wire   [9:0] relu_U0_activations_V_address0;
wire    relu_U0_activations_V_ce0;
wire    relu_U0_activations_V_we0;
wire   [47:0] relu_U0_activations_V_d0;
wire    ap_channel_done_ReLU_V;
wire    relu_U0_activations_V_full_n;
wire    max_pool_1chan_U0_ap_start;
wire    max_pool_1chan_U0_ap_done;
wire    max_pool_1chan_U0_ap_continue;
wire    max_pool_1chan_U0_ap_idle;
wire    max_pool_1chan_U0_ap_ready;
wire   [9:0] max_pool_1chan_U0_in_image_V_address0;
wire    max_pool_1chan_U0_in_image_V_ce0;
wire   [9:0] max_pool_1chan_U0_in_image_V_address1;
wire    max_pool_1chan_U0_in_image_V_ce1;
wire   [7:0] max_pool_1chan_U0_out_image_V_address0;
wire    max_pool_1chan_U0_out_image_V_ce0;
wire    max_pool_1chan_U0_out_image_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_V_d0;
wire    ap_channel_done_maxpool_V;
wire    max_pool_1chan_U0_out_image_V_full_n;
wire    pad_for_conv2_U0_ap_start;
wire    pad_for_conv2_U0_ap_done;
wire    pad_for_conv2_U0_ap_continue;
wire    pad_for_conv2_U0_ap_idle;
wire    pad_for_conv2_U0_ap_ready;
wire   [7:0] pad_for_conv2_U0_in_image_V_address0;
wire    pad_for_conv2_U0_in_image_V_ce0;
wire   [5:0] pad_for_conv2_U0_out_image_0_V_address0;
wire    pad_for_conv2_U0_out_image_0_V_ce0;
wire    pad_for_conv2_U0_out_image_0_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_0_V_d0;
wire   [5:0] pad_for_conv2_U0_out_image_0_V_address1;
wire    pad_for_conv2_U0_out_image_0_V_ce1;
wire    pad_for_conv2_U0_out_image_0_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_0_V_d1;
wire   [5:0] pad_for_conv2_U0_out_image_1_V_address0;
wire    pad_for_conv2_U0_out_image_1_V_ce0;
wire    pad_for_conv2_U0_out_image_1_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_1_V_d0;
wire   [5:0] pad_for_conv2_U0_out_image_1_V_address1;
wire    pad_for_conv2_U0_out_image_1_V_ce1;
wire    pad_for_conv2_U0_out_image_1_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_1_V_d1;
wire   [5:0] pad_for_conv2_U0_out_image_2_V_address0;
wire    pad_for_conv2_U0_out_image_2_V_ce0;
wire    pad_for_conv2_U0_out_image_2_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_2_V_d0;
wire   [5:0] pad_for_conv2_U0_out_image_2_V_address1;
wire    pad_for_conv2_U0_out_image_2_V_ce1;
wire    pad_for_conv2_U0_out_image_2_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_2_V_d1;
wire   [5:0] pad_for_conv2_U0_out_image_3_V_address0;
wire    pad_for_conv2_U0_out_image_3_V_ce0;
wire    pad_for_conv2_U0_out_image_3_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_3_V_d0;
wire   [5:0] pad_for_conv2_U0_out_image_3_V_address1;
wire    pad_for_conv2_U0_out_image_3_V_ce1;
wire    pad_for_conv2_U0_out_image_3_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_3_V_d1;
wire    ap_channel_done_padded_L2_3_V;
wire    pad_for_conv2_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_3_V;
wire    ap_sync_channel_write_padded_L2_3_V;
wire    ap_channel_done_padded_L2_2_V;
wire    pad_for_conv2_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_2_V;
wire    ap_sync_channel_write_padded_L2_2_V;
wire    ap_channel_done_padded_L2_1_V;
wire    pad_for_conv2_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_1_V;
wire    ap_sync_channel_write_padded_L2_1_V;
wire    ap_channel_done_padded_L2_0_V;
wire    pad_for_conv2_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_0_V;
wire    ap_sync_channel_write_padded_L2_0_V;
wire    resample_for_conv2_U0_ap_start;
wire    resample_for_conv2_U0_ap_done;
wire    resample_for_conv2_U0_ap_continue;
wire    resample_for_conv2_U0_ap_idle;
wire    resample_for_conv2_U0_ap_ready;
wire   [5:0] resample_for_conv2_U0_square_image_0_V_address0;
wire    resample_for_conv2_U0_square_image_0_V_ce0;
wire   [5:0] resample_for_conv2_U0_square_image_1_V_address0;
wire    resample_for_conv2_U0_square_image_1_V_ce0;
wire   [5:0] resample_for_conv2_U0_square_image_2_V_address0;
wire    resample_for_conv2_U0_square_image_2_V_ce0;
wire   [5:0] resample_for_conv2_U0_square_image_3_V_address0;
wire    resample_for_conv2_U0_square_image_3_V_ce0;
wire   [9:0] resample_for_conv2_U0_resampled_0_V_address0;
wire    resample_for_conv2_U0_resampled_0_V_ce0;
wire    resample_for_conv2_U0_resampled_0_V_we0;
wire   [24:0] resample_for_conv2_U0_resampled_0_V_d0;
wire   [9:0] resample_for_conv2_U0_resampled_1_V_address0;
wire    resample_for_conv2_U0_resampled_1_V_ce0;
wire    resample_for_conv2_U0_resampled_1_V_we0;
wire   [24:0] resample_for_conv2_U0_resampled_1_V_d0;
wire    ap_channel_done_resampled_L2_1_V;
wire    resample_for_conv2_U0_resampled_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_L2_1_V;
wire    ap_sync_channel_write_resampled_L2_1_V;
wire    ap_channel_done_resampled_L2_0_V;
wire    resample_for_conv2_U0_resampled_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_L2_0_V;
wire    ap_sync_channel_write_resampled_L2_0_V;
wire    conv2d_3x3_4chan_rev_U0_ap_start;
wire    conv2d_3x3_4chan_rev_U0_ap_done;
wire    conv2d_3x3_4chan_rev_U0_ap_continue;
wire    conv2d_3x3_4chan_rev_U0_ap_idle;
wire    conv2d_3x3_4chan_rev_U0_ap_ready;
wire    conv2d_3x3_4chan_rev_U0_bias_0_V_read;
wire    conv2d_3x3_4chan_rev_U0_bias_1_V_read;
wire    conv2d_3x3_4chan_rev_U0_bias_2_V_read;
wire    conv2d_3x3_4chan_rev_U0_bias_3_V_read;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_0_V_address1;
wire    conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_1_V_address1;
wire    conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;
wire   [6:0] conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;
wire    ap_sync_continue;
wire    mean_removed_V_i_full_n;
wire    mean_removed_V_t_empty_n;
wire    padded_0_V_i_full_n;
wire    padded_0_V_t_empty_n;
wire    padded_1_V_i_full_n;
wire    padded_1_V_t_empty_n;
wire    padded_2_V_i_full_n;
wire    padded_2_V_t_empty_n;
wire    padded_3_V_i_full_n;
wire    padded_3_V_t_empty_n;
wire    padded_4_V_i_full_n;
wire    padded_4_V_t_empty_n;
wire    padded_5_V_i_full_n;
wire    padded_5_V_t_empty_n;
wire    padded_6_V_i_full_n;
wire    padded_6_V_t_empty_n;
wire    padded_7_V_i_full_n;
wire    padded_7_V_t_empty_n;
wire    padded_8_V_i_full_n;
wire    padded_8_V_t_empty_n;
wire    padded_9_V_i_full_n;
wire    padded_9_V_t_empty_n;
wire    padded_10_V_i_full_n;
wire    padded_10_V_t_empty_n;
wire    padded_11_V_i_full_n;
wire    padded_11_V_t_empty_n;
wire    padded_12_V_i_full_n;
wire    padded_12_V_t_empty_n;
wire    padded_13_V_i_full_n;
wire    padded_13_V_t_empty_n;
wire    padded_14_V_i_full_n;
wire    padded_14_V_t_empty_n;
wire    resampled_0_0_V_i_full_n;
wire    resampled_0_0_V_t_empty_n;
wire    resampled_0_1_V_i_full_n;
wire    resampled_0_1_V_t_empty_n;
wire    resampled_0_2_V_i_full_n;
wire    resampled_0_2_V_t_empty_n;
wire    resampled_0_3_V_i_full_n;
wire    resampled_0_3_V_t_empty_n;
wire    resampled_0_4_V_i_full_n;
wire    resampled_0_4_V_t_empty_n;
wire    resampled_1_0_V_i_full_n;
wire    resampled_1_0_V_t_empty_n;
wire    resampled_1_1_V_i_full_n;
wire    resampled_1_1_V_t_empty_n;
wire    resampled_1_2_V_i_full_n;
wire    resampled_1_2_V_t_empty_n;
wire    resampled_1_3_V_i_full_n;
wire    resampled_1_3_V_t_empty_n;
wire    conv_0_V_i_full_n;
wire    conv_0_V_t_empty_n;
wire    conv_1_V_i_full_n;
wire    conv_1_V_t_empty_n;
wire    conv_2_V_i_full_n;
wire    conv_2_V_t_empty_n;
wire    conv_3_V_i_full_n;
wire    conv_3_V_t_empty_n;
wire    conv_4_V_i_full_n;
wire    conv_4_V_t_empty_n;
wire    conv_5_V_i_full_n;
wire    conv_5_V_t_empty_n;
wire    conv_6_V_i_full_n;
wire    conv_6_V_t_empty_n;
wire    batchnorm_V_i_full_n;
wire    batchnorm_V_t_empty_n;
wire    ReLU_V_i_full_n;
wire    ReLU_V_t_empty_n;
wire   [47:0] ReLU_V_t_d1;
wire    ReLU_V_t_we1;
wire    maxpool_V_i_full_n;
wire    maxpool_V_t_empty_n;
wire    padded_L2_0_V_i_full_n;
wire    padded_L2_0_V_t_empty_n;
wire    padded_L2_1_V_i_full_n;
wire    padded_L2_1_V_t_empty_n;
wire    padded_L2_2_V_i_full_n;
wire    padded_L2_2_V_t_empty_n;
wire    padded_L2_3_V_i_full_n;
wire    padded_L2_3_V_t_empty_n;
wire    resampled_L2_0_V_i_full_n;
wire    resampled_L2_0_V_t_empty_n;
wire   [24:0] resampled_L2_0_V_t_d1;
wire    resampled_L2_0_V_t_we1;
wire    resampled_L2_1_V_i_full_n;
wire    resampled_L2_1_V_t_empty_n;
wire   [24:0] resampled_L2_1_V_t_d1;
wire    resampled_L2_1_V_t_we1;
wire    conv_kernel_L1_0_V_s_full_n;
wire   [17:0] conv_kernel_L1_0_V_s_dout;
wire    conv_kernel_L1_0_V_s_empty_n;
wire    conv_kernel_L1_1_V_s_full_n;
wire   [17:0] conv_kernel_L1_1_V_s_dout;
wire    conv_kernel_L1_1_V_s_empty_n;
wire    conv_kernel_L1_2_V_s_full_n;
wire   [17:0] conv_kernel_L1_2_V_s_dout;
wire    conv_kernel_L1_2_V_s_empty_n;
wire    conv_kernel_L1_3_V_s_full_n;
wire   [17:0] conv_kernel_L1_3_V_s_dout;
wire    conv_kernel_L1_3_V_s_empty_n;
wire    conv_kernel_L1_4_V_s_full_n;
wire   [17:0] conv_kernel_L1_4_V_s_dout;
wire    conv_kernel_L1_4_V_s_empty_n;
wire    conv_kernel_L1_5_V_s_full_n;
wire   [17:0] conv_kernel_L1_5_V_s_dout;
wire    conv_kernel_L1_5_V_s_empty_n;
wire    conv_kernel_L1_6_V_s_full_n;
wire   [17:0] conv_kernel_L1_6_V_s_dout;
wire    conv_kernel_L1_6_V_s_empty_n;
wire    conv_kernel_L1_7_V_s_full_n;
wire   [17:0] conv_kernel_L1_7_V_s_dout;
wire    conv_kernel_L1_7_V_s_empty_n;
wire    conv_kernel_L1_8_V_s_full_n;
wire   [17:0] conv_kernel_L1_8_V_s_dout;
wire    conv_kernel_L1_8_V_s_empty_n;
wire    conv_bias_L1_V_c_full_n;
wire   [47:0] conv_bias_L1_V_c_dout;
wire    conv_bias_L1_V_c_empty_n;
wire    a_V_c_full_n;
wire   [17:0] a_V_c_dout;
wire    a_V_c_empty_n;
wire    b_V_c_full_n;
wire   [17:0] b_V_c_dout;
wire    b_V_c_empty_n;
wire    conv_bias_L2_0_V_c_full_n;
wire   [47:0] conv_bias_L2_0_V_c_dout;
wire    conv_bias_L2_0_V_c_empty_n;
wire    conv_bias_L2_1_V_c_full_n;
wire   [47:0] conv_bias_L2_1_V_c_dout;
wire    conv_bias_L2_1_V_c_empty_n;
wire    conv_bias_L2_2_V_c_full_n;
wire   [47:0] conv_bias_L2_2_V_c_dout;
wire    conv_bias_L2_2_V_c_empty_n;
wire    conv_bias_L2_3_V_c_full_n;
wire   [47:0] conv_bias_L2_3_V_c_dout;
wire    conv_bias_L2_3_V_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_zero_mean_1chan64_U0_ap_ready;
wire    ap_sync_zero_mean_1chan64_U0_ap_ready;
reg   [1:0] zero_mean_1chan64_U0_ap_ready_count;
reg    ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready;
wire    ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
reg   [1:0] conv2d_3x3_4chan_rev_U0_ap_ready_count;
wire    zero_mean_1chan64_U0_start_full_n;
wire    zero_mean_1chan64_U0_start_write;
wire    efficient_pad_n_1cha_U0_start_full_n;
wire    efficient_pad_n_1cha_U0_start_write;
wire    resample_U0_start_full_n;
wire    resample_U0_start_write;
wire    conv2d_3x3_1chan_rev_U0_start_full_n;
wire    conv2d_3x3_1chan_rev_U0_start_write;
wire    batch_norm_U0_start_full_n;
wire    batch_norm_U0_start_write;
wire    relu_U0_start_full_n;
wire    relu_U0_start_write;
wire    max_pool_1chan_U0_start_full_n;
wire    max_pool_1chan_U0_start_write;
wire    pad_for_conv2_U0_start_full_n;
wire    pad_for_conv2_U0_start_write;
wire    resample_for_conv2_U0_start_full_n;
wire    resample_for_conv2_U0_start_write;
wire    conv2d_3x3_4chan_rev_U0_start_full_n;
wire    conv2d_3x3_4chan_rev_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_padded_14_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_13_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_12_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_11_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_10_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_9_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_8_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_7_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_6_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_5_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_4_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_3_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_2_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_1_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_3_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_4_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_3_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_0_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_6_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_5_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_4_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_3_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_2_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_1_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_0_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_3_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_2_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_L2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_L2_0_V = 1'b0;
#0 ap_sync_reg_zero_mean_1chan64_U0_ap_ready = 1'b0;
#0 zero_mean_1chan64_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready = 1'b0;
#0 conv2d_3x3_4chan_rev_U0_ap_ready_count = 2'd0;
end

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
mean_removed_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan64_U0_out_image_V_address0),
    .i_ce0(zero_mean_1chan64_U0_out_image_V_ce0),
    .i_we0(zero_mean_1chan64_U0_out_image_V_we0),
    .i_d0(zero_mean_1chan64_U0_out_image_V_d0),
    .i_q0(mean_removed_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_V_i_full_n),
    .i_write(zero_mean_1chan64_U0_ap_done),
    .t_empty_n(mean_removed_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_0_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_0_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_0_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_0_V_d0),
    .i_q0(padded_0_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_0_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_0_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_0_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_0_V_d1),
    .i_q1(padded_0_V_i_q1),
    .t_address0(resample_U0_square_image_0_V_address0),
    .t_ce0(resample_U0_square_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_0_V_t_q0),
    .t_address1(resample_U0_square_image_0_V_address1),
    .t_ce1(resample_U0_square_image_0_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_0_V_i_full_n),
    .i_write(ap_channel_done_padded_0_V),
    .t_empty_n(padded_0_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_1_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_1_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_1_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_1_V_d0),
    .i_q0(padded_1_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_1_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_1_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_1_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_1_V_d1),
    .i_q1(padded_1_V_i_q1),
    .t_address0(resample_U0_square_image_1_V_address0),
    .t_ce0(resample_U0_square_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_1_V_t_q0),
    .t_address1(resample_U0_square_image_1_V_address1),
    .t_ce1(resample_U0_square_image_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_1_V_i_full_n),
    .i_write(ap_channel_done_padded_1_V),
    .t_empty_n(padded_1_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_2_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_2_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_2_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_2_V_d0),
    .i_q0(padded_2_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_2_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_2_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_2_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_2_V_d1),
    .i_q1(padded_2_V_i_q1),
    .t_address0(resample_U0_square_image_2_V_address0),
    .t_ce0(resample_U0_square_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_2_V_t_q0),
    .t_address1(resample_U0_square_image_2_V_address1),
    .t_ce1(resample_U0_square_image_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_2_V_i_full_n),
    .i_write(ap_channel_done_padded_2_V),
    .t_empty_n(padded_2_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_3_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_3_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_3_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_3_V_d0),
    .i_q0(padded_3_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_3_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_3_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_3_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_3_V_d1),
    .i_q1(padded_3_V_i_q1),
    .t_address0(resample_U0_square_image_3_V_address0),
    .t_ce0(resample_U0_square_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_3_V_t_q0),
    .t_address1(resample_U0_square_image_3_V_address1),
    .t_ce1(resample_U0_square_image_3_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_3_V_i_full_n),
    .i_write(ap_channel_done_padded_3_V),
    .t_empty_n(padded_3_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_4_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_4_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_4_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_4_V_d0),
    .i_q0(padded_4_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_4_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_4_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_4_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_4_V_d1),
    .i_q1(padded_4_V_i_q1),
    .t_address0(resample_U0_square_image_4_V_address0),
    .t_ce0(resample_U0_square_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_4_V_t_q0),
    .t_address1(resample_U0_square_image_4_V_address1),
    .t_ce1(resample_U0_square_image_4_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_4_V_i_full_n),
    .i_write(ap_channel_done_padded_4_V),
    .t_empty_n(padded_4_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_5_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_5_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_5_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_5_V_d0),
    .i_q0(padded_5_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_5_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_5_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_5_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_5_V_d1),
    .i_q1(padded_5_V_i_q1),
    .t_address0(resample_U0_square_image_5_V_address0),
    .t_ce0(resample_U0_square_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_5_V_t_q0),
    .t_address1(resample_U0_square_image_5_V_address1),
    .t_ce1(resample_U0_square_image_5_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_5_V_i_full_n),
    .i_write(ap_channel_done_padded_5_V),
    .t_empty_n(padded_5_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_6_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_6_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_6_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_6_V_d0),
    .i_q0(padded_6_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_6_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_6_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_6_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_6_V_d1),
    .i_q1(padded_6_V_i_q1),
    .t_address0(resample_U0_square_image_6_V_address0),
    .t_ce0(resample_U0_square_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_6_V_t_q0),
    .t_address1(resample_U0_square_image_6_V_address1),
    .t_ce1(resample_U0_square_image_6_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_6_V_i_full_n),
    .i_write(ap_channel_done_padded_6_V),
    .t_empty_n(padded_6_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_7_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_7_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_7_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_7_V_d0),
    .i_q0(padded_7_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_7_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_7_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_7_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_7_V_d1),
    .i_q1(padded_7_V_i_q1),
    .t_address0(resample_U0_square_image_7_V_address0),
    .t_ce0(resample_U0_square_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_7_V_t_q0),
    .t_address1(resample_U0_square_image_7_V_address1),
    .t_ce1(resample_U0_square_image_7_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_7_V_i_full_n),
    .i_write(ap_channel_done_padded_7_V),
    .t_empty_n(padded_7_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_8_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_8_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_8_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_8_V_d0),
    .i_q0(padded_8_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_8_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_8_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_8_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_8_V_d1),
    .i_q1(padded_8_V_i_q1),
    .t_address0(resample_U0_square_image_8_V_address0),
    .t_ce0(resample_U0_square_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_8_V_t_q0),
    .t_address1(resample_U0_square_image_8_V_address1),
    .t_ce1(resample_U0_square_image_8_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_8_V_i_full_n),
    .i_write(ap_channel_done_padded_8_V),
    .t_empty_n(padded_8_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_9_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_9_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_9_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_9_V_d0),
    .i_q0(padded_9_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_9_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_9_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_9_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_9_V_d1),
    .i_q1(padded_9_V_i_q1),
    .t_address0(resample_U0_square_image_9_V_address0),
    .t_ce0(resample_U0_square_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_9_V_t_q0),
    .t_address1(resample_U0_square_image_9_V_address1),
    .t_ce1(resample_U0_square_image_9_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_9_V_i_full_n),
    .i_write(ap_channel_done_padded_9_V),
    .t_empty_n(padded_9_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_10_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_10_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_10_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_10_V_d0),
    .i_q0(padded_10_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_10_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_10_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_10_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_10_V_d1),
    .i_q1(padded_10_V_i_q1),
    .t_address0(resample_U0_square_image_10_V_address0),
    .t_ce0(resample_U0_square_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_10_V_t_q0),
    .t_address1(resample_U0_square_image_10_V_address1),
    .t_ce1(resample_U0_square_image_10_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_10_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_10_V_i_full_n),
    .i_write(ap_channel_done_padded_10_V),
    .t_empty_n(padded_10_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_11_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_11_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_11_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_11_V_d0),
    .i_q0(padded_11_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_11_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_11_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_11_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_11_V_d1),
    .i_q1(padded_11_V_i_q1),
    .t_address0(resample_U0_square_image_11_V_address0),
    .t_ce0(resample_U0_square_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_11_V_t_q0),
    .t_address1(resample_U0_square_image_11_V_address1),
    .t_ce1(resample_U0_square_image_11_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_11_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_11_V_i_full_n),
    .i_write(ap_channel_done_padded_11_V),
    .t_empty_n(padded_11_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_12_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_12_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_12_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_12_V_d0),
    .i_q0(padded_12_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_12_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_12_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_12_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_12_V_d1),
    .i_q1(padded_12_V_i_q1),
    .t_address0(resample_U0_square_image_12_V_address0),
    .t_ce0(resample_U0_square_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_12_V_t_q0),
    .t_address1(resample_U0_square_image_12_V_address1),
    .t_ce1(resample_U0_square_image_12_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_12_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_12_V_i_full_n),
    .i_write(ap_channel_done_padded_12_V),
    .t_empty_n(padded_12_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_13_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_13_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_13_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_13_V_d0),
    .i_q0(padded_13_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_13_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_13_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_13_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_13_V_d1),
    .i_q1(padded_13_V_i_q1),
    .t_address0(resample_U0_square_image_13_V_address0),
    .t_ce0(resample_U0_square_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_13_V_t_q0),
    .t_address1(resample_U0_square_image_13_V_address1),
    .t_ce1(resample_U0_square_image_13_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_13_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_13_V_i_full_n),
    .i_write(ap_channel_done_padded_13_V),
    .t_empty_n(padded_13_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
padded_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_14_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_14_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_14_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_14_V_d0),
    .i_q0(padded_14_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_14_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_14_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_14_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_14_V_d1),
    .i_q1(padded_14_V_i_q1),
    .t_address0(resample_U0_square_image_14_V_address0),
    .t_ce0(resample_U0_square_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_14_V_t_q0),
    .t_address1(resample_U0_square_image_14_V_address1),
    .t_ce1(resample_U0_square_image_14_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_14_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_14_V_i_full_n),
    .i_write(ap_channel_done_padded_14_V),
    .t_empty_n(padded_14_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_0_V_address0),
    .i_ce0(resample_U0_resampled_0_0_V_ce0),
    .i_we0(resample_U0_resampled_0_0_V_we0),
    .i_d0(resample_U0_resampled_0_0_V_d0),
    .i_q0(resampled_0_0_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_0_V),
    .t_empty_n(resampled_0_0_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_1_V_address0),
    .i_ce0(resample_U0_resampled_0_1_V_ce0),
    .i_we0(resample_U0_resampled_0_1_V_we0),
    .i_d0(resample_U0_resampled_0_1_V_d0),
    .i_q0(resampled_0_1_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_1_V),
    .t_empty_n(resampled_0_1_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_2_V_address0),
    .i_ce0(resample_U0_resampled_0_2_V_ce0),
    .i_we0(resample_U0_resampled_0_2_V_we0),
    .i_d0(resample_U0_resampled_0_2_V_d0),
    .i_q0(resampled_0_2_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_2_V),
    .t_empty_n(resampled_0_2_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_3_V_address0),
    .i_ce0(resample_U0_resampled_0_3_V_ce0),
    .i_we0(resample_U0_resampled_0_3_V_we0),
    .i_d0(resample_U0_resampled_0_3_V_d0),
    .i_q0(resampled_0_3_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_3_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_3_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_3_V),
    .t_empty_n(resampled_0_3_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_4_V_address0),
    .i_ce0(resample_U0_resampled_0_4_V_ce0),
    .i_we0(resample_U0_resampled_0_4_V_we0),
    .i_d0(resample_U0_resampled_0_4_V_d0),
    .i_q0(resampled_0_4_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_4_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_4_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_4_V),
    .t_empty_n(resampled_0_4_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_0_V_address0),
    .i_ce0(resample_U0_resampled_1_0_V_ce0),
    .i_we0(resample_U0_resampled_1_0_V_we0),
    .i_d0(resample_U0_resampled_1_0_V_d0),
    .i_q0(resampled_1_0_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_0_V),
    .t_empty_n(resampled_1_0_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_1_V_address0),
    .i_ce0(resample_U0_resampled_1_1_V_ce0),
    .i_we0(resample_U0_resampled_1_1_V_we0),
    .i_d0(resample_U0_resampled_1_1_V_d0),
    .i_q0(resampled_1_1_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_1_V),
    .t_empty_n(resampled_1_1_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_2_V_address0),
    .i_ce0(resample_U0_resampled_1_2_V_ce0),
    .i_we0(resample_U0_resampled_1_2_V_we0),
    .i_d0(resample_U0_resampled_1_2_V_d0),
    .i_q0(resampled_1_2_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_2_V),
    .t_empty_n(resampled_1_2_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_mean_removed_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_3_V_address0),
    .i_ce0(resample_U0_resampled_1_3_V_ce0),
    .i_we0(resample_U0_resampled_1_3_V_we0),
    .i_d0(resample_U0_resampled_1_3_V_d0),
    .i_q0(resampled_1_3_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_3_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_3_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_3_V),
    .t_empty_n(resampled_1_3_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_0_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_0_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_0_V_d0),
    .i_q0(conv_0_V_i_q0),
    .t_address0(batch_norm_U0_in_image_0_V_address0),
    .t_ce0(batch_norm_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_0_V_i_full_n),
    .i_write(ap_channel_done_conv_0_V),
    .t_empty_n(conv_0_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_1_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_1_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_1_V_d0),
    .i_q0(conv_1_V_i_q0),
    .t_address0(batch_norm_U0_in_image_1_V_address0),
    .t_ce0(batch_norm_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_1_V_i_full_n),
    .i_write(ap_channel_done_conv_1_V),
    .t_empty_n(conv_1_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_2_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_2_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_2_V_d0),
    .i_q0(conv_2_V_i_q0),
    .t_address0(batch_norm_U0_in_image_2_V_address0),
    .t_ce0(batch_norm_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_2_V_i_full_n),
    .i_write(ap_channel_done_conv_2_V),
    .t_empty_n(conv_2_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_3_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_3_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_3_V_d0),
    .i_q0(conv_3_V_i_q0),
    .t_address0(batch_norm_U0_in_image_3_V_address0),
    .t_ce0(batch_norm_U0_in_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_3_V_i_full_n),
    .i_write(ap_channel_done_conv_3_V),
    .t_empty_n(conv_3_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_4_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_4_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_4_V_d0),
    .i_q0(conv_4_V_i_q0),
    .t_address0(batch_norm_U0_in_image_4_V_address0),
    .t_ce0(batch_norm_U0_in_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_4_V_i_full_n),
    .i_write(ap_channel_done_conv_4_V),
    .t_empty_n(conv_4_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_5_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_5_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_5_V_d0),
    .i_q0(conv_5_V_i_q0),
    .t_address0(batch_norm_U0_in_image_5_V_address0),
    .t_ce0(batch_norm_U0_in_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_5_V_i_full_n),
    .i_write(ap_channel_done_conv_5_V),
    .t_empty_n(conv_5_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 112 ),
    .AddressWidth( 7 ))
conv_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_6_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_6_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_6_V_d0),
    .i_q0(conv_6_V_i_q0),
    .t_address0(batch_norm_U0_in_image_6_V_address0),
    .t_ce0(batch_norm_U0_in_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_6_V_i_full_n),
    .i_write(ap_channel_done_conv_6_V),
    .t_empty_n(conv_6_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_batchnorm_V #(
    .DataWidth( 48 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
batchnorm_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_V_address0),
    .i_ce0(batch_norm_U0_out_image_V_ce0),
    .i_we0(batch_norm_U0_out_image_V_we0),
    .i_d0(batch_norm_U0_out_image_V_d0),
    .i_q0(batchnorm_V_i_q0),
    .t_address0(relu_U0_in_features_V_address0),
    .t_ce0(relu_U0_in_features_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_V_i_full_n),
    .i_write(batch_norm_U0_ap_done),
    .t_empty_n(batchnorm_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_ReLU_V #(
    .DataWidth( 48 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
ReLU_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_V_address0),
    .i_ce0(relu_U0_activations_V_ce0),
    .i_we0(relu_U0_activations_V_we0),
    .i_d0(relu_U0_activations_V_d0),
    .i_q0(ReLU_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_V_ce1),
    .t_q1(ReLU_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_V_i_full_n),
    .i_write(relu_U0_ap_done),
    .t_empty_n(ReLU_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_maxpool_V #(
    .DataWidth( 25 ),
    .AddressRange( 196 ),
    .AddressWidth( 8 ))
maxpool_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_V_d0),
    .i_q0(maxpool_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_V_i_full_n),
    .i_write(max_pool_1chan_U0_ap_done),
    .t_empty_n(maxpool_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_L2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_0_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_0_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_0_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_0_V_d0),
    .i_q0(padded_L2_0_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_0_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_0_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_0_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_0_V_d1),
    .t_address0(resample_for_conv2_U0_square_image_0_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_0_V_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_0_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_0_V),
    .t_empty_n(padded_L2_0_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_L2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_1_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_1_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_1_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_1_V_d0),
    .i_q0(padded_L2_1_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_1_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_1_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_1_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_1_V_d1),
    .t_address0(resample_for_conv2_U0_square_image_1_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_1_V_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_1_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_1_V),
    .t_empty_n(padded_L2_1_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_L2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_2_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_2_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_2_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_2_V_d0),
    .i_q0(padded_L2_2_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_2_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_2_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_2_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_2_V_d1),
    .t_address0(resample_for_conv2_U0_square_image_2_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_2_V_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_2_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_2_V),
    .t_empty_n(padded_L2_2_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_L2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_3_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_3_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_3_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_3_V_d0),
    .i_q0(padded_L2_3_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_3_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_3_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_3_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_3_V_d1),
    .t_address0(resample_for_conv2_U0_square_image_3_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_3_V_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_3_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_3_V),
    .t_empty_n(padded_L2_3_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_resampled_L2_hbi #(
    .DataWidth( 25 ),
    .AddressRange( 980 ),
    .AddressWidth( 10 ))
resampled_L2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_for_conv2_U0_resampled_0_V_address0),
    .i_ce0(resample_for_conv2_U0_resampled_0_V_ce0),
    .i_we0(resample_for_conv2_U0_resampled_0_V_we0),
    .i_d0(resample_for_conv2_U0_resampled_0_V_d0),
    .i_q0(resampled_L2_0_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(resampled_L2_0_V_i_q1),
    .t_address0(conv2d_3x3_4chan_rev_U0_in_image_0_V_address0),
    .t_ce0(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(resampled_L2_0_V_t_q0),
    .t_address1(conv2d_3x3_4chan_rev_U0_in_image_0_V_address1),
    .t_ce1(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1),
    .t_q1(resampled_L2_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_L2_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_L2_0_V),
    .t_empty_n(resampled_L2_0_V_t_empty_n),
    .t_read(conv2d_3x3_4chan_rev_U0_ap_ready)
);

CNN_resampled_L2_ibs #(
    .DataWidth( 25 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_L2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_for_conv2_U0_resampled_1_V_address0),
    .i_ce0(resample_for_conv2_U0_resampled_1_V_ce0),
    .i_we0(resample_for_conv2_U0_resampled_1_V_we0),
    .i_d0(resample_for_conv2_U0_resampled_1_V_d0),
    .i_q0(resampled_L2_1_V_i_q0),
    .i_address1(10'd0),
    .i_ce1(1'b0),
    .i_q1(resampled_L2_1_V_i_q1),
    .t_address0(conv2d_3x3_4chan_rev_U0_in_image_1_V_address0),
    .t_ce0(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(resampled_L2_1_V_t_q0),
    .t_address1(conv2d_3x3_4chan_rev_U0_in_image_1_V_address1),
    .t_ce1(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1),
    .t_q1(resampled_L2_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_L2_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_L2_1_V),
    .t_empty_n(resampled_L2_1_V_t_empty_n),
    .t_read(conv2d_3x3_4chan_rev_U0_ap_ready)
);

zero_mean_1chan64 zero_mean_1chan64_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zero_mean_1chan64_U0_ap_start),
    .ap_done(zero_mean_1chan64_U0_ap_done),
    .ap_continue(zero_mean_1chan64_U0_ap_continue),
    .ap_idle(zero_mean_1chan64_U0_ap_idle),
    .ap_ready(zero_mean_1chan64_U0_ap_ready),
    .in_image_V_address0(zero_mean_1chan64_U0_in_image_V_address0),
    .in_image_V_ce0(zero_mean_1chan64_U0_in_image_V_ce0),
    .in_image_V_q0(in_image_V_q0),
    .out_image_V_address0(zero_mean_1chan64_U0_out_image_V_address0),
    .out_image_V_ce0(zero_mean_1chan64_U0_out_image_V_ce0),
    .out_image_V_we0(zero_mean_1chan64_U0_out_image_V_we0),
    .out_image_V_d0(zero_mean_1chan64_U0_out_image_V_d0),
    .means_V_address0(zero_mean_1chan64_U0_means_V_address0),
    .means_V_ce0(zero_mean_1chan64_U0_means_V_ce0),
    .means_V_q0(means_V_q0),
    .conv_kernel_L1_0_V(conv_kernel_L1_0_V),
    .conv_kernel_L1_1_V(conv_kernel_L1_1_V),
    .conv_kernel_L1_2_V(conv_kernel_L1_2_V),
    .conv_kernel_L1_3_V(conv_kernel_L1_3_V),
    .conv_kernel_L1_4_V(conv_kernel_L1_4_V),
    .conv_kernel_L1_5_V(conv_kernel_L1_5_V),
    .conv_kernel_L1_6_V(conv_kernel_L1_6_V),
    .conv_kernel_L1_7_V(conv_kernel_L1_7_V),
    .conv_kernel_L1_8_V(conv_kernel_L1_8_V),
    .conv_bias_L1_V(conv_bias_L1_V),
    .a_V(a_V),
    .b_V(b_V),
    .conv_bias_L2_0_V(conv_bias_L2_0_V),
    .conv_bias_L2_1_V(conv_bias_L2_1_V),
    .conv_bias_L2_2_V(conv_bias_L2_2_V),
    .conv_bias_L2_3_V(conv_bias_L2_3_V),
    .conv_kernel_L1_0_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_din),
    .conv_kernel_L1_0_V_out_full_n(conv_kernel_L1_0_V_s_full_n),
    .conv_kernel_L1_0_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_write),
    .conv_kernel_L1_1_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_din),
    .conv_kernel_L1_1_V_out_full_n(conv_kernel_L1_1_V_s_full_n),
    .conv_kernel_L1_1_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_write),
    .conv_kernel_L1_2_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_din),
    .conv_kernel_L1_2_V_out_full_n(conv_kernel_L1_2_V_s_full_n),
    .conv_kernel_L1_2_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_write),
    .conv_kernel_L1_3_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_din),
    .conv_kernel_L1_3_V_out_full_n(conv_kernel_L1_3_V_s_full_n),
    .conv_kernel_L1_3_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_write),
    .conv_kernel_L1_4_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_din),
    .conv_kernel_L1_4_V_out_full_n(conv_kernel_L1_4_V_s_full_n),
    .conv_kernel_L1_4_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_write),
    .conv_kernel_L1_5_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_din),
    .conv_kernel_L1_5_V_out_full_n(conv_kernel_L1_5_V_s_full_n),
    .conv_kernel_L1_5_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_write),
    .conv_kernel_L1_6_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_din),
    .conv_kernel_L1_6_V_out_full_n(conv_kernel_L1_6_V_s_full_n),
    .conv_kernel_L1_6_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_write),
    .conv_kernel_L1_7_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_din),
    .conv_kernel_L1_7_V_out_full_n(conv_kernel_L1_7_V_s_full_n),
    .conv_kernel_L1_7_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_write),
    .conv_kernel_L1_8_V_out_din(zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_din),
    .conv_kernel_L1_8_V_out_full_n(conv_kernel_L1_8_V_s_full_n),
    .conv_kernel_L1_8_V_out_write(zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_write),
    .conv_bias_L1_V_out_din(zero_mean_1chan64_U0_conv_bias_L1_V_out_din),
    .conv_bias_L1_V_out_full_n(conv_bias_L1_V_c_full_n),
    .conv_bias_L1_V_out_write(zero_mean_1chan64_U0_conv_bias_L1_V_out_write),
    .a_V_out_din(zero_mean_1chan64_U0_a_V_out_din),
    .a_V_out_full_n(a_V_c_full_n),
    .a_V_out_write(zero_mean_1chan64_U0_a_V_out_write),
    .b_V_out_din(zero_mean_1chan64_U0_b_V_out_din),
    .b_V_out_full_n(b_V_c_full_n),
    .b_V_out_write(zero_mean_1chan64_U0_b_V_out_write),
    .conv_bias_L2_0_V_out_din(zero_mean_1chan64_U0_conv_bias_L2_0_V_out_din),
    .conv_bias_L2_0_V_out_full_n(conv_bias_L2_0_V_c_full_n),
    .conv_bias_L2_0_V_out_write(zero_mean_1chan64_U0_conv_bias_L2_0_V_out_write),
    .conv_bias_L2_1_V_out_din(zero_mean_1chan64_U0_conv_bias_L2_1_V_out_din),
    .conv_bias_L2_1_V_out_full_n(conv_bias_L2_1_V_c_full_n),
    .conv_bias_L2_1_V_out_write(zero_mean_1chan64_U0_conv_bias_L2_1_V_out_write),
    .conv_bias_L2_2_V_out_din(zero_mean_1chan64_U0_conv_bias_L2_2_V_out_din),
    .conv_bias_L2_2_V_out_full_n(conv_bias_L2_2_V_c_full_n),
    .conv_bias_L2_2_V_out_write(zero_mean_1chan64_U0_conv_bias_L2_2_V_out_write),
    .conv_bias_L2_3_V_out_din(zero_mean_1chan64_U0_conv_bias_L2_3_V_out_din),
    .conv_bias_L2_3_V_out_full_n(conv_bias_L2_3_V_c_full_n),
    .conv_bias_L2_3_V_out_write(zero_mean_1chan64_U0_conv_bias_L2_3_V_out_write)
);

efficient_pad_n_1cha efficient_pad_n_1cha_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(efficient_pad_n_1cha_U0_ap_start),
    .ap_done(efficient_pad_n_1cha_U0_ap_done),
    .ap_continue(efficient_pad_n_1cha_U0_ap_continue),
    .ap_idle(efficient_pad_n_1cha_U0_ap_idle),
    .ap_ready(efficient_pad_n_1cha_U0_ap_ready),
    .in_image_V_address0(efficient_pad_n_1cha_U0_in_image_V_address0),
    .in_image_V_ce0(efficient_pad_n_1cha_U0_in_image_V_ce0),
    .in_image_V_q0(mean_removed_V_t_q0),
    .out_image_0_V_address0(efficient_pad_n_1cha_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(efficient_pad_n_1cha_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(efficient_pad_n_1cha_U0_out_image_0_V_we0),
    .out_image_0_V_d0(efficient_pad_n_1cha_U0_out_image_0_V_d0),
    .out_image_0_V_address1(efficient_pad_n_1cha_U0_out_image_0_V_address1),
    .out_image_0_V_ce1(efficient_pad_n_1cha_U0_out_image_0_V_ce1),
    .out_image_0_V_we1(efficient_pad_n_1cha_U0_out_image_0_V_we1),
    .out_image_0_V_d1(efficient_pad_n_1cha_U0_out_image_0_V_d1),
    .out_image_1_V_address0(efficient_pad_n_1cha_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(efficient_pad_n_1cha_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(efficient_pad_n_1cha_U0_out_image_1_V_we0),
    .out_image_1_V_d0(efficient_pad_n_1cha_U0_out_image_1_V_d0),
    .out_image_1_V_address1(efficient_pad_n_1cha_U0_out_image_1_V_address1),
    .out_image_1_V_ce1(efficient_pad_n_1cha_U0_out_image_1_V_ce1),
    .out_image_1_V_we1(efficient_pad_n_1cha_U0_out_image_1_V_we1),
    .out_image_1_V_d1(efficient_pad_n_1cha_U0_out_image_1_V_d1),
    .out_image_2_V_address0(efficient_pad_n_1cha_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(efficient_pad_n_1cha_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(efficient_pad_n_1cha_U0_out_image_2_V_we0),
    .out_image_2_V_d0(efficient_pad_n_1cha_U0_out_image_2_V_d0),
    .out_image_2_V_address1(efficient_pad_n_1cha_U0_out_image_2_V_address1),
    .out_image_2_V_ce1(efficient_pad_n_1cha_U0_out_image_2_V_ce1),
    .out_image_2_V_we1(efficient_pad_n_1cha_U0_out_image_2_V_we1),
    .out_image_2_V_d1(efficient_pad_n_1cha_U0_out_image_2_V_d1),
    .out_image_3_V_address0(efficient_pad_n_1cha_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(efficient_pad_n_1cha_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(efficient_pad_n_1cha_U0_out_image_3_V_we0),
    .out_image_3_V_d0(efficient_pad_n_1cha_U0_out_image_3_V_d0),
    .out_image_3_V_address1(efficient_pad_n_1cha_U0_out_image_3_V_address1),
    .out_image_3_V_ce1(efficient_pad_n_1cha_U0_out_image_3_V_ce1),
    .out_image_3_V_we1(efficient_pad_n_1cha_U0_out_image_3_V_we1),
    .out_image_3_V_d1(efficient_pad_n_1cha_U0_out_image_3_V_d1),
    .out_image_4_V_address0(efficient_pad_n_1cha_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(efficient_pad_n_1cha_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(efficient_pad_n_1cha_U0_out_image_4_V_we0),
    .out_image_4_V_d0(efficient_pad_n_1cha_U0_out_image_4_V_d0),
    .out_image_4_V_address1(efficient_pad_n_1cha_U0_out_image_4_V_address1),
    .out_image_4_V_ce1(efficient_pad_n_1cha_U0_out_image_4_V_ce1),
    .out_image_4_V_we1(efficient_pad_n_1cha_U0_out_image_4_V_we1),
    .out_image_4_V_d1(efficient_pad_n_1cha_U0_out_image_4_V_d1),
    .out_image_5_V_address0(efficient_pad_n_1cha_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(efficient_pad_n_1cha_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(efficient_pad_n_1cha_U0_out_image_5_V_we0),
    .out_image_5_V_d0(efficient_pad_n_1cha_U0_out_image_5_V_d0),
    .out_image_5_V_address1(efficient_pad_n_1cha_U0_out_image_5_V_address1),
    .out_image_5_V_ce1(efficient_pad_n_1cha_U0_out_image_5_V_ce1),
    .out_image_5_V_we1(efficient_pad_n_1cha_U0_out_image_5_V_we1),
    .out_image_5_V_d1(efficient_pad_n_1cha_U0_out_image_5_V_d1),
    .out_image_6_V_address0(efficient_pad_n_1cha_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(efficient_pad_n_1cha_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(efficient_pad_n_1cha_U0_out_image_6_V_we0),
    .out_image_6_V_d0(efficient_pad_n_1cha_U0_out_image_6_V_d0),
    .out_image_6_V_address1(efficient_pad_n_1cha_U0_out_image_6_V_address1),
    .out_image_6_V_ce1(efficient_pad_n_1cha_U0_out_image_6_V_ce1),
    .out_image_6_V_we1(efficient_pad_n_1cha_U0_out_image_6_V_we1),
    .out_image_6_V_d1(efficient_pad_n_1cha_U0_out_image_6_V_d1),
    .out_image_7_V_address0(efficient_pad_n_1cha_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(efficient_pad_n_1cha_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(efficient_pad_n_1cha_U0_out_image_7_V_we0),
    .out_image_7_V_d0(efficient_pad_n_1cha_U0_out_image_7_V_d0),
    .out_image_7_V_address1(efficient_pad_n_1cha_U0_out_image_7_V_address1),
    .out_image_7_V_ce1(efficient_pad_n_1cha_U0_out_image_7_V_ce1),
    .out_image_7_V_we1(efficient_pad_n_1cha_U0_out_image_7_V_we1),
    .out_image_7_V_d1(efficient_pad_n_1cha_U0_out_image_7_V_d1),
    .out_image_8_V_address0(efficient_pad_n_1cha_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(efficient_pad_n_1cha_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(efficient_pad_n_1cha_U0_out_image_8_V_we0),
    .out_image_8_V_d0(efficient_pad_n_1cha_U0_out_image_8_V_d0),
    .out_image_8_V_address1(efficient_pad_n_1cha_U0_out_image_8_V_address1),
    .out_image_8_V_ce1(efficient_pad_n_1cha_U0_out_image_8_V_ce1),
    .out_image_8_V_we1(efficient_pad_n_1cha_U0_out_image_8_V_we1),
    .out_image_8_V_d1(efficient_pad_n_1cha_U0_out_image_8_V_d1),
    .out_image_9_V_address0(efficient_pad_n_1cha_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(efficient_pad_n_1cha_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(efficient_pad_n_1cha_U0_out_image_9_V_we0),
    .out_image_9_V_d0(efficient_pad_n_1cha_U0_out_image_9_V_d0),
    .out_image_9_V_address1(efficient_pad_n_1cha_U0_out_image_9_V_address1),
    .out_image_9_V_ce1(efficient_pad_n_1cha_U0_out_image_9_V_ce1),
    .out_image_9_V_we1(efficient_pad_n_1cha_U0_out_image_9_V_we1),
    .out_image_9_V_d1(efficient_pad_n_1cha_U0_out_image_9_V_d1),
    .out_image_10_V_address0(efficient_pad_n_1cha_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(efficient_pad_n_1cha_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(efficient_pad_n_1cha_U0_out_image_10_V_we0),
    .out_image_10_V_d0(efficient_pad_n_1cha_U0_out_image_10_V_d0),
    .out_image_10_V_address1(efficient_pad_n_1cha_U0_out_image_10_V_address1),
    .out_image_10_V_ce1(efficient_pad_n_1cha_U0_out_image_10_V_ce1),
    .out_image_10_V_we1(efficient_pad_n_1cha_U0_out_image_10_V_we1),
    .out_image_10_V_d1(efficient_pad_n_1cha_U0_out_image_10_V_d1),
    .out_image_11_V_address0(efficient_pad_n_1cha_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(efficient_pad_n_1cha_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(efficient_pad_n_1cha_U0_out_image_11_V_we0),
    .out_image_11_V_d0(efficient_pad_n_1cha_U0_out_image_11_V_d0),
    .out_image_11_V_address1(efficient_pad_n_1cha_U0_out_image_11_V_address1),
    .out_image_11_V_ce1(efficient_pad_n_1cha_U0_out_image_11_V_ce1),
    .out_image_11_V_we1(efficient_pad_n_1cha_U0_out_image_11_V_we1),
    .out_image_11_V_d1(efficient_pad_n_1cha_U0_out_image_11_V_d1),
    .out_image_12_V_address0(efficient_pad_n_1cha_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(efficient_pad_n_1cha_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(efficient_pad_n_1cha_U0_out_image_12_V_we0),
    .out_image_12_V_d0(efficient_pad_n_1cha_U0_out_image_12_V_d0),
    .out_image_12_V_address1(efficient_pad_n_1cha_U0_out_image_12_V_address1),
    .out_image_12_V_ce1(efficient_pad_n_1cha_U0_out_image_12_V_ce1),
    .out_image_12_V_we1(efficient_pad_n_1cha_U0_out_image_12_V_we1),
    .out_image_12_V_d1(efficient_pad_n_1cha_U0_out_image_12_V_d1),
    .out_image_13_V_address0(efficient_pad_n_1cha_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(efficient_pad_n_1cha_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(efficient_pad_n_1cha_U0_out_image_13_V_we0),
    .out_image_13_V_d0(efficient_pad_n_1cha_U0_out_image_13_V_d0),
    .out_image_13_V_address1(efficient_pad_n_1cha_U0_out_image_13_V_address1),
    .out_image_13_V_ce1(efficient_pad_n_1cha_U0_out_image_13_V_ce1),
    .out_image_13_V_we1(efficient_pad_n_1cha_U0_out_image_13_V_we1),
    .out_image_13_V_d1(efficient_pad_n_1cha_U0_out_image_13_V_d1),
    .out_image_14_V_address0(efficient_pad_n_1cha_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(efficient_pad_n_1cha_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(efficient_pad_n_1cha_U0_out_image_14_V_we0),
    .out_image_14_V_d0(efficient_pad_n_1cha_U0_out_image_14_V_d0),
    .out_image_14_V_address1(efficient_pad_n_1cha_U0_out_image_14_V_address1),
    .out_image_14_V_ce1(efficient_pad_n_1cha_U0_out_image_14_V_ce1),
    .out_image_14_V_we1(efficient_pad_n_1cha_U0_out_image_14_V_we1),
    .out_image_14_V_d1(efficient_pad_n_1cha_U0_out_image_14_V_d1)
);

resample resample_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resample_U0_ap_start),
    .ap_done(resample_U0_ap_done),
    .ap_continue(resample_U0_ap_continue),
    .ap_idle(resample_U0_ap_idle),
    .ap_ready(resample_U0_ap_ready),
    .square_image_0_V_address0(resample_U0_square_image_0_V_address0),
    .square_image_0_V_ce0(resample_U0_square_image_0_V_ce0),
    .square_image_0_V_q0(padded_0_V_t_q0),
    .square_image_0_V_address1(resample_U0_square_image_0_V_address1),
    .square_image_0_V_ce1(resample_U0_square_image_0_V_ce1),
    .square_image_0_V_q1(padded_0_V_t_q1),
    .square_image_1_V_address0(resample_U0_square_image_1_V_address0),
    .square_image_1_V_ce0(resample_U0_square_image_1_V_ce0),
    .square_image_1_V_q0(padded_1_V_t_q0),
    .square_image_1_V_address1(resample_U0_square_image_1_V_address1),
    .square_image_1_V_ce1(resample_U0_square_image_1_V_ce1),
    .square_image_1_V_q1(padded_1_V_t_q1),
    .square_image_2_V_address0(resample_U0_square_image_2_V_address0),
    .square_image_2_V_ce0(resample_U0_square_image_2_V_ce0),
    .square_image_2_V_q0(padded_2_V_t_q0),
    .square_image_2_V_address1(resample_U0_square_image_2_V_address1),
    .square_image_2_V_ce1(resample_U0_square_image_2_V_ce1),
    .square_image_2_V_q1(padded_2_V_t_q1),
    .square_image_3_V_address0(resample_U0_square_image_3_V_address0),
    .square_image_3_V_ce0(resample_U0_square_image_3_V_ce0),
    .square_image_3_V_q0(padded_3_V_t_q0),
    .square_image_3_V_address1(resample_U0_square_image_3_V_address1),
    .square_image_3_V_ce1(resample_U0_square_image_3_V_ce1),
    .square_image_3_V_q1(padded_3_V_t_q1),
    .square_image_4_V_address0(resample_U0_square_image_4_V_address0),
    .square_image_4_V_ce0(resample_U0_square_image_4_V_ce0),
    .square_image_4_V_q0(padded_4_V_t_q0),
    .square_image_4_V_address1(resample_U0_square_image_4_V_address1),
    .square_image_4_V_ce1(resample_U0_square_image_4_V_ce1),
    .square_image_4_V_q1(padded_4_V_t_q1),
    .square_image_5_V_address0(resample_U0_square_image_5_V_address0),
    .square_image_5_V_ce0(resample_U0_square_image_5_V_ce0),
    .square_image_5_V_q0(padded_5_V_t_q0),
    .square_image_5_V_address1(resample_U0_square_image_5_V_address1),
    .square_image_5_V_ce1(resample_U0_square_image_5_V_ce1),
    .square_image_5_V_q1(padded_5_V_t_q1),
    .square_image_6_V_address0(resample_U0_square_image_6_V_address0),
    .square_image_6_V_ce0(resample_U0_square_image_6_V_ce0),
    .square_image_6_V_q0(padded_6_V_t_q0),
    .square_image_6_V_address1(resample_U0_square_image_6_V_address1),
    .square_image_6_V_ce1(resample_U0_square_image_6_V_ce1),
    .square_image_6_V_q1(padded_6_V_t_q1),
    .square_image_7_V_address0(resample_U0_square_image_7_V_address0),
    .square_image_7_V_ce0(resample_U0_square_image_7_V_ce0),
    .square_image_7_V_q0(padded_7_V_t_q0),
    .square_image_7_V_address1(resample_U0_square_image_7_V_address1),
    .square_image_7_V_ce1(resample_U0_square_image_7_V_ce1),
    .square_image_7_V_q1(padded_7_V_t_q1),
    .square_image_8_V_address0(resample_U0_square_image_8_V_address0),
    .square_image_8_V_ce0(resample_U0_square_image_8_V_ce0),
    .square_image_8_V_q0(padded_8_V_t_q0),
    .square_image_8_V_address1(resample_U0_square_image_8_V_address1),
    .square_image_8_V_ce1(resample_U0_square_image_8_V_ce1),
    .square_image_8_V_q1(padded_8_V_t_q1),
    .square_image_9_V_address0(resample_U0_square_image_9_V_address0),
    .square_image_9_V_ce0(resample_U0_square_image_9_V_ce0),
    .square_image_9_V_q0(padded_9_V_t_q0),
    .square_image_9_V_address1(resample_U0_square_image_9_V_address1),
    .square_image_9_V_ce1(resample_U0_square_image_9_V_ce1),
    .square_image_9_V_q1(padded_9_V_t_q1),
    .square_image_10_V_address0(resample_U0_square_image_10_V_address0),
    .square_image_10_V_ce0(resample_U0_square_image_10_V_ce0),
    .square_image_10_V_q0(padded_10_V_t_q0),
    .square_image_10_V_address1(resample_U0_square_image_10_V_address1),
    .square_image_10_V_ce1(resample_U0_square_image_10_V_ce1),
    .square_image_10_V_q1(padded_10_V_t_q1),
    .square_image_11_V_address0(resample_U0_square_image_11_V_address0),
    .square_image_11_V_ce0(resample_U0_square_image_11_V_ce0),
    .square_image_11_V_q0(padded_11_V_t_q0),
    .square_image_11_V_address1(resample_U0_square_image_11_V_address1),
    .square_image_11_V_ce1(resample_U0_square_image_11_V_ce1),
    .square_image_11_V_q1(padded_11_V_t_q1),
    .square_image_12_V_address0(resample_U0_square_image_12_V_address0),
    .square_image_12_V_ce0(resample_U0_square_image_12_V_ce0),
    .square_image_12_V_q0(padded_12_V_t_q0),
    .square_image_12_V_address1(resample_U0_square_image_12_V_address1),
    .square_image_12_V_ce1(resample_U0_square_image_12_V_ce1),
    .square_image_12_V_q1(padded_12_V_t_q1),
    .square_image_13_V_address0(resample_U0_square_image_13_V_address0),
    .square_image_13_V_ce0(resample_U0_square_image_13_V_ce0),
    .square_image_13_V_q0(padded_13_V_t_q0),
    .square_image_13_V_address1(resample_U0_square_image_13_V_address1),
    .square_image_13_V_ce1(resample_U0_square_image_13_V_ce1),
    .square_image_13_V_q1(padded_13_V_t_q1),
    .square_image_14_V_address0(resample_U0_square_image_14_V_address0),
    .square_image_14_V_ce0(resample_U0_square_image_14_V_ce0),
    .square_image_14_V_q0(padded_14_V_t_q0),
    .square_image_14_V_address1(resample_U0_square_image_14_V_address1),
    .square_image_14_V_ce1(resample_U0_square_image_14_V_ce1),
    .square_image_14_V_q1(padded_14_V_t_q1),
    .resampled_0_0_V_address0(resample_U0_resampled_0_0_V_address0),
    .resampled_0_0_V_ce0(resample_U0_resampled_0_0_V_ce0),
    .resampled_0_0_V_we0(resample_U0_resampled_0_0_V_we0),
    .resampled_0_0_V_d0(resample_U0_resampled_0_0_V_d0),
    .resampled_0_1_V_address0(resample_U0_resampled_0_1_V_address0),
    .resampled_0_1_V_ce0(resample_U0_resampled_0_1_V_ce0),
    .resampled_0_1_V_we0(resample_U0_resampled_0_1_V_we0),
    .resampled_0_1_V_d0(resample_U0_resampled_0_1_V_d0),
    .resampled_0_2_V_address0(resample_U0_resampled_0_2_V_address0),
    .resampled_0_2_V_ce0(resample_U0_resampled_0_2_V_ce0),
    .resampled_0_2_V_we0(resample_U0_resampled_0_2_V_we0),
    .resampled_0_2_V_d0(resample_U0_resampled_0_2_V_d0),
    .resampled_0_3_V_address0(resample_U0_resampled_0_3_V_address0),
    .resampled_0_3_V_ce0(resample_U0_resampled_0_3_V_ce0),
    .resampled_0_3_V_we0(resample_U0_resampled_0_3_V_we0),
    .resampled_0_3_V_d0(resample_U0_resampled_0_3_V_d0),
    .resampled_0_4_V_address0(resample_U0_resampled_0_4_V_address0),
    .resampled_0_4_V_ce0(resample_U0_resampled_0_4_V_ce0),
    .resampled_0_4_V_we0(resample_U0_resampled_0_4_V_we0),
    .resampled_0_4_V_d0(resample_U0_resampled_0_4_V_d0),
    .resampled_1_0_V_address0(resample_U0_resampled_1_0_V_address0),
    .resampled_1_0_V_ce0(resample_U0_resampled_1_0_V_ce0),
    .resampled_1_0_V_we0(resample_U0_resampled_1_0_V_we0),
    .resampled_1_0_V_d0(resample_U0_resampled_1_0_V_d0),
    .resampled_1_1_V_address0(resample_U0_resampled_1_1_V_address0),
    .resampled_1_1_V_ce0(resample_U0_resampled_1_1_V_ce0),
    .resampled_1_1_V_we0(resample_U0_resampled_1_1_V_we0),
    .resampled_1_1_V_d0(resample_U0_resampled_1_1_V_d0),
    .resampled_1_2_V_address0(resample_U0_resampled_1_2_V_address0),
    .resampled_1_2_V_ce0(resample_U0_resampled_1_2_V_ce0),
    .resampled_1_2_V_we0(resample_U0_resampled_1_2_V_we0),
    .resampled_1_2_V_d0(resample_U0_resampled_1_2_V_d0),
    .resampled_1_3_V_address0(resample_U0_resampled_1_3_V_address0),
    .resampled_1_3_V_ce0(resample_U0_resampled_1_3_V_ce0),
    .resampled_1_3_V_we0(resample_U0_resampled_1_3_V_we0),
    .resampled_1_3_V_d0(resample_U0_resampled_1_3_V_d0)
);

conv2d_3x3_1chan_rev conv2d_3x3_1chan_rev_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv2d_3x3_1chan_rev_U0_ap_start),
    .ap_done(conv2d_3x3_1chan_rev_U0_ap_done),
    .ap_continue(conv2d_3x3_1chan_rev_U0_ap_continue),
    .ap_idle(conv2d_3x3_1chan_rev_U0_ap_idle),
    .ap_ready(conv2d_3x3_1chan_rev_U0_ap_ready),
    .kernel_0_V_dout(conv_kernel_L1_0_V_s_dout),
    .kernel_0_V_empty_n(conv_kernel_L1_0_V_s_empty_n),
    .kernel_0_V_read(conv2d_3x3_1chan_rev_U0_kernel_0_V_read),
    .kernel_1_V_dout(conv_kernel_L1_1_V_s_dout),
    .kernel_1_V_empty_n(conv_kernel_L1_1_V_s_empty_n),
    .kernel_1_V_read(conv2d_3x3_1chan_rev_U0_kernel_1_V_read),
    .kernel_2_V_dout(conv_kernel_L1_2_V_s_dout),
    .kernel_2_V_empty_n(conv_kernel_L1_2_V_s_empty_n),
    .kernel_2_V_read(conv2d_3x3_1chan_rev_U0_kernel_2_V_read),
    .kernel_3_V_dout(conv_kernel_L1_3_V_s_dout),
    .kernel_3_V_empty_n(conv_kernel_L1_3_V_s_empty_n),
    .kernel_3_V_read(conv2d_3x3_1chan_rev_U0_kernel_3_V_read),
    .kernel_4_V_dout(conv_kernel_L1_4_V_s_dout),
    .kernel_4_V_empty_n(conv_kernel_L1_4_V_s_empty_n),
    .kernel_4_V_read(conv2d_3x3_1chan_rev_U0_kernel_4_V_read),
    .kernel_5_V_dout(conv_kernel_L1_5_V_s_dout),
    .kernel_5_V_empty_n(conv_kernel_L1_5_V_s_empty_n),
    .kernel_5_V_read(conv2d_3x3_1chan_rev_U0_kernel_5_V_read),
    .kernel_6_V_dout(conv_kernel_L1_6_V_s_dout),
    .kernel_6_V_empty_n(conv_kernel_L1_6_V_s_empty_n),
    .kernel_6_V_read(conv2d_3x3_1chan_rev_U0_kernel_6_V_read),
    .kernel_7_V_dout(conv_kernel_L1_7_V_s_dout),
    .kernel_7_V_empty_n(conv_kernel_L1_7_V_s_empty_n),
    .kernel_7_V_read(conv2d_3x3_1chan_rev_U0_kernel_7_V_read),
    .kernel_8_V_dout(conv_kernel_L1_8_V_s_dout),
    .kernel_8_V_empty_n(conv_kernel_L1_8_V_s_empty_n),
    .kernel_8_V_read(conv2d_3x3_1chan_rev_U0_kernel_8_V_read),
    .bias_V_dout(conv_bias_L1_V_c_dout),
    .bias_V_empty_n(conv_bias_L1_V_c_empty_n),
    .bias_V_read(conv2d_3x3_1chan_rev_U0_bias_V_read),
    .in_image_0_0_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0),
    .in_image_0_0_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0),
    .in_image_0_0_V_q0(resampled_0_0_V_t_q0),
    .in_image_0_1_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0),
    .in_image_0_1_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0),
    .in_image_0_1_V_q0(resampled_0_1_V_t_q0),
    .in_image_0_2_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0),
    .in_image_0_2_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0),
    .in_image_0_2_V_q0(resampled_0_2_V_t_q0),
    .in_image_0_3_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_3_V_address0),
    .in_image_0_3_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_3_V_ce0),
    .in_image_0_3_V_q0(resampled_0_3_V_t_q0),
    .in_image_0_4_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_4_V_address0),
    .in_image_0_4_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_4_V_ce0),
    .in_image_0_4_V_q0(resampled_0_4_V_t_q0),
    .in_image_1_0_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0),
    .in_image_1_0_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0),
    .in_image_1_0_V_q0(resampled_1_0_V_t_q0),
    .in_image_1_1_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0),
    .in_image_1_1_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0),
    .in_image_1_1_V_q0(resampled_1_1_V_t_q0),
    .in_image_1_2_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0),
    .in_image_1_2_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0),
    .in_image_1_2_V_q0(resampled_1_2_V_t_q0),
    .in_image_1_3_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_3_V_address0),
    .in_image_1_3_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_3_V_ce0),
    .in_image_1_3_V_q0(resampled_1_3_V_t_q0),
    .out_image_0_V_address0(conv2d_3x3_1chan_rev_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(conv2d_3x3_1chan_rev_U0_out_image_0_V_we0),
    .out_image_0_V_d0(conv2d_3x3_1chan_rev_U0_out_image_0_V_d0),
    .out_image_1_V_address0(conv2d_3x3_1chan_rev_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(conv2d_3x3_1chan_rev_U0_out_image_1_V_we0),
    .out_image_1_V_d0(conv2d_3x3_1chan_rev_U0_out_image_1_V_d0),
    .out_image_2_V_address0(conv2d_3x3_1chan_rev_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(conv2d_3x3_1chan_rev_U0_out_image_2_V_we0),
    .out_image_2_V_d0(conv2d_3x3_1chan_rev_U0_out_image_2_V_d0),
    .out_image_3_V_address0(conv2d_3x3_1chan_rev_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(conv2d_3x3_1chan_rev_U0_out_image_3_V_we0),
    .out_image_3_V_d0(conv2d_3x3_1chan_rev_U0_out_image_3_V_d0),
    .out_image_4_V_address0(conv2d_3x3_1chan_rev_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(conv2d_3x3_1chan_rev_U0_out_image_4_V_we0),
    .out_image_4_V_d0(conv2d_3x3_1chan_rev_U0_out_image_4_V_d0),
    .out_image_5_V_address0(conv2d_3x3_1chan_rev_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(conv2d_3x3_1chan_rev_U0_out_image_5_V_we0),
    .out_image_5_V_d0(conv2d_3x3_1chan_rev_U0_out_image_5_V_d0),
    .out_image_6_V_address0(conv2d_3x3_1chan_rev_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(conv2d_3x3_1chan_rev_U0_out_image_6_V_we0),
    .out_image_6_V_d0(conv2d_3x3_1chan_rev_U0_out_image_6_V_d0)
);

batch_norm batch_norm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(batch_norm_U0_ap_start),
    .ap_done(batch_norm_U0_ap_done),
    .ap_continue(batch_norm_U0_ap_continue),
    .ap_idle(batch_norm_U0_ap_idle),
    .ap_ready(batch_norm_U0_ap_ready),
    .in_image_0_V_address0(batch_norm_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(batch_norm_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(conv_0_V_t_q0),
    .in_image_1_V_address0(batch_norm_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(batch_norm_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(conv_1_V_t_q0),
    .in_image_2_V_address0(batch_norm_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(batch_norm_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(conv_2_V_t_q0),
    .in_image_3_V_address0(batch_norm_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(batch_norm_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(conv_3_V_t_q0),
    .in_image_4_V_address0(batch_norm_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(batch_norm_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(conv_4_V_t_q0),
    .in_image_5_V_address0(batch_norm_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(batch_norm_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(conv_5_V_t_q0),
    .in_image_6_V_address0(batch_norm_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(batch_norm_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(conv_6_V_t_q0),
    .A_V_dout(a_V_c_dout),
    .A_V_empty_n(a_V_c_empty_n),
    .A_V_read(batch_norm_U0_A_V_read),
    .B_V_dout(b_V_c_dout),
    .B_V_empty_n(b_V_c_empty_n),
    .B_V_read(batch_norm_U0_B_V_read),
    .out_image_V_address0(batch_norm_U0_out_image_V_address0),
    .out_image_V_ce0(batch_norm_U0_out_image_V_ce0),
    .out_image_V_we0(batch_norm_U0_out_image_V_we0),
    .out_image_V_d0(batch_norm_U0_out_image_V_d0)
);

relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .in_features_V_address0(relu_U0_in_features_V_address0),
    .in_features_V_ce0(relu_U0_in_features_V_ce0),
    .in_features_V_q0(batchnorm_V_t_q0),
    .activations_V_address0(relu_U0_activations_V_address0),
    .activations_V_ce0(relu_U0_activations_V_ce0),
    .activations_V_we0(relu_U0_activations_V_we0),
    .activations_V_d0(relu_U0_activations_V_d0)
);

max_pool_1chan max_pool_1chan_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(max_pool_1chan_U0_ap_start),
    .ap_done(max_pool_1chan_U0_ap_done),
    .ap_continue(max_pool_1chan_U0_ap_continue),
    .ap_idle(max_pool_1chan_U0_ap_idle),
    .ap_ready(max_pool_1chan_U0_ap_ready),
    .in_image_V_address0(max_pool_1chan_U0_in_image_V_address0),
    .in_image_V_ce0(max_pool_1chan_U0_in_image_V_ce0),
    .in_image_V_q0(ReLU_V_t_q0),
    .in_image_V_address1(max_pool_1chan_U0_in_image_V_address1),
    .in_image_V_ce1(max_pool_1chan_U0_in_image_V_ce1),
    .in_image_V_q1(ReLU_V_t_q1),
    .out_image_V_address0(max_pool_1chan_U0_out_image_V_address0),
    .out_image_V_ce0(max_pool_1chan_U0_out_image_V_ce0),
    .out_image_V_we0(max_pool_1chan_U0_out_image_V_we0),
    .out_image_V_d0(max_pool_1chan_U0_out_image_V_d0)
);

pad_for_conv2 pad_for_conv2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pad_for_conv2_U0_ap_start),
    .ap_done(pad_for_conv2_U0_ap_done),
    .ap_continue(pad_for_conv2_U0_ap_continue),
    .ap_idle(pad_for_conv2_U0_ap_idle),
    .ap_ready(pad_for_conv2_U0_ap_ready),
    .in_image_V_address0(pad_for_conv2_U0_in_image_V_address0),
    .in_image_V_ce0(pad_for_conv2_U0_in_image_V_ce0),
    .in_image_V_q0(maxpool_V_t_q0),
    .out_image_0_V_address0(pad_for_conv2_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(pad_for_conv2_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(pad_for_conv2_U0_out_image_0_V_we0),
    .out_image_0_V_d0(pad_for_conv2_U0_out_image_0_V_d0),
    .out_image_0_V_address1(pad_for_conv2_U0_out_image_0_V_address1),
    .out_image_0_V_ce1(pad_for_conv2_U0_out_image_0_V_ce1),
    .out_image_0_V_we1(pad_for_conv2_U0_out_image_0_V_we1),
    .out_image_0_V_d1(pad_for_conv2_U0_out_image_0_V_d1),
    .out_image_1_V_address0(pad_for_conv2_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(pad_for_conv2_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(pad_for_conv2_U0_out_image_1_V_we0),
    .out_image_1_V_d0(pad_for_conv2_U0_out_image_1_V_d0),
    .out_image_1_V_address1(pad_for_conv2_U0_out_image_1_V_address1),
    .out_image_1_V_ce1(pad_for_conv2_U0_out_image_1_V_ce1),
    .out_image_1_V_we1(pad_for_conv2_U0_out_image_1_V_we1),
    .out_image_1_V_d1(pad_for_conv2_U0_out_image_1_V_d1),
    .out_image_2_V_address0(pad_for_conv2_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(pad_for_conv2_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(pad_for_conv2_U0_out_image_2_V_we0),
    .out_image_2_V_d0(pad_for_conv2_U0_out_image_2_V_d0),
    .out_image_2_V_address1(pad_for_conv2_U0_out_image_2_V_address1),
    .out_image_2_V_ce1(pad_for_conv2_U0_out_image_2_V_ce1),
    .out_image_2_V_we1(pad_for_conv2_U0_out_image_2_V_we1),
    .out_image_2_V_d1(pad_for_conv2_U0_out_image_2_V_d1),
    .out_image_3_V_address0(pad_for_conv2_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(pad_for_conv2_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(pad_for_conv2_U0_out_image_3_V_we0),
    .out_image_3_V_d0(pad_for_conv2_U0_out_image_3_V_d0),
    .out_image_3_V_address1(pad_for_conv2_U0_out_image_3_V_address1),
    .out_image_3_V_ce1(pad_for_conv2_U0_out_image_3_V_ce1),
    .out_image_3_V_we1(pad_for_conv2_U0_out_image_3_V_we1),
    .out_image_3_V_d1(pad_for_conv2_U0_out_image_3_V_d1)
);

resample_for_conv2 resample_for_conv2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resample_for_conv2_U0_ap_start),
    .ap_done(resample_for_conv2_U0_ap_done),
    .ap_continue(resample_for_conv2_U0_ap_continue),
    .ap_idle(resample_for_conv2_U0_ap_idle),
    .ap_ready(resample_for_conv2_U0_ap_ready),
    .square_image_0_V_address0(resample_for_conv2_U0_square_image_0_V_address0),
    .square_image_0_V_ce0(resample_for_conv2_U0_square_image_0_V_ce0),
    .square_image_0_V_q0(padded_L2_0_V_t_q0),
    .square_image_1_V_address0(resample_for_conv2_U0_square_image_1_V_address0),
    .square_image_1_V_ce0(resample_for_conv2_U0_square_image_1_V_ce0),
    .square_image_1_V_q0(padded_L2_1_V_t_q0),
    .square_image_2_V_address0(resample_for_conv2_U0_square_image_2_V_address0),
    .square_image_2_V_ce0(resample_for_conv2_U0_square_image_2_V_ce0),
    .square_image_2_V_q0(padded_L2_2_V_t_q0),
    .square_image_3_V_address0(resample_for_conv2_U0_square_image_3_V_address0),
    .square_image_3_V_ce0(resample_for_conv2_U0_square_image_3_V_ce0),
    .square_image_3_V_q0(padded_L2_3_V_t_q0),
    .resampled_0_V_address0(resample_for_conv2_U0_resampled_0_V_address0),
    .resampled_0_V_ce0(resample_for_conv2_U0_resampled_0_V_ce0),
    .resampled_0_V_we0(resample_for_conv2_U0_resampled_0_V_we0),
    .resampled_0_V_d0(resample_for_conv2_U0_resampled_0_V_d0),
    .resampled_1_V_address0(resample_for_conv2_U0_resampled_1_V_address0),
    .resampled_1_V_ce0(resample_for_conv2_U0_resampled_1_V_ce0),
    .resampled_1_V_we0(resample_for_conv2_U0_resampled_1_V_we0),
    .resampled_1_V_d0(resample_for_conv2_U0_resampled_1_V_d0)
);

conv2d_3x3_4chan_rev conv2d_3x3_4chan_rev_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv2d_3x3_4chan_rev_U0_ap_start),
    .ap_done(conv2d_3x3_4chan_rev_U0_ap_done),
    .ap_continue(conv2d_3x3_4chan_rev_U0_ap_continue),
    .ap_idle(conv2d_3x3_4chan_rev_U0_ap_idle),
    .ap_ready(conv2d_3x3_4chan_rev_U0_ap_ready),
    .bias_0_V_dout(conv_bias_L2_0_V_c_dout),
    .bias_0_V_empty_n(conv_bias_L2_0_V_c_empty_n),
    .bias_0_V_read(conv2d_3x3_4chan_rev_U0_bias_0_V_read),
    .bias_1_V_dout(conv_bias_L2_1_V_c_dout),
    .bias_1_V_empty_n(conv_bias_L2_1_V_c_empty_n),
    .bias_1_V_read(conv2d_3x3_4chan_rev_U0_bias_1_V_read),
    .bias_2_V_dout(conv_bias_L2_2_V_c_dout),
    .bias_2_V_empty_n(conv_bias_L2_2_V_c_empty_n),
    .bias_2_V_read(conv2d_3x3_4chan_rev_U0_bias_2_V_read),
    .bias_3_V_dout(conv_bias_L2_3_V_c_dout),
    .bias_3_V_empty_n(conv_bias_L2_3_V_c_empty_n),
    .bias_3_V_read(conv2d_3x3_4chan_rev_U0_bias_3_V_read),
    .in_image_0_V_address0(conv2d_3x3_4chan_rev_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(resampled_L2_0_V_t_q0),
    .in_image_0_V_address1(conv2d_3x3_4chan_rev_U0_in_image_0_V_address1),
    .in_image_0_V_ce1(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1),
    .in_image_0_V_q1(resampled_L2_0_V_t_q1),
    .in_image_1_V_address0(conv2d_3x3_4chan_rev_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(resampled_L2_1_V_t_q0),
    .in_image_1_V_address1(conv2d_3x3_4chan_rev_U0_in_image_1_V_address1),
    .in_image_1_V_ce1(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1),
    .in_image_1_V_q1(resampled_L2_1_V_t_q1),
    .kernel_0_V_address0(conv2d_3x3_4chan_rev_U0_kernel_0_V_address0),
    .kernel_0_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0),
    .kernel_0_V_q0(conv_kernel_L2_0_V_q0),
    .kernel_1_V_address0(conv2d_3x3_4chan_rev_U0_kernel_1_V_address0),
    .kernel_1_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0),
    .kernel_1_V_q0(conv_kernel_L2_1_V_q0),
    .kernel_2_V_address0(conv2d_3x3_4chan_rev_U0_kernel_2_V_address0),
    .kernel_2_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0),
    .kernel_2_V_q0(conv_kernel_L2_2_V_q0),
    .kernel_3_V_address0(conv2d_3x3_4chan_rev_U0_kernel_3_V_address0),
    .kernel_3_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0),
    .kernel_3_V_q0(conv_kernel_L2_3_V_q0),
    .kernel_4_V_address0(conv2d_3x3_4chan_rev_U0_kernel_4_V_address0),
    .kernel_4_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0),
    .kernel_4_V_q0(conv_kernel_L2_4_V_q0),
    .kernel_5_V_address0(conv2d_3x3_4chan_rev_U0_kernel_5_V_address0),
    .kernel_5_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0),
    .kernel_5_V_q0(conv_kernel_L2_5_V_q0),
    .kernel_6_V_address0(conv2d_3x3_4chan_rev_U0_kernel_6_V_address0),
    .kernel_6_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0),
    .kernel_6_V_q0(conv_kernel_L2_6_V_q0),
    .kernel_7_V_address0(conv2d_3x3_4chan_rev_U0_kernel_7_V_address0),
    .kernel_7_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0),
    .kernel_7_V_q0(conv_kernel_L2_7_V_q0),
    .kernel_8_V_address0(conv2d_3x3_4chan_rev_U0_kernel_8_V_address0),
    .kernel_8_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0),
    .kernel_8_V_q0(conv_kernel_L2_8_V_q0),
    .out_image_0_V_address0(conv2d_3x3_4chan_rev_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(conv2d_3x3_4chan_rev_U0_out_image_0_V_we0),
    .out_image_0_V_d0(conv2d_3x3_4chan_rev_U0_out_image_0_V_d0),
    .out_image_1_V_address0(conv2d_3x3_4chan_rev_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(conv2d_3x3_4chan_rev_U0_out_image_1_V_we0),
    .out_image_1_V_d0(conv2d_3x3_4chan_rev_U0_out_image_1_V_d0),
    .out_image_2_V_address0(conv2d_3x3_4chan_rev_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(conv2d_3x3_4chan_rev_U0_out_image_2_V_we0),
    .out_image_2_V_d0(conv2d_3x3_4chan_rev_U0_out_image_2_V_d0),
    .out_image_3_V_address0(conv2d_3x3_4chan_rev_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(conv2d_3x3_4chan_rev_U0_out_image_3_V_we0),
    .out_image_3_V_d0(conv2d_3x3_4chan_rev_U0_out_image_3_V_d0),
    .out_image_4_V_address0(conv2d_3x3_4chan_rev_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(conv2d_3x3_4chan_rev_U0_out_image_4_V_we0),
    .out_image_4_V_d0(conv2d_3x3_4chan_rev_U0_out_image_4_V_d0),
    .out_image_5_V_address0(conv2d_3x3_4chan_rev_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(conv2d_3x3_4chan_rev_U0_out_image_5_V_we0),
    .out_image_5_V_d0(conv2d_3x3_4chan_rev_U0_out_image_5_V_d0),
    .out_image_6_V_address0(conv2d_3x3_4chan_rev_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(conv2d_3x3_4chan_rev_U0_out_image_6_V_we0),
    .out_image_6_V_d0(conv2d_3x3_4chan_rev_U0_out_image_6_V_d0)
);

fifo_w18_d4_A conv_kernel_L1_0_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_din),
    .if_full_n(conv_kernel_L1_0_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_0_V_out_write),
    .if_dout(conv_kernel_L1_0_V_s_dout),
    .if_empty_n(conv_kernel_L1_0_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_0_V_read)
);

fifo_w18_d4_A conv_kernel_L1_1_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_din),
    .if_full_n(conv_kernel_L1_1_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_1_V_out_write),
    .if_dout(conv_kernel_L1_1_V_s_dout),
    .if_empty_n(conv_kernel_L1_1_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_1_V_read)
);

fifo_w18_d4_A conv_kernel_L1_2_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_din),
    .if_full_n(conv_kernel_L1_2_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_2_V_out_write),
    .if_dout(conv_kernel_L1_2_V_s_dout),
    .if_empty_n(conv_kernel_L1_2_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_2_V_read)
);

fifo_w18_d4_A conv_kernel_L1_3_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_din),
    .if_full_n(conv_kernel_L1_3_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_3_V_out_write),
    .if_dout(conv_kernel_L1_3_V_s_dout),
    .if_empty_n(conv_kernel_L1_3_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_3_V_read)
);

fifo_w18_d4_A conv_kernel_L1_4_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_din),
    .if_full_n(conv_kernel_L1_4_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_4_V_out_write),
    .if_dout(conv_kernel_L1_4_V_s_dout),
    .if_empty_n(conv_kernel_L1_4_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_4_V_read)
);

fifo_w18_d4_A conv_kernel_L1_5_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_din),
    .if_full_n(conv_kernel_L1_5_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_5_V_out_write),
    .if_dout(conv_kernel_L1_5_V_s_dout),
    .if_empty_n(conv_kernel_L1_5_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_5_V_read)
);

fifo_w18_d4_A conv_kernel_L1_6_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_din),
    .if_full_n(conv_kernel_L1_6_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_6_V_out_write),
    .if_dout(conv_kernel_L1_6_V_s_dout),
    .if_empty_n(conv_kernel_L1_6_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_6_V_read)
);

fifo_w18_d4_A conv_kernel_L1_7_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_din),
    .if_full_n(conv_kernel_L1_7_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_7_V_out_write),
    .if_dout(conv_kernel_L1_7_V_s_dout),
    .if_empty_n(conv_kernel_L1_7_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_7_V_read)
);

fifo_w18_d4_A conv_kernel_L1_8_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_din),
    .if_full_n(conv_kernel_L1_8_V_s_full_n),
    .if_write(zero_mean_1chan64_U0_conv_kernel_L1_8_V_out_write),
    .if_dout(conv_kernel_L1_8_V_s_dout),
    .if_empty_n(conv_kernel_L1_8_V_s_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_kernel_8_V_read)
);

fifo_w48_d4_A conv_bias_L1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_bias_L1_V_out_din),
    .if_full_n(conv_bias_L1_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_conv_bias_L1_V_out_write),
    .if_dout(conv_bias_L1_V_c_dout),
    .if_empty_n(conv_bias_L1_V_c_empty_n),
    .if_read(conv2d_3x3_1chan_rev_U0_bias_V_read)
);

fifo_w18_d5_A a_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_a_V_out_din),
    .if_full_n(a_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_a_V_out_write),
    .if_dout(a_V_c_dout),
    .if_empty_n(a_V_c_empty_n),
    .if_read(batch_norm_U0_A_V_read)
);

fifo_w18_d5_A b_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_b_V_out_din),
    .if_full_n(b_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_b_V_out_write),
    .if_dout(b_V_c_dout),
    .if_empty_n(b_V_c_empty_n),
    .if_read(batch_norm_U0_B_V_read)
);

fifo_w48_d10_A conv_bias_L2_0_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_bias_L2_0_V_out_din),
    .if_full_n(conv_bias_L2_0_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_conv_bias_L2_0_V_out_write),
    .if_dout(conv_bias_L2_0_V_c_dout),
    .if_empty_n(conv_bias_L2_0_V_c_empty_n),
    .if_read(conv2d_3x3_4chan_rev_U0_bias_0_V_read)
);

fifo_w48_d10_A conv_bias_L2_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_bias_L2_1_V_out_din),
    .if_full_n(conv_bias_L2_1_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_conv_bias_L2_1_V_out_write),
    .if_dout(conv_bias_L2_1_V_c_dout),
    .if_empty_n(conv_bias_L2_1_V_c_empty_n),
    .if_read(conv2d_3x3_4chan_rev_U0_bias_1_V_read)
);

fifo_w48_d10_A conv_bias_L2_2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_bias_L2_2_V_out_din),
    .if_full_n(conv_bias_L2_2_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_conv_bias_L2_2_V_out_write),
    .if_dout(conv_bias_L2_2_V_c_dout),
    .if_empty_n(conv_bias_L2_2_V_c_empty_n),
    .if_read(conv2d_3x3_4chan_rev_U0_bias_2_V_read)
);

fifo_w48_d10_A conv_bias_L2_3_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zero_mean_1chan64_U0_conv_bias_L2_3_V_out_din),
    .if_full_n(conv_bias_L2_3_V_c_full_n),
    .if_write(zero_mean_1chan64_U0_conv_bias_L2_3_V_out_write),
    .if_dout(conv_bias_L2_3_V_c_dout),
    .if_empty_n(conv_bias_L2_3_V_c_empty_n),
    .if_read(conv2d_3x3_4chan_rev_U0_bias_3_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_0_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_0_V <= ap_sync_channel_write_conv_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_1_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_1_V <= ap_sync_channel_write_conv_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_2_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_2_V <= ap_sync_channel_write_conv_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_3_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_3_V <= ap_sync_channel_write_conv_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_4_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_4_V <= ap_sync_channel_write_conv_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_5_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_5_V <= ap_sync_channel_write_conv_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_6_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_6_V <= ap_sync_channel_write_conv_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_0_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_0_V <= ap_sync_channel_write_padded_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_10_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_10_V <= ap_sync_channel_write_padded_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_11_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_11_V <= ap_sync_channel_write_padded_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_12_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_12_V <= ap_sync_channel_write_padded_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_13_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_13_V <= ap_sync_channel_write_padded_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_14_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_14_V <= ap_sync_channel_write_padded_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_1_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_1_V <= ap_sync_channel_write_padded_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_2_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_2_V <= ap_sync_channel_write_padded_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_3_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_3_V <= ap_sync_channel_write_padded_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_4_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_4_V <= ap_sync_channel_write_padded_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_5_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_5_V <= ap_sync_channel_write_padded_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_6_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_6_V <= ap_sync_channel_write_padded_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_7_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_7_V <= ap_sync_channel_write_padded_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_8_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_8_V <= ap_sync_channel_write_padded_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_9_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_9_V <= ap_sync_channel_write_padded_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_0_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_0_V <= ap_sync_channel_write_padded_L2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_1_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_1_V <= ap_sync_channel_write_padded_L2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_2_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_2_V <= ap_sync_channel_write_padded_L2_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_3_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_3_V <= ap_sync_channel_write_padded_L2_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_0_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_0_V <= ap_sync_channel_write_resampled_0_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_1_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_1_V <= ap_sync_channel_write_resampled_0_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_2_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_2_V <= ap_sync_channel_write_resampled_0_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_3_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_3_V <= ap_sync_channel_write_resampled_0_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_4_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_4_V <= ap_sync_channel_write_resampled_0_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_0_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_0_V <= ap_sync_channel_write_resampled_1_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_1_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_1_V <= ap_sync_channel_write_resampled_1_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_2_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_2_V <= ap_sync_channel_write_resampled_1_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_3_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_3_V <= ap_sync_channel_write_resampled_1_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_L2_0_V <= 1'b0;
    end else begin
        if (((resample_for_conv2_U0_ap_done & resample_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_L2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_L2_0_V <= ap_sync_channel_write_resampled_L2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_L2_1_V <= 1'b0;
    end else begin
        if (((resample_for_conv2_U0_ap_done & resample_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_L2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_L2_1_V <= ap_sync_channel_write_resampled_L2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_zero_mean_1chan64_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_zero_mean_1chan64_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_zero_mean_1chan64_U0_ap_ready <= ap_sync_zero_mean_1chan64_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((conv2d_3x3_4chan_rev_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        conv2d_3x3_4chan_rev_U0_ap_ready_count <= (conv2d_3x3_4chan_rev_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (conv2d_3x3_4chan_rev_U0_ap_ready == 1'b1))) begin
        conv2d_3x3_4chan_rev_U0_ap_ready_count <= (conv2d_3x3_4chan_rev_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((zero_mean_1chan64_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        zero_mean_1chan64_U0_ap_ready_count <= (zero_mean_1chan64_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (zero_mean_1chan64_U0_ap_ready == 1'b1))) begin
        zero_mean_1chan64_U0_ap_ready_count <= (zero_mean_1chan64_U0_ap_ready_count + 2'd1);
    end
end

assign ReLU_V_t_d1 = 48'd0;

assign ReLU_V_t_we1 = 1'b0;

assign ap_channel_done_ReLU_V = relu_U0_ap_done;

assign ap_channel_done_batchnorm_V = batch_norm_U0_ap_done;

assign ap_channel_done_conv_0_V = ((ap_sync_reg_channel_write_conv_0_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_1_V = ((ap_sync_reg_channel_write_conv_1_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_2_V = ((ap_sync_reg_channel_write_conv_2_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_3_V = ((ap_sync_reg_channel_write_conv_3_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_4_V = ((ap_sync_reg_channel_write_conv_4_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_5_V = ((ap_sync_reg_channel_write_conv_5_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_6_V = ((ap_sync_reg_channel_write_conv_6_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_maxpool_V = max_pool_1chan_U0_ap_done;

assign ap_channel_done_mean_removed_V = zero_mean_1chan64_U0_ap_done;

assign ap_channel_done_padded_0_V = ((ap_sync_reg_channel_write_padded_0_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_10_V = ((ap_sync_reg_channel_write_padded_10_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_11_V = ((ap_sync_reg_channel_write_padded_11_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_12_V = ((ap_sync_reg_channel_write_padded_12_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_13_V = ((ap_sync_reg_channel_write_padded_13_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_14_V = ((ap_sync_reg_channel_write_padded_14_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_1_V = ((ap_sync_reg_channel_write_padded_1_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_2_V = ((ap_sync_reg_channel_write_padded_2_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_3_V = ((ap_sync_reg_channel_write_padded_3_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_4_V = ((ap_sync_reg_channel_write_padded_4_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_5_V = ((ap_sync_reg_channel_write_padded_5_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_6_V = ((ap_sync_reg_channel_write_padded_6_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_7_V = ((ap_sync_reg_channel_write_padded_7_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_8_V = ((ap_sync_reg_channel_write_padded_8_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_9_V = ((ap_sync_reg_channel_write_padded_9_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_L2_0_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_0_V ^ 1'b1));

assign ap_channel_done_padded_L2_1_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_1_V ^ 1'b1));

assign ap_channel_done_padded_L2_2_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_2_V ^ 1'b1));

assign ap_channel_done_padded_L2_3_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_3_V ^ 1'b1));

assign ap_channel_done_resampled_0_0_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_0_V ^ 1'b1));

assign ap_channel_done_resampled_0_1_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_1_V ^ 1'b1));

assign ap_channel_done_resampled_0_2_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_2_V ^ 1'b1));

assign ap_channel_done_resampled_0_3_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_3_V ^ 1'b1));

assign ap_channel_done_resampled_0_4_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_4_V ^ 1'b1));

assign ap_channel_done_resampled_1_0_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_0_V ^ 1'b1));

assign ap_channel_done_resampled_1_1_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_1_V ^ 1'b1));

assign ap_channel_done_resampled_1_2_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_2_V ^ 1'b1));

assign ap_channel_done_resampled_1_3_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_3_V ^ 1'b1));

assign ap_channel_done_resampled_L2_0_V = (resample_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_resampled_L2_0_V ^ 1'b1));

assign ap_channel_done_resampled_L2_1_V = (resample_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_resampled_L2_1_V ^ 1'b1));

assign ap_done = conv2d_3x3_4chan_rev_U0_ap_done;

assign ap_idle = (zero_mean_1chan64_U0_ap_idle & resample_for_conv2_U0_ap_idle & resample_U0_ap_idle & relu_U0_ap_idle & pad_for_conv2_U0_ap_idle & max_pool_1chan_U0_ap_idle & (resampled_L2_1_V_t_empty_n ^ 1'b1) & (resampled_L2_0_V_t_empty_n ^ 1'b1) & (padded_L2_3_V_t_empty_n ^ 1'b1) & (padded_L2_2_V_t_empty_n ^ 1'b1) & (padded_L2_1_V_t_empty_n ^ 1'b1) & (padded_L2_0_V_t_empty_n ^ 1'b1) & (maxpool_V_t_empty_n ^ 1'b1) & (1'b1 ^ ReLU_V_t_empty_n) & (batchnorm_V_t_empty_n ^ 1'b1) & (conv_6_V_t_empty_n ^ 1'b1) & (conv_5_V_t_empty_n ^ 1'b1) & (conv_4_V_t_empty_n ^ 1'b1) & (conv_3_V_t_empty_n ^ 1'b1) & (conv_2_V_t_empty_n ^ 1'b1) & (conv_1_V_t_empty_n ^ 1'b1) & (conv_0_V_t_empty_n ^ 1'b1) & (resampled_1_3_V_t_empty_n ^ 1'b1) & (resampled_1_2_V_t_empty_n ^ 1'b1) & (resampled_1_1_V_t_empty_n ^ 1'b1) & (resampled_1_0_V_t_empty_n ^ 1'b1) & (resampled_0_4_V_t_empty_n ^ 1'b1) & (resampled_0_3_V_t_empty_n ^ 1'b1) & (resampled_0_2_V_t_empty_n ^ 1'b1) & (resampled_0_1_V_t_empty_n ^ 1'b1) & (resampled_0_0_V_t_empty_n ^ 1'b1) & (padded_14_V_t_empty_n ^ 1'b1) & (padded_13_V_t_empty_n ^ 1'b1) & (padded_12_V_t_empty_n ^ 1'b1) & (padded_11_V_t_empty_n ^ 1'b1) & (padded_10_V_t_empty_n ^ 1'b1) & (padded_9_V_t_empty_n ^ 1'b1) & (padded_8_V_t_empty_n ^ 1'b1) & (padded_7_V_t_empty_n ^ 1'b1) & (padded_6_V_t_empty_n ^ 1'b1) & (padded_5_V_t_empty_n ^ 1'b1) & (padded_4_V_t_empty_n ^ 1'b1) & (padded_3_V_t_empty_n ^ 1'b1) & (padded_2_V_t_empty_n ^ 1'b1) & (padded_1_V_t_empty_n ^ 1'b1) & (padded_0_V_t_empty_n ^ 1'b1) & (mean_removed_V_t_empty_n ^ 1'b1) & efficient_pad_n_1cha_U0_ap_idle & conv2d_3x3_4chan_rev_U0_ap_idle & conv2d_3x3_1chan_rev_U0_ap_idle & batch_norm_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_conv_0_V = ((conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n & ap_channel_done_conv_0_V) | ap_sync_reg_channel_write_conv_0_V);

assign ap_sync_channel_write_conv_1_V = ((conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n & ap_channel_done_conv_1_V) | ap_sync_reg_channel_write_conv_1_V);

assign ap_sync_channel_write_conv_2_V = ((conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n & ap_channel_done_conv_2_V) | ap_sync_reg_channel_write_conv_2_V);

assign ap_sync_channel_write_conv_3_V = ((conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n & ap_channel_done_conv_3_V) | ap_sync_reg_channel_write_conv_3_V);

assign ap_sync_channel_write_conv_4_V = ((conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n & ap_channel_done_conv_4_V) | ap_sync_reg_channel_write_conv_4_V);

assign ap_sync_channel_write_conv_5_V = ((conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n & ap_channel_done_conv_5_V) | ap_sync_reg_channel_write_conv_5_V);

assign ap_sync_channel_write_conv_6_V = ((conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n & ap_channel_done_conv_6_V) | ap_sync_reg_channel_write_conv_6_V);

assign ap_sync_channel_write_padded_0_V = ((efficient_pad_n_1cha_U0_out_image_0_V_full_n & ap_channel_done_padded_0_V) | ap_sync_reg_channel_write_padded_0_V);

assign ap_sync_channel_write_padded_10_V = ((efficient_pad_n_1cha_U0_out_image_10_V_full_n & ap_channel_done_padded_10_V) | ap_sync_reg_channel_write_padded_10_V);

assign ap_sync_channel_write_padded_11_V = ((efficient_pad_n_1cha_U0_out_image_11_V_full_n & ap_channel_done_padded_11_V) | ap_sync_reg_channel_write_padded_11_V);

assign ap_sync_channel_write_padded_12_V = ((efficient_pad_n_1cha_U0_out_image_12_V_full_n & ap_channel_done_padded_12_V) | ap_sync_reg_channel_write_padded_12_V);

assign ap_sync_channel_write_padded_13_V = ((efficient_pad_n_1cha_U0_out_image_13_V_full_n & ap_channel_done_padded_13_V) | ap_sync_reg_channel_write_padded_13_V);

assign ap_sync_channel_write_padded_14_V = ((efficient_pad_n_1cha_U0_out_image_14_V_full_n & ap_channel_done_padded_14_V) | ap_sync_reg_channel_write_padded_14_V);

assign ap_sync_channel_write_padded_1_V = ((efficient_pad_n_1cha_U0_out_image_1_V_full_n & ap_channel_done_padded_1_V) | ap_sync_reg_channel_write_padded_1_V);

assign ap_sync_channel_write_padded_2_V = ((efficient_pad_n_1cha_U0_out_image_2_V_full_n & ap_channel_done_padded_2_V) | ap_sync_reg_channel_write_padded_2_V);

assign ap_sync_channel_write_padded_3_V = ((efficient_pad_n_1cha_U0_out_image_3_V_full_n & ap_channel_done_padded_3_V) | ap_sync_reg_channel_write_padded_3_V);

assign ap_sync_channel_write_padded_4_V = ((efficient_pad_n_1cha_U0_out_image_4_V_full_n & ap_channel_done_padded_4_V) | ap_sync_reg_channel_write_padded_4_V);

assign ap_sync_channel_write_padded_5_V = ((efficient_pad_n_1cha_U0_out_image_5_V_full_n & ap_channel_done_padded_5_V) | ap_sync_reg_channel_write_padded_5_V);

assign ap_sync_channel_write_padded_6_V = ((efficient_pad_n_1cha_U0_out_image_6_V_full_n & ap_channel_done_padded_6_V) | ap_sync_reg_channel_write_padded_6_V);

assign ap_sync_channel_write_padded_7_V = ((efficient_pad_n_1cha_U0_out_image_7_V_full_n & ap_channel_done_padded_7_V) | ap_sync_reg_channel_write_padded_7_V);

assign ap_sync_channel_write_padded_8_V = ((efficient_pad_n_1cha_U0_out_image_8_V_full_n & ap_channel_done_padded_8_V) | ap_sync_reg_channel_write_padded_8_V);

assign ap_sync_channel_write_padded_9_V = ((efficient_pad_n_1cha_U0_out_image_9_V_full_n & ap_channel_done_padded_9_V) | ap_sync_reg_channel_write_padded_9_V);

assign ap_sync_channel_write_padded_L2_0_V = ((pad_for_conv2_U0_out_image_0_V_full_n & ap_channel_done_padded_L2_0_V) | ap_sync_reg_channel_write_padded_L2_0_V);

assign ap_sync_channel_write_padded_L2_1_V = ((pad_for_conv2_U0_out_image_1_V_full_n & ap_channel_done_padded_L2_1_V) | ap_sync_reg_channel_write_padded_L2_1_V);

assign ap_sync_channel_write_padded_L2_2_V = ((pad_for_conv2_U0_out_image_2_V_full_n & ap_channel_done_padded_L2_2_V) | ap_sync_reg_channel_write_padded_L2_2_V);

assign ap_sync_channel_write_padded_L2_3_V = ((pad_for_conv2_U0_out_image_3_V_full_n & ap_channel_done_padded_L2_3_V) | ap_sync_reg_channel_write_padded_L2_3_V);

assign ap_sync_channel_write_resampled_0_0_V = ((resample_U0_resampled_0_0_V_full_n & ap_channel_done_resampled_0_0_V) | ap_sync_reg_channel_write_resampled_0_0_V);

assign ap_sync_channel_write_resampled_0_1_V = ((resample_U0_resampled_0_1_V_full_n & ap_channel_done_resampled_0_1_V) | ap_sync_reg_channel_write_resampled_0_1_V);

assign ap_sync_channel_write_resampled_0_2_V = ((resample_U0_resampled_0_2_V_full_n & ap_channel_done_resampled_0_2_V) | ap_sync_reg_channel_write_resampled_0_2_V);

assign ap_sync_channel_write_resampled_0_3_V = ((resample_U0_resampled_0_3_V_full_n & ap_channel_done_resampled_0_3_V) | ap_sync_reg_channel_write_resampled_0_3_V);

assign ap_sync_channel_write_resampled_0_4_V = ((resample_U0_resampled_0_4_V_full_n & ap_channel_done_resampled_0_4_V) | ap_sync_reg_channel_write_resampled_0_4_V);

assign ap_sync_channel_write_resampled_1_0_V = ((resample_U0_resampled_1_0_V_full_n & ap_channel_done_resampled_1_0_V) | ap_sync_reg_channel_write_resampled_1_0_V);

assign ap_sync_channel_write_resampled_1_1_V = ((resample_U0_resampled_1_1_V_full_n & ap_channel_done_resampled_1_1_V) | ap_sync_reg_channel_write_resampled_1_1_V);

assign ap_sync_channel_write_resampled_1_2_V = ((resample_U0_resampled_1_2_V_full_n & ap_channel_done_resampled_1_2_V) | ap_sync_reg_channel_write_resampled_1_2_V);

assign ap_sync_channel_write_resampled_1_3_V = ((resample_U0_resampled_1_3_V_full_n & ap_channel_done_resampled_1_3_V) | ap_sync_reg_channel_write_resampled_1_3_V);

assign ap_sync_channel_write_resampled_L2_0_V = ((resample_for_conv2_U0_resampled_0_V_full_n & ap_channel_done_resampled_L2_0_V) | ap_sync_reg_channel_write_resampled_L2_0_V);

assign ap_sync_channel_write_resampled_L2_1_V = ((resample_for_conv2_U0_resampled_1_V_full_n & ap_channel_done_resampled_L2_1_V) | ap_sync_reg_channel_write_resampled_L2_1_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready = (conv2d_3x3_4chan_rev_U0_ap_ready | ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready);

assign ap_sync_done = conv2d_3x3_4chan_rev_U0_ap_done;

assign ap_sync_ready = (ap_sync_zero_mean_1chan64_U0_ap_ready & ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready);

assign ap_sync_zero_mean_1chan64_U0_ap_ready = (zero_mean_1chan64_U0_ap_ready | ap_sync_reg_zero_mean_1chan64_U0_ap_ready);

assign batch_norm_U0_ap_continue = batchnorm_V_i_full_n;

assign batch_norm_U0_ap_start = (conv_6_V_t_empty_n & conv_5_V_t_empty_n & conv_4_V_t_empty_n & conv_3_V_t_empty_n & conv_2_V_t_empty_n & conv_1_V_t_empty_n & conv_0_V_t_empty_n);

assign batch_norm_U0_out_image_V_full_n = batchnorm_V_i_full_n;

assign batch_norm_U0_start_full_n = 1'b1;

assign batch_norm_U0_start_write = 1'b0;

assign conv2d_3x3_1chan_rev_U0_ap_continue = (ap_sync_channel_write_conv_6_V & ap_sync_channel_write_conv_5_V & ap_sync_channel_write_conv_4_V & ap_sync_channel_write_conv_3_V & ap_sync_channel_write_conv_2_V & ap_sync_channel_write_conv_1_V & ap_sync_channel_write_conv_0_V);

assign conv2d_3x3_1chan_rev_U0_ap_start = (resampled_1_3_V_t_empty_n & resampled_1_2_V_t_empty_n & resampled_1_1_V_t_empty_n & resampled_1_0_V_t_empty_n & resampled_0_4_V_t_empty_n & resampled_0_3_V_t_empty_n & resampled_0_2_V_t_empty_n & resampled_0_1_V_t_empty_n & resampled_0_0_V_t_empty_n);

assign conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n = conv_0_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n = conv_1_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n = conv_2_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n = conv_3_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n = conv_4_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n = conv_5_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n = conv_6_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_start_full_n = 1'b1;

assign conv2d_3x3_1chan_rev_U0_start_write = 1'b0;

assign conv2d_3x3_4chan_rev_U0_ap_continue = 1'b1;

assign conv2d_3x3_4chan_rev_U0_ap_start = (resampled_L2_1_V_t_empty_n & resampled_L2_0_V_t_empty_n & (ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready ^ 1'b1) & ap_start);

assign conv2d_3x3_4chan_rev_U0_start_full_n = 1'b1;

assign conv2d_3x3_4chan_rev_U0_start_write = 1'b0;

assign conv_kernel_L2_0_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;

assign conv_kernel_L2_0_V_address1 = 2'd0;

assign conv_kernel_L2_0_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;

assign conv_kernel_L2_0_V_ce1 = 1'b0;

assign conv_kernel_L2_0_V_d0 = 18'd0;

assign conv_kernel_L2_0_V_d1 = 18'd0;

assign conv_kernel_L2_0_V_we0 = 1'b0;

assign conv_kernel_L2_0_V_we1 = 1'b0;

assign conv_kernel_L2_1_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;

assign conv_kernel_L2_1_V_address1 = 2'd0;

assign conv_kernel_L2_1_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;

assign conv_kernel_L2_1_V_ce1 = 1'b0;

assign conv_kernel_L2_1_V_d0 = 18'd0;

assign conv_kernel_L2_1_V_d1 = 18'd0;

assign conv_kernel_L2_1_V_we0 = 1'b0;

assign conv_kernel_L2_1_V_we1 = 1'b0;

assign conv_kernel_L2_2_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;

assign conv_kernel_L2_2_V_address1 = 2'd0;

assign conv_kernel_L2_2_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;

assign conv_kernel_L2_2_V_ce1 = 1'b0;

assign conv_kernel_L2_2_V_d0 = 18'd0;

assign conv_kernel_L2_2_V_d1 = 18'd0;

assign conv_kernel_L2_2_V_we0 = 1'b0;

assign conv_kernel_L2_2_V_we1 = 1'b0;

assign conv_kernel_L2_3_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;

assign conv_kernel_L2_3_V_address1 = 2'd0;

assign conv_kernel_L2_3_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;

assign conv_kernel_L2_3_V_ce1 = 1'b0;

assign conv_kernel_L2_3_V_d0 = 18'd0;

assign conv_kernel_L2_3_V_d1 = 18'd0;

assign conv_kernel_L2_3_V_we0 = 1'b0;

assign conv_kernel_L2_3_V_we1 = 1'b0;

assign conv_kernel_L2_4_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;

assign conv_kernel_L2_4_V_address1 = 2'd0;

assign conv_kernel_L2_4_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;

assign conv_kernel_L2_4_V_ce1 = 1'b0;

assign conv_kernel_L2_4_V_d0 = 18'd0;

assign conv_kernel_L2_4_V_d1 = 18'd0;

assign conv_kernel_L2_4_V_we0 = 1'b0;

assign conv_kernel_L2_4_V_we1 = 1'b0;

assign conv_kernel_L2_5_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;

assign conv_kernel_L2_5_V_address1 = 2'd0;

assign conv_kernel_L2_5_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;

assign conv_kernel_L2_5_V_ce1 = 1'b0;

assign conv_kernel_L2_5_V_d0 = 18'd0;

assign conv_kernel_L2_5_V_d1 = 18'd0;

assign conv_kernel_L2_5_V_we0 = 1'b0;

assign conv_kernel_L2_5_V_we1 = 1'b0;

assign conv_kernel_L2_6_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;

assign conv_kernel_L2_6_V_address1 = 2'd0;

assign conv_kernel_L2_6_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;

assign conv_kernel_L2_6_V_ce1 = 1'b0;

assign conv_kernel_L2_6_V_d0 = 18'd0;

assign conv_kernel_L2_6_V_d1 = 18'd0;

assign conv_kernel_L2_6_V_we0 = 1'b0;

assign conv_kernel_L2_6_V_we1 = 1'b0;

assign conv_kernel_L2_7_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;

assign conv_kernel_L2_7_V_address1 = 2'd0;

assign conv_kernel_L2_7_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;

assign conv_kernel_L2_7_V_ce1 = 1'b0;

assign conv_kernel_L2_7_V_d0 = 18'd0;

assign conv_kernel_L2_7_V_d1 = 18'd0;

assign conv_kernel_L2_7_V_we0 = 1'b0;

assign conv_kernel_L2_7_V_we1 = 1'b0;

assign conv_kernel_L2_8_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;

assign conv_kernel_L2_8_V_address1 = 2'd0;

assign conv_kernel_L2_8_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;

assign conv_kernel_L2_8_V_ce1 = 1'b0;

assign conv_kernel_L2_8_V_d0 = 18'd0;

assign conv_kernel_L2_8_V_d1 = 18'd0;

assign conv_kernel_L2_8_V_we0 = 1'b0;

assign conv_kernel_L2_8_V_we1 = 1'b0;

assign efficient_pad_n_1cha_U0_ap_continue = (ap_sync_channel_write_padded_9_V & ap_sync_channel_write_padded_8_V & ap_sync_channel_write_padded_7_V & ap_sync_channel_write_padded_6_V & ap_sync_channel_write_padded_5_V & ap_sync_channel_write_padded_4_V & ap_sync_channel_write_padded_3_V & ap_sync_channel_write_padded_2_V & ap_sync_channel_write_padded_1_V & ap_sync_channel_write_padded_14_V & ap_sync_channel_write_padded_13_V & ap_sync_channel_write_padded_12_V & ap_sync_channel_write_padded_11_V & ap_sync_channel_write_padded_10_V & ap_sync_channel_write_padded_0_V);

assign efficient_pad_n_1cha_U0_ap_start = mean_removed_V_t_empty_n;

assign efficient_pad_n_1cha_U0_out_image_0_V_full_n = padded_0_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_10_V_full_n = padded_10_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_11_V_full_n = padded_11_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_12_V_full_n = padded_12_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_13_V_full_n = padded_13_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_14_V_full_n = padded_14_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_1_V_full_n = padded_1_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_2_V_full_n = padded_2_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_3_V_full_n = padded_3_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_4_V_full_n = padded_4_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_5_V_full_n = padded_5_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_6_V_full_n = padded_6_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_7_V_full_n = padded_7_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_8_V_full_n = padded_8_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_9_V_full_n = padded_9_V_i_full_n;

assign efficient_pad_n_1cha_U0_start_full_n = 1'b1;

assign efficient_pad_n_1cha_U0_start_write = 1'b0;

assign in_image_V_address0 = zero_mean_1chan64_U0_in_image_V_address0;

assign in_image_V_address1 = 10'd0;

assign in_image_V_ce0 = zero_mean_1chan64_U0_in_image_V_ce0;

assign in_image_V_ce1 = 1'b0;

assign in_image_V_d0 = 18'd0;

assign in_image_V_d1 = 18'd0;

assign in_image_V_we0 = 1'b0;

assign in_image_V_we1 = 1'b0;

assign max_pool_1chan_U0_ap_continue = maxpool_V_i_full_n;

assign max_pool_1chan_U0_ap_start = ReLU_V_t_empty_n;

assign max_pool_1chan_U0_out_image_V_full_n = maxpool_V_i_full_n;

assign max_pool_1chan_U0_start_full_n = 1'b1;

assign max_pool_1chan_U0_start_write = 1'b0;

assign means_V_address0 = zero_mean_1chan64_U0_means_V_address0;

assign means_V_address1 = 10'd0;

assign means_V_ce0 = zero_mean_1chan64_U0_means_V_ce0;

assign means_V_ce1 = 1'b0;

assign means_V_d0 = 18'd0;

assign means_V_d1 = 18'd0;

assign means_V_we0 = 1'b0;

assign means_V_we1 = 1'b0;

assign pad_for_conv2_U0_ap_continue = (ap_sync_channel_write_padded_L2_3_V & ap_sync_channel_write_padded_L2_2_V & ap_sync_channel_write_padded_L2_1_V & ap_sync_channel_write_padded_L2_0_V);

assign pad_for_conv2_U0_ap_start = maxpool_V_t_empty_n;

assign pad_for_conv2_U0_out_image_0_V_full_n = padded_L2_0_V_i_full_n;

assign pad_for_conv2_U0_out_image_1_V_full_n = padded_L2_1_V_i_full_n;

assign pad_for_conv2_U0_out_image_2_V_full_n = padded_L2_2_V_i_full_n;

assign pad_for_conv2_U0_out_image_3_V_full_n = padded_L2_3_V_i_full_n;

assign pad_for_conv2_U0_start_full_n = 1'b1;

assign pad_for_conv2_U0_start_write = 1'b0;

assign relu_U0_activations_V_full_n = ReLU_V_i_full_n;

assign relu_U0_ap_continue = ReLU_V_i_full_n;

assign relu_U0_ap_start = batchnorm_V_t_empty_n;

assign relu_U0_start_full_n = 1'b1;

assign relu_U0_start_write = 1'b0;

assign resample_U0_ap_continue = (ap_sync_channel_write_resampled_1_3_V & ap_sync_channel_write_resampled_1_2_V & ap_sync_channel_write_resampled_1_1_V & ap_sync_channel_write_resampled_1_0_V & ap_sync_channel_write_resampled_0_4_V & ap_sync_channel_write_resampled_0_3_V & ap_sync_channel_write_resampled_0_2_V & ap_sync_channel_write_resampled_0_1_V & ap_sync_channel_write_resampled_0_0_V);

assign resample_U0_ap_start = (padded_9_V_t_empty_n & padded_8_V_t_empty_n & padded_7_V_t_empty_n & padded_6_V_t_empty_n & padded_5_V_t_empty_n & padded_4_V_t_empty_n & padded_3_V_t_empty_n & padded_2_V_t_empty_n & padded_1_V_t_empty_n & padded_14_V_t_empty_n & padded_13_V_t_empty_n & padded_12_V_t_empty_n & padded_11_V_t_empty_n & padded_10_V_t_empty_n & padded_0_V_t_empty_n);

assign resample_U0_resampled_0_0_V_full_n = resampled_0_0_V_i_full_n;

assign resample_U0_resampled_0_1_V_full_n = resampled_0_1_V_i_full_n;

assign resample_U0_resampled_0_2_V_full_n = resampled_0_2_V_i_full_n;

assign resample_U0_resampled_0_3_V_full_n = resampled_0_3_V_i_full_n;

assign resample_U0_resampled_0_4_V_full_n = resampled_0_4_V_i_full_n;

assign resample_U0_resampled_1_0_V_full_n = resampled_1_0_V_i_full_n;

assign resample_U0_resampled_1_1_V_full_n = resampled_1_1_V_i_full_n;

assign resample_U0_resampled_1_2_V_full_n = resampled_1_2_V_i_full_n;

assign resample_U0_resampled_1_3_V_full_n = resampled_1_3_V_i_full_n;

assign resample_U0_start_full_n = 1'b1;

assign resample_U0_start_write = 1'b0;

assign resample_for_conv2_U0_ap_continue = (ap_sync_channel_write_resampled_L2_1_V & ap_sync_channel_write_resampled_L2_0_V);

assign resample_for_conv2_U0_ap_start = (padded_L2_3_V_t_empty_n & padded_L2_2_V_t_empty_n & padded_L2_1_V_t_empty_n & padded_L2_0_V_t_empty_n);

assign resample_for_conv2_U0_resampled_0_V_full_n = resampled_L2_0_V_i_full_n;

assign resample_for_conv2_U0_resampled_1_V_full_n = resampled_L2_1_V_i_full_n;

assign resample_for_conv2_U0_start_full_n = 1'b1;

assign resample_for_conv2_U0_start_write = 1'b0;

assign resampled_L2_0_V_t_d1 = 25'd0;

assign resampled_L2_0_V_t_we1 = 1'b0;

assign resampled_L2_1_V_t_d1 = 25'd0;

assign resampled_L2_1_V_t_we1 = 1'b0;

assign result_0_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;

assign result_0_V_address1 = 7'd0;

assign result_0_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;

assign result_0_V_ce1 = 1'b0;

assign result_0_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;

assign result_0_V_d1 = 48'd0;

assign result_0_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;

assign result_0_V_we1 = 1'b0;

assign result_1_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;

assign result_1_V_address1 = 7'd0;

assign result_1_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;

assign result_1_V_ce1 = 1'b0;

assign result_1_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;

assign result_1_V_d1 = 48'd0;

assign result_1_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;

assign result_1_V_we1 = 1'b0;

assign result_2_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;

assign result_2_V_address1 = 7'd0;

assign result_2_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;

assign result_2_V_ce1 = 1'b0;

assign result_2_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;

assign result_2_V_d1 = 48'd0;

assign result_2_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;

assign result_2_V_we1 = 1'b0;

assign result_3_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;

assign result_3_V_address1 = 7'd0;

assign result_3_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;

assign result_3_V_ce1 = 1'b0;

assign result_3_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;

assign result_3_V_d1 = 48'd0;

assign result_3_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;

assign result_3_V_we1 = 1'b0;

assign result_4_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;

assign result_4_V_address1 = 7'd0;

assign result_4_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;

assign result_4_V_ce1 = 1'b0;

assign result_4_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;

assign result_4_V_d1 = 48'd0;

assign result_4_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;

assign result_4_V_we1 = 1'b0;

assign result_5_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;

assign result_5_V_address1 = 7'd0;

assign result_5_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;

assign result_5_V_ce1 = 1'b0;

assign result_5_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;

assign result_5_V_d1 = 48'd0;

assign result_5_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;

assign result_5_V_we1 = 1'b0;

assign result_6_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;

assign result_6_V_address1 = 7'd0;

assign result_6_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;

assign result_6_V_ce1 = 1'b0;

assign result_6_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;

assign result_6_V_d1 = 48'd0;

assign result_6_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;

assign result_6_V_we1 = 1'b0;

assign zero_mean_1chan64_U0_ap_continue = mean_removed_V_i_full_n;

assign zero_mean_1chan64_U0_ap_start = ((ap_sync_reg_zero_mean_1chan64_U0_ap_ready ^ 1'b1) & ap_start);

assign zero_mean_1chan64_U0_out_image_V_full_n = mean_removed_V_i_full_n;

assign zero_mean_1chan64_U0_start_full_n = 1'b1;

assign zero_mean_1chan64_U0_start_write = 1'b0;

endmodule //CNN
