<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>FMOV (register) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMOV (register)</h2><p class="aml">Floating-point Move register without conversion. This instruction copies the floating-point value in the SIMD&amp;FP source register to the SIMD&amp;FP destination register.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">ftype</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td/><td/><td/><td colspan="5"/><td colspan="2"/><td/><td colspan="4"/><td class="droppedname" colspan="2">opc</td><td colspan="5"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision<span class="bitdiff"> (ftype == 11)</span><span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FMOV_H_floatdp1"/><p class="asm-code">FMOV  <a href="#sa_hd" title="16-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Hd></a>, <a href="#sa_hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn></a></p></div><div class="encoding"><h4 class="encoding">Single-precision<span class="bitdiff"> (ftype == 00)</span></h4><a id="FMOV_S_floatdp1"/><p class="asm-code">FMOV  <a href="#sa_sd" title="32-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Sd></a>, <a href="#sa_sn" title="32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Sn></a></p></div><div class="encoding"><h4 class="encoding">Double-precision<span class="bitdiff"> (ftype == 01)</span></h4><a id="FMOV_D_floatdp1"/><p class="asm-code">FMOV  <a href="#sa_dd" title="64-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Dd></a>, <a href="#sa_dn" title="64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Dn></a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer esize;
case ftype of
    when '00' esize = 32;
    when '01' esize = 64;
    when '10' UNDEFINED;
    when '11'
        if <a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>() then
            esize = 16;
        else
            UNDEFINED;<a href="shared_pseudocode.html#FPUnaryOp" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp</del></a><del> fpop;
case opc of
    when '00' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_MOV" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_MOV</del></a><del>;
    when '01' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_ABS" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_ABS</del></a><del>;
    when '10' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_NEG" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_NEG</del></a><del>;
    when '11' fpop = </del><a href="shared_pseudocode.html#FPUnaryOp_SQRT" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_SQRT</del></a><del>;</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="sa_dd"/><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="sa_dn"/><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hd></td><td><a id="sa_hd"/><p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn></td><td><a id="sa_hn"/><p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd></td><td><a id="sa_sd"/><p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="sa_sn"/><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a><ins>();

bits(128) result = 0&lt;127:0>;

bits(esize) operand =</ins><del>();</del> <a href="shared_pseudocode.html#FPCRType" title="type FPCRType"><del>FPCRType</del></a><del> fpcr    = FPCR[];
boolean merge    = fpop != </del><a href="shared_pseudocode.html#FPUnaryOp_MOV" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_MOV</del></a><del> &amp;&amp; </del><a href="shared_pseudocode.html#impl-shared.IsMerging.1" title="function: boolean IsMerging(FPCRType fpcr)"><del>IsMerging</del></a><del>(fpcr);
bits(128) result = if merge then </del><a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a><ins>[n, esize];</ins><del>[d, 128] else 0&lt;127:0>;

bits(esize) operand =</del>

<a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]"><del>V</del></a><del>[n, esize];

case fpop of
    when </del><a href="shared_pseudocode.html#FPUnaryOp_MOV" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_MOV</del></a><del>  </del><a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a><del>[result, 0, esize] = operand;
    when </del><a href="shared_pseudocode.html#FPUnaryOp_ABS" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_ABS</del></a><del>  </del><a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value"><del>Elem</del></a><del>[result, 0, esize] = </del><a href="shared_pseudocode.html#impl-shared.FPAbs.1" title="function: bits(N) FPAbs(bits(N) op)"><del>FPAbs</del></a><del>(operand);
    when </del><a href="shared_pseudocode.html#FPUnaryOp_NEG" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_NEG</del></a><del>  </del><a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value"><del>Elem</del></a><del>[result, 0, esize] = </del><a href="shared_pseudocode.html#impl-shared.FPNeg.1" title="function: bits(N) FPNeg(bits(N) op)"><del>FPNeg</del></a><del>(operand);
    when </del><a href="shared_pseudocode.html#FPUnaryOp_SQRT" title="enumeration FPUnaryOp   {FPUnaryOp_ABS, FPUnaryOp_MOV, FPUnaryOp_NEG, FPUnaryOp_SQRT}"><del>FPUnaryOp_SQRT</del></a><del> </del><a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value"><del>Elem</del></a><del>[result, 0, esize] = </del><a href="shared_pseudocode.html#impl-shared.FPSqrt.2" title="function: bits(N) FPSqrt(bits(N) op, FPCRType fpcr)"><del>FPSqrt</del></a><ins>[result, 0, esize] = operand;</ins><del>(operand, fpcr);</del>
<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[d, 128] = result;</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: <ins>2022-12-14T23</ins><del>2022-12-14T22</del>:<ins>21</ins><del>29</del>
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>