{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526592452690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526592452699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 16:27:32 2018 " "Processing started: Thu May 17 16:27:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526592452699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592452699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Wrapper -c Project_Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Wrapper -c Project_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592452700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526592454163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526592454163 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../../extras/pipelining.vhdl(314) " "Unrecognized synthesis attribute \"register_balancing\" at ../../../extras/pipelining.vhdl(314)" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475682 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../../extras/pipelining.vhdl(356) " "Unrecognized synthesis attribute \"register_balancing\" at ../../../extras/pipelining.vhdl(356)" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 356 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475682 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../../extras/pipelining.vhdl(400) " "Unrecognized synthesis attribute \"register_balancing\" at ../../../extras/pipelining.vhdl(400)" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 400 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475683 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../../extras/pipelining.vhdl(445) " "Unrecognized synthesis attribute \"register_balancing\" at ../../../extras/pipelining.vhdl(445)" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 445 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475683 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "register_balancing ../../../extras/pipelining.vhdl(490) " "Unrecognized synthesis attribute \"register_balancing\" at ../../../extras/pipelining.vhdl(490)" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 490 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/pipelining.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/pipelining.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelining " "Found design unit 1: pipelining" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipeline_ul-rtl " "Found design unit 2: pipeline_ul-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_sulv-rtl " "Found design unit 3: pipeline_sulv-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipeline_slv-rtl " "Found design unit 4: pipeline_slv-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 397 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipeline_u-rtl " "Found design unit 5: pipeline_u-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipeline_s-rtl " "Found design unit 6: pipeline_s-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 487 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fixed_delay_line-rtl " "Found design unit 7: fixed_delay_line-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fixed_delay_line_sulv-rtl " "Found design unit 8: fixed_delay_line_sulv-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fixed_delay_line_signed-rtl " "Found design unit 9: fixed_delay_line_signed-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 631 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fixed_delay_line_unsigned-rtl " "Found design unit 10: fixed_delay_line_unsigned-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 680 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dynamic_delay_line_sulv-rtl " "Found design unit 11: dynamic_delay_line_sulv-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dynamic_delay_line_signed-rtl " "Found design unit 12: dynamic_delay_line_signed-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 dynamic_delay_line_unsigned-rtl " "Found design unit 13: dynamic_delay_line_unsigned-rtl" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 812 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_ul " "Found entity 1: pipeline_ul" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_sulv " "Found entity 2: pipeline_sulv" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_slv " "Found entity 3: pipeline_slv" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_u " "Found entity 4: pipeline_u" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_s " "Found entity 5: pipeline_s" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "6 fixed_delay_line " "Found entity 6: fixed_delay_line" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "7 fixed_delay_line_sulv " "Found entity 7: fixed_delay_line_sulv" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "8 fixed_delay_line_signed " "Found entity 8: fixed_delay_line_signed" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "9 fixed_delay_line_unsigned " "Found entity 9: fixed_delay_line_unsigned" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "10 dynamic_delay_line_sulv " "Found entity 10: dynamic_delay_line_sulv" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "11 dynamic_delay_line_signed " "Found entity 11: dynamic_delay_line_signed" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""} { "Info" "ISGN_ENTITY_NAME" "12 dynamic_delay_line_unsigned " "Found entity 12: dynamic_delay_line_unsigned" {  } { { "../../../extras/pipelining.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/pipelining.vhdl" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/cordic.vhdl 12 5 " "Found 12 design units, including 5 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/extras/cordic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic " "Found design unit 1: cordic" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cordic-body " "Found design unit 2: cordic-body" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cordic_pipelined-rtl " "Found design unit 3: cordic_pipelined-rtl" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 483 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cordic_flex_pipelined-rtl " "Found design unit 4: cordic_flex_pipelined-rtl" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 572 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cordic_sequential-rtl " "Found design unit 5: cordic_sequential-rtl" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sincos_sequential-rtl " "Found design unit 6: sincos_sequential-rtl" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 773 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sincos_pipelined-rtl " "Found design unit 7: sincos_pipelined-rtl" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 863 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_pipelined " "Found entity 1: cordic_pipelined" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_ENTITY_NAME" "2 cordic_flex_pipelined " "Found entity 2: cordic_flex_pipelined" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic_sequential " "Found entity 3: cordic_sequential" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_ENTITY_NAME" "4 sincos_sequential " "Found entity 4: sincos_sequential" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""} { "Info" "ISGN_ENTITY_NAME" "5 sincos_pipelined " "Found entity 5: sincos_pipelined" {  } { { "../../../extras/cordic.vhdl" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/extras/cordic.vhdl" 841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/fk/fk_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/fk/fk_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fk_comb-behavioral " "Found design unit 1: fk_comb-behavioral" {  } { { "../../../FK/fk_comb.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/FK/fk_comb.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475704 ""} { "Info" "ISGN_ENTITY_NAME" "1 fk_comb " "Found entity 1: fk_comb" {  } { { "../../../FK/fk_comb.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/FK/fk_comb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_TOP-behavioral " "Found design unit 1: PWM_TOP-behavioral" {  } { { "../../PWM/PWM_TOP.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475709 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_TOP " "Found entity 1: PWM_TOP" {  } { { "../../PWM/PWM_TOP.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavioral " "Found design unit 1: PWM-behavioral" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475716 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/cross_product/cross_product.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/cross_product/cross_product.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cross_product-behavioral " "Found design unit 1: cross_product-behavioral" {  } { { "../../cross_product/cross_product.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/cross_product/cross_product.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475727 ""} { "Info" "ISGN_ENTITY_NAME" "1 cross_product " "Found entity 1: cross_product" {  } { { "../../cross_product/cross_product.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/cross_product/cross_product.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/jacobian/jacobian_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/jacobian/jacobian_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jacobian_t-dataflow " "Found design unit 1: jacobian_t-dataflow" {  } { { "../../jacobian/jacobian_t.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/jacobian/jacobian_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475735 ""} { "Info" "ISGN_ENTITY_NAME" "1 jacobian_t " "Found entity 1: jacobian_t" {  } { { "../../jacobian/jacobian_t.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/jacobian/jacobian_t.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/matrix_multiply/mat_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/matrix_multiply/mat_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mat_3x1-behavioral " "Found design unit 1: mat_3x1-behavioral" {  } { { "../../matrix_multiply/mat_3x1.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/matrix_multiply/mat_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475741 ""} { "Info" "ISGN_ENTITY_NAME" "1 mat_3x1 " "Found entity 1: mat_3x1" {  } { { "../../matrix_multiply/mat_3x1.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/matrix_multiply/mat_3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/project_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/project_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Wrapper-behavioral " "Found design unit 1: Project_Wrapper-behavioral" {  } { { "../../Project_Wrapper.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Wrapper " "Found entity 1: Project_Wrapper" {  } { { "../../Project_Wrapper.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ik_pack " "Found design unit 1: ik_pack" {  } { { "../../ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ik_pack-body " "Found design unit 2: ik_pack-body" {  } { { "../../ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/ik_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ik_machine-behavioral " "Found design unit 1: ik_machine-behavioral" {  } { { "../../ik_machine.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ik_machine " "Found entity 1: ik_machine" {  } { { "../../ik_machine.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/graehme/documents/college/eecs/392/ik_project/vhdl/ik/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "../../counter.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475765 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../counter.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592475765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592475765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Wrapper " "Elaborating entity \"Project_Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526592475921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_TOP PWM_TOP:PWM_TOP_i " "Elaborating entity \"PWM_TOP\" for hierarchy \"PWM_TOP:PWM_TOP_i\"" {  } { { "../../Project_Wrapper.vhd" "PWM_TOP_i" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/Project_Wrapper.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526592475931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM_TOP:PWM_TOP_i\|PWM:PWM_0 " "Elaborating entity \"PWM\" for hierarchy \"PWM_TOP:PWM_TOP_i\|PWM:PWM_0\"" {  } { { "../../PWM/PWM_TOP.vhd" "PWM_0" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_TOP.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526592475947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM.vhd(50) " "VHDL Process Statement warning at PWM.vhd(50): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526592475952 "|Project_Wrapper|PWM_TOP:PWM_TOP_i|PWM:PWM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "length PWM.vhd(54) " "VHDL Process Statement warning at PWM.vhd(54): signal \"length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526592475952 "|Project_Wrapper|PWM_TOP:PWM_TOP_i|PWM:PWM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PWM.vhd(60) " "VHDL Process Statement warning at PWM.vhd(60): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526592475952 "|Project_Wrapper|PWM_TOP:PWM_TOP_i|PWM:PWM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM.vhd(74) " "VHDL Process Statement warning at PWM.vhd(74): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526592475952 "|Project_Wrapper|PWM_TOP:PWM_TOP_i|PWM:PWM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PWM.vhd(83) " "VHDL Process Statement warning at PWM.vhd(83): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../PWM/PWM.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526592475952 "|Project_Wrapper|PWM_TOP:PWM_TOP_i|PWM:PWM_0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div0\"" {  } { { "../../ik_pack.vhd" "Div0" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div1\"" {  } { { "../../ik_pack.vhd" "Div1" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div2\"" {  } { { "../../ik_pack.vhd" "Div2" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div3\"" {  } { { "../../ik_pack.vhd" "Div3" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div4\"" {  } { { "../../ik_pack.vhd" "Div4" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_TOP:PWM_TOP_i\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_TOP:PWM_TOP_i\|Div5\"" {  } { { "../../ik_pack.vhd" "Div5" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526592478489 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526592478489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_TOP:PWM_TOP_i\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PWM_TOP:PWM_TOP_i\|lpm_divide:Div0\"" {  } { { "../../ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526592478646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_TOP:PWM_TOP_i\|lpm_divide:Div0 " "Instantiated megafunction \"PWM_TOP:PWM_TOP_i\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526592478646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526592478646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526592478646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526592478646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526592478646 ""}  } { { "../../ik_pack.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/ik_pack.vhd" 340 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526592478646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2ro " "Found entity 1: lpm_divide_2ro" {  } { { "db/lpm_divide_2ro.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/db/lpm_divide_2ro.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592478775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592478775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_bdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_bdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_bdg " "Found entity 1: abs_divider_bdg" {  } { { "db/abs_divider_bdg.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/db/abs_divider_bdg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592478817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592478817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592479162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592479162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592479276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592479276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_bp9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_bp9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_bp9 " "Found entity 1: lpm_abs_bp9" {  } { { "db/lpm_abs_bp9.tdf" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/db/lpm_abs_bp9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526592479309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592479309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526592484664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526592486556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526592486556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526592487116 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526592487116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526592487116 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1526592487116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526592487116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526592487277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 16:28:07 2018 " "Processing ended: Thu May 17 16:28:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526592487277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526592487277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526592487277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526592487277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526592490679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526592490689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 16:28:09 2018 " "Processing started: Thu May 17 16:28:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526592490689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526592490689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project_Wrapper -c Project_Wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project_Wrapper -c Project_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526592490689 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526592492980 ""}
{ "Info" "0" "" "Project  = Project_Wrapper" {  } {  } 0 0 "Project  = Project_Wrapper" 0 0 "Fitter" 0 0 1526592492983 ""}
{ "Info" "0" "" "Revision = Project_Wrapper" {  } {  } 0 0 "Revision = Project_Wrapper" 0 0 "Fitter" 0 0 1526592492984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526592493595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526592493597 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project_Wrapper 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Project_Wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526592493678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526592493851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526592493851 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526592495385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526592495526 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526592496263 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1526592521630 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 429 global CLKCTRL_G6 " "clk~inputCLKENA0 with 429 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1526592521871 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 429 global CLKCTRL_G9 " "reset~inputCLKENA0 with 429 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1526592521871 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1526592521871 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592521875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526592522019 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526592522025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526592522034 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526592522043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526592522047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526592522051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Project_Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526592523897 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526592523899 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526592523917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526592523918 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526592523919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526592524062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526592524064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526592524064 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592524370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526592540415 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1526592540931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592547913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526592554679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526592560631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592560631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526592563358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526592577655 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526592577655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526592580090 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526592580090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592580096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526592587100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526592587223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526592589102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526592589104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526592592629 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526592599303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/output_files/Project_Wrapper.fit.smsg " "Generated suppressed messages file C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/FINAL/Quartus/output_files/Project_Wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526592600147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2203 " "Peak virtual memory: 2203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526592602700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 16:30:02 2018 " "Processing ended: Thu May 17 16:30:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526592602700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526592602700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526592602700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526592602700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526592605454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526592605464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 16:30:05 2018 " "Processing started: Thu May 17 16:30:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526592605464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526592605464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project_Wrapper -c Project_Wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project_Wrapper -c Project_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526592605464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526592608006 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526592628733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526592629720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 16:30:29 2018 " "Processing ended: Thu May 17 16:30:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526592629720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526592629720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526592629720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526592629720 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526592630610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526592632216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526592632226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 16:30:31 2018 " "Processing started: Thu May 17 16:30:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526592632226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1526592632226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project_Wrapper -c Project_Wrapper " "Command: quartus_sta Project_Wrapper -c Project_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1526592632226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1526592632554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1526592634673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1526592634673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592634777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592634778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Project_Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1526592636411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592636412 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1526592636418 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1526592636418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1526592636432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1526592636432 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1526592636435 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1526592636468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1526592636590 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1526592636590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446            -719.395 clk  " "   -3.446            -719.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592636602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592636624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592636654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592636668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -338.375 clk  " "   -0.538            -338.375 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592636682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592636682 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1526592636759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1526592636868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1526592641913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1526592642375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1526592642418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1526592642418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.480 " "Worst-case setup slack is -3.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480            -711.720 clk  " "   -3.480            -711.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592642433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clk  " "    0.256               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592642457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592642475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592642490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -358.164 clk  " "   -0.538            -358.164 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592642533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592642533 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1526592643602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1526592644243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1526592647127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1526592647391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1526592647398 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1526592647398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.386 " "Worst-case setup slack is -1.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.386            -245.171 clk  " "   -1.386            -245.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592647414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk  " "    0.157               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592647433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592647445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592647489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.095 " "Worst-case minimum pulse width slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -38.122 clk  " "   -0.095             -38.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592647524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592647524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1526592647589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1526592648039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1526592648046 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1526592648046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.077 " "Worst-case setup slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077            -186.095 clk  " "   -1.077            -186.095 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592648059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clk  " "    0.108               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592648077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592648092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1526592648125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -37.987 clk  " "   -0.093             -37.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526592648144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1526592648144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1526592651797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1526592651801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526592652010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 16:30:52 2018 " "Processing ended: Thu May 17 16:30:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526592652010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526592652010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526592652010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1526592652010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1526592653130 ""}
