#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27a1c70 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
L_0x27bd570 .functor AND 1, L_0x27ed700, L_0x27ed820, C4<1>, C4<1>;
L_0x27edac0 .functor AND 1, L_0x27bd570, L_0x27ed990, C4<1>, C4<1>;
L_0x27edc20 .functor AND 1, L_0x27edac0, L_0x27edb80, C4<1>, C4<1>;
L_0x27edee0 .functor AND 1, L_0x27edd60, L_0x27ede00, C4<1>, C4<1>;
L_0x27eda30 .functor AND 1, L_0x27edee0, L_0x27edff0, C4<1>, C4<1>;
L_0x27ee360 .functor AND 1, L_0x27eda30, L_0x27ee270, C4<1>, C4<1>;
L_0x27ee610 .functor AND 1, L_0x27ee470, L_0x27ee510, C4<1>, C4<1>;
L_0x27ee770 .functor AND 1, L_0x27ee610, L_0x27ee6d0, C4<1>, C4<1>;
L_0x27ee9e0 .functor AND 1, L_0x27ee770, L_0x27ee8d0, C4<1>, C4<1>;
L_0x27ee970 .functor AND 1, L_0x27eeaf0, L_0x27eeb90, C4<1>, C4<1>;
L_0x27ee090 .functor AND 1, L_0x27ee970, L_0x27eed50, C4<1>, C4<1>;
L_0x27ef130 .functor AND 1, L_0x27ee090, L_0x27ef000, C4<1>, C4<1>;
L_0x27ef300 .functor AND 1, L_0x27ef130, L_0x27ef260, C4<1>, C4<1>;
v0x27eb0a0_0 .net *"_s1", 0 0, L_0x27ed700;  1 drivers
v0x27eb1a0_0 .net *"_s11", 0 0, L_0x27edb80;  1 drivers
v0x27eb280_0 .net *"_s15", 0 0, L_0x27edd60;  1 drivers
v0x27eb340_0 .net *"_s17", 0 0, L_0x27ede00;  1 drivers
v0x27eb420_0 .net *"_s18", 0 0, L_0x27edee0;  1 drivers
v0x27eb500_0 .net *"_s21", 0 0, L_0x27edff0;  1 drivers
v0x27eb5e0_0 .net *"_s22", 0 0, L_0x27eda30;  1 drivers
v0x27eb6c0_0 .net *"_s25", 0 0, L_0x27ee270;  1 drivers
v0x27eb7a0_0 .net *"_s29", 0 0, L_0x27ee470;  1 drivers
v0x27eb910_0 .net *"_s3", 0 0, L_0x27ed820;  1 drivers
v0x27eb9f0_0 .net *"_s31", 0 0, L_0x27ee510;  1 drivers
v0x27ebad0_0 .net *"_s32", 0 0, L_0x27ee610;  1 drivers
v0x27ebbb0_0 .net *"_s35", 0 0, L_0x27ee6d0;  1 drivers
v0x27ebc90_0 .net *"_s36", 0 0, L_0x27ee770;  1 drivers
v0x27ebd70_0 .net *"_s39", 0 0, L_0x27ee8d0;  1 drivers
v0x27ebe50_0 .net *"_s4", 0 0, L_0x27bd570;  1 drivers
v0x27ebf30_0 .net *"_s43", 0 0, L_0x27eeaf0;  1 drivers
v0x27ec0e0_0 .net *"_s45", 0 0, L_0x27eeb90;  1 drivers
v0x27ec180_0 .net *"_s46", 0 0, L_0x27ee970;  1 drivers
v0x27ec260_0 .net *"_s49", 0 0, L_0x27eed50;  1 drivers
v0x27ec340_0 .net *"_s50", 0 0, L_0x27ee090;  1 drivers
v0x27ec420_0 .net *"_s53", 0 0, L_0x27ef000;  1 drivers
v0x27ec500_0 .net *"_s54", 0 0, L_0x27ef130;  1 drivers
v0x27ec5e0_0 .net *"_s57", 0 0, L_0x27ef260;  1 drivers
v0x27ec6c0_0 .net *"_s7", 0 0, L_0x27ed990;  1 drivers
v0x27ec7a0_0 .net *"_s8", 0 0, L_0x27edac0;  1 drivers
v0x27ec880_0 .var "clk", 0 0;
v0x27ec920_0 .net "done", 0 0, L_0x27ed660;  1 drivers
v0x27ec9f0_0 .var/i "i", 31 0;
v0x27eca90_0 .net "inst", 18 0, v0x27ea550_0;  1 drivers
v0x27ecb80_0 .var "int_fifo_full", 0 0;
v0x27ecc50_0 .var "k_full", 0 0;
v0x27ecd20_0 .net "k_full_wire", 0 0, L_0x27ee360;  1 drivers
v0x27ebfd0_0 .var "ld_done", 0 0;
v0x27ecfd0_0 .net "ld_done_wire", 0 0, L_0x27ee9e0;  1 drivers
v0x27ed070_0 .var "ofifo_full", 0 0;
v0x27ed110_0 .var "ofifo_wr", 0 0;
v0x27ed1e0_0 .net "ofifo_wr_wire", 0 0, L_0x27ef300;  1 drivers
v0x27ed280_0 .var "q_full", 0 0;
v0x27ed350_0 .net "q_full_wire", 0 0, L_0x27edc20;  1 drivers
v0x27ed3f0_0 .var "reset", 0 0;
v0x27ed4c0_0 .var "sfp_ready", 0 0;
v0x27ed590_0 .var "start", 0 0;
L_0x27ed700 .part v0x27ea550_0, 4, 1;
L_0x27ed820 .part v0x27ea550_0, 12, 1;
L_0x27ed990 .part v0x27ea550_0, 13, 1;
L_0x27edb80 .part v0x27ea550_0, 14, 1;
L_0x27edd60 .part v0x27ea550_0, 2, 1;
L_0x27ede00 .part v0x27ea550_0, 12, 1;
L_0x27edff0 .part v0x27ea550_0, 13, 1;
L_0x27ee270 .part v0x27ea550_0, 14, 1;
L_0x27ee470 .part v0x27ea550_0, 3, 1;
L_0x27ee510 .part v0x27ea550_0, 12, 1;
L_0x27ee6d0 .part v0x27ea550_0, 13, 1;
L_0x27ee8d0 .part v0x27ea550_0, 14, 1;
L_0x27eeaf0 .part v0x27ea550_0, 5, 1;
L_0x27eeb90 .part v0x27ea550_0, 7, 1;
L_0x27eed50 .part v0x27ea550_0, 12, 1;
L_0x27ef000 .part v0x27ea550_0, 13, 1;
L_0x27ef260 .part v0x27ea550_0, 14, 1;
S_0x278e6b0 .scope module, "DUT" "controller" 2 27, 3 1 0, S_0x27a1c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "q_full"
    .port_info 4 /INPUT 1 "k_full"
    .port_info 5 /INPUT 1 "ld_done"
    .port_info 6 /INPUT 1 "ofifo_wr"
    .port_info 7 /INPUT 1 "ofifo_full"
    .port_info 8 /INPUT 1 "sfp_ready"
    .port_info 9 /INPUT 1 "int_fifo_full"
    .port_info 10 /OUTPUT 19 "inst"
    .port_info 11 /OUTPUT 1 "done"
P_0x27badb0 .param/l "EXEC" 1 3 59, C4<0100>;
P_0x27badf0 .param/l "IDLE" 1 3 55, C4<0000>;
P_0x27bae30 .param/l "K_LOAD" 1 3 58, C4<0011>;
P_0x27bae70 .param/l "K_WRITE" 1 3 57, C4<0010>;
P_0x27baeb0 .param/l "OFIFO_WRITE" 1 3 60, C4<0101>;
P_0x27baef0 .param/l "Q_WRITE" 1 3 56, C4<0001>;
P_0x27baf30 .param/l "SFP_ACCUM" 1 3 61, C4<0110>;
P_0x27baf70 .param/l "SFP_DIV" 1 3 63, C4<1000>;
P_0x27bafb0 .param/l "SFP_HOLD" 1 3 62, C4<0111>;
P_0x27baff0 .param/l "WRITE_PMEM" 1 3 64, C4<1001>;
v0x27c79e0_0 .net "clk", 0 0, v0x27ec880_0;  1 drivers
v0x27ea2c0_0 .var "counter", 4 0;
v0x27ea3a0_0 .var "current_state", 3 0;
v0x27ea490_0 .net "done", 0 0, L_0x27ed660;  alias, 1 drivers
v0x27ea550_0 .var "inst", 18 0;
v0x27ea680_0 .net "int_fifo_full", 0 0, v0x27ecb80_0;  1 drivers
v0x27ea740_0 .net "k_full", 0 0, v0x27ecc50_0;  1 drivers
v0x27ea800_0 .net "ld_done", 0 0, v0x27ebfd0_0;  1 drivers
v0x27ea8c0_0 .var "nxt_state", 3 0;
v0x27eaa30_0 .net "ofifo_full", 0 0, v0x27ed070_0;  1 drivers
v0x27eaaf0_0 .net "ofifo_wr", 0 0, v0x27ed110_0;  1 drivers
v0x27eabb0_0 .net "q_full", 0 0, v0x27ed280_0;  1 drivers
v0x27eac70_0 .net "reset", 0 0, v0x27ed3f0_0;  1 drivers
v0x27ead30_0 .net "sfp_ready", 0 0, v0x27ed4c0_0;  1 drivers
v0x27eadf0_0 .net "start", 0 0, v0x27ed590_0;  1 drivers
E_0x27c78a0 .event posedge, v0x27c79e0_0;
L_0x27ed660 .reduce/nor v0x27ea3a0_0;
    .scope S_0x278e6b0;
T_0 ;
    %wait E_0x27c78a0;
    %load/vec4 v0x27eac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27ea3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x27ea550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27ea8c0_0;
    %assign/vec4 v0x27ea3a0_0, 0;
    %load/vec4 v0x27ea3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x27eadf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x27eabb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
T_0.12 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x27ea740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
T_0.14 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x27ea550_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x27ea550_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x27ea800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x27ea800_0;
    %load/vec4 v0x27ea550_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
T_0.22 ;
T_0.20 ;
T_0.17 ;
T_0.16 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x27eaaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %load/vec4 v0x27ea2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x27ea2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x27ea550_0, 4, 5;
T_0.24 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x27eaa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x27ea550_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x27ea8c0_0, 0;
T_0.26 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27a1c70;
T_1 ;
    %vpi_call 2 52 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x27a1c70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ecc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ebfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ecb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ed3f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed3f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ed590_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ed590_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ec9f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x27ec9f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ec880_0, 0, 1;
    %load/vec4 v0x27ec9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ec9f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27a1c70;
T_2 ;
    %wait E_0x27c78a0;
    %load/vec4 v0x27ed350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ed280_0, 0;
T_2.0 ;
    %load/vec4 v0x27ecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecc50_0, 0;
T_2.2 ;
    %load/vec4 v0x27ecfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ebfd0_0, 0;
T_2.4 ;
    %load/vec4 v0x27ed1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ed110_0, 0;
T_2.6 ;
    %load/vec4 v0x27ed1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ed070_0, 0;
T_2.8 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog/controller_tb.v";
    "verilog/controller.v";
