* Subcircuit 74LS251
.subckt 74LS251 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ gnd net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ gnd 
.title kicad schematic
.include 4_OR.sub
.include 5_and.sub
x5 net-_u2-pad2_ net-_u8-pad2_ net-_u7-pad2_ net-_u5-pad2_ net-_u1-pad1_ net-_x3-pad1_ 5_and
x7 net-_u2-pad2_ net-_u6-pad2_ net-_u8-pad2_ net-_u4-pad2_ net-_u1-pad14_ net-_x7-pad6_ 5_and
x6 net-_u2-pad2_ net-_u3-pad2_ net-_u6-pad2_ net-_u4-pad2_ net-_u1-pad15_ net-_x6-pad6_ 5_and
* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_or
x8 net-_x10-pad6_ net-_x8-pad2_ net-_x7-pad6_ net-_x6-pad6_ net-_u14-pad1_ 4_OR
* u10 net-_u14-pad3_ net-_u10-pad2_ d_inverter
x4 net-_u2-pad2_ net-_u3-pad2_ net-_u7-pad2_ net-_u5-pad2_ net-_u1-pad2_ net-_x3-pad2_ 5_and
x3 net-_x3-pad1_ net-_x3-pad2_ net-_x2-pad6_ net-_x1-pad6_ net-_u14-pad2_ 4_OR
* u13 net-_u10-pad2_ net-_u1-pad5_ d_inverter
* u11 net-_u10-pad2_ net-_u11-pad2_ d_inverter
x2 net-_u2-pad2_ net-_u8-pad2_ net-_u4-pad2_ net-_u5-pad2_ net-_u1-pad3_ net-_x2-pad6_ 5_and
x1 net-_u2-pad2_ net-_u3-pad2_ net-_u4-pad2_ net-_u5-pad2_ net-_u1-pad4_ net-_x1-pad6_ 5_and
* u12 net-_u11-pad2_ net-_u1-pad6_ d_inverter
x9 net-_u2-pad2_ net-_u3-pad2_ net-_u6-pad2_ net-_u7-pad2_ net-_u1-pad13_ net-_x8-pad2_ 5_and
x10 net-_u2-pad2_ net-_u6-pad2_ net-_u8-pad2_ net-_u7-pad2_ net-_u1-pad12_ net-_x10-pad6_ 5_and
* u4 net-_u1-pad10_ net-_u4-pad2_ d_inverter
* u5 net-_u1-pad9_ net-_u5-pad2_ d_inverter
* u7 net-_u4-pad2_ net-_u7-pad2_ d_inverter
* u8 net-_u3-pad2_ net-_u8-pad2_ d_inverter
* u6 net-_u5-pad2_ net-_u6-pad2_ d_inverter
* u3 net-_u1-pad11_ net-_u3-pad2_ d_inverter
* u2 net-_u1-pad7_ net-_u2-pad2_ d_inverter
a1 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14
a2 net-_u14-pad3_ net-_u10-pad2_ u10
a3 net-_u10-pad2_ net-_u1-pad5_ u13
a4 net-_u10-pad2_ net-_u11-pad2_ u11
a5 net-_u11-pad2_ net-_u1-pad6_ u12
a6 net-_u1-pad10_ net-_u4-pad2_ u4
a7 net-_u1-pad9_ net-_u5-pad2_ u5
a8 net-_u4-pad2_ net-_u7-pad2_ u7
a9 net-_u3-pad2_ net-_u8-pad2_ u8
a10 net-_u5-pad2_ net-_u6-pad2_ u6
a11 net-_u1-pad11_ net-_u3-pad2_ u3
a12 net-_u1-pad7_ net-_u2-pad2_ u2
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Control Statements

.ends 74LS251