// Seed: 2146297392
module module_0 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  assign id_3[-1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout reg id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wor id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_15 = 1;
  logic [7:0] id_16;
  ;
  parameter id_17 = 1, id_18 = -1'd0, id_19 = id_18, id_20 = id_17, id_21 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_16
  );
  assign id_10 = id_15 - id_10;
  wire id_23;
  always @(posedge -1) begin : LABEL_0
    id_14 <= -1;
    deassign id_12;
  end
endmodule
