TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               183046
L1 Instruction Evictions            182534
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         35.36911164
L1 Instruction Miss Rate            0.00915230
L1 Instruction Avg Access Time      4.32370872
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      95894
L1 Data Load Misses                 48028
L1 Data Store Misses                47866
L1 Data Evictions                   95382
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                35.36911164
L1 Data Miss Rate                   0.01193190
L1 Data Avg Access Time             4.42202067
L2 Accesses                         278940
L2 Instruction Accesses             183046
L2 Load Accesses                    48028
L2 Store Accesses                   47866
L2 Misses                           71022
L2 Instruction Misses               8329
L2 Load Misses                      19189
L2 Store Misses                     43504
L2 Evictions                        38254
L2 Write Backs                      20859
L2 Bytes Transferred                5880384
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.25461390
L2 Avg Access Time                  35.36911164
Instruction Avg Access Time         4.32370872
Data (Load/Store) Avg Access Time   4.42202067
Overall Average Access Time         4.35188996



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1126
L1 Instruction Evictions            614
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         92.28665776
L1 Instruction Miss Rate            0.00005630
L1 Instruction Avg Access Time      4.00519574
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      75945
L1 Data Load Misses                 12654
L1 Data Store Misses                63291
L1 Data Evictions                   75433
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                92.28665776
L1 Data Miss Rate                   0.01052960
L1 Data Avg Access Time             4.97174168
L2 Accesses                         77071
L2 Instruction Accesses             1126
L2 Load Accesses                    12654
L2 Store Accesses                   63291
L2 Misses                           74457
L2 Instruction Misses               1112
L2 Load Misses                      10149
L2 Store Misses                     63196
L2 Evictions                        41689
L2 Write Backs                      38517
L2 Bytes Transferred                7230336
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.96608322
L2 Avg Access Time                  92.28665776
Instruction Avg Access Time         4.00519574
Data (Load/Store) Avg Access Time   4.97174168
Overall Average Access Time         4.26137322



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               418273
L1 Instruction Evictions            417761
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         19.86525872
L1 Instruction Miss Rate            0.02091365
L1 Instruction Avg Access Time      4.41545507
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      115602
L1 Data Load Misses                 81182
L1 Data Store Misses                34420
L1 Data Evictions                   115090
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                19.86525872
L1 Data Miss Rate                   0.01536673
L1 Data Avg Access Time             4.30526410
L2 Accesses                         533875
L2 Instruction Accesses             418273
L2 Load Accesses                    81182
L2 Store Accesses                   34420
L2 Misses                           32468
L2 Instruction Misses               8159
L2 Load Misses                      4553
L2 Store Misses                     19756
L2 Evictions                        2245
L2 Write Backs                      656
L2 Bytes Transferred                2119936
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.06081573
L2 Avg Access Time                  19.86525872
Instruction Avg Access Time         4.41545507
Data (Load/Store) Avg Access Time   4.30526410
Overall Average Access Time         4.38533638



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=3)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1285
L1 Instruction Evictions            773
L1 Instruction Hit Time             4.00000000
L1 Instruction Miss Penalty         94.97422733
L1 Instruction Miss Rate            0.00006425
L1 Instruction Avg Access Time      4.00610209
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3937772
L1 Data Load Misses                 3732
L1 Data Store Misses                3934040
L1 Data Evictions                   3937260
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                94.97422733
L1 Data Miss Rate                   0.49391513
L1 Data Avg Access Time             50.90920832
L2 Accesses                         3939057
L2 Instruction Accesses             1285
L2 Load Accesses                    3732
L2 Store Accesses                   3934040
L2 Misses                           3937788
L2 Instruction Misses               1259
L2 Load Misses                      2596
L2 Store Misses                     3933933
L2 Evictions                        3931435
L2 Write Backs                      3931189
L2 Bytes Transferred                503614528
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99967784
L2 Avg Access Time                  94.97422733
Instruction Avg Access Time         4.00610209
Data (Load/Store) Avg Access Time   50.90920832
Overall Average Access Time         17.37413480



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=1)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=4)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               271691
L1 Instruction Evictions            271179
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         37.43087993
L1 Instruction Miss Rate            0.01358455
L1 Instruction Avg Access Time      3.50848166
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      95894
L1 Data Load Misses                 48028
L1 Data Store Misses                47866
L1 Data Evictions                   95382
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                37.43087993
L1 Data Miss Rate                   0.01193190
L1 Data Avg Access Time             4.44662148
L2 Accesses                         367585
L2 Instruction Accesses             271691
L2 Load Accesses                    48028
L2 Store Accesses                   47866
L2 Misses                           70902
L2 Instruction Misses               8260
L2 Load Misses                      19134
L2 Store Misses                     43508
L2 Evictions                        38134
L2 Write Backs                      20531
L2 Bytes Transferred                5851712
L2 Hit Time                         22.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.19288600
L2 Avg Access Time                  37.43087993
Instruction Avg Access Time         3.50848166
Data (Load/Store) Avg Access Time   4.44662148
Overall Average Access Time         3.77740058



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=1)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=4)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               33165
L1 Instruction Evictions            32657
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         76.59224636
L1 Instruction Miss Rate            0.00165825
L1 Instruction Avg Access Time      3.12700909
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      75945
L1 Data Load Misses                 12654
L1 Data Store Misses                63291
L1 Data Evictions                   75433
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                76.59224636
L1 Data Miss Rate                   0.01052960
L1 Data Avg Access Time             4.80648579
L2 Accesses                         109110
L2 Instruction Accesses             33165
L2 Load Accesses                    12654
L2 Store Accesses                   63291
L2 Misses                           74457
L2 Instruction Misses               1112
L2 Load Misses                      10149
L2 Store Misses                     63196
L2 Evictions                        41689
L2 Write Backs                      38523
L2 Bytes Transferred                7230720
L2 Hit Time                         22.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.68240308
L2 Avg Access Time                  76.59224636
Instruction Avg Access Time         3.12700909
Data (Load/Store) Avg Access Time   4.80648579
Overall Average Access Time         3.57214480



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=1)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=4)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               502562
L1 Instruction Evictions            502050
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         26.20005047
L1 Instruction Miss Rate            0.02512810
L1 Instruction Avg Access Time      3.65835749
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      115602
L1 Data Load Misses                 81182
L1 Data Store Misses                34420
L1 Data Evictions                   115090
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                26.20005047
L1 Data Miss Rate                   0.01536673
L1 Data Avg Access Time             4.40260914
L2 Accesses                         618164
L2 Instruction Accesses             502562
L2 Load Accesses                    81182
L2 Store Accesses                   34420
L2 Misses                           32454
L2 Instruction Misses               8150
L2 Load Misses                      4548
L2 Store Misses                     19756
L2 Evictions                        1685
L2 Write Backs                      367
L2 Bytes Transferred                2100544
L2 Hit Time                         22.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.05250063
L2 Avg Access Time                  26.20005047
Instruction Avg Access Time         3.65835749
Data (Load/Store) Avg Access Time   4.40260914
Overall Average Access Time         3.86178508



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=15, B=6, S=1)
L1 Data Cache:         (C=15, B=6, S=3)
L2 Unified Cache:      (C=21, B=6, S=4)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1338
L1 Instruction Evictions            830
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         101.97315130
L1 Instruction Miss Rate            0.00006690
L1 Instruction Avg Access Time      3.00682200
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3937772
L1 Data Load Misses                 3732
L1 Data Store Misses                3934040
L1 Data Evictions                   3937260
L1 Data Hit Time                    4.00000000
L1 Data Miss Penalty                101.97315130
L1 Data Miss Rate                   0.49391513
L1 Data Avg Access Time             54.36608279
L2 Accesses                         3939110
L2 Instruction Accesses             1338
L2 Load Accesses                    3732
L2 Store Accesses                   3934040
L2 Misses                           3937788
L2 Instruction Misses               1259
L2 Load Misses                      2596
L2 Store Misses                     3933933
L2 Evictions                        3931435
L2 Write Backs                      3931189
L2 Bytes Transferred                503614528
L2 Hit Time                         22.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99966439
L2 Avg Access Time                  101.97315130
Instruction Avg Access Time         3.00682200
Data (Load/Store) Avg Access Time   54.36608279
Overall Average Access Time         17.64492027



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=0)
L1 Data Cache:         (C=14, B=6, S=0)
L2 Unified Cache:      (C=17, B=6, S=0)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               622500
L1 Instruction Evictions            622244
L1 Instruction Hit Time             2.00000000
L1 Instruction Miss Penalty         30.66048005
L1 Instruction Miss Rate            0.03112500
L1 Instruction Avg Access Time      2.95430744
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      400945
L1 Data Load Misses                 303149
L1 Data Store Misses                97796
L1 Data Evictions                   400689
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                30.66048005
L1 Data Miss Rate                   0.04988879
L1 Data Avg Access Time             3.52961414
L2 Accesses                         1023445
L2 Instruction Accesses             622500
L2 Load Accesses                    303149
L2 Store Accesses                   97796
L2 Misses                           302690
L2 Instruction Misses               167835
L2 Load Misses                      80810
L2 Store Misses                     54045
L2 Evictions                        338586
L2 Write Backs                      87538
L2 Bytes Transferred                24974592
L2 Hit Time                         7.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.29575600
L2 Avg Access Time                  30.66048005
Instruction Avg Access Time         2.95430744
Data (Load/Store) Avg Access Time   3.52961414
Overall Average Access Time         3.11921981



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=0)
L1 Data Cache:         (C=14, B=6, S=0)
L2 Unified Cache:      (C=17, B=6, S=0)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               405145
L1 Instruction Evictions            404889
L1 Instruction Hit Time             2.00000000
L1 Instruction Miss Penalty         36.76874970
L1 Instruction Miss Rate            0.02025725
L1 Instruction Avg Access Time      2.74483375
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      158184
L1 Data Load Misses                 63365
L1 Data Store Misses                94819
L1 Data Evictions                   157928
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                36.76874970
L1 Data Miss Rate                   0.02193185
L1 Data Avg Access Time             2.80640673
L2 Accesses                         563329
L2 Instruction Accesses             405145
L2 Load Accesses                    63365
L2 Store Accesses                   94819
L2 Misses                           209620
L2 Instruction Misses               130124
L2 Load Misses                      15509
L2 Store Misses                     63987
L2 Evictions                        229179
L2 Write Backs                      74079
L2 Bytes Transferred                18156736
L2 Hit Time                         7.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.37210937
L2 Avg Access Time                  36.76874970
Instruction Avg Access Time         2.74483375
Data (Load/Store) Avg Access Time   2.80640673
Overall Average Access Time         2.76115332



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=0)
L1 Data Cache:         (C=14, B=6, S=0)
L2 Unified Cache:      (C=17, B=6, S=0)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               893850
L1 Instruction Evictions            893594
L1 Instruction Hit Time             2.00000000
L1 Instruction Miss Penalty         31.01551086
L1 Instruction Miss Rate            0.04469250
L1 Instruction Avg Access Time      3.38616072
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      513164
L1 Data Load Misses                 422112
L1 Data Store Misses                91052
L1 Data Evictions                   512908
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                31.01551086
L1 Data Miss Rate                   0.06821381
L1 Data Avg Access Time             4.11568631
L2 Accesses                         1407014
L2 Instruction Accesses             893850
L2 Load Accesses                    422112
L2 Store Accesses                   91052
L2 Misses                           422377
L2 Instruction Misses               273881
L2 Load Misses                      115192
L2 Store Misses                     33304
L2 Evictions                        458035
L2 Write Backs                      78645
L2 Bytes Transferred                32065408
L2 Hit Time                         7.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.30019389
L2 Avg Access Time                  31.01551086
Instruction Avg Access Time         3.38616072
Data (Load/Store) Avg Access Time   4.11568631
Overall Average Access Time         3.58556321



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=0)
L1 Data Cache:         (C=14, B=6, S=0)
L2 Unified Cache:      (C=17, B=6, S=0)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               2469
L1 Instruction Evictions            2214
L1 Instruction Hit Time             2.00000000
L1 Instruction Miss Penalty         86.91521400
L1 Instruction Miss Rate            0.00012345
L1 Instruction Avg Access Time      2.01072968
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3940635
L1 Data Load Misses                 6358
L1 Data Store Misses                3934277
L1 Data Evictions                   3940379
L1 Data Hit Time                    2.00000000
L1 Data Miss Penalty                86.91521400
L1 Data Miss Rate                   0.49427424
L1 Data Avg Access Time             44.95995147
L2 Accesses                         3943104
L2 Instruction Accesses             2469
L2 Load Accesses                    6358
L2 Store Accesses                   3934277
L2 Misses                           3938925
L2 Instruction Misses               1455
L2 Load Misses                      3460
L2 Store Misses                     3934010
L2 Evictions                        3937133
L2 Write Backs                      3933959
L2 Bytes Transferred                503864576
L2 Hit Time                         7.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99894018
L2 Avg Access Time                  86.91521400
Instruction Avg Access Time         2.01072968
Data (Load/Store) Avg Access Time   44.95995147
Overall Average Access Time         14.25185074



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    FIFO
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               407978
L1 Instruction Evictions            407722
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         28.88381976
L1 Instruction Miss Rate            0.02039890
L1 Instruction Avg Access Time      3.58919815
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      211809
L1 Data Load Misses                 145583
L1 Data Store Misses                66226
L1 Data Evictions                   211553
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                28.88381976
L1 Data Miss Rate                   0.02635497
L1 Data Avg Access Time             3.76123224
L2 Accesses                         619787
L2 Instruction Accesses             407978
L2 Load Accesses                    145583
L2 Store Accesses                   66226
L2 Misses                           161794
L2 Instruction Misses               68786
L2 Load Misses                      44784
L2 Store Misses                     48224
L2 Evictions                        167953
L2 Write Backs                      62635
L2 Bytes Transferred                14363456
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.26104775
L2 Avg Access Time                  28.88381976
Instruction Avg Access Time         3.58919815
Data (Load/Store) Avg Access Time   3.76123224
Overall Average Access Time         3.63851193



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    FIFO
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1617
L1 Instruction Evictions            1361
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         64.16734775
L1 Instruction Miss Rate            0.00008085
L1 Instruction Avg Access Time      3.00518793
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      109481
L1 Data Load Misses                 28450
L1 Data Store Misses                81031
L1 Data Evictions                   109225
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                64.16734775
L1 Data Miss Rate                   0.01517929
L1 Data Avg Access Time             3.97401484
L2 Accesses                         111098
L2 Instruction Accesses             1617
L2 Load Accesses                    28450
L2 Store Accesses                   81031
L2 Misses                           78001
L2 Instruction Misses               1478
L2 Load Misses                      13286
L2 Store Misses                     63237
L2 Evictions                        76844
L2 Write Backs                      70234
L2 Bytes Transferred                9487040
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.70209185
L2 Avg Access Time                  64.16734775
Instruction Avg Access Time         3.00518793
Data (Load/Store) Avg Access Time   3.97401484
Overall Average Access Time         3.26196997



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    FIFO
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               786805
L1 Instruction Evictions            786549
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         27.32531227
L1 Instruction Miss Rate            0.03934025
L1 Instruction Avg Access Time      4.07498462
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      336737
L1 Data Load Misses                 270721
L1 Data Store Misses                66016
L1 Data Evictions                   336481
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                27.32531227
L1 Data Miss Rate                   0.04476174
L1 Data Avg Access Time             4.22312861
L2 Accesses                         1123542
L2 Instruction Accesses             786805
L2 Load Accesses                    270721
L2 Store Accesses                   66016
L2 Misses                           271410
L2 Instruction Misses               172463
L2 Load Misses                      68235
L2 Store Misses                     30712
L2 Evictions                        280958
L2 Write Backs                      58379
L2 Bytes Transferred                21106496
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.24156640
L2 Avg Access Time                  27.32531227
Instruction Avg Access Time         4.07498462
Data (Load/Store) Avg Access Time   4.22312861
Overall Average Access Time         4.11547707



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    FIFO
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1752
L1 Instruction Evictions            1496
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         87.95030518
L1 Instruction Miss Rate            0.00008760
L1 Instruction Avg Access Time      3.00770445
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3939101
L1 Data Load Misses                 4902
L1 Data Store Misses                3934199
L1 Data Evictions                   3938845
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                87.95030518
L1 Data Miss Rate                   0.49408183
L1 Data Avg Access Time             46.45464787
L2 Accesses                         3940853
L2 Instruction Accesses             1752
L2 Load Accesses                    4902
L2 Store Accesses                   3934199
L2 Misses                           3938405
L2 Instruction Misses               1356
L2 Load Misses                      3068
L2 Store Misses                     3933981
L2 Evictions                        3936381
L2 Write Backs                      3933845
L2 Bytes Transferred                503824000
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99937881
L2 Avg Access Time                  87.95030518
Instruction Avg Access Time         3.00770445
Data (Load/Store) Avg Access Time   46.45464787
Overall Average Access Time         15.39068304



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=8)
L1 Data Cache:         (C=14, B=6, S=8)
L2 Unified Cache:      (C=17, B=6, S=8)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               330546
L1 Instruction Evictions            330290
L1 Instruction Hit Time             6.00000000
L1 Instruction Miss Penalty         30.86951686
L1 Instruction Miss Rate            0.01652730
L1 Instruction Avg Access Time      6.51018977
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      145960
L1 Data Load Misses                 88064
L1 Data Store Misses                57896
L1 Data Evictions                   145704
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                30.86951686
L1 Data Miss Rate                   0.01816151
L1 Data Avg Access Time             6.56063709
L2 Accesses                         476506
L2 Instruction Accesses             330546
L2 Load Accesses                    88064
L2 Store Accesses                   57896
L2 Misses                           94524
L2 Instruction Misses               18509
L2 Load Misses                      31380
L2 Store Misses                     44635
L2 Evictions                        92836
L2 Write Backs                      51159
L2 Bytes Transferred                9323712
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.19836896
L2 Avg Access Time                  30.86951686
Instruction Avg Access Time         6.51018977
Data (Load/Store) Avg Access Time   6.56063709
Overall Average Access Time         6.52465055



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=8)
L1 Data Cache:         (C=14, B=6, S=8)
L2 Unified Cache:      (C=17, B=6, S=8)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1166
L1 Instruction Evictions            910
L1 Instruction Hit Time             6.00000000
L1 Instruction Miss Penalty         73.22358725
L1 Instruction Miss Rate            0.00005830
L1 Instruction Avg Access Time      6.00426894
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      104001
L1 Data Load Misses                 12822
L1 Data Store Misses                91179
L1 Data Evictions                   103745
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                73.22358725
L1 Data Miss Rate                   0.01441950
L1 Data Avg Access Time             7.05584762
L2 Accesses                         105167
L2 Instruction Accesses             1166
L2 Load Accesses                    12822
L2 Store Accesses                   91179
L2 Misses                           76540
L2 Instruction Misses               1121
L2 Load Misses                      12214
L2 Store Misses                     63205
L2 Evictions                        74493
L2 Write Backs                      69232
L2 Bytes Transferred                9329408
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.72779484
L2 Avg Access Time                  73.22358725
Instruction Avg Access Time         6.00426894
Data (Load/Store) Avg Access Time   7.05584762
Overall Average Access Time         6.28298386



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=8)
L1 Data Cache:         (C=14, B=6, S=8)
L2 Unified Cache:      (C=17, B=6, S=8)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               706916
L1 Instruction Evictions            706660
L1 Instruction Hit Time             6.00000000
L1 Instruction Miss Penalty         29.19805888
L1 Instruction Miss Rate            0.03534580
L1 Instruction Avg Access Time      7.03202875
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      229967
L1 Data Load Misses                 180515
L1 Data Store Misses                49452
L1 Data Evictions                   229711
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                29.19805888
L1 Data Miss Rate                   0.03056903
L1 Data Avg Access Time             6.89255637
L2 Accesses                         936883
L2 Instruction Accesses             706916
L2 Load Accesses                    180515
L2 Store Accesses                   49452
L2 Misses                           166274
L2 Instruction Misses               96787
L2 Load Misses                      40920
L2 Store Misses                     28567
L2 Evictions                        166201
L2 Write Backs                      42907
L2 Bytes Transferred                13387584
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.17747574
L2 Avg Access Time                  29.19805888
Instruction Avg Access Time         7.03202875
Data (Load/Store) Avg Access Time   6.89255637
Overall Average Access Time         6.99390652



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=8)
L1 Data Cache:         (C=14, B=6, S=8)
L2 Unified Cache:      (C=17, B=6, S=8)
Replacement Policy:    LRU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1384
L1 Instruction Evictions            1128
L1 Instruction Hit Time             6.00000000
L1 Instruction Miss Penalty         94.97242282
L1 Instruction Miss Rate            0.00006920
L1 Instruction Avg Access Time      6.00657209
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3938105
L1 Data Load Misses                 4027
L1 Data Store Misses                3934078
L1 Data Evictions                   3937849
L1 Data Hit Time                    6.00000000
L1 Data Miss Penalty                94.97242282
L1 Data Miss Rate                   0.49395690
L1 Data Avg Access Time             52.91228387
L2 Accesses                         3939489
L2 Instruction Accesses             1384
L2 Load Accesses                    4027
L2 Store Accesses                   3934078
L2 Misses                           3938131
L2 Instruction Misses               1298
L2 Load Misses                      2866
L2 Store Misses                     3933967
L2 Evictions                        7869013
L2 Write Backs                      3933518
L2 Bytes Transferred                503785536
L2 Hit Time                         15.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99965529
L2 Avg Access Time                  94.97242282
Instruction Avg Access Time         6.00657209
Data (Load/Store) Avg Access Time   52.91228387
Overall Average Access Time         19.37534741



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    LFU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               995743
L1 Instruction Evictions            995487
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         23.04052894
L1 Instruction Miss Rate            0.04978715
L1 Instruction Avg Access Time      4.14712227
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      476785
L1 Data Load Misses                 389341
L1 Data Store Misses                87444
L1 Data Evictions                   476529
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                23.04052894
L1 Data Miss Rate                   0.05932541
L1 Data Avg Access Time             4.36688874
L2 Accesses                         1472528
L2 Instruction Accesses             995743
L2 Load Accesses                    389341
L2 Store Accesses                   87444
L2 Misses                           276845
L2 Instruction Misses               169758
L2 Load Misses                      57766
L2 Store Misses                     49321
L2 Evictions                        282136
L2 Write Backs                      60958
L2 Bytes Transferred                21619392
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.18800661
L2 Avg Access Time                  23.04052894
Instruction Avg Access Time         4.14712227
Data (Load/Store) Avg Access Time   4.36688874
Overall Average Access Time         4.21011860



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    LFU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1403923
L1 Instruction Evictions            1403667
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         12.07636826
L1 Instruction Miss Rate            0.07019615
L1 Instruction Avg Access Time      3.84771456
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      277299
L1 Data Load Misses                 183798
L1 Data Store Misses                93501
L1 Data Evictions                   277043
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                12.07636826
L1 Data Miss Rate                   0.03844687
L1 Data Avg Access Time             3.46429861
L2 Accesses                         1681222
L2 Instruction Accesses             1403923
L2 Load Accesses                    183798
L2 Store Accesses                   93501
L2 Misses                           85666
L2 Instruction Misses               8048
L2 Load Misses                      11670
L2 Store Misses                     65948
L2 Evictions                        89742
L2 Write Backs                      73281
L2 Bytes Transferred                10172608
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.05095460
L2 Avg Access Time                  12.07636826
Instruction Avg Access Time         3.84771456
Data (Load/Store) Avg Access Time   3.46429861
Overall Average Access Time         3.74609235



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    LFU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1183669
L1 Instruction Evictions            1183413
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         23.19690456
L1 Instruction Miss Rate            0.05918345
L1 Instruction Avg Access Time      4.37287284
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      863211
L1 Data Load Misses                 731525
L1 Data Store Misses                131686
L1 Data Evictions                   862955
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                23.19690456
L1 Data Miss Rate                   0.11474483
L1 Data Avg Access Time             5.66172483
L2 Accesses                         2046880
L2 Instruction Accesses             1183669
L2 Load Accesses                    731525
L2 Store Accesses                   131686
L2 Misses                           388828
L2 Instruction Misses               262365
L2 Load Misses                      92719
L2 Store Misses                     33744
L2 Evictions                        395408
L2 Write Backs                      60294
L2 Bytes Transferred                28743808
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.18996131
L2 Avg Access Time                  23.19690456
Instruction Avg Access Time         4.37287284
Data (Load/Store) Avg Access Time   5.66172483
Overall Average Access Time         4.72515698



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=2)
Replacement Policy:    LFU
Write Policy:          WBWA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               2536
L1 Instruction Evictions            2280
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         87.88873430
L1 Instruction Miss Rate            0.00012680
L1 Instruction Avg Access Time      3.01114429
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      3941177
L1 Data Load Misses                 6876
L1 Data Store Misses                3934301
L1 Data Evictions                   3940921
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                87.88873430
L1 Data Miss Rate                   0.49434222
L1 Data Avg Access Time             46.44711242
L2 Accesses                         3943713
L2 Instruction Accesses             2536
L2 Load Accesses                    6876
L2 Store Accesses                   3934301
L2 Misses                           3938228
L2 Instruction Misses               1361
L2 Load Misses                      2934
L2 Store Misses                     3933933
L2 Evictions                        3936203
L2 Write Backs                      3933255
L2 Bytes Transferred                503774912
L2 Hit Time                         8.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.99860918
L2 Avg Access Time                  87.88873430
Instruction Avg Access Time         3.01114429
Data (Load/Store) Avg Access Time   46.44711242
Overall Average Access Time         15.39099478



TRACE: gcc.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WTWNA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               376344
L1 Instruction Evictions            376088
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         11.97536563
L1 Instruction Miss Rate            0.01881720
L1 Instruction Avg Access Time      3.22534285
L1 Data Accesses                    8036776
L1 Data Load Accesses               5010294
L1 Data Store Accesses              3026482
L1 Data Misses                      149772
L1 Data Load Misses                 149772
L1 Data Store Misses                0
L1 Data Evictions                   149516
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                11.97536563
L1 Data Miss Rate                   0.01863583
L1 Data Avg Access Time             3.22317089
L2 Accesses                         3552598
L2 Instruction Accesses             376344
L2 Load Accesses                    149772
L2 Store Accesses                   3026482
L2 Misses                           87721
L2 Instruction Misses               30221
L2 Load Misses                      57500
L2 Store Misses                     0
L2 Evictions                        85673
L2 Write Backs                      0
L2 Bytes Transferred                199308992
L2 Hit Time                         10.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.02469207
L2 Avg Access Time                  11.97536563
Instruction Avg Access Time         3.22534285
Data (Load/Store) Avg Access Time   3.22317089
Overall Average Access Time         3.22472026



TRACE: mcf.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WTWNA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1542
L1 Instruction Evictions            1286
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         11.54513341
L1 Instruction Miss Rate            0.00007710
L1 Instruction Avg Access Time      3.00089013
L1 Data Accesses                    7212524
L1 Data Load Accesses               4142028
L1 Data Store Accesses              3070496
L1 Data Misses                      61206
L1 Data Load Misses                 61206
L1 Data Store Misses                0
L1 Data Evictions                   60950
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                11.54513341
L1 Data Miss Rate                   0.00848607
L1 Data Avg Access Time             3.09797284
L2 Accesses                         3133244
L2 Instruction Accesses             1542
L2 Load Accesses                    61206
L2 Store Accesses                   3070496
L2 Misses                           60516
L2 Instruction Misses               1353
L2 Load Misses                      59163
L2 Store Misses                     0
L2 Evictions                        58468
L2 Write Backs                      0
L2 Bytes Transferred                200384768
L2 Hit Time                         10.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.01931417
L2 Avg Access Time                  11.54513341
Instruction Avg Access Time         3.00089013
Data (Load/Store) Avg Access Time   3.09797284
Overall Average Access Time         3.02662135



TRACE: perlbench.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WTWNA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               740921
L1 Instruction Evictions            740665
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         13.67852621
L1 Instruction Miss Rate            0.03704605
L1 Instruction Avg Access Time      3.50673537
L1 Data Accesses                    7522875
L1 Data Load Accesses               4772977
L1 Data Store Accesses              2749898
L1 Data Misses                      249853
L1 Data Load Misses                 249853
L1 Data Store Misses                0
L1 Data Evictions                   249597
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                13.67852621
L1 Data Miss Rate                   0.03321244
L1 Data Avg Access Time             3.45429717
L2 Accesses                         3740672
L2 Instruction Accesses             740921
L2 Load Accesses                    249853
L2 Store Accesses                   2749898
L2 Misses                           172002
L2 Instruction Misses               106421
L2 Load Misses                      65581
L2 Store Misses                     0
L2 Evictions                        169954
L2 Write Backs                      0
L2 Bytes Transferred                187001600
L2 Hit Time                         10.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.04598158
L2 Avg Access Time                  13.67852621
Instruction Avg Access Time         3.50673537
Data (Load/Store) Avg Access Time   3.45429717
Overall Average Access Time         3.49240234



TRACE: xz.trace
SIMULATION CONFIGURATION
L1 Instruction Cache:  (C=14, B=6, S=2)
L1 Data Cache:         (C=14, B=6, S=2)
L2 Unified Cache:      (C=17, B=6, S=3)
Replacement Policy:    LRU
Write Policy:          WTWNA

SIMULATION OUTPUT
L1 Instruction Accesses             20000000
L1 Instruction Misses               1625
L1 Instruction Evictions            1369
L1 Instruction Hit Time             3.00000000
L1 Instruction Miss Penalty         10.09035606
L1 Instruction Miss Rate            0.00008125
L1 Instruction Avg Access Time      3.00081984
L1 Data Accesses                    7972568
L1 Data Load Accesses               4016700
L1 Data Store Accesses              3955868
L1 Data Misses                      4610
L1 Data Load Misses                 4610
L1 Data Store Misses                0
L1 Data Evictions                   4354
L1 Data Hit Time                    3.00000000
L1 Data Miss Penalty                10.09035606
L1 Data Miss Rate                   0.00057823
L1 Data Avg Access Time             3.00583457
L2 Accesses                         3962103
L2 Instruction Accesses             1625
L2 Load Accesses                    4610
L2 Store Accesses                   3955868
L2 Misses                           4475
L2 Instruction Misses               1308
L2 Load Misses                      3167
L2 Store Misses                     0
L2 Evictions                        2427
L2 Write Backs                      0
L2 Bytes Transferred                253461952
L2 Hit Time                         10.00000000
L2 Miss Penalty                     80.00000000
L2 Miss Rate                        0.00112945
L2 Avg Access Time                  10.09035606
Instruction Avg Access Time         3.00081984
Data (Load/Store) Avg Access Time   3.00583457
Overall Average Access Time         3.00224911



