# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do led2025_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/dbibi/test/mae.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:21 on Dec 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/dbibi/test/mae.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mae
# -- Compiling architecture rtl of mae
# End time: 23:03:21 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:45 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 23:03:45 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 23:04:00 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
# ** Note: Simulation OK : MAE conforme (transitions, maintien, reset)
#    Time: 270 ns  Iteration: 1  Instance: /tb_mae
run
