{
  "module_name": "ni_reg.h",
  "hash_id": "5c4e6ae33857e99e27e438eec25f5f05903773bc2c374018f96ae146f043b897",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/ni_reg.h",
  "human_readable_source": " \n#ifndef __NI_REG_H__\n#define __NI_REG_H__\n\n \n\n#define NI_INPUT_GAMMA_CONTROL                         0x6840\n#       define NI_GRPH_INPUT_GAMMA_MODE(x)             (((x) & 0x3) << 0)\n#       define NI_INPUT_GAMMA_USE_LUT                  0\n#       define NI_INPUT_GAMMA_BYPASS                   1\n#       define NI_INPUT_GAMMA_SRGB_24                  2\n#       define NI_INPUT_GAMMA_XVYCC_222                3\n#       define NI_OVL_INPUT_GAMMA_MODE(x)              (((x) & 0x3) << 4)\n\n#define NI_PRESCALE_GRPH_CONTROL                       0x68b4\n#       define NI_GRPH_PRESCALE_BYPASS                 (1 << 4)\n\n#define NI_PRESCALE_OVL_CONTROL                        0x68c4\n#       define NI_OVL_PRESCALE_BYPASS                  (1 << 4)\n\n#define NI_INPUT_CSC_CONTROL                           0x68d4\n#       define NI_INPUT_CSC_GRPH_MODE(x)               (((x) & 0x3) << 0)\n#       define NI_INPUT_CSC_BYPASS                     0\n#       define NI_INPUT_CSC_PROG_COEFF                 1\n#       define NI_INPUT_CSC_PROG_SHARED_MATRIXA        2\n#       define NI_INPUT_CSC_OVL_MODE(x)                (((x) & 0x3) << 4)\n\n#define NI_OUTPUT_CSC_CONTROL                          0x68f0\n#       define NI_OUTPUT_CSC_GRPH_MODE(x)              (((x) & 0x7) << 0)\n#       define NI_OUTPUT_CSC_BYPASS                    0\n#       define NI_OUTPUT_CSC_TV_RGB                    1\n#       define NI_OUTPUT_CSC_YCBCR_601                 2\n#       define NI_OUTPUT_CSC_YCBCR_709                 3\n#       define NI_OUTPUT_CSC_PROG_COEFF                4\n#       define NI_OUTPUT_CSC_PROG_SHARED_MATRIXB       5\n#       define NI_OUTPUT_CSC_OVL_MODE(x)               (((x) & 0x7) << 4)\n\n#define NI_DEGAMMA_CONTROL                             0x6960\n#       define NI_GRPH_DEGAMMA_MODE(x)                 (((x) & 0x3) << 0)\n#       define NI_DEGAMMA_BYPASS                       0\n#       define NI_DEGAMMA_SRGB_24                      1\n#       define NI_DEGAMMA_XVYCC_222                    2\n#       define NI_OVL_DEGAMMA_MODE(x)                  (((x) & 0x3) << 4)\n#       define NI_ICON_DEGAMMA_MODE(x)                 (((x) & 0x3) << 8)\n#       define NI_CURSOR_DEGAMMA_MODE(x)               (((x) & 0x3) << 12)\n\n#define NI_GAMUT_REMAP_CONTROL                         0x6964\n#       define NI_GRPH_GAMUT_REMAP_MODE(x)             (((x) & 0x3) << 0)\n#       define NI_GAMUT_REMAP_BYPASS                   0\n#       define NI_GAMUT_REMAP_PROG_COEFF               1\n#       define NI_GAMUT_REMAP_PROG_SHARED_MATRIXA      2\n#       define NI_GAMUT_REMAP_PROG_SHARED_MATRIXB      3\n#       define NI_OVL_GAMUT_REMAP_MODE(x)              (((x) & 0x3) << 4)\n\n#define NI_REGAMMA_CONTROL                             0x6a80\n#       define NI_GRPH_REGAMMA_MODE(x)                 (((x) & 0x7) << 0)\n#       define NI_REGAMMA_BYPASS                       0\n#       define NI_REGAMMA_SRGB_24                      1\n#       define NI_REGAMMA_XVYCC_222                    2\n#       define NI_REGAMMA_PROG_A                       3\n#       define NI_REGAMMA_PROG_B                       4\n#       define NI_OVL_REGAMMA_MODE(x)                  (((x) & 0x7) << 4)\n\n#define NI_DP_MSE_LINK_TIMING                          0x73a0\n#\tdefine NI_DP_MSE_LINK_FRAME\t\t\t(((x) & 0x3ff) << 0)\n#\tdefine NI_DP_MSE_LINK_LINE                      (((x) & 0x3) << 16)\n\n#define NI_DP_MSE_MISC_CNTL                            0x736c\n#       define NI_DP_MSE_BLANK_CODE                    (((x) & 0x1) << 0)\n#       define NI_DP_MSE_TIMESTAMP_MODE                (((x) & 0x1) << 4)\n#       define NI_DP_MSE_ZERO_ENCODER                  (((x) & 0x1) << 8)\n\n#define NI_DP_MSE_RATE_CNTL                            0x7384\n#       define NI_DP_MSE_RATE_Y(x)                   (((x) & 0x3ffffff) << 0)\n#       define NI_DP_MSE_RATE_X(x)                   (((x) & 0x3f) << 26)\n\n#define NI_DP_MSE_RATE_UPDATE                          0x738c\n\n#define NI_DP_MSE_SAT0                                 0x7390\n#       define NI_DP_MSE_SAT_SRC0(x)                   (((x) & 0x7) << 0)\n#       define NI_DP_MSE_SAT_SLOT_COUNT0(x)            (((x) & 0x3f) << 8)\n#       define NI_DP_MSE_SAT_SRC1(x)                   (((x) & 0x7) << 16)\n#       define NI_DP_MSE_SAT_SLOT_COUNT1(x)            (((x) & 0x3f) << 24)\n\n#define NI_DP_MSE_SAT1                                 0x7394\n\n#define NI_DP_MSE_SAT2                                 0x7398\n\n#define NI_DP_MSE_SAT_UPDATE                           0x739c\n#       define NI_DP_MSE_SAT_UPDATE_MASK               0x3\n#       define NI_DP_MSE_16_MTP_KEEPOUT                0x100\n\n#define NI_DIG_BE_CNTL                                 0x7140\n#       define NI_DIG_FE_SOURCE_SELECT(x)              (((x) & 0x7f) << 8)\n#       define NI_DIG_FE_DIG_MODE(x)                   (((x) & 0x7) << 16)\n#       define NI_DIG_MODE_DP_SST                      0\n#       define NI_DIG_MODE_LVDS                        1\n#       define NI_DIG_MODE_TMDS_DVI                    2\n#       define NI_DIG_MODE_TMDS_HDMI                   3\n#       define NI_DIG_MODE_DP_MST                      5\n#       define NI_DIG_HPD_SELECT(x)                    (((x) & 0x7) << 28)\n\n#define NI_DIG_FE_CNTL                                 0x7000\n#       define NI_DIG_SOURCE_SELECT(x)                 (((x) & 0x3) << 0)\n#       define NI_DIG_STEREOSYNC_SELECT(x)             (((x) & 0x3) << 4)\n#       define NI_DIG_STEREOSYNC_GATE_EN(x)            (((x) & 0x1) << 8)\n#       define NI_DIG_DUAL_LINK_ENABLE(x)              (((x) & 0x1) << 16)\n#       define NI_DIG_SWAP(x)                          (((x) & 0x1) << 18)\n#       define NI_DIG_SYMCLK_FE_ON                     (0x1 << 24)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}