<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Documents\FPGA\TRS-IO++PTRS-ap\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 17 08:07:19 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7971</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5345</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>810</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>z80_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>z80_clkdcs/dcs_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka_s2/F </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>59.524</td>
<td>16.800
<td>0.000</td>
<td>29.762</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>238.095</td>
<td>4.200
<td>0.000</td>
<td>119.048</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>476.190</td>
<td>2.100
<td>0.000</td>
<td>238.095</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>350.829(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>z80_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">41.184(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.249(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TTRS80/dsp_clka</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">85.864(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>136.668(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>84.019(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Setup</td>
<td>-1792.600</td>
<td>659</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Setup</td>
<td>-3.944</td>
<td>4</td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.403</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_2_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>11.383</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-12.736</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>byte_out_2_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.237</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-12.388</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>byte_out_0_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>13.889</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-12.246</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>byte_out_1_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>13.747</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-11.469</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>byte_out_5_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.970</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-11.442</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>byte_out_6_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.943</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-11.435</td>
<td>TTRS80/T80a/u0/IR_1_s0/Q</td>
<td>byte_out_4_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.936</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-11.417</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>byte_out_7_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.918</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.652</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_7_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>10.632</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-11.193</td>
<td>TTRS80/T80a/u0/IR_1_s0/Q</td>
<td>byte_out_3_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.694</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.564</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_6_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>10.544</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-10.588</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_1_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.089</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-10.588</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_4_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.089</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-10.588</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_5_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.089</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-10.471</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>ESP_REQ_s0/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>11.972</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-10.392</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_2_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>11.893</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-10.328</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>trs_io_data_ready_s6/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>11.829</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-10.156</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_3_s3/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>11.657</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-10.008</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>count_0_s3/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>11.509</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-9.212</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>WAIT_REG_s0/SET</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>10.713</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-8.567</td>
<td>TTRS80/T80a/u0/IR_4_s0/Q</td>
<td>io/raw_0_s0/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>10.068</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-7.308</td>
<td>TTRS80/T80a/u0/F_0_s0/Q</td>
<td>TTRS80/T80a/u0/F_4_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.273</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-7.180</td>
<td>trs_io_data_ready_s6/Q</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.476</td>
<td>1.095</td>
<td>6.491</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-6.459</td>
<td>TTRS80/T80a/MREQ_s3/Q</td>
<td>TTRS80/z80_dsp/dpb_inst_0/DIA[1]</td>
<td>z80_clk:[F]</td>
<td>TTRS80/dsp_clka:[R]</td>
<td>5.000</td>
<td>-0.557</td>
<td>11.946</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.973</td>
<td>TTRS80/T80a/MREQ_s3/Q</td>
<td>TTRS80/z80_dsp/dpb_inst_0/DIA[2]</td>
<td>z80_clk:[F]</td>
<td>TTRS80/dsp_clka:[R]</td>
<td>5.000</td>
<td>-0.557</td>
<td>11.460</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.540</td>
<td>n3222_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.366</td>
</tr>
<tr>
<td>2</td>
<td>0.321</td>
<td>TTRS80/z80_opreg_reg_2_s0/Q</td>
<td>TTRS80/vga_80_64_n_s0/D</td>
<td>z80_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.331</td>
<td>0.697</td>
</tr>
<tr>
<td>3</td>
<td>0.355</td>
<td>params[0]_3_s0/Q</td>
<td>TTRS80/z80_rom/dpb_inst_1/DIB[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>4</td>
<td>0.356</td>
<td>params[0]_6_s0/Q</td>
<td>TTRS80/z80_rom/dpb_inst_5/DIB[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>5</td>
<td>0.372</td>
<td>params[0]_2_s0/Q</td>
<td>TTRS80/z80_rom/dpb_inst_1/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>dsp_addr_9_s1/Q</td>
<td>TTRS80/z80_ram/dpb_inst_14/ADB[9]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.492</td>
</tr>
<tr>
<td>7</td>
<td>0.383</td>
<td>params[0]_6_s0/Q</td>
<td>TTRS80/z80_rom/dpb_inst_6/DIB[6]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>heartbeat_2_s0/Q</td>
<td>heartbeat_2_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>heartbeat_6_s0/Q</td>
<td>heartbeat_6_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>heartbeat_8_s0/Q</td>
<td>heartbeat_8_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>heartbeat_12_s0/Q</td>
<td>heartbeat_12_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>heartbeat_14_s0/Q</td>
<td>heartbeat_14_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>heartbeat_18_s0/Q</td>
<td>heartbeat_18_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>heartbeat_20_s0/Q</td>
<td>heartbeat_20_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>count_1_s1/Q</td>
<td>count_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>remaining_bits_to_send_4_s0/Q</td>
<td>remaining_bits_to_send_4_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>bitcnt_2_s0/Q</td>
<td>bitcnt_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>bytes_to_read_2_s0/Q</td>
<td>bytes_to_read_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>idx_1_s0/Q</td>
<td>idx_1_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>idx_2_s0/Q</td>
<td>idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1/Q</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_cnt_7_s0/Q</td>
<td>audio_cnt_7_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.189</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.776</td>
</tr>
<tr>
<td>2</td>
<td>6.194</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.771</td>
</tr>
<tr>
<td>3</td>
<td>6.194</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_5_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.771</td>
</tr>
<tr>
<td>4</td>
<td>6.195</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.770</td>
</tr>
<tr>
<td>5</td>
<td>6.432</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.533</td>
</tr>
<tr>
<td>6</td>
<td>6.432</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_7_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.533</td>
</tr>
<tr>
<td>7</td>
<td>6.437</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.528</td>
</tr>
<tr>
<td>8</td>
<td>6.702</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.263</td>
</tr>
<tr>
<td>9</td>
<td>6.714</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/T80a/IORQ_t2_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.251</td>
</tr>
<tr>
<td>10</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MREQ_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/RD_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_t1_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/WR_t2_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>3.421</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MReq_Inhibit_s1/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>6.945</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.020</td>
</tr>
<tr>
<td>19</td>
<td>6.945</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_4_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.020</td>
</tr>
<tr>
<td>20</td>
<td>6.956</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.009</td>
</tr>
<tr>
<td>21</td>
<td>6.956</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_6_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.009</td>
</tr>
<tr>
<td>22</td>
<td>7.199</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/T80a/Reset_s_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.766</td>
</tr>
<tr>
<td>23</td>
<td>7.199</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.766</td>
</tr>
<tr>
<td>24</td>
<td>7.199</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_4_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.766</td>
</tr>
<tr>
<td>25</td>
<td>7.199</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_5_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.766</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Arith16_r_s2/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>2</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>3</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Alternate_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>4</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>5</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Halt_FF_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>6</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ACC_7_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>7</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/PC_15_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>8</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/No_BTR_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntCycle_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/I_RXDD_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/XY_Ind_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>1.047</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.283</td>
<td>4.283</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.648</td>
<td>4.648</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.648</td>
<td>4.648</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.050</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>TTRS80/dsp_clka_s1/I1</td>
</tr>
<tr>
<td>2.421</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_clka_s1/F</td>
</tr>
<tr>
<td>3.912</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I3</td>
</tr>
<tr>
<td>4.365</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>5.733</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>TTRS80/dsp_cea_s1/I2</td>
</tr>
<tr>
<td>6.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_cea_s1/F</td>
</tr>
<tr>
<td>7.247</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>TTRS80/T80a/D_2_s9/I3</td>
</tr>
<tr>
<td>7.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s9/F</td>
</tr>
<tr>
<td>8.407</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>TTRS80/T80a/D_2_s7/I3</td>
</tr>
<tr>
<td>8.778</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s7/F</td>
</tr>
<tr>
<td>8.948</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TTRS80/T80a/D_2_s6/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s6/F</td>
</tr>
<tr>
<td>9.520</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TTRS80/T80a/D_2_s5/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s5/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>TTRS80/T80a/D_2_s3/I3</td>
</tr>
<tr>
<td>10.538</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s3/F</td>
</tr>
<tr>
<td>11.625</td>
<td>1.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>TTRS80/T80a/DI_Reg_2_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>TTRS80/T80a/DI_Reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.606, 31.680%; route: 7.545, 66.282%; tC2Q: 0.232, 2.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>192.050</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>TTRS80/dsp_clka_s1/I1</td>
</tr>
<tr>
<td>192.421</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_clka_s1/F</td>
</tr>
<tr>
<td>193.912</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I3</td>
</tr>
<tr>
<td>194.365</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>195.733</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>TTRS80/dsp_cea_s1/I2</td>
</tr>
<tr>
<td>196.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_cea_s1/F</td>
</tr>
<tr>
<td>197.247</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>TTRS80/T80a/D_2_s9/I3</td>
</tr>
<tr>
<td>197.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s9/F</td>
</tr>
<tr>
<td>198.407</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>TTRS80/T80a/D_2_s7/I3</td>
</tr>
<tr>
<td>198.778</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s7/F</td>
</tr>
<tr>
<td>198.948</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TTRS80/T80a/D_2_s6/I2</td>
</tr>
<tr>
<td>199.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s6/F</td>
</tr>
<tr>
<td>199.520</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TTRS80/T80a/D_2_s5/I3</td>
</tr>
<tr>
<td>199.982</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s5/F</td>
</tr>
<tr>
<td>199.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>TTRS80/T80a/D_2_s3/I3</td>
</tr>
<tr>
<td>200.538</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s3/F</td>
</tr>
<tr>
<td>202.549</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td>n3083_s3/I1</td>
</tr>
<tr>
<td>203.104</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td style=" background: #97FFFF;">n3083_s3/F</td>
</tr>
<tr>
<td>204.108</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td>n3083_s1/I3</td>
</tr>
<tr>
<td>204.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td style=" background: #97FFFF;">n3083_s1/F</td>
</tr>
<tr>
<td>204.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td style=" font-weight:bold;">byte_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td>byte_out_2_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[1][A]</td>
<td>byte_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.532, 31.833%; route: 9.473, 66.538%; tC2Q: 0.232, 1.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>192.050</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>TTRS80/dsp_clka_s1/I1</td>
</tr>
<tr>
<td>192.421</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_clka_s1/F</td>
</tr>
<tr>
<td>193.912</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I3</td>
</tr>
<tr>
<td>194.365</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>195.609</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td>TTRS80/n180_s6/I3</td>
</tr>
<tr>
<td>196.071</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/n180_s6/F</td>
</tr>
<tr>
<td>196.072</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>TTRS80/n180_s2/I3</td>
</tr>
<tr>
<td>196.525</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R16C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/n180_s2/F</td>
</tr>
<tr>
<td>197.643</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>TTRS80/T80a/D_0_s8/I3</td>
</tr>
<tr>
<td>198.014</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s8/F</td>
</tr>
<tr>
<td>198.018</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td>TTRS80/T80a/D_0_s7/I2</td>
</tr>
<tr>
<td>198.389</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s7/F</td>
</tr>
<tr>
<td>199.316</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>TTRS80/T80a/D_0_s5/I3</td>
</tr>
<tr>
<td>199.833</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s5/F</td>
</tr>
<tr>
<td>200.230</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>TTRS80/T80a/D_0_s3/I3</td>
</tr>
<tr>
<td>200.747</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s3/F</td>
</tr>
<tr>
<td>202.647</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>n3085_s2/I1</td>
</tr>
<tr>
<td>203.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" background: #97FFFF;">n3085_s2/F</td>
</tr>
<tr>
<td>203.561</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td>n3085_s1/I0</td>
</tr>
<tr>
<td>204.131</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td style=" background: #97FFFF;">n3085_s1/F</td>
</tr>
<tr>
<td>204.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td style=" font-weight:bold;">byte_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td>byte_out_0_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[1][A]</td>
<td>byte_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.602, 33.135%; route: 9.055, 65.195%; tC2Q: 0.232, 1.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>192.050</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>TTRS80/dsp_clka_s1/I1</td>
</tr>
<tr>
<td>192.421</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_clka_s1/F</td>
</tr>
<tr>
<td>193.912</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I3</td>
</tr>
<tr>
<td>194.365</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>195.733</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>TTRS80/dsp_cea_s1/I2</td>
</tr>
<tr>
<td>196.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_cea_s1/F</td>
</tr>
<tr>
<td>197.247</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>TTRS80/T80a/D_1_s8/I3</td>
</tr>
<tr>
<td>197.700</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s8/F</td>
</tr>
<tr>
<td>198.550</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>TTRS80/T80a/D_1_s6/I3</td>
</tr>
<tr>
<td>199.003</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s6/F</td>
</tr>
<tr>
<td>199.659</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>TTRS80/T80a/D_1_s5/I3</td>
</tr>
<tr>
<td>200.208</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s5/F</td>
</tr>
<tr>
<td>200.381</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>TTRS80/T80a/D_1_s3/I3</td>
</tr>
<tr>
<td>200.834</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s3/F</td>
</tr>
<tr>
<td>202.719</td>
<td>1.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>n3084_s2/I1</td>
</tr>
<tr>
<td>203.172</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" background: #97FFFF;">n3084_s2/F</td>
</tr>
<tr>
<td>203.419</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>n3084_s1/I0</td>
</tr>
<tr>
<td>203.989</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">n3084_s1/F</td>
</tr>
<tr>
<td>203.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">byte_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>byte_out_1_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>byte_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.208, 30.609%; route: 9.307, 67.703%; tC2Q: 0.232, 1.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.303</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>TTRS80/T80a/D_7_s12/I2</td>
</tr>
<tr>
<td>198.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s12/F</td>
</tr>
<tr>
<td>199.300</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>TTRS80/T80a/D_5_s3/I0</td>
</tr>
<tr>
<td>199.817</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_5_s3/F</td>
</tr>
<tr>
<td>201.449</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[2][A]</td>
<td>n3080_s3/I1</td>
</tr>
<tr>
<td>201.902</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[2][A]</td>
<td style=" background: #97FFFF;">n3080_s3/F</td>
</tr>
<tr>
<td>202.663</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>n3080_s1/I3</td>
</tr>
<tr>
<td>203.212</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" background: #97FFFF;">n3080_s1/F</td>
</tr>
<tr>
<td>203.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" font-weight:bold;">byte_out_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>byte_out_5_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>byte_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 36.584%; route: 7.993, 61.628%; tC2Q: 0.232, 1.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.303</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>TTRS80/T80a/D_7_s12/I2</td>
</tr>
<tr>
<td>198.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s12/F</td>
</tr>
<tr>
<td>199.429</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TTRS80/T80a/D_6_s3/I0</td>
</tr>
<tr>
<td>199.984</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_6_s3/F</td>
</tr>
<tr>
<td>201.851</td>
<td>1.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>n3079_s3/I1</td>
</tr>
<tr>
<td>202.368</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" background: #97FFFF;">n3079_s3/F</td>
</tr>
<tr>
<td>202.615</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td>n3079_s1/I1</td>
</tr>
<tr>
<td>203.185</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td style=" background: #97FFFF;">n3079_s1/F</td>
</tr>
<tr>
<td>203.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td style=" font-weight:bold;">byte_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td>byte_out_6_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[2][A]</td>
<td>byte_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 37.610%; route: 7.843, 60.597%; tC2Q: 0.232, 1.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][A]</td>
<td>TTRS80/T80a/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>97</td>
<td>R34C35[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_1_s0/Q</td>
</tr>
<tr>
<td>191.484</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][B]</td>
<td>TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6/I2</td>
</tr>
<tr>
<td>192.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R38C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6/F</td>
</tr>
<tr>
<td>192.688</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[1][B]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>193.237</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[1][B]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>193.239</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>193.794</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>194.758</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>195.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>195.823</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>n88_s1/I0</td>
</tr>
<tr>
<td>196.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">n88_s1/F</td>
</tr>
<tr>
<td>197.068</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>TTRS80/T80a/D_7_s9/I3</td>
</tr>
<tr>
<td>197.623</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C33[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s9/F</td>
</tr>
<tr>
<td>198.155</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td>TTRS80/T80a/D_5_s6/I2</td>
</tr>
<tr>
<td>198.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_5_s6/F</td>
</tr>
<tr>
<td>198.927</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>TTRS80/T80a/D_4_s5/I1</td>
</tr>
<tr>
<td>199.476</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_4_s5/F</td>
</tr>
<tr>
<td>199.478</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>TTRS80/T80a/D_4_s3/I3</td>
</tr>
<tr>
<td>199.995</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_4_s3/F</td>
</tr>
<tr>
<td>201.866</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>n3081_s2/I1</td>
</tr>
<tr>
<td>202.319</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">n3081_s2/F</td>
</tr>
<tr>
<td>202.716</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>n3081_s1/I0</td>
</tr>
<tr>
<td>203.178</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td style=" background: #97FFFF;">n3081_s1/F</td>
</tr>
<tr>
<td>203.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td style=" font-weight:bold;">byte_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>byte_out_4_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>byte_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.498, 42.502%; route: 7.206, 55.705%; tC2Q: 0.232, 1.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.303</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>TTRS80/T80a/D_7_s12/I2</td>
</tr>
<tr>
<td>198.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s12/F</td>
</tr>
<tr>
<td>199.300</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>TTRS80/T80a/D_7_s3/I0</td>
</tr>
<tr>
<td>199.817</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s3/F</td>
</tr>
<tr>
<td>201.454</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>n3078_s3/I1</td>
</tr>
<tr>
<td>201.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" background: #97FFFF;">n3078_s3/F</td>
</tr>
<tr>
<td>202.611</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>n3078_s1/I3</td>
</tr>
<tr>
<td>203.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td style=" background: #97FFFF;">n3078_s1/F</td>
</tr>
<tr>
<td>203.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td style=" font-weight:bold;">byte_out_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>byte_out_7_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>byte_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.809, 37.228%; route: 7.877, 60.976%; tC2Q: 0.232, 1.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>2.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>3.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>3.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>4.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>4.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>6.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>8.303</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>TTRS80/T80a/D_7_s12/I2</td>
</tr>
<tr>
<td>8.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s12/F</td>
</tr>
<tr>
<td>9.300</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>TTRS80/T80a/D_7_s3/I0</td>
</tr>
<tr>
<td>9.817</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s3/F</td>
</tr>
<tr>
<td>10.874</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.743, 35.204%; route: 6.657, 62.614%; tC2Q: 0.232, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][A]</td>
<td>TTRS80/T80a/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>97</td>
<td>R34C35[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_1_s0/Q</td>
</tr>
<tr>
<td>191.484</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][B]</td>
<td>TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6/I2</td>
</tr>
<tr>
<td>192.001</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R38C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/Set_BusA_To_Z_1_s6/F</td>
</tr>
<tr>
<td>192.688</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[1][B]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>193.237</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[1][B]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>193.239</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>193.794</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>194.758</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>195.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>195.589</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>TTRS80/n363_s2/I2</td>
</tr>
<tr>
<td>196.144</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/n363_s2/F</td>
</tr>
<tr>
<td>196.677</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>TTRS80/n363_s1/I1</td>
</tr>
<tr>
<td>197.130</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/n363_s1/F</td>
</tr>
<tr>
<td>197.818</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>TTRS80/T80a/D_3_s8/I3</td>
</tr>
<tr>
<td>198.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s8/F</td>
</tr>
<tr>
<td>198.369</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>TTRS80/T80a/D_3_s5/I3</td>
</tr>
<tr>
<td>198.939</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s5/F</td>
</tr>
<tr>
<td>198.940</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>TTRS80/T80a/D_3_s3/I3</td>
</tr>
<tr>
<td>199.495</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s3/F</td>
</tr>
<tr>
<td>201.137</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][A]</td>
<td>n3082_s3/I1</td>
</tr>
<tr>
<td>201.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][A]</td>
<td style=" background: #97FFFF;">n3082_s3/F</td>
</tr>
<tr>
<td>202.565</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td>n3082_s1/I3</td>
</tr>
<tr>
<td>202.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td style=" background: #97FFFF;">n3082_s1/F</td>
</tr>
<tr>
<td>202.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td style=" font-weight:bold;">byte_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td>byte_out_3_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[0][B]</td>
<td>byte_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.498, 43.310%; route: 6.964, 54.862%; tC2Q: 0.232, 1.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>2.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>3.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>3.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>4.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>4.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>5.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>5.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>6.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>6.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>8.303</td>
<td>1.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>TTRS80/T80a/D_7_s12/I2</td>
</tr>
<tr>
<td>8.756</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s12/F</td>
</tr>
<tr>
<td>9.429</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TTRS80/T80a/D_6_s3/I0</td>
</tr>
<tr>
<td>9.984</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_6_s3/F</td>
</tr>
<tr>
<td>10.786</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>TTRS80/T80a/DI_Reg_6_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>TTRS80/T80a/DI_Reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.781, 35.859%; route: 6.531, 61.941%; tC2Q: 0.232, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.528</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>201.990</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>202.331</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_1_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.243, 35.099%; route: 7.614, 62.982%; tC2Q: 0.232, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.528</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>201.990</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>202.331</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" font-weight:bold;">count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_4_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[0][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.243, 35.099%; route: 7.614, 62.982%; tC2Q: 0.232, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.528</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>201.990</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>202.331</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" font-weight:bold;">count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_5_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C12[2][A]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.243, 35.099%; route: 7.614, 62.982%; tC2Q: 0.232, 1.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.592</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>202.214</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td style=" font-weight:bold;">ESP_REQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.790, 31.656%; route: 7.950, 66.406%; tC2Q: 0.232, 1.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.528</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>201.990</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>202.135</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][B]</td>
<td style=" font-weight:bold;">count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[2][B]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_2_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C13[2][B]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.243, 35.676%; route: 7.418, 62.373%; tC2Q: 0.232, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.357</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][B]</td>
<td>trs_io_data_ready_s9/I0</td>
</tr>
<tr>
<td>201.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[3][B]</td>
<td style=" background: #97FFFF;">trs_io_data_ready_s9/F</td>
</tr>
<tr>
<td>202.071</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[1][A]</td>
<td style=" font-weight:bold;">trs_io_data_ready_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[1][A]</td>
<td>trs_io_data_ready_s6/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C14[1][A]</td>
<td>trs_io_data_ready_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.351, 36.783%; route: 7.246, 61.256%; tC2Q: 0.232, 1.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.528</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td>n314_s3/I3</td>
</tr>
<tr>
<td>201.899</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>201.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td style=" font-weight:bold;">count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td>count_3_s3/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_3_s3</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C13[1][B]</td>
<td>count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.152, 35.619%; route: 7.273, 62.390%; tC2Q: 0.232, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>201.289</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td>n317_s3/I2</td>
</tr>
<tr>
<td>201.751</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td style=" background: #97FFFF;">n317_s3/F</td>
</tr>
<tr>
<td>201.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td style=" font-weight:bold;">count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td>count_0_s3/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_0_s3</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C14[2][B]</td>
<td>count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.243, 36.867%; route: 7.034, 61.118%; tC2Q: 0.232, 2.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>200.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_REG_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>198.170</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>esp_sel_s0/I0</td>
</tr>
<tr>
<td>198.725</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>200.130</td>
<td>1.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>200.592</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>200.955</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td style=" font-weight:bold;">WAIT_REG_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>WAIT_REG_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>WAIT_REG_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>WAIT_REG_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.790, 35.377%; route: 6.691, 62.457%; tC2Q: 0.232, 2.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>200.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io/raw_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>TTRS80/T80a/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IR_4_s0/Q</td>
</tr>
<tr>
<td>191.732</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>TTRS80/T80a/u0/n4047_s5/I0</td>
</tr>
<tr>
<td>192.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s5/F</td>
</tr>
<tr>
<td>193.450</td>
<td>1.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td>esp_sel_s26/I0</td>
</tr>
<tr>
<td>193.903</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s26/F</td>
</tr>
<tr>
<td>194.510</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>esp_sel_s20/I3</td>
</tr>
<tr>
<td>194.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_s20/F</td>
</tr>
<tr>
<td>194.886</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>esp_sel_s12/I2</td>
</tr>
<tr>
<td>195.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" background: #97FFFF;">esp_sel_s12/F</td>
</tr>
<tr>
<td>195.688</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>esp_sel_s5/I2</td>
</tr>
<tr>
<td>196.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s5/F</td>
</tr>
<tr>
<td>196.259</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>esp_sel_s1/I1</td>
</tr>
<tr>
<td>196.630</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_s1/F</td>
</tr>
<tr>
<td>197.855</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>DBUS_DIR_s3/I0</td>
</tr>
<tr>
<td>198.410</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s3/F</td>
</tr>
<tr>
<td>199.848</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>n101_s0/I1</td>
</tr>
<tr>
<td>200.310</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" background: #97FFFF;">n101_s0/F</td>
</tr>
<tr>
<td>200.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" font-weight:bold;">io/raw_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>io/raw_0_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io/raw_0_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>io/raw_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.790, 37.645%; route: 6.046, 60.051%; tC2Q: 0.232, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>TTRS80/T80a/u0/F_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R29C30[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_0_s0/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s21/I1</td>
</tr>
<tr>
<td>1.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s21/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s18/I1</td>
</tr>
<tr>
<td>2.008</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s18/O</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I0</td>
</tr>
<tr>
<td>2.111</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>3.091</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s13/I0</td>
</tr>
<tr>
<td>3.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s13/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>TTRS80/T80a/u0/mcode/Set_Addr_To_Z_1_s14/I0</td>
</tr>
<tr>
<td>4.419</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C30[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/Set_Addr_To_Z_1_s14/F</td>
</tr>
<tr>
<td>5.103</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s8/I0</td>
</tr>
<tr>
<td>5.565</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s8/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C39[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s3/I0</td>
</tr>
<tr>
<td>6.913</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C39[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s3/F</td>
</tr>
<tr>
<td>6.914</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I3</td>
</tr>
<tr>
<td>7.367</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s0/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s0/F</td>
</tr>
<tr>
<td>9.298</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td>TTRS80/T80a/u0/Regs/RegBusA_2_s15/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegBusA_2_s15/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td>TTRS80/T80a/u0/Regs/RegBusA_2_s13/I0</td>
</tr>
<tr>
<td>9.772</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegBusA_2_s13/O</td>
</tr>
<tr>
<td>9.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[2][B]</td>
<td>TTRS80/T80a/u0/Regs/RegBusA_2_s12/I0</td>
</tr>
<tr>
<td>9.875</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegBusA_2_s12/O</td>
</tr>
<tr>
<td>11.194</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C35[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>11.743</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C35[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.778</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C35[2][A]</td>
<td>TTRS80/T80a/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C35[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>12.283</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/SUM</td>
</tr>
<tr>
<td>12.859</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C35[2][B]</td>
<td>TTRS80/T80a/u0/n1377_s3/I1</td>
</tr>
<tr>
<td>13.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s3/COUT</td>
</tr>
<tr>
<td>13.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C36[0][A]</td>
<td>TTRS80/T80a/u0/n1377_s4/CIN</td>
</tr>
<tr>
<td>13.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s4/COUT</td>
</tr>
<tr>
<td>14.634</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>TTRS80/T80a/u0/n2378_s18/I2</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2378_s18/F</td>
</tr>
<tr>
<td>15.667</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>TTRS80/T80a/u0/n2374_s12/I2</td>
</tr>
<tr>
<td>16.216</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s12/F</td>
</tr>
<tr>
<td>16.217</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>TTRS80/T80a/u0/n2374_s9/I1</td>
</tr>
<tr>
<td>16.679</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s9/F</td>
</tr>
<tr>
<td>16.680</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>TTRS80/T80a/u0/n2374_s6/I1</td>
</tr>
<tr>
<td>17.142</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s6/F</td>
</tr>
<tr>
<td>17.144</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/n2374_s5/I2</td>
</tr>
<tr>
<td>17.515</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s5/F</td>
</tr>
<tr>
<td>17.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.269, 47.871%; route: 8.772, 50.786%; tC2Q: 0.232, 1.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>67.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>59.524</td>
<td>59.524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>59.524</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.617</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>60.861</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[1][A]</td>
<td>trs_io_data_ready_s6/CLK</td>
</tr>
<tr>
<td>61.093</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C14[1][A]</td>
<td style=" font-weight:bold;">trs_io_data_ready_s6/Q</td>
</tr>
<tr>
<td>62.946</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>TTRS80/T80a/u0/n4047_s6/I1</td>
</tr>
<tr>
<td>63.495</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s6/F</td>
</tr>
<tr>
<td>63.496</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>TTRS80/T80a/u0/n4047_s3/I2</td>
</tr>
<tr>
<td>64.051</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s3/F</td>
</tr>
<tr>
<td>64.840</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][B]</td>
<td>TTRS80/T80a/u0/n4047_s0/I3</td>
</tr>
<tr>
<td>65.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C28[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n4047_s0/F</td>
</tr>
<tr>
<td>65.705</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td>TTRS80/T80a/u0/n3988_s2/I1</td>
</tr>
<tr>
<td>66.076</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3988_s2/F</td>
</tr>
<tr>
<td>66.501</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][A]</td>
<td>TTRS80/T80a/u0/IntE_FF2_s3/I1</td>
</tr>
<tr>
<td>66.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/IntE_FF2_s3/F</td>
</tr>
<tr>
<td>66.881</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s3/I3</td>
</tr>
<tr>
<td>67.208</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C26[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/IntE_FF1_s3/F</td>
</tr>
<tr>
<td>67.352</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntE_FF1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>60.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>60.207</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td>60.172</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.544, 39.193%; route: 3.715, 57.233%; tC2Q: 0.232, 3.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TTRS80/dsp_clka:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>TTRS80/T80a/MREQ_s3/CLK</td>
</tr>
<tr>
<td>5.489</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MREQ_s3/Q</td>
</tr>
<tr>
<td>6.432</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>8.317</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>TTRS80/dsp_cea_s1/I2</td>
</tr>
<tr>
<td>8.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_cea_s1/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>TTRS80/T80a/D_1_s8/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s8/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>TTRS80/T80a/D_1_s6/I3</td>
</tr>
<tr>
<td>11.587</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s6/F</td>
</tr>
<tr>
<td>12.243</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>TTRS80/T80a/D_1_s5/I3</td>
</tr>
<tr>
<td>12.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s5/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>TTRS80/T80a/D_1_s3/I3</td>
</tr>
<tr>
<td>13.417</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_1_s3/F</td>
</tr>
<tr>
<td>15.649</td>
<td>2.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C16[0][B]</td>
<td>TTRS80/dsp_dina_1_s1/I0</td>
</tr>
<tr>
<td>16.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C16[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_dina_1_s1/F</td>
</tr>
<tr>
<td>17.203</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">TTRS80/z80_dsp/dpb_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/dsp_clka_s2/F</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>TTRS80/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td>10.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.433, 28.736%; route: 8.281, 69.322%; tC2Q: 0.232, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TTRS80/dsp_clka:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>TTRS80/T80a/MREQ_s3/CLK</td>
</tr>
<tr>
<td>5.489</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MREQ_s3/Q</td>
</tr>
<tr>
<td>6.432</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>TTRS80/n1862_s2/I2</td>
</tr>
<tr>
<td>6.949</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1862_s2/F</td>
</tr>
<tr>
<td>8.317</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>TTRS80/dsp_cea_s1/I2</td>
</tr>
<tr>
<td>8.770</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_cea_s1/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>TTRS80/T80a/D_2_s9/I3</td>
</tr>
<tr>
<td>10.202</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s9/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>TTRS80/T80a/D_2_s7/I3</td>
</tr>
<tr>
<td>11.362</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s7/F</td>
</tr>
<tr>
<td>11.532</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TTRS80/T80a/D_2_s6/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s6/F</td>
</tr>
<tr>
<td>12.103</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TTRS80/T80a/D_2_s5/I3</td>
</tr>
<tr>
<td>12.565</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s5/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>TTRS80/T80a/D_2_s3/I3</td>
</tr>
<tr>
<td>13.122</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_2_s3/F</td>
</tr>
<tr>
<td>15.354</td>
<td>2.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][A]</td>
<td>TTRS80/dsp_dina_2_s1/I0</td>
</tr>
<tr>
<td>15.807</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_dina_2_s1/F</td>
</tr>
<tr>
<td>16.717</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">TTRS80/z80_dsp/dpb_inst_0/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/dsp_clka_s2/F</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>TTRS80/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td>10.744</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.752, 32.739%; route: 7.476, 65.237%; tC2Q: 0.232, 2.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n3222_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" font-weight:bold;">n3222_s2/I0</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" background: #97FFFF;">n3222_s2/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2500.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2500.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/Q</td>
</tr>
<tr>
<td>2500.880</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">TTRS80/vga_80_64_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>711</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>TTRS80/vga_80_64_n_s0/CLK</td>
</tr>
<tr>
<td>2500.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td>2500.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_rom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C21[0][B]</td>
<td>params[0]_3_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R40C21[0][B]</td>
<td style=" font-weight:bold;">params[0]_3_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">TTRS80/z80_rom/dpb_inst_1/DIB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>TTRS80/z80_rom/dpb_inst_1/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>TTRS80/z80_rom/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.563%; tC2Q: 0.202, 33.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_rom/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>params[0]_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R40C16[2][A]</td>
<td style=" font-weight:bold;">params[0]_6_s0/Q</td>
</tr>
<tr>
<td>1.883</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">TTRS80/z80_rom/dpb_inst_5/DIB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>TTRS80/z80_rom/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>TTRS80/z80_rom/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.603%; tC2Q: 0.202, 33.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_rom/dpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[2][A]</td>
<td>params[0]_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R40C20[2][A]</td>
<td style=" font-weight:bold;">params[0]_2_s0/Q</td>
</tr>
<tr>
<td>1.899</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">TTRS80/z80_rom/dpb_inst_1/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>TTRS80/z80_rom/dpb_inst_1/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>TTRS80/z80_rom/dpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.491%; tC2Q: 0.202, 32.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>dsp_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_ram/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>dsp_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R38C23[0][A]</td>
<td style=" font-weight:bold;">dsp_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.770</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">TTRS80/z80_ram/dpb_inst_14/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>TTRS80/z80_ram/dpb_inst_14/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>TTRS80/z80_ram/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.290, 58.979%; tC2Q: 0.202, 41.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_rom/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>params[0]_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R40C16[2][A]</td>
<td style=" font-weight:bold;">params[0]_6_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">TTRS80/z80_rom/dpb_inst_6/DIB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>TTRS80/z80_rom/dpb_inst_6/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>TTRS80/z80_rom/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.430, 68.043%; tC2Q: 0.202, 31.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C22[1][A]</td>
<td>n3696_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td style=" background: #97FFFF;">n3696_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[1][A]</td>
<td>heartbeat_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>n3692_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">n3692_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>heartbeat_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>n3690_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">n3690_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C24[0][A]</td>
<td>n3686_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">n3686_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C24[1][A]</td>
<td>n3684_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" background: #97FFFF;">n3684_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>n3680_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">n3680_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>n3678_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">n3678_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>n316_s1/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">n316_s1/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C12[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>remaining_bits_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C14[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_4_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n1017_s0/I3</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>remaining_bits_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>remaining_bits_to_send_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[1][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C13[1][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[1][A]</td>
<td>n875_s0/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C13[1][A]</td>
<td style=" background: #97FFFF;">n875_s0/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C13[1][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[1][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C13[1][A]</td>
<td>bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C14[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>n621_s8/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">n621_s8/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>bytes_to_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>idx_1_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">idx_1_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>n617_s5/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">n617_s5/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">idx_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>idx_1_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>idx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C17[1][A]</td>
<td style=" font-weight:bold;">idx_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>n616_s5/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td style=" background: #97FFFF;">n616_s5/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td style=" font-weight:bold;">idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.357</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C11[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.360</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/I0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/F</td>
</tr>
<tr>
<td>1.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C11[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.357</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.360</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/I0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/F</td>
</tr>
<tr>
<td>1.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.357</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.360</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/I1</td>
</tr>
<tr>
<td>1.592</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/SUM</td>
</tr>
<tr>
<td>1.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R36C14[0][B]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.155, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/RegAddrA_r_1_s1/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>TTRS80/T80a/u0/mcode/Set_BusA_To_Z_2_s22/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/Set_BusA_To_Z_2_s22/F</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/RegAddrA_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C13[0][A]</td>
<td>n3192_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">n3192_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>audio_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>4.018</td>
<td>2.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>TTRS80/z80_opreg_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>TTRS80/z80_opreg_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.693%; route: 3.027, 80.162%; tC2Q: 0.232, 6.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>4.013</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>TTRS80/z80_mod_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.711%; route: 3.022, 80.136%; tC2Q: 0.232, 6.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>4.013</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>TTRS80/z80_mod_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>TTRS80/z80_mod_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.711%; route: 3.022, 80.136%; tC2Q: 0.232, 6.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>4.012</td>
<td>2.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>TTRS80/z80_mod_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.714%; route: 3.021, 80.132%; tC2Q: 0.232, 6.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.775</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>TTRS80/z80_opreg_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>TTRS80/z80_opreg_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.634%; route: 2.784, 78.799%; tC2Q: 0.232, 6.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.775</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>TTRS80/z80_opreg_reg_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>TTRS80/z80_opreg_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.634%; route: 2.784, 78.799%; tC2Q: 0.232, 6.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.770</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.654%; route: 2.779, 78.770%; tC2Q: 0.232, 6.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.505</td>
<td>1.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>TTRS80/z80_hires_options_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>TTRS80/z80_hires_options_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.845%; route: 2.514, 77.044%; tC2Q: 0.232, 7.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.493</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_t2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>TTRS80/T80a/IORQ_t2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>TTRS80/T80a/IORQ_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.901%; route: 2.502, 76.963%; tC2Q: 0.232, 7.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MREQ_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>TTRS80/T80a/MREQ_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/RD_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/RD_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>TTRS80/T80a/RD_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>TTRS80/T80a/RD_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_t1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_t1_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>TTRS80/T80a/IORQ_t1_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>TTRS80/T80a/IORQ_t1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/WR_t2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/WR_t2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>TTRS80/T80a/WR_t2_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>TTRS80/T80a/WR_t2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_0_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_1_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_2_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MReq_Inhibit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MReq_Inhibit_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>TTRS80/T80a/MReq_Inhibit_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>TTRS80/T80a/MReq_Inhibit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.262</td>
<td>1.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>TTRS80/z80_hires_options_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>TTRS80/z80_hires_options_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.119%; route: 2.271, 75.199%; tC2Q: 0.232, 7.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.262</td>
<td>1.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.119%; route: 2.271, 75.199%; tC2Q: 0.232, 7.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.251</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>TTRS80/z80_mod_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.184%; route: 2.260, 75.105%; tC2Q: 0.232, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.251</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>TTRS80/z80_mod_reg_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>TTRS80/z80_mod_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.184%; route: 2.260, 75.105%; tC2Q: 0.232, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.008</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.692%; route: 2.017, 72.920%; tC2Q: 0.232, 8.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.008</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>TTRS80/z80_hires_options_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>TTRS80/z80_hires_options_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.692%; route: 2.017, 72.920%; tC2Q: 0.232, 8.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.008</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>TTRS80/z80_hires_options_reg_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>TTRS80/z80_hires_options_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.692%; route: 2.017, 72.920%; tC2Q: 0.232, 8.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[0][B]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C21[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R33C22</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.008</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>TTRS80/z80_hires_options_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>TTRS80/z80_hires_options_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.692%; route: 2.017, 72.920%; tC2Q: 0.232, 8.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Arith16_r_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Arith16_r_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>TTRS80/T80a/u0/Arith16_r_s2/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C33[2][B]</td>
<td>TTRS80/T80a/u0/Arith16_r_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[1][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Alternate_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>TTRS80/T80a/u0/Alternate_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>TTRS80/T80a/u0/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntE_FF2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C26[2][A]</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Halt_FF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Halt_FF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[1][A]</td>
<td>TTRS80/T80a/u0/Halt_FF_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36[1][A]</td>
<td>TTRS80/T80a/u0/Halt_FF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ACC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ACC_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/PC_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td>TTRS80/T80a/u0/PC_15_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[2][B]</td>
<td>TTRS80/T80a/u0/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Auto_Wait_t2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Auto_Wait_t1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/No_BTR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/No_BTR_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>TTRS80/T80a/u0/No_BTR_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>TTRS80/T80a/u0/No_BTR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntCycle_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntCycle_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>TTRS80/T80a/u0/IntCycle_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[1][B]</td>
<td>TTRS80/T80a/u0/IntCycle_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C33[0][B]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>TTRS80/T80a/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>TTRS80/T80a/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][B]</td>
<td>TTRS80/T80a/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[2][B]</td>
<td>TTRS80/T80a/u0/TState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>TTRS80/T80a/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>TTRS80/T80a/u0/TState_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/I_RXDD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/I_RXDD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>TTRS80/T80a/u0/I_RXDD_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>TTRS80/T80a/u0/I_RXDD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/XY_Ind_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/XY_Ind_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[2][A]</td>
<td>TTRS80/T80a/u0/XY_Ind_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[2][A]</td>
<td>TTRS80/T80a/u0/XY_Ind_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/PreserveC_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[2][A]</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[2][A]</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Save_ALU_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>243</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ALU_Op_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C32[1][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.283</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.873</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.277</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.277</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>711</td>
<td>clk_pixel</td>
<td>-1.728</td>
<td>0.261</td>
</tr>
<tr>
<td>502</td>
<td>z80_clk</td>
<td>-12.736</td>
<td>0.423</td>
</tr>
<tr>
<td>271</td>
<td>clk</td>
<td>-7.180</td>
<td>0.631</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>35.145</td>
<td>2.858</td>
</tr>
<tr>
<td>243</td>
<td>Reset_s</td>
<td>-12.736</td>
<td>1.587</td>
</tr>
<tr>
<td>159</td>
<td>BusAck</td>
<td>-12.463</td>
<td>2.019</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>33.204</td>
<td>1.341</td>
</tr>
<tr>
<td>115</td>
<td>IR[3]</td>
<td>-11.881</td>
<td>1.219</td>
</tr>
<tr>
<td>114</td>
<td>IR[2]</td>
<td>-11.316</td>
<td>1.285</td>
</tr>
<tr>
<td>105</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>31.574</td>
<td>1.097</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C35</td>
<td>94.44%</td>
</tr>
<tr>
<td>R39C41</td>
<td>93.06%</td>
</tr>
<tr>
<td>R34C34</td>
<td>93.06%</td>
</tr>
<tr>
<td>R34C35</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R36C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C32</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
