============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 20 2023  11:47:43 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
   Gate    Instances   Area   Power (nW)     Library    
--------------------------------------------------------
ADDFX1             1    5.130      0.359    fast_vdd1v0 
ADDHX1            64  240.768     16.552    fast_vdd1v0 
BUFX6            130  400.140     40.461    fast_vdd1v0 
CLKBUFX2           1    1.710      0.113    fast_vdd1v0 
INVXL             62   42.408      1.535    fast_vdd1v0 
OAI21XL            2    3.420      0.127    fast_vdd1v0 
OAI2BB1X1         63  107.730      7.358    fast_vdd1v0 
XNOR2X1           70  167.580     14.752    fast_vdd1v0 
--------------------------------------------------------
total            393  968.886     81.258                


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
inverter              62  42.408    4.4      1.535     1.9 
buffer               131 401.850   41.5     40.574    49.9 
logic                200 524.628   54.1     39.149    48.2 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total                393 968.886  100.0     81.258   100.0 

