5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel1.1.vcd) 2 -o (sbit_sel1.1.cdd) 2 -v (sbit_sel1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel1.1.v 1 23 1
2 1 0 9 120012 1 1004 0 0 32 48 0 0
2 2 0 9 f0010 2 1008 0 0 32 48 f 0
2 3 24 9 b0013 2 1108 1 2 16 18 0 ffff 0 0 0 0 vec
2 4 1 9 70007 0 1410 0 0 16 1 a
2 5 35 9 70013 3 a 3 4
2 6 0 10 f0010 2 1008 0 0 32 48 10 0
2 7 23 10 b0011 2 1008 0 6 1 18 0 1 0 0 0 0 vec
2 8 1 10 70007 0 1410 0 0 1 1 b
2 9 35 10 70011 3 a 7 8
2 10 1 11 b000d 1 1008 0 0 32 1 vec
2 11 1 11 70007 0 1410 0 0 32 1 c
2 12 35 11 7000d 2 a 10 11
1 a 1 3 6000c 1 0 15 0 16 17 ffff ffff 0 0 0 0
1 b 2 4 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 5 6000c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 vec 4 7 7000c 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 5 9 7 f 5 5 5
4 9 10 7 f 9 9 9
4 12 11 7 f 12 12 12
3 1 main.$u0 "main.$u0" 0 sbit_sel1.1.v 0 21 1
