<root><simulation><result_generated_time />2023-11-08 22:00:11<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 1)], [('K', 1)]], [], []]<I />[[[], [('K', 1)]], [[('C', 1)], []], [], []]<O />[[[('C', 1)], []], [[], [('K', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 4), ('OY', 4), ('FX', 3), ('FY', 3), ('OX', 112), ('OY', 7)], [], []]<I />[[('OY', 4), ('OY', 4), ('FX', 3), ('FY', 3)], [('OX', 112), ('OY', 7)], []]<O />[[('OY', 4), ('OY', 4), ('FX', 3), ('FY', 3)], [('OX', 112), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 12544, 1, 1], 'I': [1.0, 7.86, 1.11, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [432, 103968, 103968], 'O': [128, 100352, 100352], 'O_partial': [128, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.84, 0.0, 0.0], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.84, 0.01, 0.0], 'O': [0.25, 0.01, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [432, 103968, 103968], 'O': [128, 896, 100352], 'O_partial': [128, 0, 0], 'O_final': [0, 896, 100352]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[225792, 288], [288, 288], [288, 0]]<I />[[3612672, 459648], [459648, 415872], [415872, 0]]<O />[[(3211264, 3612672), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[28224, 36], [4, 4], [1, 0]]<I />[[451584, 57456], [7182, 6498], [1624, 0]]<O />[[(401408, 451584), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />3695763456</mac_count></basic_info><energy><total_energy />192692829.5<mem_energy_breakdown><W />[9.6, 0.0, 0.0]<I />[172.8, 1360.0, 2163.2]<O />[316.8, 1241.6, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />184788172.8<total />192685473.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9982<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3619296<latency_cycle_without_data_loading />3612672<ideal_computing_cycle />3612672<data_loading><load_cycle_total />6624<load_cycle_individual />{'W': [64, 32, 0], 'I': [224, 6528, 0]}<load_cycle_combined />{'W': 96, 'I': 6528}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3612640], [-3612672, -3612672], [-3612672, -3612672]], 'I': [[-3612640], [-225504, -375840], [-3612672, -3612672]], 'O': [[-3612672], [-3562496, -3612672], [-3606400, -3611104]]}<mem_stall_cycle_shared />{'W': [[-3612640], [-3612672, 0], [0, 0]], 'I': [[-3612640], [-225504, 0], [0, 0]], 'O': [[-3612672], [-3562496, -3612672], [-3606400, -3611104]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [432, 103968, 103968], 'O': [128, 100352, 100352], 'O_partial': [128, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [432, 103968, 103968], 'O': [128, 100352, 100352]}<loop_cycles_each_level />{'W': [112896, 112896, 112896], 'I': [144, 112896, 112896], 'O': [144, 112896, 112896]}<top_ir_loop_size />{'W': [784, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 3.0], [3.0, 0.9], [0.9, 0.9]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.5], [0.5, 0.0], [0.0, 0.0]], 'I': [[8.0, 27.0], [27.0, 0.9], [0.9, 0.9]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 27.0], [27.0, 0.9], [0.9, 0]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [27.9, 1.8], [0.9, 0.9]], 'I': [[8.0, 27.0], [27.9, 1.8], [0.9, 0.9]], 'O': [[8.0, 0.9], [27.9, 1.8], [0.9, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [112896, 112896, 1], [112896, 112896, 1]], 'I': [[1, 1, 112896], [16, 144, 784], [112896, 112896, 1]], 'O': [[1, 1, 112896], [144, 144, 784], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[1, 112896, 1], [0, 112896, 1]], [[0, 112896, 1], [0, 112896, 1]]], 'I': [[0, 1, 112896], [[7, 144, 784], [1, 144, 784]], [[203, 112896, 1], [51, 112896, 1]]], 'O': [[0, 1, 112896], [[2, 144, 784], [0, 144, 784]], [[196, 112896, 1], [49, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-112895, -112896], [-112896, -112896]], 'I': [[-1], [-9, -15], [-112693, -112845]], 'O': [[-1], [-142, -144], [-112700, -112847]]}<single_stall_count />{'W': [112895, 0, 0], 'I': [112895, 783, 0], 'O': [112896, 784, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [0, 0], 'I': [5481, 0], 'O': [1568, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-112896, -112896], [-112700, -112896]], 1: [[-107415, -112896], [-111328, -112700]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2.972</simulation></root>