// Seed: 637533158
module module_0;
  logic id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri id_10,
    input uwire id_11,
    input wor id_12,
    input wire id_13
);
  wire id_15;
  module_0 modCall_1 ();
  always @(id_15 or posedge id_6) release id_10[-1'b0];
  wire [-1 : -1] id_16;
endmodule
