{"Source Block": ["oh/elink/hdl/eclocks.v@149:159@HdlIdDef", "   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n   // MMCM/PLL FOR CCLK AND TX\n   //###########################\n   MMCME2_ADV\n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@147:157", "`ifdef TARGET_XILINX\t\n\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n   // MMCM/PLL FOR CCLK AND TX\n"], ["oh/elink/hdl/eclocks.v@146:156", "     \n`ifdef TARGET_XILINX\t\n\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n"], ["oh/elink/hdl/eclocks.v@148:158", "\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   wire       cclk;\n   wire       cclk_alt;\n   \n   //###########################\n   // MMCM/PLL FOR CCLK AND TX\n   //###########################\n"]], "Diff Content": {"Delete": [[154, "   wire       cclk_alt;\n"]], "Add": []}}