Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Aug 23 19:06:47 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledClk/div_clk_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                 2581       -0.450       -1.641                      9                 2581       -0.350       -0.350                       1                  1361  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                             0.512        0.000                      0                 2112        0.069        0.000                      0                 2112        3.000        0.000                       0                  1200  
  MMCME2_BASE_inst_n_2          0.179        0.000                      0                   32        0.642        0.000                      0                   32        2.100        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1        0.242        0.000                      0                   32        0.319        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                   3.400        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.751        0.000                       0                     2  
  clk_div_int                   5.449        0.000                      0                   23        0.151        0.000                      0                   23        4.600        0.000                       0                    25  
  clk_int                                                                                                                                                                  -0.350       -0.350                       1                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           2.312        0.000                      0                  200        1.187        0.000                      0                  200  
clk                     MMCME2_BASE_inst_n_2          0.348        0.000                      0                   32       -0.450       -1.386                      6                   32  
clk                     MMCME2_BASE_inst_n_2_1        0.289        0.000                      0                   32       -0.115       -0.254                      3                   32  
clk                     clk_div_int                   3.695        0.000                      0                   23        0.203        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.886        0.000                      0                   98        0.440        0.000                      0                   98  
**async_default**  clk                clkENC_int               0.157        0.000                      0                    1        1.649        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 6.701ns (74.288%)  route 2.319ns (25.712%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    clk_in
    SLICE_X20Y77         FDRE                                         r  a1_1_PD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.308     4.818 r  a1_1_PD_reg[4]/Q
                         net (fo=1, routed)           0.510     5.327    PID1/PD/Q[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.421     8.748 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.748    PID1/PD/yNew1__1_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.286    10.034 r  PID1/PD/yNew1__2/P[4]
                         net (fo=2, routed)           0.710    10.744    PID1/PD/p_1_in[21]
    SLICE_X20Y75         LUT2 (Prop_lut2_I0_O)        0.053    10.797 r  PID1/PD/yNew1_i_66/O
                         net (fo=1, routed)           0.000    10.797    PID1/PD/yNew1_i_66_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.107 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.107    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.167 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.167    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.227 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.227    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.287 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.287    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.499 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.428    11.927    PID1/PD/yNew1__3[37]
    SLICE_X19Y79         LUT2 (Prop_lut2_I0_O)        0.155    12.082 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.082    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.406 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.406    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.464 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.464    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.858 r  PID1/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.671    13.530    PID1/PD/yNew0[15]
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.589    14.263    PID1/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.557    
                         clock uncertainty           -0.035    14.522    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480    14.042    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 6.643ns (74.165%)  route 2.314ns (25.835%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    clk_in
    SLICE_X20Y77         FDRE                                         r  a1_1_PD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.308     4.818 r  a1_1_PD_reg[4]/Q
                         net (fo=1, routed)           0.510     5.327    PID1/PD/Q[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.421     8.748 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.748    PID1/PD/yNew1__1_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.286    10.034 r  PID1/PD/yNew1__2/P[4]
                         net (fo=2, routed)           0.710    10.744    PID1/PD/p_1_in[21]
    SLICE_X20Y75         LUT2 (Prop_lut2_I0_O)        0.053    10.797 r  PID1/PD/yNew1_i_66/O
                         net (fo=1, routed)           0.000    10.797    PID1/PD/yNew1_i_66_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.107 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.107    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.167 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.167    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.227 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.227    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.287 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.287    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.499 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.428    11.927    PID1/PD/yNew1__3[37]
    SLICE_X19Y79         LUT2 (Prop_lut2_I0_O)        0.155    12.082 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.082    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.406 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.406    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.464 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.464    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.800 r  PID1/PD/yNew1__0_i_3/O[1]
                         net (fo=3, routed)           0.666    13.467    PID1/PD/yNew0[11]
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.589    14.263    PID1/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.557    
                         clock uncertainty           -0.035    14.522    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.480    14.042    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 6.596ns (74.352%)  route 2.275ns (25.648%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.494 r  PID1/PI/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.494    PID1/PI/yNew1__0_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.714 r  PID1/PI/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.552    13.266    PID1/PI/yNew1__0_i_2_n_6
    DSP48_X0Y41          DSP48E1                                      r  PID1/PI/yNew1__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID1/PI/yNew1__0/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.483    13.855    PID1/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 6.571ns (74.399%)  route 2.261ns (25.600%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.494 r  PID1/PI/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.494    PID1/PI/yNew1__0_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.554 r  PID1/PI/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.554    PID1/PI/yNew1__0_i_2_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.689 r  PID1/PI/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.538    13.227    PID1/PI/yNew1__0_i_1_n_7
    DSP48_X0Y41          DSP48E1                                      r  PID1/PI/yNew1__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y41          DSP48E1                                      r  PID1/PI/yNew1__0/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y41          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    13.857    PID1/PI/yNew1__0
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -13.227    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 6.678ns (75.130%)  route 2.211ns (24.870%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    clk_in
    SLICE_X20Y77         FDRE                                         r  a1_1_PD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.308     4.818 r  a1_1_PD_reg[4]/Q
                         net (fo=1, routed)           0.510     5.327    PID1/PD/Q[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.421     8.748 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.748    PID1/PD/yNew1__1_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.286    10.034 r  PID1/PD/yNew1__2/P[4]
                         net (fo=2, routed)           0.710    10.744    PID1/PD/p_1_in[21]
    SLICE_X20Y75         LUT2 (Prop_lut2_I0_O)        0.053    10.797 r  PID1/PD/yNew1_i_66/O
                         net (fo=1, routed)           0.000    10.797    PID1/PD/yNew1_i_66_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.107 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.107    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.167 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.167    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.227 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.227    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.287 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.287    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.499 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.428    11.927    PID1/PD/yNew1__3[37]
    SLICE_X19Y79         LUT2 (Prop_lut2_I0_O)        0.155    12.082 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.082    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.406 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.406    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.464 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.464    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_2_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.835 r  PID1/PD/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.563    13.398    PID1/PD/B[17]
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.589    14.263    PID1/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.557    
                         clock uncertainty           -0.035    14.522    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.483    14.039    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 6.569ns (73.921%)  route 2.317ns (26.079%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    clk_in
    SLICE_X20Y77         FDRE                                         r  a1_1_PD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.308     4.818 r  a1_1_PD_reg[4]/Q
                         net (fo=1, routed)           0.510     5.327    PID1/PD/Q[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      3.421     8.748 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.748    PID1/PD/yNew1__1_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.286    10.034 r  PID1/PD/yNew1__2/P[4]
                         net (fo=2, routed)           0.710    10.744    PID1/PD/p_1_in[21]
    SLICE_X20Y75         LUT2 (Prop_lut2_I0_O)        0.053    10.797 r  PID1/PD/yNew1_i_66/O
                         net (fo=1, routed)           0.000    10.797    PID1/PD/yNew1_i_66_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.107 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.107    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.167 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.167    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.227 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.227    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.287 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.287    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.499 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.428    11.927    PID1/PD/yNew1__3[37]
    SLICE_X19Y79         LUT2 (Prop_lut2_I0_O)        0.155    12.082 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.082    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.406 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.406    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.464 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.464    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    12.726 r  PID1/PD/yNew1__0_i_3/O[0]
                         net (fo=3, routed)           0.670    13.396    PID1/PD/yNew0[10]
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.589    14.263    PID1/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.557    
                         clock uncertainty           -0.035    14.522    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483    14.039    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 6.518ns (74.013%)  route 2.289ns (25.987%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.494 r  PID1/PI/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.494    PID1/PI/yNew1__0_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142    12.636 r  PID1/PI/yNew1__0_i_2/O[0]
                         net (fo=3, routed)           0.565    13.201    PID1/PI/yNew1__0_i_2_n_7
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y43          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.481    13.857    PID1/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 6.571ns (74.656%)  route 2.231ns (25.344%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.494 r  PID1/PI/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.494    PID1/PI/yNew1__0_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.554 r  PID1/PI/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.554    PID1/PI/yNew1__0_i_2_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    12.689 r  PID1/PI/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.507    13.197    PID1/PI/yNew1__0_i_1_n_7
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y43          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.481    13.857    PID1/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 6.557ns (74.487%)  route 2.246ns (25.513%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.494 r  PID1/PI/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.494    PID1/PI/yNew1__0_i_3_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    12.675 r  PID1/PI/yNew1__0_i_2/O[3]
                         net (fo=2, routed)           0.522    13.198    PID1/PI/yNew1__0_i_2_n_4
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y43          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    13.868    PID1/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 PID1/PI/yNew1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/yNew1__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 6.536ns (74.526%)  route 2.234ns (25.474%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.517     4.395    PID1/PI/clk_in
    DSP48_X0Y42          DSP48E1                                      r  PID1/PI/yNew1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.564     7.959 r  PID1/PI/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.959    PID1/PI/yNew1__1_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.245 r  PID1/PI/yNew1__2/P[0]
                         net (fo=2, routed)           1.236    10.481    PID1/PI/yNew1__2_n_105
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.053    10.534 r  PID1/PI/yNew1_i_75/O
                         net (fo=1, routed)           0.000    10.534    PID1/PI/yNew1_i_75_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    10.858 r  PID1/PI/yNew1_i_59/CO[3]
                         net (fo=1, routed)           0.000    10.858    PID1/PI/yNew1_i_59_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.916 r  PID1/PI/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.916    PID1/PI/yNew1_i_49_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.974 r  PID1/PI/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.974    PID1/PI/yNew1_i_27_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.032 r  PID1/PI/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.032    PID1/PI/yNew1_i_21_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.245 r  PID1/PI/yNew1_i_16/O[1]
                         net (fo=2, routed)           0.487    11.732    PID1/PI/yNew1__3[33]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  PID1/PI/yNew1_i_19/O
                         net (fo=1, routed)           0.000    11.884    PID1/PI/yNew1_i_19_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    12.194 r  PID1/PI/yNew1_i_3/CO[3]
                         net (fo=1, routed)           0.001    12.194    PID1/PI/yNew1_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.254 r  PID1/PI/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.254    PID1/PI/yNew1_i_2_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.314 r  PID1/PI/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.314    PID1/PI/yNew1_i_1_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.374 r  PID1/PI/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.374    PID1/PI/yNew1__0_i_5_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.434 r  PID1/PI/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.434    PID1/PI/yNew1__0_i_4_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.654 r  PID1/PI/yNew1__0_i_3/O[1]
                         net (fo=3, routed)           0.511    13.165    PID1/PI/yNew1__0_i_3_n_6
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.407    14.081    PID1/PI/clk_in
    DSP48_X0Y43          DSP48E1                                      r  PID1/PI/yNew1__2/CLK
                         clock pessimism              0.292    14.373    
                         clock uncertainty           -0.035    14.338    
    DSP48_X0Y43          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.483    13.855    PID1/PI/yNew1__2
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.685%)  route 0.146ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X5Y99          FDRE                                         r  relockSweep1/current_val_f_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/current_val_f_reg[22]/Q
                         net (fo=1, routed)           0.146     2.012    relockSweep1/p_0_in[6]
    SLICE_X6Y101         FDRE                                         r  relockSweep1/signal_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y101         FDRE                                         r  relockSweep1/signal_out_reg[6]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.038     1.943    relockSweep1/signal_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.610%)  route 0.158ns (63.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X5Y99          FDRE                                         r  relockSweep1/current_val_f_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.091     1.857 r  relockSweep1/current_val_f_reg[21]/Q
                         net (fo=1, routed)           0.158     2.015    relockSweep1/p_0_in[5]
    SLICE_X3Y102         FDRE                                         r  relockSweep1/signal_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.814     2.063    relockSweep1/clk_in
    SLICE_X3Y102         FDRE                                         r  relockSweep1/signal_out_reg[5]/C
                         clock pessimism             -0.155     1.907    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.004     1.911    relockSweep1/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.266ns (68.928%)  route 0.120ns (31.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser1/deser_clk_origin/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser1/deser_clk_origin/p_0_in[3]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser1/deser_clk_origin/counter_reg[24]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.029 r  new_param_deser1/deser_clk_origin/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.029    new_param_deser1/deser_clk_origin/data0[25]
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser1/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.229ns (71.592%)  route 0.091ns (28.408%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.090     1.956    relockSweep1/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.044 r  relockSweep1/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.045    relockSweep1/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.086 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     2.086    relockSweep1/next_val_f0_in[24]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[24]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.240ns (72.537%)  route 0.091ns (27.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.090     1.956    relockSweep1/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.044 r  relockSweep1/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.045    relockSweep1/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.097 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     2.097    relockSweep1/next_val_f0_in[26]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[26]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.386%)  route 0.120ns (29.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.542     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  new_param_deser1/deser_clk_origin/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.880    new_param_deser1/deser_clk_origin/p_0_in[3]
    SLICE_X58Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    new_param_deser1/deser_clk_origin/counter_reg[24]_i_1_n_0
    SLICE_X58Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.048 r  new_param_deser1/deser_clk_origin/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.048    new_param_deser1/deser_clk_origin/data0[26]
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.732     1.981    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X58Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    new_param_deser1/deser_clk_origin/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.185%)  route 0.091ns (26.815%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.090     1.956    relockSweep1/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.044 r  relockSweep1/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.045    relockSweep1/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.105 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     2.105    relockSweep1/next_val_f0_in[25]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[25]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PID1/PI/b1x0_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PI/b0x1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.177ns (51.787%)  route 0.165ns (48.213%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.634     1.735    PID1/PI/clk_in
    SLICE_X15Y99         FDRE                                         r  PID1/PI/b1x0_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  PID1/PI/b1x0_reg[51]/Q
                         net (fo=1, routed)           0.165     2.000    PID1/PI/b1x0_reg_n_0_[51]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.028     2.028 r  PID1/PI/b0x10_carry__11_i_1__0/O
                         net (fo=1, routed)           0.000     2.028    PID1/PI/b0x10_carry__11_i_1__0_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.077 r  PID1/PI/b0x10_carry__11/O[3]
                         net (fo=1, routed)           0.000     2.077    PID1/PI/b0x10_carry__11_n_4
    SLICE_X13Y100        FDRE                                         r  PID1/PI/b0x1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.782     2.031    PID1/PI/clk_in
    SLICE_X13Y100        FDRE                                         r  PID1/PI/b0x1_reg[51]/C
                         clock pessimism             -0.155     1.875    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.071     1.946    PID1/PI/b0x1_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.302%)  route 0.191ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X5Y99          FDRE                                         r  relockSweep1/current_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.091     1.857 r  relockSweep1/current_val_f_reg[23]/Q
                         net (fo=1, routed)           0.191     2.048    relockSweep1/p_0_in[7]
    SLICE_X6Y101         FDRE                                         r  relockSweep1/signal_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X6Y101         FDRE                                         r  relockSweep1/signal_out_reg[7]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.009     1.914    relockSweep1/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.253ns (73.575%)  route 0.091ns (26.425%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[23]/Q
                         net (fo=4, routed)           0.090     1.956    relockSweep1/next_val_f[23]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.044 r  relockSweep1/next_val_f0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.045    relockSweep1/next_val_f0_inferred__0/i__carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.110 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     2.110    relockSweep1/next_val_f0_in[27]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y77      ADC/ADC10_out_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y77      ADC/FR0_out_reg[6]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y69      ADC/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y69      ADC/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y70      ADC/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X2Y68      ADC/LTC2195_SPI_inst/clk_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y102    b0_1_PI_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X20Y102    b0_1_PI_reg[34]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y72     PID1/PD/b1x0_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y73     PID1/PD/b1x0_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y87      ADC/ADC00_out_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC/ADC00_out_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC/ADC00_out_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC/ADC00_out_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.269ns (6.842%)  route 3.663ns (93.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y93          FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           3.663    11.925    DAC0/data_in[33]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D2)      -0.569    12.105    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.269ns (7.081%)  route 3.530ns (92.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 12.318 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y95          FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           3.530    11.793    DAC0/data_in[30]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.459    12.318    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism              0.426    12.745    
                         clock uncertainty           -0.072    12.673    
    OLOGIC_X0Y186        ODDR (Setup_oddr_C_D2)      -0.569    12.104    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.269ns (7.463%)  route 3.336ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y95          FDRE                                         r  DAC0/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[26]/Q
                         net (fo=1, routed)           3.336    11.598    DAC0/data_in[26]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.456    12.315    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.426    12.742    
                         clock uncertainty           -0.072    12.670    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D2)      -0.569    12.101    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.269ns (7.590%)  route 3.275ns (92.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y95          FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           3.275    11.538    DAC0/data_in[27]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D2)      -0.569    12.103    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.269ns (8.289%)  route 2.976ns (91.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y95          FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           2.976    11.239    DAC0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D2)      -0.569    12.098    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.246ns (8.061%)  route 2.806ns (91.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    DAC0/clkD
    SLICE_X0Y91          FDRE                                         r  DAC0/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.246     8.239 r  DAC0/data_in_reg[24]/Q
                         net (fo=1, routed)           2.806    11.044    DAC0/data_in[24]
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.456    12.315    DAC0/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC0/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.742    
                         clock uncertainty           -0.072    12.670    
    OLOGIC_X0Y168        ODDR (Setup_oddr_C_D2)      -0.674    11.996    DAC0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.246ns (8.213%)  route 2.749ns (91.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.993ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    DAC0/clkD
    SLICE_X0Y91          FDRE                                         r  DAC0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.246     8.239 r  DAC0/data_in_reg[25]/Q
                         net (fo=1, routed)           2.749    10.988    DAC0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D2)      -0.669    11.998    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.269ns (8.790%)  route 2.791ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y95          FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           2.791    11.054    DAC0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.736    
                         clock uncertainty           -0.072    12.664    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D2)      -0.569    12.095    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.269ns (8.273%)  route 2.982ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.797ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.269     8.066 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           2.982    11.048    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    12.098    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.269ns (8.399%)  route 2.934ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.797ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.269     8.066 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           2.934    10.999    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.096    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  1.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.838%)  route 0.623ns (86.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.664     2.996    DAC0/clkD
    SLICE_X0Y91          FDRE                                         r  DAC0/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     3.096 r  DAC0/data_in_reg[18]/Q
                         net (fo=1, routed)           0.623     3.719    DAC0/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.100ns (11.591%)  route 0.763ns (88.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.763     3.806    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.585    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.424     3.160    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D1)       -0.087     3.073    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.100ns (11.460%)  route 0.773ns (88.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X1Y95          FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.773     3.870    DAC0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.155    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.068    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.100ns (10.518%)  route 0.851ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.851     3.895    DAC0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.580    DAC0/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.424     3.155    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.068    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.100ns (10.286%)  route 0.872ns (89.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.611     2.943    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.100     3.043 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           0.872     3.915    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D1)       -0.087     3.071    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.100ns (10.046%)  route 0.895ns (89.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X5Y101         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           0.895     3.940    DAC0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.100ns (9.820%)  route 0.918ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X5Y101         FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           0.918     3.963    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.100ns (9.800%)  route 0.920ns (90.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X5Y101         FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.920     3.965    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.100ns (10.042%)  route 0.896ns (89.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X0Y93          FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.896     3.993    DAC0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y188        ODDR (Hold_oddr_C_D2)       -0.087     3.076    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.100ns (9.464%)  route 0.957ns (90.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.612     2.944    DAC0/clkD
    SLICE_X5Y101         FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     3.044 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.957     4.001    DAC0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.001    
  -------------------------------------------------------------------
                         slack                                  0.925    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y91      DAC0/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y91      DAC0/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y91      DAC0/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y91      DAC0/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y95      DAC0/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y95      DAC0/data_in_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y101     DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y103     DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y103     DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y104     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y104     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y104     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y104     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y91      DAC0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y101     DAC0/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.269ns (6.959%)  route 3.597ns (93.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.427ns = ( 13.427 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[3]/Q
                         net (fo=1, routed)           3.597    12.998    DAC1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    13.427    DAC1/clkD
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.460    13.888    
                         clock uncertainty           -0.072    13.816    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.576    13.240    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.269ns (6.741%)  route 3.722ns (93.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.559ns = ( 13.559 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           3.722    13.123    DAC1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    13.559    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism              0.460    14.020    
                         clock uncertainty           -0.072    13.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    13.372    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.269ns (6.758%)  route 3.712ns (93.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           3.712    13.113    DAC1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    13.370    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.269ns (6.774%)  route 3.702ns (93.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[5]/Q
                         net (fo=1, routed)           3.702    13.103    DAC1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.460    14.019    
                         clock uncertainty           -0.072    13.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    13.371    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.269ns (6.480%)  route 3.883ns (93.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 13.556 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.501     8.926    DAC1/clkD
    SLICE_X0Y131         FDRE                                         r  DAC1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.269     9.195 r  DAC1/data_in_reg[30]/Q
                         net (fo=1, routed)           3.883    13.077    DAC1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    13.556    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism              0.460    14.017    
                         clock uncertainty           -0.072    13.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.569    13.376    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.269ns (7.026%)  route 3.559ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.559    12.961    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.269ns (7.295%)  route 3.418ns (92.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           3.418    12.820    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    13.373    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.269ns (7.357%)  route 3.388ns (92.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.555ns = ( 13.555 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           3.388    12.789    DAC1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    13.555    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.460    14.016    
                         clock uncertainty           -0.072    13.944    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    13.368    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.269ns (7.702%)  route 3.223ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 13.556 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           3.223    12.624    DAC1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    13.556    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism              0.460    14.017    
                         clock uncertainty           -0.072    13.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D1)      -0.576    13.369    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.269ns (7.935%)  route 3.121ns (92.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.549ns = ( 13.549 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           3.121    12.523    DAC1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    13.549    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.460    14.010    
                         clock uncertainty           -0.072    13.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.576    13.362    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  0.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.670     3.475    DAC1/clkD
    SLICE_X0Y220         FDRE                                         r  DAC1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.100     3.575 r  DAC1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.193     3.768    DAC1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     4.198    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.661     3.536    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     3.449    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.520    DAC1/clkD
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.620 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.193     3.813    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.581    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.494    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.515    DAC1/clkD
    SLICE_X0Y18          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.615 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.193     3.808    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.100ns (13.120%)  route 0.662ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X0Y134         FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.100     3.514 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.662     4.176    DAC1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     4.208    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.739    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.652    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.100ns (13.120%)  route 0.662ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X0Y136         FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.100     3.514 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.662     4.176    DAC1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.100ns (12.354%)  route 0.709ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     3.418    DAC1/clkD
    SLICE_X0Y143         FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.100     3.518 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.709     4.228    DAC1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     4.205    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.468     3.736    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     3.649    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.100ns (11.633%)  route 0.760ns (88.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.611     3.416    DAC1/clkD
    SLICE_X0Y139         FDRE                                         r  DAC1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.100     3.516 r  DAC1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.760     4.276    DAC1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     4.206    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism             -0.468     3.737    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D2)       -0.087     3.650    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.994%)  route 0.734ns (88.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.663     3.468    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.734     4.302    DAC1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.945%)  route 0.672ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.606     3.411    DAC1/clkD
    SLICE_X0Y131         FDRE                                         r  DAC1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.100     3.511 r  DAC1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.672     4.184    DAC1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D2)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.100ns (11.305%)  route 0.785ns (88.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     3.418    DAC1/clkD
    SLICE_X0Y145         FDRE                                         r  DAC1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.518 r  DAC1/data_in_reg[26]/Q
                         net (fo=1, routed)           0.785     4.303    DAC1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     4.200    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.468     3.731    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     3.644    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.644    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     DAC1/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y134     DAC1/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     DAC1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y136     DAC1/data_in_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y139     DAC1/data_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y139     DAC1/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC1/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC1/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     DAC1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y147     DAC1/data_in_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y54      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y56      DAC1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y56      DAC1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y57      DAC1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y57      DAC1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y57      DAC1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y57      DAC1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     DAC1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y54      DAC1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y134     DAC1/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 ADC/FSM_sequential_BS_state0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.510ns (11.319%)  route 3.996ns (88.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 17.441 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.694     7.975    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.246     8.221 f  ADC/FSM_sequential_BS_state0_reg[2]/Q
                         net (fo=8, routed)           0.340     8.560    ADC/state[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.158     8.718 r  ADC/FSM_sequential_BS_state0[0]_i_3/O
                         net (fo=1, routed)           1.555    10.273    ADC/FSM_sequential_BS_state0[0]_i_3_n_0
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.053    10.326 f  ADC/FSM_sequential_BS_state0[0]_i_2/O
                         net (fo=1, routed)           2.101    12.427    ADC/FSM_sequential_BS_state0[0]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.053    12.480 r  ADC/FSM_sequential_BS_state0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.480    ADC/FSM_sequential_BS_state0[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.587    17.441    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/C
                         clock pessimism              0.533    17.975    
                         clock uncertainty           -0.080    17.895    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.034    17.929    ADC/FSM_sequential_BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.269ns (8.732%)  route 2.812ns (91.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.973ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.692     7.973    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     8.242 r  ADC/bit_slip0_reg/Q
                         net (fo=11, routed)          2.812    11.053    ADC/bit_slip0_reg_n_0
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.269ns (9.336%)  route 2.612ns (90.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    7.973ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.692     7.973    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     8.242 r  ADC/bit_slip0_reg/Q
                         net (fo=11, routed)          2.612    10.854    ADC/bit_slip0_reg_n_0
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.086    
                         clock uncertainty           -0.080    18.006    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.989    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.269ns (10.496%)  route 2.294ns (89.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    7.973ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.692     7.973    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     8.242 r  ADC/bit_slip0_reg/Q
                         net (fo=11, routed)          2.294    10.535    ADC/bit_slip0_reg_n_0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.083    
                         clock uncertainty           -0.080    18.003    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.986    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.269ns (11.983%)  route 1.976ns (88.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    7.973ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.692     7.973    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     8.242 r  ADC/bit_slip0_reg/Q
                         net (fo=11, routed)          1.976    10.217    ADC/bit_slip0_reg_n_0
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.080    
                         clock uncertainty           -0.080    18.000    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.983    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.269ns (12.917%)  route 1.814ns (87.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.973ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.692     7.973    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     8.242 r  ADC/bit_slip0_reg/Q
                         net (fo=11, routed)          1.814    10.055    ADC/bit_slip0_reg_n_0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    18.074    
                         clock uncertainty           -0.080    17.994    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    17.977    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 ADC/FSM_sequential_BS_state0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.457ns (24.351%)  route 1.420ns (75.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 17.437 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.694     7.975    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.246     8.221 f  ADC/FSM_sequential_BS_state0_reg[2]/Q
                         net (fo=8, routed)           0.741     8.961    ADC/state[2]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.158     9.119 r  ADC/countdown01[2]_i_2/O
                         net (fo=6, routed)           0.679     9.798    ADC/countdown01[2]_i_2_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.053     9.851 r  ADC/countdown01[0]_i_1/O
                         net (fo=1, routed)           0.000     9.851    ADC/countdown01[0]_i_1_n_0
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.583    17.437    ADC/clk_div
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/C
                         clock pessimism              0.514    17.952    
                         clock uncertainty           -0.080    17.872    
    SLICE_X0Y74          FDSE (Setup_fdse_C_D)        0.035    17.907    ADC/countdown01_reg[0]
  -------------------------------------------------------------------
                         required time                         17.907    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 ADC/countdown01_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.428ns (22.825%)  route 1.447ns (77.175%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 17.440 - 10.000 ) 
    Source Clock Delay      (SCD):    7.970ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.689     7.970    ADC/clk_div
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.269     8.239 r  ADC/countdown01_reg[0]/Q
                         net (fo=5, routed)           0.608     8.847    ADC/countdown01_reg_n_0_[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.053     8.900 r  ADC/counter0[1]_i_5/O
                         net (fo=1, routed)           0.456     9.355    ADC/counter0[1]_i_5_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.053     9.408 r  ADC/counter0[1]_i_2/O
                         net (fo=2, routed)           0.383     9.792    ADC/counter0[1]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.053     9.845 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.845    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.586    17.440    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.514    17.955    
                         clock uncertainty           -0.080    17.875    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.035    17.910    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.910    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 ADC/FSM_sequential_BS_state0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.457ns (24.794%)  route 1.386ns (75.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 17.441 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.694     7.975    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.246     8.221 f  ADC/FSM_sequential_BS_state0_reg[2]/Q
                         net (fo=8, routed)           0.825     9.046    ADC/state[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.158     9.204 f  ADC/FSM_sequential_BS_state0[2]_i_2/O
                         net (fo=2, routed)           0.561     9.765    ADC/FSM_sequential_BS_state0[2]_i_2_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I1_O)        0.053     9.818 r  ADC/FSM_sequential_BS_state0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.818    ADC/FSM_sequential_BS_state0[1]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.587    17.441    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/C
                         clock pessimism              0.533    17.975    
                         clock uncertainty           -0.080    17.895    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.035    17.930    ADC/FSM_sequential_BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                         17.930    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 ADC/FSM_sequential_BS_state0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.467ns (25.199%)  route 1.386ns (74.801%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.441ns = ( 17.441 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.694     7.975    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.246     8.221 r  ADC/FSM_sequential_BS_state0_reg[2]/Q
                         net (fo=8, routed)           0.825     9.046    ADC/state[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.158     9.204 r  ADC/FSM_sequential_BS_state0[2]_i_2/O
                         net (fo=2, routed)           0.561     9.765    ADC/FSM_sequential_BS_state0[2]_i_2_n_0
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.063     9.828 r  ADC/FSM_sequential_BS_state0[2]_i_1/O
                         net (fo=1, routed)           0.000     9.828    ADC/FSM_sequential_BS_state0[2]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.587    17.441    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
                         clock pessimism              0.533    17.975    
                         clock uncertainty           -0.080    17.895    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.063    17.958    ADC/FSM_sequential_BS_state0_reg[2]
  -------------------------------------------------------------------
                         required time                         17.958    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  8.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ADC/rst_countdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.877%)  route 0.107ns (45.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.655     2.982    ADC/clk_div
    SLICE_X1Y71          FDRE                                         r  ADC/rst_countdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     3.082 r  ADC/rst_countdown_reg/Q
                         net (fo=12, routed)          0.107     3.189    ADC/rst_countdown
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.030     3.219 r  ADC/FSM_sequential_BS_state0[2]_i_1/O
                         net (fo=1, routed)           0.000     3.219    ADC/FSM_sequential_BS_state0[2]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
                         clock pessimism             -0.631     2.993    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.075     3.068    ADC/FSM_sequential_BS_state0_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC/rst_countdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.492%)  route 0.107ns (45.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.655     2.982    ADC/clk_div
    SLICE_X1Y71          FDRE                                         r  ADC/rst_countdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     3.082 r  ADC/rst_countdown_reg/Q
                         net (fo=12, routed)          0.107     3.189    ADC/rst_countdown
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.028     3.217 r  ADC/FSM_sequential_BS_state0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.217    ADC/FSM_sequential_BS_state0[1]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/C
                         clock pessimism             -0.631     2.993    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.060     3.053    ADC/FSM_sequential_BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC/countdown01_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.300%)  route 0.137ns (51.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.652     2.979    ADC/clk_div
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     3.079 r  ADC/countdown01_reg[1]/Q
                         net (fo=5, routed)           0.137     3.216    ADC/countdown01_reg_n_0_[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.028     3.244 r  ADC/countdown01[2]_i_1/O
                         net (fo=1, routed)           0.000     3.244    ADC/countdown01[2]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  ADC/countdown01_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.870     3.622    ADC/clk_div
    SLICE_X0Y73          FDRE                                         r  ADC/countdown01_reg[2]/C
                         clock pessimism             -0.630     2.991    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.061     3.052    ADC/countdown01_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ADC/countdown01_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.861%)  route 0.134ns (51.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.652     2.979    ADC/clk_div
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     3.079 r  ADC/countdown01_reg[1]/Q
                         net (fo=5, routed)           0.134     3.213    ADC/countdown01_reg_n_0_[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I1_O)        0.028     3.241 r  ADC/countdown01[0]_i_1/O
                         net (fo=1, routed)           0.000     3.241    ADC/countdown01[0]_i_1_n_0
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.869     3.621    ADC/clk_div
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/C
                         clock pessimism             -0.641     2.979    
    SLICE_X0Y74          FDSE (Hold_fdse_C_D)         0.060     3.039    ADC/countdown01_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADC/rst_countdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/rst_countdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.929%)  route 0.151ns (54.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.655     2.982    ADC/clk_div
    SLICE_X1Y71          FDRE                                         r  ADC/rst_countdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     3.082 f  ADC/rst_countdown_reg/Q
                         net (fo=12, routed)          0.151     3.233    ADC/rst_countdown
    SLICE_X1Y71          LUT1 (Prop_lut1_I0_O)        0.028     3.261 r  ADC/rst_countdown_i_1/O
                         net (fo=1, routed)           0.000     3.261    ADC/p_0_in_0
    SLICE_X1Y71          FDRE                                         r  ADC/rst_countdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X1Y71          FDRE                                         r  ADC/rst_countdown_reg/C
                         clock pessimism             -0.642     2.982    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.060     3.042    ADC/rst_countdown_reg
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC/FSM_sequential_BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.535%)  route 0.166ns (56.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.655     2.982    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.100     3.082 r  ADC/FSM_sequential_BS_state0_reg[1]/Q
                         net (fo=15, routed)          0.166     3.248    ADC/state[1]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.028     3.276 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.276    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.872     3.624    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.630     2.993    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.060     3.053    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC/countdown01_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.976%)  route 0.163ns (56.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.652     2.979    ADC/clk_div
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.100     3.079 r  ADC/countdown01_reg[1]/Q
                         net (fo=5, routed)           0.163     3.242    ADC/countdown01_reg_n_0_[1]
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.028     3.270 r  ADC/countdown01[1]_i_1/O
                         net (fo=1, routed)           0.000     3.270    ADC/countdown01[1]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.869     3.621    ADC/clk_div
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/C
                         clock pessimism             -0.641     2.979    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.060     3.039    ADC/countdown01_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.080%)  route 0.184ns (58.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.654     2.981    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     3.081 r  ADC/counter0_reg[0]/Q
                         net (fo=3, routed)           0.184     3.265    ADC/counter[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.028     3.293 r  ADC/FSM_sequential_BS_state0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.293    ADC/FSM_sequential_BS_state0[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/C
                         clock pessimism             -0.630     2.994    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.060     3.054    ADC/FSM_sequential_BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ADC/countdown00_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown00_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.130%)  route 0.176ns (57.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.653     2.980    ADC/clk_div
    SLICE_X0Y73          FDRE                                         r  ADC/countdown00_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.100     3.080 r  ADC/countdown00_reg[2]/Q
                         net (fo=5, routed)           0.176     3.256    ADC/countdown0[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.028     3.284 r  ADC/countdown00[0]_i_1/O
                         net (fo=1, routed)           0.000     3.284    ADC/countdown00[0]_i_1_n_0
    SLICE_X0Y73          FDSE                                         r  ADC/countdown00_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.870     3.622    ADC/clk_div
    SLICE_X0Y73          FDSE                                         r  ADC/countdown00_reg[0]/C
                         clock pessimism             -0.641     2.980    
    SLICE_X0Y73          FDSE (Hold_fdse_C_D)         0.060     3.040    ADC/countdown00_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ADC/countdown00_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown00_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.424%)  route 0.181ns (58.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.653     2.980    ADC/clk_div
    SLICE_X0Y73          FDRE                                         r  ADC/countdown00_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.100     3.080 r  ADC/countdown00_reg[2]/Q
                         net (fo=5, routed)           0.181     3.261    ADC/countdown0[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.028     3.289 r  ADC/countdown00[2]_i_1/O
                         net (fo=1, routed)           0.000     3.289    ADC/countdown00[2]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  ADC/countdown00_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.870     3.622    ADC/clk_div
    SLICE_X0Y73          FDRE                                         r  ADC/countdown00_reg[2]/C
                         clock pessimism             -0.641     2.980    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.060     3.040    ADC/countdown00_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X0Y74      ADC/countdown01_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y74      ADC/countdown01_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown01_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown00_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X0Y74      ADC/countdown01_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y74      ADC/countdown01_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y73      ADC/countdown01_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y71      ADC/FSM_sequential_BS_state0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.573ns (15.216%)  route 3.193ns (84.784%))
  Logic Levels:           0  
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           3.193    11.951    ADC/p_65_out
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.598    14.271    ADC/clk_in
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[12]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)       -0.018    14.264    ADC/ADC00_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.573ns (15.191%)  route 3.199ns (84.809%))
  Logic Levels:           0  
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           3.199    11.958    ADC/p_66_out
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.598    14.271    ADC/clk_in
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[10]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)       -0.009    14.273    ADC/ADC00_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.573ns (15.335%)  route 3.164ns (84.665%))
  Logic Levels:           0  
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.164    11.922    ADC/p_67_out
    SLICE_X0Y88          FDRE                                         r  ADC/ADC00_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.596    14.269    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/ADC00_out_reg[8]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.032    14.248    ADC/ADC00_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.573ns (15.408%)  route 3.146ns (84.592%))
  Logic Levels:           0  
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           3.146    11.904    ADC/p_68_out
    SLICE_X0Y88          FDRE                                         r  ADC/ADC00_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.596    14.269    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/ADC00_out_reg[6]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.045    14.235    ADC/ADC00_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.573ns (15.786%)  route 3.057ns (84.214%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           3.057    11.815    ADC/p_70_out
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.594    14.267    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[2]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC/ADC00_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.573ns (15.820%)  route 3.049ns (84.180%))
  Logic Levels:           0  
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    8.186ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.905     8.186    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     8.759 r  ADC/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           3.049    11.808    ADC/p_69_out
    SLICE_X1Y88          FDRE                                         r  ADC/ADC00_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.596    14.269    ADC/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC/ADC00_out_reg[4]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.034    14.246    ADC/ADC00_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.573ns (16.021%)  route 3.003ns (83.979%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.003    11.758    ADC/p_75_out
    SLICE_X0Y92          FDRE                                         r  ADC/ADC00_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.598    14.271    ADC/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC/ADC00_out_reg[9]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC/ADC00_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.573ns (16.822%)  route 2.833ns (83.178%))
  Logic Levels:           0  
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.833    11.588    ADC/p_78_out
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.594    14.267    ADC/clk_in
    SLICE_X0Y86          FDRE                                         r  ADC/ADC00_out_reg[3]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC/ADC00_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.573ns (16.908%)  route 2.816ns (83.092%))
  Logic Levels:           0  
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.816    11.570    ADC/p_74_out
    SLICE_X0Y87          FDRE                                         r  ADC/ADC00_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.595    14.268    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/ADC00_out_reg[11]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.194    14.279    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.034    14.245    ADC/ADC00_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.573ns (16.823%)  route 2.833ns (83.177%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.182ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.901     8.182    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     8.755 r  ADC/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.833    11.588    ADC/p_73_out
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.598    14.271    ADC/clk_in
    SLICE_X2Y91          FDRE                                         r  ADC/ADC00_out_reg[13]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)       -0.007    14.275    ADC/ADC00_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 ADC/pins[6].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.718     3.045    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.238 r  ADC/pins[6].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     3.478    ADC/p_24_out
    SLICE_X0Y9           FDRE                                         r  ADC/ADC10_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.956     2.205    ADC/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC/ADC10_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC/ADC10_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ADC/pins[5].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC10_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.714     3.041    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.234 r  ADC/pins[5].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     3.474    ADC/p_32_out
    SLICE_X0Y17          FDRE                                         r  ADC/ADC10_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.949     2.198    ADC/clk_in
    SLICE_X0Y17          FDRE                                         r  ADC/ADC10_out_reg[15]/C
                         clock pessimism             -0.147     2.050    
                         clock uncertainty            0.194     2.244    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.040     2.284    ADC/ADC10_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID2/PD/b0x11__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.193ns (33.276%)  route 0.387ns (66.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.708     3.035    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.228 r  ADC/pins[8].ISERDESE2_inst/Q8
                         net (fo=4, routed)           0.387     3.615    PID2/PD/e_in[13]
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.975     2.224    PID2/PD/clk_in
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/CLK
                         clock pessimism             -0.147     2.077    
                         clock uncertainty            0.194     2.270    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.070     2.340    PID2/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.193ns (36.006%)  route 0.343ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.343     3.528    ADC/p_41_out
    SLICE_X1Y77          FDRE                                         r  ADC/FR0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.872     2.121    ADC/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/FR0_out_reg[1]/C
                         clock pessimism             -0.147     1.973    
                         clock uncertainty            0.194     2.167    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.043     2.210    ADC/FR0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.193ns (35.872%)  route 0.345ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        -1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.345     3.530    ADC/p_43_out
    SLICE_X0Y79          FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.874     2.123    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.975    
                         clock uncertainty            0.194     2.169    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.041     2.210    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.193ns (35.939%)  route 0.344ns (64.061%))
  Logic Levels:           0  
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.344     3.529    ADC/p_40_out
    SLICE_X1Y77          FDRE                                         r  ADC/FR0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.872     2.121    ADC/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/FR0_out_reg[0]/C
                         clock pessimism             -0.147     1.973    
                         clock uncertainty            0.194     2.167    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.041     2.208    ADC/FR0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID2/PD/b0x11__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.193ns (30.552%)  route 0.439ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.708     3.035    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.228 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           0.439     3.667    PID2/PD/e_in[1]
    DSP48_X0Y8           DSP48E1                                      r  PID2/PD/b0x11__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.978     2.227    PID2/PD/clk_in
    DSP48_X0Y8           DSP48E1                                      r  PID2/PD/b0x11__1/CLK
                         clock pessimism             -0.147     2.080    
                         clock uncertainty            0.194     2.273    
    DSP48_X0Y8           DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070     2.343    PID2/PD/b0x11__1
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID2/PD/b0x11__2/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.193ns (30.683%)  route 0.436ns (69.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.708     3.035    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.228 r  ADC/pins[8].ISERDESE2_inst/Q4
                         net (fo=4, routed)           0.436     3.664    PID2/PD/e_in[5]
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.975     2.224    PID2/PD/clk_in
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/CLK
                         clock pessimism             -0.147     2.077    
                         clock uncertainty            0.194     2.270    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.070     2.340    PID2/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID2/PD/b0x11__2/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.193ns (30.553%)  route 0.439ns (69.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.708     3.035    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.228 r  ADC/pins[8].ISERDESE2_inst/Q3
                         net (fo=4, routed)           0.439     3.667    PID2/PD/e_in[3]
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.975     2.224    PID2/PD/clk_in
    DSP48_X0Y9           DSP48E1                                      r  PID2/PD/b0x11__2/CLK
                         clock pessimism             -0.147     2.077    
                         clock uncertainty            0.194     2.270    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.070     2.340    PID2/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.193ns (35.819%)  route 0.346ns (64.182%))
  Logic Levels:           0  
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.593     1.694    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.744 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.301    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.327 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.665     2.992    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.185 r  ADC/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.346     3.531    ADC/p_45_out
    SLICE_X0Y76          FDRE                                         r  ADC/FR0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.870     2.119    ADC/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC/FR0_out_reg[5]/C
                         clock pessimism             -0.147     1.971    
                         clock uncertainty            0.194     2.165    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.038     2.203    ADC/FR0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  1.328    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation       -1.386ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 0.848ns (11.167%)  route 6.746ns (88.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X4Y103         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           6.746    11.403    relockSweep1/relock1_out[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.053    11.456 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000    11.456    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.769 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.769    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.982 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.982    DAC0/D[13]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.814ns (10.767%)  route 6.746ns (89.233%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X4Y103         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           6.746    11.403    relockSweep1/relock1_out[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.053    11.456 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000    11.456    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.769 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.769    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.948 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.948    DAC0/D[15]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 0.774ns (10.293%)  route 6.746ns (89.707%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X4Y103         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           6.746    11.403    relockSweep1/relock1_out[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.053    11.456 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000    11.456    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.769 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.769    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.908 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.908    DAC0/D[12]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 0.771ns (10.257%)  route 6.746ns (89.743%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X4Y103         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           6.746    11.403    relockSweep1/relock1_out[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.053    11.456 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000    11.456    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    11.769 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.769    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.905 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.905    DAC0/D[14]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 PID1/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 0.768ns (10.215%)  route 6.750ns (89.785%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.454     4.332    PID1/PI/clk_in
    SLICE_X11Y102        FDRE                                         r  PID1/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.269     4.601 r  PID1/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           6.750    11.351    relockSweep1/signal_out_reg[15]_0[7]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.053    11.404 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    11.404    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.637 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.637    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.850 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.850    DAC0/D[9]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 PID1/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 0.734ns (9.807%)  route 6.750ns (90.193%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.454     4.332    PID1/PI/clk_in
    SLICE_X11Y102        FDRE                                         r  PID1/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.269     4.601 r  PID1/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           6.750    11.351    relockSweep1/signal_out_reg[15]_0[7]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.053    11.404 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    11.404    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.637 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.637    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    11.816 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.816    DAC0/D[11]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.645ns (8.727%)  route 6.746ns (91.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.511     4.389    relockSweep1/clk_in
    SLICE_X4Y103         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           6.746    11.403    relockSweep1/relock1_out[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.053    11.456 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000    11.456    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323    11.779 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.779    DAC0/D[10]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 PID1/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.694ns (9.322%)  route 6.750ns (90.678%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 12.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.454     4.332    PID1/PI/clk_in
    SLICE_X11Y102        FDRE                                         r  PID1/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.269     4.601 r  PID1/PI/signal_out_reg[7]/Q
                         net (fo=1, routed)           6.750    11.351    relockSweep1/signal_out_reg[15]_0[7]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.053    11.404 r  relockSweep1/data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    11.404    relockSweep1/data_in[7]_i_2_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    11.637 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.637    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.776 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.776    DAC0/D[8]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.402    12.261    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    12.466    
                         clock uncertainty           -0.186    12.280    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.051    12.331    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 PID1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 0.809ns (11.141%)  route 6.453ns (88.859%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.262ns = ( 12.262 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.512     4.390    PID1/PI/clk_in
    SLICE_X6Y101         FDRE                                         r  PID1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.308     4.698 r  PID1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           6.453    11.150    relockSweep1/signal_out_reg[15]_0[2]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.053    11.203 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000    11.203    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    11.438 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.438    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    11.651 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.651    DAC0/D[5]
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.403    12.262    DAC0/clkD
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.204    12.467    
                         clock uncertainty           -0.186    12.281    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.051    12.332    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 ADC/ADC00_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.269ns (3.753%)  route 6.898ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns = ( 12.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.704     4.582    ADC/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC/ADC00_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  ADC/ADC00_out_reg[11]/Q
                         net (fo=3, routed)           6.898    11.749    DAC0/D[27]
    SLICE_X0Y95          FDRE                                         r  DAC0/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.598    12.457    DAC0/clkD
    SLICE_X0Y95          FDRE                                         r  DAC0/data_in_reg[29]/C
                         clock pessimism              0.204    12.662    
                         clock uncertainty           -0.186    12.476    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.045    12.431    DAC0/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.391ns (11.230%)  route 3.091ns (88.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y104         FDRE                                         r  PID1/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[13]/Q
                         net (fo=1, routed)           3.091     7.414    relockSweep1/signal_out_reg[15]_0[13]
    SLICE_X5Y104         LUT2 (Prop_lut2_I1_O)        0.042     7.456 r  relockSweep1/data_in[15]_i_4/O
                         net (fo=1, routed)           0.000     7.456    relockSweep1/data_in[15]_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     7.557 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.557    DAC0/D[13]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.557    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.289ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.552ns (15.153%)  route 3.091ns (84.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y104         FDRE                                         r  PID1/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[13]/Q
                         net (fo=1, routed)           3.091     7.414    relockSweep1/signal_out_reg[15]_0[13]
    SLICE_X5Y104         LUT2 (Prop_lut2_I1_O)        0.042     7.456 r  relockSweep1/data_in[15]_i_4/O
                         net (fo=1, routed)           0.000     7.456    relockSweep1/data_in[15]_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.262     7.718 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.718    DAC0/D[14]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.718    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.578ns (15.755%)  route 3.091ns (84.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y104         FDRE                                         r  PID1/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[13]/Q
                         net (fo=1, routed)           3.091     7.414    relockSweep1/signal_out_reg[15]_0[13]
    SLICE_X5Y104         LUT2 (Prop_lut2_I1_O)        0.042     7.456 r  relockSweep1/data_in[15]_i_4/O
                         net (fo=1, routed)           0.000     7.456    relockSweep1/data_in[15]_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.288     7.744 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.744    DAC0/D[15]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.744    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.256ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.397ns (10.802%)  route 3.278ns (89.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y103         FDRE                                         r  PID1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.278     7.602    relockSweep1/signal_out_reg[15]_0[11]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.042     7.644 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     7.644    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     7.751 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    DAC0/D[11]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.751    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.561ns (14.612%)  route 3.278ns (85.388%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y103         FDRE                                         r  PID1/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           3.278     7.602    relockSweep1/signal_out_reg[15]_0[11]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.042     7.644 r  relockSweep1/data_in[11]_i_2/O
                         net (fo=1, routed)           0.000     7.644    relockSweep1/data_in[11]_i_2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.177     7.821 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     7.915 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.915    DAC0/D[12]
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y104         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           7.915    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.461ns (11.830%)  route 3.436ns (88.170%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.403     4.076    PID1/PI/clk_in
    SLICE_X6Y101         FDRE                                         r  PID1/PI/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.226     4.302 r  PID1/PI/signal_out_reg[4]/Q
                         net (fo=1, routed)           3.436     7.738    relockSweep1/signal_out_reg[15]_0[4]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.123     7.861 r  relockSweep1/data_in[7]_i_5/O
                         net (fo=1, routed)           0.000     7.861    relockSweep1/data_in[7]_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     7.973 r  relockSweep1/data_in_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.973    DAC0/D[4]
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.229     8.008    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           7.973    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.359ns (8.903%)  route 3.673ns (91.097%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.344     4.017    PID1/PI/clk_in
    SLICE_X11Y102        FDRE                                         r  PID1/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.216     4.233 r  PID1/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           3.673     7.907    relockSweep1/signal_out_reg[15]_0[5]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     7.949 r  relockSweep1/data_in[7]_i_4/O
                         net (fo=1, routed)           0.000     7.949    relockSweep1/data_in[7]_i_4_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     8.050 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.050    DAC0/D[5]
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.229     8.008    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.050    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.365ns (8.996%)  route 3.692ns (91.004%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.798ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.344     4.017    PID1/PI/clk_in
    SLICE_X11Y102        FDRE                                         r  PID1/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.216     4.233 r  PID1/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           3.692     7.926    relockSweep1/signal_out_reg[15]_0[6]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     7.968 r  relockSweep1/data_in[7]_i_3/O
                         net (fo=1, routed)           0.000     7.968    relockSweep1/data_in[7]_i_3_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     8.075 r  relockSweep1/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.075    DAC0/D[6]
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.512     7.798    DAC0/clkD
    SLICE_X5Y102         FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     7.593    
                         clock uncertainty            0.186     7.779    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.229     8.008    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.075    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ADC/ADC00_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.216ns (5.484%)  route 3.723ns (94.516%))
  Logic Levels:           0  
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.993ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.596     4.269    ADC/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC/ADC00_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC/ADC00_out_reg[7]/Q
                         net (fo=3, routed)           3.723     8.208    DAC0/D[23]
    SLICE_X0Y91          FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.707     7.993    DAC0/clkD
    SLICE_X0Y91          FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism             -0.204     7.788    
                         clock uncertainty            0.186     7.974    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.150     8.124    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.124    
                         arrival time                           8.208    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.402ns (10.001%)  route 3.618ns (89.999%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.797ns
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.402     4.075    PID1/PI/clk_in
    SLICE_X6Y103         FDRE                                         r  PID1/PI/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.248     4.323 r  PID1/PI/signal_out_reg[8]/Q
                         net (fo=1, routed)           3.618     7.941    relockSweep1/signal_out_reg[15]_0[8]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.042     7.983 r  relockSweep1/data_in[11]_i_5/O
                         net (fo=1, routed)           0.000     7.983    relockSweep1/data_in[11]_i_5_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     8.095 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.095    DAC0/D[8]
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.511     7.797    DAC0/clkD
    SLICE_X5Y103         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.204     7.592    
                         clock uncertainty            0.186     7.778    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.229     8.007    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           8.095    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation       -0.254ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 0.269ns (3.102%)  route 8.402ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 13.748 - 5.000 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.895     4.773    ADC/clk_in
    SLICE_X0Y17          FDRE                                         r  ADC/ADC10_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.042 r  ADC/ADC10_out_reg[15]/Q
                         net (fo=3, routed)           8.402    13.443    DAC1/D[31]
    SLICE_X0Y18          FDRE                                         r  DAC1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.784    13.748    DAC1/clkD
    SLICE_X0Y18          FDRE                                         r  DAC1/data_in_reg[33]/C
                         clock pessimism              0.204    13.953    
                         clock uncertainty           -0.186    13.767    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.034    13.733    DAC1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 0.888ns (10.158%)  route 7.854ns (89.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X5Y56          FDRE                                         r  relockSweep2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  relockSweep2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.854    12.685    relockSweep2/relock2_out[8]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.429    13.114 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.114    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.327 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.327    DAC1/D[13]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.269ns (3.182%)  route 8.184ns (96.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns = ( 13.363 - 5.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.692     4.570    ADC/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/ADC10_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.269     4.839 r  ADC/ADC10_out_reg[2]/Q
                         net (fo=1, routed)           8.184    13.022    DAC1/D[18]
    SLICE_X0Y134         FDRE                                         r  DAC1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.399    13.363    DAC1/clkD
    SLICE_X0Y134         FDRE                                         r  DAC1/data_in_reg[20]/C
                         clock pessimism              0.204    13.568    
                         clock uncertainty           -0.186    13.382    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.034    13.348    DAC1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 0.854ns (9.807%)  route 7.854ns (90.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X5Y56          FDRE                                         r  relockSweep2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  relockSweep2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.854    12.685    relockSweep2/relock2_out[8]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.429    13.114 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.114    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.293 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.293    DAC1/D[15]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.814ns (9.391%)  route 7.854ns (90.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X5Y56          FDRE                                         r  relockSweep2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  relockSweep2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.854    12.685    relockSweep2/relock2_out[8]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.429    13.114 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.114    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.253 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.253    DAC1/D[12]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.811ns (9.360%)  route 7.854ns (90.640%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X5Y56          FDRE                                         r  relockSweep2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  relockSweep2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.854    12.685    relockSweep2/relock2_out[8]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.429    13.114 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.114    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.250 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.250    DAC1/D[14]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 0.269ns (3.143%)  route 8.288ns (96.857%))
  Logic Levels:           0  
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 13.755 - 5.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.902     4.780    ADC/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC/ADC10_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.269     5.049 r  ADC/ADC10_out_reg[14]/Q
                         net (fo=2, routed)           8.288    13.337    DAC1/D[30]
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.791    13.755    DAC1/clkD
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/C
                         clock pessimism              0.204    13.960    
                         clock uncertainty           -0.186    13.774    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)       -0.034    13.740    DAC1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.269ns (3.216%)  route 8.095ns (96.784%))
  Logic Levels:           0  
  Clock Path Skew:        4.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.695     4.573    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  ADC/ADC10_out_reg[10]/Q
                         net (fo=1, routed)           8.095    12.936    DAC1/D[26]
    SLICE_X0Y147         FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.405    13.369    DAC1/clkD
    SLICE_X0Y147         FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.045    13.343    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 PID2/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.865ns (9.947%)  route 7.831ns (90.053%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.650     4.528    PID2/PI/clk_in
    SLICE_X10Y54         FDRE                                         r  PID2/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.308     4.836 r  PID2/PI/signal_out_reg[3]/Q
                         net (fo=1, routed)           7.831    12.667    relockSweep2/signal_out_reg[15]_0[3]
    SLICE_X4Y54          LUT2 (Prop_lut2_I1_O)        0.053    12.720 r  relockSweep2/data_in[3]_i_2__0/O
                         net (fo=1, routed)           0.000    12.720    relockSweep2/data_in[3]_i_2__0_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.953 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.953    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.011 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.011    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.224 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.224    DAC1/D[9]
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y56          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 ADC/ADC10_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 0.269ns (3.313%)  route 7.851ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 13.360 - 5.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.904     4.782    ADC/clk_in
    SLICE_X0Y43          FDRE                                         r  ADC/ADC10_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.269     5.051 r  ADC/ADC10_out_reg[12]/Q
                         net (fo=2, routed)           7.851    12.902    DAC1/D[28]
    SLICE_X0Y131         FDRE                                         r  DAC1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.396    13.360    DAC1/clkD
    SLICE_X0Y131         FDRE                                         r  DAC1/data_in_reg[30]/C
                         clock pessimism              0.204    13.565    
                         clock uncertainty           -0.186    13.379    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.045    13.334    DAC1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.397ns (8.007%)  route 4.561ns (91.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.228 r  relockSweep2/data_in_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.228    DAC1/D[6]
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.228    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.391ns (7.831%)  route 4.602ns (92.169%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.602     9.120    relockSweep2/signal_out_reg[15]_0[5]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.162 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     9.162    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.263 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.263    DAC1/D[5]
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.263    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.452ns (9.016%)  route 4.561ns (90.984%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.162     9.283 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.283    DAC1/D[7]
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y55          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.283    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.397ns (7.765%)  route 4.716ns (92.235%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y54          FDRE                                         r  PID2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.716     9.234    relockSweep2/signal_out_reg[15]_0[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I1_O)        0.042     9.276 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000     9.276    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     9.383 r  relockSweep2/data_in_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.383    DAC1/D[2]
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[2]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.383    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.563ns (10.987%)  route 4.561ns (89.013%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.300 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.300    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.394 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.394    DAC1/D[8]
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.394    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.577ns (11.230%)  route 4.561ns (88.770%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.300 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.300    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.408 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.408    DAC1/D[10]
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.408    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ADC/ADC10_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.216ns (4.411%)  route 4.681ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        4.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.935ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588     4.261    ADC/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC/ADC10_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC/ADC10_out_reg[5]/Q
                         net (fo=1, routed)           4.681     9.158    DAC1/D[21]
    SLICE_X0Y139         FDRE                                         r  DAC1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.510     8.935    DAC1/clkD
    SLICE_X0Y139         FDRE                                         r  DAC1/data_in_reg[23]/C
                         clock pessimism             -0.204     8.730    
                         clock uncertainty            0.186     8.916    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.161     9.077    DAC1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -9.077    
                         arrival time                           9.158    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.452ns (8.747%)  route 4.716ns (91.253%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y54          FDRE                                         r  PID2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           4.716     9.234    relockSweep2/signal_out_reg[15]_0[2]
    SLICE_X4Y54          LUT2 (Prop_lut2_I1_O)        0.042     9.276 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000     9.276    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.162     9.438 r  relockSweep2/data_in_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.438    DAC1/D[3]
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y54          FDRE                                         r  DAC1/data_in_reg[3]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.438    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.609ns (11.779%)  route 4.561ns (88.221%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.300 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.300    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     9.346 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.440 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.440    DAC1/D[12]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.440    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.611ns (11.813%)  route 4.561ns (88.187%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.133ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X6Y55          FDRE                                         r  PID2/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID2/PI/signal_out_reg[6]/Q
                         net (fo=1, routed)           4.561     9.079    relockSweep2/signal_out_reg[15]_0[6]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     9.121 r  relockSweep2/data_in[7]_i_3__0/O
                         net (fo=1, routed)           0.000     9.121    relockSweep2/data_in[7]_i_3__0_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.179     9.300 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.300    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     9.442 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.442    DAC1/D[11]
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.204     8.928    
                         clock uncertainty            0.186     9.114    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.229     9.343    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.343    
                         arrival time                           9.442    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.308ns (3.423%)  route 8.691ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         8.691    13.509    ADC/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -13.509    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 0.308ns (3.466%)  route 8.579ns (96.534%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         8.579    13.397    ADC/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 0.308ns (3.558%)  route 8.349ns (96.442%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 17.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         8.349    13.167    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.790    17.644    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.849    
                         clock uncertainty           -0.194    17.655    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.201    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.308ns (3.655%)  route 8.119ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 17.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         8.119    12.937    ADC/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.787    17.641    ADC/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.846    
                         clock uncertainty           -0.194    17.652    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.198    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 0.308ns (3.729%)  route 7.951ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 17.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.951    12.768    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.781    17.635    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.840    
                         clock uncertainty           -0.194    17.646    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.192    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[9].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.308ns (3.893%)  route 7.604ns (96.107%))
  Logic Levels:           0  
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.642ns = ( 17.642 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.604    12.421    ADC/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC/pins[9].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.788    17.642    ADC/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC/pins[9].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.847    
                         clock uncertainty           -0.194    17.653    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.199    ADC/pins[9].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.308ns (4.186%)  route 7.051ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 17.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.051    11.868    ADC/rst_in
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.583    17.437    ADC/clk_div
    SLICE_X0Y74          FDSE                                         r  ADC/countdown01_reg[0]/C
                         clock pessimism              0.204    17.642    
                         clock uncertainty           -0.194    17.448    
    SLICE_X0Y74          FDSE (Setup_fdse_C_S)       -0.367    17.081    ADC/countdown01_reg[0]
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown01_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 0.308ns (4.186%)  route 7.051ns (95.814%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 17.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.051    11.868    ADC/rst_in
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.583    17.437    ADC/clk_div
    SLICE_X0Y74          FDRE                                         r  ADC/countdown01_reg[1]/C
                         clock pessimism              0.204    17.642    
                         clock uncertainty           -0.194    17.448    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.367    17.081    ADC/countdown01_reg[1]
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.308ns (4.160%)  route 7.096ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.096    11.913    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.793    17.647    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    17.852    
                         clock uncertainty           -0.194    17.658    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    17.204    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/countdown00_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 0.308ns (4.245%)  route 6.947ns (95.755%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.439ns = ( 17.439 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         6.947    11.765    ADC/rst_in
    SLICE_X0Y73          FDSE                                         r  ADC/countdown00_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.445    14.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.201 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    15.741    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    15.854 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.585    17.439    ADC/clk_div
    SLICE_X0Y73          FDSE                                         r  ADC/countdown00_reg[0]/C
                         clock pessimism              0.204    17.644    
                         clock uncertainty           -0.194    17.450    
    SLICE_X0Y73          FDSE (Setup_fdse_C_S)       -0.367    17.083    ADC/countdown00_reg[0]
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.300ns (7.277%)  route 3.822ns (92.723%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.975ns
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.586     4.259    ADC/clk_in
    SLICE_X1Y77          FDRE                                         r  ADC/FR0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.216     4.475 f  ADC/FR0_out_reg[0]/Q
                         net (fo=3, routed)           2.048     6.524    ADC/FR0_out_reg_n_0_[0]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.042     6.566 f  ADC/FSM_sequential_BS_state0[0]_i_2/O
                         net (fo=1, routed)           1.774     8.340    ADC/FSM_sequential_BS_state0[0]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.042     8.382 r  ADC/FSM_sequential_BS_state0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.382    ADC/FSM_sequential_BS_state0[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.573     4.451    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.539 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     6.161    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          1.694     7.975    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/C
                         clock pessimism             -0.204     7.770    
                         clock uncertainty            0.194     7.964    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.215     8.179    ADC/FSM_sequential_BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.179    
                         arrival time                           8.382    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.118ns (4.216%)  route 2.681ns (95.784%))
  Logic Levels:           0  
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         2.681     4.522    ADC/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.885     3.637    ADC/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.489    
                         clock uncertainty            0.194     3.683    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.584    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.118ns (3.966%)  route 2.857ns (96.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         2.857     4.698    ADC/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.881     3.633    ADC/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.485    
                         clock uncertainty            0.194     3.679    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.580    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.118ns (3.677%)  route 3.091ns (96.323%))
  Logic Levels:           0  
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.091     4.932    ADC/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.876     3.628    ADC/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.480    
                         clock uncertainty            0.194     3.674    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.575    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.118ns (3.524%)  route 3.231ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.231     5.072    ADC/rst_in
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[0]/C
                         clock pessimism             -0.147     3.477    
                         clock uncertainty            0.194     3.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_R)        -0.014     3.657    ADC/FSM_sequential_BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.118ns (3.524%)  route 3.231ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.231     5.072    ADC/rst_in
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[1]/C
                         clock pessimism             -0.147     3.477    
                         clock uncertainty            0.194     3.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_R)        -0.014     3.657    ADC/FSM_sequential_BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_sequential_BS_state0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.118ns (3.524%)  route 3.231ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.231     5.072    ADC/rst_in
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.873     3.625    ADC/clk_div
    SLICE_X0Y71          FDRE                                         r  ADC/FSM_sequential_BS_state0_reg[2]/C
                         clock pessimism             -0.147     3.477    
                         clock uncertainty            0.194     3.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_R)        -0.014     3.657    ADC/FSM_sequential_BS_state0_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.146ns (4.240%)  route 3.298ns (95.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.298     5.139    ADC/rst_in
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.028     5.167 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.167    ADC/counter0[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.872     3.624    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.147     3.476    
                         clock uncertainty            0.194     3.670    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.060     3.730    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           5.167    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.146ns (4.238%)  route 3.299ns (95.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.299     5.140    ADC/rst_in
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.028     5.168 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     5.168    ADC/bit_slip0_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.872     3.624    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.147     3.476    
                         clock uncertainty            0.194     3.670    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.060     3.730    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           5.168    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.146ns (4.162%)  route 3.362ns (95.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.362     5.203    ADC/rst_in
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.028     5.231 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     5.231    ADC/counter0[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.722    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clk_div/O
                         net (fo=23, routed)          0.872     3.624    ADC/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.147     3.476    
                         clock uncertainty            0.194     3.670    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.061     3.731    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           5.231    
  -------------------------------------------------------------------
                         slack                                  1.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.308ns (16.539%)  route 1.554ns (83.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.554     6.372    DAC0/rst_in
    SLICE_X3Y71          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.587    14.260    DAC0/clk_in
    SLICE_X3Y71          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X3Y71          FDCE (Recov_fdce_C_CLR)     -0.255    14.258    DAC0/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.308ns (16.539%)  route 1.554ns (83.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.554     6.372    DAC0/rst_in
    SLICE_X3Y71          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.587    14.260    DAC0/clk_in
    SLICE_X3Y71          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X3Y71          FDCE (Recov_fdce_C_CLR)     -0.255    14.258    DAC0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.308ns (16.539%)  route 1.554ns (83.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.554     6.372    DAC0/rst_in
    SLICE_X3Y71          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.587    14.260    DAC0/clk_in
    SLICE_X3Y71          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X3Y71          FDCE (Recov_fdce_C_CLR)     -0.255    14.258    DAC0/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.308ns (16.281%)  route 1.584ns (83.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.584     6.401    DAC1/rst_in
    SLICE_X2Y79          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588    14.261    DAC1/clk_in
    SLICE_X2Y79          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.288    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X2Y79          FDCE (Recov_fdce_C_CLR)     -0.192    14.322    DAC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.308ns (16.281%)  route 1.584ns (83.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.584     6.401    DAC1/rst_in
    SLICE_X2Y79          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588    14.261    DAC1/clk_in
    SLICE_X2Y79          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.288    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X2Y79          FDCE (Recov_fdce_C_CLR)     -0.192    14.322    DAC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.924ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.308ns (16.539%)  route 1.554ns (83.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.554     6.372    DAC0/rst_in
    SLICE_X3Y71          FDPE                                         f  DAC0/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.587    14.260    DAC0/clk_in
    SLICE_X3Y71          FDPE                                         r  DAC0/FSM_onehot_state_f_reg[0]/C
                         clock pessimism              0.288    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X3Y71          FDPE (Recov_fdpe_C_PRE)     -0.217    14.296    DAC0/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.308ns (17.185%)  route 1.484ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.484     6.302    DAC1/rst_in
    SLICE_X2Y81          FDPE                                         f  DAC1/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.590    14.263    DAC1/clk_in
    SLICE_X2Y81          FDPE                                         r  DAC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism              0.288    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X2Y81          FDPE (Recov_fdpe_C_PRE)     -0.228    14.288    DAC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.308ns (17.510%)  route 1.451ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.451     6.269    DAC0/rst_in
    SLICE_X3Y70          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588    14.261    DAC0/clk_in
    SLICE_X3Y70          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.288    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X3Y70          FDCE (Recov_fdce_C_CLR)     -0.255    14.259    DAC0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.308ns (17.510%)  route 1.451ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.451     6.269    DAC0/rst_in
    SLICE_X3Y70          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588    14.261    DAC0/clk_in
    SLICE_X3Y70          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.288    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X3Y70          FDCE (Recov_fdce_C_CLR)     -0.255    14.259    DAC0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  7.991    

Slack (MET) :             7.991ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.308ns (17.510%)  route 1.451ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         1.451     6.269    DAC0/rst_in
    SLICE_X3Y70          FDCE                                         f  DAC0/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1247, routed)        1.588    14.261    DAC0/clk_in
    SLICE_X3Y70          FDCE                                         r  DAC0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.288    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X3Y70          FDCE (Recov_fdce_C_CLR)     -0.255    14.259    DAC0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  7.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC/counter_f_reg[3]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.688    ADC/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC/counter_f_reg[4]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.688    ADC/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[5]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC/counter_f_reg[5]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.688    ADC/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[6]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC/counter_f_reg[6]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.688    ADC/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[7]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X8Y68          FDPE                                         f  ADC/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X8Y68          FDPE                                         r  ADC/counter_f_reg[7]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X8Y68          FDPE (Remov_fdpe_C_PRE)     -0.052     1.688    ADC/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X9Y68          FDPE                                         f  ADC/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X9Y68          FDPE                                         r  ADC/counter_f_reg[0]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X9Y68          FDPE (Remov_fdpe_C_PRE)     -0.072     1.668    ADC/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X9Y68          FDPE                                         f  ADC/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X9Y68          FDPE                                         r  ADC/counter_f_reg[1]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X9Y68          FDPE (Remov_fdpe_C_PRE)     -0.072     1.668    ADC/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter_f_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.128%)  route 0.287ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.287     2.128    ADC/rst_in
    SLICE_X9Y68          FDPE                                         f  ADC/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.845     2.094    ADC/clk_in
    SLICE_X9Y68          FDPE                                         r  ADC/counter_f_reg[2]/C
                         clock pessimism             -0.353     1.740    
    SLICE_X9Y68          FDPE (Remov_fdpe_C_PRE)     -0.072     1.668    ADC/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.118ns (24.243%)  route 0.369ns (75.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.369     2.210    ADC/rst_in
    SLICE_X6Y69          FDCE                                         f  ADC/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.874     2.123    ADC/clk_in
    SLICE_X6Y69          FDCE                                         r  ADC/spi_trigger_reg/C
                         clock pessimism             -0.335     1.787    
    SLICE_X6Y69          FDCE (Remov_fdce_C_CLR)     -0.050     1.737    ADC/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.118ns (24.243%)  route 0.369ns (75.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         0.369     2.210    ADC/rst_in
    SLICE_X7Y69          FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.874     2.123    ADC/clk_in
    SLICE_X7Y69          FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.335     1.787    
    SLICE_X7Y69          FDCE (Remov_fdce_C_CLR)     -0.069     1.718    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 0.308ns (3.952%)  route 7.485ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.510ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1247, routed)        1.632     4.510    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.308     4.818 f  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         7.485    12.302    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1247, routed)        1.445     9.118    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.859    12.713    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.118ns (3.185%)  route 3.587ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1247, routed)        0.622     1.723    startup_reset/clk_in
    SLICE_X8Y73          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.118     1.841 r  startup_reset/rst_in_reg/Q
                         net (fo=635, routed)         3.587     5.428    ADC/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1247, routed)        0.802     2.051    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    ADC/clkENC_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.752 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           0.981     3.733    ADC/clkENC
    OLOGIC_X0Y36         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.147     3.585    
                         clock uncertainty            0.194     3.779    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     3.779    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           5.428    
  -------------------------------------------------------------------
                         slack                                  1.649    





