Analysis & Synthesis report for DE2i-150Riffa
Tue Nov 14 22:52:46 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 14 22:52:46 2017           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2i-150Riffa                               ;
; Top-level Entity Name              ; DE2Gen1x1If64                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; DE2Gen1x1If64      ; DE2i-150Riffa      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 14 22:52:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2i-150Riffa -c DE2i-150Riffa
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10839): Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10839): Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "txr_engine_ultrascale" at txr_engine_ultrascale.v(51) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v Line: 51
Error (10112): Ignored design unit "txr_formatter_ultrascale" at txr_engine_ultrascale.v(273) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v Line: 273
Error (10112): Ignored design unit "txr_translation_layer" at txr_engine_ultrascale.v(404) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_ultrascale.v Line: 404
Info (12021): Found 0 design units, including 0 entities, in source file src/txr_engine_ultrascale.v
Error (10149): Verilog HDL Declaration error at functions.vh(44): identifier "clog2" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10839): Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10149): Verilog HDL Declaration error at functions.vh(60): identifier "clog2s" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10839): Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "txr_engine_classic" at txr_engine_classic.v(51) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_classic.v Line: 51
Error (10112): Ignored design unit "txr_formatter_classic" at txr_engine_classic.v(207) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txr_engine_classic.v Line: 207
Info (12021): Found 0 design units, including 0 entities, in source file src/txr_engine_classic.v
Error (10149): Verilog HDL Declaration error at functions.vh(44): identifier "clog2" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10839): Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10149): Verilog HDL Declaration error at functions.vh(60): identifier "clog2s" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10839): Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "txc_engine_ultrascale" at txc_engine_ultrascale.v(51) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v Line: 51
Error (10112): Ignored design unit "txc_formatter_ultrascale" at txc_engine_ultrascale.v(278) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v Line: 278
Error (10112): Ignored design unit "txc_translation_layer" at txc_engine_ultrascale.v(402) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_ultrascale.v Line: 402
Info (12021): Found 0 design units, including 0 entities, in source file src/txc_engine_ultrascale.v
Error (10149): Verilog HDL Declaration error at functions.vh(44): identifier "clog2" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10839): Verilog HDL error at functions.vh(44): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 44
Error (10149): Verilog HDL Declaration error at functions.vh(60): identifier "clog2s" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10839): Verilog HDL error at functions.vh(60): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/functions.vh Line: 60
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "txc_engine_classic" at txc_engine_classic.v(52) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_classic.v Line: 52
Error (10112): Ignored design unit "txc_formatter_classic" at txc_engine_classic.v(209) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/txc_engine_classic.v Line: 209
Info (12021): Found 0 design units, including 0 entities, in source file src/txc_engine_classic.v
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_writer.v
    Info (12023): Found entity 1: tx_port_writer File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_writer.v Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_monitor_128.v
    Info (12023): Found entity 1: tx_port_monitor_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_128.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_monitor_64.v
    Info (12023): Found entity 1: tx_port_monitor_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_64.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_monitor_32.v
    Info (12023): Found entity 1: tx_port_monitor_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_monitor_32.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_channel_gate_128.v(110) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_128.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_128.v
    Info (12023): Found entity 1: tx_port_channel_gate_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_128.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_channel_gate_64.v(110) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_64.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_64.v
    Info (12023): Found entity 1: tx_port_channel_gate_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_64.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_channel_gate_32.v(110) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_32.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_channel_gate_32.v
    Info (12023): Found entity 1: tx_port_channel_gate_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_channel_gate_32.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_buffer_128.v(113) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_128.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_buffer_128.v
    Info (12023): Found entity 1: tx_port_buffer_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_128.v Line: 48
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_buffer_64.v(112) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_64.v Line: 112
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_buffer_64.v
    Info (12023): Found entity 1: tx_port_buffer_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_64.v Line: 48
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/tx_port_buffer_32.v(85) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_32.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_buffer_32.v
    Info (12023): Found entity 1: tx_port_buffer_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_buffer_32.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_128.v
    Info (12023): Found entity 1: tx_port_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_128.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_64.v
    Info (12023): Found entity 1: tx_port_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_64.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_port_32.v
    Info (12023): Found entity 1: tx_port_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_port_32.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_multiplexer_128.v
    Info (12023): Found entity 1: tx_multiplexer_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_128.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_multiplexer_64.v
    Info (12023): Found entity 1: tx_multiplexer_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_64.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_multiplexer_32.v
    Info (12023): Found entity 1: tx_multiplexer_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer_32.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_multiplexer.v
    Info (12023): Found entity 1: tx_multiplexer File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_multiplexer.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_hdr_fifo.v
    Info (12023): Found entity 1: tx_hdr_fifo File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_hdr_fifo.v Line: 56
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "tx_engine_ultrascale" at tx_engine_ultrascale.v(50) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_ultrascale.v Line: 50
Info (12021): Found 0 design units, including 0 entities, in source file src/tx_engine_ultrascale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_engine_selector.v
    Info (12023): Found entity 1: tx_engine_selector File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_selector.v Line: 47
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "tx_engine_classic" at tx_engine_classic.v(54) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v Line: 54
Error (10112): Ignored design unit "tx_mux" at tx_engine_classic.v(436) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v Line: 436
Error (10112): Ignored design unit "tx_arbiter" at tx_engine_classic.v(656) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v Line: 656
Error (10112): Ignored design unit "tx_phi" at tx_engine_classic.v(836) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine_classic.v Line: 836
Info (12021): Found 0 design units, including 0 entities, in source file src/tx_engine_classic.v
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_engine.v
    Info (12023): Found entity 1: tx_engine File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_engine.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_data_shift.v
    Info (12023): Found entity 1: tx_data_shift File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_shift.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_data_pipeline.v
    Info (12023): Found entity 1: tx_data_pipeline File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_pipeline.v Line: 55
Info (12021): Found 2 design units, including 2 entities, in source file src/tx_data_fifo.v
    Info (12023): Found entity 1: tx_data_fifo File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_fifo.v Line: 63
    Info (12023): Found entity 2: counter_v2 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_data_fifo.v Line: 288
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_alignment_pipeline.v
    Info (12023): Found entity 1: tx_alignment_pipeline File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tx_alignment_pipeline.v Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file src/translation_xilinx.v
    Info (12023): Found entity 1: translation_xilinx File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/translation_xilinx.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file src/translation_altera.v
    Info (12023): Found entity 1: translation_altera File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/translation_altera.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file src/syncff.v
    Info (12023): Found entity 1: syncff File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/syncff.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file src/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sync_fifo.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file src/shiftreg.v
    Info (12023): Found entity 1: shiftreg File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/shiftreg.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file src/sg_list_requester.v
    Info (12023): Found entity 1: sg_list_requester File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_requester.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file src/sg_list_reader_128.v
    Info (12023): Found entity 1: sg_list_reader_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_128.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src/sg_list_reader_64.v
    Info (12023): Found entity 1: sg_list_reader_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_64.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src/sg_list_reader_32.v
    Info (12023): Found entity 1: sg_list_reader_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/sg_list_reader_32.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file src/scsdpram.v
    Info (12023): Found entity 1: scsdpram File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/scsdpram.v Line: 50
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "rxr_engine_ultrascale" at rxr_engine_ultrascale.v(47) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_ultrascale.v Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file src/rxr_engine_ultrascale.v
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "rxr_engine_classic" at rxr_engine_classic.v(47) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_classic.v Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file src/rxr_engine_classic.v
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "rxr_engine_128" at rxr_engine_128.v(46) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxr_engine_128.v Line: 46
Info (12021): Found 0 design units, including 0 entities, in source file src/rxr_engine_128.v
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "rxc_engine_ultrascale" at rxc_engine_ultrascale.v(47) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_ultrascale.v Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file src/rxc_engine_ultrascale.v
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "rxc_engine_classic" at rxc_engine_classic.v(47) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_classic.v Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file src/rxc_engine_classic.v
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "rxc_engine_128" at rxc_engine_128.v(47) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rxc_engine_128.v Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file src/rxc_engine_128.v
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_requester_mux.v
    Info (12023): Found entity 1: rx_port_requester_mux File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_requester_mux.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_reader.v
    Info (12023): Found entity 1: rx_port_reader File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_reader.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_channel_gate.v
    Info (12023): Found entity 1: rx_port_channel_gate File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_channel_gate.v Line: 46
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_128.v(248) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_128.v(262) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_128.v(275) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_128.v
    Info (12023): Found entity 1: rx_port_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_128.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_64.v(248) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_64.v(262) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_64.v(275) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_64.v
    Info (12023): Found entity 1: rx_port_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_64.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_32.v(248) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_32.v(262) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/rx_port_32.v(275) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_port_32.v
    Info (12023): Found entity 1: rx_port_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_port_32.v Line: 45
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "rx_engine_ultrascale" at rx_engine_ultrascale.v(48) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_engine_ultrascale.v Line: 48
Info (12021): Found 0 design units, including 0 entities, in source file src/rx_engine_ultrascale.v
Error (10149): Verilog HDL Declaration error at tlp.vh(213): identifier "tlp_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10839): Verilog HDL error at tlp.vh(213): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 213
Error (10149): Verilog HDL Declaration error at tlp.vh(230): identifier "trellis_to_tlp_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10839): Verilog HDL error at tlp.vh(230): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/tlp.vh Line: 230
Error (10112): Ignored design unit "rx_engine_classic" at rx_engine_classic.v(48) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rx_engine_classic.v Line: 48
Info (12021): Found 0 design units, including 0 entities, in source file src/rx_engine_classic.v
Info (12021): Found 1 design units, including 1 entities, in source file src/rotate.v
    Info (12023): Found entity 1: rotate File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/rotate.v Line: 44
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "riffa_wrapper_de2i" at riffa_wrapper_de2i.v(48) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/riffa_wrapper_de2i.v Line: 48
Info (12021): Found 0 design units, including 0 entities, in source file src/riffa_wrapper_de2i.v
Info (12021): Found 1 design units, including 1 entities, in source file src/riffa.v
    Info (12023): Found entity 1: riffa File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/riffa.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file src/reset_extender.v
    Info (12023): Found entity 1: reset_extender File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reset_extender.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/reset_controller.v
    Info (12023): Found entity 1: reset_controller File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reset_controller.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src/reorder_queue_output.v
    Info (12023): Found entity 1: reorder_queue_output File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_output.v Line: 58
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/reorder_queue_input.v(311) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v Line: 311
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/reorder_queue_input.v(328) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file src/reorder_queue_input.v
    Info (12023): Found entity 1: reorder_queue_input File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue_input.v Line: 44
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/reorder_queue.v(179) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v Line: 179
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/reorder_queue.v(198) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v Line: 198
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at src/reorder_queue.v(214) File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file src/reorder_queue.v
    Info (12023): Found entity 1: reorder_queue File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/reorder_queue.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file src/registers.v
    Info (12023): Found entity 1: registers File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/registers.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file src/register.v
    Info (12023): Found entity 1: register File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/register.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file src/recv_credit_flow_ctrl.v
    Info (12023): Found entity 1: recv_credit_flow_ctrl File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/recv_credit_flow_ctrl.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file src/ram_2clk_1w_1r.v
    Info (12023): Found entity 1: ram_2clk_1w_1r File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ram_2clk_1w_1r.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file src/ram_1clk_1w_1r.v
    Info (12023): Found entity 1: ram_1clk_1w_1r File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ram_1clk_1w_1r.v Line: 48
Info (12021): Found 3 design units, including 3 entities, in source file src/pipeline.v
    Info (12023): Found entity 1: pipeline File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v Line: 45
    Info (12023): Found entity 2: mem_pipeline File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v Line: 109
    Info (12023): Found entity 3: reg_pipeline File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/pipeline.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file src/one_hot_mux.v
    Info (12023): Found entity 1: one_hot_mux File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/one_hot_mux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file src/offset_to_mask.v
    Info (12023): Found entity 1: offset_to_mask File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/offset_to_mask.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/offset_flag_to_one_hot.v
    Info (12023): Found entity 1: offset_flag_to_one_hot File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/offset_flag_to_one_hot.v Line: 45
Warning (12090): Entity "mux" obtained from "src/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v Line: 45
Info (12021): Found 3 design units, including 3 entities, in source file src/mux.v
    Info (12023): Found entity 1: mux File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v Line: 45
    Info (12023): Found entity 2: mux_select File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v Line: 90
    Info (12023): Found entity 3: mux_shift File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/mux.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file src/interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/interrupt_controller.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file src/interrupt.v
    Info (12023): Found entity 1: interrupt File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/interrupt.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_packer_128.v
    Info (12023): Found entity 1: fifo_packer_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_128.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_packer_64.v
    Info (12023): Found entity 1: fifo_packer_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_64.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_packer_32.v
    Info (12023): Found entity 1: fifo_packer_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo_packer_32.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/fifo.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file src/ff.v
    Info (12023): Found entity 1: ff File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ff.v Line: 44
Error (10149): Verilog HDL Declaration error at ultrascale.vh(348): identifier "upkt_to_trellis_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10839): Verilog HDL error at ultrascale.vh(348): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 348
Error (10149): Verilog HDL Declaration error at ultrascale.vh(363): identifier "trellis_to_upkt_type" is already declared in the present scope File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10839): Verilog HDL error at ultrascale.vh(363): declaring global objects is a SystemVerilog feature File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/ultrascale.vh Line: 363
Error (10112): Ignored design unit "engine_layer" at engine_layer.v(45) due to previous errors File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/engine_layer.v Line: 45
Info (12021): Found 0 design units, including 0 entities, in source file src/engine_layer.v
Info (12021): Found 1 design units, including 1 entities, in source file src/demux.v
    Info (12023): Found entity 1: demux File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/demux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file src/de2gen1x1if64.v
    Info (12023): Found entity 1: DE2Gen1x1If64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/DE2Gen1x1If64.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/cross_domain_signal.v
    Info (12023): Found entity 1: cross_domain_signal File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/cross_domain_signal.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/counter.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file src/chnl_tester.v
    Info (12023): Found entity 1: chnl_tester File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/chnl_tester.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file src/channel_128.v
    Info (12023): Found entity 1: channel_128 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_128.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file src/channel_64.v
    Info (12023): Found entity 1: channel_64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_64.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file src/channel_32.v
    Info (12023): Found entity 1: channel_32 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel_32.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file src/channel.v
    Info (12023): Found entity 1: channel File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/channel.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/async_fifo_fwft.v
    Info (12023): Found entity 1: async_fifo_fwft File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo_fwft.v Line: 48
Info (12021): Found 4 design units, including 4 entities, in source file src/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v Line: 51
    Info (12023): Found entity 2: async_cmp File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v Line: 138
    Info (12023): Found entity 3: rd_ptr_empty File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v Line: 191
    Info (12023): Found entity 4: wr_ptr_full File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/src/async_fifo.v Line: 251
Info (12021): Found 1 design units, including 1 entities, in source file altpll50i50o125o250o.v
    Info (12023): Found entity 1: ALTPLL50I50O125O250O File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/ALTPLL50I50O125O250O.v Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file altgxpciegen1x1.v
    Info (12023): Found entity 1: ALTGXPCIeGen1x1_alt_dprio_v5k File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/ALTGXPCIeGen1x1.v Line: 52
    Info (12023): Found entity 2: ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/ALTGXPCIeGen1x1.v Line: 367
    Info (12023): Found entity 3: ALTGXPCIeGen1x1 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/ALTGXPCIeGen1x1.v Line: 481
Info (12021): Found 1 design units, including 1 entities, in source file pciegen1x1if64.v
    Info (12023): Found entity 1: PCIeGen1x1If64 File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/PCIeGen1x1If64.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pciegen1x1if64_core.v
    Info (12023): Found entity 1: PCIeGen1x1If64_core File: C:/Users/gerar/Documents/GitHub/DE2i-150Riffa/PCIeGen1x1If64_core.v Line: 26
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 99 errors, 22 warnings
    Error: Peak virtual memory: 681 megabytes
    Error: Processing ended: Tue Nov 14 22:52:47 2017
    Error: Elapsed time: 00:00:24
    Error: Total CPU time (on all processors): 00:00:42


