INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:52:20 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.25 sec.
Command ap_source done; error code: 1; 0.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:52:57 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.5 sec.
Command ap_source done; 1.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:53:28 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.43 sec.
Command ap_source done; 0.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:54:23 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:56:07 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.47 sec.
Command ap_source done; 0.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:57:10 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.24 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.33 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.34 sec.
Command     ap_source done; 0.34 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.57 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.49 sec.
Command ap_source done; 1.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:57:58 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.25 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.34 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.34 sec.
Command     ap_source done; 0.34 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.57 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.45 sec.
Command ap_source done; 1.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 11:58:33 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.31 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.32 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.56 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:16:40 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:18:47 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.54 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.43 sec.
Command ap_source done; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:24:11 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.44 sec.
Command ap_source done; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:29:46 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.44 sec.
Command ap_source done; 0.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:30:21 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.44 sec.
Command ap_source done; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:34:18 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.31 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.32 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.54 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.47 sec.
Command ap_source done; 1.01 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:34:52 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.42 sec.
Command ap_source done; 0.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:43:08 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.43 sec.
Command ap_source done; 0.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:44:13 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.24 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.33 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.33 sec.
Command     ap_source done; 0.33 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.56 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.45 sec.
Command ap_source done; 1.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:49:19 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:51:27 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.44 sec.
Command ap_source done; 0.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:51:48 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.3 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.44 sec.
Command ap_source done; 0.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:55:14 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.27 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.28 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.48 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.9 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:55:43 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:56:56 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:58:07 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.42 sec.
Command ap_source done; 0.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:58:50 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.51 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.42 sec.
Command ap_source done; 0.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 12:59:56 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:02:27 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.42 sec.
Command ap_source done; 0.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:04:25 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.53 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.43 sec.
Command ap_source done; 0.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:06:40 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.23 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.32 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.32 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.55 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.5 sec.
Command ap_source done; 1.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:08:18 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.23 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.32 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.32 sec.
Command     ap_source done; 0.32 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.55 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.51 sec.
Command ap_source done; 1.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:11:26 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.52 sec.
Command ap_source done; 1.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:15:10 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.28 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.5 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.45 sec.
Command ap_source done; 0.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:17:32 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.31 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.56 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.3 sec.
Command ap_source done; error code: 1; 0.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:17:57 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.29 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 0.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dss545/small_projects/RC5/rc5.prj/rc5_setup opened at Thu Dec 16 13:18:29 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.28 sec.
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Execute     source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7a200tfbg676-2 
Execute       add_library xilinx/artix7/artix7:xc7a200t:fbg676:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7a200t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200tfbg676-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 33650} {LUT 129000}    {FF 269200} {DSP48E 740}    {BRAM 730}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.52 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5_test.c 
Execute     is_encrypted /home/dss545/small_projects/RC5/rc5.c 
Execute     is_xip /home/dss545/small_projects/RC5/rc5.c 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.51 sec.
Command ap_source done; 1.04 sec.
Execute cleanup_all 
