Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 12:58:34 2024
| Host         : EWESTERHOFF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zybo_Z7_top_timing_summary_routed.rpt -pb Zybo_Z7_top_timing_summary_routed.pb -rpx Zybo_Z7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Zybo_Z7_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              5           
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.119    -4674.394                   3832                36546        0.068        0.000                      0                36546        3.500        0.000                       0                 17526  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.119    -4476.470                   3629                34882        0.068        0.000                      0                34882        3.500        0.000                       0                 17526  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -2.348     -197.923                    203                 1664        0.590        0.000                      0                 1664  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         3629  Failing Endpoints,  Worst Slack       -6.119ns,  Total Violation    -4476.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.119ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.990ns  (logic 2.885ns (20.622%)  route 11.105ns (79.378%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 12.898 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.485    16.985    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.109 r  inst_mem/ram_inst/ram_inst/dout_o[19]_i_65/O
                         net (fo=1, routed)           0.000    17.109    inst_mem/ram_inst/ram_inst/dout_o[19]_i_65_n_0
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    17.356 r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_28/O
                         net (fo=1, routed)           0.000    17.356    inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_28_n_0
    SLICE_X10Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    17.454 r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_10/O
                         net (fo=1, routed)           1.258    18.713    inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_10_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.319    19.032 r  inst_mem/ram_inst/ram_inst/dout_o[19]_i_4/O
                         net (fo=1, routed)           0.000    19.032    inst_mem/ram_inst/ram_inst/dout_o[19]_i_4_n_0
    SLICE_X12Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    19.273 r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_2/O
                         net (fo=1, routed)           0.000    19.273    inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_2_n_0
    SLICE_X12Y13         MUXF8 (Prop_muxf8_I0_O)      0.098    19.371 r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    19.371    inst_mem/ram_inst/ram_inst/mem_array[19]
    SLICE_X12Y13         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.505    12.897    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[19]/C
                         clock pessimism              0.277    13.174    
                         clock uncertainty           -0.035    13.139    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.113    13.252    inst_mem/ram_inst/ram_inst/dout_o_reg[19]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                         -19.371    
  -------------------------------------------------------------------
                         slack                                 -6.119    

Slack (VIOLATED) :        -6.109ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.928ns  (logic 2.896ns (20.793%)  route 11.032ns (79.207%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.591    17.092    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I2_O)        0.124    17.216 r  inst_mem/ram_inst/ram_inst/dout_o[17]_i_81/O
                         net (fo=1, routed)           0.000    17.216    inst_mem/ram_inst/ram_inst/dout_o[17]_i_81_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I1_O)      0.245    17.461 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_36/O
                         net (fo=1, routed)           0.000    17.461    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_36_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    17.565 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_14/O
                         net (fo=1, routed)           1.079    18.644    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_14_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.316    18.960 r  inst_mem/ram_inst/ram_inst/dout_o[17]_i_5/O
                         net (fo=1, routed)           0.000    18.960    inst_mem/ram_inst/ram_inst/dout_o[17]_i_5_n_0
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.245    19.205 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2/O
                         net (fo=1, routed)           0.000    19.205    inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_2_n_0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    19.309 r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    19.309    inst_mem/ram_inst/ram_inst/mem_array[17]
    SLICE_X14Y10         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.502    12.894    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[17]/C
                         clock pessimism              0.277    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.064    13.200    inst_mem/ram_inst/ram_inst/dout_o_reg[17]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                 -6.109    

Slack (VIOLATED) :        -5.995ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.811ns  (logic 2.888ns (20.911%)  route 10.923ns (79.089%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.580    17.081    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.205 r  inst_mem/ram_inst/ram_inst/dout_o[22]_i_65/O
                         net (fo=1, routed)           0.000    17.205    inst_mem/ram_inst/ram_inst/dout_o[22]_i_65_n_0
    SLICE_X10Y15         MUXF7 (Prop_muxf7_I1_O)      0.247    17.452 r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_28/O
                         net (fo=1, routed)           0.000    17.452    inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_28_n_0
    SLICE_X10Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    17.550 r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_10/O
                         net (fo=1, routed)           0.981    18.531    inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_10_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I3_O)        0.319    18.850 r  inst_mem/ram_inst/ram_inst/dout_o[22]_i_4/O
                         net (fo=1, routed)           0.000    18.850    inst_mem/ram_inst/ram_inst/dout_o[22]_i_4_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    19.088 r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_2/O
                         net (fo=1, routed)           0.000    19.088    inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_2_n_0
    SLICE_X15Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    19.192 r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    19.192    inst_mem/ram_inst/ram_inst/mem_array[22]
    SLICE_X15Y13         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.499    12.891    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[22]/C
                         clock pessimism              0.277    13.168    
                         clock uncertainty           -0.035    13.133    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.064    13.197    inst_mem/ram_inst/ram_inst/dout_o_reg[22]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                         -19.192    
  -------------------------------------------------------------------
                         slack                                 -5.995    

Slack (VIOLATED) :        -5.990ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.859ns  (logic 2.885ns (20.817%)  route 10.974ns (79.183%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.636    17.137    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.261 r  inst_mem/ram_inst/ram_inst/dout_o[24]_i_86/O
                         net (fo=1, routed)           0.000    17.261    inst_mem/ram_inst/ram_inst/dout_o[24]_i_86_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.241    17.502 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_39/O
                         net (fo=1, routed)           0.000    17.502    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_39_n_0
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I0_O)      0.098    17.600 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_15/O
                         net (fo=1, routed)           0.976    18.575    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_15_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.319    18.894 r  inst_mem/ram_inst/ram_inst/dout_o[24]_i_5/O
                         net (fo=1, routed)           0.000    18.894    inst_mem/ram_inst/ram_inst/dout_o[24]_i_5_n_0
    SLICE_X10Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    19.141 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_2/O
                         net (fo=1, routed)           0.000    19.141    inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_2_n_0
    SLICE_X10Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    19.239 r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    19.239    inst_mem/ram_inst/ram_inst/mem_array[24]
    SLICE_X10Y16         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.503    12.895    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[24]/C
                         clock pessimism              0.277    13.172    
                         clock uncertainty           -0.035    13.137    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.113    13.250    inst_mem/ram_inst/ram_inst/dout_o_reg[24]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -19.239    
  -------------------------------------------------------------------
                         slack                                 -5.990    

Slack (VIOLATED) :        -5.956ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 2.886ns (20.889%)  route 10.930ns (79.111%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.561    17.062    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124    17.186 r  inst_mem/ram_inst/ram_inst/dout_o[31]_i_67/O
                         net (fo=1, routed)           0.000    17.186    inst_mem/ram_inst/ram_inst/dout_o[31]_i_67_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.245    17.431 r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_29/O
                         net (fo=1, routed)           0.000    17.431    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_29_n_0
    SLICE_X3Y23          MUXF8 (Prop_muxf8_I0_O)      0.104    17.535 r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_10/O
                         net (fo=1, routed)           1.007    18.542    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_10_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.316    18.858 r  inst_mem/ram_inst/ram_inst/dout_o[31]_i_4/O
                         net (fo=1, routed)           0.000    18.858    inst_mem/ram_inst/ram_inst/dout_o[31]_i_4_n_0
    SLICE_X6Y26          MUXF7 (Prop_muxf7_I0_O)      0.241    19.099 r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    19.099    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_2_n_0
    SLICE_X6Y26          MUXF8 (Prop_muxf8_I0_O)      0.098    19.197 r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    19.197    inst_mem/ram_inst/ram_inst/mem_array[31]
    SLICE_X6Y26          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.494    12.886    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[31]/C
                         clock pessimism              0.277    13.163    
                         clock uncertainty           -0.035    13.128    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.113    13.241    inst_mem/ram_inst/ram_inst/dout_o_reg[31]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -19.197    
  -------------------------------------------------------------------
                         slack                                 -5.956    

Slack (VIOLATED) :        -5.935ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.750ns  (logic 2.889ns (21.010%)  route 10.861ns (78.990%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.636    17.136    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.260 r  inst_mem/ram_inst/ram_inst/dout_o[18]_i_65/O
                         net (fo=1, routed)           0.000    17.260    inst_mem/ram_inst/ram_inst/dout_o[18]_i_65_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    17.505 r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_28/O
                         net (fo=1, routed)           0.000    17.505    inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_28_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    17.609 r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_10/O
                         net (fo=1, routed)           0.864    18.473    inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_10_n_0
    SLICE_X19Y14         LUT6 (Prop_lut6_I3_O)        0.316    18.789 r  inst_mem/ram_inst/ram_inst/dout_o[18]_i_4/O
                         net (fo=1, routed)           0.000    18.789    inst_mem/ram_inst/ram_inst/dout_o[18]_i_4_n_0
    SLICE_X19Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    19.027 r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    19.027    inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_2_n_0
    SLICE_X19Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    19.131 r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    19.131    inst_mem/ram_inst/ram_inst/mem_array[18]
    SLICE_X19Y14         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.498    12.890    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[18]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.064    13.196    inst_mem/ram_inst/ram_inst/dout_o_reg[18]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 -5.935    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.732ns  (logic 2.889ns (21.038%)  route 10.843ns (78.962%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.390    16.890    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    17.014 r  inst_mem/ram_inst/ram_inst/dout_o[26]_i_69/O
                         net (fo=1, routed)           0.000    17.014    inst_mem/ram_inst/ram_inst/dout_o[26]_i_69_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    17.259 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_30/O
                         net (fo=1, routed)           0.000    17.259    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_30_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    17.363 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_11/O
                         net (fo=1, routed)           1.092    18.455    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_11_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.316    18.771 r  inst_mem/ram_inst/ram_inst/dout_o[26]_i_4/O
                         net (fo=1, routed)           0.000    18.771    inst_mem/ram_inst/ram_inst/dout_o[26]_i_4_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I0_O)      0.238    19.009 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    19.009    inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_2_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104    19.113 r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    19.113    inst_mem/ram_inst/ram_inst/mem_array[26]
    SLICE_X11Y21         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.498    12.890    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[26]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.064    13.196    inst_mem/ram_inst/ram_inst/dout_o_reg[26]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -19.113    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.909ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 2.889ns (21.060%)  route 10.829ns (78.940%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.493    16.994    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.124    17.118 r  inst_mem/ram_inst/ram_inst/dout_o[27]_i_76/O
                         net (fo=1, routed)           0.000    17.118    inst_mem/ram_inst/ram_inst/dout_o[27]_i_76_n_0
    SLICE_X6Y22          MUXF7 (Prop_muxf7_I0_O)      0.241    17.359 r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_34/O
                         net (fo=1, routed)           0.000    17.359    inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_34_n_0
    SLICE_X6Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    17.457 r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_13/O
                         net (fo=1, routed)           0.974    18.431    inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_13_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.319    18.750 r  inst_mem/ram_inst/ram_inst/dout_o[27]_i_5/O
                         net (fo=1, routed)           0.000    18.750    inst_mem/ram_inst/ram_inst/dout_o[27]_i_5_n_0
    SLICE_X7Y25          MUXF7 (Prop_muxf7_I1_O)      0.245    18.995 r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_2/O
                         net (fo=1, routed)           0.000    18.995    inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_2_n_0
    SLICE_X7Y25          MUXF8 (Prop_muxf8_I0_O)      0.104    19.099 r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    19.099    inst_mem/ram_inst/ram_inst/mem_array[27]
    SLICE_X7Y25          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.492    12.884    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[27]/C
                         clock pessimism              0.277    13.161    
                         clock uncertainty           -0.035    13.126    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)        0.064    13.190    inst_mem/ram_inst/ram_inst/dout_o_reg[27]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                         -19.099    
  -------------------------------------------------------------------
                         slack                                 -5.909    

Slack (VIOLATED) :        -5.868ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.722ns  (logic 2.848ns (20.755%)  route 10.874ns (79.245%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.577    17.078    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I2_O)        0.124    17.202 r  inst_mem/ram_inst/ram_inst/dout_o[21]_i_67/O
                         net (fo=1, routed)           0.000    17.202    inst_mem/ram_inst/ram_inst/dout_o[21]_i_67_n_0
    SLICE_X11Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    17.419 r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_29/O
                         net (fo=1, routed)           0.000    17.419    inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_29_n_0
    SLICE_X11Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    17.513 r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_10/O
                         net (fo=1, routed)           0.934    18.447    inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_10_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.316    18.763 r  inst_mem/ram_inst/ram_inst/dout_o[21]_i_4/O
                         net (fo=1, routed)           0.000    18.763    inst_mem/ram_inst/ram_inst/dout_o[21]_i_4_n_0
    SLICE_X20Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    19.004 r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    19.004    inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_2_n_0
    SLICE_X20Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    19.102 r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    19.102    inst_mem/ram_inst/ram_inst/mem_array[21]
    SLICE_X20Y22         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.488    12.880    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X20Y22         FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[21]/C
                         clock pessimism              0.277    13.157    
                         clock uncertainty           -0.035    13.122    
    SLICE_X20Y22         FDRE (Setup_fdre_C_D)        0.113    13.235    inst_mem/ram_inst/ram_inst/dout_o_reg[21]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                         -19.102    
  -------------------------------------------------------------------
                         slack                                 -5.868    

Slack (VIOLATED) :        -5.830ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/dout_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.684ns  (logic 2.846ns (20.797%)  route 10.838ns (79.203%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.712     5.381    cpu/ecen5593_startercode/core/r_me_rd/sysclk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.518     5.899 r  cpu/ecen5593_startercode/core/r_me_rd/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.678     6.577    cpu/ecen5593_startercode/core/r_ex_rs1/Q[4]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.124     6.701 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58/O
                         net (fo=1, routed)           0.939     7.640    cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_58_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  cpu/ecen5593_startercode/core/r_ex_rs1/waddr[7]_i_55/O
                         net (fo=33, routed)          1.394     9.158    cpu/ecen5593_startercode/core/r_wb_rd/codasip_tmp_var_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12/O
                         net (fo=1, routed)           0.566     9.848    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_12_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.972 r  cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7/O
                         net (fo=18, routed)          0.908    10.880    cpu/ecen5593_startercode/core/r_wb_rd/last_mem_addr[11]_i_7_n_0
    SLICE_X15Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.004 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26/O
                         net (fo=1, routed)           0.614    11.618    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_26_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.742 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15/O
                         net (fo=2, routed)           0.454    12.196    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_15_n_0
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.320 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_comp/O
                         net (fo=2, routed)           0.820    13.140    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_10_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4/O
                         net (fo=3, routed)           0.468    13.732    cpu/ecen5593_startercode/core/r_wb_rd/waddr[1]_i_4_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.124    13.856 r  cpu/ecen5593_startercode/core/r_wb_rd/ASYNC_LOW.Q_reg[3]_i_2__4/O
                         net (fo=1030, routed)        1.521    15.377    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[1]_12_alias
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.501 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/waddr[1]_i_1__0_comp/O
                         net (fo=897, routed)         1.397    16.897    inst_mem/ram_inst/ram_inst/dout_o_reg[31]_i_50_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.124    17.021 r  inst_mem/ram_inst/ram_inst/dout_o[25]_i_58/O
                         net (fo=1, routed)           0.000    17.021    inst_mem/ram_inst/ram_inst/dout_o[25]_i_58_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    17.233 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_25/O
                         net (fo=1, routed)           0.000    17.233    inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_25_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I1_O)      0.094    17.327 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_8/O
                         net (fo=1, routed)           1.080    18.407    inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_8_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.316    18.723 r  inst_mem/ram_inst/ram_inst/dout_o[25]_i_4/O
                         net (fo=1, routed)           0.000    18.723    inst_mem/ram_inst/ram_inst/dout_o[25]_i_4_n_0
    SLICE_X5Y25          MUXF7 (Prop_muxf7_I0_O)      0.238    18.961 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2/O
                         net (fo=1, routed)           0.000    18.961    inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_2_n_0
    SLICE_X5Y25          MUXF8 (Prop_muxf8_I0_O)      0.104    19.065 r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    19.065    inst_mem/ram_inst/ram_inst/mem_array[25]
    SLICE_X5Y25          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.537    12.929    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  inst_mem/ram_inst/ram_inst/dout_o_reg[25]/C
                         clock pessimism              0.277    13.206    
                         clock uncertainty           -0.035    13.171    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.064    13.235    inst_mem/ram_inst/ram_inst/dout_o_reg[25]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                         -19.065    
  -------------------------------------------------------------------
                         slack                                 -5.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[131][0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.639%)  route 0.266ns (65.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.548     1.460    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X21Y69         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]_rep__0/Q
                         net (fo=64, routed)          0.266     1.867    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[191][0][15]_0[6]
    SLICE_X23Y64         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[131][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.820     1.979    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X23Y64         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[131][0][14]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.072     1.800    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[131][0][14]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 current_instr_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[227][0][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.156%)  route 0.272ns (65.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.566     1.478    sysclk_IBUF_BUFG
    SLICE_X17Y0          FDRE                                         r  current_instr_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  current_instr_reg[21]_rep__1/Q
                         net (fo=64, routed)          0.272     1.891    inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[255][0][23]_0[5]
    SLICE_X22Y1          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[227][0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[227][0][21]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X22Y1          FDRE (Hold_fdre_C_D)         0.070     1.809    inst_mem/ram_inst/ram_inst/write[2].mem_array_reg[227][0][21]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[0].mem_array_reg[20][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.035%)  route 0.267ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]/Q
                         net (fo=66, routed)          0.267     1.923    main_mem/ram_inst/ram_inst/write[3].mem_array_reg[63][0][31]_0[5]
    SLICE_X5Y49          FDRE                                         r  main_mem/ram_inst/ram_inst/write[0].mem_array_reg[20][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.856     2.015    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  main_mem/ram_inst/ram_inst/write[0].mem_array_reg[20][0][5]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.070     1.839    main_mem/ram_inst/ram_inst/write[0].mem_array_reg[20][0][5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[9]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[129][0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.520%)  route 0.262ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.551     1.463    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X16Y69         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[9]_rep__0/Q
                         net (fo=64, routed)          0.262     1.889    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[191][0][15]_0[1]
    SLICE_X23Y69         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[129][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.815     1.974    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X23Y69         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[129][0][9]/C
                         clock pessimism             -0.252     1.723    
    SLICE_X23Y69         FDRE (Hold_fdre_C_D)         0.071     1.794    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[129][0][9]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[41][0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.811%)  route 0.276ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.551     1.463    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X15Y69         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[14]/Q
                         net (fo=66, routed)          0.276     1.880    main_mem/ram_inst/ram_inst/write[3].mem_array_reg[63][0][31]_0[14]
    SLICE_X24Y69         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[41][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.815     1.974    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X24Y69         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[41][0][14]/C
                         clock pessimism             -0.252     1.723    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.060     1.783    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[41][0][14]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 current_instr_reg[26]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.820%)  route 0.289ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.566     1.478    sysclk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  current_instr_reg[26]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  current_instr_reg[26]_rep__0/Q
                         net (fo=64, routed)          0.289     1.908    inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[190][0][31]_0[2]
    SLICE_X22Y2          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X22Y2          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][26]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.070     1.809    inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][26]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[63][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.206%)  route 0.244ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.551     1.463    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X16Y69         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/Q
                         net (fo=66, routed)          0.244     1.871    main_mem/ram_inst/ram_inst/write[3].mem_array_reg[63][0][31]_0[11]
    SLICE_X23Y70         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[63][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.814     1.973    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X23Y70         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[63][0][11]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.047     1.769    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[63][0][11]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_mem/ram_inst/din_dly_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/dout_local_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.936%)  route 0.278ns (57.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.543     1.455    main_mem/ram_inst/sysclk_IBUF_BUFG
    SLICE_X20Y75         FDRE                                         r  main_mem/ram_inst/din_dly_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y75         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  main_mem/ram_inst/din_dly_reg[16]/Q
                         net (fo=2, routed)           0.278     1.897    main_mem/ram_inst/ram_inst/dout_local_reg[31]_0[16]
    SLICE_X24Y76         LUT5 (Prop_lut5_I2_O)        0.045     1.942 r  main_mem/ram_inst/ram_inst/dout_local[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    main_mem/gen_val_return[16]
    SLICE_X24Y76         FDRE                                         r  main_mem/dout_local_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.810     1.969    main_mem/sysclk_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  main_mem/dout_local_reg[16]/C
                         clock pessimism             -0.252     1.718    
    SLICE_X24Y76         FDRE (Hold_fdre_C_D)         0.120     1.838    main_mem/dout_local_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 current_instr_reg[27]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.566     1.478    sysclk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  current_instr_reg[27]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  current_instr_reg[27]_rep__0/Q
                         net (fo=64, routed)          0.301     1.921    inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[190][0][31]_0[3]
    SLICE_X22Y2          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    inst_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X22Y2          FDRE                                         r  inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][27]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.072     1.811    inst_mem/ram_inst/ram_inst/write[3].mem_array_reg[162][0][27]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mem/ram_inst/ram_inst/write[1].mem_array_reg[45][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.704%)  route 0.283ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.551     1.463    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X16Y69         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[11]/Q
                         net (fo=66, routed)          0.283     1.910    main_mem/ram_inst/ram_inst/write[3].mem_array_reg[63][0][31]_0[11]
    SLICE_X24Y67         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[45][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.817     1.976    main_mem/ram_inst/ram_inst/sysclk_IBUF_BUFG
    SLICE_X24Y67         FDRE                                         r  main_mem/ram_inst/ram_inst/write[1].mem_array_reg[45][0][11]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X24Y67         FDRE (Hold_fdre_C_D)         0.075     1.800    main_mem/ram_inst/ram_inst/write[1].mem_array_reg[45][0][11]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y33     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y33     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X6Y33     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y42    current_instr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y31    current_instr_reg[10]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30    current_instr_reg[10]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y31    current_instr_reg[10]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X9Y41     current_instr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y31    current_instr_reg[11]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42    current_instr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42    current_instr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    current_instr_reg[10]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    current_instr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y33     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42    current_instr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42    current_instr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    current_instr_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    current_instr_reg[10]_rep/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          203  Failing Endpoints,  Worst Slack       -2.348ns,  Total Violation     -197.923ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 0.580ns (5.942%)  route 9.180ns (94.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        9.004    15.147    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X16Y59         FDCE                                         f  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.485    12.877    cpu/ecen5593_startercode/core/r_wb_alu/sysclk_IBUF_BUFG
    SLICE_X16Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[17]/C
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.035    13.118    
    SLICE_X16Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.799    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 0.580ns (5.942%)  route 9.180ns (94.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        9.004    15.147    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X16Y59         FDCE                                         f  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.485    12.877    cpu/ecen5593_startercode/core/r_wb_alu/sysclk_IBUF_BUFG
    SLICE_X16Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[19]/C
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.035    13.118    
    SLICE_X16Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.799    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 0.580ns (5.942%)  route 9.180ns (94.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        9.004    15.147    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X16Y59         FDCE                                         f  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.485    12.877    cpu/ecen5593_startercode/core/r_wb_alu/sysclk_IBUF_BUFG
    SLICE_X16Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[23]/C
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.035    13.118    
    SLICE_X16Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.799    cpu/ecen5593_startercode/core/r_wb_alu/ASYNC_LOW.Q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 0.580ns (5.942%)  route 9.180ns (94.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        9.004    15.147    cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X16Y59         FDCE                                         f  cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.485    12.877    cpu/ecen5593_startercode/core/r_wb_pc/sysclk_IBUF_BUFG
    SLICE_X16Y59         FDCE                                         r  cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[14]/C
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.035    13.118    
    SLICE_X16Y59         FDCE (Recov_fdce_C_CLR)     -0.319    12.799    cpu/ecen5593_startercode/core/r_wb_pc/ASYNC_LOW.Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_pc/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 0.580ns (6.088%)  route 8.947ns (93.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.771    14.914    cpu/ecen5593_startercode/core/r_me_pc/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y60         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_pc/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.480    12.872    cpu/ecen5593_startercode/core/r_me_pc/sysclk_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_pc/ASYNC_LOW.Q_reg_reg[0]/C
                         clock pessimism              0.277    13.148    
                         clock uncertainty           -0.035    13.113    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.708    cpu/ecen5593_startercode/core/r_me_pc/ASYNC_LOW.Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 0.580ns (6.088%)  route 8.947ns (93.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.771    14.914    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y60         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.480    12.872    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]/C
                         clock pessimism              0.277    13.148    
                         clock uncertainty           -0.035    13.113    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.708    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 0.580ns (6.088%)  route 8.947ns (93.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.771    14.914    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y60         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.480    12.872    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]_rep__0/C
                         clock pessimism              0.277    13.148    
                         clock uncertainty           -0.035    13.113    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.708    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 0.580ns (6.088%)  route 8.947ns (93.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 12.872 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.771    14.914    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y60         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.480    12.872    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[6]/C
                         clock pessimism              0.277    13.148    
                         clock uncertainty           -0.035    13.113    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.708    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 0.580ns (6.127%)  route 8.886ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.710    14.853    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y67         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.474    12.866    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y67         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep/C
                         clock pessimism              0.277    13.142    
                         clock uncertainty           -0.035    13.107    
    SLICE_X23Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.702    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 0.580ns (6.127%)  route 8.886ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.718     5.387    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.843 r  rst_reg/Q
                         net (fo=2, routed)           0.176     6.019    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.143 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        8.710    14.853    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X23Y67         FDCE                                         f  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.474    12.866    cpu/ecen5593_startercode/core/r_me_wtdat/sysclk_IBUF_BUFG
    SLICE_X23Y67         FDCE                                         r  cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep__0/C
                         clock pessimism              0.277    13.142    
                         clock uncertainty           -0.035    13.107    
    SLICE_X23Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.702    cpu/ecen5593_startercode/core/r_me_wtdat/ASYNC_LOW.Q_reg_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                 -2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][11]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][11]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][19]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][19]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][4]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][7]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.283     2.029    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X5Y37          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.851     2.010    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][9]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X5Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[14].RAM_reg[14][9]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.633%)  route 0.367ns (66.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.300     2.045    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X0Y36          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.848     2.007    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][19]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][19]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.633%)  route 0.367ns (66.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.300     2.045    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X0Y36          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.848     2.007    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][7]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X0Y36          FDCE (Remov_fdce_C_CLR)     -0.067     1.441    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[7].RAM_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[13].RAM_reg[13][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.580     1.492    sysclk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rst_reg/Q
                         net (fo=2, routed)           0.067     1.700    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[31].RAM_reg[31][31]_0
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.745 f  cpu/ecen5593_startercode/core/rf_xpr/ASYNC_LOW.Q_reg[31]_i_3/O
                         net (fo=1664, routed)        0.364     2.109    cpu/ecen5593_startercode/core/rf_xpr/rst_reg
    SLICE_X4Y38          FDCE                                         f  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[13].RAM_reg[13][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.853     2.012    cpu/ecen5593_startercode/core/rf_xpr/sysclk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[13].RAM_reg[13][11]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X4Y38          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    cpu/ecen5593_startercode/core/rf_xpr/WRITE_PROC[13].RAM_reg[13][11]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.644    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 3.941ns (46.644%)  route 4.509ns (53.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.715     5.384    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.840 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           4.509    10.348    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.834 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.834    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 3.966ns (50.379%)  route 3.906ns (49.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.715     5.384    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.840 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           3.906     9.746    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    13.256 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.256    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 3.995ns (53.460%)  route 3.478ns (46.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.715     5.384    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.840 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           3.478     9.318    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.857 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.857    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 3.987ns (55.434%)  route 3.205ns (44.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.715     5.384    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     5.840 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           3.205     9.045    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.576 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.576    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.373ns (55.286%)  route 1.110ns (44.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.582     1.494    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           1.110     2.746    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.978 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.978    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.381ns (53.505%)  route 1.200ns (46.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.582     1.494    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           1.200     2.835    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.075 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.075    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.352ns (49.555%)  route 1.376ns (50.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.582     1.494    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           1.376     3.012    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.223 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.223    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.328ns (43.600%)  route 1.718ns (56.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.582     1.494    sysclk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           1.718     3.353    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.540 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.540    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[9]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.936ns  (logic 1.815ns (14.030%)  route 11.121ns (85.970%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.904    12.936    current_instr[31]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  current_instr_reg[9]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.573     4.965    sysclk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  current_instr_reg[9]_rep__1/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[14]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.935ns  (logic 1.815ns (14.031%)  route 11.120ns (85.969%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.903    12.935    current_instr[31]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  current_instr_reg[14]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.574     4.967    sysclk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  current_instr_reg[14]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[15]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.935ns  (logic 1.815ns (14.031%)  route 11.120ns (85.969%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.903    12.935    current_instr[31]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  current_instr_reg[15]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.574     4.967    sysclk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  current_instr_reg[15]_rep__1/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[15]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.583ns  (logic 1.815ns (14.424%)  route 10.768ns (85.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.551    12.583    current_instr[31]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[15]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.576     4.969    sysclk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[15]_rep/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[15]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.583ns  (logic 1.815ns (14.424%)  route 10.768ns (85.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.551    12.583    current_instr[31]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[15]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.576     4.969    sysclk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[15]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[18]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.583ns  (logic 1.815ns (14.424%)  route 10.768ns (85.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.551    12.583    current_instr[31]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[18]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.576     4.969    sysclk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[18]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[22]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.583ns  (logic 1.815ns (14.424%)  route 10.768ns (85.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.551    12.583    current_instr[31]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[22]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.576     4.969    sysclk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  current_instr_reg[22]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[19]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.492ns  (logic 1.815ns (14.529%)  route 10.677ns (85.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.460    12.492    current_instr[31]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  current_instr_reg[19]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.504     4.897    sysclk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  current_instr_reg[19]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[21]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.492ns  (logic 1.815ns (14.529%)  route 10.677ns (85.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.460    12.492    current_instr[31]_i_1_n_0
    SLICE_X32Y1          FDRE                                         r  current_instr_reg[21]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.504     4.897    sysclk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  current_instr_reg[21]_rep__0/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            current_instr_reg[16]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.344ns  (logic 1.815ns (14.703%)  route 10.529ns (85.297%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          3.499     5.066    r_btn_IBUF
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  current_instr[31]_i_2/O
                         net (fo=115, routed)         1.718     6.907    current_instr[31]_i_2_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  current_instr[31]_i_1/O
                         net (fo=112, routed)         5.313    12.344    current_instr[31]_i_1_n_0
    SLICE_X32Y2          FDRE                                         r  current_instr_reg[16]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       1.504     4.897    sysclk_IBUF_BUFG
    SLICE_X32Y2          FDRE                                         r  current_instr_reg[16]_rep__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            inst_trans_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.379ns (28.272%)  route 0.961ns (71.728%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          0.961     1.295    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/r_btn_IBUF
    SLICE_X16Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.340 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/inst_trans[1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    cpu_n_100
    SLICE_X16Y34         FDRE                                         r  inst_trans_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.827     1.986    sysclk_IBUF_BUFG
    SLICE_X16Y34         FDRE                                         r  inst_trans_reg[1]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.377ns (23.775%)  route 1.208ns (76.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.088     1.422    r_btn_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.043     1.465 r  pc[9]_i_1/O
                         net (fo=10, routed)          0.120     1.585    pc[9]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X19Y39         FDRE                                         r  pc_reg[2]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.377ns (23.775%)  route 1.208ns (76.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.088     1.422    r_btn_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.043     1.465 r  pc[9]_i_1/O
                         net (fo=10, routed)          0.120     1.585    pc[9]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X19Y39         FDRE                                         r  pc_reg[3]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.377ns (23.775%)  route 1.208ns (76.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.088     1.422    r_btn_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.043     1.465 r  pc[9]_i_1/O
                         net (fo=10, routed)          0.120     1.585    pc[9]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X19Y39         FDRE                                         r  pc_reg[4]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.377ns (23.775%)  route 1.208ns (76.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.088     1.422    r_btn_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.043     1.465 r  pc[9]_i_1/O
                         net (fo=10, routed)          0.120     1.585    pc[9]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.831     1.990    sysclk_IBUF_BUFG
    SLICE_X19Y39         FDRE                                         r  pc_reg[7]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.377ns (22.987%)  route 1.263ns (77.013%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.088     1.422    r_btn_IBUF
    SLICE_X16Y39         LUT3 (Prop_lut3_I1_O)        0.043     1.465 r  pc[9]_i_1/O
                         net (fo=10, routed)          0.174     1.640    pc[9]_i_1_n_0
    SLICE_X17Y41         FDRE                                         r  pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.832     1.991    sysclk_IBUF_BUFG
    SLICE_X17Y41         FDRE                                         r  pc_reg[5]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.379ns (22.472%)  route 1.307ns (77.528%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.307     1.641    r_btn_IBUF
    SLICE_X6Y33          LUT3 (Prop_lut3_I2_O)        0.045     1.686 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.686    FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            reg_inst_write_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.379ns (21.635%)  route 1.373ns (78.365%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.373     1.707    r_btn_IBUF
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.752 r  reg_inst_write_sel_i_1/O
                         net (fo=1, routed)           0.000     1.752    reg_inst_write_sel_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  reg_inst_write_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  reg_inst_write_sel_reg/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.379ns (21.381%)  route 1.393ns (78.619%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.393     1.727    r_btn_IBUF
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    FSM_onehot_state[1]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 r_btn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.380ns (21.426%)  route 1.393ns (78.574%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  r_btn (IN)
                         net (fo=0)                   0.000     0.000    r_btn
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  r_btn_IBUF_inst/O
                         net (fo=13, routed)          1.393     1.727    r_btn_IBUF
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.046     1.773 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    FSM_onehot_state[2]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17525, routed)       0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  FSM_onehot_state_reg[2]/C





