
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M150_W3/run.tcl
# read_verilog -sv runs/M150_W3/sum_signed.sv
# read_xdc runs/M150_W3/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2568775
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.203 ; gain = 241.801 ; free physical = 138825 ; free virtual = 210124
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.281; parent = 3039.207; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3111.172 ; gain = 313.770 ; free physical = 138724 ; free virtual = 210023
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.250; parent = 3111.176; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.984 ; gain = 331.582 ; free physical = 138744 ; free virtual = 210044
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.062; parent = 3128.988; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.984 ; gain = 331.582 ; free physical = 138744 ; free virtual = 210044
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.062; parent = 3128.988; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.984 ; gain = 0.000 ; free physical = 138747 ; free virtual = 210046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.703 ; gain = 0.000 ; free physical = 138768 ; free virtual = 210067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.703 ; gain = 0.000 ; free physical = 138768 ; free virtual = 210067
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.703 ; gain = 501.301 ; free physical = 138694 ; free virtual = 209993
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.766; parent = 3266.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.703 ; gain = 501.301 ; free physical = 138694 ; free virtual = 209993
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.766; parent = 3266.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.703 ; gain = 501.301 ; free physical = 138694 ; free virtual = 209993
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.766; parent = 3266.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.703 ; gain = 501.301 ; free physical = 138695 ; free virtual = 209995
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.766; parent = 3266.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 19    
	   2 Input    5 Bit       Adders := 37    
	   2 Input    4 Bit       Adders := 75    
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3298.703 ; gain = 501.301 ; free physical = 138750 ; free virtual = 210055
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.960; parent = 2372.841; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.766; parent = 3266.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3671.078 ; gain = 873.676 ; free physical = 138308 ; free virtual = 209612
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.749; parent = 2954.661; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4644.156; parent = 3671.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3674.078 ; gain = 876.676 ; free physical = 138300 ; free virtual = 209605
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.815; parent = 2957.728; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.156; parent = 3674.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.109 ; gain = 895.707 ; free physical = 138281 ; free virtual = 209586
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.499; parent = 2963.411; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.188; parent = 3693.113; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.706; parent = 2963.618; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.722; parent = 2963.634; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.784; parent = 2963.696; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.847; parent = 2963.759; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.847; parent = 2963.759; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138312 ; free virtual = 209617
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.847; parent = 2963.759; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    22|
|3     |LUT1   |    18|
|4     |LUT2   |   255|
|5     |LUT3   |    93|
|6     |LUT4   |   133|
|7     |LUT5   |    36|
|8     |LUT6   |   262|
|9     |FDRE   |   775|
|10    |IBUF   |   453|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3707.953 ; gain = 910.551 ; free physical = 138313 ; free virtual = 209618
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.847; parent = 2963.759; children = 254.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.031; parent = 3707.957; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3707.953 ; gain = 740.832 ; free physical = 138325 ; free virtual = 209630
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3707.961 ; gain = 910.551 ; free physical = 138325 ; free virtual = 209630
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3721.891 ; gain = 0.000 ; free physical = 138450 ; free virtual = 209755
INFO: [Netlist 29-17] Analyzing 476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W3/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.527 ; gain = 0.000 ; free physical = 138422 ; free virtual = 209727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 454 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 453 instances

Synth Design complete, checksum: 7e3250c2
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3785.527 ; gain = 2080.945 ; free physical = 138455 ; free virtual = 209760
# report_utilization -file runs/M150_W3/util.rpt
# report_timing_summary -file runs/M150_W3/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4564.531 ; gain = 779.004 ; free physical = 138005 ; free virtual = 209310
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:35:53 2025...
