<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86BaseInfo.h source code [llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86::AlignBranchBoundaryKind,llvm::X86::CondCode,llvm::X86::EncodingOfSegmentOverridePrefix,llvm::X86::FirstMacroFusionInstKind,llvm::X86::IPREFIXES,llvm::X86::OperandType,llvm::X86::STATIC_ROUNDING,llvm::X86::SecondMacroFusionInstKind,llvm::X86II::TOF "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>MCTargetDesc</a>/<a href='X86BaseInfo.h.html'>X86BaseInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86BaseInfo.h - Top level definitions for X86 -------- --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains small standalone helper functions and enum definitions for</i></td></tr>
<tr><th id="10">10</th><td><i>// the X86 target useful for the compiler back-end and the MC libraries.</i></td></tr>
<tr><th id="11">11</th><td><i>// As such, it deliberately does not include references to LLVM core</i></td></tr>
<tr><th id="12">12</th><td><i>// code gen types, passes, etc..</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H">LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H">LLVM_LIB_TARGET_X86_MCTARGETDESC_X86BASEINFO_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86MCTargetDesc.h.html">"X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="27">27</th><td>  <i>// Enums for memory operand decoding.  Each memory operand is represented with</i></td></tr>
<tr><th id="28">28</th><td><i>  // a 5 operand sequence in the form:</i></td></tr>
<tr><th id="29">29</th><td><i>  //   [BaseReg, ScaleAmt, IndexReg, Disp, Segment]</i></td></tr>
<tr><th id="30">30</th><td><i>  // These enums help decode this.</i></td></tr>
<tr><th id="31">31</th><td>  <b>enum</b> {</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</dfn> = <var>0</var>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</dfn> = <var>1</var>,</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</dfn> = <var>2</var>,</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</dfn> = <var>3</var>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>    <i class="doc">/// AddrSegmentReg - The operand # of the segment in the memory operand.</i></td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg" data-ref-filename="llvm..X86..AddrSegmentReg">AddrSegmentReg</dfn> = <var>4</var>,</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>    <i class="doc">/// AddrNumOperands - Total number of operands in a memory reference.</i></td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</dfn> = <var>5</var></td></tr>
<tr><th id="42">42</th><td>  };</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// AVX512 static rounding constants.  These need to match the values in</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// avx512fintrin.h.</i></td></tr>
<tr><th id="46">46</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::STATIC_ROUNDING" title='llvm::X86::STATIC_ROUNDING' data-ref="llvm::X86::STATIC_ROUNDING" data-ref-filename="llvm..X86..STATIC_ROUNDING">STATIC_ROUNDING</dfn> {</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::X86::TO_NEAREST_INT" title='llvm::X86::TO_NEAREST_INT' data-ref="llvm::X86::TO_NEAREST_INT" data-ref-filename="llvm..X86..TO_NEAREST_INT">TO_NEAREST_INT</dfn> = <var>0</var>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::X86::TO_NEG_INF" title='llvm::X86::TO_NEG_INF' data-ref="llvm::X86::TO_NEG_INF" data-ref-filename="llvm..X86..TO_NEG_INF">TO_NEG_INF</dfn> = <var>1</var>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::X86::TO_POS_INF" title='llvm::X86::TO_POS_INF' data-ref="llvm::X86::TO_POS_INF" data-ref-filename="llvm..X86..TO_POS_INF">TO_POS_INF</dfn> = <var>2</var>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::X86::TO_ZERO" title='llvm::X86::TO_ZERO' data-ref="llvm::X86::TO_ZERO" data-ref-filename="llvm..X86..TO_ZERO">TO_ZERO</dfn> = <var>3</var>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::X86::CUR_DIRECTION" title='llvm::X86::CUR_DIRECTION' data-ref="llvm::X86::CUR_DIRECTION" data-ref-filename="llvm..X86..CUR_DIRECTION">CUR_DIRECTION</dfn> = <var>4</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::X86::NO_EXC" title='llvm::X86::NO_EXC' data-ref="llvm::X86::NO_EXC" data-ref-filename="llvm..X86..NO_EXC">NO_EXC</dfn> = <var>8</var></td></tr>
<tr><th id="53">53</th><td>  };</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <i class="doc">/// The constants to describe instr prefixes if there are</i></td></tr>
<tr><th id="56">56</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::IPREFIXES" title='llvm::X86::IPREFIXES' data-ref="llvm::X86::IPREFIXES" data-ref-filename="llvm..X86..IPREFIXES">IPREFIXES</dfn> {</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::X86::IP_NO_PREFIX" title='llvm::X86::IP_NO_PREFIX' data-ref="llvm::X86::IP_NO_PREFIX" data-ref-filename="llvm..X86..IP_NO_PREFIX">IP_NO_PREFIX</dfn> = <var>0</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_OP_SIZE" title='llvm::X86::IP_HAS_OP_SIZE' data-ref="llvm::X86::IP_HAS_OP_SIZE" data-ref-filename="llvm..X86..IP_HAS_OP_SIZE">IP_HAS_OP_SIZE</dfn> =   <var>1U</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_AD_SIZE" title='llvm::X86::IP_HAS_AD_SIZE' data-ref="llvm::X86::IP_HAS_AD_SIZE" data-ref-filename="llvm..X86..IP_HAS_AD_SIZE">IP_HAS_AD_SIZE</dfn> =   <var>1U</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_REPEAT_NE" title='llvm::X86::IP_HAS_REPEAT_NE' data-ref="llvm::X86::IP_HAS_REPEAT_NE" data-ref-filename="llvm..X86..IP_HAS_REPEAT_NE">IP_HAS_REPEAT_NE</dfn> = <var>1U</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_REPEAT" title='llvm::X86::IP_HAS_REPEAT' data-ref="llvm::X86::IP_HAS_REPEAT" data-ref-filename="llvm..X86..IP_HAS_REPEAT">IP_HAS_REPEAT</dfn> =    <var>1U</var> &lt;&lt; <var>3</var>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_LOCK" title='llvm::X86::IP_HAS_LOCK' data-ref="llvm::X86::IP_HAS_LOCK" data-ref-filename="llvm..X86..IP_HAS_LOCK">IP_HAS_LOCK</dfn> =      <var>1U</var> &lt;&lt; <var>4</var>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::X86::IP_HAS_NOTRACK" title='llvm::X86::IP_HAS_NOTRACK' data-ref="llvm::X86::IP_HAS_NOTRACK" data-ref-filename="llvm..X86..IP_HAS_NOTRACK">IP_HAS_NOTRACK</dfn> =   <var>1U</var> &lt;&lt; <var>5</var>,</td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_VEX" title='llvm::X86::IP_USE_VEX' data-ref="llvm::X86::IP_USE_VEX" data-ref-filename="llvm..X86..IP_USE_VEX">IP_USE_VEX</dfn> =       <var>1U</var> &lt;&lt; <var>6</var>,</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_VEX2" title='llvm::X86::IP_USE_VEX2' data-ref="llvm::X86::IP_USE_VEX2" data-ref-filename="llvm..X86..IP_USE_VEX2">IP_USE_VEX2</dfn> =      <var>1U</var> &lt;&lt; <var>7</var>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_VEX3" title='llvm::X86::IP_USE_VEX3' data-ref="llvm::X86::IP_USE_VEX3" data-ref-filename="llvm..X86..IP_USE_VEX3">IP_USE_VEX3</dfn> =      <var>1U</var> &lt;&lt; <var>8</var>,</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_EVEX" title='llvm::X86::IP_USE_EVEX' data-ref="llvm::X86::IP_USE_EVEX" data-ref-filename="llvm..X86..IP_USE_EVEX">IP_USE_EVEX</dfn> =      <var>1U</var> &lt;&lt; <var>9</var>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_DISP8" title='llvm::X86::IP_USE_DISP8' data-ref="llvm::X86::IP_USE_DISP8" data-ref-filename="llvm..X86..IP_USE_DISP8">IP_USE_DISP8</dfn> =     <var>1U</var> &lt;&lt; <var>10</var>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::X86::IP_USE_DISP32" title='llvm::X86::IP_USE_DISP32' data-ref="llvm::X86::IP_USE_DISP32" data-ref-filename="llvm..X86..IP_USE_DISP32">IP_USE_DISP32</dfn> =    <var>1U</var> &lt;&lt; <var>11</var>,</td></tr>
<tr><th id="70">70</th><td>  };</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::OperandType" title='llvm::X86::OperandType' data-ref="llvm::X86::OperandType" data-ref-filename="llvm..X86..OperandType">OperandType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="73">73</th><td>    <i class="doc">/// AVX512 embedded rounding control. This should only have values 0-3.</i></td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::X86::OPERAND_ROUNDING_CONTROL" title='llvm::X86::OPERAND_ROUNDING_CONTROL' data-ref="llvm::X86::OPERAND_ROUNDING_CONTROL" data-ref-filename="llvm..X86..OPERAND_ROUNDING_CONTROL">OPERAND_ROUNDING_CONTROL</dfn> = <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OPERAND_FIRST_TARGET" title='llvm::MCOI::OPERAND_FIRST_TARGET' data-ref="llvm::MCOI::OPERAND_FIRST_TARGET" data-ref-filename="llvm..MCOI..OPERAND_FIRST_TARGET">OPERAND_FIRST_TARGET</a>,</td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="llvm::X86::OPERAND_COND_CODE" title='llvm::X86::OPERAND_COND_CODE' data-ref="llvm::X86::OPERAND_COND_CODE" data-ref-filename="llvm..X86..OPERAND_COND_CODE">OPERAND_COND_CODE</dfn>,</td></tr>
<tr><th id="76">76</th><td>  };</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// X86 specific condition code. These correspond to X86_*_COND in</i></td></tr>
<tr><th id="79">79</th><td><i>  // X86InstrInfo.td. They must be kept in synch.</i></td></tr>
<tr><th id="80">80</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</dfn> {</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="llvm::X86::COND_O" title='llvm::X86::COND_O' data-ref="llvm::X86::COND_O" data-ref-filename="llvm..X86..COND_O">COND_O</dfn> = <var>0</var>,</td></tr>
<tr><th id="82">82</th><td>    <dfn class="enum" id="llvm::X86::COND_NO" title='llvm::X86::COND_NO' data-ref="llvm::X86::COND_NO" data-ref-filename="llvm..X86..COND_NO">COND_NO</dfn> = <var>1</var>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</dfn> = <var>2</var>,</td></tr>
<tr><th id="84">84</th><td>    <dfn class="enum" id="llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</dfn> = <var>3</var>,</td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</dfn> = <var>4</var>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</dfn> = <var>5</var>,</td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</dfn> = <var>6</var>,</td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</dfn> = <var>7</var>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::X86::COND_S" title='llvm::X86::COND_S' data-ref="llvm::X86::COND_S" data-ref-filename="llvm..X86..COND_S">COND_S</dfn> = <var>8</var>,</td></tr>
<tr><th id="90">90</th><td>    <dfn class="enum" id="llvm::X86::COND_NS" title='llvm::X86::COND_NS' data-ref="llvm::X86::COND_NS" data-ref-filename="llvm..X86..COND_NS">COND_NS</dfn> = <var>9</var>,</td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</dfn> = <var>10</var>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</dfn> = <var>11</var>,</td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</dfn> = <var>12</var>,</td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</dfn> = <var>13</var>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</dfn> = <var>14</var>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</dfn> = <var>15</var>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::X86::LAST_VALID_COND" title='llvm::X86::LAST_VALID_COND' data-ref="llvm::X86::LAST_VALID_COND" data-ref-filename="llvm..X86..LAST_VALID_COND">LAST_VALID_COND</dfn> = <a class="enum" href="#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>,</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <i>// Artificial condition codes. These are used by analyzeBranch</i></td></tr>
<tr><th id="100">100</th><td><i>    // to indicate a block terminated with two conditional branches that together</i></td></tr>
<tr><th id="101">101</th><td><i>    // form a compound condition. They occur in code using FCMP_OEQ or FCMP_UNE,</i></td></tr>
<tr><th id="102">102</th><td><i>    // which can't be represented on x86 with a single condition. These</i></td></tr>
<tr><th id="103">103</th><td><i>    // are never used in MachineInstrs and are inverses of one another.</i></td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::X86::COND_NE_OR_P" title='llvm::X86::COND_NE_OR_P' data-ref="llvm::X86::COND_NE_OR_P" data-ref-filename="llvm..X86..COND_NE_OR_P">COND_NE_OR_P</dfn>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::X86::COND_E_AND_NP" title='llvm::X86::COND_E_AND_NP' data-ref="llvm::X86::COND_E_AND_NP" data-ref-filename="llvm..X86..COND_E_AND_NP">COND_E_AND_NP</dfn>,</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</dfn></td></tr>
<tr><th id="108">108</th><td>  };</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// The classification for the first instruction in macro fusion.</i></td></tr>
<tr><th id="111">111</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</dfn> {</td></tr>
<tr><th id="112">112</th><td>    <i>// TEST</i></td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::Test" title='llvm::X86::FirstMacroFusionInstKind::Test' data-ref="llvm::X86::FirstMacroFusionInstKind::Test" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Test">Test</dfn>,</td></tr>
<tr><th id="114">114</th><td>    <i>// CMP</i></td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::Cmp" title='llvm::X86::FirstMacroFusionInstKind::Cmp' data-ref="llvm::X86::FirstMacroFusionInstKind::Cmp" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Cmp">Cmp</dfn>,</td></tr>
<tr><th id="116">116</th><td>    <i>// AND</i></td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::And" title='llvm::X86::FirstMacroFusionInstKind::And' data-ref="llvm::X86::FirstMacroFusionInstKind::And" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..And">And</dfn>,</td></tr>
<tr><th id="118">118</th><td>    <i>// ADD, SUB</i></td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::AddSub" title='llvm::X86::FirstMacroFusionInstKind::AddSub' data-ref="llvm::X86::FirstMacroFusionInstKind::AddSub" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..AddSub">AddSub</dfn>,</td></tr>
<tr><th id="120">120</th><td>    <i>// INC, DEC</i></td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::IncDec" title='llvm::X86::FirstMacroFusionInstKind::IncDec' data-ref="llvm::X86::FirstMacroFusionInstKind::IncDec" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..IncDec">IncDec</dfn>,</td></tr>
<tr><th id="122">122</th><td>    <i>// Not valid as a first macro fusion instruction</i></td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="llvm::X86::FirstMacroFusionInstKind::Invalid" title='llvm::X86::FirstMacroFusionInstKind::Invalid' data-ref="llvm::X86::FirstMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Invalid">Invalid</dfn></td></tr>
<tr><th id="124">124</th><td>  };</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</dfn> {</td></tr>
<tr><th id="127">127</th><td>    <i>// JA, JB and variants.</i></td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::X86::SecondMacroFusionInstKind::AB" title='llvm::X86::SecondMacroFusionInstKind::AB' data-ref="llvm::X86::SecondMacroFusionInstKind::AB" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..AB">AB</dfn>,</td></tr>
<tr><th id="129">129</th><td>    <i>// JE, JL, JG and variants.</i></td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::X86::SecondMacroFusionInstKind::ELG" title='llvm::X86::SecondMacroFusionInstKind::ELG' data-ref="llvm::X86::SecondMacroFusionInstKind::ELG" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..ELG">ELG</dfn>,</td></tr>
<tr><th id="131">131</th><td>    <i>// JS, JP, JO and variants</i></td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="llvm::X86::SecondMacroFusionInstKind::SPO" title='llvm::X86::SecondMacroFusionInstKind::SPO' data-ref="llvm::X86::SecondMacroFusionInstKind::SPO" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..SPO">SPO</dfn>,</td></tr>
<tr><th id="133">133</th><td>    <i>// Not a fusible jump.</i></td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::X86::SecondMacroFusionInstKind::Invalid" title='llvm::X86::SecondMacroFusionInstKind::Invalid' data-ref="llvm::X86::SecondMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..Invalid">Invalid</dfn>,</td></tr>
<tr><th id="135">135</th><td>  };</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc">/// <span class="command">\returns</span> the type of the first instruction in macro-fusion.</i></td></tr>
<tr><th id="138">138</th><td>  <b>inline</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a></td></tr>
<tr><th id="139">139</th><td>  <dfn class="decl def fn" id="_ZN4llvm3X8632classifyFirstOpcodeInMacroFusionEj" title='llvm::X86::classifyFirstOpcodeInMacroFusion' data-ref="_ZN4llvm3X8632classifyFirstOpcodeInMacroFusionEj" data-ref-filename="_ZN4llvm3X8632classifyFirstOpcodeInMacroFusionEj">classifyFirstOpcodeInMacroFusion</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Opcode" title='Opcode' data-type='unsigned int' data-ref="42Opcode" data-ref-filename="42Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="140">140</th><td>    <b>switch</b> (<a class="local col2 ref" href="#42Opcode" title='Opcode' data-ref="42Opcode" data-ref-filename="42Opcode">Opcode</a>) {</td></tr>
<tr><th id="141">141</th><td>    <b>default</b>:</td></tr>
<tr><th id="142">142</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Invalid" title='llvm::X86::FirstMacroFusionInstKind::Invalid' data-ref="llvm::X86::FirstMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Invalid">Invalid</a>;</td></tr>
<tr><th id="143">143</th><td>    <i>// TEST</i></td></tr>
<tr><th id="144">144</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16i16" title='llvm::X86::TEST16i16' data-ref="llvm::X86::TEST16i16" data-ref-filename="llvm..X86..TEST16i16">TEST16i16</a>:</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16mr" title='llvm::X86::TEST16mr' data-ref="llvm::X86::TEST16mr" data-ref-filename="llvm..X86..TEST16mr">TEST16mr</a>:</td></tr>
<tr><th id="146">146</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16ri" title='llvm::X86::TEST16ri' data-ref="llvm::X86::TEST16ri" data-ref-filename="llvm..X86..TEST16ri">TEST16ri</a>:</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>:</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32i32" title='llvm::X86::TEST32i32' data-ref="llvm::X86::TEST32i32" data-ref-filename="llvm..X86..TEST32i32">TEST32i32</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32mr" title='llvm::X86::TEST32mr' data-ref="llvm::X86::TEST32mr" data-ref-filename="llvm..X86..TEST32mr">TEST32mr</a>:</td></tr>
<tr><th id="150">150</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32ri" title='llvm::X86::TEST32ri' data-ref="llvm::X86::TEST32ri" data-ref-filename="llvm..X86..TEST32ri">TEST32ri</a>:</td></tr>
<tr><th id="151">151</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>:</td></tr>
<tr><th id="152">152</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64i32" title='llvm::X86::TEST64i32' data-ref="llvm::X86::TEST64i32" data-ref-filename="llvm..X86..TEST64i32">TEST64i32</a>:</td></tr>
<tr><th id="153">153</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64mr" title='llvm::X86::TEST64mr' data-ref="llvm::X86::TEST64mr" data-ref-filename="llvm..X86..TEST64mr">TEST64mr</a>:</td></tr>
<tr><th id="154">154</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64ri32" title='llvm::X86::TEST64ri32' data-ref="llvm::X86::TEST64ri32" data-ref-filename="llvm..X86..TEST64ri32">TEST64ri32</a>:</td></tr>
<tr><th id="155">155</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>:</td></tr>
<tr><th id="156">156</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8i8" title='llvm::X86::TEST8i8' data-ref="llvm::X86::TEST8i8" data-ref-filename="llvm..X86..TEST8i8">TEST8i8</a>:</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8mr" title='llvm::X86::TEST8mr' data-ref="llvm::X86::TEST8mr" data-ref-filename="llvm..X86..TEST8mr">TEST8mr</a>:</td></tr>
<tr><th id="158">158</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8ri" title='llvm::X86::TEST8ri' data-ref="llvm::X86::TEST8ri" data-ref-filename="llvm..X86..TEST8ri">TEST8ri</a>:</td></tr>
<tr><th id="159">159</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>:</td></tr>
<tr><th id="160">160</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Test" title='llvm::X86::FirstMacroFusionInstKind::Test' data-ref="llvm::X86::FirstMacroFusionInstKind::Test" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Test">Test</a>;</td></tr>
<tr><th id="161">161</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16i16" title='llvm::X86::AND16i16' data-ref="llvm::X86::AND16i16" data-ref-filename="llvm..X86..AND16i16">AND16i16</a>:</td></tr>
<tr><th id="162">162</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri" title='llvm::X86::AND16ri' data-ref="llvm::X86::AND16ri" data-ref-filename="llvm..X86..AND16ri">AND16ri</a>:</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri8" title='llvm::X86::AND16ri8' data-ref="llvm::X86::AND16ri8" data-ref-filename="llvm..X86..AND16ri8">AND16ri8</a>:</td></tr>
<tr><th id="164">164</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rm" title='llvm::X86::AND16rm' data-ref="llvm::X86::AND16rm" data-ref-filename="llvm..X86..AND16rm">AND16rm</a>:</td></tr>
<tr><th id="165">165</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rr" title='llvm::X86::AND16rr' data-ref="llvm::X86::AND16rr" data-ref-filename="llvm..X86..AND16rr">AND16rr</a>:</td></tr>
<tr><th id="166">166</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rr_REV" title='llvm::X86::AND16rr_REV' data-ref="llvm::X86::AND16rr_REV" data-ref-filename="llvm..X86..AND16rr_REV">AND16rr_REV</a>:</td></tr>
<tr><th id="167">167</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32i32" title='llvm::X86::AND32i32' data-ref="llvm::X86::AND32i32" data-ref-filename="llvm..X86..AND32i32">AND32i32</a>:</td></tr>
<tr><th id="168">168</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri" title='llvm::X86::AND32ri' data-ref="llvm::X86::AND32ri" data-ref-filename="llvm..X86..AND32ri">AND32ri</a>:</td></tr>
<tr><th id="169">169</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri8" title='llvm::X86::AND32ri8' data-ref="llvm::X86::AND32ri8" data-ref-filename="llvm..X86..AND32ri8">AND32ri8</a>:</td></tr>
<tr><th id="170">170</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rm" title='llvm::X86::AND32rm' data-ref="llvm::X86::AND32rm" data-ref-filename="llvm..X86..AND32rm">AND32rm</a>:</td></tr>
<tr><th id="171">171</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rr" title='llvm::X86::AND32rr' data-ref="llvm::X86::AND32rr" data-ref-filename="llvm..X86..AND32rr">AND32rr</a>:</td></tr>
<tr><th id="172">172</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rr_REV" title='llvm::X86::AND32rr_REV' data-ref="llvm::X86::AND32rr_REV" data-ref-filename="llvm..X86..AND32rr_REV">AND32rr_REV</a>:</td></tr>
<tr><th id="173">173</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64i32" title='llvm::X86::AND64i32' data-ref="llvm::X86::AND64i32" data-ref-filename="llvm..X86..AND64i32">AND64i32</a>:</td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri32" title='llvm::X86::AND64ri32' data-ref="llvm::X86::AND64ri32" data-ref-filename="llvm..X86..AND64ri32">AND64ri32</a>:</td></tr>
<tr><th id="175">175</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri8" title='llvm::X86::AND64ri8' data-ref="llvm::X86::AND64ri8" data-ref-filename="llvm..X86..AND64ri8">AND64ri8</a>:</td></tr>
<tr><th id="176">176</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rm" title='llvm::X86::AND64rm' data-ref="llvm::X86::AND64rm" data-ref-filename="llvm..X86..AND64rm">AND64rm</a>:</td></tr>
<tr><th id="177">177</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rr" title='llvm::X86::AND64rr' data-ref="llvm::X86::AND64rr" data-ref-filename="llvm..X86..AND64rr">AND64rr</a>:</td></tr>
<tr><th id="178">178</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rr_REV" title='llvm::X86::AND64rr_REV' data-ref="llvm::X86::AND64rr_REV" data-ref-filename="llvm..X86..AND64rr_REV">AND64rr_REV</a>:</td></tr>
<tr><th id="179">179</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8i8" title='llvm::X86::AND8i8' data-ref="llvm::X86::AND8i8" data-ref-filename="llvm..X86..AND8i8">AND8i8</a>:</td></tr>
<tr><th id="180">180</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri" title='llvm::X86::AND8ri' data-ref="llvm::X86::AND8ri" data-ref-filename="llvm..X86..AND8ri">AND8ri</a>:</td></tr>
<tr><th id="181">181</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri8" title='llvm::X86::AND8ri8' data-ref="llvm::X86::AND8ri8" data-ref-filename="llvm..X86..AND8ri8">AND8ri8</a>:</td></tr>
<tr><th id="182">182</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rm" title='llvm::X86::AND8rm' data-ref="llvm::X86::AND8rm" data-ref-filename="llvm..X86..AND8rm">AND8rm</a>:</td></tr>
<tr><th id="183">183</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rr" title='llvm::X86::AND8rr' data-ref="llvm::X86::AND8rr" data-ref-filename="llvm..X86..AND8rr">AND8rr</a>:</td></tr>
<tr><th id="184">184</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rr_REV" title='llvm::X86::AND8rr_REV' data-ref="llvm::X86::AND8rr_REV" data-ref-filename="llvm..X86..AND8rr_REV">AND8rr_REV</a>:</td></tr>
<tr><th id="185">185</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::And" title='llvm::X86::FirstMacroFusionInstKind::And' data-ref="llvm::X86::FirstMacroFusionInstKind::And" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..And">And</a>;</td></tr>
<tr><th id="186">186</th><td>    <i>// CMP</i></td></tr>
<tr><th id="187">187</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16i16" title='llvm::X86::CMP16i16' data-ref="llvm::X86::CMP16i16" data-ref-filename="llvm..X86..CMP16i16">CMP16i16</a>:</td></tr>
<tr><th id="188">188</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16mr" title='llvm::X86::CMP16mr' data-ref="llvm::X86::CMP16mr" data-ref-filename="llvm..X86..CMP16mr">CMP16mr</a>:</td></tr>
<tr><th id="189">189</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:</td></tr>
<tr><th id="190">190</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="191">191</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rm" title='llvm::X86::CMP16rm' data-ref="llvm::X86::CMP16rm" data-ref-filename="llvm..X86..CMP16rm">CMP16rm</a>:</td></tr>
<tr><th id="192">192</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rr" title='llvm::X86::CMP16rr' data-ref="llvm::X86::CMP16rr" data-ref-filename="llvm..X86..CMP16rr">CMP16rr</a>:</td></tr>
<tr><th id="193">193</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rr_REV" title='llvm::X86::CMP16rr_REV' data-ref="llvm::X86::CMP16rr_REV" data-ref-filename="llvm..X86..CMP16rr_REV">CMP16rr_REV</a>:</td></tr>
<tr><th id="194">194</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32i32" title='llvm::X86::CMP32i32' data-ref="llvm::X86::CMP32i32" data-ref-filename="llvm..X86..CMP32i32">CMP32i32</a>:</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32mr" title='llvm::X86::CMP32mr' data-ref="llvm::X86::CMP32mr" data-ref-filename="llvm..X86..CMP32mr">CMP32mr</a>:</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:</td></tr>
<tr><th id="197">197</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="198">198</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rm" title='llvm::X86::CMP32rm' data-ref="llvm::X86::CMP32rm" data-ref-filename="llvm..X86..CMP32rm">CMP32rm</a>:</td></tr>
<tr><th id="199">199</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rr" title='llvm::X86::CMP32rr' data-ref="llvm::X86::CMP32rr" data-ref-filename="llvm..X86..CMP32rr">CMP32rr</a>:</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rr_REV" title='llvm::X86::CMP32rr_REV' data-ref="llvm::X86::CMP32rr_REV" data-ref-filename="llvm..X86..CMP32rr_REV">CMP32rr_REV</a>:</td></tr>
<tr><th id="201">201</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64i32" title='llvm::X86::CMP64i32' data-ref="llvm::X86::CMP64i32" data-ref-filename="llvm..X86..CMP64i32">CMP64i32</a>:</td></tr>
<tr><th id="202">202</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64mr" title='llvm::X86::CMP64mr' data-ref="llvm::X86::CMP64mr" data-ref-filename="llvm..X86..CMP64mr">CMP64mr</a>:</td></tr>
<tr><th id="203">203</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:</td></tr>
<tr><th id="204">204</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rm" title='llvm::X86::CMP64rm' data-ref="llvm::X86::CMP64rm" data-ref-filename="llvm..X86..CMP64rm">CMP64rm</a>:</td></tr>
<tr><th id="206">206</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rr" title='llvm::X86::CMP64rr' data-ref="llvm::X86::CMP64rr" data-ref-filename="llvm..X86..CMP64rr">CMP64rr</a>:</td></tr>
<tr><th id="207">207</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rr_REV" title='llvm::X86::CMP64rr_REV' data-ref="llvm::X86::CMP64rr_REV" data-ref-filename="llvm..X86..CMP64rr_REV">CMP64rr_REV</a>:</td></tr>
<tr><th id="208">208</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8i8" title='llvm::X86::CMP8i8' data-ref="llvm::X86::CMP8i8" data-ref-filename="llvm..X86..CMP8i8">CMP8i8</a>:</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8mr" title='llvm::X86::CMP8mr' data-ref="llvm::X86::CMP8mr" data-ref-filename="llvm..X86..CMP8mr">CMP8mr</a>:</td></tr>
<tr><th id="210">210</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:</td></tr>
<tr><th id="211">211</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri8" title='llvm::X86::CMP8ri8' data-ref="llvm::X86::CMP8ri8" data-ref-filename="llvm..X86..CMP8ri8">CMP8ri8</a>:</td></tr>
<tr><th id="212">212</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rm" title='llvm::X86::CMP8rm' data-ref="llvm::X86::CMP8rm" data-ref-filename="llvm..X86..CMP8rm">CMP8rm</a>:</td></tr>
<tr><th id="213">213</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rr" title='llvm::X86::CMP8rr' data-ref="llvm::X86::CMP8rr" data-ref-filename="llvm..X86..CMP8rr">CMP8rr</a>:</td></tr>
<tr><th id="214">214</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rr_REV" title='llvm::X86::CMP8rr_REV' data-ref="llvm::X86::CMP8rr_REV" data-ref-filename="llvm..X86..CMP8rr_REV">CMP8rr_REV</a>:</td></tr>
<tr><th id="215">215</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Cmp" title='llvm::X86::FirstMacroFusionInstKind::Cmp' data-ref="llvm::X86::FirstMacroFusionInstKind::Cmp" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Cmp">Cmp</a>;</td></tr>
<tr><th id="216">216</th><td>    <i>// ADD</i></td></tr>
<tr><th id="217">217</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16i16" title='llvm::X86::ADD16i16' data-ref="llvm::X86::ADD16i16" data-ref-filename="llvm..X86..ADD16i16">ADD16i16</a>:</td></tr>
<tr><th id="218">218</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:</td></tr>
<tr><th id="219">219</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8" title='llvm::X86::ADD16ri8' data-ref="llvm::X86::ADD16ri8" data-ref-filename="llvm..X86..ADD16ri8">ADD16ri8</a>:</td></tr>
<tr><th id="220">220</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rm" title='llvm::X86::ADD16rm' data-ref="llvm::X86::ADD16rm" data-ref-filename="llvm..X86..ADD16rm">ADD16rm</a>:</td></tr>
<tr><th id="221">221</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr" title='llvm::X86::ADD16rr' data-ref="llvm::X86::ADD16rr" data-ref-filename="llvm..X86..ADD16rr">ADD16rr</a>:</td></tr>
<tr><th id="222">222</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr_REV" title='llvm::X86::ADD16rr_REV' data-ref="llvm::X86::ADD16rr_REV" data-ref-filename="llvm..X86..ADD16rr_REV">ADD16rr_REV</a>:</td></tr>
<tr><th id="223">223</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32i32" title='llvm::X86::ADD32i32' data-ref="llvm::X86::ADD32i32" data-ref-filename="llvm..X86..ADD32i32">ADD32i32</a>:</td></tr>
<tr><th id="224">224</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>:</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8" title='llvm::X86::ADD32ri8' data-ref="llvm::X86::ADD32ri8" data-ref-filename="llvm..X86..ADD32ri8">ADD32ri8</a>:</td></tr>
<tr><th id="226">226</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rm" title='llvm::X86::ADD32rm' data-ref="llvm::X86::ADD32rm" data-ref-filename="llvm..X86..ADD32rm">ADD32rm</a>:</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr" title='llvm::X86::ADD32rr' data-ref="llvm::X86::ADD32rr" data-ref-filename="llvm..X86..ADD32rr">ADD32rr</a>:</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr_REV" title='llvm::X86::ADD32rr_REV' data-ref="llvm::X86::ADD32rr_REV" data-ref-filename="llvm..X86..ADD32rr_REV">ADD32rr_REV</a>:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64i32" title='llvm::X86::ADD64i32' data-ref="llvm::X86::ADD64i32" data-ref-filename="llvm..X86..ADD64i32">ADD64i32</a>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>:</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8" title='llvm::X86::ADD64ri8' data-ref="llvm::X86::ADD64ri8" data-ref-filename="llvm..X86..ADD64ri8">ADD64ri8</a>:</td></tr>
<tr><th id="232">232</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rm" title='llvm::X86::ADD64rm' data-ref="llvm::X86::ADD64rm" data-ref-filename="llvm..X86..ADD64rm">ADD64rm</a>:</td></tr>
<tr><th id="233">233</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>:</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr_REV" title='llvm::X86::ADD64rr_REV' data-ref="llvm::X86::ADD64rr_REV" data-ref-filename="llvm..X86..ADD64rr_REV">ADD64rr_REV</a>:</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8i8" title='llvm::X86::ADD8i8' data-ref="llvm::X86::ADD8i8" data-ref-filename="llvm..X86..ADD8i8">ADD8i8</a>:</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:</td></tr>
<tr><th id="237">237</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri8" title='llvm::X86::ADD8ri8' data-ref="llvm::X86::ADD8ri8" data-ref-filename="llvm..X86..ADD8ri8">ADD8ri8</a>:</td></tr>
<tr><th id="238">238</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rm" title='llvm::X86::ADD8rm' data-ref="llvm::X86::ADD8rm" data-ref-filename="llvm..X86..ADD8rm">ADD8rm</a>:</td></tr>
<tr><th id="239">239</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr" title='llvm::X86::ADD8rr' data-ref="llvm::X86::ADD8rr" data-ref-filename="llvm..X86..ADD8rr">ADD8rr</a>:</td></tr>
<tr><th id="240">240</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr_REV" title='llvm::X86::ADD8rr_REV' data-ref="llvm::X86::ADD8rr_REV" data-ref-filename="llvm..X86..ADD8rr_REV">ADD8rr_REV</a>:</td></tr>
<tr><th id="241">241</th><td>    <i>// SUB</i></td></tr>
<tr><th id="242">242</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16i16" title='llvm::X86::SUB16i16' data-ref="llvm::X86::SUB16i16" data-ref-filename="llvm..X86..SUB16i16">SUB16i16</a>:</td></tr>
<tr><th id="243">243</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:</td></tr>
<tr><th id="244">244</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="245">245</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:</td></tr>
<tr><th id="246">246</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr_REV" title='llvm::X86::SUB16rr_REV' data-ref="llvm::X86::SUB16rr_REV" data-ref-filename="llvm..X86..SUB16rr_REV">SUB16rr_REV</a>:</td></tr>
<tr><th id="248">248</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32i32" title='llvm::X86::SUB32i32' data-ref="llvm::X86::SUB32i32" data-ref-filename="llvm..X86..SUB32i32">SUB32i32</a>:</td></tr>
<tr><th id="249">249</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:</td></tr>
<tr><th id="250">250</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:</td></tr>
<tr><th id="251">251</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:</td></tr>
<tr><th id="252">252</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:</td></tr>
<tr><th id="253">253</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr_REV" title='llvm::X86::SUB32rr_REV' data-ref="llvm::X86::SUB32rr_REV" data-ref-filename="llvm..X86..SUB32rr_REV">SUB32rr_REV</a>:</td></tr>
<tr><th id="254">254</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64i32" title='llvm::X86::SUB64i32' data-ref="llvm::X86::SUB64i32" data-ref-filename="llvm..X86..SUB64i32">SUB64i32</a>:</td></tr>
<tr><th id="255">255</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:</td></tr>
<tr><th id="256">256</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:</td></tr>
<tr><th id="257">257</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:</td></tr>
<tr><th id="258">258</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:</td></tr>
<tr><th id="259">259</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr_REV" title='llvm::X86::SUB64rr_REV' data-ref="llvm::X86::SUB64rr_REV" data-ref-filename="llvm..X86..SUB64rr_REV">SUB64rr_REV</a>:</td></tr>
<tr><th id="260">260</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8i8" title='llvm::X86::SUB8i8' data-ref="llvm::X86::SUB8i8" data-ref-filename="llvm..X86..SUB8i8">SUB8i8</a>:</td></tr>
<tr><th id="261">261</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:</td></tr>
<tr><th id="262">262</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri8" title='llvm::X86::SUB8ri8' data-ref="llvm::X86::SUB8ri8" data-ref-filename="llvm..X86..SUB8ri8">SUB8ri8</a>:</td></tr>
<tr><th id="263">263</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:</td></tr>
<tr><th id="264">264</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>:</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr_REV" title='llvm::X86::SUB8rr_REV' data-ref="llvm::X86::SUB8rr_REV" data-ref-filename="llvm..X86..SUB8rr_REV">SUB8rr_REV</a>:</td></tr>
<tr><th id="266">266</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::AddSub" title='llvm::X86::FirstMacroFusionInstKind::AddSub' data-ref="llvm::X86::FirstMacroFusionInstKind::AddSub" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..AddSub">AddSub</a>;</td></tr>
<tr><th id="267">267</th><td>    <i>// INC</i></td></tr>
<tr><th id="268">268</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>:</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r_alt" title='llvm::X86::INC16r_alt' data-ref="llvm::X86::INC16r_alt" data-ref-filename="llvm..X86..INC16r_alt">INC16r_alt</a>:</td></tr>
<tr><th id="270">270</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>:</td></tr>
<tr><th id="271">271</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r_alt" title='llvm::X86::INC32r_alt' data-ref="llvm::X86::INC32r_alt" data-ref-filename="llvm..X86..INC32r_alt">INC32r_alt</a>:</td></tr>
<tr><th id="272">272</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC64r" title='llvm::X86::INC64r' data-ref="llvm::X86::INC64r" data-ref-filename="llvm..X86..INC64r">INC64r</a>:</td></tr>
<tr><th id="273">273</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC8r" title='llvm::X86::INC8r' data-ref="llvm::X86::INC8r" data-ref-filename="llvm..X86..INC8r">INC8r</a>:</td></tr>
<tr><th id="274">274</th><td>    <i>// DEC</i></td></tr>
<tr><th id="275">275</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>:</td></tr>
<tr><th id="276">276</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r_alt" title='llvm::X86::DEC16r_alt' data-ref="llvm::X86::DEC16r_alt" data-ref-filename="llvm..X86..DEC16r_alt">DEC16r_alt</a>:</td></tr>
<tr><th id="277">277</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>:</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r_alt" title='llvm::X86::DEC32r_alt' data-ref="llvm::X86::DEC32r_alt" data-ref-filename="llvm..X86..DEC32r_alt">DEC32r_alt</a>:</td></tr>
<tr><th id="279">279</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC64r" title='llvm::X86::DEC64r' data-ref="llvm::X86::DEC64r" data-ref-filename="llvm..X86..DEC64r">DEC64r</a>:</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC8r" title='llvm::X86::DEC8r' data-ref="llvm::X86::DEC8r" data-ref-filename="llvm..X86..DEC8r">DEC8r</a>:</td></tr>
<tr><th id="281">281</th><td>      <b>return</b> <a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::IncDec" title='llvm::X86::FirstMacroFusionInstKind::IncDec' data-ref="llvm::X86::FirstMacroFusionInstKind::IncDec" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..IncDec">IncDec</a>;</td></tr>
<tr><th id="282">282</th><td>    }</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc">/// <span class="command">\returns</span> the type of the second instruction in macro-fusion.</i></td></tr>
<tr><th id="286">286</th><td>  <b>inline</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a></td></tr>
<tr><th id="287">287</th><td>  <dfn class="decl def fn" id="_ZN4llvm3X8635classifySecondCondCodeInMacroFusionENS0_8CondCodeE" title='llvm::X86::classifySecondCondCodeInMacroFusion' data-ref="_ZN4llvm3X8635classifySecondCondCodeInMacroFusionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8635classifySecondCondCodeInMacroFusionENS0_8CondCodeE">classifySecondCondCodeInMacroFusion</dfn>(<span class="namespace">X86::</span><a class="type" href="#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col3 decl" id="43CC" title='CC' data-type='X86::CondCode' data-ref="43CC" data-ref-filename="43CC">CC</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <b>if</b> (<a class="local col3 ref" href="#43CC" title='CC' data-ref="43CC" data-ref-filename="43CC">CC</a> == <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>)</td></tr>
<tr><th id="289">289</th><td>      <b>return</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::Invalid" title='llvm::X86::SecondMacroFusionInstKind::Invalid' data-ref="llvm::X86::SecondMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..Invalid">Invalid</a>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>    <b>switch</b> (<a class="local col3 ref" href="#43CC" title='CC' data-ref="43CC" data-ref-filename="43CC">CC</a>) {</td></tr>
<tr><th id="292">292</th><td>    <b>default</b>:</td></tr>
<tr><th id="293">293</th><td>      <b>return</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::Invalid" title='llvm::X86::SecondMacroFusionInstKind::Invalid' data-ref="llvm::X86::SecondMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..Invalid">Invalid</a>;</td></tr>
<tr><th id="294">294</th><td>    <i>// JE,JZ</i></td></tr>
<tr><th id="295">295</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>:</td></tr>
<tr><th id="296">296</th><td>    <i>// JNE,JNZ</i></td></tr>
<tr><th id="297">297</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>:</td></tr>
<tr><th id="298">298</th><td>    <i>// JL,JNGE</i></td></tr>
<tr><th id="299">299</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>:</td></tr>
<tr><th id="300">300</th><td>    <i>// JLE,JNG</i></td></tr>
<tr><th id="301">301</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>:</td></tr>
<tr><th id="302">302</th><td>    <i>// JG,JNLE</i></td></tr>
<tr><th id="303">303</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>:</td></tr>
<tr><th id="304">304</th><td>    <i>// JGE,JNL</i></td></tr>
<tr><th id="305">305</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>:</td></tr>
<tr><th id="306">306</th><td>      <b>return</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::ELG" title='llvm::X86::SecondMacroFusionInstKind::ELG' data-ref="llvm::X86::SecondMacroFusionInstKind::ELG" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..ELG">ELG</a>;</td></tr>
<tr><th id="307">307</th><td>    <i>// JB,JC</i></td></tr>
<tr><th id="308">308</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>:</td></tr>
<tr><th id="309">309</th><td>    <i>// JNA,JBE</i></td></tr>
<tr><th id="310">310</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>:</td></tr>
<tr><th id="311">311</th><td>    <i>// JA,JNBE</i></td></tr>
<tr><th id="312">312</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>:</td></tr>
<tr><th id="313">313</th><td>    <i>// JAE,JNC,JNB</i></td></tr>
<tr><th id="314">314</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>:</td></tr>
<tr><th id="315">315</th><td>      <b>return</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::AB" title='llvm::X86::SecondMacroFusionInstKind::AB' data-ref="llvm::X86::SecondMacroFusionInstKind::AB" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..AB">AB</a>;</td></tr>
<tr><th id="316">316</th><td>    <i>// JS</i></td></tr>
<tr><th id="317">317</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_S" title='llvm::X86::COND_S' data-ref="llvm::X86::COND_S" data-ref-filename="llvm..X86..COND_S">COND_S</a>:</td></tr>
<tr><th id="318">318</th><td>    <i>// JNS</i></td></tr>
<tr><th id="319">319</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_NS" title='llvm::X86::COND_NS' data-ref="llvm::X86::COND_NS" data-ref-filename="llvm..X86..COND_NS">COND_NS</a>:</td></tr>
<tr><th id="320">320</th><td>    <i>// JP,JPE</i></td></tr>
<tr><th id="321">321</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>:</td></tr>
<tr><th id="322">322</th><td>    <i>// JNP,JPO</i></td></tr>
<tr><th id="323">323</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a>:</td></tr>
<tr><th id="324">324</th><td>    <i>// JO</i></td></tr>
<tr><th id="325">325</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_O" title='llvm::X86::COND_O' data-ref="llvm::X86::COND_O" data-ref-filename="llvm..X86..COND_O">COND_O</a>:</td></tr>
<tr><th id="326">326</th><td>    <i>// JNO</i></td></tr>
<tr><th id="327">327</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="#llvm::X86::COND_NO" title='llvm::X86::COND_NO' data-ref="llvm::X86::COND_NO" data-ref-filename="llvm..X86..COND_NO">COND_NO</a>:</td></tr>
<tr><th id="328">328</th><td>      <b>return</b> <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::SPO" title='llvm::X86::SecondMacroFusionInstKind::SPO' data-ref="llvm::X86::SecondMacroFusionInstKind::SPO" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..SPO">SPO</a>;</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i class="doc">/// <span class="command">\param</span> <span class="arg">FirstKind</span> kind of the first instruction in macro fusion.</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">SecondKind</span> kind of the second instruction in macro fusion.</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// <span class="command">\returns</span> true if the two instruction can be macro fused.</i></td></tr>
<tr><th id="336">336</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm3X8612isMacroFusedENS0_24FirstMacroFusionInstKindENS0_25SecondMacroFusionInstKindE" title='llvm::X86::isMacroFused' data-ref="_ZN4llvm3X8612isMacroFusedENS0_24FirstMacroFusionInstKindENS0_25SecondMacroFusionInstKindE" data-ref-filename="_ZN4llvm3X8612isMacroFusedENS0_24FirstMacroFusionInstKindENS0_25SecondMacroFusionInstKindE">isMacroFused</dfn>(<a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a> <dfn class="local col4 decl" id="44FirstKind" title='FirstKind' data-type='llvm::X86::FirstMacroFusionInstKind' data-ref="44FirstKind" data-ref-filename="44FirstKind">FirstKind</dfn>,</td></tr>
<tr><th id="337">337</th><td>                           <a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a> <dfn class="local col5 decl" id="45SecondKind" title='SecondKind' data-type='llvm::X86::SecondMacroFusionInstKind' data-ref="45SecondKind" data-ref-filename="45SecondKind">SecondKind</dfn>) {</td></tr>
<tr><th id="338">338</th><td>    <b>switch</b> (<a class="local col4 ref" href="#44FirstKind" title='FirstKind' data-ref="44FirstKind" data-ref-filename="44FirstKind">FirstKind</a>) {</td></tr>
<tr><th id="339">339</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Test" title='llvm::X86::FirstMacroFusionInstKind::Test' data-ref="llvm::X86::FirstMacroFusionInstKind::Test" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Test">Test</a>:</td></tr>
<tr><th id="340">340</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::And" title='llvm::X86::FirstMacroFusionInstKind::And' data-ref="llvm::X86::FirstMacroFusionInstKind::And" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..And">And</a>:</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="342">342</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Cmp" title='llvm::X86::FirstMacroFusionInstKind::Cmp' data-ref="llvm::X86::FirstMacroFusionInstKind::Cmp" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Cmp">Cmp</a>:</td></tr>
<tr><th id="343">343</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::AddSub" title='llvm::X86::FirstMacroFusionInstKind::AddSub' data-ref="llvm::X86::FirstMacroFusionInstKind::AddSub" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..AddSub">AddSub</a>:</td></tr>
<tr><th id="344">344</th><td>      <b>return</b> <a class="local col5 ref" href="#45SecondKind" title='SecondKind' data-ref="45SecondKind" data-ref-filename="45SecondKind">SecondKind</a> == <span class="namespace">X86::</span><a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::AB" title='llvm::X86::SecondMacroFusionInstKind::AB' data-ref="llvm::X86::SecondMacroFusionInstKind::AB" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..AB">AB</a> ||</td></tr>
<tr><th id="345">345</th><td>             <a class="local col5 ref" href="#45SecondKind" title='SecondKind' data-ref="45SecondKind" data-ref-filename="45SecondKind">SecondKind</a> == <span class="namespace">X86::</span><a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::ELG" title='llvm::X86::SecondMacroFusionInstKind::ELG' data-ref="llvm::X86::SecondMacroFusionInstKind::ELG" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..ELG">ELG</a>;</td></tr>
<tr><th id="346">346</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::IncDec" title='llvm::X86::FirstMacroFusionInstKind::IncDec' data-ref="llvm::X86::FirstMacroFusionInstKind::IncDec" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..IncDec">IncDec</a>:</td></tr>
<tr><th id="347">347</th><td>      <b>return</b> <a class="local col5 ref" href="#45SecondKind" title='SecondKind' data-ref="45SecondKind" data-ref-filename="45SecondKind">SecondKind</a> == <span class="namespace">X86::</span><a class="type" href="#llvm::X86::SecondMacroFusionInstKind" title='llvm::X86::SecondMacroFusionInstKind' data-ref="llvm::X86::SecondMacroFusionInstKind" data-ref-filename="llvm..X86..SecondMacroFusionInstKind">SecondMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::SecondMacroFusionInstKind::ELG" title='llvm::X86::SecondMacroFusionInstKind::ELG' data-ref="llvm::X86::SecondMacroFusionInstKind::ELG" data-ref-filename="llvm..X86..SecondMacroFusionInstKind..ELG">ELG</a>;</td></tr>
<tr><th id="348">348</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="type" href="#llvm::X86::FirstMacroFusionInstKind" title='llvm::X86::FirstMacroFusionInstKind' data-ref="llvm::X86::FirstMacroFusionInstKind" data-ref-filename="llvm..X86..FirstMacroFusionInstKind">FirstMacroFusionInstKind</a>::<a class="enum" href="#llvm::X86::FirstMacroFusionInstKind::Invalid" title='llvm::X86::FirstMacroFusionInstKind::Invalid' data-ref="llvm::X86::FirstMacroFusionInstKind::Invalid" data-ref-filename="llvm..X86..FirstMacroFusionInstKind..Invalid">Invalid</a>:</td></tr>
<tr><th id="349">349</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown fusion type"</q>);</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i class="doc">/// Defines the possible values of the branch boundary alignment mask.</i></td></tr>
<tr><th id="355">355</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::AlignBranchBoundaryKind" title='llvm::X86::AlignBranchBoundaryKind' data-ref="llvm::X86::AlignBranchBoundaryKind" data-ref-filename="llvm..X86..AlignBranchBoundaryKind">AlignBranchBoundaryKind</dfn> : uint8_t {</td></tr>
<tr><th id="356">356</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchNone" title='llvm::X86::AlignBranchNone' data-ref="llvm::X86::AlignBranchNone" data-ref-filename="llvm..X86..AlignBranchNone">AlignBranchNone</dfn> = <var>0</var>,</td></tr>
<tr><th id="357">357</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchFused" title='llvm::X86::AlignBranchFused' data-ref="llvm::X86::AlignBranchFused" data-ref-filename="llvm..X86..AlignBranchFused">AlignBranchFused</dfn> = <var>1U</var> &lt;&lt; <var>0</var>,</td></tr>
<tr><th id="358">358</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchJcc" title='llvm::X86::AlignBranchJcc' data-ref="llvm::X86::AlignBranchJcc" data-ref-filename="llvm..X86..AlignBranchJcc">AlignBranchJcc</dfn> = <var>1U</var> &lt;&lt; <var>1</var>,</td></tr>
<tr><th id="359">359</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchJmp" title='llvm::X86::AlignBranchJmp' data-ref="llvm::X86::AlignBranchJmp" data-ref-filename="llvm..X86..AlignBranchJmp">AlignBranchJmp</dfn> = <var>1U</var> &lt;&lt; <var>2</var>,</td></tr>
<tr><th id="360">360</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchCall" title='llvm::X86::AlignBranchCall' data-ref="llvm::X86::AlignBranchCall" data-ref-filename="llvm..X86..AlignBranchCall">AlignBranchCall</dfn> = <var>1U</var> &lt;&lt; <var>3</var>,</td></tr>
<tr><th id="361">361</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchRet" title='llvm::X86::AlignBranchRet' data-ref="llvm::X86::AlignBranchRet" data-ref-filename="llvm..X86..AlignBranchRet">AlignBranchRet</dfn> = <var>1U</var> &lt;&lt; <var>4</var>,</td></tr>
<tr><th id="362">362</th><td>    <dfn class="enum" id="llvm::X86::AlignBranchIndirect" title='llvm::X86::AlignBranchIndirect' data-ref="llvm::X86::AlignBranchIndirect" data-ref-filename="llvm..X86..AlignBranchIndirect">AlignBranchIndirect</dfn> = <var>1U</var> &lt;&lt; <var>5</var></td></tr>
<tr><th id="363">363</th><td>  };</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// Defines the encoding values for segment override prefix.</i></td></tr>
<tr><th id="366">366</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86::EncodingOfSegmentOverridePrefix" title='llvm::X86::EncodingOfSegmentOverridePrefix' data-ref="llvm::X86::EncodingOfSegmentOverridePrefix" data-ref-filename="llvm..X86..EncodingOfSegmentOverridePrefix">EncodingOfSegmentOverridePrefix</dfn> : uint8_t {</td></tr>
<tr><th id="367">367</th><td>    <dfn class="enum" id="llvm::X86::CS_Encoding" title='llvm::X86::CS_Encoding' data-ref="llvm::X86::CS_Encoding" data-ref-filename="llvm..X86..CS_Encoding">CS_Encoding</dfn> = <var>0x2E</var>,</td></tr>
<tr><th id="368">368</th><td>    <dfn class="enum" id="llvm::X86::DS_Encoding" title='llvm::X86::DS_Encoding' data-ref="llvm::X86::DS_Encoding" data-ref-filename="llvm..X86..DS_Encoding">DS_Encoding</dfn> = <var>0x3E</var>,</td></tr>
<tr><th id="369">369</th><td>    <dfn class="enum" id="llvm::X86::ES_Encoding" title='llvm::X86::ES_Encoding' data-ref="llvm::X86::ES_Encoding" data-ref-filename="llvm..X86..ES_Encoding">ES_Encoding</dfn> = <var>0x26</var>,</td></tr>
<tr><th id="370">370</th><td>    <dfn class="enum" id="llvm::X86::FS_Encoding" title='llvm::X86::FS_Encoding' data-ref="llvm::X86::FS_Encoding" data-ref-filename="llvm..X86..FS_Encoding">FS_Encoding</dfn> = <var>0x64</var>,</td></tr>
<tr><th id="371">371</th><td>    <dfn class="enum" id="llvm::X86::GS_Encoding" title='llvm::X86::GS_Encoding' data-ref="llvm::X86::GS_Encoding" data-ref-filename="llvm..X86..GS_Encoding">GS_Encoding</dfn> = <var>0x65</var>,</td></tr>
<tr><th id="372">372</th><td>    <dfn class="enum" id="llvm::X86::SS_Encoding" title='llvm::X86::SS_Encoding' data-ref="llvm::X86::SS_Encoding" data-ref-filename="llvm..X86..SS_Encoding">SS_Encoding</dfn> = <var>0x36</var></td></tr>
<tr><th id="373">373</th><td>  };</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i class="doc">/// Given a segment register, return the encoding of the segment override</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// prefix for it.</i></td></tr>
<tr><th id="377">377</th><td>  <b>inline</b> <a class="type" href="#llvm::X86::EncodingOfSegmentOverridePrefix" title='llvm::X86::EncodingOfSegmentOverridePrefix' data-ref="llvm::X86::EncodingOfSegmentOverridePrefix" data-ref-filename="llvm..X86..EncodingOfSegmentOverridePrefix">EncodingOfSegmentOverridePrefix</a></td></tr>
<tr><th id="378">378</th><td>  <dfn class="decl def fn" id="_ZN4llvm3X8630getSegmentOverridePrefixForRegEj" title='llvm::X86::getSegmentOverridePrefixForReg' data-ref="_ZN4llvm3X8630getSegmentOverridePrefixForRegEj" data-ref-filename="_ZN4llvm3X8630getSegmentOverridePrefixForRegEj">getSegmentOverridePrefixForReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg" data-ref-filename="46Reg">Reg</dfn>) {</td></tr>
<tr><th id="379">379</th><td>    <b>switch</b> (<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>) {</td></tr>
<tr><th id="380">380</th><td>    <b>default</b>:</td></tr>
<tr><th id="381">381</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown segment register!"</q>);</td></tr>
<tr><th id="382">382</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CS" title='llvm::X86::CS' data-ref="llvm::X86::CS" data-ref-filename="llvm..X86..CS">CS</a>:</td></tr>
<tr><th id="383">383</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::CS_Encoding" title='llvm::X86::CS_Encoding' data-ref="llvm::X86::CS_Encoding" data-ref-filename="llvm..X86..CS_Encoding">CS_Encoding</a>;</td></tr>
<tr><th id="384">384</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DS" title='llvm::X86::DS' data-ref="llvm::X86::DS" data-ref-filename="llvm..X86..DS">DS</a>:</td></tr>
<tr><th id="385">385</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::DS_Encoding" title='llvm::X86::DS_Encoding' data-ref="llvm::X86::DS_Encoding" data-ref-filename="llvm..X86..DS_Encoding">DS_Encoding</a>;</td></tr>
<tr><th id="386">386</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ES" title='llvm::X86::ES' data-ref="llvm::X86::ES" data-ref-filename="llvm..X86..ES">ES</a>:</td></tr>
<tr><th id="387">387</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::ES_Encoding" title='llvm::X86::ES_Encoding' data-ref="llvm::X86::ES_Encoding" data-ref-filename="llvm..X86..ES_Encoding">ES_Encoding</a>;</td></tr>
<tr><th id="388">388</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FS" title='llvm::X86::FS' data-ref="llvm::X86::FS" data-ref-filename="llvm..X86..FS">FS</a>:</td></tr>
<tr><th id="389">389</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::FS_Encoding" title='llvm::X86::FS_Encoding' data-ref="llvm::X86::FS_Encoding" data-ref-filename="llvm..X86..FS_Encoding">FS_Encoding</a>;</td></tr>
<tr><th id="390">390</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GS" title='llvm::X86::GS' data-ref="llvm::X86::GS" data-ref-filename="llvm..X86..GS">GS</a>:</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::GS_Encoding" title='llvm::X86::GS_Encoding' data-ref="llvm::X86::GS_Encoding" data-ref-filename="llvm..X86..GS_Encoding">GS_Encoding</a>;</td></tr>
<tr><th id="392">392</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SS" title='llvm::X86::SS' data-ref="llvm::X86::SS" data-ref-filename="llvm..X86..SS">SS</a>:</td></tr>
<tr><th id="393">393</th><td>      <b>return</b> <a class="enum" href="#llvm::X86::SS_Encoding" title='llvm::X86::SS_Encoding' data-ref="llvm::X86::SS_Encoding" data-ref-filename="llvm..X86..SS_Encoding">SS_Encoding</a>;</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>} <i>// end namespace X86;</i></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i class="doc">/// X86II - This namespace holds all of the target specific flags that</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">/// instruction info tracks.</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">///</i></td></tr>
<tr><th id="402">402</th><td><b>namespace</b> <span class="namespace">X86II</span> {</td></tr>
<tr><th id="403">403</th><td>  <i class="doc">/// Target Operand Flag enum.</i></td></tr>
<tr><th id="404">404</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86II::TOF" title='llvm::X86II::TOF' data-ref="llvm::X86II::TOF" data-ref-filename="llvm..X86II..TOF">TOF</dfn> {</td></tr>
<tr><th id="405">405</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="406">406</th><td><i>    // X86 Specific MachineOperand flags.</i></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>    <dfn class="enum" id="llvm::X86II::MO_NO_FLAG" title='llvm::X86II::MO_NO_FLAG' data-ref="llvm::X86II::MO_NO_FLAG" data-ref-filename="llvm..X86II..MO_NO_FLAG">MO_NO_FLAG</dfn>,</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <i class="doc">/// MO_GOT_ABSOLUTE_ADDRESS - On a symbol operand, this represents a</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">    /// relocation of:</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">    ///    SYMBOL_LABEL + [. - PICBASELABEL]</i></td></tr>
<tr><th id="413">413</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" title='llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS' data-ref="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" data-ref-filename="llvm..X86II..MO_GOT_ABSOLUTE_ADDRESS">MO_GOT_ABSOLUTE_ADDRESS</dfn>,</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>    <i class="doc">/// MO_PIC_BASE_OFFSET - On a symbol operand this indicates that the</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">    /// immediate should get the value of the symbol minus the PIC base label:</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">    ///    SYMBOL_LABEL - PICBASELABEL</i></td></tr>
<tr><th id="418">418</th><td>    <dfn class="enum" id="llvm::X86II::MO_PIC_BASE_OFFSET" title='llvm::X86II::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::MO_PIC_BASE_OFFSET" data-ref-filename="llvm..X86II..MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</dfn>,</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>    <i class="doc">/// MO_GOT - On a symbol operand this indicates that the immediate is the</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">    /// offset to the GOT entry for the symbol name from the base of the GOT.</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">    /// See the X86-64 ELF ABI supplement for more details.</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @GOT</span></i></td></tr>
<tr><th id="425">425</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOT" title='llvm::X86II::MO_GOT' data-ref="llvm::X86II::MO_GOT" data-ref-filename="llvm..X86II..MO_GOT">MO_GOT</dfn>,</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i class="doc">/// MO_GOTOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">    /// the offset to the location of the symbol name from the base of the GOT.</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">    /// See the X86-64 ELF ABI supplement for more details.</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @GOTOFF</span></i></td></tr>
<tr><th id="432">432</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOTOFF" title='llvm::X86II::MO_GOTOFF' data-ref="llvm::X86II::MO_GOTOFF" data-ref-filename="llvm..X86II..MO_GOTOFF">MO_GOTOFF</dfn>,</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>    <i class="doc">/// MO_GOTPCREL - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="435">435</th><td><i class="doc">    /// offset to the GOT entry for the symbol name from the current code</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">    /// location.</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="438">438</th><td><i class="doc">    /// See the X86-64 ELF ABI supplement for more details.</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @GOTPCREL</span></i></td></tr>
<tr><th id="440">440</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOTPCREL" title='llvm::X86II::MO_GOTPCREL' data-ref="llvm::X86II::MO_GOTPCREL" data-ref-filename="llvm..X86II..MO_GOTPCREL">MO_GOTPCREL</dfn>,</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>    <i class="doc">/// MO_PLT - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">    /// offset to the PLT entry of symbol name from the current code location.</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">    /// See the X86-64 ELF ABI supplement for more details.</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @PLT</span></i></td></tr>
<tr><th id="447">447</th><td>    <dfn class="enum" id="llvm::X86II::MO_PLT" title='llvm::X86II::MO_PLT' data-ref="llvm::X86II::MO_PLT" data-ref-filename="llvm..X86II..MO_PLT">MO_PLT</dfn>,</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <i class="doc">/// MO_TLSGD - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">    /// the offset of the GOT entry with the TLS index structure that contains</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">    /// the module number and variable offset for the symbol. Used in the</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">    /// general dynamic TLS access model.</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @TLSGD</span></i></td></tr>
<tr><th id="456">456</th><td>    <dfn class="enum" id="llvm::X86II::MO_TLSGD" title='llvm::X86II::MO_TLSGD' data-ref="llvm::X86II::MO_TLSGD" data-ref-filename="llvm..X86II..MO_TLSGD">MO_TLSGD</dfn>,</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>    <i class="doc">/// MO_TLSLD - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">    /// the offset of the GOT entry with the TLS index for the module that</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">    /// contains the symbol. When this index is passed to a call to</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">    /// __tls_get_addr, the function will return the base address of the TLS</i></td></tr>
<tr><th id="462">462</th><td><i class="doc">    /// block for the symbol. Used in the x86-64 local dynamic TLS access model.</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @TLSLD</span></i></td></tr>
<tr><th id="466">466</th><td>    <dfn class="enum" id="llvm::X86II::MO_TLSLD" title='llvm::X86II::MO_TLSLD' data-ref="llvm::X86II::MO_TLSLD" data-ref-filename="llvm..X86II..MO_TLSLD">MO_TLSLD</dfn>,</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>    <i class="doc">/// MO_TLSLDM - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">    /// the offset of the GOT entry with the TLS index for the module that</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">    /// contains the symbol. When this index is passed to a call to</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">    /// ___tls_get_addr, the function will return the base address of the TLS</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">    /// block for the symbol. Used in the IA32 local dynamic TLS access model.</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @TLSLDM</span></i></td></tr>
<tr><th id="476">476</th><td>    <dfn class="enum" id="llvm::X86II::MO_TLSLDM" title='llvm::X86II::MO_TLSLDM' data-ref="llvm::X86II::MO_TLSLDM" data-ref-filename="llvm..X86II..MO_TLSLDM">MO_TLSLDM</dfn>,</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>    <i class="doc">/// MO_GOTTPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">    /// the offset of the GOT entry with the thread-pointer offset for the</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">    /// symbol. Used in the x86-64 initial exec TLS access model.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="483">483</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @GOTTPOFF</span></i></td></tr>
<tr><th id="484">484</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOTTPOFF" title='llvm::X86II::MO_GOTTPOFF' data-ref="llvm::X86II::MO_GOTTPOFF" data-ref-filename="llvm..X86II..MO_GOTTPOFF">MO_GOTTPOFF</dfn>,</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>    <i class="doc">/// MO_INDNTPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">    /// the absolute address of the GOT entry with the negative thread-pointer</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">    /// offset for the symbol. Used in the non-PIC IA32 initial exec TLS access</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">    /// model.</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @INDNTPOFF</span></i></td></tr>
<tr><th id="493">493</th><td>    <dfn class="enum" id="llvm::X86II::MO_INDNTPOFF" title='llvm::X86II::MO_INDNTPOFF' data-ref="llvm::X86II::MO_INDNTPOFF" data-ref-filename="llvm..X86II..MO_INDNTPOFF">MO_INDNTPOFF</dfn>,</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>    <i class="doc">/// MO_TPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">    /// the thread-pointer offset for the symbol. Used in the x86-64 local</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">    /// exec TLS access model.</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @TPOFF</span></i></td></tr>
<tr><th id="501">501</th><td>    <dfn class="enum" id="llvm::X86II::MO_TPOFF" title='llvm::X86II::MO_TPOFF' data-ref="llvm::X86II::MO_TPOFF" data-ref-filename="llvm..X86II..MO_TPOFF">MO_TPOFF</dfn>,</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>    <i class="doc">/// MO_DTPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">    /// the offset of the GOT entry with the TLS offset of the symbol. Used</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">    /// in the local dynamic TLS access model.</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @DTPOFF</span></i></td></tr>
<tr><th id="509">509</th><td>    <dfn class="enum" id="llvm::X86II::MO_DTPOFF" title='llvm::X86II::MO_DTPOFF' data-ref="llvm::X86II::MO_DTPOFF" data-ref-filename="llvm..X86II..MO_DTPOFF">MO_DTPOFF</dfn>,</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <i class="doc">/// MO_NTPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">    /// the negative thread-pointer offset for the symbol. Used in the IA32</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">    /// local exec TLS access model.</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @NTPOFF</span></i></td></tr>
<tr><th id="517">517</th><td>    <dfn class="enum" id="llvm::X86II::MO_NTPOFF" title='llvm::X86II::MO_NTPOFF' data-ref="llvm::X86II::MO_NTPOFF" data-ref-filename="llvm..X86II..MO_NTPOFF">MO_NTPOFF</dfn>,</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    <i class="doc">/// MO_GOTNTPOFF - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">    /// the offset of the GOT entry with the negative thread-pointer offset for</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">    /// the symbol. Used in the PIC IA32 initial exec TLS access model.</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">    /// See 'ELF Handling for Thread-Local Storage' for more details.</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">    ///    SYMBOL_LABEL<span class="command"> @GOTNTPOFF</span></i></td></tr>
<tr><th id="525">525</th><td>    <dfn class="enum" id="llvm::X86II::MO_GOTNTPOFF" title='llvm::X86II::MO_GOTNTPOFF' data-ref="llvm::X86II::MO_GOTNTPOFF" data-ref-filename="llvm..X86II..MO_GOTNTPOFF">MO_GOTNTPOFF</dfn>,</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <i class="doc">/// MO_DLLIMPORT - On a symbol operand "FOO", this indicates that the</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">    /// reference is actually to the "__imp_FOO" symbol.  This is used for</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">    /// dllimport linkage on windows.</i></td></tr>
<tr><th id="530">530</th><td>    <dfn class="enum" id="llvm::X86II::MO_DLLIMPORT" title='llvm::X86II::MO_DLLIMPORT' data-ref="llvm::X86II::MO_DLLIMPORT" data-ref-filename="llvm..X86II..MO_DLLIMPORT">MO_DLLIMPORT</dfn>,</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>    <i class="doc">/// MO_DARWIN_NONLAZY - On a symbol operand "FOO", this indicates that the</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">    /// reference is actually to the "FOO$non_lazy_ptr" symbol, which is a</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">    /// non-PIC-base-relative reference to a non-hidden dyld lazy pointer stub.</i></td></tr>
<tr><th id="535">535</th><td>    <dfn class="enum" id="llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</dfn>,</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>    <i class="doc">/// MO_DARWIN_NONLAZY_PIC_BASE - On a symbol operand "FOO", this indicates</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">    /// that the reference is actually to "FOO$non_lazy_ptr - PICBASE", which is</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">    /// a PIC-base-relative reference to a non-hidden dyld lazy pointer stub.</i></td></tr>
<tr><th id="540">540</th><td>    <dfn class="enum" id="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</dfn>,</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <i class="doc">/// MO_TLVP - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">    /// some TLS offset.</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">    /// This is the TLS offset for the Darwin TLS mechanism.</i></td></tr>
<tr><th id="546">546</th><td>    <dfn class="enum" id="llvm::X86II::MO_TLVP" title='llvm::X86II::MO_TLVP' data-ref="llvm::X86II::MO_TLVP" data-ref-filename="llvm..X86II..MO_TLVP">MO_TLVP</dfn>,</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <i class="doc">/// MO_TLVP_PIC_BASE - On a symbol operand this indicates that the immediate</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">    /// is some TLS offset from the picbase.</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">    /// This is the 32-bit TLS offset for Darwin TLS in PIC mode.</i></td></tr>
<tr><th id="552">552</th><td>    <dfn class="enum" id="llvm::X86II::MO_TLVP_PIC_BASE" title='llvm::X86II::MO_TLVP_PIC_BASE' data-ref="llvm::X86II::MO_TLVP_PIC_BASE" data-ref-filename="llvm..X86II..MO_TLVP_PIC_BASE">MO_TLVP_PIC_BASE</dfn>,</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <i class="doc">/// MO_SECREL - On a symbol operand this indicates that the immediate is</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">    /// the offset from beginning of section.</i></td></tr>
<tr><th id="556">556</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="557">557</th><td><i class="doc">    /// This is the TLS offset for the COFF/Windows TLS mechanism.</i></td></tr>
<tr><th id="558">558</th><td>    <dfn class="enum" id="llvm::X86II::MO_SECREL" title='llvm::X86II::MO_SECREL' data-ref="llvm::X86II::MO_SECREL" data-ref-filename="llvm..X86II..MO_SECREL">MO_SECREL</dfn>,</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>    <i class="doc">/// MO_ABS8 - On a symbol operand this indicates that the symbol is known</i></td></tr>
<tr><th id="561">561</th><td><i class="doc">    /// to be an absolute symbol in range [0,128), so we can use the<span class="command"> @ABS8</span></i></td></tr>
<tr><th id="562">562</th><td><i class="doc">    /// symbol modifier.</i></td></tr>
<tr><th id="563">563</th><td>    <dfn class="enum" id="llvm::X86II::MO_ABS8" title='llvm::X86II::MO_ABS8' data-ref="llvm::X86II::MO_ABS8" data-ref-filename="llvm..X86II..MO_ABS8">MO_ABS8</dfn>,</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <i class="doc">/// MO_COFFSTUB - On a symbol operand "FOO", this indicates that the</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">    /// reference is actually to the ".refptr.FOO" symbol.  This is used for</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">    /// stub symbols on windows.</i></td></tr>
<tr><th id="568">568</th><td>    <dfn class="enum" id="llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</dfn>,</td></tr>
<tr><th id="569">569</th><td>  };</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>enum</b> : uint64_t {</td></tr>
<tr><th id="572">572</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="573">573</th><td><i>    // Instruction encodings.  These are the standard/most common forms for X86</i></td></tr>
<tr><th id="574">574</th><td><i>    // instructions.</i></td></tr>
<tr><th id="575">575</th><td><i>    //</i></td></tr>
<tr><th id="576">576</th><td><i></i></td></tr>
<tr><th id="577">577</th><td><i>    // PseudoFrm - This represents an instruction that is a pseudo instruction</i></td></tr>
<tr><th id="578">578</th><td><i>    // or one that has not been implemented yet.  It is illegal to code generate</i></td></tr>
<tr><th id="579">579</th><td><i>    // it, but tolerated for intermediate implementation stages.</i></td></tr>
<tr><th id="580">580</th><td>    <dfn class="enum" id="llvm::X86II::Pseudo" title='llvm::X86II::Pseudo' data-ref="llvm::X86II::Pseudo" data-ref-filename="llvm..X86II..Pseudo">Pseudo</dfn>         = <var>0</var>,</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <i class="doc">/// Raw - This form is for instructions that don't have any operands, so</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">    /// they are just a fixed opcode value, like 'leave'.</i></td></tr>
<tr><th id="584">584</th><td>    <dfn class="enum" id="llvm::X86II::RawFrm" title='llvm::X86II::RawFrm' data-ref="llvm::X86II::RawFrm" data-ref-filename="llvm..X86II..RawFrm">RawFrm</dfn>         = <var>1</var>,</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>    <i class="doc">/// AddRegFrm - This form is used for instructions like 'push r32' that have</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">    /// their one register operand added to their opcode.</i></td></tr>
<tr><th id="588">588</th><td>    <dfn class="enum" id="llvm::X86II::AddRegFrm" title='llvm::X86II::AddRegFrm' data-ref="llvm::X86II::AddRegFrm" data-ref-filename="llvm..X86II..AddRegFrm">AddRegFrm</dfn>      = <var>2</var>,</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i class="doc">/// RawFrmMemOffs - This form is for instructions that store an absolute</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">    /// memory offset as an immediate with a possible segment override.</i></td></tr>
<tr><th id="592">592</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmMemOffs" title='llvm::X86II::RawFrmMemOffs' data-ref="llvm::X86II::RawFrmMemOffs" data-ref-filename="llvm..X86II..RawFrmMemOffs">RawFrmMemOffs</dfn>  = <var>3</var>,</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <i class="doc">/// RawFrmSrc - This form is for instructions that use the source index</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">    /// register SI/ESI/RSI with a possible segment override.</i></td></tr>
<tr><th id="596">596</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmSrc" title='llvm::X86II::RawFrmSrc' data-ref="llvm::X86II::RawFrmSrc" data-ref-filename="llvm..X86II..RawFrmSrc">RawFrmSrc</dfn>      = <var>4</var>,</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>    <i class="doc">/// RawFrmDst - This form is for instructions that use the destination index</i></td></tr>
<tr><th id="599">599</th><td><i class="doc">    /// register DI/EDI/RDI.</i></td></tr>
<tr><th id="600">600</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmDst" title='llvm::X86II::RawFrmDst' data-ref="llvm::X86II::RawFrmDst" data-ref-filename="llvm..X86II..RawFrmDst">RawFrmDst</dfn>      = <var>5</var>,</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <i class="doc">/// RawFrmDstSrc - This form is for instructions that use the source index</i></td></tr>
<tr><th id="603">603</th><td><i class="doc">    /// register SI/ESI/RSI with a possible segment override, and also the</i></td></tr>
<tr><th id="604">604</th><td><i class="doc">    /// destination index register DI/EDI/RDI.</i></td></tr>
<tr><th id="605">605</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmDstSrc" title='llvm::X86II::RawFrmDstSrc' data-ref="llvm::X86II::RawFrmDstSrc" data-ref-filename="llvm..X86II..RawFrmDstSrc">RawFrmDstSrc</dfn>   = <var>6</var>,</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>    <i class="doc">/// RawFrmImm8 - This is used for the ENTER instruction, which has two</i></td></tr>
<tr><th id="608">608</th><td><i class="doc">    /// immediates, the first of which is a 16-bit immediate (specified by</i></td></tr>
<tr><th id="609">609</th><td><i class="doc">    /// the imm encoding) and the second is a 8-bit fixed value.</i></td></tr>
<tr><th id="610">610</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmImm8" title='llvm::X86II::RawFrmImm8' data-ref="llvm::X86II::RawFrmImm8" data-ref-filename="llvm..X86II..RawFrmImm8">RawFrmImm8</dfn> = <var>7</var>,</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>    <i class="doc">/// RawFrmImm16 - This is used for CALL FAR instructions, which have two</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">    /// immediates, the first of which is a 16 or 32-bit immediate (specified by</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">    /// the imm encoding) and the second is a 16-bit fixed value.  In the AMD</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">    /// manual, this operand is described as pntr16:32 and pntr16:16</i></td></tr>
<tr><th id="616">616</th><td>    <dfn class="enum" id="llvm::X86II::RawFrmImm16" title='llvm::X86II::RawFrmImm16' data-ref="llvm::X86II::RawFrmImm16" data-ref-filename="llvm..X86II..RawFrmImm16">RawFrmImm16</dfn> = <var>8</var>,</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <i class="doc">/// AddCCFrm - This form is used for Jcc that encode the condition code</i></td></tr>
<tr><th id="619">619</th><td><i class="doc">    /// in the lower 4 bits of the opcode.</i></td></tr>
<tr><th id="620">620</th><td>    <dfn class="enum" id="llvm::X86II::AddCCFrm" title='llvm::X86II::AddCCFrm' data-ref="llvm::X86II::AddCCFrm" data-ref-filename="llvm..X86II..AddCCFrm">AddCCFrm</dfn> = <var>9</var>,</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <i class="doc">/// PrefixByte - This form is used for instructions that represent a prefix</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">    /// byte like data16 or rep.</i></td></tr>
<tr><th id="624">624</th><td>    <dfn class="enum" id="llvm::X86II::PrefixByte" title='llvm::X86II::PrefixByte' data-ref="llvm::X86II::PrefixByte" data-ref-filename="llvm..X86II..PrefixByte">PrefixByte</dfn> = <var>10</var>,</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>    <i class="doc">/// MRM[0-7][rm] - These forms are used to represent instructions that use</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">    /// a Mod/RM byte, and use the middle field to hold extended opcode</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">    /// information.  In the intel manual these are represented as /0, /1, ...</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="630">630</th><td><i class="doc"></i></td></tr>
<tr><th id="631">631</th><td><i class="doc">    // Instructions operate on a register Reg/Opcode operand not the r/m field.</i></td></tr>
<tr><th id="632">632</th><td>    <dfn class="enum" id="llvm::X86II::MRMr0" title='llvm::X86II::MRMr0' data-ref="llvm::X86II::MRMr0" data-ref-filename="llvm..X86II..MRMr0">MRMr0</dfn> = <var>21</var>,</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>    <i class="doc">/// MRMSrcMem - But force to use the SIB field.</i></td></tr>
<tr><th id="635">635</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcMemFSIB" title='llvm::X86II::MRMSrcMemFSIB' data-ref="llvm::X86II::MRMSrcMemFSIB" data-ref-filename="llvm..X86II..MRMSrcMemFSIB">MRMSrcMemFSIB</dfn>  = <var>22</var>,</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>    <i class="doc">/// MRMDestMem - But force to use the SIB field.</i></td></tr>
<tr><th id="638">638</th><td>    <dfn class="enum" id="llvm::X86II::MRMDestMemFSIB" title='llvm::X86II::MRMDestMemFSIB' data-ref="llvm::X86II::MRMDestMemFSIB" data-ref-filename="llvm..X86II..MRMDestMemFSIB">MRMDestMemFSIB</dfn> = <var>23</var>,</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>    <i class="doc">/// MRMDestMem - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">    /// to specify a destination, which in this case is memory.</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="643">643</th><td>    <dfn class="enum" id="llvm::X86II::MRMDestMem" title='llvm::X86II::MRMDestMem' data-ref="llvm::X86II::MRMDestMem" data-ref-filename="llvm..X86II..MRMDestMem">MRMDestMem</dfn>     = <var>24</var>,</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>    <i class="doc">/// MRMSrcMem - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">    /// to specify a source, which in this case is memory.</i></td></tr>
<tr><th id="647">647</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="648">648</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcMem" title='llvm::X86II::MRMSrcMem' data-ref="llvm::X86II::MRMSrcMem" data-ref-filename="llvm..X86II..MRMSrcMem">MRMSrcMem</dfn>      = <var>25</var>,</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <i class="doc">/// MRMSrcMem4VOp3 - This form is used for instructions that encode</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">    /// operand 3 with VEX.VVVV and load from memory.</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="653">653</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcMem4VOp3" title='llvm::X86II::MRMSrcMem4VOp3' data-ref="llvm::X86II::MRMSrcMem4VOp3" data-ref-filename="llvm..X86II..MRMSrcMem4VOp3">MRMSrcMem4VOp3</dfn> = <var>26</var>,</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>    <i class="doc">/// MRMSrcMemOp4 - This form is used for instructions that use the Mod/RM</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">    /// byte to specify the fourth source, which in this case is memory.</i></td></tr>
<tr><th id="657">657</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="658">658</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcMemOp4" title='llvm::X86II::MRMSrcMemOp4' data-ref="llvm::X86II::MRMSrcMemOp4" data-ref-filename="llvm..X86II..MRMSrcMemOp4">MRMSrcMemOp4</dfn>   = <var>27</var>,</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i class="doc">/// MRMSrcMemCC - This form is used for instructions that use the Mod/RM</i></td></tr>
<tr><th id="661">661</th><td><i class="doc">    /// byte to specify the operands and also encodes a condition code.</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="663">663</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcMemCC" title='llvm::X86II::MRMSrcMemCC' data-ref="llvm::X86II::MRMSrcMemCC" data-ref-filename="llvm..X86II..MRMSrcMemCC">MRMSrcMemCC</dfn>    = <var>28</var>,</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>    <i class="doc">/// MRMXm - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="666">666</th><td><i class="doc">    /// to specify a memory source, but doesn't use the middle field. And has</i></td></tr>
<tr><th id="667">667</th><td><i class="doc">    /// a condition code.</i></td></tr>
<tr><th id="668">668</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="669">669</th><td>    <dfn class="enum" id="llvm::X86II::MRMXmCC" title='llvm::X86II::MRMXmCC' data-ref="llvm::X86II::MRMXmCC" data-ref-filename="llvm..X86II..MRMXmCC">MRMXmCC</dfn> = <var>30</var>,</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>    <i class="doc">/// MRMXm - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">    /// to specify a memory source, but doesn't use the middle field.</i></td></tr>
<tr><th id="673">673</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="674">674</th><td>    <dfn class="enum" id="llvm::X86II::MRMXm" title='llvm::X86II::MRMXm' data-ref="llvm::X86II::MRMXm" data-ref-filename="llvm..X86II..MRMXm">MRMXm</dfn> = <var>31</var>,</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>    <i>// Next, instructions that operate on a memory r/m operand...</i></td></tr>
<tr><th id="677">677</th><td>    <dfn class="enum" id="llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m" data-ref-filename="llvm..X86II..MRM0m">MRM0m</dfn> = <var>32</var>,  <dfn class="enum" id="llvm::X86II::MRM1m" title='llvm::X86II::MRM1m' data-ref="llvm::X86II::MRM1m" data-ref-filename="llvm..X86II..MRM1m">MRM1m</dfn> = <var>33</var>,  <dfn class="enum" id="llvm::X86II::MRM2m" title='llvm::X86II::MRM2m' data-ref="llvm::X86II::MRM2m" data-ref-filename="llvm..X86II..MRM2m">MRM2m</dfn> = <var>34</var>,  <dfn class="enum" id="llvm::X86II::MRM3m" title='llvm::X86II::MRM3m' data-ref="llvm::X86II::MRM3m" data-ref-filename="llvm..X86II..MRM3m">MRM3m</dfn> = <var>35</var>, <i>// Format /0 /1 /2 /3</i></td></tr>
<tr><th id="678">678</th><td>    <dfn class="enum" id="llvm::X86II::MRM4m" title='llvm::X86II::MRM4m' data-ref="llvm::X86II::MRM4m" data-ref-filename="llvm..X86II..MRM4m">MRM4m</dfn> = <var>36</var>,  <dfn class="enum" id="llvm::X86II::MRM5m" title='llvm::X86II::MRM5m' data-ref="llvm::X86II::MRM5m" data-ref-filename="llvm..X86II..MRM5m">MRM5m</dfn> = <var>37</var>,  <dfn class="enum" id="llvm::X86II::MRM6m" title='llvm::X86II::MRM6m' data-ref="llvm::X86II::MRM6m" data-ref-filename="llvm..X86II..MRM6m">MRM6m</dfn> = <var>38</var>,  <dfn class="enum" id="llvm::X86II::MRM7m" title='llvm::X86II::MRM7m' data-ref="llvm::X86II::MRM7m" data-ref-filename="llvm..X86II..MRM7m">MRM7m</dfn> = <var>39</var>, <i>// Format /4 /5 /6 /7</i></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <i class="doc">/// MRMDestReg - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="681">681</th><td><i class="doc">    /// to specify a destination, which in this case is a register.</i></td></tr>
<tr><th id="682">682</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="683">683</th><td>    <dfn class="enum" id="llvm::X86II::MRMDestReg" title='llvm::X86II::MRMDestReg' data-ref="llvm::X86II::MRMDestReg" data-ref-filename="llvm..X86II..MRMDestReg">MRMDestReg</dfn>     = <var>40</var>,</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    <i class="doc">/// MRMSrcReg - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">    /// to specify a source, which in this case is a register.</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="688">688</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg" data-ref-filename="llvm..X86II..MRMSrcReg">MRMSrcReg</dfn>      = <var>41</var>,</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <i class="doc">/// MRMSrcReg4VOp3 - This form is used for instructions that encode</i></td></tr>
<tr><th id="691">691</th><td><i class="doc">    /// operand 3 with VEX.VVVV and do not load from memory.</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="693">693</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcReg4VOp3" title='llvm::X86II::MRMSrcReg4VOp3' data-ref="llvm::X86II::MRMSrcReg4VOp3" data-ref-filename="llvm..X86II..MRMSrcReg4VOp3">MRMSrcReg4VOp3</dfn> = <var>42</var>,</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i class="doc">/// MRMSrcRegOp4 - This form is used for instructions that use the Mod/RM</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">    /// byte to specify the fourth source, which in this case is a register.</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="698">698</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcRegOp4" title='llvm::X86II::MRMSrcRegOp4' data-ref="llvm::X86II::MRMSrcRegOp4" data-ref-filename="llvm..X86II..MRMSrcRegOp4">MRMSrcRegOp4</dfn>   = <var>43</var>,</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    <i class="doc">/// MRMSrcRegCC - This form is used for instructions that use the Mod/RM</i></td></tr>
<tr><th id="701">701</th><td><i class="doc">    /// byte to specify the operands and also encodes a condition code</i></td></tr>
<tr><th id="702">702</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="703">703</th><td>    <dfn class="enum" id="llvm::X86II::MRMSrcRegCC" title='llvm::X86II::MRMSrcRegCC' data-ref="llvm::X86II::MRMSrcRegCC" data-ref-filename="llvm..X86II..MRMSrcRegCC">MRMSrcRegCC</dfn>    = <var>44</var>,</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>    <i class="doc">/// MRMXCCr - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">    /// to specify a register source, but doesn't use the middle field. And has</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">    /// a condition code.</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="709">709</th><td>    <dfn class="enum" id="llvm::X86II::MRMXrCC" title='llvm::X86II::MRMXrCC' data-ref="llvm::X86II::MRMXrCC" data-ref-filename="llvm..X86II..MRMXrCC">MRMXrCC</dfn> = <var>46</var>,</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <i class="doc">/// MRMXr - This form is used for instructions that use the Mod/RM byte</i></td></tr>
<tr><th id="712">712</th><td><i class="doc">    /// to specify a register source, but doesn't use the middle field.</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="714">714</th><td>    <dfn class="enum" id="llvm::X86II::MRMXr" title='llvm::X86II::MRMXr' data-ref="llvm::X86II::MRMXr" data-ref-filename="llvm..X86II..MRMXr">MRMXr</dfn> = <var>47</var>,</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>    <i>// Instructions that operate on a register r/m operand...</i></td></tr>
<tr><th id="717">717</th><td>    <dfn class="enum" id="llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r" data-ref-filename="llvm..X86II..MRM0r">MRM0r</dfn> = <var>48</var>,  <dfn class="enum" id="llvm::X86II::MRM1r" title='llvm::X86II::MRM1r' data-ref="llvm::X86II::MRM1r" data-ref-filename="llvm..X86II..MRM1r">MRM1r</dfn> = <var>49</var>,  <dfn class="enum" id="llvm::X86II::MRM2r" title='llvm::X86II::MRM2r' data-ref="llvm::X86II::MRM2r" data-ref-filename="llvm..X86II..MRM2r">MRM2r</dfn> = <var>50</var>,  <dfn class="enum" id="llvm::X86II::MRM3r" title='llvm::X86II::MRM3r' data-ref="llvm::X86II::MRM3r" data-ref-filename="llvm..X86II..MRM3r">MRM3r</dfn> = <var>51</var>, <i>// Format /0 /1 /2 /3</i></td></tr>
<tr><th id="718">718</th><td>    <dfn class="enum" id="llvm::X86II::MRM4r" title='llvm::X86II::MRM4r' data-ref="llvm::X86II::MRM4r" data-ref-filename="llvm..X86II..MRM4r">MRM4r</dfn> = <var>52</var>,  <dfn class="enum" id="llvm::X86II::MRM5r" title='llvm::X86II::MRM5r' data-ref="llvm::X86II::MRM5r" data-ref-filename="llvm..X86II..MRM5r">MRM5r</dfn> = <var>53</var>,  <dfn class="enum" id="llvm::X86II::MRM6r" title='llvm::X86II::MRM6r' data-ref="llvm::X86II::MRM6r" data-ref-filename="llvm..X86II..MRM6r">MRM6r</dfn> = <var>54</var>,  <dfn class="enum" id="llvm::X86II::MRM7r" title='llvm::X86II::MRM7r' data-ref="llvm::X86II::MRM7r" data-ref-filename="llvm..X86II..MRM7r">MRM7r</dfn> = <var>55</var>, <i>// Format /4 /5 /6 /7</i></td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>    <i>// Instructions that operate that have mod=11 and an opcode but ignore r/m.</i></td></tr>
<tr><th id="721">721</th><td>    <dfn class="enum" id="llvm::X86II::MRM0X" title='llvm::X86II::MRM0X' data-ref="llvm::X86II::MRM0X" data-ref-filename="llvm..X86II..MRM0X">MRM0X</dfn> = <var>56</var>,  <dfn class="enum" id="llvm::X86II::MRM1X" title='llvm::X86II::MRM1X' data-ref="llvm::X86II::MRM1X" data-ref-filename="llvm..X86II..MRM1X">MRM1X</dfn> = <var>57</var>,  <dfn class="enum" id="llvm::X86II::MRM2X" title='llvm::X86II::MRM2X' data-ref="llvm::X86II::MRM2X" data-ref-filename="llvm..X86II..MRM2X">MRM2X</dfn> = <var>58</var>,  <dfn class="enum" id="llvm::X86II::MRM3X" title='llvm::X86II::MRM3X' data-ref="llvm::X86II::MRM3X" data-ref-filename="llvm..X86II..MRM3X">MRM3X</dfn> = <var>59</var>, <i>// Format /0 /1 /2 /3</i></td></tr>
<tr><th id="722">722</th><td>    <dfn class="enum" id="llvm::X86II::MRM4X" title='llvm::X86II::MRM4X' data-ref="llvm::X86II::MRM4X" data-ref-filename="llvm..X86II..MRM4X">MRM4X</dfn> = <var>60</var>,  <dfn class="enum" id="llvm::X86II::MRM5X" title='llvm::X86II::MRM5X' data-ref="llvm::X86II::MRM5X" data-ref-filename="llvm..X86II..MRM5X">MRM5X</dfn> = <var>61</var>,  <dfn class="enum" id="llvm::X86II::MRM6X" title='llvm::X86II::MRM6X' data-ref="llvm::X86II::MRM6X" data-ref-filename="llvm..X86II..MRM6X">MRM6X</dfn> = <var>62</var>,  <dfn class="enum" id="llvm::X86II::MRM7X" title='llvm::X86II::MRM7X' data-ref="llvm::X86II::MRM7X" data-ref-filename="llvm..X86II..MRM7X">MRM7X</dfn> = <var>63</var>, <i>// Format /4 /5 /6 /7</i></td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>    <i class="doc">/// MRM_XX - A mod/rm byte of exactly 0xXX.</i></td></tr>
<tr><th id="725">725</th><td>    <dfn class="enum" id="llvm::X86II::MRM_C0" title='llvm::X86II::MRM_C0' data-ref="llvm::X86II::MRM_C0" data-ref-filename="llvm..X86II..MRM_C0">MRM_C0</dfn> = <var>64</var>,  <dfn class="enum" id="llvm::X86II::MRM_C1" title='llvm::X86II::MRM_C1' data-ref="llvm::X86II::MRM_C1" data-ref-filename="llvm..X86II..MRM_C1">MRM_C1</dfn> = <var>65</var>,  <dfn class="enum" id="llvm::X86II::MRM_C2" title='llvm::X86II::MRM_C2' data-ref="llvm::X86II::MRM_C2" data-ref-filename="llvm..X86II..MRM_C2">MRM_C2</dfn> = <var>66</var>,  <dfn class="enum" id="llvm::X86II::MRM_C3" title='llvm::X86II::MRM_C3' data-ref="llvm::X86II::MRM_C3" data-ref-filename="llvm..X86II..MRM_C3">MRM_C3</dfn> = <var>67</var>,</td></tr>
<tr><th id="726">726</th><td>    <dfn class="enum" id="llvm::X86II::MRM_C4" title='llvm::X86II::MRM_C4' data-ref="llvm::X86II::MRM_C4" data-ref-filename="llvm..X86II..MRM_C4">MRM_C4</dfn> = <var>68</var>,  <dfn class="enum" id="llvm::X86II::MRM_C5" title='llvm::X86II::MRM_C5' data-ref="llvm::X86II::MRM_C5" data-ref-filename="llvm..X86II..MRM_C5">MRM_C5</dfn> = <var>69</var>,  <dfn class="enum" id="llvm::X86II::MRM_C6" title='llvm::X86II::MRM_C6' data-ref="llvm::X86II::MRM_C6" data-ref-filename="llvm..X86II..MRM_C6">MRM_C6</dfn> = <var>70</var>,  <dfn class="enum" id="llvm::X86II::MRM_C7" title='llvm::X86II::MRM_C7' data-ref="llvm::X86II::MRM_C7" data-ref-filename="llvm..X86II..MRM_C7">MRM_C7</dfn> = <var>71</var>,</td></tr>
<tr><th id="727">727</th><td>    <dfn class="enum" id="llvm::X86II::MRM_C8" title='llvm::X86II::MRM_C8' data-ref="llvm::X86II::MRM_C8" data-ref-filename="llvm..X86II..MRM_C8">MRM_C8</dfn> = <var>72</var>,  <dfn class="enum" id="llvm::X86II::MRM_C9" title='llvm::X86II::MRM_C9' data-ref="llvm::X86II::MRM_C9" data-ref-filename="llvm..X86II..MRM_C9">MRM_C9</dfn> = <var>73</var>,  <dfn class="enum" id="llvm::X86II::MRM_CA" title='llvm::X86II::MRM_CA' data-ref="llvm::X86II::MRM_CA" data-ref-filename="llvm..X86II..MRM_CA">MRM_CA</dfn> = <var>74</var>,  <dfn class="enum" id="llvm::X86II::MRM_CB" title='llvm::X86II::MRM_CB' data-ref="llvm::X86II::MRM_CB" data-ref-filename="llvm..X86II..MRM_CB">MRM_CB</dfn> = <var>75</var>,</td></tr>
<tr><th id="728">728</th><td>    <dfn class="enum" id="llvm::X86II::MRM_CC" title='llvm::X86II::MRM_CC' data-ref="llvm::X86II::MRM_CC" data-ref-filename="llvm..X86II..MRM_CC">MRM_CC</dfn> = <var>76</var>,  <dfn class="enum" id="llvm::X86II::MRM_CD" title='llvm::X86II::MRM_CD' data-ref="llvm::X86II::MRM_CD" data-ref-filename="llvm..X86II..MRM_CD">MRM_CD</dfn> = <var>77</var>,  <dfn class="enum" id="llvm::X86II::MRM_CE" title='llvm::X86II::MRM_CE' data-ref="llvm::X86II::MRM_CE" data-ref-filename="llvm..X86II..MRM_CE">MRM_CE</dfn> = <var>78</var>,  <dfn class="enum" id="llvm::X86II::MRM_CF" title='llvm::X86II::MRM_CF' data-ref="llvm::X86II::MRM_CF" data-ref-filename="llvm..X86II..MRM_CF">MRM_CF</dfn> = <var>79</var>,</td></tr>
<tr><th id="729">729</th><td>    <dfn class="enum" id="llvm::X86II::MRM_D0" title='llvm::X86II::MRM_D0' data-ref="llvm::X86II::MRM_D0" data-ref-filename="llvm..X86II..MRM_D0">MRM_D0</dfn> = <var>80</var>,  <dfn class="enum" id="llvm::X86II::MRM_D1" title='llvm::X86II::MRM_D1' data-ref="llvm::X86II::MRM_D1" data-ref-filename="llvm..X86II..MRM_D1">MRM_D1</dfn> = <var>81</var>,  <dfn class="enum" id="llvm::X86II::MRM_D2" title='llvm::X86II::MRM_D2' data-ref="llvm::X86II::MRM_D2" data-ref-filename="llvm..X86II..MRM_D2">MRM_D2</dfn> = <var>82</var>,  <dfn class="enum" id="llvm::X86II::MRM_D3" title='llvm::X86II::MRM_D3' data-ref="llvm::X86II::MRM_D3" data-ref-filename="llvm..X86II..MRM_D3">MRM_D3</dfn> = <var>83</var>,</td></tr>
<tr><th id="730">730</th><td>    <dfn class="enum" id="llvm::X86II::MRM_D4" title='llvm::X86II::MRM_D4' data-ref="llvm::X86II::MRM_D4" data-ref-filename="llvm..X86II..MRM_D4">MRM_D4</dfn> = <var>84</var>,  <dfn class="enum" id="llvm::X86II::MRM_D5" title='llvm::X86II::MRM_D5' data-ref="llvm::X86II::MRM_D5" data-ref-filename="llvm..X86II..MRM_D5">MRM_D5</dfn> = <var>85</var>,  <dfn class="enum" id="llvm::X86II::MRM_D6" title='llvm::X86II::MRM_D6' data-ref="llvm::X86II::MRM_D6" data-ref-filename="llvm..X86II..MRM_D6">MRM_D6</dfn> = <var>86</var>,  <dfn class="enum" id="llvm::X86II::MRM_D7" title='llvm::X86II::MRM_D7' data-ref="llvm::X86II::MRM_D7" data-ref-filename="llvm..X86II..MRM_D7">MRM_D7</dfn> = <var>87</var>,</td></tr>
<tr><th id="731">731</th><td>    <dfn class="enum" id="llvm::X86II::MRM_D8" title='llvm::X86II::MRM_D8' data-ref="llvm::X86II::MRM_D8" data-ref-filename="llvm..X86II..MRM_D8">MRM_D8</dfn> = <var>88</var>,  <dfn class="enum" id="llvm::X86II::MRM_D9" title='llvm::X86II::MRM_D9' data-ref="llvm::X86II::MRM_D9" data-ref-filename="llvm..X86II..MRM_D9">MRM_D9</dfn> = <var>89</var>,  <dfn class="enum" id="llvm::X86II::MRM_DA" title='llvm::X86II::MRM_DA' data-ref="llvm::X86II::MRM_DA" data-ref-filename="llvm..X86II..MRM_DA">MRM_DA</dfn> = <var>90</var>,  <dfn class="enum" id="llvm::X86II::MRM_DB" title='llvm::X86II::MRM_DB' data-ref="llvm::X86II::MRM_DB" data-ref-filename="llvm..X86II..MRM_DB">MRM_DB</dfn> = <var>91</var>,</td></tr>
<tr><th id="732">732</th><td>    <dfn class="enum" id="llvm::X86II::MRM_DC" title='llvm::X86II::MRM_DC' data-ref="llvm::X86II::MRM_DC" data-ref-filename="llvm..X86II..MRM_DC">MRM_DC</dfn> = <var>92</var>,  <dfn class="enum" id="llvm::X86II::MRM_DD" title='llvm::X86II::MRM_DD' data-ref="llvm::X86II::MRM_DD" data-ref-filename="llvm..X86II..MRM_DD">MRM_DD</dfn> = <var>93</var>,  <dfn class="enum" id="llvm::X86II::MRM_DE" title='llvm::X86II::MRM_DE' data-ref="llvm::X86II::MRM_DE" data-ref-filename="llvm..X86II..MRM_DE">MRM_DE</dfn> = <var>94</var>,  <dfn class="enum" id="llvm::X86II::MRM_DF" title='llvm::X86II::MRM_DF' data-ref="llvm::X86II::MRM_DF" data-ref-filename="llvm..X86II..MRM_DF">MRM_DF</dfn> = <var>95</var>,</td></tr>
<tr><th id="733">733</th><td>    <dfn class="enum" id="llvm::X86II::MRM_E0" title='llvm::X86II::MRM_E0' data-ref="llvm::X86II::MRM_E0" data-ref-filename="llvm..X86II..MRM_E0">MRM_E0</dfn> = <var>96</var>,  <dfn class="enum" id="llvm::X86II::MRM_E1" title='llvm::X86II::MRM_E1' data-ref="llvm::X86II::MRM_E1" data-ref-filename="llvm..X86II..MRM_E1">MRM_E1</dfn> = <var>97</var>,  <dfn class="enum" id="llvm::X86II::MRM_E2" title='llvm::X86II::MRM_E2' data-ref="llvm::X86II::MRM_E2" data-ref-filename="llvm..X86II..MRM_E2">MRM_E2</dfn> = <var>98</var>,  <dfn class="enum" id="llvm::X86II::MRM_E3" title='llvm::X86II::MRM_E3' data-ref="llvm::X86II::MRM_E3" data-ref-filename="llvm..X86II..MRM_E3">MRM_E3</dfn> = <var>99</var>,</td></tr>
<tr><th id="734">734</th><td>    <dfn class="enum" id="llvm::X86II::MRM_E4" title='llvm::X86II::MRM_E4' data-ref="llvm::X86II::MRM_E4" data-ref-filename="llvm..X86II..MRM_E4">MRM_E4</dfn> = <var>100</var>, <dfn class="enum" id="llvm::X86II::MRM_E5" title='llvm::X86II::MRM_E5' data-ref="llvm::X86II::MRM_E5" data-ref-filename="llvm..X86II..MRM_E5">MRM_E5</dfn> = <var>101</var>, <dfn class="enum" id="llvm::X86II::MRM_E6" title='llvm::X86II::MRM_E6' data-ref="llvm::X86II::MRM_E6" data-ref-filename="llvm..X86II..MRM_E6">MRM_E6</dfn> = <var>102</var>, <dfn class="enum" id="llvm::X86II::MRM_E7" title='llvm::X86II::MRM_E7' data-ref="llvm::X86II::MRM_E7" data-ref-filename="llvm..X86II..MRM_E7">MRM_E7</dfn> = <var>103</var>,</td></tr>
<tr><th id="735">735</th><td>    <dfn class="enum" id="llvm::X86II::MRM_E8" title='llvm::X86II::MRM_E8' data-ref="llvm::X86II::MRM_E8" data-ref-filename="llvm..X86II..MRM_E8">MRM_E8</dfn> = <var>104</var>, <dfn class="enum" id="llvm::X86II::MRM_E9" title='llvm::X86II::MRM_E9' data-ref="llvm::X86II::MRM_E9" data-ref-filename="llvm..X86II..MRM_E9">MRM_E9</dfn> = <var>105</var>, <dfn class="enum" id="llvm::X86II::MRM_EA" title='llvm::X86II::MRM_EA' data-ref="llvm::X86II::MRM_EA" data-ref-filename="llvm..X86II..MRM_EA">MRM_EA</dfn> = <var>106</var>, <dfn class="enum" id="llvm::X86II::MRM_EB" title='llvm::X86II::MRM_EB' data-ref="llvm::X86II::MRM_EB" data-ref-filename="llvm..X86II..MRM_EB">MRM_EB</dfn> = <var>107</var>,</td></tr>
<tr><th id="736">736</th><td>    <dfn class="enum" id="llvm::X86II::MRM_EC" title='llvm::X86II::MRM_EC' data-ref="llvm::X86II::MRM_EC" data-ref-filename="llvm..X86II..MRM_EC">MRM_EC</dfn> = <var>108</var>, <dfn class="enum" id="llvm::X86II::MRM_ED" title='llvm::X86II::MRM_ED' data-ref="llvm::X86II::MRM_ED" data-ref-filename="llvm..X86II..MRM_ED">MRM_ED</dfn> = <var>109</var>, <dfn class="enum" id="llvm::X86II::MRM_EE" title='llvm::X86II::MRM_EE' data-ref="llvm::X86II::MRM_EE" data-ref-filename="llvm..X86II..MRM_EE">MRM_EE</dfn> = <var>110</var>, <dfn class="enum" id="llvm::X86II::MRM_EF" title='llvm::X86II::MRM_EF' data-ref="llvm::X86II::MRM_EF" data-ref-filename="llvm..X86II..MRM_EF">MRM_EF</dfn> = <var>111</var>,</td></tr>
<tr><th id="737">737</th><td>    <dfn class="enum" id="llvm::X86II::MRM_F0" title='llvm::X86II::MRM_F0' data-ref="llvm::X86II::MRM_F0" data-ref-filename="llvm..X86II..MRM_F0">MRM_F0</dfn> = <var>112</var>, <dfn class="enum" id="llvm::X86II::MRM_F1" title='llvm::X86II::MRM_F1' data-ref="llvm::X86II::MRM_F1" data-ref-filename="llvm..X86II..MRM_F1">MRM_F1</dfn> = <var>113</var>, <dfn class="enum" id="llvm::X86II::MRM_F2" title='llvm::X86II::MRM_F2' data-ref="llvm::X86II::MRM_F2" data-ref-filename="llvm..X86II..MRM_F2">MRM_F2</dfn> = <var>114</var>, <dfn class="enum" id="llvm::X86II::MRM_F3" title='llvm::X86II::MRM_F3' data-ref="llvm::X86II::MRM_F3" data-ref-filename="llvm..X86II..MRM_F3">MRM_F3</dfn> = <var>115</var>,</td></tr>
<tr><th id="738">738</th><td>    <dfn class="enum" id="llvm::X86II::MRM_F4" title='llvm::X86II::MRM_F4' data-ref="llvm::X86II::MRM_F4" data-ref-filename="llvm..X86II..MRM_F4">MRM_F4</dfn> = <var>116</var>, <dfn class="enum" id="llvm::X86II::MRM_F5" title='llvm::X86II::MRM_F5' data-ref="llvm::X86II::MRM_F5" data-ref-filename="llvm..X86II..MRM_F5">MRM_F5</dfn> = <var>117</var>, <dfn class="enum" id="llvm::X86II::MRM_F6" title='llvm::X86II::MRM_F6' data-ref="llvm::X86II::MRM_F6" data-ref-filename="llvm..X86II..MRM_F6">MRM_F6</dfn> = <var>118</var>, <dfn class="enum" id="llvm::X86II::MRM_F7" title='llvm::X86II::MRM_F7' data-ref="llvm::X86II::MRM_F7" data-ref-filename="llvm..X86II..MRM_F7">MRM_F7</dfn> = <var>119</var>,</td></tr>
<tr><th id="739">739</th><td>    <dfn class="enum" id="llvm::X86II::MRM_F8" title='llvm::X86II::MRM_F8' data-ref="llvm::X86II::MRM_F8" data-ref-filename="llvm..X86II..MRM_F8">MRM_F8</dfn> = <var>120</var>, <dfn class="enum" id="llvm::X86II::MRM_F9" title='llvm::X86II::MRM_F9' data-ref="llvm::X86II::MRM_F9" data-ref-filename="llvm..X86II..MRM_F9">MRM_F9</dfn> = <var>121</var>, <dfn class="enum" id="llvm::X86II::MRM_FA" title='llvm::X86II::MRM_FA' data-ref="llvm::X86II::MRM_FA" data-ref-filename="llvm..X86II..MRM_FA">MRM_FA</dfn> = <var>122</var>, <dfn class="enum" id="llvm::X86II::MRM_FB" title='llvm::X86II::MRM_FB' data-ref="llvm::X86II::MRM_FB" data-ref-filename="llvm..X86II..MRM_FB">MRM_FB</dfn> = <var>123</var>,</td></tr>
<tr><th id="740">740</th><td>    <dfn class="enum" id="llvm::X86II::MRM_FC" title='llvm::X86II::MRM_FC' data-ref="llvm::X86II::MRM_FC" data-ref-filename="llvm..X86II..MRM_FC">MRM_FC</dfn> = <var>124</var>, <dfn class="enum" id="llvm::X86II::MRM_FD" title='llvm::X86II::MRM_FD' data-ref="llvm::X86II::MRM_FD" data-ref-filename="llvm..X86II..MRM_FD">MRM_FD</dfn> = <var>125</var>, <dfn class="enum" id="llvm::X86II::MRM_FE" title='llvm::X86II::MRM_FE' data-ref="llvm::X86II::MRM_FE" data-ref-filename="llvm..X86II..MRM_FE">MRM_FE</dfn> = <var>126</var>, <dfn class="enum" id="llvm::X86II::MRM_FF" title='llvm::X86II::MRM_FF' data-ref="llvm::X86II::MRM_FF" data-ref-filename="llvm..X86II..MRM_FF">MRM_FF</dfn> = <var>127</var>,</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <dfn class="enum" id="llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask" data-ref-filename="llvm..X86II..FormMask">FormMask</dfn>       = <var>127</var>,</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="745">745</th><td><i>    // Actual flags...</i></td></tr>
<tr><th id="746">746</th><td><i></i></td></tr>
<tr><th id="747">747</th><td><i>    // OpSize - OpSizeFixed implies instruction never needs a 0x66 prefix.</i></td></tr>
<tr><th id="748">748</th><td><i>    // OpSize16 means this is a 16-bit instruction and needs 0x66 prefix in</i></td></tr>
<tr><th id="749">749</th><td><i>    // 32-bit mode. OpSize32 means this is a 32-bit instruction needs a 0x66</i></td></tr>
<tr><th id="750">750</th><td><i>    // prefix in 16-bit mode.</i></td></tr>
<tr><th id="751">751</th><td>    <dfn class="enum" id="llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</dfn> = <var>7</var>,</td></tr>
<tr><th id="752">752</th><td>    <dfn class="enum" id="llvm::X86II::OpSizeMask" title='llvm::X86II::OpSizeMask' data-ref="llvm::X86II::OpSizeMask" data-ref-filename="llvm..X86II..OpSizeMask">OpSizeMask</dfn> = <var>0x3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</a>,</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>    <dfn class="enum" id="llvm::X86II::OpSizeFixed" title='llvm::X86II::OpSizeFixed' data-ref="llvm::X86II::OpSizeFixed" data-ref-filename="llvm..X86II..OpSizeFixed">OpSizeFixed</dfn>  = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</a>,</td></tr>
<tr><th id="755">755</th><td>    <dfn class="enum" id="llvm::X86II::OpSize16" title='llvm::X86II::OpSize16' data-ref="llvm::X86II::OpSize16" data-ref-filename="llvm..X86II..OpSize16">OpSize16</dfn>     = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</a>,</td></tr>
<tr><th id="756">756</th><td>    <dfn class="enum" id="llvm::X86II::OpSize32" title='llvm::X86II::OpSize32' data-ref="llvm::X86II::OpSize32" data-ref-filename="llvm..X86II..OpSize32">OpSize32</dfn>     = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</a>,</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>    <i>// AsSize - AdSizeX implies this instruction determines its need of 0x67</i></td></tr>
<tr><th id="759">759</th><td><i>    // prefix from a normal ModRM memory operand. The other types indicate that</i></td></tr>
<tr><th id="760">760</th><td><i>    // an operand is encoded with a specific width and a prefix is needed if</i></td></tr>
<tr><th id="761">761</th><td><i>    // it differs from the current mode.</i></td></tr>
<tr><th id="762">762</th><td>    <dfn class="enum" id="llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</dfn> = <a class="enum" href="#llvm::X86II::OpSizeShift" title='llvm::X86II::OpSizeShift' data-ref="llvm::X86II::OpSizeShift" data-ref-filename="llvm..X86II..OpSizeShift">OpSizeShift</a> + <var>2</var>,</td></tr>
<tr><th id="763">763</th><td>    <dfn class="enum" id="llvm::X86II::AdSizeMask" title='llvm::X86II::AdSizeMask' data-ref="llvm::X86II::AdSizeMask" data-ref-filename="llvm..X86II..AdSizeMask">AdSizeMask</dfn>  = <var>0x3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a>,</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>    <dfn class="enum" id="llvm::X86II::AdSizeX" title='llvm::X86II::AdSizeX' data-ref="llvm::X86II::AdSizeX" data-ref-filename="llvm..X86II..AdSizeX">AdSizeX</dfn>  = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a>,</td></tr>
<tr><th id="766">766</th><td>    <dfn class="enum" id="llvm::X86II::AdSize16" title='llvm::X86II::AdSize16' data-ref="llvm::X86II::AdSize16" data-ref-filename="llvm..X86II..AdSize16">AdSize16</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a>,</td></tr>
<tr><th id="767">767</th><td>    <dfn class="enum" id="llvm::X86II::AdSize32" title='llvm::X86II::AdSize32' data-ref="llvm::X86II::AdSize32" data-ref-filename="llvm..X86II..AdSize32">AdSize32</dfn> = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a>,</td></tr>
<tr><th id="768">768</th><td>    <dfn class="enum" id="llvm::X86II::AdSize64" title='llvm::X86II::AdSize64' data-ref="llvm::X86II::AdSize64" data-ref-filename="llvm..X86II..AdSize64">AdSize64</dfn> = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a>,</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="771">771</th><td><i>    // OpPrefix - There are several prefix bytes that are used as opcode</i></td></tr>
<tr><th id="772">772</th><td><i>    // extensions. These are 0x66, 0xF3, and 0xF2. If this field is 0 there is</i></td></tr>
<tr><th id="773">773</th><td><i>    // no prefix.</i></td></tr>
<tr><th id="774">774</th><td><i>    //</i></td></tr>
<tr><th id="775">775</th><td>    <dfn class="enum" id="llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</dfn> = <a class="enum" href="#llvm::X86II::AdSizeShift" title='llvm::X86II::AdSizeShift' data-ref="llvm::X86II::AdSizeShift" data-ref-filename="llvm..X86II..AdSizeShift">AdSizeShift</a> + <var>2</var>,</td></tr>
<tr><th id="776">776</th><td>    <dfn class="enum" id="llvm::X86II::OpPrefixMask" title='llvm::X86II::OpPrefixMask' data-ref="llvm::X86II::OpPrefixMask" data-ref-filename="llvm..X86II..OpPrefixMask">OpPrefixMask</dfn>  = <var>0x3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</a>,</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>    <i>// PD - Prefix code for packed double precision vector floating point</i></td></tr>
<tr><th id="779">779</th><td><i>    // operations performed in the SSE registers.</i></td></tr>
<tr><th id="780">780</th><td>    <dfn class="enum" id="llvm::X86II::PD" title='llvm::X86II::PD' data-ref="llvm::X86II::PD" data-ref-filename="llvm..X86II..PD">PD</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</a>,</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>    <i>// XS, XD - These prefix codes are for single and double precision scalar</i></td></tr>
<tr><th id="783">783</th><td><i>    // floating point operations performed in the SSE registers.</i></td></tr>
<tr><th id="784">784</th><td>    <dfn class="enum" id="llvm::X86II::XS" title='llvm::X86II::XS' data-ref="llvm::X86II::XS" data-ref-filename="llvm..X86II..XS">XS</dfn> = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</a>,  <dfn class="enum" id="llvm::X86II::XD" title='llvm::X86II::XD' data-ref="llvm::X86II::XD" data-ref-filename="llvm..X86II..XD">XD</dfn> = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</a>,</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="787">787</th><td><i>    // OpMap - This field determines which opcode map this instruction</i></td></tr>
<tr><th id="788">788</th><td><i>    // belongs to. i.e. one-byte, two-byte, 0x0f 0x38, 0x0f 0x3a, etc.</i></td></tr>
<tr><th id="789">789</th><td><i>    //</i></td></tr>
<tr><th id="790">790</th><td>    <dfn class="enum" id="llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</dfn> = <a class="enum" href="#llvm::X86II::OpPrefixShift" title='llvm::X86II::OpPrefixShift' data-ref="llvm::X86II::OpPrefixShift" data-ref-filename="llvm..X86II..OpPrefixShift">OpPrefixShift</a> + <var>2</var>,</td></tr>
<tr><th id="791">791</th><td>    <dfn class="enum" id="llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask" data-ref-filename="llvm..X86II..OpMapMask">OpMapMask</dfn>  = <var>0x7</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>    <i>// OB - OneByte - Set if this instruction has a one byte opcode.</i></td></tr>
<tr><th id="794">794</th><td>    <dfn class="enum" id="llvm::X86II::OB" title='llvm::X86II::OB' data-ref="llvm::X86II::OB" data-ref-filename="llvm..X86II..OB">OB</dfn> = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>    <i>// TB - TwoByte - Set if this instruction has a two byte opcode, which</i></td></tr>
<tr><th id="797">797</th><td><i>    // starts with a 0x0F byte before the real opcode.</i></td></tr>
<tr><th id="798">798</th><td>    <dfn class="enum" id="llvm::X86II::TB" title='llvm::X86II::TB' data-ref="llvm::X86II::TB" data-ref-filename="llvm..X86II..TB">TB</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>    <i>// T8, TA - Prefix after the 0x0F prefix.</i></td></tr>
<tr><th id="801">801</th><td>    <dfn class="enum" id="llvm::X86II::T8" title='llvm::X86II::T8' data-ref="llvm::X86II::T8" data-ref-filename="llvm..X86II..T8">T8</dfn> = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,  <dfn class="enum" id="llvm::X86II::TA" title='llvm::X86II::TA' data-ref="llvm::X86II::TA" data-ref-filename="llvm..X86II..TA">TA</dfn> = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <i>// XOP8 - Prefix to include use of imm byte.</i></td></tr>
<tr><th id="804">804</th><td>    <dfn class="enum" id="llvm::X86II::XOP8" title='llvm::X86II::XOP8' data-ref="llvm::X86II::XOP8" data-ref-filename="llvm..X86II..XOP8">XOP8</dfn> = <var>4</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <i>// XOP9 - Prefix to exclude use of imm byte.</i></td></tr>
<tr><th id="807">807</th><td>    <dfn class="enum" id="llvm::X86II::XOP9" title='llvm::X86II::XOP9' data-ref="llvm::X86II::XOP9" data-ref-filename="llvm..X86II..XOP9">XOP9</dfn> = <var>5</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>    <i>// XOPA - Prefix to encode 0xA in VEX.MMMM of XOP instructions.</i></td></tr>
<tr><th id="810">810</th><td>    <dfn class="enum" id="llvm::X86II::XOPA" title='llvm::X86II::XOPA' data-ref="llvm::X86II::XOPA" data-ref-filename="llvm..X86II..XOPA">XOPA</dfn> = <var>6</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>    <i class="doc">/// ThreeDNow - This indicates that the instruction uses the</i></td></tr>
<tr><th id="813">813</th><td><i class="doc">    /// wacky 0x0F 0x0F prefix for 3DNow! instructions.  The manual documents</i></td></tr>
<tr><th id="814">814</th><td><i class="doc">    /// this as having a 0x0F prefix with a 0x0F opcode, and each instruction</i></td></tr>
<tr><th id="815">815</th><td><i class="doc">    /// storing a classifier in the imm8 field.  To simplify our implementation,</i></td></tr>
<tr><th id="816">816</th><td><i class="doc">    /// we handle this by storeing the classifier in the opcode field and using</i></td></tr>
<tr><th id="817">817</th><td><i class="doc">    /// this flag to indicate that the encoder should do the wacky 3DNow! thing.</i></td></tr>
<tr><th id="818">818</th><td>    <dfn class="enum" id="llvm::X86II::ThreeDNow" title='llvm::X86II::ThreeDNow' data-ref="llvm::X86II::ThreeDNow" data-ref-filename="llvm..X86II..ThreeDNow">ThreeDNow</dfn> = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a>,</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="821">821</th><td><i>    // REX_W - REX prefixes are instruction prefixes used in 64-bit mode.</i></td></tr>
<tr><th id="822">822</th><td><i>    // They are used to specify GPRs and SSE registers, 64-bit operand size,</i></td></tr>
<tr><th id="823">823</th><td><i>    // etc. We only cares about REX.W and REX.R bits and only the former is</i></td></tr>
<tr><th id="824">824</th><td><i>    // statically determined.</i></td></tr>
<tr><th id="825">825</th><td><i>    //</i></td></tr>
<tr><th id="826">826</th><td>    <dfn class="enum" id="llvm::X86II::REXShift" title='llvm::X86II::REXShift' data-ref="llvm::X86II::REXShift" data-ref-filename="llvm..X86II..REXShift">REXShift</dfn>    = <a class="enum" href="#llvm::X86II::OpMapShift" title='llvm::X86II::OpMapShift' data-ref="llvm::X86II::OpMapShift" data-ref-filename="llvm..X86II..OpMapShift">OpMapShift</a> + <var>3</var>,</td></tr>
<tr><th id="827">827</th><td>    <dfn class="enum" id="llvm::X86II::REX_W" title='llvm::X86II::REX_W' data-ref="llvm::X86II::REX_W" data-ref-filename="llvm..X86II..REX_W">REX_W</dfn>       = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::REXShift" title='llvm::X86II::REXShift' data-ref="llvm::X86II::REXShift" data-ref-filename="llvm..X86II..REXShift">REXShift</a>,</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="830">830</th><td><i>    // This three-bit field describes the size of an immediate operand.  Zero is</i></td></tr>
<tr><th id="831">831</th><td><i>    // unused so that we can tell if we forgot to set a value.</i></td></tr>
<tr><th id="832">832</th><td>    <dfn class="enum" id="llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</dfn> = <a class="enum" href="#llvm::X86II::REXShift" title='llvm::X86II::REXShift' data-ref="llvm::X86II::REXShift" data-ref-filename="llvm..X86II..REXShift">REXShift</a> + <var>1</var>,</td></tr>
<tr><th id="833">833</th><td>    <dfn class="enum" id="llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask" data-ref-filename="llvm..X86II..ImmMask">ImmMask</dfn>    = <var>15</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="834">834</th><td>    <dfn class="enum" id="llvm::X86II::Imm8" title='llvm::X86II::Imm8' data-ref="llvm::X86II::Imm8" data-ref-filename="llvm..X86II..Imm8">Imm8</dfn>       = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="835">835</th><td>    <dfn class="enum" id="llvm::X86II::Imm8PCRel" title='llvm::X86II::Imm8PCRel' data-ref="llvm::X86II::Imm8PCRel" data-ref-filename="llvm..X86II..Imm8PCRel">Imm8PCRel</dfn>  = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="836">836</th><td>    <dfn class="enum" id="llvm::X86II::Imm8Reg" title='llvm::X86II::Imm8Reg' data-ref="llvm::X86II::Imm8Reg" data-ref-filename="llvm..X86II..Imm8Reg">Imm8Reg</dfn>    = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="837">837</th><td>    <dfn class="enum" id="llvm::X86II::Imm16" title='llvm::X86II::Imm16' data-ref="llvm::X86II::Imm16" data-ref-filename="llvm..X86II..Imm16">Imm16</dfn>      = <var>4</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="838">838</th><td>    <dfn class="enum" id="llvm::X86II::Imm16PCRel" title='llvm::X86II::Imm16PCRel' data-ref="llvm::X86II::Imm16PCRel" data-ref-filename="llvm..X86II..Imm16PCRel">Imm16PCRel</dfn> = <var>5</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="839">839</th><td>    <dfn class="enum" id="llvm::X86II::Imm32" title='llvm::X86II::Imm32' data-ref="llvm::X86II::Imm32" data-ref-filename="llvm..X86II..Imm32">Imm32</dfn>      = <var>6</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="840">840</th><td>    <dfn class="enum" id="llvm::X86II::Imm32PCRel" title='llvm::X86II::Imm32PCRel' data-ref="llvm::X86II::Imm32PCRel" data-ref-filename="llvm..X86II..Imm32PCRel">Imm32PCRel</dfn> = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="841">841</th><td>    <dfn class="enum" id="llvm::X86II::Imm32S" title='llvm::X86II::Imm32S' data-ref="llvm::X86II::Imm32S" data-ref-filename="llvm..X86II..Imm32S">Imm32S</dfn>     = <var>8</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="842">842</th><td>    <dfn class="enum" id="llvm::X86II::Imm64" title='llvm::X86II::Imm64' data-ref="llvm::X86II::Imm64" data-ref-filename="llvm..X86II..Imm64">Imm64</dfn>      = <var>9</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a>,</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <i>//===------------------------------------------------------------------===//</i></td></tr>
<tr><th id="845">845</th><td><i>    // FP Instruction Classification...  Zero is non-fp instruction.</i></td></tr>
<tr><th id="846">846</th><td><i></i></td></tr>
<tr><th id="847">847</th><td><i>    // FPTypeMask - Mask for all of the FP types...</i></td></tr>
<tr><th id="848">848</th><td>    <dfn class="enum" id="llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</dfn> = <a class="enum" href="#llvm::X86II::ImmShift" title='llvm::X86II::ImmShift' data-ref="llvm::X86II::ImmShift" data-ref-filename="llvm..X86II..ImmShift">ImmShift</a> + <var>4</var>,</td></tr>
<tr><th id="849">849</th><td>    <dfn class="enum" id="llvm::X86II::FPTypeMask" title='llvm::X86II::FPTypeMask' data-ref="llvm::X86II::FPTypeMask" data-ref-filename="llvm..X86II..FPTypeMask">FPTypeMask</dfn>  = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <i>// NotFP - The default, set for instructions that do not use FP registers.</i></td></tr>
<tr><th id="852">852</th><td>    <dfn class="enum" id="llvm::X86II::NotFP" title='llvm::X86II::NotFP' data-ref="llvm::X86II::NotFP" data-ref-filename="llvm..X86II..NotFP">NotFP</dfn>      = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>    <i>// ZeroArgFP - 0 arg FP instruction which implicitly pushes ST(0), f.e. fld0</i></td></tr>
<tr><th id="855">855</th><td>    <dfn class="enum" id="llvm::X86II::ZeroArgFP" title='llvm::X86II::ZeroArgFP' data-ref="llvm::X86II::ZeroArgFP" data-ref-filename="llvm..X86II..ZeroArgFP">ZeroArgFP</dfn>  = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>    <i>// OneArgFP - 1 arg FP instructions which implicitly read ST(0), such as fst</i></td></tr>
<tr><th id="858">858</th><td>    <dfn class="enum" id="llvm::X86II::OneArgFP" title='llvm::X86II::OneArgFP' data-ref="llvm::X86II::OneArgFP" data-ref-filename="llvm..X86II..OneArgFP">OneArgFP</dfn>   = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>    <i>// OneArgFPRW - 1 arg FP instruction which implicitly read ST(0) and write a</i></td></tr>
<tr><th id="861">861</th><td><i>    // result back to ST(0).  For example, fcos, fsqrt, etc.</i></td></tr>
<tr><th id="862">862</th><td><i>    //</i></td></tr>
<tr><th id="863">863</th><td>    <dfn class="enum" id="llvm::X86II::OneArgFPRW" title='llvm::X86II::OneArgFPRW' data-ref="llvm::X86II::OneArgFPRW" data-ref-filename="llvm..X86II..OneArgFPRW">OneArgFPRW</dfn> = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>    <i>// TwoArgFP - 2 arg FP instructions which implicitly read ST(0), and an</i></td></tr>
<tr><th id="866">866</th><td><i>    // explicit argument, storing the result to either ST(0) or the implicit</i></td></tr>
<tr><th id="867">867</th><td><i>    // argument.  For example: fadd, fsub, fmul, etc...</i></td></tr>
<tr><th id="868">868</th><td>    <dfn class="enum" id="llvm::X86II::TwoArgFP" title='llvm::X86II::TwoArgFP' data-ref="llvm::X86II::TwoArgFP" data-ref-filename="llvm..X86II..TwoArgFP">TwoArgFP</dfn>   = <var>4</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>    <i>// CompareFP - 2 arg FP instructions which implicitly read ST(0) and an</i></td></tr>
<tr><th id="871">871</th><td><i>    // explicit argument, but have no destination.  Example: fucom, fucomi, ...</i></td></tr>
<tr><th id="872">872</th><td>    <dfn class="enum" id="llvm::X86II::CompareFP" title='llvm::X86II::CompareFP' data-ref="llvm::X86II::CompareFP" data-ref-filename="llvm..X86II..CompareFP">CompareFP</dfn>  = <var>5</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>    <i>// CondMovFP - "2 operand" floating point conditional move instructions.</i></td></tr>
<tr><th id="875">875</th><td>    <dfn class="enum" id="llvm::X86II::CondMovFP" title='llvm::X86II::CondMovFP' data-ref="llvm::X86II::CondMovFP" data-ref-filename="llvm..X86II..CondMovFP">CondMovFP</dfn>  = <var>6</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>    <i>// SpecialFP - Special instruction forms.  Dispatch by opcode explicitly.</i></td></tr>
<tr><th id="878">878</th><td>    <dfn class="enum" id="llvm::X86II::SpecialFP" title='llvm::X86II::SpecialFP' data-ref="llvm::X86II::SpecialFP" data-ref-filename="llvm..X86II..SpecialFP">SpecialFP</dfn>  = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a>,</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>    <i>// Lock prefix</i></td></tr>
<tr><th id="881">881</th><td>    <dfn class="enum" id="llvm::X86II::LOCKShift" title='llvm::X86II::LOCKShift' data-ref="llvm::X86II::LOCKShift" data-ref-filename="llvm..X86II..LOCKShift">LOCKShift</dfn> = <a class="enum" href="#llvm::X86II::FPTypeShift" title='llvm::X86II::FPTypeShift' data-ref="llvm::X86II::FPTypeShift" data-ref-filename="llvm..X86II..FPTypeShift">FPTypeShift</a> + <var>3</var>,</td></tr>
<tr><th id="882">882</th><td>    <dfn class="enum" id="llvm::X86II::LOCK" title='llvm::X86II::LOCK' data-ref="llvm::X86II::LOCK" data-ref-filename="llvm..X86II..LOCK">LOCK</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::LOCKShift" title='llvm::X86II::LOCKShift' data-ref="llvm::X86II::LOCKShift" data-ref-filename="llvm..X86II..LOCKShift">LOCKShift</a>,</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <i>// REP prefix</i></td></tr>
<tr><th id="885">885</th><td>    <dfn class="enum" id="llvm::X86II::REPShift" title='llvm::X86II::REPShift' data-ref="llvm::X86II::REPShift" data-ref-filename="llvm..X86II..REPShift">REPShift</dfn> = <a class="enum" href="#llvm::X86II::LOCKShift" title='llvm::X86II::LOCKShift' data-ref="llvm::X86II::LOCKShift" data-ref-filename="llvm..X86II..LOCKShift">LOCKShift</a> + <var>1</var>,</td></tr>
<tr><th id="886">886</th><td>    <dfn class="enum" id="llvm::X86II::REP" title='llvm::X86II::REP' data-ref="llvm::X86II::REP" data-ref-filename="llvm..X86II..REP">REP</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::REPShift" title='llvm::X86II::REPShift' data-ref="llvm::X86II::REPShift" data-ref-filename="llvm..X86II..REPShift">REPShift</a>,</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>    <i>// Execution domain for SSE instructions.</i></td></tr>
<tr><th id="889">889</th><td><i>    // 0 means normal, non-SSE instruction.</i></td></tr>
<tr><th id="890">890</th><td>    <dfn class="enum" id="llvm::X86II::SSEDomainShift" title='llvm::X86II::SSEDomainShift' data-ref="llvm::X86II::SSEDomainShift" data-ref-filename="llvm..X86II..SSEDomainShift">SSEDomainShift</dfn> = <a class="enum" href="#llvm::X86II::REPShift" title='llvm::X86II::REPShift' data-ref="llvm::X86II::REPShift" data-ref-filename="llvm..X86II..REPShift">REPShift</a> + <var>1</var>,</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>    <i>// Encoding</i></td></tr>
<tr><th id="893">893</th><td>    <dfn class="enum" id="llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</dfn> = <a class="enum" href="#llvm::X86II::SSEDomainShift" title='llvm::X86II::SSEDomainShift' data-ref="llvm::X86II::SSEDomainShift" data-ref-filename="llvm..X86II..SSEDomainShift">SSEDomainShift</a> + <var>2</var>,</td></tr>
<tr><th id="894">894</th><td>    <dfn class="enum" id="llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask" data-ref-filename="llvm..X86II..EncodingMask">EncodingMask</dfn> = <var>0x3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</a>,</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>    <i>// VEX - encoding using 0xC4/0xC5</i></td></tr>
<tr><th id="897">897</th><td>    <dfn class="enum" id="llvm::X86II::VEX" title='llvm::X86II::VEX' data-ref="llvm::X86II::VEX" data-ref-filename="llvm..X86II..VEX">VEX</dfn> = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</a>,</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>    <i class="doc">/// XOP - Opcode prefix used by XOP instructions.</i></td></tr>
<tr><th id="900">900</th><td>    <dfn class="enum" id="llvm::X86II::XOP" title='llvm::X86II::XOP' data-ref="llvm::X86II::XOP" data-ref-filename="llvm..X86II..XOP">XOP</dfn> = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</a>,</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <i>// VEX_EVEX - Specifies that this instruction use EVEX form which provides</i></td></tr>
<tr><th id="903">903</th><td><i>    // syntax support up to 32 512-bit register operands and up to 7 16-bit</i></td></tr>
<tr><th id="904">904</th><td><i>    // mask operands as well as source operand data swizzling/memory operand</i></td></tr>
<tr><th id="905">905</th><td><i>    // conversion, eviction hint, and rounding mode.</i></td></tr>
<tr><th id="906">906</th><td>    <dfn class="enum" id="llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX" data-ref-filename="llvm..X86II..EVEX">EVEX</dfn> = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</a>,</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <i>// Opcode</i></td></tr>
<tr><th id="909">909</th><td>    <dfn class="enum" id="llvm::X86II::OpcodeShift" title='llvm::X86II::OpcodeShift' data-ref="llvm::X86II::OpcodeShift" data-ref-filename="llvm..X86II..OpcodeShift">OpcodeShift</dfn>   = <a class="enum" href="#llvm::X86II::EncodingShift" title='llvm::X86II::EncodingShift' data-ref="llvm::X86II::EncodingShift" data-ref-filename="llvm..X86II..EncodingShift">EncodingShift</a> + <var>2</var>,</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>    <i class="doc">/// VEX_W - Has a opcode specific functionality, but is used in the same</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">    /// way as REX_W is for regular SSE instructions.</i></td></tr>
<tr><th id="913">913</th><td>    <dfn class="enum" id="llvm::X86II::VEX_WShift" title='llvm::X86II::VEX_WShift' data-ref="llvm::X86II::VEX_WShift" data-ref-filename="llvm..X86II..VEX_WShift">VEX_WShift</dfn>  = <a class="enum" href="#llvm::X86II::OpcodeShift" title='llvm::X86II::OpcodeShift' data-ref="llvm::X86II::OpcodeShift" data-ref-filename="llvm..X86II..OpcodeShift">OpcodeShift</a> + <var>8</var>,</td></tr>
<tr><th id="914">914</th><td>    <dfn class="enum" id="llvm::X86II::VEX_W" title='llvm::X86II::VEX_W' data-ref="llvm::X86II::VEX_W" data-ref-filename="llvm..X86II..VEX_W">VEX_W</dfn>       = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::VEX_WShift" title='llvm::X86II::VEX_WShift' data-ref="llvm::X86II::VEX_WShift" data-ref-filename="llvm..X86II..VEX_WShift">VEX_WShift</a>,</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>    <i class="doc">/// VEX_4V - Used to specify an additional AVX/SSE register. Several 2</i></td></tr>
<tr><th id="917">917</th><td><i class="doc">    /// address instructions in SSE are represented as 3 address ones in AVX</i></td></tr>
<tr><th id="918">918</th><td><i class="doc">    /// and the additional register is encoded in VEX_VVVV prefix.</i></td></tr>
<tr><th id="919">919</th><td>    <dfn class="enum" id="llvm::X86II::VEX_4VShift" title='llvm::X86II::VEX_4VShift' data-ref="llvm::X86II::VEX_4VShift" data-ref-filename="llvm..X86II..VEX_4VShift">VEX_4VShift</dfn> = <a class="enum" href="#llvm::X86II::VEX_WShift" title='llvm::X86II::VEX_WShift' data-ref="llvm::X86II::VEX_WShift" data-ref-filename="llvm..X86II..VEX_WShift">VEX_WShift</a> + <var>1</var>,</td></tr>
<tr><th id="920">920</th><td>    <dfn class="enum" id="llvm::X86II::VEX_4V" title='llvm::X86II::VEX_4V' data-ref="llvm::X86II::VEX_4V" data-ref-filename="llvm..X86II..VEX_4V">VEX_4V</dfn>      = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::VEX_4VShift" title='llvm::X86II::VEX_4VShift' data-ref="llvm::X86II::VEX_4VShift" data-ref-filename="llvm..X86II..VEX_4VShift">VEX_4VShift</a>,</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>    <i class="doc">/// VEX_L - Stands for a bit in the VEX opcode prefix meaning the current</i></td></tr>
<tr><th id="923">923</th><td><i class="doc">    /// instruction uses 256-bit wide registers. This is usually auto detected</i></td></tr>
<tr><th id="924">924</th><td><i class="doc">    /// if a VR256 register is used, but some AVX instructions also have this</i></td></tr>
<tr><th id="925">925</th><td><i class="doc">    /// field marked when using a f256 memory references.</i></td></tr>
<tr><th id="926">926</th><td>    <dfn class="enum" id="llvm::X86II::VEX_LShift" title='llvm::X86II::VEX_LShift' data-ref="llvm::X86II::VEX_LShift" data-ref-filename="llvm..X86II..VEX_LShift">VEX_LShift</dfn> = <a class="enum" href="#llvm::X86II::VEX_4VShift" title='llvm::X86II::VEX_4VShift' data-ref="llvm::X86II::VEX_4VShift" data-ref-filename="llvm..X86II..VEX_4VShift">VEX_4VShift</a> + <var>1</var>,</td></tr>
<tr><th id="927">927</th><td>    <dfn class="enum" id="llvm::X86II::VEX_L" title='llvm::X86II::VEX_L' data-ref="llvm::X86II::VEX_L" data-ref-filename="llvm..X86II..VEX_L">VEX_L</dfn>       = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::VEX_LShift" title='llvm::X86II::VEX_LShift' data-ref="llvm::X86II::VEX_LShift" data-ref-filename="llvm..X86II..VEX_LShift">VEX_LShift</a>,</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    <i>// EVEX_K - Set if this instruction requires masking</i></td></tr>
<tr><th id="930">930</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_KShift" title='llvm::X86II::EVEX_KShift' data-ref="llvm::X86II::EVEX_KShift" data-ref-filename="llvm..X86II..EVEX_KShift">EVEX_KShift</dfn> = <a class="enum" href="#llvm::X86II::VEX_LShift" title='llvm::X86II::VEX_LShift' data-ref="llvm::X86II::VEX_LShift" data-ref-filename="llvm..X86II..VEX_LShift">VEX_LShift</a> + <var>1</var>,</td></tr>
<tr><th id="931">931</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K" data-ref-filename="llvm..X86II..EVEX_K">EVEX_K</dfn>      = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EVEX_KShift" title='llvm::X86II::EVEX_KShift' data-ref="llvm::X86II::EVEX_KShift" data-ref-filename="llvm..X86II..EVEX_KShift">EVEX_KShift</a>,</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>    <i>// EVEX_Z - Set if this instruction has EVEX.Z field set.</i></td></tr>
<tr><th id="934">934</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_ZShift" title='llvm::X86II::EVEX_ZShift' data-ref="llvm::X86II::EVEX_ZShift" data-ref-filename="llvm..X86II..EVEX_ZShift">EVEX_ZShift</dfn> = <a class="enum" href="#llvm::X86II::EVEX_KShift" title='llvm::X86II::EVEX_KShift' data-ref="llvm::X86II::EVEX_KShift" data-ref-filename="llvm..X86II..EVEX_KShift">EVEX_KShift</a> + <var>1</var>,</td></tr>
<tr><th id="935">935</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_Z" title='llvm::X86II::EVEX_Z' data-ref="llvm::X86II::EVEX_Z" data-ref-filename="llvm..X86II..EVEX_Z">EVEX_Z</dfn>      = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EVEX_ZShift" title='llvm::X86II::EVEX_ZShift' data-ref="llvm::X86II::EVEX_ZShift" data-ref-filename="llvm..X86II..EVEX_ZShift">EVEX_ZShift</a>,</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>    <i>// EVEX_L2 - Set if this instruction has EVEX.L' field set.</i></td></tr>
<tr><th id="938">938</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_L2Shift" title='llvm::X86II::EVEX_L2Shift' data-ref="llvm::X86II::EVEX_L2Shift" data-ref-filename="llvm..X86II..EVEX_L2Shift">EVEX_L2Shift</dfn> = <a class="enum" href="#llvm::X86II::EVEX_ZShift" title='llvm::X86II::EVEX_ZShift' data-ref="llvm::X86II::EVEX_ZShift" data-ref-filename="llvm..X86II..EVEX_ZShift">EVEX_ZShift</a> + <var>1</var>,</td></tr>
<tr><th id="939">939</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_L2" title='llvm::X86II::EVEX_L2' data-ref="llvm::X86II::EVEX_L2" data-ref-filename="llvm..X86II..EVEX_L2">EVEX_L2</dfn>     = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EVEX_L2Shift" title='llvm::X86II::EVEX_L2Shift' data-ref="llvm::X86II::EVEX_L2Shift" data-ref-filename="llvm..X86II..EVEX_L2Shift">EVEX_L2Shift</a>,</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <i>// EVEX_B - Set if this instruction has EVEX.B field set.</i></td></tr>
<tr><th id="942">942</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_BShift" title='llvm::X86II::EVEX_BShift' data-ref="llvm::X86II::EVEX_BShift" data-ref-filename="llvm..X86II..EVEX_BShift">EVEX_BShift</dfn> = <a class="enum" href="#llvm::X86II::EVEX_L2Shift" title='llvm::X86II::EVEX_L2Shift' data-ref="llvm::X86II::EVEX_L2Shift" data-ref-filename="llvm..X86II..EVEX_L2Shift">EVEX_L2Shift</a> + <var>1</var>,</td></tr>
<tr><th id="943">943</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_B" title='llvm::X86II::EVEX_B' data-ref="llvm::X86II::EVEX_B" data-ref-filename="llvm..X86II..EVEX_B">EVEX_B</dfn>      = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EVEX_BShift" title='llvm::X86II::EVEX_BShift' data-ref="llvm::X86II::EVEX_BShift" data-ref-filename="llvm..X86II..EVEX_BShift">EVEX_BShift</a>,</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    <i>// The scaling factor for the AVX512's 8-bit compressed displacement.</i></td></tr>
<tr><th id="946">946</th><td>    <dfn class="enum" id="llvm::X86II::CD8_Scale_Shift" title='llvm::X86II::CD8_Scale_Shift' data-ref="llvm::X86II::CD8_Scale_Shift" data-ref-filename="llvm..X86II..CD8_Scale_Shift">CD8_Scale_Shift</dfn> = <a class="enum" href="#llvm::X86II::EVEX_BShift" title='llvm::X86II::EVEX_BShift' data-ref="llvm::X86II::EVEX_BShift" data-ref-filename="llvm..X86II..EVEX_BShift">EVEX_BShift</a> + <var>1</var>,</td></tr>
<tr><th id="947">947</th><td>    <dfn class="enum" id="llvm::X86II::CD8_Scale_Mask" title='llvm::X86II::CD8_Scale_Mask' data-ref="llvm::X86II::CD8_Scale_Mask" data-ref-filename="llvm..X86II..CD8_Scale_Mask">CD8_Scale_Mask</dfn> = <var>127ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::CD8_Scale_Shift" title='llvm::X86II::CD8_Scale_Shift' data-ref="llvm::X86II::CD8_Scale_Shift" data-ref-filename="llvm..X86II..CD8_Scale_Shift">CD8_Scale_Shift</a>,</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>    <i class="doc">/// Explicitly specified rounding control</i></td></tr>
<tr><th id="950">950</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_RCShift" title='llvm::X86II::EVEX_RCShift' data-ref="llvm::X86II::EVEX_RCShift" data-ref-filename="llvm..X86II..EVEX_RCShift">EVEX_RCShift</dfn> = <a class="enum" href="#llvm::X86II::CD8_Scale_Shift" title='llvm::X86II::CD8_Scale_Shift' data-ref="llvm::X86II::CD8_Scale_Shift" data-ref-filename="llvm..X86II..CD8_Scale_Shift">CD8_Scale_Shift</a> + <var>7</var>,</td></tr>
<tr><th id="951">951</th><td>    <dfn class="enum" id="llvm::X86II::EVEX_RC" title='llvm::X86II::EVEX_RC' data-ref="llvm::X86II::EVEX_RC" data-ref-filename="llvm..X86II..EVEX_RC">EVEX_RC</dfn> = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::EVEX_RCShift" title='llvm::X86II::EVEX_RCShift' data-ref="llvm::X86II::EVEX_RCShift" data-ref-filename="llvm..X86II..EVEX_RCShift">EVEX_RCShift</a>,</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <i>// NOTRACK prefix</i></td></tr>
<tr><th id="954">954</th><td>    <dfn class="enum" id="llvm::X86II::NoTrackShift" title='llvm::X86II::NoTrackShift' data-ref="llvm::X86II::NoTrackShift" data-ref-filename="llvm..X86II..NoTrackShift">NoTrackShift</dfn> = <a class="enum" href="#llvm::X86II::EVEX_RCShift" title='llvm::X86II::EVEX_RCShift' data-ref="llvm::X86II::EVEX_RCShift" data-ref-filename="llvm..X86II..EVEX_RCShift">EVEX_RCShift</a> + <var>1</var>,</td></tr>
<tr><th id="955">955</th><td>    <dfn class="enum" id="llvm::X86II::NOTRACK" title='llvm::X86II::NOTRACK' data-ref="llvm::X86II::NOTRACK" data-ref-filename="llvm..X86II..NOTRACK">NOTRACK</dfn> = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::NoTrackShift" title='llvm::X86II::NoTrackShift' data-ref="llvm::X86II::NoTrackShift" data-ref-filename="llvm..X86II..NoTrackShift">NoTrackShift</a>,</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>    <i>// Force VEX encoding</i></td></tr>
<tr><th id="958">958</th><td>    <dfn class="enum" id="llvm::X86II::ExplicitVEXShift" title='llvm::X86II::ExplicitVEXShift' data-ref="llvm::X86II::ExplicitVEXShift" data-ref-filename="llvm..X86II..ExplicitVEXShift">ExplicitVEXShift</dfn> = <a class="enum" href="#llvm::X86II::NoTrackShift" title='llvm::X86II::NoTrackShift' data-ref="llvm::X86II::NoTrackShift" data-ref-filename="llvm..X86II..NoTrackShift">NoTrackShift</a> + <var>1</var>,</td></tr>
<tr><th id="959">959</th><td>    <dfn class="enum" id="llvm::X86II::ExplicitVEXPrefix" title='llvm::X86II::ExplicitVEXPrefix' data-ref="llvm::X86II::ExplicitVEXPrefix" data-ref-filename="llvm..X86II..ExplicitVEXPrefix">ExplicitVEXPrefix</dfn> = <var>1ULL</var> &lt;&lt; <a class="enum" href="#llvm::X86II::ExplicitVEXShift" title='llvm::X86II::ExplicitVEXShift' data-ref="llvm::X86II::ExplicitVEXShift" data-ref-filename="llvm..X86II..ExplicitVEXShift">ExplicitVEXShift</a></td></tr>
<tr><th id="960">960</th><td>  };</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the instruction with given opcode is a prefix.</i></td></tr>
<tr><th id="963">963</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II8isPrefixEm" title='llvm::X86II::isPrefix' data-ref="_ZN4llvm5X86II8isPrefixEm" data-ref-filename="_ZN4llvm5X86II8isPrefixEm">isPrefix</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="47TSFlags" title='TSFlags' data-type='uint64_t' data-ref="47TSFlags" data-ref-filename="47TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="964">964</th><td>    <b>return</b> (<a class="local col7 ref" href="#47TSFlags" title='TSFlags' data-ref="47TSFlags" data-ref-filename="47TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask" data-ref-filename="llvm..X86II..FormMask">FormMask</a>) == <a class="enum" href="#llvm::X86II::PrefixByte" title='llvm::X86II::PrefixByte' data-ref="llvm::X86II::PrefixByte" data-ref-filename="llvm..X86II..PrefixByte">PrefixByte</a>;</td></tr>
<tr><th id="965">965</th><td>  }</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the instruction with given opcode is a pseudo.</i></td></tr>
<tr><th id="968">968</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II8isPseudoEm" title='llvm::X86II::isPseudo' data-ref="_ZN4llvm5X86II8isPseudoEm" data-ref-filename="_ZN4llvm5X86II8isPseudoEm">isPseudo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="48TSFlags" title='TSFlags' data-type='uint64_t' data-ref="48TSFlags" data-ref-filename="48TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> (<a class="local col8 ref" href="#48TSFlags" title='TSFlags' data-ref="48TSFlags" data-ref-filename="48TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask" data-ref-filename="llvm..X86II..FormMask">FormMask</a>) == <a class="enum" href="#llvm::X86II::Pseudo" title='llvm::X86II::Pseudo' data-ref="llvm::X86II::Pseudo" data-ref-filename="llvm..X86II..Pseudo">Pseudo</a>;</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i class="doc">/// <span class="command">\returns</span> the "base" X86 opcode for the specified machine</i></td></tr>
<tr><th id="973">973</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="974">974</th><td>  <b>inline</b> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl def fn" id="_ZN4llvm5X86II16getBaseOpcodeForEm" title='llvm::X86II::getBaseOpcodeFor' data-ref="_ZN4llvm5X86II16getBaseOpcodeForEm" data-ref-filename="_ZN4llvm5X86II16getBaseOpcodeForEm">getBaseOpcodeFor</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="49TSFlags" title='TSFlags' data-type='uint64_t' data-ref="49TSFlags" data-ref-filename="49TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="975">975</th><td>    <b>return</b> <a class="local col9 ref" href="#49TSFlags" title='TSFlags' data-ref="49TSFlags" data-ref-filename="49TSFlags">TSFlags</a> &gt;&gt; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::OpcodeShift" title='llvm::X86II::OpcodeShift' data-ref="llvm::X86II::OpcodeShift" data-ref-filename="llvm..X86II..OpcodeShift">OpcodeShift</a>;</td></tr>
<tr><th id="976">976</th><td>  }</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II6hasImmEm" title='llvm::X86II::hasImm' data-ref="_ZN4llvm5X86II6hasImmEm" data-ref-filename="_ZN4llvm5X86II6hasImmEm">hasImm</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="50TSFlags" title='TSFlags' data-type='uint64_t' data-ref="50TSFlags" data-ref-filename="50TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="979">979</th><td>    <b>return</b> (<a class="local col0 ref" href="#50TSFlags" title='TSFlags' data-ref="50TSFlags" data-ref-filename="50TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask" data-ref-filename="llvm..X86II..ImmMask">ImmMask</a>) != <var>0</var>;</td></tr>
<tr><th id="980">980</th><td>  }</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <i class="doc">/// Decode the "size of immediate" field from the TSFlags field of the </i></td></tr>
<tr><th id="983">983</th><td><i class="doc">  /// specified instruction.</i></td></tr>
<tr><th id="984">984</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm" data-ref-filename="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="51TSFlags" title='TSFlags' data-type='uint64_t' data-ref="51TSFlags" data-ref-filename="51TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="985">985</th><td>    <b>switch</b> (<a class="local col1 ref" href="#51TSFlags" title='TSFlags' data-ref="51TSFlags" data-ref-filename="51TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask" data-ref-filename="llvm..X86II..ImmMask">ImmMask</a>) {</td></tr>
<tr><th id="986">986</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown immediate size"</q>);</td></tr>
<tr><th id="987">987</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8" title='llvm::X86II::Imm8' data-ref="llvm::X86II::Imm8" data-ref-filename="llvm..X86II..Imm8">Imm8</a>:</td></tr>
<tr><th id="988">988</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8PCRel" title='llvm::X86II::Imm8PCRel' data-ref="llvm::X86II::Imm8PCRel" data-ref-filename="llvm..X86II..Imm8PCRel">Imm8PCRel</a>:</td></tr>
<tr><th id="989">989</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8Reg" title='llvm::X86II::Imm8Reg' data-ref="llvm::X86II::Imm8Reg" data-ref-filename="llvm..X86II..Imm8Reg">Imm8Reg</a>:    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="990">990</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16" title='llvm::X86II::Imm16' data-ref="llvm::X86II::Imm16" data-ref-filename="llvm..X86II..Imm16">Imm16</a>:</td></tr>
<tr><th id="991">991</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16PCRel" title='llvm::X86II::Imm16PCRel' data-ref="llvm::X86II::Imm16PCRel" data-ref-filename="llvm..X86II..Imm16PCRel">Imm16PCRel</a>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="992">992</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32" title='llvm::X86II::Imm32' data-ref="llvm::X86II::Imm32" data-ref-filename="llvm..X86II..Imm32">Imm32</a>:</td></tr>
<tr><th id="993">993</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32S" title='llvm::X86II::Imm32S' data-ref="llvm::X86II::Imm32S" data-ref-filename="llvm..X86II..Imm32S">Imm32S</a>:</td></tr>
<tr><th id="994">994</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32PCRel" title='llvm::X86II::Imm32PCRel' data-ref="llvm::X86II::Imm32PCRel" data-ref-filename="llvm..X86II..Imm32PCRel">Imm32PCRel</a>: <b>return</b> <var>4</var>;</td></tr>
<tr><th id="995">995</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm64" title='llvm::X86II::Imm64' data-ref="llvm::X86II::Imm64" data-ref-filename="llvm..X86II..Imm64">Imm64</a>:      <b>return</b> <var>8</var>;</td></tr>
<tr><th id="996">996</th><td>    }</td></tr>
<tr><th id="997">997</th><td>  }</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the immediate of the specified instruction's TSFlags</i></td></tr>
<tr><th id="1000">1000</th><td><i class="doc">  /// indicates that it is pc relative.</i></td></tr>
<tr><th id="1001">1001</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II10isImmPCRelEm" title='llvm::X86II::isImmPCRel' data-ref="_ZN4llvm5X86II10isImmPCRelEm" data-ref-filename="_ZN4llvm5X86II10isImmPCRelEm">isImmPCRel</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="52TSFlags" title='TSFlags' data-type='uint64_t' data-ref="52TSFlags" data-ref-filename="52TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="1002">1002</th><td>    <b>switch</b> (<a class="local col2 ref" href="#52TSFlags" title='TSFlags' data-ref="52TSFlags" data-ref-filename="52TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask" data-ref-filename="llvm..X86II..ImmMask">ImmMask</a>) {</td></tr>
<tr><th id="1003">1003</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown immediate size"</q>);</td></tr>
<tr><th id="1004">1004</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8PCRel" title='llvm::X86II::Imm8PCRel' data-ref="llvm::X86II::Imm8PCRel" data-ref-filename="llvm..X86II..Imm8PCRel">Imm8PCRel</a>:</td></tr>
<tr><th id="1005">1005</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16PCRel" title='llvm::X86II::Imm16PCRel' data-ref="llvm::X86II::Imm16PCRel" data-ref-filename="llvm..X86II..Imm16PCRel">Imm16PCRel</a>:</td></tr>
<tr><th id="1006">1006</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32PCRel" title='llvm::X86II::Imm32PCRel' data-ref="llvm::X86II::Imm32PCRel" data-ref-filename="llvm..X86II..Imm32PCRel">Imm32PCRel</a>:</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1008">1008</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8" title='llvm::X86II::Imm8' data-ref="llvm::X86II::Imm8" data-ref-filename="llvm..X86II..Imm8">Imm8</a>:</td></tr>
<tr><th id="1009">1009</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8Reg" title='llvm::X86II::Imm8Reg' data-ref="llvm::X86II::Imm8Reg" data-ref-filename="llvm..X86II..Imm8Reg">Imm8Reg</a>:</td></tr>
<tr><th id="1010">1010</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16" title='llvm::X86II::Imm16' data-ref="llvm::X86II::Imm16" data-ref-filename="llvm..X86II..Imm16">Imm16</a>:</td></tr>
<tr><th id="1011">1011</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32" title='llvm::X86II::Imm32' data-ref="llvm::X86II::Imm32" data-ref-filename="llvm..X86II..Imm32">Imm32</a>:</td></tr>
<tr><th id="1012">1012</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32S" title='llvm::X86II::Imm32S' data-ref="llvm::X86II::Imm32S" data-ref-filename="llvm..X86II..Imm32S">Imm32S</a>:</td></tr>
<tr><th id="1013">1013</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm64" title='llvm::X86II::Imm64' data-ref="llvm::X86II::Imm64" data-ref-filename="llvm..X86II..Imm64">Imm64</a>:</td></tr>
<tr><th id="1014">1014</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1015">1015</th><td>    }</td></tr>
<tr><th id="1016">1016</th><td>  }</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the immediate of the specified instruction's</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  /// TSFlags indicates that it is signed.</i></td></tr>
<tr><th id="1020">1020</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II11isImmSignedEm" title='llvm::X86II::isImmSigned' data-ref="_ZN4llvm5X86II11isImmSignedEm" data-ref-filename="_ZN4llvm5X86II11isImmSignedEm">isImmSigned</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="53TSFlags" title='TSFlags' data-type='uint64_t' data-ref="53TSFlags" data-ref-filename="53TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="1021">1021</th><td>    <b>switch</b> (<a class="local col3 ref" href="#53TSFlags" title='TSFlags' data-ref="53TSFlags" data-ref-filename="53TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask" data-ref-filename="llvm..X86II..ImmMask">ImmMask</a>) {</td></tr>
<tr><th id="1022">1022</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown immediate signedness"</q>);</td></tr>
<tr><th id="1023">1023</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32S" title='llvm::X86II::Imm32S' data-ref="llvm::X86II::Imm32S" data-ref-filename="llvm..X86II..Imm32S">Imm32S</a>:</td></tr>
<tr><th id="1024">1024</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1025">1025</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8" title='llvm::X86II::Imm8' data-ref="llvm::X86II::Imm8" data-ref-filename="llvm..X86II..Imm8">Imm8</a>:</td></tr>
<tr><th id="1026">1026</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8PCRel" title='llvm::X86II::Imm8PCRel' data-ref="llvm::X86II::Imm8PCRel" data-ref-filename="llvm..X86II..Imm8PCRel">Imm8PCRel</a>:</td></tr>
<tr><th id="1027">1027</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm8Reg" title='llvm::X86II::Imm8Reg' data-ref="llvm::X86II::Imm8Reg" data-ref-filename="llvm..X86II..Imm8Reg">Imm8Reg</a>:</td></tr>
<tr><th id="1028">1028</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16" title='llvm::X86II::Imm16' data-ref="llvm::X86II::Imm16" data-ref-filename="llvm..X86II..Imm16">Imm16</a>:</td></tr>
<tr><th id="1029">1029</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm16PCRel" title='llvm::X86II::Imm16PCRel' data-ref="llvm::X86II::Imm16PCRel" data-ref-filename="llvm..X86II..Imm16PCRel">Imm16PCRel</a>:</td></tr>
<tr><th id="1030">1030</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32" title='llvm::X86II::Imm32' data-ref="llvm::X86II::Imm32" data-ref-filename="llvm..X86II..Imm32">Imm32</a>:</td></tr>
<tr><th id="1031">1031</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm32PCRel" title='llvm::X86II::Imm32PCRel' data-ref="llvm::X86II::Imm32PCRel" data-ref-filename="llvm..X86II..Imm32PCRel">Imm32PCRel</a>:</td></tr>
<tr><th id="1032">1032</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Imm64" title='llvm::X86II::Imm64' data-ref="llvm::X86II::Imm64" data-ref-filename="llvm..X86II..Imm64">Imm64</a>:</td></tr>
<tr><th id="1033">1033</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1034">1034</th><td>    }</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <i class="doc">/// Compute whether all of the def operands are repeated in the uses and</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc">  /// therefore should be skipped.</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">  /// This determines the start of the unique operand list. We need to determine</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">  /// if all of the defs have a corresponding tied operand in the uses.</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc">  /// Unfortunately, the tied operand information is encoded in the uses not</i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc">  /// the defs so we have to use some heuristics to find which operands to</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc">  /// query.</i></td></tr>
<tr><th id="1044">1044</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col4 decl" id="54Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="54Desc" data-ref-filename="54Desc">Desc</dfn>) {</td></tr>
<tr><th id="1045">1045</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55NumDefs" title='NumDefs' data-type='unsigned int' data-ref="55NumDefs" data-ref-filename="55NumDefs">NumDefs</dfn> = <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1046">1046</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56NumOps" title='NumOps' data-type='unsigned int' data-ref="56NumOps" data-ref-filename="56NumOps">NumOps</dfn> = <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1047">1047</th><td>    <b>switch</b> (<a class="local col5 ref" href="#55NumDefs" title='NumDefs' data-ref="55NumDefs" data-ref-filename="55NumDefs">NumDefs</a>) {</td></tr>
<tr><th id="1048">1048</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected number of defs"</q>);</td></tr>
<tr><th id="1049">1049</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1050">1050</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1051">1051</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1052">1052</th><td>      <i>// Common two addr case.</i></td></tr>
<tr><th id="1053">1053</th><td>      <b>if</b> (<a class="local col6 ref" href="#56NumOps" title='NumOps' data-ref="56NumOps" data-ref-filename="56NumOps">NumOps</a> &gt; <var>1</var> &amp;&amp; <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>1</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>0</var>)</td></tr>
<tr><th id="1054">1054</th><td>        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1055">1055</th><td>      <i>// Check for AVX-512 scatter which has a TIED_TO in the second to last</i></td></tr>
<tr><th id="1056">1056</th><td><i>      // operand.</i></td></tr>
<tr><th id="1057">1057</th><td>      <b>if</b> (<a class="local col6 ref" href="#56NumOps" title='NumOps' data-ref="56NumOps" data-ref-filename="56NumOps">NumOps</a> == <var>8</var> &amp;&amp;</td></tr>
<tr><th id="1058">1058</th><td>          <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>6</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>0</var>)</td></tr>
<tr><th id="1059">1059</th><td>        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1060">1060</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1061">1061</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1062">1062</th><td>      <i>// XCHG/XADD have two destinations and two sources.</i></td></tr>
<tr><th id="1063">1063</th><td>      <b>if</b> (<a class="local col6 ref" href="#56NumOps" title='NumOps' data-ref="56NumOps" data-ref-filename="56NumOps">NumOps</a> &gt;= <var>4</var> &amp;&amp; <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>2</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1064">1064</th><td>          <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>3</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>1</var>)</td></tr>
<tr><th id="1065">1065</th><td>        <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1066">1066</th><td>      <i>// Check for gather. AVX-512 has the second tied operand early. AVX2</i></td></tr>
<tr><th id="1067">1067</th><td><i>      // has it as the last op.</i></td></tr>
<tr><th id="1068">1068</th><td>      <b>if</b> (<a class="local col6 ref" href="#56NumOps" title='NumOps' data-ref="56NumOps" data-ref-filename="56NumOps">NumOps</a> == <var>9</var> &amp;&amp; <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>2</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1069">1069</th><td>          (<a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>3</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>1</var> ||</td></tr>
<tr><th id="1070">1070</th><td>           <a class="local col4 ref" href="#54Desc" title='Desc' data-ref="54Desc" data-ref-filename="54Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>8</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) == <var>1</var>))</td></tr>
<tr><th id="1071">1071</th><td>        <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1072">1072</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1073">1073</th><td>    }</td></tr>
<tr><th id="1074">1074</th><td>  }</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <i class="doc">/// The function returns the MCInst operand # for the first field of the</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc">  /// memory operand.  If the instruction doesn't have a</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc">  /// memory operand, this returns -1.</i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc">  /// Note that this ignores tied operands.  If there is a tied register which</i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc">  /// is duplicated in the MCInst (e.g. "EAX = addl EAX, [mem]") it is only</i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc">  /// counted as one operand.</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1084">1084</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def fn" id="_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm" data-ref-filename="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="57TSFlags" title='TSFlags' data-type='uint64_t' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="1085">1085</th><td>    <em>bool</em> <dfn class="local col8 decl" id="58HasVEX_4V" title='HasVEX_4V' data-type='bool' data-ref="58HasVEX_4V" data-ref-filename="58HasVEX_4V">HasVEX_4V</dfn> = <a class="local col7 ref" href="#57TSFlags" title='TSFlags' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::VEX_4V" title='llvm::X86II::VEX_4V' data-ref="llvm::X86II::VEX_4V" data-ref-filename="llvm..X86II..VEX_4V">VEX_4V</a>;</td></tr>
<tr><th id="1086">1086</th><td>    <em>bool</em> <dfn class="local col9 decl" id="59HasEVEX_K" title='HasEVEX_K' data-type='bool' data-ref="59HasEVEX_K" data-ref-filename="59HasEVEX_K">HasEVEX_K</dfn> = <a class="local col7 ref" href="#57TSFlags" title='TSFlags' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K" data-ref-filename="llvm..X86II..EVEX_K">EVEX_K</a>;</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <b>switch</b> (<a class="local col7 ref" href="#57TSFlags" title='TSFlags' data-ref="57TSFlags" data-ref-filename="57TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask" data-ref-filename="llvm..X86II..FormMask">FormMask</a>) {</td></tr>
<tr><th id="1089">1089</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown FormMask value in getMemoryOperandNo!"</q>);</td></tr>
<tr><th id="1090">1090</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::Pseudo" title='llvm::X86II::Pseudo' data-ref="llvm::X86II::Pseudo" data-ref-filename="llvm..X86II..Pseudo">Pseudo</a>:</td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrm" title='llvm::X86II::RawFrm' data-ref="llvm::X86II::RawFrm" data-ref-filename="llvm..X86II..RawFrm">RawFrm</a>:</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::AddRegFrm" title='llvm::X86II::AddRegFrm' data-ref="llvm::X86II::AddRegFrm" data-ref-filename="llvm..X86II..AddRegFrm">AddRegFrm</a>:</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmImm8" title='llvm::X86II::RawFrmImm8' data-ref="llvm::X86II::RawFrmImm8" data-ref-filename="llvm..X86II..RawFrmImm8">RawFrmImm8</a>:</td></tr>
<tr><th id="1094">1094</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmImm16" title='llvm::X86II::RawFrmImm16' data-ref="llvm::X86II::RawFrmImm16" data-ref-filename="llvm..X86II..RawFrmImm16">RawFrmImm16</a>:</td></tr>
<tr><th id="1095">1095</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmMemOffs" title='llvm::X86II::RawFrmMemOffs' data-ref="llvm::X86II::RawFrmMemOffs" data-ref-filename="llvm..X86II..RawFrmMemOffs">RawFrmMemOffs</a>:</td></tr>
<tr><th id="1096">1096</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmSrc" title='llvm::X86II::RawFrmSrc' data-ref="llvm::X86II::RawFrmSrc" data-ref-filename="llvm..X86II..RawFrmSrc">RawFrmSrc</a>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmDst" title='llvm::X86II::RawFrmDst' data-ref="llvm::X86II::RawFrmDst" data-ref-filename="llvm..X86II..RawFrmDst">RawFrmDst</a>:</td></tr>
<tr><th id="1098">1098</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::RawFrmDstSrc" title='llvm::X86II::RawFrmDstSrc' data-ref="llvm::X86II::RawFrmDstSrc" data-ref-filename="llvm..X86II..RawFrmDstSrc">RawFrmDstSrc</a>:</td></tr>
<tr><th id="1099">1099</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::AddCCFrm" title='llvm::X86II::AddCCFrm' data-ref="llvm::X86II::AddCCFrm" data-ref-filename="llvm..X86II..AddCCFrm">AddCCFrm</a>:</td></tr>
<tr><th id="1100">1100</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::PrefixByte" title='llvm::X86II::PrefixByte' data-ref="llvm::X86II::PrefixByte" data-ref-filename="llvm..X86II..PrefixByte">PrefixByte</a>:</td></tr>
<tr><th id="1101">1101</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1102">1102</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMDestMem" title='llvm::X86II::MRMDestMem' data-ref="llvm::X86II::MRMDestMem" data-ref-filename="llvm..X86II..MRMDestMem">MRMDestMem</a>:</td></tr>
<tr><th id="1103">1103</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMDestMemFSIB" title='llvm::X86II::MRMDestMemFSIB' data-ref="llvm::X86II::MRMDestMemFSIB" data-ref-filename="llvm..X86II..MRMDestMemFSIB">MRMDestMemFSIB</a>:</td></tr>
<tr><th id="1104">1104</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1105">1105</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcMem" title='llvm::X86II::MRMSrcMem' data-ref="llvm::X86II::MRMSrcMem" data-ref-filename="llvm..X86II..MRMSrcMem">MRMSrcMem</a>:</td></tr>
<tr><th id="1106">1106</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcMemFSIB" title='llvm::X86II::MRMSrcMemFSIB' data-ref="llvm::X86II::MRMSrcMemFSIB" data-ref-filename="llvm..X86II..MRMSrcMemFSIB">MRMSrcMemFSIB</a>:</td></tr>
<tr><th id="1107">1107</th><td>      <i>// Start from 1, skip any registers encoded in VEX_VVVV or I8IMM, or a</i></td></tr>
<tr><th id="1108">1108</th><td><i>      // mask register.</i></td></tr>
<tr><th id="1109">1109</th><td>      <b>return</b> <var>1</var> + <a class="local col8 ref" href="#58HasVEX_4V" title='HasVEX_4V' data-ref="58HasVEX_4V" data-ref-filename="58HasVEX_4V">HasVEX_4V</a> + <a class="local col9 ref" href="#59HasEVEX_K" title='HasEVEX_K' data-ref="59HasEVEX_K" data-ref-filename="59HasEVEX_K">HasEVEX_K</a>;</td></tr>
<tr><th id="1110">1110</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcMem4VOp3" title='llvm::X86II::MRMSrcMem4VOp3' data-ref="llvm::X86II::MRMSrcMem4VOp3" data-ref-filename="llvm..X86II..MRMSrcMem4VOp3">MRMSrcMem4VOp3</a>:</td></tr>
<tr><th id="1111">1111</th><td>      <i>// Skip registers encoded in reg.</i></td></tr>
<tr><th id="1112">1112</th><td>      <b>return</b> <var>1</var> + <a class="local col9 ref" href="#59HasEVEX_K" title='HasEVEX_K' data-ref="59HasEVEX_K" data-ref-filename="59HasEVEX_K">HasEVEX_K</a>;</td></tr>
<tr><th id="1113">1113</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcMemOp4" title='llvm::X86II::MRMSrcMemOp4' data-ref="llvm::X86II::MRMSrcMemOp4" data-ref-filename="llvm..X86II..MRMSrcMemOp4">MRMSrcMemOp4</a>:</td></tr>
<tr><th id="1114">1114</th><td>      <i>// Skip registers encoded in reg, VEX_VVVV, and I8IMM.</i></td></tr>
<tr><th id="1115">1115</th><td>      <b>return</b> <var>3</var>;</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcMemCC" title='llvm::X86II::MRMSrcMemCC' data-ref="llvm::X86II::MRMSrcMemCC" data-ref-filename="llvm..X86II..MRMSrcMemCC">MRMSrcMemCC</a>:</td></tr>
<tr><th id="1117">1117</th><td>      <i>// Start from 1, skip any registers encoded in VEX_VVVV or I8IMM, or a</i></td></tr>
<tr><th id="1118">1118</th><td><i>      // mask register.</i></td></tr>
<tr><th id="1119">1119</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1120">1120</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMDestReg" title='llvm::X86II::MRMDestReg' data-ref="llvm::X86II::MRMDestReg" data-ref-filename="llvm..X86II..MRMDestReg">MRMDestReg</a>:</td></tr>
<tr><th id="1121">1121</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg" data-ref-filename="llvm..X86II..MRMSrcReg">MRMSrcReg</a>:</td></tr>
<tr><th id="1122">1122</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcReg4VOp3" title='llvm::X86II::MRMSrcReg4VOp3' data-ref="llvm::X86II::MRMSrcReg4VOp3" data-ref-filename="llvm..X86II..MRMSrcReg4VOp3">MRMSrcReg4VOp3</a>:</td></tr>
<tr><th id="1123">1123</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcRegOp4" title='llvm::X86II::MRMSrcRegOp4' data-ref="llvm::X86II::MRMSrcRegOp4" data-ref-filename="llvm..X86II..MRMSrcRegOp4">MRMSrcRegOp4</a>:</td></tr>
<tr><th id="1124">1124</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMSrcRegCC" title='llvm::X86II::MRMSrcRegCC' data-ref="llvm::X86II::MRMSrcRegCC" data-ref-filename="llvm..X86II..MRMSrcRegCC">MRMSrcRegCC</a>:</td></tr>
<tr><th id="1125">1125</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMXrCC" title='llvm::X86II::MRMXrCC' data-ref="llvm::X86II::MRMXrCC" data-ref-filename="llvm..X86II..MRMXrCC">MRMXrCC</a>:</td></tr>
<tr><th id="1126">1126</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMr0" title='llvm::X86II::MRMr0' data-ref="llvm::X86II::MRMr0" data-ref-filename="llvm..X86II..MRMr0">MRMr0</a>:</td></tr>
<tr><th id="1127">1127</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMXr" title='llvm::X86II::MRMXr' data-ref="llvm::X86II::MRMXr" data-ref-filename="llvm..X86II..MRMXr">MRMXr</a>:</td></tr>
<tr><th id="1128">1128</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r" data-ref-filename="llvm..X86II..MRM0r">MRM0r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM1r" title='llvm::X86II::MRM1r' data-ref="llvm::X86II::MRM1r" data-ref-filename="llvm..X86II..MRM1r">MRM1r</a>:</td></tr>
<tr><th id="1129">1129</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM2r" title='llvm::X86II::MRM2r' data-ref="llvm::X86II::MRM2r" data-ref-filename="llvm..X86II..MRM2r">MRM2r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM3r" title='llvm::X86II::MRM3r' data-ref="llvm::X86II::MRM3r" data-ref-filename="llvm..X86II..MRM3r">MRM3r</a>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM4r" title='llvm::X86II::MRM4r' data-ref="llvm::X86II::MRM4r" data-ref-filename="llvm..X86II..MRM4r">MRM4r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM5r" title='llvm::X86II::MRM5r' data-ref="llvm::X86II::MRM5r" data-ref-filename="llvm..X86II..MRM5r">MRM5r</a>:</td></tr>
<tr><th id="1131">1131</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM6r" title='llvm::X86II::MRM6r' data-ref="llvm::X86II::MRM6r" data-ref-filename="llvm..X86II..MRM6r">MRM6r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM7r" title='llvm::X86II::MRM7r' data-ref="llvm::X86II::MRM7r" data-ref-filename="llvm..X86II..MRM7r">MRM7r</a>:</td></tr>
<tr><th id="1132">1132</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1133">1133</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM0X" title='llvm::X86II::MRM0X' data-ref="llvm::X86II::MRM0X" data-ref-filename="llvm..X86II..MRM0X">MRM0X</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM1X" title='llvm::X86II::MRM1X' data-ref="llvm::X86II::MRM1X" data-ref-filename="llvm..X86II..MRM1X">MRM1X</a>:</td></tr>
<tr><th id="1134">1134</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM2X" title='llvm::X86II::MRM2X' data-ref="llvm::X86II::MRM2X" data-ref-filename="llvm..X86II..MRM2X">MRM2X</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM3X" title='llvm::X86II::MRM3X' data-ref="llvm::X86II::MRM3X" data-ref-filename="llvm..X86II..MRM3X">MRM3X</a>:</td></tr>
<tr><th id="1135">1135</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM4X" title='llvm::X86II::MRM4X' data-ref="llvm::X86II::MRM4X" data-ref-filename="llvm..X86II..MRM4X">MRM4X</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM5X" title='llvm::X86II::MRM5X' data-ref="llvm::X86II::MRM5X" data-ref-filename="llvm..X86II..MRM5X">MRM5X</a>:</td></tr>
<tr><th id="1136">1136</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM6X" title='llvm::X86II::MRM6X' data-ref="llvm::X86II::MRM6X" data-ref-filename="llvm..X86II..MRM6X">MRM6X</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM7X" title='llvm::X86II::MRM7X' data-ref="llvm::X86II::MRM7X" data-ref-filename="llvm..X86II..MRM7X">MRM7X</a>:</td></tr>
<tr><th id="1137">1137</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMXmCC" title='llvm::X86II::MRMXmCC' data-ref="llvm::X86II::MRMXmCC" data-ref-filename="llvm..X86II..MRMXmCC">MRMXmCC</a>:</td></tr>
<tr><th id="1139">1139</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRMXm" title='llvm::X86II::MRMXm' data-ref="llvm::X86II::MRMXm" data-ref-filename="llvm..X86II..MRMXm">MRMXm</a>:</td></tr>
<tr><th id="1140">1140</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m" data-ref-filename="llvm..X86II..MRM0m">MRM0m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM1m" title='llvm::X86II::MRM1m' data-ref="llvm::X86II::MRM1m" data-ref-filename="llvm..X86II..MRM1m">MRM1m</a>:</td></tr>
<tr><th id="1141">1141</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM2m" title='llvm::X86II::MRM2m' data-ref="llvm::X86II::MRM2m" data-ref-filename="llvm..X86II..MRM2m">MRM2m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM3m" title='llvm::X86II::MRM3m' data-ref="llvm::X86II::MRM3m" data-ref-filename="llvm..X86II..MRM3m">MRM3m</a>:</td></tr>
<tr><th id="1142">1142</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM4m" title='llvm::X86II::MRM4m' data-ref="llvm::X86II::MRM4m" data-ref-filename="llvm..X86II..MRM4m">MRM4m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM5m" title='llvm::X86II::MRM5m' data-ref="llvm::X86II::MRM5m" data-ref-filename="llvm..X86II..MRM5m">MRM5m</a>:</td></tr>
<tr><th id="1143">1143</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM6m" title='llvm::X86II::MRM6m' data-ref="llvm::X86II::MRM6m" data-ref-filename="llvm..X86II..MRM6m">MRM6m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM7m" title='llvm::X86II::MRM7m' data-ref="llvm::X86II::MRM7m" data-ref-filename="llvm..X86II..MRM7m">MRM7m</a>:</td></tr>
<tr><th id="1144">1144</th><td>      <i>// Start from 0, skip registers encoded in VEX_VVVV or a mask register.</i></td></tr>
<tr><th id="1145">1145</th><td>      <b>return</b> <var>0</var> + <a class="local col8 ref" href="#58HasVEX_4V" title='HasVEX_4V' data-ref="58HasVEX_4V" data-ref-filename="58HasVEX_4V">HasVEX_4V</a> + <a class="local col9 ref" href="#59HasEVEX_K" title='HasEVEX_K' data-ref="59HasEVEX_K" data-ref-filename="59HasEVEX_K">HasEVEX_K</a>;</td></tr>
<tr><th id="1146">1146</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C0" title='llvm::X86II::MRM_C0' data-ref="llvm::X86II::MRM_C0" data-ref-filename="llvm..X86II..MRM_C0">MRM_C0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C1" title='llvm::X86II::MRM_C1' data-ref="llvm::X86II::MRM_C1" data-ref-filename="llvm..X86II..MRM_C1">MRM_C1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C2" title='llvm::X86II::MRM_C2' data-ref="llvm::X86II::MRM_C2" data-ref-filename="llvm..X86II..MRM_C2">MRM_C2</a>:</td></tr>
<tr><th id="1147">1147</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C3" title='llvm::X86II::MRM_C3' data-ref="llvm::X86II::MRM_C3" data-ref-filename="llvm..X86II..MRM_C3">MRM_C3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C4" title='llvm::X86II::MRM_C4' data-ref="llvm::X86II::MRM_C4" data-ref-filename="llvm..X86II..MRM_C4">MRM_C4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C5" title='llvm::X86II::MRM_C5' data-ref="llvm::X86II::MRM_C5" data-ref-filename="llvm..X86II..MRM_C5">MRM_C5</a>:</td></tr>
<tr><th id="1148">1148</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C6" title='llvm::X86II::MRM_C6' data-ref="llvm::X86II::MRM_C6" data-ref-filename="llvm..X86II..MRM_C6">MRM_C6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C7" title='llvm::X86II::MRM_C7' data-ref="llvm::X86II::MRM_C7" data-ref-filename="llvm..X86II..MRM_C7">MRM_C7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C8" title='llvm::X86II::MRM_C8' data-ref="llvm::X86II::MRM_C8" data-ref-filename="llvm..X86II..MRM_C8">MRM_C8</a>:</td></tr>
<tr><th id="1149">1149</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_C9" title='llvm::X86II::MRM_C9' data-ref="llvm::X86II::MRM_C9" data-ref-filename="llvm..X86II..MRM_C9">MRM_C9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CA" title='llvm::X86II::MRM_CA' data-ref="llvm::X86II::MRM_CA" data-ref-filename="llvm..X86II..MRM_CA">MRM_CA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CB" title='llvm::X86II::MRM_CB' data-ref="llvm::X86II::MRM_CB" data-ref-filename="llvm..X86II..MRM_CB">MRM_CB</a>:</td></tr>
<tr><th id="1150">1150</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CC" title='llvm::X86II::MRM_CC' data-ref="llvm::X86II::MRM_CC" data-ref-filename="llvm..X86II..MRM_CC">MRM_CC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CD" title='llvm::X86II::MRM_CD' data-ref="llvm::X86II::MRM_CD" data-ref-filename="llvm..X86II..MRM_CD">MRM_CD</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CE" title='llvm::X86II::MRM_CE' data-ref="llvm::X86II::MRM_CE" data-ref-filename="llvm..X86II..MRM_CE">MRM_CE</a>:</td></tr>
<tr><th id="1151">1151</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_CF" title='llvm::X86II::MRM_CF' data-ref="llvm::X86II::MRM_CF" data-ref-filename="llvm..X86II..MRM_CF">MRM_CF</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D0" title='llvm::X86II::MRM_D0' data-ref="llvm::X86II::MRM_D0" data-ref-filename="llvm..X86II..MRM_D0">MRM_D0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D1" title='llvm::X86II::MRM_D1' data-ref="llvm::X86II::MRM_D1" data-ref-filename="llvm..X86II..MRM_D1">MRM_D1</a>:</td></tr>
<tr><th id="1152">1152</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D2" title='llvm::X86II::MRM_D2' data-ref="llvm::X86II::MRM_D2" data-ref-filename="llvm..X86II..MRM_D2">MRM_D2</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D3" title='llvm::X86II::MRM_D3' data-ref="llvm::X86II::MRM_D3" data-ref-filename="llvm..X86II..MRM_D3">MRM_D3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D4" title='llvm::X86II::MRM_D4' data-ref="llvm::X86II::MRM_D4" data-ref-filename="llvm..X86II..MRM_D4">MRM_D4</a>:</td></tr>
<tr><th id="1153">1153</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D5" title='llvm::X86II::MRM_D5' data-ref="llvm::X86II::MRM_D5" data-ref-filename="llvm..X86II..MRM_D5">MRM_D5</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D6" title='llvm::X86II::MRM_D6' data-ref="llvm::X86II::MRM_D6" data-ref-filename="llvm..X86II..MRM_D6">MRM_D6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D7" title='llvm::X86II::MRM_D7' data-ref="llvm::X86II::MRM_D7" data-ref-filename="llvm..X86II..MRM_D7">MRM_D7</a>:</td></tr>
<tr><th id="1154">1154</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D8" title='llvm::X86II::MRM_D8' data-ref="llvm::X86II::MRM_D8" data-ref-filename="llvm..X86II..MRM_D8">MRM_D8</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_D9" title='llvm::X86II::MRM_D9' data-ref="llvm::X86II::MRM_D9" data-ref-filename="llvm..X86II..MRM_D9">MRM_D9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DA" title='llvm::X86II::MRM_DA' data-ref="llvm::X86II::MRM_DA" data-ref-filename="llvm..X86II..MRM_DA">MRM_DA</a>:</td></tr>
<tr><th id="1155">1155</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DB" title='llvm::X86II::MRM_DB' data-ref="llvm::X86II::MRM_DB" data-ref-filename="llvm..X86II..MRM_DB">MRM_DB</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DC" title='llvm::X86II::MRM_DC' data-ref="llvm::X86II::MRM_DC" data-ref-filename="llvm..X86II..MRM_DC">MRM_DC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DD" title='llvm::X86II::MRM_DD' data-ref="llvm::X86II::MRM_DD" data-ref-filename="llvm..X86II..MRM_DD">MRM_DD</a>:</td></tr>
<tr><th id="1156">1156</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DE" title='llvm::X86II::MRM_DE' data-ref="llvm::X86II::MRM_DE" data-ref-filename="llvm..X86II..MRM_DE">MRM_DE</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_DF" title='llvm::X86II::MRM_DF' data-ref="llvm::X86II::MRM_DF" data-ref-filename="llvm..X86II..MRM_DF">MRM_DF</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E0" title='llvm::X86II::MRM_E0' data-ref="llvm::X86II::MRM_E0" data-ref-filename="llvm..X86II..MRM_E0">MRM_E0</a>:</td></tr>
<tr><th id="1157">1157</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E1" title='llvm::X86II::MRM_E1' data-ref="llvm::X86II::MRM_E1" data-ref-filename="llvm..X86II..MRM_E1">MRM_E1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E2" title='llvm::X86II::MRM_E2' data-ref="llvm::X86II::MRM_E2" data-ref-filename="llvm..X86II..MRM_E2">MRM_E2</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E3" title='llvm::X86II::MRM_E3' data-ref="llvm::X86II::MRM_E3" data-ref-filename="llvm..X86II..MRM_E3">MRM_E3</a>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E4" title='llvm::X86II::MRM_E4' data-ref="llvm::X86II::MRM_E4" data-ref-filename="llvm..X86II..MRM_E4">MRM_E4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E5" title='llvm::X86II::MRM_E5' data-ref="llvm::X86II::MRM_E5" data-ref-filename="llvm..X86II..MRM_E5">MRM_E5</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E6" title='llvm::X86II::MRM_E6' data-ref="llvm::X86II::MRM_E6" data-ref-filename="llvm..X86II..MRM_E6">MRM_E6</a>:</td></tr>
<tr><th id="1159">1159</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E7" title='llvm::X86II::MRM_E7' data-ref="llvm::X86II::MRM_E7" data-ref-filename="llvm..X86II..MRM_E7">MRM_E7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E8" title='llvm::X86II::MRM_E8' data-ref="llvm::X86II::MRM_E8" data-ref-filename="llvm..X86II..MRM_E8">MRM_E8</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_E9" title='llvm::X86II::MRM_E9' data-ref="llvm::X86II::MRM_E9" data-ref-filename="llvm..X86II..MRM_E9">MRM_E9</a>:</td></tr>
<tr><th id="1160">1160</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_EA" title='llvm::X86II::MRM_EA' data-ref="llvm::X86II::MRM_EA" data-ref-filename="llvm..X86II..MRM_EA">MRM_EA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_EB" title='llvm::X86II::MRM_EB' data-ref="llvm::X86II::MRM_EB" data-ref-filename="llvm..X86II..MRM_EB">MRM_EB</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_EC" title='llvm::X86II::MRM_EC' data-ref="llvm::X86II::MRM_EC" data-ref-filename="llvm..X86II..MRM_EC">MRM_EC</a>:</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_ED" title='llvm::X86II::MRM_ED' data-ref="llvm::X86II::MRM_ED" data-ref-filename="llvm..X86II..MRM_ED">MRM_ED</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_EE" title='llvm::X86II::MRM_EE' data-ref="llvm::X86II::MRM_EE" data-ref-filename="llvm..X86II..MRM_EE">MRM_EE</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_EF" title='llvm::X86II::MRM_EF' data-ref="llvm::X86II::MRM_EF" data-ref-filename="llvm..X86II..MRM_EF">MRM_EF</a>:</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F0" title='llvm::X86II::MRM_F0' data-ref="llvm::X86II::MRM_F0" data-ref-filename="llvm..X86II..MRM_F0">MRM_F0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F1" title='llvm::X86II::MRM_F1' data-ref="llvm::X86II::MRM_F1" data-ref-filename="llvm..X86II..MRM_F1">MRM_F1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F2" title='llvm::X86II::MRM_F2' data-ref="llvm::X86II::MRM_F2" data-ref-filename="llvm..X86II..MRM_F2">MRM_F2</a>:</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F3" title='llvm::X86II::MRM_F3' data-ref="llvm::X86II::MRM_F3" data-ref-filename="llvm..X86II..MRM_F3">MRM_F3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F4" title='llvm::X86II::MRM_F4' data-ref="llvm::X86II::MRM_F4" data-ref-filename="llvm..X86II..MRM_F4">MRM_F4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F5" title='llvm::X86II::MRM_F5' data-ref="llvm::X86II::MRM_F5" data-ref-filename="llvm..X86II..MRM_F5">MRM_F5</a>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F6" title='llvm::X86II::MRM_F6' data-ref="llvm::X86II::MRM_F6" data-ref-filename="llvm..X86II..MRM_F6">MRM_F6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F7" title='llvm::X86II::MRM_F7' data-ref="llvm::X86II::MRM_F7" data-ref-filename="llvm..X86II..MRM_F7">MRM_F7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F8" title='llvm::X86II::MRM_F8' data-ref="llvm::X86II::MRM_F8" data-ref-filename="llvm..X86II..MRM_F8">MRM_F8</a>:</td></tr>
<tr><th id="1165">1165</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_F9" title='llvm::X86II::MRM_F9' data-ref="llvm::X86II::MRM_F9" data-ref-filename="llvm..X86II..MRM_F9">MRM_F9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FA" title='llvm::X86II::MRM_FA' data-ref="llvm::X86II::MRM_FA" data-ref-filename="llvm..X86II..MRM_FA">MRM_FA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FB" title='llvm::X86II::MRM_FB' data-ref="llvm::X86II::MRM_FB" data-ref-filename="llvm..X86II..MRM_FB">MRM_FB</a>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FC" title='llvm::X86II::MRM_FC' data-ref="llvm::X86II::MRM_FC" data-ref-filename="llvm..X86II..MRM_FC">MRM_FC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FD" title='llvm::X86II::MRM_FD' data-ref="llvm::X86II::MRM_FD" data-ref-filename="llvm..X86II..MRM_FD">MRM_FD</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FE" title='llvm::X86II::MRM_FE' data-ref="llvm::X86II::MRM_FE" data-ref-filename="llvm..X86II..MRM_FE">MRM_FE</a>:</td></tr>
<tr><th id="1167">1167</th><td>    <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::MRM_FF" title='llvm::X86II::MRM_FF' data-ref="llvm::X86II::MRM_FF" data-ref-filename="llvm..X86II..MRM_FF">MRM_FF</a>:</td></tr>
<tr><th id="1168">1168</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1169">1169</th><td>    }</td></tr>
<tr><th id="1170">1170</th><td>  }</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the MachineOperand is a x86-64 extended (r8 or</i></td></tr>
<tr><th id="1173">1173</th><td><i class="doc">  /// higher) register,  e.g. r8, xmm8, xmm13, etc.</i></td></tr>
<tr><th id="1174">1174</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II19isX86_64ExtendedRegEj" title='llvm::X86II::isX86_64ExtendedReg' data-ref="_ZN4llvm5X86II19isX86_64ExtendedRegEj" data-ref-filename="_ZN4llvm5X86II19isX86_64ExtendedRegEj">isX86_64ExtendedReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60RegNo" title='RegNo' data-type='unsigned int' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="1175">1175</th><td>    <b>if</b> ((<a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM8" title='llvm::X86::XMM8' data-ref="llvm::X86::XMM8" data-ref-filename="llvm..X86..XMM8">XMM8</a> &amp;&amp; <a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM31" title='llvm::X86::XMM31' data-ref="llvm::X86::XMM31" data-ref-filename="llvm..X86..XMM31">XMM31</a>) ||</td></tr>
<tr><th id="1176">1176</th><td>        (<a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM8" title='llvm::X86::YMM8' data-ref="llvm::X86::YMM8" data-ref-filename="llvm..X86..YMM8">YMM8</a> &amp;&amp; <a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM31" title='llvm::X86::YMM31' data-ref="llvm::X86::YMM31" data-ref-filename="llvm..X86..YMM31">YMM31</a>) ||</td></tr>
<tr><th id="1177">1177</th><td>        (<a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ZMM8" title='llvm::X86::ZMM8' data-ref="llvm::X86::ZMM8" data-ref-filename="llvm..X86..ZMM8">ZMM8</a> &amp;&amp; <a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ZMM31" title='llvm::X86::ZMM31' data-ref="llvm::X86::ZMM31" data-ref-filename="llvm..X86..ZMM31">ZMM31</a>))</td></tr>
<tr><th id="1178">1178</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>    <b>switch</b> (<a class="local col0 ref" href="#60RegNo" title='RegNo' data-ref="60RegNo" data-ref-filename="60RegNo">RegNo</a>) {</td></tr>
<tr><th id="1181">1181</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1182">1182</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R8" title='llvm::X86::R8' data-ref="llvm::X86::R8" data-ref-filename="llvm..X86..R8">R8</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R9" title='llvm::X86::R9' data-ref="llvm::X86::R9" data-ref-filename="llvm..X86..R9">R9</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R10" title='llvm::X86::R10' data-ref="llvm::X86::R10" data-ref-filename="llvm..X86..R10">R10</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R11" title='llvm::X86::R11' data-ref="llvm::X86::R11" data-ref-filename="llvm..X86..R11">R11</a>:</td></tr>
<tr><th id="1183">1183</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R12" title='llvm::X86::R12' data-ref="llvm::X86::R12" data-ref-filename="llvm..X86..R12">R12</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R13" title='llvm::X86::R13' data-ref="llvm::X86::R13" data-ref-filename="llvm..X86..R13">R13</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R14" title='llvm::X86::R14' data-ref="llvm::X86::R14" data-ref-filename="llvm..X86..R14">R14</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R15" title='llvm::X86::R15' data-ref="llvm::X86::R15" data-ref-filename="llvm..X86..R15">R15</a>:</td></tr>
<tr><th id="1184">1184</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R8D" title='llvm::X86::R8D' data-ref="llvm::X86::R8D" data-ref-filename="llvm..X86..R8D">R8D</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R9D" title='llvm::X86::R9D' data-ref="llvm::X86::R9D" data-ref-filename="llvm..X86..R9D">R9D</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R10D" title='llvm::X86::R10D' data-ref="llvm::X86::R10D" data-ref-filename="llvm..X86..R10D">R10D</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R11D" title='llvm::X86::R11D' data-ref="llvm::X86::R11D" data-ref-filename="llvm..X86..R11D">R11D</a>:</td></tr>
<tr><th id="1185">1185</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R12D" title='llvm::X86::R12D' data-ref="llvm::X86::R12D" data-ref-filename="llvm..X86..R12D">R12D</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R13D" title='llvm::X86::R13D' data-ref="llvm::X86::R13D" data-ref-filename="llvm..X86..R13D">R13D</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R14D" title='llvm::X86::R14D' data-ref="llvm::X86::R14D" data-ref-filename="llvm..X86..R14D">R14D</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R15D" title='llvm::X86::R15D' data-ref="llvm::X86::R15D" data-ref-filename="llvm..X86..R15D">R15D</a>:</td></tr>
<tr><th id="1186">1186</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R8W" title='llvm::X86::R8W' data-ref="llvm::X86::R8W" data-ref-filename="llvm..X86..R8W">R8W</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R9W" title='llvm::X86::R9W' data-ref="llvm::X86::R9W" data-ref-filename="llvm..X86..R9W">R9W</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R10W" title='llvm::X86::R10W' data-ref="llvm::X86::R10W" data-ref-filename="llvm..X86..R10W">R10W</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R11W" title='llvm::X86::R11W' data-ref="llvm::X86::R11W" data-ref-filename="llvm..X86..R11W">R11W</a>:</td></tr>
<tr><th id="1187">1187</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R12W" title='llvm::X86::R12W' data-ref="llvm::X86::R12W" data-ref-filename="llvm..X86..R12W">R12W</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R13W" title='llvm::X86::R13W' data-ref="llvm::X86::R13W" data-ref-filename="llvm..X86..R13W">R13W</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R14W" title='llvm::X86::R14W' data-ref="llvm::X86::R14W" data-ref-filename="llvm..X86..R14W">R14W</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R15W" title='llvm::X86::R15W' data-ref="llvm::X86::R15W" data-ref-filename="llvm..X86..R15W">R15W</a>:</td></tr>
<tr><th id="1188">1188</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R8B" title='llvm::X86::R8B' data-ref="llvm::X86::R8B" data-ref-filename="llvm..X86..R8B">R8B</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R9B" title='llvm::X86::R9B' data-ref="llvm::X86::R9B" data-ref-filename="llvm..X86..R9B">R9B</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R10B" title='llvm::X86::R10B' data-ref="llvm::X86::R10B" data-ref-filename="llvm..X86..R10B">R10B</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R11B" title='llvm::X86::R11B' data-ref="llvm::X86::R11B" data-ref-filename="llvm..X86..R11B">R11B</a>:</td></tr>
<tr><th id="1189">1189</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R12B" title='llvm::X86::R12B' data-ref="llvm::X86::R12B" data-ref-filename="llvm..X86..R12B">R12B</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R13B" title='llvm::X86::R13B' data-ref="llvm::X86::R13B" data-ref-filename="llvm..X86..R13B">R13B</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R14B" title='llvm::X86::R14B' data-ref="llvm::X86::R14B" data-ref-filename="llvm..X86..R14B">R14B</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::R15B" title='llvm::X86::R15B' data-ref="llvm::X86::R15B" data-ref-filename="llvm..X86..R15B">R15B</a>:</td></tr>
<tr><th id="1190">1190</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR8" title='llvm::X86::CR8' data-ref="llvm::X86::CR8" data-ref-filename="llvm..X86..CR8">CR8</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR9" title='llvm::X86::CR9' data-ref="llvm::X86::CR9" data-ref-filename="llvm..X86..CR9">CR9</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR10" title='llvm::X86::CR10' data-ref="llvm::X86::CR10" data-ref-filename="llvm..X86..CR10">CR10</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR11" title='llvm::X86::CR11' data-ref="llvm::X86::CR11" data-ref-filename="llvm..X86..CR11">CR11</a>:</td></tr>
<tr><th id="1191">1191</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR12" title='llvm::X86::CR12' data-ref="llvm::X86::CR12" data-ref-filename="llvm..X86..CR12">CR12</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR13" title='llvm::X86::CR13' data-ref="llvm::X86::CR13" data-ref-filename="llvm..X86..CR13">CR13</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR14" title='llvm::X86::CR14' data-ref="llvm::X86::CR14" data-ref-filename="llvm..X86..CR14">CR14</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CR15" title='llvm::X86::CR15' data-ref="llvm::X86::CR15" data-ref-filename="llvm..X86..CR15">CR15</a>:</td></tr>
<tr><th id="1192">1192</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR8" title='llvm::X86::DR8' data-ref="llvm::X86::DR8" data-ref-filename="llvm..X86..DR8">DR8</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR9" title='llvm::X86::DR9' data-ref="llvm::X86::DR9" data-ref-filename="llvm..X86..DR9">DR9</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR10" title='llvm::X86::DR10' data-ref="llvm::X86::DR10" data-ref-filename="llvm..X86..DR10">DR10</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR11" title='llvm::X86::DR11' data-ref="llvm::X86::DR11" data-ref-filename="llvm..X86..DR11">DR11</a>:</td></tr>
<tr><th id="1193">1193</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR12" title='llvm::X86::DR12' data-ref="llvm::X86::DR12" data-ref-filename="llvm..X86..DR12">DR12</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR13" title='llvm::X86::DR13' data-ref="llvm::X86::DR13" data-ref-filename="llvm..X86..DR13">DR13</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR14" title='llvm::X86::DR14' data-ref="llvm::X86::DR14" data-ref-filename="llvm..X86..DR14">DR14</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DR15" title='llvm::X86::DR15' data-ref="llvm::X86::DR15" data-ref-filename="llvm..X86..DR15">DR15</a>:</td></tr>
<tr><th id="1194">1194</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1195">1195</th><td>    }</td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1197">1197</th><td>  }</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <i class="doc">/// <span class="command">\returns</span> true if the MemoryOperand is a 32 extended (zmm16 or higher)</i></td></tr>
<tr><th id="1200">1200</th><td><i class="doc">  /// registers, e.g. zmm21, etc.</i></td></tr>
<tr><th id="1201">1201</th><td>  <em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86IIL15is32ExtendedRegEj" title='llvm::X86II::is32ExtendedReg' data-ref="_ZN4llvm5X86IIL15is32ExtendedRegEj" data-ref-filename="_ZN4llvm5X86IIL15is32ExtendedRegEj">is32ExtendedReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="61RegNo" title='RegNo' data-type='unsigned int' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="1202">1202</th><td>    <b>return</b> ((<a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM16" title='llvm::X86::XMM16' data-ref="llvm::X86::XMM16" data-ref-filename="llvm..X86..XMM16">XMM16</a> &amp;&amp; <a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM31" title='llvm::X86::XMM31' data-ref="llvm::X86::XMM31" data-ref-filename="llvm..X86..XMM31">XMM31</a>) ||</td></tr>
<tr><th id="1203">1203</th><td>            (<a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM16" title='llvm::X86::YMM16' data-ref="llvm::X86::YMM16" data-ref-filename="llvm..X86..YMM16">YMM16</a> &amp;&amp; <a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM31" title='llvm::X86::YMM31' data-ref="llvm::X86::YMM31" data-ref-filename="llvm..X86..YMM31">YMM31</a>) ||</td></tr>
<tr><th id="1204">1204</th><td>            (<a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ZMM16" title='llvm::X86::ZMM16' data-ref="llvm::X86::ZMM16" data-ref-filename="llvm..X86..ZMM16">ZMM16</a> &amp;&amp; <a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo" data-ref-filename="61RegNo">RegNo</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ZMM31" title='llvm::X86::ZMM31' data-ref="llvm::X86::ZMM31" data-ref-filename="llvm..X86..ZMM31">ZMM31</a>));</td></tr>
<tr><th id="1205">1205</th><td>  }</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II24isX86_64NonExtLowByteRegEj" title='llvm::X86II::isX86_64NonExtLowByteReg' data-ref="_ZN4llvm5X86II24isX86_64NonExtLowByteRegEj" data-ref-filename="_ZN4llvm5X86II24isX86_64NonExtLowByteRegEj">isX86_64NonExtLowByteReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62reg" title='reg' data-type='unsigned int' data-ref="62reg" data-ref-filename="62reg">reg</dfn>) {</td></tr>
<tr><th id="1209">1209</th><td>    <b>return</b> (<a class="local col2 ref" href="#62reg" title='reg' data-ref="62reg" data-ref-filename="62reg">reg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SPL" title='llvm::X86::SPL' data-ref="llvm::X86::SPL" data-ref-filename="llvm..X86..SPL">SPL</a> || <a class="local col2 ref" href="#62reg" title='reg' data-ref="62reg" data-ref-filename="62reg">reg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BPL" title='llvm::X86::BPL' data-ref="llvm::X86::BPL" data-ref-filename="llvm..X86..BPL">BPL</a> ||</td></tr>
<tr><th id="1210">1210</th><td>            <a class="local col2 ref" href="#62reg" title='reg' data-ref="62reg" data-ref-filename="62reg">reg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SIL" title='llvm::X86::SIL' data-ref="llvm::X86::SIL" data-ref-filename="llvm..X86..SIL">SIL</a> || <a class="local col2 ref" href="#62reg" title='reg' data-ref="62reg" data-ref-filename="62reg">reg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DIL" title='llvm::X86::DIL' data-ref="llvm::X86::DIL" data-ref-filename="llvm..X86..DIL">DIL</a>);</td></tr>
<tr><th id="1211">1211</th><td>  }</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this is a masked instruction.</i></td></tr>
<tr><th id="1214">1214</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="63TSFlags" title='TSFlags' data-type='uint64_t' data-ref="63TSFlags" data-ref-filename="63TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="1215">1215</th><td>    <b>return</b> (<a class="local col3 ref" href="#63TSFlags" title='TSFlags' data-ref="63TSFlags" data-ref-filename="63TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K" data-ref-filename="llvm..X86II..EVEX_K">EVEX_K</a>) != <var>0</var>;</td></tr>
<tr><th id="1216">1216</th><td>  }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this is a merge masked instruction.</i></td></tr>
<tr><th id="1219">1219</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm5X86II14isKMergeMaskedEm" title='llvm::X86II::isKMergeMasked' data-ref="_ZN4llvm5X86II14isKMergeMaskedEm" data-ref-filename="_ZN4llvm5X86II14isKMergeMaskedEm">isKMergeMasked</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="64TSFlags" title='TSFlags' data-type='uint64_t' data-ref="64TSFlags" data-ref-filename="64TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b> <a class="ref fn" href="#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col4 ref" href="#64TSFlags" title='TSFlags' data-ref="64TSFlags" data-ref-filename="64TSFlags">TSFlags</a>) &amp;&amp; (<a class="local col4 ref" href="#64TSFlags" title='TSFlags' data-ref="64TSFlags" data-ref-filename="64TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="#llvm::X86II::EVEX_Z" title='llvm::X86II::EVEX_Z' data-ref="llvm::X86II::EVEX_Z" data-ref-filename="llvm..X86II..EVEX_Z">EVEX_Z</a>) == <var>0</var>;</td></tr>
<tr><th id="1221">1221</th><td>  }</td></tr>
<tr><th id="1222">1222</th><td>}</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>} <i>// end namespace llvm;</i></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#<span data-ppcond="16">endif</span></u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AsmParser/X86AsmParser.cpp.html'>llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>