OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN5/results/placement/core_cells.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 3356 components and 8043 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 8002 connections.
[INFO ODB-0133]     Created 22 nets and 41 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN5/results/placement/core_cells.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:44:57 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           48          
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 137808.
[INFO CTS-0047]     Number of keys in characterization LUT: 1760.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 3 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 3.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(184630, 153620), (384630, 202940)].
[INFO CTS-0024]  Normalized sink region: [(14.2023, 11.8169), (29.5869, 15.6108)].
[INFO CTS-0025]     Width:  15.3846.
[INFO CTS-0026]     Height: 3.7938.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 2
    Sub-region size: 7.6923 X 3.7938
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 137808 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 3.
[INFO CTS-0036]  Average source sink dist: 90998.33 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1, 2:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 3
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 650.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         20.5 u
average displacement        0.0 u
max displacement            8.5 u
original HPWL            5791.0 u
legalized HPWL           5803.1 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 8 instances
[INFO DPL-0021] HPWL before            5803.1 u
[INFO DPL-0022] HPWL after             5771.3 u
[INFO DPL-0023] HPWL delta               -0.5 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 3.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ reset (in)
     1    0.01                           reset (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.14    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__buf_6)
     3    0.07                           net2 (net)
                  0.14    0.02    2.18 ^ _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.08    0.26    2.45 v _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.08    0.00    2.45 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.07    0.22    2.67 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.07    0.01    2.68 v _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.19    2.87 v _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.09    0.01    2.87 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.24    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.20    0.38 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.38 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                         -0.07    0.69   library hold time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  2.18   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.24    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.35 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.11    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.34    0.80 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.08    0.00    0.80 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.99 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.99 v out2 (out)
                                  0.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.24    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.20    0.38 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.38 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.42    0.93 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.16    0.01    0.93 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    1.18 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.18 ^ out2 (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.15    2.16 v input2/X (sky130_fd_sc_hd__buf_6)
     3    0.07                           net2 (net)
                  0.08    0.02    2.17 v _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.14    0.33    2.51 ^ _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.14    0.00    2.51 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.28    2.79 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    2.80 ^ _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    3.03 ^ _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.12    0.01    3.04 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.04   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.24    0.17   10.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.24    0.00   10.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18   10.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.35 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.11   10.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.46 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.21   clock uncertainty
                          0.00   10.21   clock reconvergence pessimism
                         -0.08   10.13   library setup time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.24    0.18    0.18 ^ clk (in)
     1    0.05                           clk (net)
                  0.24    0.00    0.18 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.20    0.38 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.38 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.51 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.51 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.42    0.93 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.16    0.01    0.93 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    1.18 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.18 ^ out2 (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.57

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.18
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.09e-06   1.58e-07   8.44e-12   4.25e-06   5.9%
Combinational          5.18e-05   1.60e-05   2.14e-09   6.77e-05  94.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.59e-05   1.61e-05   2.14e-09   7.20e-05 100.0%
                          77.6%      22.4%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 35899 u^2 15% utilization.
area_report_end
