Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 15:48:59 2023
| Host         : DESKTOP-HFJ50FN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_e2prom_timing_summary_routed.rpt -pb top_e2prom_timing_summary_routed.pb -rpx top_e2prom_timing_summary_routed.rpx -warn_on_violation
| Design       : top_e2prom
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (339)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (339)
--------------------------------------------------
 There are 339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.799        0.000                      0                   11        0.197        0.000                      0                   11        9.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.799        0.000                      0                   11        0.197        0.000                      0                   11        9.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.799ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.735ns (33.266%)  route 1.474ns (66.734%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398     5.181 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.995     6.176    u_i2c_dri/clk_cnt[1]
    SLICE_X50Y49         LUT3 (Prop_lut3_I2_O)        0.232     6.408 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.479     6.888    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.993 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     6.993    u_i2c_dri/clk_cnt_0[7]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.072    24.792    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 17.799    

Slack (MET) :             17.858ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.643ns (33.900%)  route 1.254ns (66.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398     5.181 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.995     6.176    u_i2c_dri/clk_cnt[1]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.245     6.421 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.259     6.680    u_i2c_dri/clk_cnt_0[2]
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDCE (Setup_fdce_C_D)       -0.182    24.538    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 17.858    

Slack (MET) :             17.915ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.735ns (35.047%)  route 1.362ns (64.953%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398     5.181 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.834     6.015    u_i2c_dri/clk_cnt[1]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.232     6.247 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.528     6.776    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.105     6.881 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     6.881    u_i2c_dri/clk_cnt_0[8]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.076    24.796    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.796    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                 17.915    

Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.756ns (35.691%)  route 1.362ns (64.309%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398     5.181 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.834     6.015    u_i2c_dri/clk_cnt[1]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.232     6.247 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.528     6.776    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.126     6.902 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     6.902    u_i2c_dri/clk_cnt_0[9]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y48         FDCE (Setup_fdce_C_D)        0.106    24.826    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.826    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.964ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.643ns (31.450%)  route 1.402ns (68.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.700     5.916    u_i2c_dri/clk_cnt[5]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.105     6.021 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.702     6.723    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I4_O)        0.105     6.828 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.828    u_i2c_dri/clk_cnt_0[0]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.072    24.792    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 17.964    

Slack (MET) :             18.148ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.735ns (39.463%)  route 1.127ns (60.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398     5.181 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.995     6.176    u_i2c_dri/clk_cnt[1]
    SLICE_X50Y49         LUT3 (Prop_lut3_I2_O)        0.232     6.408 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.132     6.541    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I1_O)        0.105     6.646 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     6.646    u_i2c_dri/clk_cnt_0[6]
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDCE (Setup_fdce_C_D)        0.074    24.794    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 18.148    

Slack (MET) :             18.302ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.643ns (37.635%)  route 1.066ns (62.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.700     5.916    u_i2c_dri/clk_cnt[5]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.105     6.021 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.366     6.387    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.105     6.492 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     6.492    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.074    24.794    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 18.302    

Slack (MET) :             18.306ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.643ns (37.724%)  route 1.062ns (62.276%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.700     5.916    u_i2c_dri/clk_cnt[5]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.105     6.021 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.362     6.383    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.105     6.488 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.488    u_i2c_dri/clk_cnt_0[3]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.074    24.794    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                 18.306    

Slack (MET) :             18.429ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.643ns (40.605%)  route 0.941ns (59.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.700     5.916    u_i2c_dri/clk_cnt[5]
    SLICE_X50Y48         LUT6 (Prop_lut6_I4_O)        0.105     6.021 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.241     6.262    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.105     6.367 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.367    u_i2c_dri/clk_cnt_0[4]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.076    24.796    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.796    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 18.429    

Slack (MET) :             18.525ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.538ns (36.254%)  route 0.946ns (63.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 24.384 - 20.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.396     4.783    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.946     6.162    u_i2c_dri/clk_cnt[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.105     6.267 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     6.267    u_i2c_dri/clk_cnt_0[5]
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.243    24.384    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.371    24.755    
                         clock uncertainty           -0.035    24.720    
    SLICE_X50Y49         FDCE (Setup_fdce_C_D)        0.072    24.792    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.792    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 18.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.716%)  route 0.071ns (22.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     1.673 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.071     1.743    u_i2c_dri/clk_cnt[2]
    SLICE_X50Y49         LUT6 (Prop_lut6_I2_O)        0.098     1.841 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_i2c_dri/clk_cnt_0[5]
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.120     1.645    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.782%)  route 0.135ns (39.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.135     1.824    u_i2c_dri/clk_cnt[6]
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_i2c_dri/clk_cnt_0[7]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism             -0.499     1.541    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.120     1.661    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.148     1.837    u_i2c_dri/dri_clk
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.882    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121     1.646    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.926%)  route 0.165ns (44.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.165     1.853    u_i2c_dri/clk_cnt[3]
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_i2c_dri/clk_cnt_0[3]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121     1.646    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.184     1.873    u_i2c_dri/clk_cnt[0]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.043     1.916 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    u_i2c_dri/clk_cnt_0[1]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.131     1.656    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.184     1.873    u_i2c_dri/clk_cnt[7]
    SLICE_X50Y48         LUT5 (Prop_lut5_I3_O)        0.043     1.916 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.916    u_i2c_dri/clk_cnt_0[9]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.131     1.656    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.184     1.873    u_i2c_dri/clk_cnt[0]
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.918 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_i2c_dri/clk_cnt_0[4]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.121     1.646    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.184     1.873    u_i2c_dri/clk_cnt[7]
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.918 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_i2c_dri/clk_cnt_0[8]
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y48         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.121     1.646    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164     1.689 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.184     1.873    u_i2c_dri/clk_cnt[0]
    SLICE_X50Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.918 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_i2c_dri/clk_cnt_0[0]
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.120     1.645    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.389%)  route 0.232ns (52.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.525    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.232     1.921    u_i2c_dri/clk_cnt[6]
    SLICE_X50Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.966 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.966    u_i2c_dri/clk_cnt_0[6]
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.826     2.040    u_i2c_dri/CLK
    SLICE_X50Y49         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.121     1.646    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y48    u_i2c_dri/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y48    u_i2c_dri/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y49    u_i2c_dri/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y48    u_i2c_dri/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y48    u_i2c_dri/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y47    u_i2c_dri/dri_clk_reg/C



