// Seed: 1594814268
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd50,
    parameter id_6 = 32'd8
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output tri id_11;
  xor primCall (id_11, id_3, id_2, id_5, id_10);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output reg id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  logic [id_6 : id_1] id_12;
  ;
  always_comb id_7 <= -1 - 1;
  assign id_8 = id_2;
  assign id_7 = 1'b0;
  wire id_13;
  logic [7:0] id_14;
  assign id_4 = id_5;
  wire id_15;
  assign id_11 = 1;
  assign id_15 = id_14[-1*1];
  wire id_16;
endmodule
