`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Create Date: 2022/05/29 18:27:56
// Design Name: 
// Module Name: switchs
//////////////////////////////////////////////////////////////////////////////////

module switchs(switclk, switrst, switchread, switchcs,switchaddr, switchrdata, switch_i);
    input switclk;			        //  æ—¶é’Ÿä¿¡å·
    input switrst;			        //  å¤ä½ä¿¡å·
    input switchcs;			        //ä»memorioæ¥çš„switchç‰‡é?‰ä¿¡å?  !!!!!!!!!!!!!!!!!
    input[1:0] switchaddr;		    //  åˆ°switchæ¨¡å—çš„åœ°å?ä½ç«¯  !!!!!!!!!!!!!!!
    input switchread;			    //  è¯»ä¿¡å?
    output reg [15:0] switchrdata;	    //  é€åˆ°CPUçš„æ‹¨ç å¼€å…³å?¼æ³¨æ„æ•°æ®æ?»çº¿åªæœ‰16æ ?
    input [23:0] switch_i;		    //  ä»æ¿ä¸Šè¯»çš?24ä½å¼€å…³æ•°æ?

    // reg [23:0] switchrdata;  //todo: ä¼¼ä¹æ ‡å¤šäº?
    always@(negedge switclk or posedge switrst) begin
        if(switrst) begin
            switchrdata <= 0;
        end
		else if(switchcs && switchread) begin
			if(switchaddr==2'b00)
				switchrdata[15:0] <= switch_i[15:0];   // data output,lower 16 bits non-extended
			else if(switchaddr==2'b10)
				switchrdata[15:0] <={ 8'h00, switch_i[23:16] };//data output, upper 8 bits extended with zero
			else   
				switchrdata <= switchrdata;
        end
		else begin
            switchrdata <= switchrdata;
        end
    end
endmodule
