Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Fri May 12 15:33:30 2023

Device Selection
+--------------------------------------------+--------------+
| Family                                     | PolarFireSoC |
| Device                                     | MPFS250T_ES  |
| Package                                    | FCVG484      |
| Speed Grade                                | STD          |
| Core Voltage                               | 1.05V        |
| Part Range                                 | EXT          |
| Default I/O technology                     | LVCMOS 1.8V  |
| FPGA Hardware Breakpoint Auto Instantation | Off          |
+--------------------------------------------+--------------+

Source Files
+---------+---------------------------------------------------+
| Topcell | mult_rd                                           |
| Format  | Verilog                                           |
| Source  | F:\MPFS_Projects\MPFS_ICICLE\synthesis\mult_rd.vm |
+---------+---------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 541  | 254196 | 0.21       |
| DFF                       | 206  | 254196 | 0.08       |
| I/O Register              | 0    | 432    | 0.00       |
| User I/O                  | 71   | 144    | 49.31      |
| -- Single-ended I/O       | 71   | 144    | 49.31      |
| -- Differential I/O Pairs | 0    | 72     | 0.00       |
| uSRAM                     | 0    | 2352   | 0.00       |
| LSRAM                     | 0    | 812    | 0.00       |
| Math                      | 3    | 784    | 0.38       |
| H-Chip Global             | 1    | 48     | 2.08       |
| PLL                       | 0    | 8      | 0.00       |
| DLL                       | 0    | 8      | 0.00       |
| Transceiver Lanes         | 0    | 4      | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
| MSS                       | 0    | 1      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 433  | 98  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 108  | 108 |
| Total Used            | 541  | 206 |
+-----------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 11     | 3    |
| 13     | 1    |
| 14     | 1    |
| 22     | 1    |
| 24     | 3    |
| 28     | 1    |
| 47     | 1    |
| 49     | 1    |
| 51     | 1    |
| 53     | 1    |
| Total  | 14   |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 1      | 3    |
| Total  | 3    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 48           | 0           | 0               |
| Output I/O                    | 23           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 99     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------+
| Fanout | Type    | Name                   |
+--------+---------+------------------------+
| 99     | INT_NET | Net   : rst_c          |
|        |         | Driver: rst_ibuf       |
| 26     | INT_NET | Net   : sum_Z[27]      |
|        |         | Driver: sum[27]        |
| 23     | INT_NET | Net   : rd[24]         |
|        |         | Driver: sum_RNIFSJF[0] |
| 23     | INT_NET | Net   : addq[23]       |
|        |         | Driver: addq_0_cry_0   |
| 8      | INT_NET | Net   : c_Z[45]        |
|        |         | Driver: c[45]          |
| 8      | INT_NET | Net   : c_Z[44]        |
|        |         | Driver: c[44]          |
| 8      | INT_NET | Net   : c_Z[43]        |
|        |         | Driver: c[43]          |
| 6      | INT_NET | Net   : c_Z[42]        |
|        |         | Driver: c[42]          |
| 6      | INT_NET | Net   : c_Z[41]        |
|        |         | Driver: c[41]          |
| 6      | INT_NET | Net   : c_Z[40]        |
|        |         | Driver: c[40]          |
+--------+---------+------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------+
| Fanout | Type    | Name                   |
+--------+---------+------------------------+
| 99     | INT_NET | Net   : rst_c          |
|        |         | Driver: rst_ibuf       |
| 26     | INT_NET | Net   : sum_Z[27]      |
|        |         | Driver: sum[27]        |
| 23     | INT_NET | Net   : rd[24]         |
|        |         | Driver: sum_RNIFSJF[0] |
| 23     | INT_NET | Net   : addq[23]       |
|        |         | Driver: addq_0_cry_0   |
| 8      | INT_NET | Net   : c_Z[45]        |
|        |         | Driver: c[45]          |
| 8      | INT_NET | Net   : c_Z[44]        |
|        |         | Driver: c[44]          |
| 8      | INT_NET | Net   : c_Z[43]        |
|        |         | Driver: c[43]          |
| 6      | INT_NET | Net   : c_Z[42]        |
|        |         | Driver: c[42]          |
| 6      | INT_NET | Net   : c_Z[41]        |
|        |         | Driver: c[41]          |
| 6      | INT_NET | Net   : c_Z[40]        |
|        |         | Driver: c[40]          |
+--------+---------+------------------------+

