Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Oct  1 01:06:31 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-435352344.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                13604        0.024        0.000                      0                13600        0.264        0.000                       0                  4335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.747        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.426        0.000                      0                  428        0.052        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.725        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.185        0.000                      0                12933        0.024        0.000                      0                12933        3.750        0.000                       0                  3976  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.720        0.000                      0                    1                                                                        
                   eth_rx_clk               2.453        0.000                      0                    1                                                                        
                   eth_tx_clk               2.354        0.000                      0                    1                                                                        
                   sys_clk                  2.412        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.419     6.875 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.773    netsoc_reset_counter[1]
    SLICE_X153Y161       LUT4 (Prop_lut4_I0_O)        0.299     8.072 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.451    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X153Y161       FDSE (Setup_fdse_C_CE)      -0.205    11.198    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.419     6.875 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.773    netsoc_reset_counter[1]
    SLICE_X153Y161       LUT4 (Prop_lut4_I0_O)        0.299     8.072 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.451    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X153Y161       FDSE (Setup_fdse_C_CE)      -0.205    11.198    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.419     6.875 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.773    netsoc_reset_counter[1]
    SLICE_X153Y161       LUT4 (Prop_lut4_I0_O)        0.299     8.072 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.451    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X153Y161       FDSE (Setup_fdse_C_CE)      -0.205    11.198    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.718ns (35.988%)  route 1.277ns (64.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.419     6.875 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.773    netsoc_reset_counter[1]
    SLICE_X153Y161       LUT4 (Prop_lut4_I0_O)        0.299     8.072 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.451    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X153Y161       FDSE (Setup_fdse_C_CE)      -0.205    11.198    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.642ns (29.806%)  route 1.512ns (70.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X152Y161       FDRE                                         r  netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y161       FDRE (Prop_fdre_C_Q)         0.518     6.974 r  netsoc_ic_reset_reg/Q
                         net (fo=3, routed)           1.114     8.088    netsoc_ic_reset
    SLICE_X153Y161       LUT6 (Prop_lut6_I4_O)        0.124     8.212 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.610    netsoc_ic_reset_i_1_n_0
    SLICE_X152Y161       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X152Y161       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X152Y161       FDRE (Setup_fdre_C_D)       -0.031    11.372    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.299%)  route 0.804ns (62.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE (Prop_fdpe_C_Q)         0.478     7.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.804     7.809    clk200_rst
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.315    11.416    
                         clock uncertainty           -0.053    11.363    
    SLICE_X153Y161       FDSE (Setup_fdse_C_S)       -0.600    10.763    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.299%)  route 0.804ns (62.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE (Prop_fdpe_C_Q)         0.478     7.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.804     7.809    clk200_rst
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.315    11.416    
                         clock uncertainty           -0.053    11.363    
    SLICE_X153Y161       FDSE (Setup_fdse_C_S)       -0.600    10.763    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.299%)  route 0.804ns (62.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE (Prop_fdpe_C_Q)         0.478     7.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.804     7.809    clk200_rst
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.315    11.416    
                         clock uncertainty           -0.053    11.363    
    SLICE_X153Y161       FDSE (Setup_fdse_C_S)       -0.600    10.763    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.478ns (37.299%)  route 0.804ns (62.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE (Prop_fdpe_C_Q)         0.478     7.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.804     7.809    clk200_rst
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.315    11.416    
                         clock uncertainty           -0.053    11.363    
    SLICE_X153Y161       FDSE (Setup_fdse_C_S)       -0.600    10.763    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.100ns = ( 11.100 - 5.000 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.741     6.456    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.419     6.875 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.883     7.758    netsoc_reset_counter[1]
    SLICE_X153Y161       LUT2 (Prop_lut2_I1_O)        0.327     8.085 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.085    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.623    11.100    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.456    
                         clock uncertainty           -0.053    11.403    
    SLICE_X153Y161       FDSE (Setup_fdse_C_D)        0.075    11.478    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  3.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.141     2.063 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.242    netsoc_reset_counter[0]
    SLICE_X153Y161       LUT2 (Prop_lut2_I0_O)        0.042     2.284 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.284    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_D)         0.107     2.029    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.141     2.063 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.244    netsoc_reset_counter[0]
    SLICE_X153Y161       LUT4 (Prop_lut4_I1_O)        0.043     2.287 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.287    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_D)         0.107     2.029    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.141     2.063 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.242    netsoc_reset_counter[0]
    SLICE_X153Y161       LUT1 (Prop_lut1_I0_O)        0.045     2.287 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    netsoc_reset_counter0[0]
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_D)         0.091     2.013    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.141     2.063 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.244    netsoc_reset_counter[0]
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.045     2.289 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.289    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_D)         0.092     2.014    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.226ns (48.234%)  route 0.243ns (51.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.128     2.050 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.164    netsoc_reset_counter[3]
    SLICE_X153Y161       LUT6 (Prop_lut6_I3_O)        0.098     2.262 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.390    netsoc_ic_reset_i_1_n_0
    SLICE_X152Y161       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X152Y161       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.542     1.935    
    SLICE_X152Y161       FDRE (Hold_fdre_C_D)         0.059     1.994    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.128     2.050 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.164    netsoc_reset_counter[3]
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.098     2.262 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.378    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_CE)       -0.039     1.883    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.128     2.050 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.164    netsoc_reset_counter[3]
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.098     2.262 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.378    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_CE)       -0.039     1.883    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.128     2.050 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.164    netsoc_reset_counter[3]
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.098     2.262 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.378    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_CE)       -0.039     1.883    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.617     1.922    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y161       FDSE (Prop_fdse_C_Q)         0.128     2.050 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.164    netsoc_reset_counter[3]
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.098     2.262 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.378    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.555     1.922    
    SLICE_X153Y161       FDSE (Hold_fdse_C_CE)       -0.039     1.883    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.148ns (30.109%)  route 0.344ns (69.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE (Prop_fdpe_C_Q)         0.148     2.094 r  FDPE_3/Q
                         net (fo=5, routed)           0.344     2.437    clk200_rst
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.889     2.477    clk200_clk
    SLICE_X153Y161       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.960    
    SLICE_X153Y161       FDSE (Hold_fdse_C_S)        -0.071     1.889    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X158Y163   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X158Y163   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X152Y161   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X153Y161   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X153Y161   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X153Y161   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X152Y161   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X152Y161   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X152Y161   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X153Y161   netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X158Y163   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X152Y161   netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 1.428ns (22.196%)  route 5.006ns (77.804%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X57Y104        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     2.126 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=10, routed)          1.077     3.203    p_9_in46_in
    SLICE_X59Y112        LUT2 (Prop_lut2_I1_O)        0.150     3.353 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=8, routed)           1.060     4.414    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.740 f  ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.478     5.218    ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.404     5.746    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.870 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.427     6.296    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     6.579    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.401     8.104    ethmac_crc32_checker_source_source_payload_error
    SLICE_X77Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X77Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X77Y103        FDRE (Setup_fdre_C_D)       -0.047     9.530    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.428ns (22.257%)  route 4.988ns (77.743%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X57Y104        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     2.126 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=10, routed)          1.077     3.203    p_9_in46_in
    SLICE_X59Y112        LUT2 (Prop_lut2_I1_O)        0.150     3.353 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=8, routed)           1.060     4.414    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.740 f  ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.478     5.218    ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.404     5.746    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.870 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.427     6.296    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     6.579    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.383     8.086    ethmac_crc32_checker_source_source_payload_error
    SLICE_X76Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X76Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y103        FDRE (Setup_fdre_C_D)       -0.045     9.532    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 1.428ns (22.237%)  route 4.994ns (77.763%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X57Y104        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     2.126 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=10, routed)          1.077     3.203    p_9_in46_in
    SLICE_X59Y112        LUT2 (Prop_lut2_I1_O)        0.150     3.353 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=8, routed)           1.060     4.414    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.740 f  ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.478     5.218    ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.404     5.746    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.870 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.427     6.296    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     6.579    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.389     8.092    ethmac_crc32_checker_source_source_payload_error
    SLICE_X76Y104        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X76Y104        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y104        FDRE (Setup_fdre_C_D)       -0.013     9.564    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.428ns (22.459%)  route 4.930ns (77.541%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.670     1.670    eth_rx_clk
    SLICE_X57Y104        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456     2.126 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=10, routed)          1.077     3.203    p_9_in46_in
    SLICE_X59Y112        LUT2 (Prop_lut2_I1_O)        0.150     3.353 r  ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=8, routed)           1.060     4.414    ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.326     4.740 f  ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.478     5.218    ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X56Y113        LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.404     5.746    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I5_O)        0.124     5.870 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.427     6.296    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.159     6.579    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.703 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.326     8.029    ethmac_crc32_checker_source_source_payload_error
    SLICE_X75Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.535     9.535    eth_rx_clk
    SLICE_X75Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.615    
                         clock uncertainty           -0.035     9.580    
    SLICE_X75Y105        FDRE (Setup_fdre_C_D)       -0.067     9.513    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.490ns (24.189%)  route 4.670ns (75.811%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518     2.173 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.963     3.137    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.261 r  storage_12_reg_i_13/O
                         net (fo=1, routed)           0.433     3.694    storage_12_reg_i_13_n_0
    SLICE_X73Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  storage_12_reg_i_10/O
                         net (fo=3, routed)           0.585     4.403    storage_12_reg_i_10_n_0
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.527 r  storage_12_reg_i_7/O
                         net (fo=19, routed)          0.686     5.213    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.148     5.361 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=6, routed)           0.508     5.869    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.328     6.197 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.736     6.932    ethmac_crc32_checker_sink_sink_ready
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.759     7.815    ethmac_crc32_checker_crc_ce
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X57Y113        FDSE (Setup_fdse_C_CE)      -0.205     9.384    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.490ns (24.189%)  route 4.670ns (75.811%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518     2.173 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.963     3.137    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.261 r  storage_12_reg_i_13/O
                         net (fo=1, routed)           0.433     3.694    storage_12_reg_i_13_n_0
    SLICE_X73Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  storage_12_reg_i_10/O
                         net (fo=3, routed)           0.585     4.403    storage_12_reg_i_10_n_0
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.527 r  storage_12_reg_i_7/O
                         net (fo=19, routed)          0.686     5.213    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.148     5.361 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=6, routed)           0.508     5.869    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.328     6.197 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.736     6.932    ethmac_crc32_checker_sink_sink_ready
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.759     7.815    ethmac_crc32_checker_crc_ce
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X57Y113        FDSE (Setup_fdse_C_CE)      -0.205     9.384    ethmac_crc32_checker_crc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.490ns (24.189%)  route 4.670ns (75.811%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518     2.173 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.963     3.137    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.261 r  storage_12_reg_i_13/O
                         net (fo=1, routed)           0.433     3.694    storage_12_reg_i_13_n_0
    SLICE_X73Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  storage_12_reg_i_10/O
                         net (fo=3, routed)           0.585     4.403    storage_12_reg_i_10_n_0
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.527 r  storage_12_reg_i_7/O
                         net (fo=19, routed)          0.686     5.213    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.148     5.361 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=6, routed)           0.508     5.869    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.328     6.197 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.736     6.932    ethmac_crc32_checker_sink_sink_ready
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.759     7.815    ethmac_crc32_checker_crc_ce
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X57Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[9]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X57Y113        FDSE (Setup_fdse_C_CE)      -0.205     9.384    ethmac_crc32_checker_crc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 1.490ns (24.061%)  route 4.702ns (75.939%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518     2.173 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.963     3.137    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.261 r  storage_12_reg_i_13/O
                         net (fo=1, routed)           0.433     3.694    storage_12_reg_i_13_n_0
    SLICE_X73Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  storage_12_reg_i_10/O
                         net (fo=3, routed)           0.585     4.403    storage_12_reg_i_10_n_0
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.527 r  storage_12_reg_i_7/O
                         net (fo=19, routed)          0.686     5.213    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.148     5.361 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=6, routed)           0.508     5.869    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.328     6.197 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.736     6.932    ethmac_crc32_checker_sink_sink_ready
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.792     7.848    ethmac_crc32_checker_crc_ce
    SLICE_X56Y114        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X56Y114        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X56Y114        FDSE (Setup_fdse_C_CE)      -0.169     9.420    ethmac_crc32_checker_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.697ns (11.925%)  route 5.148ns (88.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.344     6.879    ethphy_rx_ctl
    SLICE_X70Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.059 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.803     7.863    ethmac_preamble_checker_source_last
    SLICE_X75Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.535     9.535    eth_rx_clk
    SLICE_X75Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.543    
                         clock uncertainty           -0.035     9.508    
    SLICE_X75Y103        FDRE (Setup_fdre_C_D)       -0.067     9.441    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.490ns (24.232%)  route 4.659ns (75.768%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.655     1.655    eth_rx_clk
    SLICE_X74Y103        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518     2.173 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.963     3.137    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124     3.261 r  storage_12_reg_i_13/O
                         net (fo=1, routed)           0.433     3.694    storage_12_reg_i_13_n_0
    SLICE_X73Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  storage_12_reg_i_10/O
                         net (fo=3, routed)           0.585     4.403    storage_12_reg_i_10_n_0
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.527 r  storage_12_reg_i_7/O
                         net (fo=19, routed)          0.686     5.213    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X70Y105        LUT2 (Prop_lut2_I0_O)        0.148     5.361 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=6, routed)           0.508     5.869    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.328     6.197 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.736     6.932    ethmac_crc32_checker_sink_sink_ready
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     7.056 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.748     7.804    ethmac_crc32_checker_crc_ce
    SLICE_X58Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X58Y113        FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[12]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X58Y113        FDSE (Setup_fdse_C_CE)      -0.205     9.384    ethmac_crc32_checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  1.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y103        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.225     0.926    ethmac_rx_converter_converter_source_payload_data[29]
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.887     0.887    eth_rx_clk
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.632    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.242     0.874    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[0]
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.075     0.652    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[1]
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X73Y105        FDRE (Hold_fdre_C_D)         0.075     0.652    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[5]
    SLICE_X71Y104        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X71Y104        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X71Y104        FDRE (Hold_fdre_C_D)         0.075     0.652    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X71Y105        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[6]
    SLICE_X71Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X71Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X71Y105        FDRE (Hold_fdre_C_D)         0.075     0.652    xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[2]
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X73Y105        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X73Y105        FDRE (Hold_fdre_C_D)         0.071     0.648    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.577     0.577    eth_rx_clk
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.773    xilinxmultiregimpl7_regs0[3]
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    eth_rx_clk
    SLICE_X73Y106        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.271     0.577    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.071     0.648    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.285%)  route 0.210ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X66Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.148     0.726 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.210     0.936    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X68Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.795    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.285%)  route 0.210ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X66Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.148     0.726 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.210     0.936    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X68Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.795    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.285%)  route 0.210ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X66Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.148     0.726 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.210     0.936    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X68Y105        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.795    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y102   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y102   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X57Y104   ethphy_source_payload_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.813ns (27.222%)  route 4.847ns (72.778%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.635     7.253    ethmac_tx_converter_converter_mux0
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.377 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.489     7.866    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.990 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.610     8.600    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.813ns (27.712%)  route 4.729ns (72.288%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.635     7.253    ethmac_tx_converter_converter_mux0
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.377 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.386     7.763    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.887 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.596     8.483    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.813ns (27.749%)  route 4.721ns (72.251%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.635     7.253    ethmac_tx_converter_converter_mux0
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.377 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.364     7.741    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.865 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.609     8.474    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.813ns (27.758%)  route 4.718ns (72.242%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.646     7.264    ethmac_tx_converter_converter_mux0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.388 r  storage_11_reg_i_47/O
                         net (fo=4, routed)           0.489     7.877    storage_11_reg_i_47_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.001 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.471     8.472    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.813ns (27.764%)  route 4.717ns (72.236%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.635     7.253    ethmac_tx_converter_converter_mux0
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.377 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.377     7.754    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.878 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.592     8.470    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.826ns (45.866%)  route 3.335ns (54.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.439 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.173     5.612    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X9Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.803     6.539    ODDR_2_i_9_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.663 r  ODDR_2_i_7/O
                         net (fo=4, routed)           0.699     7.362    ODDR_2_i_7_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.486 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.660     8.146    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.704ns (25.728%)  route 4.919ns (74.272%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 9.813 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.938     1.938    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     2.394 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           1.003     3.397    xilinxmultiregimpl4_regs1[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.521 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.825    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.949 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.501    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.625 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.216    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.340 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.804    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.954 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.286    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.614 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.646     7.260    ethmac_tx_converter_converter_mux0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.384 r  storage_11_reg_i_47/O
                         net (fo=4, routed)           0.645     8.029    storage_11_reg_i_47_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.150     8.179 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382     8.561    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.813     9.813    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.102     9.915    
                         clock uncertainty           -0.069     9.846    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)       -0.291     9.555    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.304ns (47.503%)  route 3.651ns (52.497%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 9.888 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.439 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.181     5.620    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.744 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.662     6.406    ODDR_4_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.530 r  ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=10, routed)          1.024     7.554    ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.152     7.706 r  ethmac_crc32_inserter_reg[17]_i_2/O
                         net (fo=4, routed)           0.485     8.191    ethmac_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.326     8.517 r  ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.299     8.816    ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.940 r  ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.940    ethmac_crc32_inserter_next_reg[12]
    SLICE_X4Y82          FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.888     9.888    eth_tx_clk
    SLICE_X4Y82          FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.976    
                         clock uncertainty           -0.069     9.907    
    SLICE_X4Y82          FDSE (Setup_fdse_C_D)        0.031     9.938    ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.813ns (28.418%)  route 4.567ns (71.582%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.940     1.940    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.419     2.359 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.870     3.229    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.296     3.525 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.303     3.829    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     3.953 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.553     4.505    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.124     4.629 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.591     5.221    ethmac_padding_inserter_source_valid
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.345 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.464     5.808    ethmac_crc32_inserter_source_valid
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.331     6.290    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     6.618 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.635     7.253    ethmac_tx_converter_converter_mux0
    SLICE_X11Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.377 r  storage_11_reg_i_48/O
                         net (fo=9, routed)           0.376     7.753    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.877 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.443     8.320    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.960    
                         clock uncertainty           -0.069     9.891    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.325    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 3.208ns (46.039%)  route 3.760ns (53.961%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 9.888 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.439 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.181     5.620    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     5.744 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.662     6.406    ODDR_4_i_8_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.530 r  ethmac_crc32_inserter_reg[27]_i_2/O
                         net (fo=10, routed)          1.024     7.554    ethmac_crc32_inserter_reg[27]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.152     7.706 r  ethmac_crc32_inserter_reg[17]_i_2/O
                         net (fo=4, routed)           0.893     8.599    ethmac_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.354     8.953 r  ethmac_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.953    ethmac_crc32_inserter_next_reg[9]
    SLICE_X3Y81          FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.888     9.888    eth_tx_clk
    SLICE_X3Y81          FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
                         clock pessimism              0.088     9.976    
                         clock uncertainty           -0.069     9.907    
    SLICE_X3Y81          FDSE (Setup_fdse_C_D)        0.075     9.982    ethmac_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  1.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.886    xilinxmultiregimpl4_regs0[5]
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.274     0.689    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.076     0.765    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[1]
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.075     0.765    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[2]
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X9Y87          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.071     0.761    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.886    xilinxmultiregimpl4_regs0[4]
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.274     0.689    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.071     0.760    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X8Y84          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     0.853 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.909    xilinxmultiregimpl4_regs0[0]
    SLICE_X8Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X8Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.274     0.689    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.060     0.749    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.817 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.872    xilinxmultiregimpl4_regs0[6]
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X9Y84          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.274     0.689    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)        -0.008     0.681    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.712     0.712    eth_tx_clk
    SLICE_X5Y80          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.853 r  ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.143     0.996    ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X6Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.041 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.041    liteethmacgap_state_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.988     0.988    eth_tx_clk
    SLICE_X6Y80          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.261     0.726    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     0.846    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X8Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     0.853 r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=8, routed)           0.118     0.971    ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.048     1.019 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.000     1.019    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism             -0.262     0.702    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.101     0.803    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.714     0.714    eth_tx_clk
    SLICE_X2Y79          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     0.878 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.149     1.028    ethmac_preamble_inserter_cnt[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.073 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.073    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.989     0.989    eth_tx_clk
    SLICE_X2Y79          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.274     0.714    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     0.835    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.717     0.717    eth_tx_clk
    SLICE_X1Y82          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.141     0.858 r  ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.169     1.027    p_30_in
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.043     1.070 r  ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.070    ethmac_crc32_inserter_next_reg[23]
    SLICE_X1Y82          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.992     0.992    eth_tx_clk
    SLICE_X1Y82          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.274     0.717    
    SLICE_X1Y82          FDSE (Hold_fdse_C_D)         0.107     0.824    ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X57Y102  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X57Y102  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y83    liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y83    liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    liteethmacgap_state_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y82    ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y82    ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y82    ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y82    ethmac_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y82    ethmac_crc32_inserter_reg_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y82    ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y82    ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y82    ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y82    ethmac_crc32_inserter_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80    liteethmacgap_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y87    xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y87    xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y87    xilinxmultiregimpl4_regs1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y87    xilinxmultiregimpl4_regs1_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y81    ethmac_crc32_inserter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y87    ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y87    ethmac_tx_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y87    ethmac_tx_cdc_graycounter1_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y87    ethmac_tx_cdc_graycounter1_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.478ns (5.380%)  route 8.406ns (94.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.406    10.699    sys_rst
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[6]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.478ns (5.380%)  route 8.406ns (94.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.406    10.699    sys_rst
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[7]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.478ns (5.380%)  route 8.406ns (94.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.406    10.699    sys_rst
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X67Y104        FDRE                                         r  ethphy_counter_reg[8]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[0]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[1]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[2]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[3]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[4]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethphy_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.478ns (5.416%)  route 8.347ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.347    10.640    sys_rst
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.541    11.541    sys_clk
    SLICE_X69Y104        FDRE                                         r  ethphy_counter_reg[5]/C
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X69Y104        FDRE (Setup_fdre_C_R)       -0.600    10.885    ethphy_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_rx_cdc_graycounter1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.478ns (5.504%)  route 8.206ns (94.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        1.815     1.815    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE (Prop_fdpe_C_Q)         0.478     2.293 r  FDPE_1/Q
                         net (fo=1754, routed)        8.206    10.499    sys_rst
    SLICE_X72Y103        FDRE                                         r  ethmac_rx_cdc_graycounter1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3977, routed)        1.538    11.538    sys_clk
    SLICE_X72Y103        FDRE                                         r  ethmac_rx_cdc_graycounter1_q_reg[0]/C
                         clock pessimism              0.000    11.538    
                         clock uncertainty           -0.057    11.482    
    SLICE_X72Y103        FDRE (Setup_fdre_C_R)       -0.695    10.787    ethmac_rx_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.564     0.564    sys_clk
    SLICE_X91Y123        FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_7/ADDRD0
    SLICE_X90Y123        RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.832     0.832    storage_reg_0_15_6_7/WCLK
    SLICE_X90Y123        RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.577    
    SLICE_X90Y123        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bandwidth_nreads_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.134%)  route 0.216ns (56.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.619     0.619    sys_clk
    SLICE_X144Y151       FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.164     0.783 r  netsoc_netsoc_sdram_bandwidth_nreads_r_reg[11]/Q
                         net (fo=1, routed)           0.216     0.999    netsoc_netsoc_sdram_bandwidth_nreads_r[11]
    SLICE_X146Y148       FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.893     0.893    sys_clk
    SLICE_X146Y148       FDRE                                         r  netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]/C
                         clock pessimism              0.000     0.893    
    SLICE_X146Y148       FDRE (Hold_fdre_C_D)         0.059     0.952    netsoc_netsoc_sdram_bandwidth_nreads_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.561     0.561    lm32_cpu/load_store_unit/out
    SLICE_X83Y113        FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.128     0.689 r  lm32_cpu/load_store_unit/store_data_m_reg[6]/Q
                         net (fo=2, routed)           0.204     0.892    lm32_cpu/load_store_unit/store_data_m[6]
    SLICE_X86Y116        FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3977, routed)        0.829     0.829    lm32_cpu/load_store_unit/out
    SLICE_X86Y116        FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[6]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.019     0.843    lm32_cpu/load_store_unit/d_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y43    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X5Y42    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y42   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y42   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y43   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y43   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28   memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46   mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46   mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y109  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y115  storage_13_reg_0_1_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.720ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X158Y163       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     3.946    clk200_clk
    SLICE_X158Y163       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.946    
                         clock uncertainty           -0.125     3.821    
    SLICE_X158Y163       FDPE (Setup_fdpe_C_D)       -0.035     3.786    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.720    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.453ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X66Y102        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.579     2.579    eth_rx_clk
    SLICE_X66Y102        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.579    
                         clock uncertainty           -0.025     2.554    
    SLICE_X66Y102        FDPE (Setup_fdpe_C_D)       -0.035     2.519    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.453    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X57Y102        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.586     2.586    eth_tx_clk
    SLICE_X57Y102        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty           -0.161     2.424    
    SLICE_X57Y102        FDPE (Setup_fdpe_C_D)       -0.005     2.419    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.354    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y163       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y163       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3977, routed)        0.642     2.642    sys_clk
    SLICE_X162Y163       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.129     2.512    
    SLICE_X162Y163       FDPE (Setup_fdpe_C_D)       -0.035     2.477    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.477    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.412    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.525 (r) | FAST    |     3.801 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.734 (r) | SLOW    |    -0.087 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     4.823 (r) | SLOW    |    -1.928 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     3.919 (r) | SLOW    |    -1.275 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.528 (r) | SLOW    |    -1.279 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    11.250 (r) | SLOW    |    -2.515 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.407 (r) | SLOW    |      1.489 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.859 (r) | SLOW    |      1.677 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.569 (r) | SLOW    |      1.551 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.570 (r) | SLOW    |      1.584 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.582 (r) | SLOW    |      1.600 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.719 (r) | SLOW    |      1.621 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.430 (r) | SLOW    |      1.514 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.558 (r) | SLOW    |      1.534 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.732 (r) | SLOW    |      1.652 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.627 (r) | SLOW    |      2.054 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.882 (r) | SLOW    |      1.705 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.175 (r) | SLOW    |      1.850 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.777 (r) | SLOW    |      2.111 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.927 (r) | SLOW    |      2.191 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.325 (r) | SLOW    |      1.908 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.067 (r) | SLOW    |      2.237 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.266 (r) | SLOW    |      1.412 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.476 (r) | SLOW    |      1.953 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.267 (r) | SLOW    |      1.415 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.477 (r) | SLOW    |      1.950 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     10.960 (r) | SLOW    |      4.113 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     12.092 (r) | SLOW    |      4.307 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.164 (r) | SLOW    |      3.891 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     10.432 (r) | SLOW    |      3.716 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     10.404 (r) | SLOW    |      3.695 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     10.510 (r) | SLOW    |      3.746 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     10.627 (r) | SLOW    |      3.820 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     10.537 (r) | SLOW    |      3.750 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |     10.391 (r) | SLOW    |      3.702 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.535 (r) | SLOW    |      3.806 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     11.980 (r) | SLOW    |      4.130 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     12.536 (r) | SLOW    |      4.171 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.253 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.574 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.001 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.275 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.646 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.905 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.815 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.815 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.660 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.407 (r) | SLOW    |   1.489 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.859 (r) | SLOW    |   1.677 (r) | FAST    |    0.451 |
ddram_dq[2]        |   6.569 (r) | SLOW    |   1.551 (r) | FAST    |    0.161 |
ddram_dq[3]        |   6.570 (r) | SLOW    |   1.584 (r) | FAST    |    0.162 |
ddram_dq[4]        |   6.582 (r) | SLOW    |   1.600 (r) | FAST    |    0.175 |
ddram_dq[5]        |   6.719 (r) | SLOW    |   1.621 (r) | FAST    |    0.311 |
ddram_dq[6]        |   6.430 (r) | SLOW    |   1.514 (r) | FAST    |    0.025 |
ddram_dq[7]        |   6.558 (r) | SLOW    |   1.534 (r) | FAST    |    0.151 |
ddram_dq[8]        |   6.732 (r) | SLOW    |   1.652 (r) | FAST    |    0.325 |
ddram_dq[9]        |   7.627 (r) | SLOW    |   2.054 (r) | FAST    |    1.220 |
ddram_dq[10]       |   6.882 (r) | SLOW    |   1.705 (r) | FAST    |    0.475 |
ddram_dq[11]       |   7.175 (r) | SLOW    |   1.850 (r) | FAST    |    0.768 |
ddram_dq[12]       |   7.777 (r) | SLOW    |   2.111 (r) | FAST    |    1.370 |
ddram_dq[13]       |   7.927 (r) | SLOW    |   2.191 (r) | FAST    |    1.520 |
ddram_dq[14]       |   7.325 (r) | SLOW    |   1.908 (r) | FAST    |    0.917 |
ddram_dq[15]       |   8.067 (r) | SLOW    |   2.237 (r) | FAST    |    1.660 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.067 (r) | SLOW    |   1.489 (r) | FAST    |    1.660 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.211 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.266 (r) | SLOW    |   1.412 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.476 (r) | SLOW    |   1.953 (r) | FAST    |    1.210 |
ddram_dqs_p[0]     |   6.267 (r) | SLOW    |   1.415 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.477 (r) | SLOW    |   1.950 (r) | FAST    |    1.211 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.477 (r) | SLOW    |   1.412 (r) | FAST    |    1.211 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




