#! /usr/local/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x97c2088 .scope module, "test_mips" "test_mips" 2 3;
 .timescale -9 -12;
v0x97efdc0_0 .net "PC", 31 0, v0x97ef080_0; 1 drivers
v0x97eff78_0 .var "clk", 0 0;
v0x97f0030_0 .net "mem_addr", 31 0, L_0x97f0f08; 1 drivers
v0x97f0080_0 .net "mem_rd_data", 31 0, v0x97ed538_0; 1 drivers
v0x97f00d0_0 .net "mem_wr_data", 31 0, v0x97efc28_0; 1 drivers
v0x97f0158_0 .net "mem_wr_ena", 0 0, L_0x97f0fc8; 1 drivers
v0x97f01e0_0 .var "rstb", 0 0;
S_0x97ed598 .scope module, "uut" "mips" 2 17, 3 5, S_0x97c2088;
 .timescale -9 -12;
L_0x97f0fc8 .functor BUFZ 1, v0x97eeb98_0, C4<0>, C4<0>, C4<0>;
v0x97eef38_0 .net "ALUResult", 31 0, v0x97ee208_0; 1 drivers
v0x97ef080_0 .var "PC", 31 0;
v0x97ef0d0_0 .var "SrcA", 31 0;
v0x97ef120_0 .var "SrcB", 31 0;
v0x97ef190_0 .net "Zero", 0 0, L_0x97f0368; 1 drivers
v0x97ef200_0 .net "alu_control", 3 0, v0x97ee680_0; 1 drivers
v0x97ef270_0 .var "alu_out", 31 0;
v0x97ef2c0_0 .net "clk", 0 0, v0x97eff78_0; 1 drivers
v0x97ef310_0 .net "ctrl_alusrca", 1 0, v0x97ee898_0; 1 drivers
v0x97ef360_0 .net "ctrl_alusrcb", 1 0, v0x97ee8e8_0; 1 drivers
v0x97ef3d0_0 .net "ctrl_branch", 1 0, v0x97ee938_0; 1 drivers
v0x97ef440_0 .net "ctrl_ext", 0 0, C4<z>; 0 drivers
v0x97ef500_0 .net "ctrl_iord", 0 0, v0x97eeb38_0; 1 drivers
v0x97ef550_0 .net "ctrl_iregwr", 0 0, v0x97eea98_0; 1 drivers
v0x97ef5c0_0 .net "ctrl_memtoreg", 0 0, v0x97eebf8_0; 1 drivers
v0x97ef630_0 .net "ctrl_memwr", 0 0, v0x97eeb98_0; 1 drivers
v0x97ef6e8_0 .net "ctrl_pcsrc", 1 0, v0x97eecf0_0; 1 drivers
v0x97ef758_0 .net "ctrl_pcwr", 0 0, v0x97eed90_0; 1 drivers
v0x97ef7f8_0 .net "ctrl_rdst", 1 0, v0x97eedf0_0; 1 drivers
v0x97ef848_0 .net "ctrl_regwr", 0 0, v0x97eee98_0; 1 drivers
v0x97ef7a8_0 .net "ext_out", 31 0, L_0x97f0bb0; 1 drivers
v0x97ef8f0_0 .var "inst_reg", 31 0;
v0x97ef9a0_0 .alias "mem_addr", 31 0, v0x97f0030_0;
v0x97ef9f0_0 .var "mem_data_reg", 31 0;
v0x97ef940_0 .alias "mem_rd_data", 31 0, v0x97f0080_0;
v0x97efac8_0 .alias "mem_wr_data", 31 0, v0x97f00d0_0;
v0x97efb88_0 .alias "mem_wr_ena", 0 0, v0x97f0158_0;
v0x97efbd8_0 .net "rd1", 31 0, L_0x97f06a0; 1 drivers
v0x97efb18_0 .net "rd2", 31 0, L_0x97f0798; 1 drivers
v0x97efca0_0 .var "reg_a", 31 0;
v0x97efc28_0 .var "reg_b", 31 0;
v0x97efd70_0 .net "rstb", 0 0, v0x97f01e0_0; 1 drivers
v0x97efe48_0 .var "waddr", 4 0;
v0x97efe98_0 .var "wdata", 31 0;
E_0x97ed148/0 .event edge, v0x97eedf0_0, v0x97eeae8_0, v0x97eebf8_0, v0x97ecfd0_0;
E_0x97ed148/1 .event edge, v0x97ee208_0, v0x97ef080_0;
E_0x97ed148 .event/or E_0x97ed148/0, E_0x97ed148/1;
E_0x97ed648/0 .event edge, v0x97ee898_0, v0x97efca0_0, v0x97ef080_0, v0x97eeae8_0;
E_0x97ed648/1 .event edge, v0x97ee8e8_0, v0x97efc28_0, v0x97ed968_0;
E_0x97ed648 .event/or E_0x97ed648/0, E_0x97ed648/1;
L_0x97f0840 .part v0x97ef8f0_0, 21, 5;
L_0x97f0930 .part v0x97ef8f0_0, 16, 5;
L_0x97f0e50 .part v0x97ef8f0_0, 0, 16;
L_0x97f0f08 .functor MUXZ 32, v0x97ef080_0, v0x97ef270_0, v0x97eeb38_0, C4<>;
S_0x97ee560 .scope module, "CONTROL" "control_unit" 3 22, 4 4, S_0x97ed598;
 .timescale -9 -12;
v0x97ee7b0_0 .alias "ALUControl", 3 0, v0x97ef200_0;
v0x97ee848_0 .var "ALUOp", 1 0;
v0x97ee898_0 .var "ALUSrcA", 1 0;
v0x97ee8e8_0 .var "ALUSrcB", 1 0;
v0x97ee938_0 .var "Branch", 1 0;
v0x97ee998_0 .alias "ExtOp", 0 0, v0x97ef440_0;
v0x97eea28_0 .net "Funct", 5 0, L_0x97f02b8; 1 drivers
v0x97eea98_0 .var "IRWrite", 0 0;
v0x97eeae8_0 .net "Instr", 31 0, v0x97ef8f0_0; 1 drivers
v0x97eeb38_0 .var "IorD", 0 0;
v0x97eeb98_0 .var "MemWrite", 0 0;
v0x97eebf8_0 .var "MemtoReg", 0 0;
v0x97eec90_0 .net "Opcode", 5 0, L_0x97f0230; 1 drivers
v0x97eecf0_0 .var "PCSrc", 1 0;
v0x97eed90_0 .var "PCWrite", 0 0;
v0x97eedf0_0 .var "RegDst", 1 0;
v0x97eee98_0 .var "RegWrite", 0 0;
v0x97eeee8_0 .alias "cclk", 0 0, v0x97ef2c0_0;
v0x97eef88_0 .alias "rstb", 0 0, v0x97efd70_0;
v0x97eefd8_0 .var "state", 3 0;
L_0x97f0230 .part v0x97ef8f0_0, 26, 6;
L_0x97f02b8 .part v0x97ef8f0_0, 0, 6;
S_0x97ee5e0 .scope module, "ALU_DECODER" "alu_decoder" 4 33, 5 3, S_0x97ee560;
 .timescale -9 -12;
v0x97ee680_0 .var "ALUControl", 3 0;
v0x97ee700_0 .net "ALUOp", 1 0, v0x97ee848_0; 1 drivers
v0x97ee750_0 .alias "Funct", 5 0, v0x97eea28_0;
E_0x97ee2b8 .event edge, v0x97ee700_0, v0x97ee750_0;
S_0x97edfa0 .scope module, "ALU" "behavioural_alu" 3 65, 6 10, S_0x97ed598;
 .timescale -9 -12;
L_0x97f0520 .functor BUFZ 32, v0x97ef0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x97f0558 .functor BUFZ 32, v0x97ef120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x97ee070_0 .net "X", 31 0, v0x97ef0d0_0; 1 drivers
v0x97ee0e0_0 .net/s "X_s", 31 0, L_0x97f0520; 1 drivers
v0x97ee140_0 .net "Y", 31 0, v0x97ef120_0; 1 drivers
v0x97ee1a0_0 .net/s "Y_s", 31 0, L_0x97f0558; 1 drivers
v0x97ee208_0 .var "Z", 31 0;
v0x97ee268_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x97ee2e8_0 .net "equal", 0 0, L_0x97f0460; 1 drivers
v0x97ee348_0 .alias "op_code", 3 0, v0x97ef200_0;
v0x97ee3a8_0 .var "overflow", 0 0;
v0x97ee408_0 .net/s "sra", 31 0, L_0x97f0590; 1 drivers
v0x97ee468_0 .var/s "sum_diff", 31 0;
v0x97ee4c8_0 .alias "zero", 0 0, v0x97ef190_0;
E_0x97ed938 .event edge, v0x97ee348_0, v0x97ee070_0, v0x97ee140_0, v0x97ee468_0;
E_0x97ee030/0 .event edge, v0x97ee348_0, v0x97ee070_0, v0x97ee140_0, v0x97ee0e0_0;
E_0x97ee030/1 .event edge, v0x97ee1a0_0, v0x97ee408_0;
E_0x97ee030 .event/or E_0x97ee030/0, E_0x97ee030/1;
L_0x97f0368 .cmp/eq 32, v0x97ee208_0, C4<00000000000000000000000000000000>;
L_0x97f0460 .cmp/eq 32, v0x97ef0d0_0, v0x97ef120_0;
L_0x97f0590 .shift/rs 32, L_0x97f0520, L_0x97f0558;
S_0x97eda28 .scope module, "REG" "register" 3 104, 7 4, S_0x97ed598;
 .timescale -12 -12;
L_0x97f06a0 .functor BUFZ 32, L_0x97f0650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x97f0798 .functor BUFZ 32, L_0x97f0748, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x97edaa8_0 .net *"_s0", 31 0, L_0x97f0650; 1 drivers
v0x97edb18_0 .net *"_s4", 31 0, L_0x97f0748; 1 drivers
v0x97edb78_0 .net "address1", 4 0, L_0x97f0840; 1 drivers
v0x97edbd8_0 .net "address2", 4 0, L_0x97f0930; 1 drivers
v0x97edc28_0 .net "address3", 4 0, v0x97efe48_0; 1 drivers
v0x97edc88_0 .alias "clk", 0 0, v0x97ef2c0_0;
v0x97edcf8_0 .var "i", 31 0;
v0x97edd48_0 .alias "read_data1", 31 0, v0x97efbd8_0;
v0x97eddd0_0 .alias "read_data2", 31 0, v0x97efb18_0;
v0x97ede30 .array "registers", 31 0, 31 0;
v0x97ede80_0 .alias "rst", 0 0, v0x97efd70_0;
v0x97edee0_0 .net "write_data", 31 0, v0x97efe98_0; 1 drivers
v0x97edf40_0 .alias "write_ena", 0 0, v0x97ef848_0;
L_0x97f0650 .array/port v0x97ede30, L_0x97f0840;
L_0x97f0748 .array/port v0x97ede30, L_0x97f0930;
S_0x97ed688 .scope module, "EXTENDER" "extender" 3 120, 8 5, S_0x97ed598;
 .timescale -9 -12;
v0x97ed708_0 .net *"_s0", 15 0, C4<0000000000000000>; 1 drivers
v0x97ed778_0 .net *"_s2", 31 0, L_0x97f0980; 1 drivers
v0x97ed7d8_0 .net *"_s5", 0 0, L_0x97f0a08; 1 drivers
v0x97ed838_0 .net *"_s6", 15 0, L_0x97f0a90; 1 drivers
v0x97ed888_0 .net *"_s8", 31 0, L_0x97f0b60; 1 drivers
v0x97ed8e8_0 .net "in", 15 0, L_0x97f0e50; 1 drivers
v0x97ed968_0 .alias "out", 31 0, v0x97ef7a8_0;
v0x97ed9c8_0 .alias "zero", 0 0, v0x97ef440_0;
L_0x97f0980 .concat [ 16 16 0 0], L_0x97f0e50, C4<0000000000000000>;
L_0x97f0a08 .part L_0x97f0e50, 15, 1;
LS_0x97f0a90_0_0 .concat [ 1 1 1 1], L_0x97f0a08, L_0x97f0a08, L_0x97f0a08, L_0x97f0a08;
LS_0x97f0a90_0_4 .concat [ 1 1 1 1], L_0x97f0a08, L_0x97f0a08, L_0x97f0a08, L_0x97f0a08;
LS_0x97f0a90_0_8 .concat [ 1 1 1 1], L_0x97f0a08, L_0x97f0a08, L_0x97f0a08, L_0x97f0a08;
LS_0x97f0a90_0_12 .concat [ 1 1 1 1], L_0x97f0a08, L_0x97f0a08, L_0x97f0a08, L_0x97f0a08;
L_0x97f0a90 .concat [ 4 4 4 4], LS_0x97f0a90_0_0, LS_0x97f0a90_0_4, LS_0x97f0a90_0_8, LS_0x97f0a90_0_12;
L_0x97f0b60 .concat [ 16 16 0 0], L_0x97f0e50, L_0x97f0a90;
L_0x97f0bb0 .functor MUXZ 32, L_0x97f0b60, L_0x97f0980, C4<z>, C4<>;
S_0x97b1248 .scope module, "MEMORY" "memory" 2 28, 9 5, S_0x97c2088;
 .timescale -9 -12;
P_0x97bd4f4 .param/str "in_file" 9 9, "in2.machine";
P_0x97bd508 .param/str "out_file" 9 10, "out.machine";
v0x97ad410_0 .alias "cpu_clk", 0 0, v0x97ef2c0_0;
v0x97ecf70_0 .alias "cpu_mem_addr", 31 0, v0x97f0030_0;
v0x97ecfd0_0 .alias "cpu_mem_rd_data", 31 0, v0x97f0080_0;
v0x97ed030_0 .alias "cpu_mem_wr_data", 31 0, v0x97f00d0_0;
v0x97ed098_0 .alias "cpu_mem_wr_ena", 0 0, v0x97f0158_0;
v0x97ed0f8_0 .var/i "file", 31 0;
v0x97ed178_0 .net "gpu_clk", 0 0, C4<z>; 0 drivers
v0x97ed1d8_0 .net "gpu_mem_addr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x97ed260_0 .net "gpu_mem_rd_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x97ed2c0_0 .net "gpu_mem_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x97ed350_0 .net "gpu_mem_wr_ena", 0 0, C4<z>; 0 drivers
v0x97ed3b0_0 .var/i "ii", 31 0;
v0x97ed448_0 .net "physical_address", 11 0, L_0x97f1038; 1 drivers
v0x97ed4a8 .array "physical_memory", 4095 0, 31 0;
v0x97ed538_0 .var "read_data_reg", 31 0;
E_0x97b17d0 .event posedge, v0x97ad410_0;
L_0x97f1038 .part L_0x97f0f08, 2, 12;
S_0x97b1750 .scope task, "dump" "dump" 9 52, 9 52, S_0x97b1248;
 .timescale -9 -12;
TD_test_mips.MEMORY.dump ;
    %vpi_func 9 54 "$fopen", 8, 32, P_0x97bd508, "w";
    %set/v v0x97ed0f8_0, 8, 32;
    %set/v v0x97ed3b0_0, 0, 32;
T_0.0 ;
    %load/v 8, v0x97ed3b0_0, 32;
   %cmpi/s 8, 4096, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 9 56 "$fwrite", v0x97ed0f8_0, "%h\012", &A<v0x97ed4a8, v0x97ed3b0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x97ed3b0_0, 32;
    %set/v v0x97ed3b0_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 9 58 "$fclose", v0x97ed0f8_0;
    %end;
    .scope S_0x97ee5e0;
T_1 ;
    %wait E_0x97ee2b8;
    %load/v 8, v0x97ee700_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x97ee700_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_1.2, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0x97ee750_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.4 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.9;
T_1.5 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.9;
T_1.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 0;
    %jmp T_1.9;
T_1.7 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97ee680_0, 0, 8;
    %jmp T_1.9;
T_1.9 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x97ee560;
T_2 ;
    %wait E_0x97b17d0;
    %load/v 8, v0x97eef88_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eebf8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eedf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb38_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eecf0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eea98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eed90_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee938_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eee98_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x97eefd8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_2.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_2.12, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.2 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eebf8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eedf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb38_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eecf0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eea98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eed90_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee938_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eee98_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 0;
    %jmp T_2.14;
T_2.3 ;
    %load/v 8, v0x97eec90_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_2.15, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_2.16, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_2.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_2.18, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_2.19, 6;
    %jmp T_2.20;
T_2.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.20;
T_2.16 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.20;
T_2.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.20;
T_2.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.20;
T_2.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.20;
T_2.20 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 0;
    %jmp T_2.14;
T_2.4 ;
    %load/v 8, v0x97eec90_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_2.21, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_2.22, 6;
    %jmp T_2.23;
T_2.21 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.23;
T_2.22 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %jmp T_2.23;
T_2.23 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 0;
    %jmp T_2.14;
T_2.5 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb38_0, 0, 1;
    %jmp T_2.14;
T_2.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eebf8_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eedf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eee98_0, 0, 1;
    %jmp T_2.14;
T_2.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eeb98_0, 0, 1;
    %jmp T_2.14;
T_2.8 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 8;
    %jmp T_2.14;
T_2.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eebf8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eedf0_0, 0, 8;
    %jmp T_2.14;
T_2.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eecf0_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee938_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 8;
    %jmp T_2.14;
T_2.11 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee898_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee8e8_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97ee848_0, 0, 0;
    %jmp T_2.14;
T_2.12 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eebf8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eedf0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eee98_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x97eefd8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x97eecf0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x97eed90_0, 0, 1;
    %jmp T_2.14;
T_2.14 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x97edfa0;
T_3 ;
    %wait E_0x97ee030;
    %load/v 8, v0x97ee348_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_3.7, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_3.8, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_3.9, 6;
    %set/v v0x97ee208_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %and 8, 40, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %or 8, 40, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %xor 8, 40, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/v 8, v0x97ee0e0_0, 32;
    %load/v 40, v0x97ee1a0_0, 32;
    %add 8, 40, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/v 8, v0x97ee0e0_0, 32;
    %load/v 40, v0x97ee1a0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/v 40, v0x97ee0e0_0, 32;
    %load/v 72, v0x97ee1a0_0, 32;
    %cmp/s 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x97ee208_0, 8, 32;
    %jmp T_3.11;
T_3.9 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.15, 4;
    %load/x1p 8, v0x97ee140_0, 27;
    %jmp T_3.16;
T_3.15 ;
    %mov 8, 2, 27;
T_3.16 ;
; Save base=8 wid=27 in lookaside.
    %or/r 8, 8, 27;
    %jmp/0  T_3.12, 8;
    %mov 9, 0, 32;
    %jmp/1  T_3.14, 8;
T_3.12 ; End of true expr.
    %load/v 41, v0x97ee408_0, 32;
    %jmp/0  T_3.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.14;
T_3.13 ;
    %mov 9, 41, 32; Return false value
T_3.14 ;
    %set/v v0x97ee208_0, 9, 32;
    %jmp T_3.11;
T_3.11 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x97edfa0;
T_4 ;
    %wait E_0x97ed938;
    %load/v 8, v0x97ee348_0, 4;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_4.1, 6;
    %set/v v0x97ee3a8_0, 0, 1;
    %jmp T_4.3;
T_4.0 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %add 8, 40, 32;
    %set/v v0x97ee468_0, 8, 32;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 10, v0x97ee140_0, 1;
    %jmp T_4.5;
T_4.4 ;
    %mov 10, 2, 1;
T_4.5 ;
    %mov 8, 10, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 10, v0x97ee070_0, 1;
    %jmp T_4.7;
T_4.6 ;
    %mov 10, 2, 1;
T_4.7 ;
    %mov 9, 10, 1; Move signal select into place
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.9, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.10, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.13, 4;
    %load/x1p 8, v0x97ee468_0, 1;
    %jmp T_4.14;
T_4.13 ;
    %mov 8, 2, 1;
T_4.14 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x97ee3a8_0, 8, 1;
    %jmp T_4.12;
T_4.9 ;
    %set/v v0x97ee3a8_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %set/v v0x97ee3a8_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.15, 4;
    %load/x1p 8, v0x97ee468_0, 1;
    %jmp T_4.16;
T_4.15 ;
    %mov 8, 2, 1;
T_4.16 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x97ee3a8_0, 8, 1;
    %jmp T_4.12;
T_4.12 ;
    %jmp T_4.3;
T_4.1 ;
    %load/v 8, v0x97ee070_0, 32;
    %load/v 40, v0x97ee140_0, 32;
    %sub 8, 40, 32;
    %set/v v0x97ee468_0, 8, 32;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.17, 4;
    %load/x1p 10, v0x97ee140_0, 1;
    %jmp T_4.18;
T_4.17 ;
    %mov 10, 2, 1;
T_4.18 ;
    %mov 8, 10, 1; Move signal select into place
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.19, 4;
    %load/x1p 10, v0x97ee070_0, 1;
    %jmp T_4.20;
T_4.19 ;
    %mov 10, 2, 1;
T_4.20 ;
    %mov 9, 10, 1; Move signal select into place
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.21, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.22, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.23, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.24, 6;
    %jmp T_4.25;
T_4.21 ;
    %set/v v0x97ee3a8_0, 0, 1;
    %jmp T_4.25;
T_4.22 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.26, 4;
    %load/x1p 8, v0x97ee468_0, 1;
    %jmp T_4.27;
T_4.26 ;
    %mov 8, 2, 1;
T_4.27 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x97ee3a8_0, 8, 1;
    %jmp T_4.25;
T_4.23 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.28, 4;
    %load/x1p 8, v0x97ee468_0, 1;
    %jmp T_4.29;
T_4.28 ;
    %mov 8, 2, 1;
T_4.29 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x97ee3a8_0, 8, 1;
    %jmp T_4.25;
T_4.24 ;
    %set/v v0x97ee3a8_0, 0, 1;
    %jmp T_4.25;
T_4.25 ;
    %jmp T_4.3;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x97eda28;
T_5 ;
    %wait E_0x97b17d0;
    %load/v 8, v0x97ede80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x97edcf8_0, 0, 32;
T_5.2 ;
    %load/v 8, v0x97edcf8_0, 32;
   %cmpi/u 8, 31, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv 3, v0x97edcf8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x97ede30, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x97edcf8_0, 32;
    %set/v v0x97edcf8_0, 8, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x97edf40_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x97edee0_0, 32;
    %ix/getv 3, v0x97edc28_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x97ede30, 0, 8;
t_1 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x97ed598;
T_6 ;
    %wait E_0x97ed648;
    %load/v 8, v0x97ef310_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/v 8, v0x97efca0_0, 32;
    %set/v v0x97ef0d0_0, 8, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/v 8, v0x97ef080_0, 32;
    %set/v v0x97ef0d0_0, 8, 32;
    %jmp T_6.3;
T_6.2 ;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %load/x1p 40, v0x97ef8f0_0, 5;
    %jmp T_6.5;
T_6.4 ;
    %mov 40, 2, 5;
T_6.5 ;
    %mov 8, 40, 5; Move signal select into place
    %mov 13, 0, 27;
    %set/v v0x97ef0d0_0, 8, 32;
    %jmp T_6.3;
T_6.3 ;
    %load/v 8, v0x97ef360_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/v 8, v0x97efc28_0, 32;
    %set/v v0x97ef120_0, 8, 32;
    %jmp T_6.10;
T_6.7 ;
    %load/v 8, v0x97ef7a8_0, 32;
    %set/v v0x97ef120_0, 8, 32;
    %jmp T_6.10;
T_6.8 ;
    %movi 8, 4, 32;
    %set/v v0x97ef120_0, 8, 32;
    %jmp T_6.10;
T_6.9 ;
    %mov 8, 0, 2;
    %load/v 10, v0x97ef7a8_0, 30; Select 30 out of 32 bits
    %set/v v0x97ef120_0, 8, 32;
    %jmp T_6.10;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x97ed598;
T_7 ;
    %wait E_0x97ed148;
    %load/v 8, v0x97ef7f8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 8, v0x97ef8f0_0, 5;
    %jmp T_7.5;
T_7.4 ;
    %mov 8, 2, 5;
T_7.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x97efe48_0, 8, 5;
    %load/v 8, v0x97ef5c0_0, 1;
    %jmp/0  T_7.6, 8;
    %load/v 9, v0x97ef940_0, 32;
    %jmp/1  T_7.8, 8;
T_7.6 ; End of true expr.
    %load/v 41, v0x97eef38_0, 32;
    %jmp/0  T_7.7, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.8;
T_7.7 ;
    %mov 9, 41, 32; Return false value
T_7.8 ;
    %set/v v0x97efe98_0, 9, 32;
    %jmp T_7.3;
T_7.1 ;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.9, 4;
    %load/x1p 8, v0x97ef8f0_0, 5;
    %jmp T_7.10;
T_7.9 ;
    %mov 8, 2, 5;
T_7.10 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x97efe48_0, 8, 5;
    %load/v 8, v0x97ef5c0_0, 1;
    %jmp/0  T_7.11, 8;
    %load/v 9, v0x97ef940_0, 32;
    %jmp/1  T_7.13, 8;
T_7.11 ; End of true expr.
    %load/v 41, v0x97eef38_0, 32;
    %jmp/0  T_7.12, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.13;
T_7.12 ;
    %mov 9, 41, 32; Return false value
T_7.13 ;
    %set/v v0x97efe98_0, 9, 32;
    %jmp T_7.3;
T_7.2 ;
    %set/v v0x97efe48_0, 1, 5;
    %load/v 8, v0x97ef080_0, 32;
    %set/v v0x97efe98_0, 8, 32;
    %jmp T_7.3;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x97ed598;
T_8 ;
    %wait E_0x97b17d0;
    %load/v 8, v0x97efd70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef080_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef9f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef8f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97efca0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97efc28_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef270_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x97efbd8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97efca0_0, 0, 8;
    %load/v 8, v0x97efb18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97efc28_0, 0, 8;
    %load/v 8, v0x97eef38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef270_0, 0, 8;
    %load/v 8, v0x97ef5c0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x97ef940_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef9f0_0, 0, 8;
T_8.2 ;
    %load/v 8, v0x97ef550_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0x97ef940_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef8f0_0, 0, 8;
T_8.4 ;
    %load/v 8, v0x97ef758_0, 1;
    %load/v 9, v0x97ef3d0_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %load/v 10, v0x97ef190_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.6, 4;
    %load/x1p 9, v0x97ef3d0_0, 1;
    %jmp T_8.7;
T_8.6 ;
    %mov 9, 2, 1;
T_8.7 ;
; Save base=9 wid=1 in lookaside.
    %load/v 10, v0x97ef190_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v0x97ef6e8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.10, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.11, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.10 ;
    %load/v 8, v0x97ef270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef080_0, 0, 8;
    %jmp T_8.13;
T_8.11 ;
    %load/v 8, v0x97eef38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef080_0, 0, 8;
    %jmp T_8.13;
T_8.12 ;
    %mov 8, 0, 2;
    %load/v 10, v0x97ef8f0_0, 26; Select 26 out of 32 bits
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.14, 4;
    %load/x1p 40, v0x97ef080_0, 4;
    %jmp T_8.15;
T_8.14 ;
    %mov 40, 2, 4;
T_8.15 ;
    %mov 36, 40, 4; Move signal select into place
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ef080_0, 0, 8;
    %jmp T_8.13;
T_8.13 ;
T_8.8 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x97b1248;
T_9 ;
    %set/v v0x97ed3b0_0, 0, 32;
T_9.0 ;
    %load/v 8, v0x97ed3b0_0, 32;
   %cmpi/s 8, 4096, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 3, v0x97ed3b0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x97ed4a8, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x97ed3b0_0, 32;
    %set/v v0x97ed3b0_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 9 39 "$readmemh", P_0x97bd4f4, v0x97ed4a8;
    %end;
    .thread T_9;
    .scope S_0x97b1248;
T_10 ;
    %wait E_0x97b17d0;
    %load/v 8, v0x97ed098_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x97ed030_0, 32;
    %ix/getv 3, v0x97ed448_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x97ed4a8, 0, 8;
t_3 ;
    %load/v 8, v0x97ed030_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ed538_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %ix/getv 3, v0x97ed448_0;
    %load/av 8, v0x97ed4a8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x97ed538_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x97c2088;
T_11 ;
    %vpi_call 2 33 "$dumpfile", "test_mips.vcd";
    %vpi_call 2 34 "$dumpvars", 1'sb0, S_0x97c2088;
    %set/v v0x97eff78_0, 0, 1;
    %set/v v0x97f01e0_0, 0, 1;
    %movi 8, 5, 4;
T_11.0 %cmp/s 0, 8, 4;
    %jmp/0xz T_11.1, 5;
    %add 8, 1, 4;
    %wait E_0x97b17d0;
    %jmp T_11.0;
T_11.1 ;
    %set/v v0x97f01e0_0, 1, 1;
    %movi 8, 1000, 11;
T_11.2 %cmp/s 0, 8, 11;
    %jmp/0xz T_11.3, 5;
    %add 8, 1, 11;
    %wait E_0x97b17d0;
    %jmp T_11.2;
T_11.3 ;
    %fork TD_test_mips.MEMORY.dump, S_0x97b1750;
    %join;
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_11;
    .scope S_0x97c2088;
T_12 ;
    %delay 5000, 0;
    %load/v 8, v0x97eff78_0, 1;
    %inv 8, 1;
    %set/v v0x97eff78_0, 8, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test_mips.v";
    ".//mips.v";
    ".//control_unit.v";
    ".//alu_decoder.v";
    ".//behavioural_alu.v";
    ".//register.v";
    ".//extender.v";
    ".//memory.v";
