

================================================================
== Vivado HLS Report for 'linebuffer_1'
================================================================
* Date:           Sun Mar 15 23:18:26 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      5.87|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2077921|  2077921|  2077922|  2077922| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: in_stream_V_value_V (7)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:545
.preheader5.preheader.critedge:3  %in_stream_V_value_V = alloca i32, align 4

ST_1: StgValue_6 (11)  [2/2] 0.00ns
.preheader5.preheader.critedge:7  call fastcc void @linebuffer_Loop_1_pr(i32* %in_axi_stream_V_value_V, i1* %in_axi_stream_V_last_V, i32* %in_stream_V_value_V)


 <State 2>: 0.00ns
ST_2: StgValue_7 (11)  [1/2] 0.00ns
.preheader5.preheader.critedge:7  call fastcc void @linebuffer_Loop_1_pr(i32* %in_axi_stream_V_value_V, i1* %in_axi_stream_V_last_V, i32* %in_stream_V_value_V)


 <State 3>: 0.00ns
ST_3: StgValue_8 (12)  [2/2] 0.00ns  loc: ../../../lib_files/Linebuffer.h:556
.preheader5.preheader.critedge:8  call fastcc void @linebuffer(i32* %in_stream_V_value_V, i288* %out_stream_V_value_V)


 <State 4>: 0.00ns
ST_4: StgValue_9 (4)  [1/1] 0.00ns
.preheader5.preheader.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i288* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_10 (5)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:544
.preheader5.preheader.critedge:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_4: StgValue_11 (6)  [1/1] 0.00ns
.preheader5.preheader.critedge:2  call void (...)* @_ssdm_op_SpecMemCore(i288* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty (8)  [1/1] 0.00ns
.preheader5.preheader.critedge:4  %empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @in_stream_OC_V_OC_va, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %in_stream_V_value_V, i32* %in_stream_V_value_V)

ST_4: StgValue_13 (9)  [1/1] 0.00ns
.preheader5.preheader.critedge:5  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_14 (10)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:547
.preheader5.preheader.critedge:6  call void (...)* @_ssdm_op_SpecMemCore(i32* %in_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: StgValue_15 (12)  [1/2] 0.00ns  loc: ../../../lib_files/Linebuffer.h:556
.preheader5.preheader.critedge:8  call fastcc void @linebuffer(i32* %in_stream_V_value_V, i288* %out_stream_V_value_V)

ST_4: StgValue_16 (13)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:557
.preheader5.preheader.critedge:9  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
