
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a234  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000be0  0800a3d8  0800a3d8  0000b3d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afb8  0800afb8  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800afb8  0800afb8  0000bfb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afc0  0800afc0  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afc0  0800afc0  0000bfc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afc4  0800afc4  0000bfc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800afc8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200001d8  0800b1a0  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  0800b1a0  0000c6f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013cef  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4d  00000000  00000000  0001fef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00022948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bf4  00000000  00000000  000238e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192d7  00000000  00000000  000244d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012cb4  00000000  00000000  0003d7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ee80  00000000  00000000  0005045f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000ef2df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051dc  00000000  00000000  000ef39c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000f4578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  000f45cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  000f46c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a3bc 	.word	0x0800a3bc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800a3bc 	.word	0x0800a3bc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <updatePID>:
#include "PID.h"

void updatePID(PID_Controller* pid, double current) {
 8000f88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f8c:	b08a      	sub	sp, #40	@ 0x28
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	ed87 0b00 	vstr	d0, [r7]
	double error=0;
 8000f96:	f04f 0200 	mov.w	r2, #0
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	switch (pid->ControlMode){
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d057      	beq.n	800105a <updatePID+0xd2>
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	dc56      	bgt.n	800105c <updatePID+0xd4>
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d002      	beq.n	8000fb8 <updatePID+0x30>
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d00c      	beq.n	8000fd0 <updatePID+0x48>
 8000fb6:	e051      	b.n	800105c <updatePID+0xd4>
	case Velocity:
		error = pid->target - current;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fc2:	f7ff f969 	bl	8000298 <__aeabi_dsub>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c7 2308 	strd	r2, r3, [r7, #32]
		break;
 8000fce:	e045      	b.n	800105c <updatePID+0xd4>
	case Position:
		error = pid->target - current;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000fd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fda:	f7ff f95d 	bl	8000298 <__aeabi_dsub>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (error >0){
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000ff2:	f7ff fd99 	bl	8000b28 <__aeabi_dcmpgt>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00c      	beq.n	8001016 <updatePID+0x8e>
			error=(ENCODER_RESOLUTION/2)-error;
 8000ffc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001000:	f04f 0000 	mov.w	r0, #0
 8001004:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001008:	f7ff f946 	bl	8000298 <__aeabi_dsub>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	e9c7 2308 	strd	r2, r3, [r7, #32]
			error=-((ENCODER_RESOLUTION/2)+error);
		}
		else{
			error= 0;
		}
		break;
 8001014:	e022      	b.n	800105c <updatePID+0xd4>
		else if (error<0){
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	f04f 0300 	mov.w	r3, #0
 800101e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001022:	f7ff fd63 	bl	8000aec <__aeabi_dcmplt>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d00f      	beq.n	800104c <updatePID+0xc4>
			error=-((ENCODER_RESOLUTION/2)+error);
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8001034:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001038:	f7ff f930 	bl	800029c <__adddf3>
 800103c:	4602      	mov	r2, r0
 800103e:	460b      	mov	r3, r1
 8001040:	4611      	mov	r1, r2
 8001042:	6239      	str	r1, [r7, #32]
 8001044:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800104a:	e007      	b.n	800105c <updatePID+0xd4>
			error= 0;
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	e9c7 2308 	strd	r2, r3, [r7, #32]
		break;
 8001058:	e000      	b.n	800105c <updatePID+0xd4>
	case Torque:

		break;
 800105a:	bf00      	nop

	}
	pid->CurrentError=error;
 800105c:	68f9      	ldr	r1, [r7, #12]
 800105e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001062:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
	double P,D;
	if (pid->ControlMode!=Position){
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b01      	cmp	r3, #1
 800106c:	f000 8091 	beq.w	8001192 <updatePID+0x20a>
		// Proportional
		P = pid->Kp * error;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001076:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800107a:	f7ff fac5 	bl	8000608 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	e9c7 2306 	strd	r2, r3, [r7, #24]
		// Integral
		pid->integral += pid->Ki * error * (pid->dt/1000);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	@ 0x58
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001092:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001096:	f7ff fab7 	bl	8000608 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4690      	mov	r8, r2
 80010a0:	4699      	mov	r9, r3
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	4b9b      	ldr	r3, [pc, #620]	@ (800131c <updatePID+0x394>)
 80010ae:	f7ff fbd5 	bl	800085c <__aeabi_ddiv>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4640      	mov	r0, r8
 80010b8:	4649      	mov	r1, r9
 80010ba:	f7ff faa5 	bl	8000608 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f7ff f8e9 	bl	800029c <__adddf3>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		// Derivative
		D = pid->Kd * (error - pid->prev_error) / (pid->dt/1000);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80010e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010e4:	f7ff f8d8 	bl	8000298 <__aeabi_dsub>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
 80010f0:	f7ff fa8a 	bl	8000608 <__aeabi_dmul>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	4614      	mov	r4, r2
 80010fa:	461d      	mov	r5, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b85      	ldr	r3, [pc, #532]	@ (800131c <updatePID+0x394>)
 8001108:	f7ff fba8 	bl	800085c <__aeabi_ddiv>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4620      	mov	r0, r4
 8001112:	4629      	mov	r1, r5
 8001114:	f7ff fba2 	bl	800085c <__aeabi_ddiv>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		// Total
		pid->output = P + pid->integral + D;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001126:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800112a:	f7ff f8b7 	bl	800029c <__adddf3>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800113a:	f7ff f8af 	bl	800029c <__adddf3>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
		// Integral with anti-windup
		if (pid->integral > pid->max_output) {
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001154:	f7ff fce8 	bl	8000b28 <__aeabi_dcmpgt>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d006      	beq.n	800116c <updatePID+0x1e4>
			pid->integral = pid->max_output;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800116a:	e0aa      	b.n	80012c2 <updatePID+0x33a>
		} else if (pid->integral < pid->min_output) {
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001178:	f7ff fcb8 	bl	8000aec <__aeabi_dcmplt>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 809f 	beq.w	80012c2 <updatePID+0x33a>
			pid->integral = pid->min_output;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800118a:	68f9      	ldr	r1, [r7, #12]
 800118c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 8001190:	e097      	b.n	80012c2 <updatePID+0x33a>
		}
	}
	else {
		P = pid->Kp * error;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001198:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800119c:	f7ff fa34 	bl	8000608 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		pid->integral += pid->Ki * error * (pid->dt/1000);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	@ 0x58
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80011b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011b8:	f7ff fa26 	bl	8000608 <__aeabi_dmul>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4690      	mov	r8, r2
 80011c2:	4699      	mov	r9, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b53      	ldr	r3, [pc, #332]	@ (800131c <updatePID+0x394>)
 80011d0:	f7ff fb44 	bl	800085c <__aeabi_ddiv>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4640      	mov	r0, r8
 80011da:	4649      	mov	r1, r9
 80011dc:	f7ff fa14 	bl	8000608 <__aeabi_dmul>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4620      	mov	r0, r4
 80011e6:	4629      	mov	r1, r5
 80011e8:	f7ff f858 	bl	800029c <__adddf3>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	68f9      	ldr	r1, [r7, #12]
 80011f2:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		// Integral with anti-windup
		if (pid->integral > pid->max_Integral) {
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001202:	f7ff fc91 	bl	8000b28 <__aeabi_dcmpgt>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d006      	beq.n	800121a <updatePID+0x292>
			pid->integral = pid->max_Integral;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001212:	68f9      	ldr	r1, [r7, #12]
 8001214:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 8001218:	e010      	b.n	800123c <updatePID+0x2b4>
		} else if (pid->integral < pid->min_Integral) {
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001226:	f7ff fc61 	bl	8000aec <__aeabi_dcmplt>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <updatePID+0x2b4>
			pid->integral = pid->min_Integral;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001236:	68f9      	ldr	r1, [r7, #12]
 8001238:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		}
		D = pid->Kd * (error - pid->prev_error) / (pid->dt/1000);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001248:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800124c:	f7ff f824 	bl	8000298 <__aeabi_dsub>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4620      	mov	r0, r4
 8001256:	4629      	mov	r1, r5
 8001258:	f7ff f9d6 	bl	8000608 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4614      	mov	r4, r2
 8001262:	461d      	mov	r5, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	4b2b      	ldr	r3, [pc, #172]	@ (800131c <updatePID+0x394>)
 8001270:	f7ff faf4 	bl	800085c <__aeabi_ddiv>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4620      	mov	r0, r4
 800127a:	4629      	mov	r1, r5
 800127c:	f7ff faee 	bl	800085c <__aeabi_ddiv>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	e9c7 2304 	strd	r2, r3, [r7, #16]
		// Total
		pid->output = (PWM_MAXVALUE/2) + P + pid->integral + D;
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b24      	ldr	r3, [pc, #144]	@ (8001320 <updatePID+0x398>)
 800128e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001292:	f7ff f803 	bl	800029c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80012a4:	f7fe fffa 	bl	800029c <__adddf3>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012b4:	f7fe fff2 	bl	800029c <__adddf3>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	68f9      	ldr	r1, [r7, #12]
 80012be:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	}


	// Saturate output within limits
	if (pid->output > pid->max_output) {
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80012ce:	f7ff fc2b 	bl	8000b28 <__aeabi_dcmpgt>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d006      	beq.n	80012e6 <updatePID+0x35e>
		pid->output = pid->max_output;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80012de:	68f9      	ldr	r1, [r7, #12]
 80012e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
 80012e4:	e010      	b.n	8001308 <updatePID+0x380>
	} else if (pid->output < pid->min_output) {
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012f2:	f7ff fbfb 	bl	8000aec <__aeabi_dcmplt>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <updatePID+0x380>
		pid->output = pid->min_output;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001302:	68f9      	ldr	r1, [r7, #12]
 8001304:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	}
	pid->prev_error = error;
 8001308:	68f9      	ldr	r1, [r7, #12]
 800130a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800130e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8001312:	bf00      	nop
 8001314:	3728      	adds	r7, #40	@ 0x28
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800131c:	408f4000 	.word	0x408f4000
 8001320:	407f4000 	.word	0x407f4000

08001324 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	785b      	ldrb	r3, [r3, #1]
 8001330:	b21a      	sxth	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	789b      	ldrb	r3, [r3, #2]
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	b29b      	uxth	r3, r3
 8001340:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001344:	b29a      	uxth	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	789b      	ldrb	r3, [r3, #2]
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	b2db      	uxtb	r3, r3
 8001352:	b21a      	sxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	78db      	ldrb	r3, [r3, #3]
 8001358:	015b      	lsls	r3, r3, #5
 800135a:	b21b      	sxth	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b21b      	sxth	r3, r3
 8001360:	b29b      	uxth	r3, r3
 8001362:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001366:	b29a      	uxth	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	78db      	ldrb	r3, [r3, #3]
 8001370:	099b      	lsrs	r3, r3, #6
 8001372:	b2db      	uxtb	r3, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	791b      	ldrb	r3, [r3, #4]
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	b21b      	sxth	r3, r3
 800137e:	4313      	orrs	r3, r2
 8001380:	b21a      	sxth	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	795b      	ldrb	r3, [r3, #5]
 8001386:	029b      	lsls	r3, r3, #10
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	b29b      	uxth	r3, r3
 8001390:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001394:	b29a      	uxth	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	795b      	ldrb	r3, [r3, #5]
 800139e:	085b      	lsrs	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	799b      	ldrb	r3, [r3, #6]
 80013a8:	01db      	lsls	r3, r3, #7
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	799b      	ldrb	r3, [r3, #6]
 80013c0:	091b      	lsrs	r3, r3, #4
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	79db      	ldrb	r3, [r3, #7]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013d8:	b29a      	uxth	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	845a      	strh	r2, [r3, #34]	@ 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	79db      	ldrb	r3, [r3, #7]
 80013e2:	09db      	lsrs	r3, r3, #7
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7a1b      	ldrb	r3, [r3, #8]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	7a5b      	ldrb	r3, [r3, #9]
 80013f8:	025b      	lsls	r3, r3, #9
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b21b      	sxth	r3, r3
 8001400:	b29b      	uxth	r3, r3
 8001402:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001406:	b29a      	uxth	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	849a      	strh	r2, [r3, #36]	@ 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	7a5b      	ldrb	r3, [r3, #9]
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	b2db      	uxtb	r3, r3
 8001414:	b21a      	sxth	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7a9b      	ldrb	r3, [r3, #10]
 800141a:	019b      	lsls	r3, r3, #6
 800141c:	b21b      	sxth	r3, r3
 800141e:	4313      	orrs	r3, r2
 8001420:	b21b      	sxth	r3, r3
 8001422:	b29b      	uxth	r3, r3
 8001424:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001428:	b29a      	uxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	84da      	strh	r2, [r3, #38]	@ 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7a9b      	ldrb	r3, [r3, #10]
 8001432:	095b      	lsrs	r3, r3, #5
 8001434:	b2db      	uxtb	r3, r3
 8001436:	b21a      	sxth	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	7adb      	ldrb	r3, [r3, #11]
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	b21b      	sxth	r3, r3
 8001440:	4313      	orrs	r3, r2
 8001442:	b21b      	sxth	r3, r3
 8001444:	b29b      	uxth	r3, r3
 8001446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800144a:	b29a      	uxth	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	851a      	strh	r2, [r3, #40]	@ 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7b1b      	ldrb	r3, [r3, #12]
 8001454:	b21a      	sxth	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7b5b      	ldrb	r3, [r3, #13]
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	b21b      	sxth	r3, r3
 800145e:	4313      	orrs	r3, r2
 8001460:	b21b      	sxth	r3, r3
 8001462:	b29b      	uxth	r3, r3
 8001464:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001468:	b29a      	uxth	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	855a      	strh	r2, [r3, #42]	@ 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7b5b      	ldrb	r3, [r3, #13]
 8001472:	08db      	lsrs	r3, r3, #3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	b21a      	sxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7b9b      	ldrb	r3, [r3, #14]
 800147c:	015b      	lsls	r3, r3, #5
 800147e:	b21b      	sxth	r3, r3
 8001480:	4313      	orrs	r3, r2
 8001482:	b21b      	sxth	r3, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800148a:	b29a      	uxth	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	859a      	strh	r2, [r3, #44]	@ 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7b9b      	ldrb	r3, [r3, #14]
 8001494:	099b      	lsrs	r3, r3, #6
 8001496:	b2db      	uxtb	r3, r3
 8001498:	b21a      	sxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7bdb      	ldrb	r3, [r3, #15]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	4313      	orrs	r3, r2
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	7c1b      	ldrb	r3, [r3, #16]
 80014aa:	029b      	lsls	r3, r3, #10
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7c1b      	ldrb	r3, [r3, #16]
 80014c2:	085b      	lsrs	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7c5b      	ldrb	r3, [r3, #17]
 80014cc:	01db      	lsls	r3, r3, #7
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014da:	b29a      	uxth	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	861a      	strh	r2, [r3, #48]	@ 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	7c5b      	ldrb	r3, [r3, #17]
 80014e4:	091b      	lsrs	r3, r3, #4
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	7c9b      	ldrb	r3, [r3, #18]
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	865a      	strh	r2, [r3, #50]	@ 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	7c9b      	ldrb	r3, [r3, #18]
 8001506:	09db      	lsrs	r3, r3, #7
 8001508:	b2db      	uxtb	r3, r3
 800150a:	b21a      	sxth	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	7cdb      	ldrb	r3, [r3, #19]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21a      	sxth	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7d1b      	ldrb	r3, [r3, #20]
 800151c:	025b      	lsls	r3, r3, #9
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21b      	sxth	r3, r3
 8001524:	b29b      	uxth	r3, r3
 8001526:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800152a:	b29a      	uxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	869a      	strh	r2, [r3, #52]	@ 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7d1b      	ldrb	r3, [r3, #20]
 8001534:	089b      	lsrs	r3, r3, #2
 8001536:	b2db      	uxtb	r3, r3
 8001538:	b21a      	sxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7d5b      	ldrb	r3, [r3, #21]
 800153e:	019b      	lsls	r3, r3, #6
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b21b      	sxth	r3, r3
 8001546:	b29b      	uxth	r3, r3
 8001548:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800154c:	b29a      	uxth	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	86da      	strh	r2, [r3, #54]	@ 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7d5b      	ldrb	r3, [r3, #21]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	b2db      	uxtb	r3, r3
 800155a:	b21a      	sxth	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7d9b      	ldrb	r3, [r3, #22]
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	b21b      	sxth	r3, r3
 8001564:	4313      	orrs	r3, r2
 8001566:	b21b      	sxth	r3, r3
 8001568:	b29b      	uxth	r3, r3
 800156a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800156e:	b29a      	uxth	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	871a      	strh	r2, [r3, #56]	@ 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	7ddb      	ldrb	r3, [r3, #23]
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <ParseSBUS+0x262>
 8001580:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001584:	e000      	b.n	8001588 <ParseSBUS+0x264>
 8001586:	2200      	movs	r2, #0
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	875a      	strh	r2, [r3, #58]	@ 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7ddb      	ldrb	r3, [r3, #23]
 8001590:	085b      	lsrs	r3, r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <ParseSBUS+0x27e>
 800159c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80015a0:	e000      	b.n	80015a4 <ParseSBUS+0x280>
 80015a2:	2200      	movs	r2, #0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	0000      	movs	r0, r0
	...

080015b8 <GenerateSine>:
#include "SineWave.h"

void GenerateSine(ST_SineWave* SineWave, int* MicroSecond50){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	ed2d 8b02 	vpush	{d8}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	if (!*MicroSecond50){
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 80f3 	beq.w	80017b6 <GenerateSine+0x1fe>
		return;
	}

	if ((SineWave->FrequencyA != SineWave->WaveFrequency) && (SineWave->PhaseA <= ZERO_THRESHOLD && SineWave->PhaseA >= -1*ZERO_THRESHOLD)) SineWave->FrequencyA= SineWave->WaveFrequency;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699a      	ldr	r2, [r3, #24]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d00c      	beq.n	80015f6 <GenerateSine+0x3e>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b14      	cmp	r3, #20
 80015e2:	dc08      	bgt.n	80015f6 <GenerateSine+0x3e>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f113 0f14 	cmn.w	r3, #20
 80015ec:	db03      	blt.n	80015f6 <GenerateSine+0x3e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	691a      	ldr	r2, [r3, #16]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
	if ((SineWave->FrequencyB != SineWave->WaveFrequency) && (SineWave->PhaseB <= ZERO_THRESHOLD && SineWave->PhaseB >= -1*ZERO_THRESHOLD)) SineWave->FrequencyB= SineWave->WaveFrequency;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69da      	ldr	r2, [r3, #28]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d00c      	beq.n	800161c <GenerateSine+0x64>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b14      	cmp	r3, #20
 8001608:	dc08      	bgt.n	800161c <GenerateSine+0x64>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f113 0f14 	cmn.w	r3, #20
 8001612:	db03      	blt.n	800161c <GenerateSine+0x64>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	691a      	ldr	r2, [r3, #16]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	61da      	str	r2, [r3, #28]
	if ((SineWave->FrequencyC != SineWave->WaveFrequency) && (SineWave->PhaseC <= ZERO_THRESHOLD && SineWave->PhaseC >= -1*ZERO_THRESHOLD)) SineWave->FrequencyC= SineWave->WaveFrequency;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1a      	ldr	r2, [r3, #32]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	429a      	cmp	r2, r3
 8001626:	d00c      	beq.n	8001642 <GenerateSine+0x8a>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b14      	cmp	r3, #20
 800162e:	dc08      	bgt.n	8001642 <GenerateSine+0x8a>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f113 0f14 	cmn.w	r3, #20
 8001638:	db03      	blt.n	8001642 <GenerateSine+0x8a>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	691a      	ldr	r2, [r3, #16]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	621a      	str	r2, [r3, #32]

	SineWave->PhaseA = SineWave->VoltageAmplitude * arm_sin_f32((2*PI*SineWave->Time*SineWave->FrequencyA/20000.0)				  );
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	ee07 3a90 	vmov	s15, r3
 800164a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	ee07 3a90 	vmov	s15, r3
 8001656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800165a:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 80017d8 <GenerateSine+0x220>
 800165e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	ee07 3a90 	vmov	s15, r3
 800166a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800166e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001672:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80017dc <GenerateSine+0x224>
 8001676:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800167a:	eeb0 0a47 	vmov.f32	s0, s14
 800167e:	f005 ffd7 	bl	8007630 <arm_sin_f32>
 8001682:	eef0 7a40 	vmov.f32	s15, s0
 8001686:	ee68 7a27 	vmul.f32	s15, s16, s15
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	ee17 2a90 	vmov	r2, s15
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	601a      	str	r2, [r3, #0]
	SineWave->PhaseB = SineWave->VoltageAmplitude * arm_sin_f32((2*PI*SineWave->Time*SineWave->FrequencyB/20000.0)	+ (2.0*PI/3.0));
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	ee07 3a90 	vmov	s15, r3
 80016aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ae:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80017d8 <GenerateSine+0x220>
 80016b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	ee07 3a90 	vmov	s15, r3
 80016be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016c6:	ee17 0a90 	vmov	r0, s15
 80016ca:	f7fe ff45 	bl	8000558 <__aeabi_f2d>
 80016ce:	a33e      	add	r3, pc, #248	@ (adr r3, 80017c8 <GenerateSine+0x210>)
 80016d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d4:	f7ff f8c2 	bl	800085c <__aeabi_ddiv>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	a33b      	add	r3, pc, #236	@ (adr r3, 80017d0 <GenerateSine+0x218>)
 80016e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e6:	f7fe fdd9 	bl	800029c <__adddf3>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f7ff fa81 	bl	8000bf8 <__aeabi_d2f>
 80016f6:	4603      	mov	r3, r0
 80016f8:	ee00 3a10 	vmov	s0, r3
 80016fc:	f005 ff98 	bl	8007630 <arm_sin_f32>
 8001700:	eef0 7a40 	vmov.f32	s15, s0
 8001704:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800170c:	ee17 2a90 	vmov	r2, s15
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	605a      	str	r2, [r3, #4]
	SineWave->PhaseC = SineWave->VoltageAmplitude * arm_sin_f32((2*PI*SineWave->Time*SineWave->FrequencyC/20000.0)	- (2.0*PI/3.0));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	695b      	ldr	r3, [r3, #20]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800172c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80017d8 <GenerateSine+0x220>
 8001730:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001744:	ee17 0a90 	vmov	r0, s15
 8001748:	f7fe ff06 	bl	8000558 <__aeabi_f2d>
 800174c:	a31e      	add	r3, pc, #120	@ (adr r3, 80017c8 <GenerateSine+0x210>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	f7ff f883 	bl	800085c <__aeabi_ddiv>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	a31c      	add	r3, pc, #112	@ (adr r3, 80017d0 <GenerateSine+0x218>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7fe fd98 	bl	8000298 <__aeabi_dsub>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa42 	bl	8000bf8 <__aeabi_d2f>
 8001774:	4603      	mov	r3, r0
 8001776:	ee00 3a10 	vmov	s0, r3
 800177a:	f005 ff59 	bl	8007630 <arm_sin_f32>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001786:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800178a:	ee17 2a90 	vmov	r2, s15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	609a      	str	r2, [r3, #8]

	SineWave->Time = (SineWave->Time + 1) % 40000;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	1c5a      	adds	r2, r3, #1
 8001798:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <GenerateSine+0x228>)
 800179a:	fba3 1302 	umull	r1, r3, r3, r2
 800179e:	0bdb      	lsrs	r3, r3, #15
 80017a0:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80017a4:	fb01 f303 	mul.w	r3, r1, r3
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	60d3      	str	r3, [r2, #12]

	*MicroSecond50=0;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]


	return;
 80017b4:	e000      	b.n	80017b8 <GenerateSine+0x200>
		return;
 80017b6:	bf00      	nop
}
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	ecbd 8b02 	vpop	{d8}
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	f3af 8000 	nop.w
 80017c8:	00000000 	.word	0x00000000
 80017cc:	40d38800 	.word	0x40d38800
 80017d0:	40000000 	.word	0x40000000
 80017d4:	4000c152 	.word	0x4000c152
 80017d8:	40c90fdb 	.word	0x40c90fdb
 80017dc:	469c4000 	.word	0x469c4000
 80017e0:	d1b71759 	.word	0xd1b71759

080017e4 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM1_Init(void);
static void MX_ADC1_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d105      	bne.n	8001802 <HAL_TIM_IC_CaptureCallback+0x1e>
		Encoder.EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fc:	461a      	mov	r2, r3
 80017fe:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <HAL_TIM_IC_CaptureCallback+0x30>)
 8001800:	60da      	str	r2, [r3, #12]
	}
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40000400 	.word	0x40000400
 8001814:	200004ac 	.word	0x200004ac

08001818 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10){
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a05      	ldr	r2, [pc, #20]	@ (800183c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d102      	bne.n	8001830 <HAL_TIM_PeriodElapsedCallback+0x18>
		FiftyMicroSecond=1;
 800182a:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800182c:	2201      	movs	r2, #1
 800182e:	601a      	str	r2, [r3, #0]
	}
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	40014400 	.word	0x40014400
 8001840:	200004fc 	.word	0x200004fc

08001844 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	if (huart == &huart2){
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a05      	ldr	r2, [pc, #20]	@ (8001864 <HAL_UART_RxCpltCallback+0x20>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d102      	bne.n	800185a <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001854:	4804      	ldr	r0, [pc, #16]	@ (8001868 <HAL_UART_RxCpltCallback+0x24>)
 8001856:	f7ff fd65 	bl	8001324 <ParseSBUS>
	}
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200003bc 	.word	0x200003bc
 8001868:	20000464 	.word	0x20000464

0800186c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	ADCReady=1;
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001876:	2201      	movs	r2, #1
 8001878:	701a      	strb	r2, [r3, #0]
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	2000057e 	.word	0x2000057e

0800188c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_0){
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d102      	bne.n	80018a2 <HAL_GPIO_EXTI_Callback+0x16>
	  ToggleState=1;
 800189c:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <HAL_GPIO_EXTI_Callback+0x30>)
 800189e:	2201      	movs	r2, #1
 80018a0:	601a      	str	r2, [r3, #0]
  }
  if(GPIO_Pin== GPIO_PIN_2){
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	2b04      	cmp	r3, #4
 80018a6:	d102      	bne.n	80018ae <HAL_GPIO_EXTI_Callback+0x22>
	  Enable=0;
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <HAL_GPIO_EXTI_Callback+0x34>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
  }
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200004cc 	.word	0x200004cc
 80018c0:	200004c8 	.word	0x200004c8
 80018c4:	00000000 	.word	0x00000000

080018c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018cc:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80018d0:	af0c      	add	r7, sp, #48	@ 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d2:	f001 fbfb 	bl	80030cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d6:	f000 fc8d 	bl	80021f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018da:	f000 ff49 	bl	8002770 <MX_GPIO_Init>
  MX_DMA_Init();
 80018de:	f000 ff1f 	bl	8002720 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018e2:	f000 fef3 	bl	80026cc <MX_USART2_UART_Init>
  MX_TIM10_Init();
 80018e6:	f000 fea1 	bl	800262c <MX_TIM10_Init>
  MX_TIM1_Init();
 80018ea:	f000 fd93 	bl	8002414 <MX_TIM1_Init>
  MX_ADC1_Init();
 80018ee:	f000 fce9 	bl	80022c4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80018f2:	f000 febf 	bl	8002674 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80018f6:	f000 fe45 	bl	8002584 <MX_TIM3_Init>
//  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
//  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
//  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
  TIM1->BDTR|=1<<15;//Enables timer 1 outputs that are set in CCER and CCER register
 80018fa:	4b90      	ldr	r3, [pc, #576]	@ (8001b3c <main+0x274>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fe:	4a8f      	ldr	r2, [pc, #572]	@ (8001b3c <main+0x274>)
 8001900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001904:	6453      	str	r3, [r2, #68]	@ 0x44
  TIM1->CR1|=1<<0;//Enables the counting in timer 1
 8001906:	4b8d      	ldr	r3, [pc, #564]	@ (8001b3c <main+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a8c      	ldr	r2, [pc, #560]	@ (8001b3c <main+0x274>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Start_IT(&htim10);
 8001912:	488b      	ldr	r0, [pc, #556]	@ (8001b40 <main+0x278>)
 8001914:	f003 fcfe 	bl	8005314 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001918:	213c      	movs	r1, #60	@ 0x3c
 800191a:	488a      	ldr	r0, [pc, #552]	@ (8001b44 <main+0x27c>)
 800191c:	f003 fe5b 	bl	80055d6 <HAL_TIM_Encoder_Start_IT>
  HAL_UART_Receive_DMA(&huart2, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 8001920:	2219      	movs	r2, #25
 8001922:	4989      	ldr	r1, [pc, #548]	@ (8001b48 <main+0x280>)
 8001924:	4889      	ldr	r0, [pc, #548]	@ (8001b4c <main+0x284>)
 8001926:	f004 fdcf 	bl	80064c8 <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint16_t*) ADCRawValues, 7);
 800192a:	2207      	movs	r2, #7
 800192c:	4988      	ldr	r1, [pc, #544]	@ (8001b50 <main+0x288>)
 800192e:	4889      	ldr	r0, [pc, #548]	@ (8001b54 <main+0x28c>)
 8001930:	f001 fdb6 	bl	80034a0 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Transmit_IT(&huart2, "Induction Driver V2.0\n", strlen("Induction Driver V2.0\n"));
 8001934:	2216      	movs	r2, #22
 8001936:	4988      	ldr	r1, [pc, #544]	@ (8001b58 <main+0x290>)
 8001938:	4884      	ldr	r0, [pc, #528]	@ (8001b4c <main+0x284>)
 800193a:	f004 fd8f 	bl	800645c <HAL_UART_Transmit_IT>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 1);
 800193e:	2201      	movs	r2, #1
 8001940:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001944:	4885      	ldr	r0, [pc, #532]	@ (8001b5c <main+0x294>)
 8001946:	f003 f80b 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800194a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800194e:	f001 fc2f 	bl	80031b0 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8001952:	2201      	movs	r2, #1
 8001954:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001958:	4880      	ldr	r0, [pc, #512]	@ (8001b5c <main+0x294>)
 800195a:	f003 f801 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001964:	487d      	ldr	r0, [pc, #500]	@ (8001b5c <main+0x294>)
 8001966:	f002 fffb 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800196a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800196e:	f001 fc1f 	bl	80031b0 <HAL_Delay>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8001972:	2201      	movs	r2, #1
 8001974:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001978:	4878      	ldr	r0, [pc, #480]	@ (8001b5c <main+0x294>)
 800197a:	f002 fff1 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001984:	4875      	ldr	r0, [pc, #468]	@ (8001b5c <main+0x294>)
 8001986:	f002 ffeb 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800198a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800198e:	f001 fc0f 	bl	80031b0 <HAL_Delay>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001998:	4870      	ldr	r0, [pc, #448]	@ (8001b5c <main+0x294>)
 800199a:	f002 ffe1 	bl	8004960 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800199e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019a2:	f001 fc05 	bl	80031b0 <HAL_Delay>

  SineWave.WaveFrequency=MIN_FREQUENCY;
 80019a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001b60 <main+0x298>)
 80019a8:	2214      	movs	r2, #20
 80019aa:	611a      	str	r2, [r3, #16]
  SineWave.FrequencyA=MIN_FREQUENCY;
 80019ac:	4b6c      	ldr	r3, [pc, #432]	@ (8001b60 <main+0x298>)
 80019ae:	2214      	movs	r2, #20
 80019b0:	619a      	str	r2, [r3, #24]
  SineWave.FrequencyB=MIN_FREQUENCY;
 80019b2:	4b6b      	ldr	r3, [pc, #428]	@ (8001b60 <main+0x298>)
 80019b4:	2214      	movs	r2, #20
 80019b6:	61da      	str	r2, [r3, #28]
  SineWave.FrequencyC=MIN_FREQUENCY;
 80019b8:	4b69      	ldr	r3, [pc, #420]	@ (8001b60 <main+0x298>)
 80019ba:	2214      	movs	r2, #20
 80019bc:	621a      	str	r2, [r3, #32]


  PID.ControlMode=Velocity;
 80019be:	4b69      	ldr	r3, [pc, #420]	@ (8001b64 <main+0x29c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
  PID.Kp=5;
 80019c4:	4967      	ldr	r1, [pc, #412]	@ (8001b64 <main+0x29c>)
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	4b67      	ldr	r3, [pc, #412]	@ (8001b68 <main+0x2a0>)
 80019cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
  PID.Ki=0;
 80019d0:	4964      	ldr	r1, [pc, #400]	@ (8001b64 <main+0x29c>)
 80019d2:	f04f 0200 	mov.w	r2, #0
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	e9c1 2304 	strd	r2, r3, [r1, #16]
  PID.Kd=0;
 80019de:	4961      	ldr	r1, [pc, #388]	@ (8001b64 <main+0x29c>)
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	e9c1 2306 	strd	r2, r3, [r1, #24]
  PID.dt=10;
 80019ec:	495d      	ldr	r1, [pc, #372]	@ (8001b64 <main+0x29c>)
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	4b5e      	ldr	r3, [pc, #376]	@ (8001b6c <main+0x2a4>)
 80019f4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
  PID.integral=0;
 80019f8:	495a      	ldr	r1, [pc, #360]	@ (8001b64 <main+0x29c>)
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
  PID.min_output= 5;
 8001a06:	4957      	ldr	r1, [pc, #348]	@ (8001b64 <main+0x29c>)
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b56      	ldr	r3, [pc, #344]	@ (8001b68 <main+0x2a0>)
 8001a0e:	e9c1 2308 	strd	r2, r3, [r1, #32]
  PID.max_output= 55;
 8001a12:	4954      	ldr	r1, [pc, #336]	@ (8001b64 <main+0x29c>)
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	4b55      	ldr	r3, [pc, #340]	@ (8001b70 <main+0x2a8>)
 8001a1a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  PID.min_Integral= 5;
 8001a1e:	4951      	ldr	r1, [pc, #324]	@ (8001b64 <main+0x29c>)
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	4b50      	ldr	r3, [pc, #320]	@ (8001b68 <main+0x2a0>)
 8001a26:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  PID.max_Integral= 55;
 8001a2a:	494e      	ldr	r1, [pc, #312]	@ (8001b64 <main+0x29c>)
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	4b4f      	ldr	r3, [pc, #316]	@ (8001b70 <main+0x2a8>)
 8001a32:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  PID.output=10;
 8001a36:	494b      	ldr	r1, [pc, #300]	@ (8001b64 <main+0x29c>)
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8001b6c <main+0x2a4>)
 8001a3e:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
  PID.target=100;
 8001a42:	4948      	ldr	r1, [pc, #288]	@ (8001b64 <main+0x29c>)
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	4b4a      	ldr	r3, [pc, #296]	@ (8001b74 <main+0x2ac>)
 8001a4a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

  HAL_GPIO_WritePin(ShutDown_GPIO_Port, ShutDown_Pin, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2102      	movs	r1, #2
 8001a52:	4842      	ldr	r0, [pc, #264]	@ (8001b5c <main+0x294>)
 8001a54:	f002 ff84 	bl	8004960 <HAL_GPIO_WritePin>

  while (1)
  {
	  if(ADCReady==1){
 8001a58:	4b47      	ldr	r3, [pc, #284]	@ (8001b78 <main+0x2b0>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d154      	bne.n	8001b0a <main+0x242>
		  ADCReady=0;
 8001a60:	4b45      	ldr	r3, [pc, #276]	@ (8001b78 <main+0x2b0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
		  DriveTemp 	= ADCRawValues[0];
 8001a66:	4b3a      	ldr	r3, [pc, #232]	@ (8001b50 <main+0x288>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	ee07 3a90 	vmov	s15, r3
 8001a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a72:	4b42      	ldr	r3, [pc, #264]	@ (8001b7c <main+0x2b4>)
 8001a74:	edc3 7a00 	vstr	s15, [r3]
		  Current_U 	= ADCRawValues[1];
 8001a78:	4b35      	ldr	r3, [pc, #212]	@ (8001b50 <main+0x288>)
 8001a7a:	885b      	ldrh	r3, [r3, #2]
 8001a7c:	ee07 3a90 	vmov	s15, r3
 8001a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a84:	4b3e      	ldr	r3, [pc, #248]	@ (8001b80 <main+0x2b8>)
 8001a86:	edc3 7a00 	vstr	s15, [r3]
		  Current_V 	= ADCRawValues[2];
 8001a8a:	4b31      	ldr	r3, [pc, #196]	@ (8001b50 <main+0x288>)
 8001a8c:	889b      	ldrh	r3, [r3, #4]
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a96:	4b3b      	ldr	r3, [pc, #236]	@ (8001b84 <main+0x2bc>)
 8001a98:	edc3 7a00 	vstr	s15, [r3]
		  Current_W 	= ADCRawValues[3];
 8001a9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001b50 <main+0x288>)
 8001a9e:	88db      	ldrh	r3, [r3, #6]
 8001aa0:	ee07 3a90 	vmov	s15, r3
 8001aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa8:	4b37      	ldr	r3, [pc, #220]	@ (8001b88 <main+0x2c0>)
 8001aaa:	edc3 7a00 	vstr	s15, [r3]
		  Current_N 	= ADCRawValues[4];
 8001aae:	4b28      	ldr	r3, [pc, #160]	@ (8001b50 <main+0x288>)
 8001ab0:	891b      	ldrh	r3, [r3, #8]
 8001ab2:	ee07 3a90 	vmov	s15, r3
 8001ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aba:	4b34      	ldr	r3, [pc, #208]	@ (8001b8c <main+0x2c4>)
 8001abc:	edc3 7a00 	vstr	s15, [r3]
		  Potentiameter	= ADCRawValues[5] *100.0/4096.0;
 8001ac0:	4b23      	ldr	r3, [pc, #140]	@ (8001b50 <main+0x288>)
 8001ac2:	895b      	ldrh	r3, [r3, #10]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fd35 	bl	8000534 <__aeabi_i2d>
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	4b29      	ldr	r3, [pc, #164]	@ (8001b74 <main+0x2ac>)
 8001ad0:	f7fe fd9a 	bl	8000608 <__aeabi_dmul>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4610      	mov	r0, r2
 8001ada:	4619      	mov	r1, r3
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8001b90 <main+0x2c8>)
 8001ae2:	f7fe febb 	bl	800085c <__aeabi_ddiv>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	f7ff f883 	bl	8000bf8 <__aeabi_d2f>
 8001af2:	4603      	mov	r3, r0
 8001af4:	4a27      	ldr	r2, [pc, #156]	@ (8001b94 <main+0x2cc>)
 8001af6:	6013      	str	r3, [r2, #0]
		  MCUTemp		= ADCRawValues[6];
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <main+0x288>)
 8001afa:	899b      	ldrh	r3, [r3, #12]
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <main+0x2d0>)
 8001b06:	edc3 7a00 	vstr	s15, [r3]
	  }
	  if (Potentiameter<5.0) PotZeroed=1;
 8001b0a:	4b22      	ldr	r3, [pc, #136]	@ (8001b94 <main+0x2cc>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001b14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1c:	d502      	bpl.n	8001b24 <main+0x25c>
 8001b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <main+0x2d4>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
	  (PotZeroed==1)? (HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin,0)): (HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 1));
 8001b24:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <main+0x2d4>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d139      	bne.n	8001ba0 <main+0x2d8>
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b32:	480a      	ldr	r0, [pc, #40]	@ (8001b5c <main+0x294>)
 8001b34:	f002 ff14 	bl	8004960 <HAL_GPIO_WritePin>
 8001b38:	e038      	b.n	8001bac <main+0x2e4>
 8001b3a:	bf00      	nop
 8001b3c:	40010000 	.word	0x40010000
 8001b40:	2000032c 	.word	0x2000032c
 8001b44:	200002e4 	.word	0x200002e4
 8001b48:	20000464 	.word	0x20000464
 8001b4c:	200003bc 	.word	0x200003bc
 8001b50:	20000570 	.word	0x20000570
 8001b54:	200001f4 	.word	0x200001f4
 8001b58:	0800a3d8 	.word	0x0800a3d8
 8001b5c:	40020800 	.word	0x40020800
 8001b60:	200004d8 	.word	0x200004d8
 8001b64:	20000500 	.word	0x20000500
 8001b68:	40140000 	.word	0x40140000
 8001b6c:	40240000 	.word	0x40240000
 8001b70:	404b8000 	.word	0x404b8000
 8001b74:	40590000 	.word	0x40590000
 8001b78:	2000057e 	.word	0x2000057e
 8001b7c:	20000588 	.word	0x20000588
 8001b80:	2000058c 	.word	0x2000058c
 8001b84:	20000590 	.word	0x20000590
 8001b88:	20000594 	.word	0x20000594
 8001b8c:	20000598 	.word	0x20000598
 8001b90:	40b00000 	.word	0x40b00000
 8001b94:	20000580 	.word	0x20000580
 8001b98:	20000584 	.word	0x20000584
 8001b9c:	2000059c 	.word	0x2000059c
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ba6:	48a8      	ldr	r0, [pc, #672]	@ (8001e48 <main+0x580>)
 8001ba8:	f002 feda 	bl	8004960 <HAL_GPIO_WritePin>

	  if (PotZeroed==1 && Potentiameter >=5.0 ){
 8001bac:	4ba7      	ldr	r3, [pc, #668]	@ (8001e4c <main+0x584>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d12c      	bne.n	8001c0e <main+0x346>
 8001bb4:	4ba6      	ldr	r3, [pc, #664]	@ (8001e50 <main+0x588>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	db22      	blt.n	8001c0e <main+0x346>
		  RequestedFrequency= Potentiameter * 60.0/100.0;
 8001bc8:	4ba1      	ldr	r3, [pc, #644]	@ (8001e50 <main+0x588>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fcc3 	bl	8000558 <__aeabi_f2d>
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4b9f      	ldr	r3, [pc, #636]	@ (8001e54 <main+0x58c>)
 8001bd8:	f7fe fd16 	bl	8000608 <__aeabi_dmul>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4610      	mov	r0, r2
 8001be2:	4619      	mov	r1, r3
 8001be4:	f04f 0200 	mov.w	r2, #0
 8001be8:	4b9b      	ldr	r3, [pc, #620]	@ (8001e58 <main+0x590>)
 8001bea:	f7fe fe37 	bl	800085c <__aeabi_ddiv>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f7fe ffdf 	bl	8000bb8 <__aeabi_d2uiz>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	4a97      	ldr	r2, [pc, #604]	@ (8001e5c <main+0x594>)
 8001bfe:	6013      	str	r3, [r2, #0]
		  if (State==Off) ToggleState=1;
 8001c00:	4b97      	ldr	r3, [pc, #604]	@ (8001e60 <main+0x598>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <main+0x346>
 8001c08:	4b96      	ldr	r3, [pc, #600]	@ (8001e64 <main+0x59c>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]
	  }

	  //V/F for 208V 60Hz motor under test:
	  double Voltage = ( SineWave.WaveFrequency * (208.0/60.0) ) * 10.0;
 8001c0e:	4b96      	ldr	r3, [pc, #600]	@ (8001e68 <main+0x5a0>)
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7fe fc7e 	bl	8000514 <__aeabi_ui2d>
 8001c18:	a389      	add	r3, pc, #548	@ (adr r3, 8001e40 <main+0x578>)
 8001c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1e:	f7fe fcf3 	bl	8000608 <__aeabi_dmul>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	4b8f      	ldr	r3, [pc, #572]	@ (8001e6c <main+0x5a4>)
 8001c30:	f7fe fcea 	bl	8000608 <__aeabi_dmul>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	e9c7 238a 	strd	r2, r3, [r7, #552]	@ 0x228
	  if ( Voltage < 600) Voltage=600;
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	4b8b      	ldr	r3, [pc, #556]	@ (8001e70 <main+0x5a8>)
 8001c42:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 8001c46:	f7fe ff51 	bl	8000aec <__aeabi_dcmplt>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d005      	beq.n	8001c5c <main+0x394>
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	4b86      	ldr	r3, [pc, #536]	@ (8001e70 <main+0x5a8>)
 8001c56:	e9c7 238a 	strd	r2, r3, [r7, #552]	@ 0x228
 8001c5a:	e00e      	b.n	8001c7a <main+0x3b2>
	  else if (Voltage >= 1000) Voltage = 1000;
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	4b84      	ldr	r3, [pc, #528]	@ (8001e74 <main+0x5ac>)
 8001c62:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 8001c66:	f7fe ff55 	bl	8000b14 <__aeabi_dcmpge>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d004      	beq.n	8001c7a <main+0x3b2>
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	4b7f      	ldr	r3, [pc, #508]	@ (8001e74 <main+0x5ac>)
 8001c76:	e9c7 238a 	strd	r2, r3, [r7, #552]	@ 0x228
	  SineWave.VoltageAmplitude= trunc(Voltage);
 8001c7a:	ed97 0b8a 	vldr	d0, [r7, #552]	@ 0x228
 8001c7e:	f008 fb63 	bl	800a348 <trunc>
 8001c82:	ec53 2b10 	vmov	r2, r3, d0
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f7fe ff95 	bl	8000bb8 <__aeabi_d2uiz>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	4a75      	ldr	r2, [pc, #468]	@ (8001e68 <main+0x5a0>)
 8001c92:	6153      	str	r3, [r2, #20]
	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  //GetEncoderValue(&Encoder); 	//Obsolete since not using GPIO and using timer to capture encoder value
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10){
 8001c94:	f001 fa80 	bl	8003198 <HAL_GetTick>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4a77      	ldr	r2, [pc, #476]	@ (8001e78 <main+0x5b0>)
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	1a9b      	subs	r3, r3, r2
 8001ca0:	2b09      	cmp	r3, #9
 8001ca2:	f240 80aa 	bls.w	8001dfa <main+0x532>
		  Encoder.SpeedRPM=(Encoder.EncoderValue-Encoder.PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 8001ca6:	4b75      	ldr	r3, [pc, #468]	@ (8001e7c <main+0x5b4>)
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	4b74      	ldr	r3, [pc, #464]	@ (8001e7c <main+0x5b4>)
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	4a73      	ldr	r2, [pc, #460]	@ (8001e80 <main+0x5b8>)
 8001cb2:	fb02 f303 	mul.w	r3, r2, r3
 8001cb6:	4a73      	ldr	r2, [pc, #460]	@ (8001e84 <main+0x5bc>)
 8001cb8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cbc:	1412      	asrs	r2, r2, #16
 8001cbe:	17db      	asrs	r3, r3, #31
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001e7c <main+0x5b4>)
 8001cc4:	6153      	str	r3, [r2, #20]
		  Encoder.PreviousEncoderValue=Encoder.EncoderValue;
 8001cc6:	4b6d      	ldr	r3, [pc, #436]	@ (8001e7c <main+0x5b4>)
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	4a6c      	ldr	r2, [pc, #432]	@ (8001e7c <main+0x5b4>)
 8001ccc:	6113      	str	r3, [r2, #16]
		  //PID Speed Control
		  updatePID(&PID, fabs(Encoder.SpeedRPM));
 8001cce:	4b6b      	ldr	r3, [pc, #428]	@ (8001e7c <main+0x5b4>)
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fc2e 	bl	8000534 <__aeabi_i2d>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	623a      	str	r2, [r7, #32]
 8001cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ce2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ce4:	ed97 0b08 	vldr	d0, [r7, #32]
 8001ce8:	4867      	ldr	r0, [pc, #412]	@ (8001e88 <main+0x5c0>)
 8001cea:	f7ff f94d 	bl	8000f88 <updatePID>
		  //RequestedFrequency=PID.output;
		  //Report Speed on UART
		  char msg[500];
		  uint32_t RequestedRPM=RequestedFrequency*1735/60;
 8001cee:	4b5b      	ldr	r3, [pc, #364]	@ (8001e5c <main+0x594>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f240 62c7 	movw	r2, #1735	@ 0x6c7
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	4a64      	ldr	r2, [pc, #400]	@ (8001e8c <main+0x5c4>)
 8001cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
		  uint32_t Slip= RequestedRPM - fabs(Encoder.SpeedRPM);
 8001d06:	f8d7 0224 	ldr.w	r0, [r7, #548]	@ 0x224
 8001d0a:	f7fe fc03 	bl	8000514 <__aeabi_ui2d>
 8001d0e:	4604      	mov	r4, r0
 8001d10:	460d      	mov	r5, r1
 8001d12:	4b5a      	ldr	r3, [pc, #360]	@ (8001e7c <main+0x5b4>)
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fc0c 	bl	8000534 <__aeabi_i2d>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4692      	mov	sl, r2
 8001d22:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8001d26:	4652      	mov	r2, sl
 8001d28:	465b      	mov	r3, fp
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	4629      	mov	r1, r5
 8001d2e:	f7fe fab3 	bl	8000298 <__aeabi_dsub>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	4610      	mov	r0, r2
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f7fe ff3d 	bl	8000bb8 <__aeabi_d2uiz>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		  int len= sprintf(msg,"%.2f, U=%.2f, V=%.2f, W=%.2f, %.2f, %.2f, %.2f\n",DriveTemp,Current_U,Current_V,Current_W,Current_N,Potentiameter ,MCUTemp);
 8001d44:	4b52      	ldr	r3, [pc, #328]	@ (8001e90 <main+0x5c8>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fc05 	bl	8000558 <__aeabi_f2d>
 8001d4e:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001d52:	4b50      	ldr	r3, [pc, #320]	@ (8001e94 <main+0x5cc>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fbfe 	bl	8000558 <__aeabi_f2d>
 8001d5c:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001d60:	4b4d      	ldr	r3, [pc, #308]	@ (8001e98 <main+0x5d0>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fbf7 	bl	8000558 <__aeabi_f2d>
 8001d6a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e9c <main+0x5d4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fbf0 	bl	8000558 <__aeabi_f2d>
 8001d78:	e9c7 0100 	strd	r0, r1, [r7]
 8001d7c:	4b48      	ldr	r3, [pc, #288]	@ (8001ea0 <main+0x5d8>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7fe fbe9 	bl	8000558 <__aeabi_f2d>
 8001d86:	4680      	mov	r8, r0
 8001d88:	4689      	mov	r9, r1
 8001d8a:	4b31      	ldr	r3, [pc, #196]	@ (8001e50 <main+0x588>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fbe2 	bl	8000558 <__aeabi_f2d>
 8001d94:	4604      	mov	r4, r0
 8001d96:	460d      	mov	r5, r1
 8001d98:	4b42      	ldr	r3, [pc, #264]	@ (8001ea4 <main+0x5dc>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fbdb 	bl	8000558 <__aeabi_f2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001daa:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8001dae:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8001db2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001db6:	ed97 7b00 	vldr	d7, [r7]
 8001dba:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001dbe:	ed97 7b02 	vldr	d7, [r7, #8]
 8001dc2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001dc6:	ed97 7b04 	vldr	d7, [r7, #16]
 8001dca:	ed8d 7b00 	vstr	d7, [sp]
 8001dce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd2:	4935      	ldr	r1, [pc, #212]	@ (8001ea8 <main+0x5e0>)
 8001dd4:	f006 f98c 	bl	80080f0 <siprintf>
 8001dd8:	f8c7 021c 	str.w	r0, [r7, #540]	@ 0x21c
		  HAL_UART_Transmit_IT(&huart2, msg, len);
 8001ddc:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001de6:	4619      	mov	r1, r3
 8001de8:	4830      	ldr	r0, [pc, #192]	@ (8001eac <main+0x5e4>)
 8001dea:	f004 fb37 	bl	800645c <HAL_UART_Transmit_IT>
		  EncoderMeasureTime= HAL_GetTick();
 8001dee:	f001 f9d3 	bl	8003198 <HAL_GetTick>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <main+0x5b0>)
 8001df8:	601a      	str	r2, [r3, #0]
	  }
	  //enable/disable by push button
	  if (ToggleState){
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <main+0x59c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d06a      	beq.n	8001ed8 <main+0x610>
		  if (State==Forward || State==Reverse) State=Off;
 8001e02:	4b17      	ldr	r3, [pc, #92]	@ (8001e60 <main+0x598>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d003      	beq.n	8001e12 <main+0x54a>
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <main+0x598>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d103      	bne.n	8001e1a <main+0x552>
 8001e12:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <main+0x598>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	701a      	strb	r2, [r3, #0]
 8001e18:	e05b      	b.n	8001ed2 <main+0x60a>
		  else if (State==Off && PreviousState==Reverse) State=PreviousState=Forward;
 8001e1a:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <main+0x598>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d148      	bne.n	8001eb4 <main+0x5ec>
 8001e22:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <main+0x5e8>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d144      	bne.n	8001eb4 <main+0x5ec>
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <main+0x5e8>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <main+0x5e8>)
 8001e32:	781a      	ldrb	r2, [r3, #0]
 8001e34:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <main+0x598>)
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e04b      	b.n	8001ed2 <main+0x60a>
 8001e3a:	bf00      	nop
 8001e3c:	f3af 8000 	nop.w
 8001e40:	bbbbbbbc 	.word	0xbbbbbbbc
 8001e44:	400bbbbb 	.word	0x400bbbbb
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	2000059c 	.word	0x2000059c
 8001e50:	20000580 	.word	0x20000580
 8001e54:	404e0000 	.word	0x404e0000
 8001e58:	40590000 	.word	0x40590000
 8001e5c:	200004d0 	.word	0x200004d0
 8001e60:	200004a8 	.word	0x200004a8
 8001e64:	200004cc 	.word	0x200004cc
 8001e68:	200004d8 	.word	0x200004d8
 8001e6c:	40240000 	.word	0x40240000
 8001e70:	4082c000 	.word	0x4082c000
 8001e74:	408f4000 	.word	0x408f4000
 8001e78:	200004c4 	.word	0x200004c4
 8001e7c:	200004ac 	.word	0x200004ac
 8001e80:	0001d4c0 	.word	0x0001d4c0
 8001e84:	51eb851f 	.word	0x51eb851f
 8001e88:	20000500 	.word	0x20000500
 8001e8c:	88888889 	.word	0x88888889
 8001e90:	20000588 	.word	0x20000588
 8001e94:	2000058c 	.word	0x2000058c
 8001e98:	20000590 	.word	0x20000590
 8001e9c:	20000594 	.word	0x20000594
 8001ea0:	20000598 	.word	0x20000598
 8001ea4:	20000584 	.word	0x20000584
 8001ea8:	0800a3f0 	.word	0x0800a3f0
 8001eac:	200003bc 	.word	0x200003bc
 8001eb0:	20000000 	.word	0x20000000
		  else if (State==Off && PreviousState==Forward) State=PreviousState=Reverse;
 8001eb4:	4b8e      	ldr	r3, [pc, #568]	@ (80020f0 <main+0x828>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d10a      	bne.n	8001ed2 <main+0x60a>
 8001ebc:	4b8d      	ldr	r3, [pc, #564]	@ (80020f4 <main+0x82c>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d106      	bne.n	8001ed2 <main+0x60a>
 8001ec4:	4b8b      	ldr	r3, [pc, #556]	@ (80020f4 <main+0x82c>)
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	4b8a      	ldr	r3, [pc, #552]	@ (80020f4 <main+0x82c>)
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	4b88      	ldr	r3, [pc, #544]	@ (80020f0 <main+0x828>)
 8001ed0:	701a      	strb	r2, [r3, #0]
		  ToggleState=0;
 8001ed2:	4b89      	ldr	r3, [pc, #548]	@ (80020f8 <main+0x830>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
	  }
	  //State Machine
	  switch(State){
 8001ed8:	4b85      	ldr	r3, [pc, #532]	@ (80020f0 <main+0x828>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d011      	beq.n	8001f04 <main+0x63c>
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	dc16      	bgt.n	8001f12 <main+0x64a>
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <main+0x626>
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d004      	beq.n	8001ef6 <main+0x62e>
 8001eec:	e011      	b.n	8001f12 <main+0x64a>
	  	  case	Off:
	  		  Enable=0;
 8001eee:	4b83      	ldr	r3, [pc, #524]	@ (80020fc <main+0x834>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
	  		  break;
 8001ef4:	e00d      	b.n	8001f12 <main+0x64a>
	  	  case Forward:
	  		  Enable=1;
 8001ef6:	4b81      	ldr	r3, [pc, #516]	@ (80020fc <main+0x834>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	601a      	str	r2, [r3, #0]
	  		  Direction=Forward;
 8001efc:	4b80      	ldr	r3, [pc, #512]	@ (8002100 <main+0x838>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001f02:	e006      	b.n	8001f12 <main+0x64a>
	  	  case Reverse:
	  		  Enable=1;
 8001f04:	4b7d      	ldr	r3, [pc, #500]	@ (80020fc <main+0x834>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
	  		  Direction=Reverse;
 8001f0a:	4b7d      	ldr	r3, [pc, #500]	@ (8002100 <main+0x838>)
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001f10:	bf00      	nop
	  }
	  //Run motor if enabled
	  Direction=Forward;//testing forward for now
 8001f12:	4b7b      	ldr	r3, [pc, #492]	@ (8002100 <main+0x838>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
	  RequestedFrequency=30;
 8001f18:	4b7a      	ldr	r3, [pc, #488]	@ (8002104 <main+0x83c>)
 8001f1a:	221e      	movs	r2, #30
 8001f1c:	601a      	str	r2, [r3, #0]
	  if(Enable && State!= Off && PotZeroed && Potentiameter >10.0){
 8001f1e:	4b77      	ldr	r3, [pc, #476]	@ (80020fc <main+0x834>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d040      	beq.n	8001fa8 <main+0x6e0>
 8001f26:	4b72      	ldr	r3, [pc, #456]	@ (80020f0 <main+0x828>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d03c      	beq.n	8001fa8 <main+0x6e0>
 8001f2e:	4b76      	ldr	r3, [pc, #472]	@ (8002108 <main+0x840>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d038      	beq.n	8001fa8 <main+0x6e0>
 8001f36:	4b75      	ldr	r3, [pc, #468]	@ (800210c <main+0x844>)
 8001f38:	edd3 7a00 	vldr	s15, [r3]
 8001f3c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f48:	dd2e      	ble.n	8001fa8 <main+0x6e0>
		  //Generating Sinusoidal PWM
		  GenerateSine(&SineWave, &FiftyMicroSecond);
 8001f4a:	4971      	ldr	r1, [pc, #452]	@ (8002110 <main+0x848>)
 8001f4c:	4871      	ldr	r0, [pc, #452]	@ (8002114 <main+0x84c>)
 8001f4e:	f7ff fb33 	bl	80015b8 <GenerateSine>
		  //Ramp Frequency
		  if ((HAL_GetTick()-FrequencyChangeTime)>=200 && RequestedFrequency != SineWave.WaveFrequency){
 8001f52:	f001 f921 	bl	8003198 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	4b6f      	ldr	r3, [pc, #444]	@ (8002118 <main+0x850>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001f60:	d934      	bls.n	8001fcc <main+0x704>
 8001f62:	4b6c      	ldr	r3, [pc, #432]	@ (8002114 <main+0x84c>)
 8001f64:	691a      	ldr	r2, [r3, #16]
 8001f66:	4b67      	ldr	r3, [pc, #412]	@ (8002104 <main+0x83c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d02e      	beq.n	8001fcc <main+0x704>
			  if (RequestedFrequency > SineWave.WaveFrequency) SineWave.WaveFrequency++;
 8001f6e:	4b69      	ldr	r3, [pc, #420]	@ (8002114 <main+0x84c>)
 8001f70:	691a      	ldr	r2, [r3, #16]
 8001f72:	4b64      	ldr	r3, [pc, #400]	@ (8002104 <main+0x83c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d205      	bcs.n	8001f86 <main+0x6be>
 8001f7a:	4b66      	ldr	r3, [pc, #408]	@ (8002114 <main+0x84c>)
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	4a64      	ldr	r2, [pc, #400]	@ (8002114 <main+0x84c>)
 8001f82:	6113      	str	r3, [r2, #16]
 8001f84:	e00a      	b.n	8001f9c <main+0x6d4>
			  else if (RequestedFrequency < SineWave.WaveFrequency) SineWave.WaveFrequency--;
 8001f86:	4b63      	ldr	r3, [pc, #396]	@ (8002114 <main+0x84c>)
 8001f88:	691a      	ldr	r2, [r3, #16]
 8001f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002104 <main+0x83c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d904      	bls.n	8001f9c <main+0x6d4>
 8001f92:	4b60      	ldr	r3, [pc, #384]	@ (8002114 <main+0x84c>)
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	4a5e      	ldr	r2, [pc, #376]	@ (8002114 <main+0x84c>)
 8001f9a:	6113      	str	r3, [r2, #16]
			  FrequencyChangeTime= HAL_GetTick();
 8001f9c:	f001 f8fc 	bl	8003198 <HAL_GetTick>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a5d      	ldr	r2, [pc, #372]	@ (8002118 <main+0x850>)
 8001fa4:	6013      	str	r3, [r2, #0]
		  if ((HAL_GetTick()-FrequencyChangeTime)>=200 && RequestedFrequency != SineWave.WaveFrequency){
 8001fa6:	e011      	b.n	8001fcc <main+0x704>
		  }
	  }
	  //if not enabled then stop everything
	  else {
		  SineWave.PhaseA	=SineWave.PhaseB	=SineWave.PhaseC	=0;
 8001fa8:	4b5a      	ldr	r3, [pc, #360]	@ (8002114 <main+0x84c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	4b59      	ldr	r3, [pc, #356]	@ (8002114 <main+0x84c>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	4a58      	ldr	r2, [pc, #352]	@ (8002114 <main+0x84c>)
 8001fb4:	6053      	str	r3, [r2, #4]
 8001fb6:	4b57      	ldr	r3, [pc, #348]	@ (8002114 <main+0x84c>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	4a56      	ldr	r2, [pc, #344]	@ (8002114 <main+0x84c>)
 8001fbc:	6013      	str	r3, [r2, #0]
		  SineWave.Time	=0;
 8001fbe:	4b55      	ldr	r3, [pc, #340]	@ (8002114 <main+0x84c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	60da      	str	r2, [r3, #12]
		  SineWave.WaveFrequency=MIN_FREQUENCY;
 8001fc4:	4b53      	ldr	r3, [pc, #332]	@ (8002114 <main+0x84c>)
 8001fc6:	2214      	movs	r2, #20
 8001fc8:	611a      	str	r2, [r3, #16]
 8001fca:	e000      	b.n	8001fce <main+0x706>
		  if ((HAL_GetTick()-FrequencyChangeTime)>=200 && RequestedFrequency != SineWave.WaveFrequency){
 8001fcc:	bf00      	nop
	  }
	  //send PWM values out
	  if(Direction==Forward){
 8001fce:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <main+0x838>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d172      	bne.n	80020bc <main+0x7f4>
		  if (SineWave.PhaseA > 0){
 8001fd6:	4b4f      	ldr	r3, [pc, #316]	@ (8002114 <main+0x84c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	dd10      	ble.n	8002000 <main+0x738>
			  TIM1->CCER &= ~(1<<2);
 8001fde:	4b4f      	ldr	r3, [pc, #316]	@ (800211c <main+0x854>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4a4e      	ldr	r2, [pc, #312]	@ (800211c <main+0x854>)
 8001fe4:	f023 0304 	bic.w	r3, r3, #4
 8001fe8:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<0;
 8001fea:	4b4c      	ldr	r3, [pc, #304]	@ (800211c <main+0x854>)
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	4a4b      	ldr	r2, [pc, #300]	@ (800211c <main+0x854>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6213      	str	r3, [r2, #32]
			  TIM1->CCR1  = SineWave.PhaseA;
 8001ff6:	4b47      	ldr	r3, [pc, #284]	@ (8002114 <main+0x84c>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b48      	ldr	r3, [pc, #288]	@ (800211c <main+0x854>)
 8001ffc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ffe:	e010      	b.n	8002022 <main+0x75a>
		  }
		  else{
			  TIM1->CCER &= ~(1<<0);
 8002000:	4b46      	ldr	r3, [pc, #280]	@ (800211c <main+0x854>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	4a45      	ldr	r2, [pc, #276]	@ (800211c <main+0x854>)
 8002006:	f023 0301 	bic.w	r3, r3, #1
 800200a:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<2;
 800200c:	4b43      	ldr	r3, [pc, #268]	@ (800211c <main+0x854>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	4a42      	ldr	r2, [pc, #264]	@ (800211c <main+0x854>)
 8002012:	f043 0304 	orr.w	r3, r3, #4
 8002016:	6213      	str	r3, [r2, #32]
			  TIM1->CCR1  = -1*SineWave.PhaseA;
 8002018:	4b3e      	ldr	r3, [pc, #248]	@ (8002114 <main+0x84c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	425a      	negs	r2, r3
 800201e:	4b3f      	ldr	r3, [pc, #252]	@ (800211c <main+0x854>)
 8002020:	635a      	str	r2, [r3, #52]	@ 0x34
		  }
		  if (SineWave.PhaseB > 0){
 8002022:	4b3c      	ldr	r3, [pc, #240]	@ (8002114 <main+0x84c>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	dd10      	ble.n	800204c <main+0x784>
			  TIM1->CCER &= ~(1<<6);
 800202a:	4b3c      	ldr	r3, [pc, #240]	@ (800211c <main+0x854>)
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	4a3b      	ldr	r2, [pc, #236]	@ (800211c <main+0x854>)
 8002030:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002034:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<4;
 8002036:	4b39      	ldr	r3, [pc, #228]	@ (800211c <main+0x854>)
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4a38      	ldr	r2, [pc, #224]	@ (800211c <main+0x854>)
 800203c:	f043 0310 	orr.w	r3, r3, #16
 8002040:	6213      	str	r3, [r2, #32]
			  TIM1->CCR2  = SineWave.PhaseB;
 8002042:	4b34      	ldr	r3, [pc, #208]	@ (8002114 <main+0x84c>)
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4b35      	ldr	r3, [pc, #212]	@ (800211c <main+0x854>)
 8002048:	639a      	str	r2, [r3, #56]	@ 0x38
 800204a:	e010      	b.n	800206e <main+0x7a6>
		  }
		  else{
			  TIM1->CCER &= ~(1<<4);
 800204c:	4b33      	ldr	r3, [pc, #204]	@ (800211c <main+0x854>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a32      	ldr	r2, [pc, #200]	@ (800211c <main+0x854>)
 8002052:	f023 0310 	bic.w	r3, r3, #16
 8002056:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<6;
 8002058:	4b30      	ldr	r3, [pc, #192]	@ (800211c <main+0x854>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4a2f      	ldr	r2, [pc, #188]	@ (800211c <main+0x854>)
 800205e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002062:	6213      	str	r3, [r2, #32]
			  TIM1->CCR2  = -1*SineWave.PhaseB;
 8002064:	4b2b      	ldr	r3, [pc, #172]	@ (8002114 <main+0x84c>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	425a      	negs	r2, r3
 800206a:	4b2c      	ldr	r3, [pc, #176]	@ (800211c <main+0x854>)
 800206c:	639a      	str	r2, [r3, #56]	@ 0x38
		  }
		  if (SineWave.PhaseC > 0){
 800206e:	4b29      	ldr	r3, [pc, #164]	@ (8002114 <main+0x84c>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	dd10      	ble.n	8002098 <main+0x7d0>
			  TIM1->CCER &= ~(1<<10);
 8002076:	4b29      	ldr	r3, [pc, #164]	@ (800211c <main+0x854>)
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	4a28      	ldr	r2, [pc, #160]	@ (800211c <main+0x854>)
 800207c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002080:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<8;
 8002082:	4b26      	ldr	r3, [pc, #152]	@ (800211c <main+0x854>)
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	4a25      	ldr	r2, [pc, #148]	@ (800211c <main+0x854>)
 8002088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800208c:	6213      	str	r3, [r2, #32]
			  TIM1->CCR3  = SineWave.PhaseC;
 800208e:	4b21      	ldr	r3, [pc, #132]	@ (8002114 <main+0x84c>)
 8002090:	689a      	ldr	r2, [r3, #8]
 8002092:	4b22      	ldr	r3, [pc, #136]	@ (800211c <main+0x854>)
 8002094:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002096:	e4df      	b.n	8001a58 <main+0x190>
		  }
		  else{
			  TIM1->CCER &= ~(1<<8);
 8002098:	4b20      	ldr	r3, [pc, #128]	@ (800211c <main+0x854>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4a1f      	ldr	r2, [pc, #124]	@ (800211c <main+0x854>)
 800209e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020a2:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<10;
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <main+0x854>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a1c      	ldr	r2, [pc, #112]	@ (800211c <main+0x854>)
 80020aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020ae:	6213      	str	r3, [r2, #32]
			  TIM1->CCR3  = -1*SineWave.PhaseC;
 80020b0:	4b18      	ldr	r3, [pc, #96]	@ (8002114 <main+0x84c>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	425a      	negs	r2, r3
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <main+0x854>)
 80020b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020ba:	e4cd      	b.n	8001a58 <main+0x190>
		  }
	  }
	  else if (Direction==Reverse){
 80020bc:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <main+0x838>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	f040 808b 	bne.w	80021dc <main+0x914>
		  if (SineWave.PhaseA > 0){
 80020c6:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <main+0x84c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	dd28      	ble.n	8002120 <main+0x858>
			  TIM1->CCER &= ~(1<<2);
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <main+0x854>)
 80020d0:	6a1b      	ldr	r3, [r3, #32]
 80020d2:	4a12      	ldr	r2, [pc, #72]	@ (800211c <main+0x854>)
 80020d4:	f023 0304 	bic.w	r3, r3, #4
 80020d8:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<0;
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <main+0x854>)
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	4a0f      	ldr	r2, [pc, #60]	@ (800211c <main+0x854>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6213      	str	r3, [r2, #32]
			  TIM1->CCR2  = SineWave.PhaseA;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <main+0x84c>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <main+0x854>)
 80020ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80020ee:	e028      	b.n	8002142 <main+0x87a>
 80020f0:	200004a8 	.word	0x200004a8
 80020f4:	20000000 	.word	0x20000000
 80020f8:	200004cc 	.word	0x200004cc
 80020fc:	200004c8 	.word	0x200004c8
 8002100:	200004d4 	.word	0x200004d4
 8002104:	200004d0 	.word	0x200004d0
 8002108:	2000059c 	.word	0x2000059c
 800210c:	20000580 	.word	0x20000580
 8002110:	200004fc 	.word	0x200004fc
 8002114:	200004d8 	.word	0x200004d8
 8002118:	200004a4 	.word	0x200004a4
 800211c:	40010000 	.word	0x40010000
		  }
		  else{
			  TIM1->CCER &= ~(1<<0);
 8002120:	4b32      	ldr	r3, [pc, #200]	@ (80021ec <main+0x924>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4a31      	ldr	r2, [pc, #196]	@ (80021ec <main+0x924>)
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<2;
 800212c:	4b2f      	ldr	r3, [pc, #188]	@ (80021ec <main+0x924>)
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	4a2e      	ldr	r2, [pc, #184]	@ (80021ec <main+0x924>)
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	6213      	str	r3, [r2, #32]
			  TIM1->CCR2  = -1*SineWave.PhaseA;
 8002138:	4b2d      	ldr	r3, [pc, #180]	@ (80021f0 <main+0x928>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	425a      	negs	r2, r3
 800213e:	4b2b      	ldr	r3, [pc, #172]	@ (80021ec <main+0x924>)
 8002140:	639a      	str	r2, [r3, #56]	@ 0x38
		  }
		  if (SineWave.PhaseB > 0){
 8002142:	4b2b      	ldr	r3, [pc, #172]	@ (80021f0 <main+0x928>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	dd10      	ble.n	800216c <main+0x8a4>
			  TIM1->CCER &= ~(1<<6);
 800214a:	4b28      	ldr	r3, [pc, #160]	@ (80021ec <main+0x924>)
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	4a27      	ldr	r2, [pc, #156]	@ (80021ec <main+0x924>)
 8002150:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002154:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<4;
 8002156:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <main+0x924>)
 8002158:	6a1b      	ldr	r3, [r3, #32]
 800215a:	4a24      	ldr	r2, [pc, #144]	@ (80021ec <main+0x924>)
 800215c:	f043 0310 	orr.w	r3, r3, #16
 8002160:	6213      	str	r3, [r2, #32]
			  TIM1->CCR1  = SineWave.PhaseB;
 8002162:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <main+0x928>)
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <main+0x924>)
 8002168:	635a      	str	r2, [r3, #52]	@ 0x34
 800216a:	e010      	b.n	800218e <main+0x8c6>
		  }
		  else{
			  TIM1->CCER &= ~(1<<4);
 800216c:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <main+0x924>)
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	4a1e      	ldr	r2, [pc, #120]	@ (80021ec <main+0x924>)
 8002172:	f023 0310 	bic.w	r3, r3, #16
 8002176:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<6;
 8002178:	4b1c      	ldr	r3, [pc, #112]	@ (80021ec <main+0x924>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	4a1b      	ldr	r2, [pc, #108]	@ (80021ec <main+0x924>)
 800217e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002182:	6213      	str	r3, [r2, #32]
			  TIM1->CCR1  = -1*SineWave.PhaseB;
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <main+0x928>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	425a      	negs	r2, r3
 800218a:	4b18      	ldr	r3, [pc, #96]	@ (80021ec <main+0x924>)
 800218c:	635a      	str	r2, [r3, #52]	@ 0x34
		  }
		  if (SineWave.PhaseC > 0){
 800218e:	4b18      	ldr	r3, [pc, #96]	@ (80021f0 <main+0x928>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	dd10      	ble.n	80021b8 <main+0x8f0>
			  TIM1->CCER &= ~(1<<10);
 8002196:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <main+0x924>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	4a14      	ldr	r2, [pc, #80]	@ (80021ec <main+0x924>)
 800219c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021a0:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<8;
 80021a2:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <main+0x924>)
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	4a11      	ldr	r2, [pc, #68]	@ (80021ec <main+0x924>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ac:	6213      	str	r3, [r2, #32]
			  TIM1->CCR3  = SineWave.PhaseC;
 80021ae:	4b10      	ldr	r3, [pc, #64]	@ (80021f0 <main+0x928>)
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <main+0x924>)
 80021b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021b6:	e44f      	b.n	8001a58 <main+0x190>
		  }
		  else{
			  TIM1->CCER &= ~(1<<8);
 80021b8:	4b0c      	ldr	r3, [pc, #48]	@ (80021ec <main+0x924>)
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	4a0b      	ldr	r2, [pc, #44]	@ (80021ec <main+0x924>)
 80021be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021c2:	6213      	str	r3, [r2, #32]
			  TIM1->CCER |=   1<<10;
 80021c4:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <main+0x924>)
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	4a08      	ldr	r2, [pc, #32]	@ (80021ec <main+0x924>)
 80021ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021ce:	6213      	str	r3, [r2, #32]
			  TIM1->CCR3  = -1*SineWave.PhaseC;
 80021d0:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <main+0x928>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	425a      	negs	r2, r3
 80021d6:	4b05      	ldr	r3, [pc, #20]	@ (80021ec <main+0x924>)
 80021d8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021da:	e43d      	b.n	8001a58 <main+0x190>
		  }
	  }
	  else{ TIM1->CCR1 = TIM1->CCR2 = TIM1->CCR3 = 0; }
 80021dc:	4a03      	ldr	r2, [pc, #12]	@ (80021ec <main+0x924>)
 80021de:	2300      	movs	r3, #0
 80021e0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80021e2:	4a02      	ldr	r2, [pc, #8]	@ (80021ec <main+0x924>)
 80021e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80021e6:	4a01      	ldr	r2, [pc, #4]	@ (80021ec <main+0x924>)
 80021e8:	6353      	str	r3, [r2, #52]	@ 0x34
  {
 80021ea:	e435      	b.n	8001a58 <main+0x190>
 80021ec:	40010000 	.word	0x40010000
 80021f0:	200004d8 	.word	0x200004d8

080021f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b094      	sub	sp, #80	@ 0x50
 80021f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021fa:	f107 0320 	add.w	r3, r7, #32
 80021fe:	2230      	movs	r2, #48	@ 0x30
 8002200:	2100      	movs	r1, #0
 8002202:	4618      	mov	r0, r3
 8002204:	f005 ffd7 	bl	80081b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002208:	f107 030c 	add.w	r3, r7, #12
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002218:	2300      	movs	r3, #0
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	4b27      	ldr	r3, [pc, #156]	@ (80022bc <SystemClock_Config+0xc8>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	4a26      	ldr	r2, [pc, #152]	@ (80022bc <SystemClock_Config+0xc8>)
 8002222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002226:	6413      	str	r3, [r2, #64]	@ 0x40
 8002228:	4b24      	ldr	r3, [pc, #144]	@ (80022bc <SystemClock_Config+0xc8>)
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002234:	2300      	movs	r3, #0
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <SystemClock_Config+0xcc>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a20      	ldr	r2, [pc, #128]	@ (80022c0 <SystemClock_Config+0xcc>)
 800223e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <SystemClock_Config+0xcc>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800224c:	607b      	str	r3, [r7, #4]
 800224e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002250:	2302      	movs	r3, #2
 8002252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002254:	2301      	movs	r3, #1
 8002256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002258:	2310      	movs	r3, #16
 800225a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800225c:	2302      	movs	r3, #2
 800225e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002260:	2300      	movs	r3, #0
 8002262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002264:	2308      	movs	r3, #8
 8002266:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002268:	2364      	movs	r3, #100	@ 0x64
 800226a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800226c:	2302      	movs	r3, #2
 800226e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002270:	2304      	movs	r3, #4
 8002272:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002274:	f107 0320 	add.w	r3, r7, #32
 8002278:	4618      	mov	r0, r3
 800227a:	f002 fba3 	bl	80049c4 <HAL_RCC_OscConfig>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002284:	f000 faf2 	bl	800286c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002288:	230f      	movs	r3, #15
 800228a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800228c:	2302      	movs	r3, #2
 800228e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002298:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800229e:	f107 030c 	add.w	r3, r7, #12
 80022a2:	2103      	movs	r1, #3
 80022a4:	4618      	mov	r0, r3
 80022a6:	f002 fe05 	bl	8004eb4 <HAL_RCC_ClockConfig>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80022b0:	f000 fadc 	bl	800286c <Error_Handler>
  }
}
 80022b4:	bf00      	nop
 80022b6:	3750      	adds	r7, #80	@ 0x50
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40007000 	.word	0x40007000

080022c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022ca:	463b      	mov	r3, r7
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80022d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002408 <MX_ADC1_Init+0x144>)
 80022da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80022dc:	4b49      	ldr	r3, [pc, #292]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022e4:	4b47      	ldr	r3, [pc, #284]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80022ea:	4b46      	ldr	r3, [pc, #280]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80022f0:	4b44      	ldr	r3, [pc, #272]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022f6:	4b43      	ldr	r3, [pc, #268]	@ (8002404 <MX_ADC1_Init+0x140>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022fe:	4b41      	ldr	r3, [pc, #260]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002300:	2200      	movs	r2, #0
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002304:	4b3f      	ldr	r3, [pc, #252]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002306:	4a41      	ldr	r2, [pc, #260]	@ (800240c <MX_ADC1_Init+0x148>)
 8002308:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800230a:	4b3e      	ldr	r3, [pc, #248]	@ (8002404 <MX_ADC1_Init+0x140>)
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 8002310:	4b3c      	ldr	r3, [pc, #240]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002312:	2207      	movs	r2, #7
 8002314:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002316:	4b3b      	ldr	r3, [pc, #236]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800231e:	4b39      	ldr	r3, [pc, #228]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002320:	2200      	movs	r2, #0
 8002322:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002324:	4837      	ldr	r0, [pc, #220]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002326:	f000 ff67 	bl	80031f8 <HAL_ADC_Init>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002330:	f000 fa9c 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002334:	2301      	movs	r3, #1
 8002336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002338:	2301      	movs	r3, #1
 800233a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800233c:	2306      	movs	r3, #6
 800233e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002340:	463b      	mov	r3, r7
 8002342:	4619      	mov	r1, r3
 8002344:	482f      	ldr	r0, [pc, #188]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002346:	f001 f9b9 	bl	80036bc <HAL_ADC_ConfigChannel>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002350:	f000 fa8c 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002354:	2306      	movs	r3, #6
 8002356:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002358:	2302      	movs	r3, #2
 800235a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800235c:	463b      	mov	r3, r7
 800235e:	4619      	mov	r1, r3
 8002360:	4828      	ldr	r0, [pc, #160]	@ (8002404 <MX_ADC1_Init+0x140>)
 8002362:	f001 f9ab 	bl	80036bc <HAL_ADC_ConfigChannel>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800236c:	f000 fa7e 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002370:	2307      	movs	r3, #7
 8002372:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002374:	2303      	movs	r3, #3
 8002376:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002378:	463b      	mov	r3, r7
 800237a:	4619      	mov	r1, r3
 800237c:	4821      	ldr	r0, [pc, #132]	@ (8002404 <MX_ADC1_Init+0x140>)
 800237e:	f001 f99d 	bl	80036bc <HAL_ADC_ConfigChannel>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002388:	f000 fa70 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800238c:	2308      	movs	r3, #8
 800238e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002390:	2304      	movs	r3, #4
 8002392:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002394:	463b      	mov	r3, r7
 8002396:	4619      	mov	r1, r3
 8002398:	481a      	ldr	r0, [pc, #104]	@ (8002404 <MX_ADC1_Init+0x140>)
 800239a:	f001 f98f 	bl	80036bc <HAL_ADC_ConfigChannel>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80023a4:	f000 fa62 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80023a8:	2309      	movs	r3, #9
 80023aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80023ac:	2305      	movs	r3, #5
 80023ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b0:	463b      	mov	r3, r7
 80023b2:	4619      	mov	r1, r3
 80023b4:	4813      	ldr	r0, [pc, #76]	@ (8002404 <MX_ADC1_Init+0x140>)
 80023b6:	f001 f981 	bl	80036bc <HAL_ADC_ConfigChannel>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80023c0:	f000 fa54 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80023c4:	230d      	movs	r3, #13
 80023c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80023c8:	2306      	movs	r3, #6
 80023ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023cc:	463b      	mov	r3, r7
 80023ce:	4619      	mov	r1, r3
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <MX_ADC1_Init+0x140>)
 80023d2:	f001 f973 	bl	80036bc <HAL_ADC_ConfigChannel>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80023dc:	f000 fa46 	bl	800286c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80023e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <MX_ADC1_Init+0x14c>)
 80023e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80023e4:	2307      	movs	r3, #7
 80023e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023e8:	463b      	mov	r3, r7
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <MX_ADC1_Init+0x140>)
 80023ee:	f001 f965 	bl	80036bc <HAL_ADC_ConfigChannel>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80023f8:	f000 fa38 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200001f4 	.word	0x200001f4
 8002408:	40012000 	.word	0x40012000
 800240c:	0f000001 	.word	0x0f000001
 8002410:	10000012 	.word	0x10000012

08002414 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b096      	sub	sp, #88	@ 0x58
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800241a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	605a      	str	r2, [r3, #4]
 8002424:	609a      	str	r2, [r3, #8]
 8002426:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002428:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]
 8002440:	611a      	str	r2, [r3, #16]
 8002442:	615a      	str	r2, [r3, #20]
 8002444:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	2220      	movs	r2, #32
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f005 feb2 	bl	80081b6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002452:	4b4a      	ldr	r3, [pc, #296]	@ (800257c <MX_TIM1_Init+0x168>)
 8002454:	4a4a      	ldr	r2, [pc, #296]	@ (8002580 <MX_TIM1_Init+0x16c>)
 8002456:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 8002458:	4b48      	ldr	r3, [pc, #288]	@ (800257c <MX_TIM1_Init+0x168>)
 800245a:	2204      	movs	r2, #4
 800245c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245e:	4b47      	ldr	r3, [pc, #284]	@ (800257c <MX_TIM1_Init+0x168>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002464:	4b45      	ldr	r3, [pc, #276]	@ (800257c <MX_TIM1_Init+0x168>)
 8002466:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800246a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246c:	4b43      	ldr	r3, [pc, #268]	@ (800257c <MX_TIM1_Init+0x168>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002472:	4b42      	ldr	r3, [pc, #264]	@ (800257c <MX_TIM1_Init+0x168>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002478:	4b40      	ldr	r3, [pc, #256]	@ (800257c <MX_TIM1_Init+0x168>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800247e:	483f      	ldr	r0, [pc, #252]	@ (800257c <MX_TIM1_Init+0x168>)
 8002480:	f002 fef8 	bl	8005274 <HAL_TIM_Base_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800248a:	f000 f9ef 	bl	800286c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800248e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002492:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002494:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002498:	4619      	mov	r1, r3
 800249a:	4838      	ldr	r0, [pc, #224]	@ (800257c <MX_TIM1_Init+0x168>)
 800249c:	f003 fafc 	bl	8005a98 <HAL_TIM_ConfigClockSource>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80024a6:	f000 f9e1 	bl	800286c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024aa:	4834      	ldr	r0, [pc, #208]	@ (800257c <MX_TIM1_Init+0x168>)
 80024ac:	f002 ff94 	bl	80053d8 <HAL_TIM_PWM_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80024b6:	f000 f9d9 	bl	800286c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024be:	2300      	movs	r3, #0
 80024c0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80024c6:	4619      	mov	r1, r3
 80024c8:	482c      	ldr	r0, [pc, #176]	@ (800257c <MX_TIM1_Init+0x168>)
 80024ca:	f003 fea3 	bl	8006214 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80024d4:	f000 f9ca 	bl	800286c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024d8:	2360      	movs	r3, #96	@ 0x60
 80024da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024e4:	2300      	movs	r3, #0
 80024e6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024f0:	2300      	movs	r3, #0
 80024f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024f8:	2200      	movs	r2, #0
 80024fa:	4619      	mov	r1, r3
 80024fc:	481f      	ldr	r0, [pc, #124]	@ (800257c <MX_TIM1_Init+0x168>)
 80024fe:	f003 fa09 	bl	8005914 <HAL_TIM_PWM_ConfigChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002508:	f000 f9b0 	bl	800286c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800250c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002510:	2204      	movs	r2, #4
 8002512:	4619      	mov	r1, r3
 8002514:	4819      	ldr	r0, [pc, #100]	@ (800257c <MX_TIM1_Init+0x168>)
 8002516:	f003 f9fd 	bl	8005914 <HAL_TIM_PWM_ConfigChannel>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002520:	f000 f9a4 	bl	800286c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002528:	2208      	movs	r2, #8
 800252a:	4619      	mov	r1, r3
 800252c:	4813      	ldr	r0, [pc, #76]	@ (800257c <MX_TIM1_Init+0x168>)
 800252e:	f003 f9f1 	bl	8005914 <HAL_TIM_PWM_ConfigChannel>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002538:	f000 f998 	bl	800286c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800253c:	2300      	movs	r3, #0
 800253e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002540:	2300      	movs	r3, #0
 8002542:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 150;
 8002548:	2396      	movs	r3, #150	@ 0x96
 800254a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002550:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002554:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002556:	2300      	movs	r3, #0
 8002558:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	4619      	mov	r1, r3
 800255e:	4807      	ldr	r0, [pc, #28]	@ (800257c <MX_TIM1_Init+0x168>)
 8002560:	f003 fec6 	bl	80062f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800256a:	f000 f97f 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800256e:	4803      	ldr	r0, [pc, #12]	@ (800257c <MX_TIM1_Init+0x168>)
 8002570:	f000 faf8 	bl	8002b64 <HAL_TIM_MspPostInit>

}
 8002574:	bf00      	nop
 8002576:	3758      	adds	r7, #88	@ 0x58
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	2000029c 	.word	0x2000029c
 8002580:	40010000 	.word	0x40010000

08002584 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08c      	sub	sp, #48	@ 0x30
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800258a:	f107 030c 	add.w	r3, r7, #12
 800258e:	2224      	movs	r2, #36	@ 0x24
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f005 fe0f 	bl	80081b6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002598:	1d3b      	adds	r3, r7, #4
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025a0:	4b20      	ldr	r3, [pc, #128]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025a2:	4a21      	ldr	r2, [pc, #132]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80025b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c0:	4b18      	ldr	r3, [pc, #96]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025c6:	2303      	movs	r3, #3
 80025c8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025ce:	2301      	movs	r3, #1
 80025d0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025de:	2301      	movs	r3, #1
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025e2:	2300      	movs	r3, #0
 80025e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025ea:	f107 030c 	add.w	r3, r7, #12
 80025ee:	4619      	mov	r1, r3
 80025f0:	480c      	ldr	r0, [pc, #48]	@ (8002624 <MX_TIM3_Init+0xa0>)
 80025f2:	f002 ff4a 	bl	800548a <HAL_TIM_Encoder_Init>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80025fc:	f000 f936 	bl	800286c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002600:	2300      	movs	r3, #0
 8002602:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002604:	2300      	movs	r3, #0
 8002606:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002608:	1d3b      	adds	r3, r7, #4
 800260a:	4619      	mov	r1, r3
 800260c:	4805      	ldr	r0, [pc, #20]	@ (8002624 <MX_TIM3_Init+0xa0>)
 800260e:	f003 fe01 	bl	8006214 <HAL_TIMEx_MasterConfigSynchronization>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002618:	f000 f928 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800261c:	bf00      	nop
 800261e:	3730      	adds	r7, #48	@ 0x30
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	200002e4 	.word	0x200002e4
 8002628:	40000400 	.word	0x40000400

0800262c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002630:	4b0e      	ldr	r3, [pc, #56]	@ (800266c <MX_TIM10_Init+0x40>)
 8002632:	4a0f      	ldr	r2, [pc, #60]	@ (8002670 <MX_TIM10_Init+0x44>)
 8002634:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002636:	4b0d      	ldr	r3, [pc, #52]	@ (800266c <MX_TIM10_Init+0x40>)
 8002638:	2200      	movs	r2, #0
 800263a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <MX_TIM10_Init+0x40>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 8002642:	4b0a      	ldr	r3, [pc, #40]	@ (800266c <MX_TIM10_Init+0x40>)
 8002644:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002648:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264a:	4b08      	ldr	r3, [pc, #32]	@ (800266c <MX_TIM10_Init+0x40>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <MX_TIM10_Init+0x40>)
 8002652:	2280      	movs	r2, #128	@ 0x80
 8002654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002656:	4805      	ldr	r0, [pc, #20]	@ (800266c <MX_TIM10_Init+0x40>)
 8002658:	f002 fe0c 	bl	8005274 <HAL_TIM_Base_Init>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002662:	f000 f903 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	2000032c 	.word	0x2000032c
 8002670:	40014400 	.word	0x40014400

08002674 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 800267a:	4a12      	ldr	r2, [pc, #72]	@ (80026c4 <MX_USART1_UART_Init+0x50>)
 800267c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002680:	4a11      	ldr	r2, [pc, #68]	@ (80026c8 <MX_USART1_UART_Init+0x54>)
 8002682:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002684:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800268a:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 800268c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002690:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 8002694:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002698:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 800269c:	2204      	movs	r2, #4
 800269e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026a0:	4b07      	ldr	r3, [pc, #28]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026ac:	4804      	ldr	r0, [pc, #16]	@ (80026c0 <MX_USART1_UART_Init+0x4c>)
 80026ae:	f003 fe85 	bl	80063bc <HAL_UART_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 80026b8:	f000 f8d8 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	20000374 	.word	0x20000374
 80026c4:	40011000 	.word	0x40011000
 80026c8:	000186a0 	.word	0x000186a0

080026cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026d0:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026d2:	4a12      	ldr	r2, [pc, #72]	@ (800271c <MX_USART2_UART_Init+0x50>)
 80026d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026de:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80026f0:	4b09      	ldr	r3, [pc, #36]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026f2:	2208      	movs	r2, #8
 80026f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026f6:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 80026fe:	2200      	movs	r2, #0
 8002700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002702:	4805      	ldr	r0, [pc, #20]	@ (8002718 <MX_USART2_UART_Init+0x4c>)
 8002704:	f003 fe5a 	bl	80063bc <HAL_UART_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800270e:	f000 f8ad 	bl	800286c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	200003bc 	.word	0x200003bc
 800271c:	40004400 	.word	0x40004400

08002720 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	607b      	str	r3, [r7, #4]
 800272a:	4b10      	ldr	r3, [pc, #64]	@ (800276c <MX_DMA_Init+0x4c>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	4a0f      	ldr	r2, [pc, #60]	@ (800276c <MX_DMA_Init+0x4c>)
 8002730:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002734:	6313      	str	r3, [r2, #48]	@ 0x30
 8002736:	4b0d      	ldr	r3, [pc, #52]	@ (800276c <MX_DMA_Init+0x4c>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800273e:	607b      	str	r3, [r7, #4]
 8002740:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	2038      	movs	r0, #56	@ 0x38
 8002748:	f001 fb4d 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800274c:	2038      	movs	r0, #56	@ 0x38
 800274e:	f001 fb66 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2100      	movs	r1, #0
 8002756:	203a      	movs	r0, #58	@ 0x3a
 8002758:	f001 fb45 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800275c:	203a      	movs	r0, #58	@ 0x3a
 800275e:	f001 fb5e 	bl	8003e1e <HAL_NVIC_EnableIRQ>

}
 8002762:	bf00      	nop
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800

08002770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08a      	sub	sp, #40	@ 0x28
 8002774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]
 8002780:	609a      	str	r2, [r3, #8]
 8002782:	60da      	str	r2, [r3, #12]
 8002784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	4b36      	ldr	r3, [pc, #216]	@ (8002864 <MX_GPIO_Init+0xf4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a35      	ldr	r2, [pc, #212]	@ (8002864 <MX_GPIO_Init+0xf4>)
 8002790:	f043 0304 	orr.w	r3, r3, #4
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b33      	ldr	r3, [pc, #204]	@ (8002864 <MX_GPIO_Init+0xf4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	4b28      	ldr	r3, [pc, #160]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a27      	ldr	r2, [pc, #156]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b25      	ldr	r3, [pc, #148]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]
 80027de:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	4a20      	ldr	r2, [pc, #128]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <MX_GPIO_Init+0xf4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	607b      	str	r3, [r7, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ShutDown_Pin|LD1_Pin|LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 80027f6:	2200      	movs	r2, #0
 80027f8:	f641 4102 	movw	r1, #7170	@ 0x1c02
 80027fc:	481a      	ldr	r0, [pc, #104]	@ (8002868 <MX_GPIO_Init+0xf8>)
 80027fe:	f002 f8af 	bl	8004960 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1_INT_Pin DriveFault_INT_Pin */
  GPIO_InitStruct.Pin = PB1_INT_Pin|DriveFault_INT_Pin;
 8002802:	2305      	movs	r3, #5
 8002804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002806:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800280a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800280c:	2302      	movs	r3, #2
 800280e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	4619      	mov	r1, r3
 8002816:	4814      	ldr	r0, [pc, #80]	@ (8002868 <MX_GPIO_Init+0xf8>)
 8002818:	f001 ff1e 	bl	8004658 <HAL_GPIO_Init>

  /*Configure GPIO pins : ShutDown_Pin LD1_Pin LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = ShutDown_Pin|LD1_Pin|LD2_Pin|LD3_Pin;
 800281c:	f641 4302 	movw	r3, #7170	@ 0x1c02
 8002820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002822:	2301      	movs	r3, #1
 8002824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	2300      	movs	r3, #0
 800282c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	4619      	mov	r1, r3
 8002834:	480c      	ldr	r0, [pc, #48]	@ (8002868 <MX_GPIO_Init+0xf8>)
 8002836:	f001 ff0f 	bl	8004658 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2100      	movs	r1, #0
 800283e:	2006      	movs	r0, #6
 8002840:	f001 fad1 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002844:	2006      	movs	r0, #6
 8002846:	f001 faea 	bl	8003e1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	2008      	movs	r0, #8
 8002850:	f001 fac9 	bl	8003de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002854:	2008      	movs	r0, #8
 8002856:	f001 fae2 	bl	8003e1e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800285a:	bf00      	nop
 800285c:	3728      	adds	r7, #40	@ 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800
 8002868:	40020800 	.word	0x40020800

0800286c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002870:	b672      	cpsid	i
}
 8002872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002874:	bf00      	nop
 8002876:	e7fd      	b.n	8002874 <Error_Handler+0x8>

08002878 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	607b      	str	r3, [r7, #4]
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <HAL_MspInit+0x4c>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	4a0f      	ldr	r2, [pc, #60]	@ (80028c4 <HAL_MspInit+0x4c>)
 8002888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800288c:	6453      	str	r3, [r2, #68]	@ 0x44
 800288e:	4b0d      	ldr	r3, [pc, #52]	@ (80028c4 <HAL_MspInit+0x4c>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <HAL_MspInit+0x4c>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	4a08      	ldr	r2, [pc, #32]	@ (80028c4 <HAL_MspInit+0x4c>)
 80028a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028aa:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <HAL_MspInit+0x4c>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80028b6:	2007      	movs	r0, #7
 80028b8:	f001 fa8a 	bl	8003dd0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028bc:	bf00      	nop
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40023800 	.word	0x40023800

080028c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08c      	sub	sp, #48	@ 0x30
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 031c 	add.w	r3, r7, #28
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a4d      	ldr	r2, [pc, #308]	@ (8002a1c <HAL_ADC_MspInit+0x154>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	f040 8094 	bne.w	8002a14 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028ec:	2300      	movs	r3, #0
 80028ee:	61bb      	str	r3, [r7, #24]
 80028f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 80028f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 80028f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028fa:	6453      	str	r3, [r2, #68]	@ 0x44
 80028fc:	4b48      	ldr	r3, [pc, #288]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 80028fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002904:	61bb      	str	r3, [r7, #24]
 8002906:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	4b44      	ldr	r3, [pc, #272]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	4a43      	ldr	r2, [pc, #268]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 8002912:	f043 0304 	orr.w	r3, r3, #4
 8002916:	6313      	str	r3, [r2, #48]	@ 0x30
 8002918:	4b41      	ldr	r3, [pc, #260]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	617b      	str	r3, [r7, #20]
 8002922:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	4b3d      	ldr	r3, [pc, #244]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	6313      	str	r3, [r2, #48]	@ 0x30
 8002934:	4b3a      	ldr	r3, [pc, #232]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002940:	2300      	movs	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	4b36      	ldr	r3, [pc, #216]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002948:	4a35      	ldr	r2, [pc, #212]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 800294a:	f043 0302 	orr.w	r3, r3, #2
 800294e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002950:	4b33      	ldr	r3, [pc, #204]	@ (8002a20 <HAL_ADC_MspInit+0x158>)
 8002952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Potentiameter_Pin;
 800295c:	2308      	movs	r3, #8
 800295e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002960:	2303      	movs	r3, #3
 8002962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Potentiameter_GPIO_Port, &GPIO_InitStruct);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4619      	mov	r1, r3
 800296e:	482d      	ldr	r0, [pc, #180]	@ (8002a24 <HAL_ADC_MspInit+0x15c>)
 8002970:	f001 fe72 	bl	8004658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Drive_Temp_Pin|I_U_Pin|I_V_Pin;
 8002974:	23c2      	movs	r3, #194	@ 0xc2
 8002976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002978:	2303      	movs	r3, #3
 800297a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002980:	f107 031c 	add.w	r3, r7, #28
 8002984:	4619      	mov	r1, r3
 8002986:	4828      	ldr	r0, [pc, #160]	@ (8002a28 <HAL_ADC_MspInit+0x160>)
 8002988:	f001 fe66 	bl	8004658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I_W_Pin|I_N_Pin;
 800298c:	2303      	movs	r3, #3
 800298e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002990:	2303      	movs	r3, #3
 8002992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002998:	f107 031c 	add.w	r3, r7, #28
 800299c:	4619      	mov	r1, r3
 800299e:	4823      	ldr	r0, [pc, #140]	@ (8002a2c <HAL_ADC_MspInit+0x164>)
 80029a0:	f001 fe5a 	bl	8004658 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80029a4:	4b22      	ldr	r3, [pc, #136]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029a6:	4a23      	ldr	r2, [pc, #140]	@ (8002a34 <HAL_ADC_MspInit+0x16c>)
 80029a8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80029aa:	4b21      	ldr	r3, [pc, #132]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029cc:	4b18      	ldr	r3, [pc, #96]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029d4:	4b16      	ldr	r3, [pc, #88]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029dc:	4b14      	ldr	r3, [pc, #80]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029de:	2200      	movs	r2, #0
 80029e0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029e8:	4811      	ldr	r0, [pc, #68]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029ea:	f001 fa33 	bl	8003e54 <HAL_DMA_Init>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80029f4:	f7ff ff3a 	bl	800286c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 80029fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80029fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002a30 <HAL_ADC_MspInit+0x168>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002a04:	2200      	movs	r2, #0
 8002a06:	2100      	movs	r1, #0
 8002a08:	2012      	movs	r0, #18
 8002a0a:	f001 f9ec 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002a0e:	2012      	movs	r0, #18
 8002a10:	f001 fa05 	bl	8003e1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002a14:	bf00      	nop
 8002a16:	3730      	adds	r7, #48	@ 0x30
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40012000 	.word	0x40012000
 8002a20:	40023800 	.word	0x40023800
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020000 	.word	0x40020000
 8002a2c:	40020400 	.word	0x40020400
 8002a30:	2000023c 	.word	0x2000023c
 8002a34:	40026410 	.word	0x40026410

08002a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab8 <HAL_TIM_Base_MspInit+0x80>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d116      	bne.n	8002a78 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a52:	4a1a      	ldr	r2, [pc, #104]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a5a:	4b18      	ldr	r3, [pc, #96]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002a66:	2200      	movs	r2, #0
 8002a68:	2100      	movs	r1, #0
 8002a6a:	2019      	movs	r0, #25
 8002a6c:	f001 f9bb 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002a70:	2019      	movs	r0, #25
 8002a72:	f001 f9d4 	bl	8003e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002a76:	e01a      	b.n	8002aae <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a10      	ldr	r2, [pc, #64]	@ (8002ac0 <HAL_TIM_Base_MspInit+0x88>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d115      	bne.n	8002aae <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	60bb      	str	r3, [r7, #8]
 8002a86:	4b0d      	ldr	r3, [pc, #52]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a92:	4b0a      	ldr	r3, [pc, #40]	@ (8002abc <HAL_TIM_Base_MspInit+0x84>)
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	2019      	movs	r0, #25
 8002aa4:	f001 f99f 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002aa8:	2019      	movs	r0, #25
 8002aaa:	f001 f9b8 	bl	8003e1e <HAL_NVIC_EnableIRQ>
}
 8002aae:	bf00      	nop
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40010000 	.word	0x40010000
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40014400 	.word	0x40014400

08002ac4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08a      	sub	sp, #40	@ 0x28
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002acc:	f107 0314 	add.w	r3, r7, #20
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b58 <HAL_TIM_Encoder_MspInit+0x94>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d133      	bne.n	8002b4e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	613b      	str	r3, [r7, #16]
 8002aea:	4b1c      	ldr	r3, [pc, #112]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	4a1b      	ldr	r2, [pc, #108]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002af0:	f043 0302 	orr.w	r3, r3, #2
 8002af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002af6:	4b19      	ldr	r3, [pc, #100]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	60fb      	str	r3, [r7, #12]
 8002b06:	4b15      	ldr	r3, [pc, #84]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0a:	4a14      	ldr	r2, [pc, #80]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002b0c:	f043 0304 	orr.w	r3, r3, #4
 8002b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b12:	4b12      	ldr	r3, [pc, #72]	@ (8002b5c <HAL_TIM_Encoder_MspInit+0x98>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b16:	f003 0304 	and.w	r3, r3, #4
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b1e:	23c0      	movs	r3, #192	@ 0xc0
 8002b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b22:	2302      	movs	r3, #2
 8002b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b32:	f107 0314 	add.w	r3, r7, #20
 8002b36:	4619      	mov	r1, r3
 8002b38:	4809      	ldr	r0, [pc, #36]	@ (8002b60 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002b3a:	f001 fd8d 	bl	8004658 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2100      	movs	r1, #0
 8002b42:	201d      	movs	r0, #29
 8002b44:	f001 f94f 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b48:	201d      	movs	r0, #29
 8002b4a:	f001 f968 	bl	8003e1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002b4e:	bf00      	nop
 8002b50:	3728      	adds	r7, #40	@ 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40000400 	.word	0x40000400
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	40020800 	.word	0x40020800

08002b64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08a      	sub	sp, #40	@ 0x28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	f107 0314 	add.w	r3, r7, #20
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a22      	ldr	r2, [pc, #136]	@ (8002c0c <HAL_TIM_MspPostInit+0xa8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d13d      	bne.n	8002c02 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	4b21      	ldr	r3, [pc, #132]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8e:	4a20      	ldr	r2, [pc, #128]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002b90:	f043 0302 	orr.w	r3, r3, #2
 8002b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b96:	4b1e      	ldr	r3, [pc, #120]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	613b      	str	r3, [r7, #16]
 8002ba0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	4a19      	ldr	r2, [pc, #100]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002bac:	f043 0301 	orr.w	r3, r3, #1
 8002bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bb2:	4b17      	ldr	r3, [pc, #92]	@ (8002c10 <HAL_TIM_MspPostInit+0xac>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002bbe:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd4:	f107 0314 	add.w	r3, r7, #20
 8002bd8:	4619      	mov	r1, r3
 8002bda:	480e      	ldr	r0, [pc, #56]	@ (8002c14 <HAL_TIM_MspPostInit+0xb0>)
 8002bdc:	f001 fd3c 	bl	8004658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002be0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf6:	f107 0314 	add.w	r3, r7, #20
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4806      	ldr	r0, [pc, #24]	@ (8002c18 <HAL_TIM_MspPostInit+0xb4>)
 8002bfe:	f001 fd2b 	bl	8004658 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c02:	bf00      	nop
 8002c04:	3728      	adds	r7, #40	@ 0x28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40010000 	.word	0x40010000
 8002c10:	40023800 	.word	0x40023800
 8002c14:	40020400 	.word	0x40020400
 8002c18:	40020000 	.word	0x40020000

08002c1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08c      	sub	sp, #48	@ 0x30
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 031c 	add.w	r3, r7, #28
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a5d      	ldr	r2, [pc, #372]	@ (8002db0 <HAL_UART_MspInit+0x194>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d17a      	bne.n	8002d34 <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
 8002c42:	4b5c      	ldr	r3, [pc, #368]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	4a5b      	ldr	r2, [pc, #364]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c48:	f043 0310 	orr.w	r3, r3, #16
 8002c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c4e:	4b59      	ldr	r3, [pc, #356]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c52:	f003 0310 	and.w	r3, r3, #16
 8002c56:	61bb      	str	r3, [r7, #24]
 8002c58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	4b55      	ldr	r3, [pc, #340]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a54      	ldr	r2, [pc, #336]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c64:	f043 0301 	orr.w	r3, r3, #1
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b52      	ldr	r3, [pc, #328]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	617b      	str	r3, [r7, #20]
 8002c74:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	613b      	str	r3, [r7, #16]
 8002c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	4a4d      	ldr	r2, [pc, #308]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c80:	f043 0302 	orr.w	r3, r3, #2
 8002c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c86:	4b4b      	ldr	r3, [pc, #300]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ca4:	2307      	movs	r3, #7
 8002ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca8:	f107 031c 	add.w	r3, r7, #28
 8002cac:	4619      	mov	r1, r3
 8002cae:	4842      	ldr	r0, [pc, #264]	@ (8002db8 <HAL_UART_MspInit+0x19c>)
 8002cb0:	f001 fcd2 	bl	8004658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb4:	2380      	movs	r3, #128	@ 0x80
 8002cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cc4:	2307      	movs	r3, #7
 8002cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc8:	f107 031c 	add.w	r3, r7, #28
 8002ccc:	4619      	mov	r1, r3
 8002cce:	483b      	ldr	r0, [pc, #236]	@ (8002dbc <HAL_UART_MspInit+0x1a0>)
 8002cd0:	f001 fcc2 	bl	8004658 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002cd4:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cd6:	4a3b      	ldr	r2, [pc, #236]	@ (8002dc4 <HAL_UART_MspInit+0x1a8>)
 8002cd8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002cda:	4b39      	ldr	r3, [pc, #228]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cdc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ce0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ce2:	4b37      	ldr	r3, [pc, #220]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce8:	4b35      	ldr	r3, [pc, #212]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cee:	4b34      	ldr	r3, [pc, #208]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf6:	4b32      	ldr	r3, [pc, #200]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfc:	4b30      	ldr	r3, [pc, #192]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002d02:	4b2f      	ldr	r3, [pc, #188]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d08:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d10:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002d16:	482a      	ldr	r0, [pc, #168]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d18:	f001 f89c 	bl	8003e54 <HAL_DMA_Init>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8002d22:	f7ff fda3 	bl	800286c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a25      	ldr	r2, [pc, #148]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002d2c:	4a24      	ldr	r2, [pc, #144]	@ (8002dc0 <HAL_UART_MspInit+0x1a4>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d32:	e038      	b.n	8002da6 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART2)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a23      	ldr	r2, [pc, #140]	@ (8002dc8 <HAL_UART_MspInit+0x1ac>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d133      	bne.n	8002da6 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	4a1b      	ldr	r2, [pc, #108]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	4b15      	ldr	r3, [pc, #84]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	4a14      	ldr	r2, [pc, #80]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6a:	4b12      	ldr	r3, [pc, #72]	@ (8002db4 <HAL_UART_MspInit+0x198>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d76:	230c      	movs	r3, #12
 8002d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d82:	2303      	movs	r3, #3
 8002d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d86:	2307      	movs	r3, #7
 8002d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d8a:	f107 031c 	add.w	r3, r7, #28
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4809      	ldr	r0, [pc, #36]	@ (8002db8 <HAL_UART_MspInit+0x19c>)
 8002d92:	f001 fc61 	bl	8004658 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d96:	2200      	movs	r2, #0
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2026      	movs	r0, #38	@ 0x26
 8002d9c:	f001 f823 	bl	8003de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002da0:	2026      	movs	r0, #38	@ 0x26
 8002da2:	f001 f83c 	bl	8003e1e <HAL_NVIC_EnableIRQ>
}
 8002da6:	bf00      	nop
 8002da8:	3730      	adds	r7, #48	@ 0x30
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40011000 	.word	0x40011000
 8002db4:	40023800 	.word	0x40023800
 8002db8:	40020000 	.word	0x40020000
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	20000404 	.word	0x20000404
 8002dc4:	40026440 	.word	0x40026440
 8002dc8:	40004400 	.word	0x40004400

08002dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dd0:	bf00      	nop
 8002dd2:	e7fd      	b.n	8002dd0 <NMI_Handler+0x4>

08002dd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dd8:	bf00      	nop
 8002dda:	e7fd      	b.n	8002dd8 <HardFault_Handler+0x4>

08002ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de0:	bf00      	nop
 8002de2:	e7fd      	b.n	8002de0 <MemManage_Handler+0x4>

08002de4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <BusFault_Handler+0x4>

08002dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df0:	bf00      	nop
 8002df2:	e7fd      	b.n	8002df0 <UsageFault_Handler+0x4>

08002df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e02:	b480      	push	{r7}
 8002e04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e06:	bf00      	nop
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e22:	f000 f9a5 	bl	8003170 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}

08002e2a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB1_INT_Pin);
 8002e2e:	2001      	movs	r0, #1
 8002e30:	f001 fdb0 	bl	8004994 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002e34:	bf00      	nop
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DriveFault_INT_Pin);
 8002e3c:	2004      	movs	r0, #4
 8002e3e:	f001 fda9 	bl	8004994 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002e4c:	4802      	ldr	r0, [pc, #8]	@ (8002e58 <ADC_IRQHandler+0x10>)
 8002e4e:	f000 fa16 	bl	800327e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200001f4 	.word	0x200001f4

08002e5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e60:	4803      	ldr	r0, [pc, #12]	@ (8002e70 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002e62:	f002 fc66 	bl	8005732 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002e66:	4803      	ldr	r0, [pc, #12]	@ (8002e74 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002e68:	f002 fc63 	bl	8005732 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	2000029c 	.word	0x2000029c
 8002e74:	2000032c 	.word	0x2000032c

08002e78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e7c:	4802      	ldr	r0, [pc, #8]	@ (8002e88 <TIM3_IRQHandler+0x10>)
 8002e7e:	f002 fc58 	bl	8005732 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e82:	bf00      	nop
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	200002e4 	.word	0x200002e4

08002e8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e90:	4802      	ldr	r0, [pc, #8]	@ (8002e9c <USART2_IRQHandler+0x10>)
 8002e92:	f003 fb3f 	bl	8006514 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	200003bc 	.word	0x200003bc

08002ea0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ea4:	4802      	ldr	r0, [pc, #8]	@ (8002eb0 <DMA2_Stream0_IRQHandler+0x10>)
 8002ea6:	f001 f96d 	bl	8004184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	2000023c 	.word	0x2000023c

08002eb4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002eb8:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <DMA2_Stream2_IRQHandler+0x10>)
 8002eba:	f001 f963 	bl	8004184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000404 	.word	0x20000404

08002ec8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return 1;
 8002ecc:	2301      	movs	r3, #1
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <_kill>:

int _kill(int pid, int sig)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ee2:	f005 f9bb 	bl	800825c <__errno>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2216      	movs	r2, #22
 8002eea:	601a      	str	r2, [r3, #0]
  return -1;
 8002eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <_exit>:

void _exit (int status)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f00:	f04f 31ff 	mov.w	r1, #4294967295
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff ffe7 	bl	8002ed8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f0a:	bf00      	nop
 8002f0c:	e7fd      	b.n	8002f0a <_exit+0x12>

08002f0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b086      	sub	sp, #24
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	e00a      	b.n	8002f36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f20:	f3af 8000 	nop.w
 8002f24:	4601      	mov	r1, r0
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	60ba      	str	r2, [r7, #8]
 8002f2c:	b2ca      	uxtb	r2, r1
 8002f2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3301      	adds	r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	dbf0      	blt.n	8002f20 <_read+0x12>
  }

  return len;
 8002f3e:	687b      	ldr	r3, [r7, #4]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	e009      	b.n	8002f6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	60ba      	str	r2, [r7, #8]
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	dbf1      	blt.n	8002f5a <_write+0x12>
  }
  return len;
 8002f76:	687b      	ldr	r3, [r7, #4]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <_close>:

int _close(int file)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fa8:	605a      	str	r2, [r3, #4]
  return 0;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <_isatty>:

int _isatty(int file)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fc0:	2301      	movs	r3, #1
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff0:	4a14      	ldr	r2, [pc, #80]	@ (8003044 <_sbrk+0x5c>)
 8002ff2:	4b15      	ldr	r3, [pc, #84]	@ (8003048 <_sbrk+0x60>)
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ffc:	4b13      	ldr	r3, [pc, #76]	@ (800304c <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003004:	4b11      	ldr	r3, [pc, #68]	@ (800304c <_sbrk+0x64>)
 8003006:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <_sbrk+0x68>)
 8003008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <_sbrk+0x64>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	429a      	cmp	r2, r3
 8003016:	d207      	bcs.n	8003028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003018:	f005 f920 	bl	800825c <__errno>
 800301c:	4603      	mov	r3, r0
 800301e:	220c      	movs	r2, #12
 8003020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003022:	f04f 33ff 	mov.w	r3, #4294967295
 8003026:	e009      	b.n	800303c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003028:	4b08      	ldr	r3, [pc, #32]	@ (800304c <_sbrk+0x64>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800302e:	4b07      	ldr	r3, [pc, #28]	@ (800304c <_sbrk+0x64>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	4a05      	ldr	r2, [pc, #20]	@ (800304c <_sbrk+0x64>)
 8003038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800303a:	68fb      	ldr	r3, [r7, #12]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20020000 	.word	0x20020000
 8003048:	00000400 	.word	0x00000400
 800304c:	200005a0 	.word	0x200005a0
 8003050:	200006f8 	.word	0x200006f8

08003054 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003058:	4b06      	ldr	r3, [pc, #24]	@ (8003074 <SystemInit+0x20>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305e:	4a05      	ldr	r2, [pc, #20]	@ (8003074 <SystemInit+0x20>)
 8003060:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003078:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800307c:	f7ff ffea 	bl	8003054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003080:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003082:	490d      	ldr	r1, [pc, #52]	@ (80030b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003088:	e002      	b.n	8003090 <LoopCopyDataInit>

0800308a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800308a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800308c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800308e:	3304      	adds	r3, #4

08003090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003094:	d3f9      	bcc.n	800308a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003096:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003098:	4c0a      	ldr	r4, [pc, #40]	@ (80030c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800309a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800309c:	e001      	b.n	80030a2 <LoopFillZerobss>

0800309e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800309e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a0:	3204      	adds	r2, #4

080030a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a4:	d3fb      	bcc.n	800309e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030a6:	f005 f8df 	bl	8008268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030aa:	f7fe fc0d 	bl	80018c8 <main>
  bx  lr    
 80030ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030bc:	0800afc8 	.word	0x0800afc8
  ldr r2, =_sbss
 80030c0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80030c4:	200006f4 	.word	0x200006f4

080030c8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <DMA1_Stream0_IRQHandler>
	...

080030cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030d0:	4b0e      	ldr	r3, [pc, #56]	@ (800310c <HAL_Init+0x40>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <HAL_Init+0x40>)
 80030d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <HAL_Init+0x40>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <HAL_Init+0x40>)
 80030e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030e8:	4b08      	ldr	r3, [pc, #32]	@ (800310c <HAL_Init+0x40>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a07      	ldr	r2, [pc, #28]	@ (800310c <HAL_Init+0x40>)
 80030ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030f4:	2003      	movs	r0, #3
 80030f6:	f000 fe6b 	bl	8003dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030fa:	2000      	movs	r0, #0
 80030fc:	f000 f808 	bl	8003110 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003100:	f7ff fbba 	bl	8002878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023c00 	.word	0x40023c00

08003110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003118:	4b12      	ldr	r3, [pc, #72]	@ (8003164 <HAL_InitTick+0x54>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <HAL_InitTick+0x58>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	4619      	mov	r1, r3
 8003122:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003126:	fbb3 f3f1 	udiv	r3, r3, r1
 800312a:	fbb2 f3f3 	udiv	r3, r2, r3
 800312e:	4618      	mov	r0, r3
 8003130:	f000 fe83 	bl	8003e3a <HAL_SYSTICK_Config>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e00e      	b.n	800315c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b0f      	cmp	r3, #15
 8003142:	d80a      	bhi.n	800315a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003144:	2200      	movs	r2, #0
 8003146:	6879      	ldr	r1, [r7, #4]
 8003148:	f04f 30ff 	mov.w	r0, #4294967295
 800314c:	f000 fe4b 	bl	8003de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003150:	4a06      	ldr	r2, [pc, #24]	@ (800316c <HAL_InitTick+0x5c>)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
 8003158:	e000      	b.n	800315c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20000004 	.word	0x20000004
 8003168:	2000000c 	.word	0x2000000c
 800316c:	20000008 	.word	0x20000008

08003170 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003174:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <HAL_IncTick+0x20>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	461a      	mov	r2, r3
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_IncTick+0x24>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4413      	add	r3, r2
 8003180:	4a04      	ldr	r2, [pc, #16]	@ (8003194 <HAL_IncTick+0x24>)
 8003182:	6013      	str	r3, [r2, #0]
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	2000000c 	.word	0x2000000c
 8003194:	200005a4 	.word	0x200005a4

08003198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return uwTick;
 800319c:	4b03      	ldr	r3, [pc, #12]	@ (80031ac <HAL_GetTick+0x14>)
 800319e:	681b      	ldr	r3, [r3, #0]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	200005a4 	.word	0x200005a4

080031b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031b8:	f7ff ffee 	bl	8003198 <HAL_GetTick>
 80031bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c8:	d005      	beq.n	80031d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031ca:	4b0a      	ldr	r3, [pc, #40]	@ (80031f4 <HAL_Delay+0x44>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4413      	add	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031d6:	bf00      	nop
 80031d8:	f7ff ffde 	bl	8003198 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d8f7      	bhi.n	80031d8 <HAL_Delay+0x28>
  {
  }
}
 80031e8:	bf00      	nop
 80031ea:	bf00      	nop
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	2000000c 	.word	0x2000000c

080031f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003200:	2300      	movs	r3, #0
 8003202:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e033      	b.n	8003276 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff fb56 	bl	80028c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	2b00      	cmp	r3, #0
 8003234:	d118      	bne.n	8003268 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800323e:	f023 0302 	bic.w	r3, r3, #2
 8003242:	f043 0202 	orr.w	r2, r3, #2
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 fb68 	bl	8003920 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	f023 0303 	bic.w	r3, r3, #3
 800325e:	f043 0201 	orr.w	r2, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
 8003266:	e001      	b.n	800326c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003274:	7bfb      	ldrb	r3, [r7, #15]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b086      	sub	sp, #24
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d049      	beq.n	8003348 <HAL_ADC_IRQHandler+0xca>
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d046      	beq.n	8003348 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	f003 0310 	and.w	r3, r3, #16
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d105      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d12b      	bne.n	8003338 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d127      	bne.n	8003338 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d006      	beq.n	8003304 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003300:	2b00      	cmp	r3, #0
 8003302:	d119      	bne.n	8003338 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0220 	bic.w	r2, r2, #32
 8003312:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d105      	bne.n	8003338 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	f043 0201 	orr.w	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7fe fa97 	bl	800186c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f06f 0212 	mvn.w	r2, #18
 8003346:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003356:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d057      	beq.n	800340e <HAL_ADC_IRQHandler+0x190>
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d054      	beq.n	800340e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	f003 0310 	and.w	r3, r3, #16
 800336c:	2b00      	cmp	r3, #0
 800336e:	d105      	bne.n	800337c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d139      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003390:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003394:	2b00      	cmp	r3, #0
 8003396:	d006      	beq.n	80033a6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d12b      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d124      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d11d      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d119      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685a      	ldr	r2, [r3, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033d8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d105      	bne.n	80033fe <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	f043 0201 	orr.w	r2, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fc0c 	bl	8003c1c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 020c 	mvn.w	r2, #12
 800340c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800341c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d017      	beq.n	8003454 <HAL_ADC_IRQHandler+0x1d6>
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d014      	beq.n	8003454 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b01      	cmp	r3, #1
 8003436:	d10d      	bne.n	8003454 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 f925 	bl	8003694 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f06f 0201 	mvn.w	r2, #1
 8003452:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f003 0320 	and.w	r3, r3, #32
 800345a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003462:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d015      	beq.n	8003496 <HAL_ADC_IRQHandler+0x218>
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d012      	beq.n	8003496 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003474:	f043 0202 	orr.w	r2, r3, #2
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0220 	mvn.w	r2, #32
 8003484:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f90e 	bl	80036a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0220 	mvn.w	r2, #32
 8003494:	601a      	str	r2, [r3, #0]
  }
}
 8003496:	bf00      	nop
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <HAL_ADC_Start_DMA+0x1e>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e0ce      	b.n	800365c <HAL_ADC_Start_DMA+0x1bc>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d018      	beq.n	8003506 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0201 	orr.w	r2, r2, #1
 80034e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034e4:	4b5f      	ldr	r3, [pc, #380]	@ (8003664 <HAL_ADC_Start_DMA+0x1c4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003668 <HAL_ADC_Start_DMA+0x1c8>)
 80034ea:	fba2 2303 	umull	r2, r3, r2, r3
 80034ee:	0c9a      	lsrs	r2, r3, #18
 80034f0:	4613      	mov	r3, r2
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	4413      	add	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80034f8:	e002      	b.n	8003500 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	3b01      	subs	r3, #1
 80034fe:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1f9      	bne.n	80034fa <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003514:	d107      	bne.n	8003526 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003524:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	f040 8086 	bne.w	8003642 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800353e:	f023 0301 	bic.w	r3, r3, #1
 8003542:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003554:	2b00      	cmp	r3, #0
 8003556:	d007      	beq.n	8003568 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003560:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003574:	d106      	bne.n	8003584 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	f023 0206 	bic.w	r2, r3, #6
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	645a      	str	r2, [r3, #68]	@ 0x44
 8003582:	e002      	b.n	800358a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003592:	4b36      	ldr	r3, [pc, #216]	@ (800366c <HAL_ADC_Start_DMA+0x1cc>)
 8003594:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	4a35      	ldr	r2, [pc, #212]	@ (8003670 <HAL_ADC_Start_DMA+0x1d0>)
 800359c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	4a34      	ldr	r2, [pc, #208]	@ (8003674 <HAL_ADC_Start_DMA+0x1d4>)
 80035a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035aa:	4a33      	ldr	r2, [pc, #204]	@ (8003678 <HAL_ADC_Start_DMA+0x1d8>)
 80035ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80035b6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80035c6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689a      	ldr	r2, [r3, #8]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035d6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	334c      	adds	r3, #76	@ 0x4c
 80035e2:	4619      	mov	r1, r3
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f000 fce2 	bl	8003fb0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f003 031f 	and.w	r3, r3, #31
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10f      	bne.n	8003618 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d129      	bne.n	800365a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003614:	609a      	str	r2, [r3, #8]
 8003616:	e020      	b.n	800365a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a17      	ldr	r2, [pc, #92]	@ (800367c <HAL_ADC_Start_DMA+0x1dc>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d11b      	bne.n	800365a <HAL_ADC_Start_DMA+0x1ba>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d114      	bne.n	800365a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	e00b      	b.n	800365a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003646:	f043 0210 	orr.w	r2, r3, #16
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003652:	f043 0201 	orr.w	r2, r3, #1
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	20000004 	.word	0x20000004
 8003668:	431bde83 	.word	0x431bde83
 800366c:	40012300 	.word	0x40012300
 8003670:	08003b19 	.word	0x08003b19
 8003674:	08003bd3 	.word	0x08003bd3
 8003678:	08003bef 	.word	0x08003bef
 800367c:	40012000 	.word	0x40012000

08003680 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d101      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x1c>
 80036d4:	2302      	movs	r3, #2
 80036d6:	e113      	b.n	8003900 <HAL_ADC_ConfigChannel+0x244>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b09      	cmp	r3, #9
 80036e6:	d925      	bls.n	8003734 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68d9      	ldr	r1, [r3, #12]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	461a      	mov	r2, r3
 80036f6:	4613      	mov	r3, r2
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	4413      	add	r3, r2
 80036fc:	3b1e      	subs	r3, #30
 80036fe:	2207      	movs	r2, #7
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43da      	mvns	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	400a      	ands	r2, r1
 800370c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68d9      	ldr	r1, [r3, #12]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	b29b      	uxth	r3, r3
 800371e:	4618      	mov	r0, r3
 8003720:	4603      	mov	r3, r0
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	4403      	add	r3, r0
 8003726:	3b1e      	subs	r3, #30
 8003728:	409a      	lsls	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	60da      	str	r2, [r3, #12]
 8003732:	e022      	b.n	800377a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6919      	ldr	r1, [r3, #16]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	b29b      	uxth	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	4613      	mov	r3, r2
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	4413      	add	r3, r2
 8003748:	2207      	movs	r2, #7
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43da      	mvns	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	400a      	ands	r2, r1
 8003756:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6919      	ldr	r1, [r3, #16]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	b29b      	uxth	r3, r3
 8003768:	4618      	mov	r0, r3
 800376a:	4603      	mov	r3, r0
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	4403      	add	r3, r0
 8003770:	409a      	lsls	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b06      	cmp	r3, #6
 8003780:	d824      	bhi.n	80037cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	3b05      	subs	r3, #5
 8003794:	221f      	movs	r2, #31
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43da      	mvns	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	400a      	ands	r2, r1
 80037a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	4618      	mov	r0, r3
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	4413      	add	r3, r2
 80037bc:	3b05      	subs	r3, #5
 80037be:	fa00 f203 	lsl.w	r2, r0, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80037ca:	e04c      	b.n	8003866 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	2b0c      	cmp	r3, #12
 80037d2:	d824      	bhi.n	800381e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	4613      	mov	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	3b23      	subs	r3, #35	@ 0x23
 80037e6:	221f      	movs	r2, #31
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43da      	mvns	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	400a      	ands	r2, r1
 80037f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	b29b      	uxth	r3, r3
 8003802:	4618      	mov	r0, r3
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	4613      	mov	r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	3b23      	subs	r3, #35	@ 0x23
 8003810:	fa00 f203 	lsl.w	r2, r0, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	631a      	str	r2, [r3, #48]	@ 0x30
 800381c:	e023      	b.n	8003866 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4413      	add	r3, r2
 800382e:	3b41      	subs	r3, #65	@ 0x41
 8003830:	221f      	movs	r2, #31
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	400a      	ands	r2, r1
 800383e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	b29b      	uxth	r3, r3
 800384c:	4618      	mov	r0, r3
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685a      	ldr	r2, [r3, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	3b41      	subs	r3, #65	@ 0x41
 800385a:	fa00 f203 	lsl.w	r2, r0, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003866:	4b29      	ldr	r3, [pc, #164]	@ (800390c <HAL_ADC_ConfigChannel+0x250>)
 8003868:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a28      	ldr	r2, [pc, #160]	@ (8003910 <HAL_ADC_ConfigChannel+0x254>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d10f      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x1d8>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b12      	cmp	r3, #18
 800387a:	d10b      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a1d      	ldr	r2, [pc, #116]	@ (8003910 <HAL_ADC_ConfigChannel+0x254>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d12b      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x23a>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003914 <HAL_ADC_ConfigChannel+0x258>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d003      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0x1f4>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b11      	cmp	r3, #17
 80038ae:	d122      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a11      	ldr	r2, [pc, #68]	@ (8003914 <HAL_ADC_ConfigChannel+0x258>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d111      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038d2:	4b11      	ldr	r3, [pc, #68]	@ (8003918 <HAL_ADC_ConfigChannel+0x25c>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a11      	ldr	r2, [pc, #68]	@ (800391c <HAL_ADC_ConfigChannel+0x260>)
 80038d8:	fba2 2303 	umull	r2, r3, r2, r3
 80038dc:	0c9a      	lsrs	r2, r3, #18
 80038de:	4613      	mov	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80038e8:	e002      	b.n	80038f0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f9      	bne.n	80038ea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	40012300 	.word	0x40012300
 8003910:	40012000 	.word	0x40012000
 8003914:	10000012 	.word	0x10000012
 8003918:	20000004 	.word	0x20000004
 800391c:	431bde83 	.word	0x431bde83

08003920 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003928:	4b79      	ldr	r3, [pc, #484]	@ (8003b10 <ADC_Init+0x1f0>)
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	431a      	orrs	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003954:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6859      	ldr	r1, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	021a      	lsls	r2, r3, #8
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003978:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689a      	ldr	r2, [r3, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800399a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6899      	ldr	r1, [r3, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	4a58      	ldr	r2, [pc, #352]	@ (8003b14 <ADC_Init+0x1f4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d022      	beq.n	80039fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6899      	ldr	r1, [r3, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80039e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6899      	ldr	r1, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	609a      	str	r2, [r3, #8]
 80039fc:	e00f      	b.n	8003a1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a1c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0202 	bic.w	r2, r2, #2
 8003a2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	6899      	ldr	r1, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	7e1b      	ldrb	r3, [r3, #24]
 8003a38:	005a      	lsls	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d01b      	beq.n	8003a84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a5a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003a6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6859      	ldr	r1, [r3, #4]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	3b01      	subs	r3, #1
 8003a78:	035a      	lsls	r2, r3, #13
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	605a      	str	r2, [r3, #4]
 8003a82:	e007      	b.n	8003a94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a92:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	051a      	lsls	r2, r3, #20
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ac8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6899      	ldr	r1, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ad6:	025a      	lsls	r2, r3, #9
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	6899      	ldr	r1, [r3, #8]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	029a      	lsls	r2, r3, #10
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	609a      	str	r2, [r3, #8]
}
 8003b04:	bf00      	nop
 8003b06:	3714      	adds	r7, #20
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	40012300 	.word	0x40012300
 8003b14:	0f000001 	.word	0x0f000001

08003b18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b24:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d13c      	bne.n	8003bac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d12b      	bne.n	8003ba4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d127      	bne.n	8003ba4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d006      	beq.n	8003b70 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d119      	bne.n	8003ba4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0220 	bic.w	r2, r2, #32
 8003b7e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d105      	bne.n	8003ba4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	f043 0201 	orr.w	r2, r3, #1
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f7fd fe61 	bl	800186c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003baa:	e00e      	b.n	8003bca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb0:	f003 0310 	and.w	r3, r3, #16
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f7ff fd75 	bl	80036a8 <HAL_ADC_ErrorCallback>
}
 8003bbe:	e004      	b.n	8003bca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	4798      	blx	r3
}
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b084      	sub	sp, #16
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bde:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7ff fd4d 	bl	8003680 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2240      	movs	r2, #64	@ 0x40
 8003c00:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c06:	f043 0204 	orr.w	r2, r3, #4
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f7ff fd4a 	bl	80036a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c14:	bf00      	nop
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b085      	sub	sp, #20
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c40:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <__NVIC_SetPriorityGrouping+0x44>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c62:	4a04      	ldr	r2, [pc, #16]	@ (8003c74 <__NVIC_SetPriorityGrouping+0x44>)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	60d3      	str	r3, [r2, #12]
}
 8003c68:	bf00      	nop
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e000ed00 	.word	0xe000ed00

08003c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c7c:	4b04      	ldr	r3, [pc, #16]	@ (8003c90 <__NVIC_GetPriorityGrouping+0x18>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	f003 0307 	and.w	r3, r3, #7
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	db0b      	blt.n	8003cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	f003 021f 	and.w	r2, r3, #31
 8003cac:	4907      	ldr	r1, [pc, #28]	@ (8003ccc <__NVIC_EnableIRQ+0x38>)
 8003cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	2001      	movs	r0, #1
 8003cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	e000e100 	.word	0xe000e100

08003cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	6039      	str	r1, [r7, #0]
 8003cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	db0a      	blt.n	8003cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	490c      	ldr	r1, [pc, #48]	@ (8003d1c <__NVIC_SetPriority+0x4c>)
 8003cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cee:	0112      	lsls	r2, r2, #4
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	440b      	add	r3, r1
 8003cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cf8:	e00a      	b.n	8003d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4908      	ldr	r1, [pc, #32]	@ (8003d20 <__NVIC_SetPriority+0x50>)
 8003d00:	79fb      	ldrb	r3, [r7, #7]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	3b04      	subs	r3, #4
 8003d08:	0112      	lsls	r2, r2, #4
 8003d0a:	b2d2      	uxtb	r2, r2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	761a      	strb	r2, [r3, #24]
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	e000e100 	.word	0xe000e100
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b089      	sub	sp, #36	@ 0x24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f1c3 0307 	rsb	r3, r3, #7
 8003d3e:	2b04      	cmp	r3, #4
 8003d40:	bf28      	it	cs
 8003d42:	2304      	movcs	r3, #4
 8003d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	2b06      	cmp	r3, #6
 8003d4c:	d902      	bls.n	8003d54 <NVIC_EncodePriority+0x30>
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	3b03      	subs	r3, #3
 8003d52:	e000      	b.n	8003d56 <NVIC_EncodePriority+0x32>
 8003d54:	2300      	movs	r3, #0
 8003d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d58:	f04f 32ff 	mov.w	r2, #4294967295
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43da      	mvns	r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	401a      	ands	r2, r3
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	fa01 f303 	lsl.w	r3, r1, r3
 8003d76:	43d9      	mvns	r1, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d7c:	4313      	orrs	r3, r2
         );
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3724      	adds	r7, #36	@ 0x24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
	...

08003d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d9c:	d301      	bcc.n	8003da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e00f      	b.n	8003dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003da2:	4a0a      	ldr	r2, [pc, #40]	@ (8003dcc <SysTick_Config+0x40>)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003daa:	210f      	movs	r1, #15
 8003dac:	f04f 30ff 	mov.w	r0, #4294967295
 8003db0:	f7ff ff8e 	bl	8003cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003db4:	4b05      	ldr	r3, [pc, #20]	@ (8003dcc <SysTick_Config+0x40>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dba:	4b04      	ldr	r3, [pc, #16]	@ (8003dcc <SysTick_Config+0x40>)
 8003dbc:	2207      	movs	r2, #7
 8003dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	e000e010 	.word	0xe000e010

08003dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ff29 	bl	8003c30 <__NVIC_SetPriorityGrouping>
}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b086      	sub	sp, #24
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	4603      	mov	r3, r0
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	607a      	str	r2, [r7, #4]
 8003df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003df8:	f7ff ff3e 	bl	8003c78 <__NVIC_GetPriorityGrouping>
 8003dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	6978      	ldr	r0, [r7, #20]
 8003e04:	f7ff ff8e 	bl	8003d24 <NVIC_EncodePriority>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e0e:	4611      	mov	r1, r2
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7ff ff5d 	bl	8003cd0 <__NVIC_SetPriority>
}
 8003e16:	bf00      	nop
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	4603      	mov	r3, r0
 8003e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff ff31 	bl	8003c94 <__NVIC_EnableIRQ>
}
 8003e32:	bf00      	nop
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff ffa2 	bl	8003d8c <SysTick_Config>
 8003e48:	4603      	mov	r3, r0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
	...

08003e54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e60:	f7ff f99a 	bl	8003198 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e099      	b.n	8003fa4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e90:	e00f      	b.n	8003eb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e92:	f7ff f981 	bl	8003198 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b05      	cmp	r3, #5
 8003e9e:	d908      	bls.n	8003eb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2203      	movs	r2, #3
 8003eaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e078      	b.n	8003fa4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e8      	bne.n	8003e92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	4b38      	ldr	r3, [pc, #224]	@ (8003fac <HAL_DMA_Init+0x158>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ede:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d107      	bne.n	8003f1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f14:	4313      	orrs	r3, r2
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f023 0307 	bic.w	r3, r3, #7
 8003f32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d117      	bne.n	8003f76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00e      	beq.n	8003f76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fb01 	bl	8004560 <DMA_CheckFifoParam>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2240      	movs	r2, #64	@ 0x40
 8003f68:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f72:	2301      	movs	r3, #1
 8003f74:	e016      	b.n	8003fa4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fab8 	bl	80044f4 <DMA_CalcBaseAndBitshift>
 8003f84:	4603      	mov	r3, r0
 8003f86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8c:	223f      	movs	r2, #63	@ 0x3f
 8003f8e:	409a      	lsls	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	f010803f 	.word	0xf010803f

08003fb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_DMA_Start_IT+0x26>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e040      	b.n	8004058 <HAL_DMA_Start_IT+0xa8>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d12f      	bne.n	800404a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68b9      	ldr	r1, [r7, #8]
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 fa4a 	bl	8004498 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004008:	223f      	movs	r2, #63	@ 0x3f
 800400a:	409a      	lsls	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0216 	orr.w	r2, r2, #22
 800401e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	2b00      	cmp	r3, #0
 8004026:	d007      	beq.n	8004038 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0208 	orr.w	r2, r2, #8
 8004036:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0201 	orr.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	e005      	b.n	8004056 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004052:	2302      	movs	r3, #2
 8004054:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004056:	7dfb      	ldrb	r3, [r7, #23]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800406e:	f7ff f893 	bl	8003198 <HAL_GetTick>
 8004072:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d008      	beq.n	8004092 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2280      	movs	r2, #128	@ 0x80
 8004084:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e052      	b.n	8004138 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0216 	bic.w	r2, r2, #22
 80040a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695a      	ldr	r2, [r3, #20]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d103      	bne.n	80040c2 <HAL_DMA_Abort+0x62>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d007      	beq.n	80040d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0208 	bic.w	r2, r2, #8
 80040d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040e2:	e013      	b.n	800410c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040e4:	f7ff f858 	bl	8003198 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b05      	cmp	r3, #5
 80040f0:	d90c      	bls.n	800410c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2220      	movs	r2, #32
 80040f6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2203      	movs	r2, #3
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e015      	b.n	8004138 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1e4      	bne.n	80040e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411e:	223f      	movs	r2, #63	@ 0x3f
 8004120:	409a      	lsls	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d004      	beq.n	800415e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2280      	movs	r2, #128	@ 0x80
 8004158:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e00c      	b.n	8004178 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2205      	movs	r2, #5
 8004162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0201 	bic.w	r2, r2, #1
 8004174:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004190:	4b8e      	ldr	r3, [pc, #568]	@ (80043cc <HAL_DMA_IRQHandler+0x248>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a8e      	ldr	r2, [pc, #568]	@ (80043d0 <HAL_DMA_IRQHandler+0x24c>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	0a9b      	lsrs	r3, r3, #10
 800419c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ae:	2208      	movs	r2, #8
 80041b0:	409a      	lsls	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d01a      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0204 	bic.w	r2, r2, #4
 80041d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041dc:	2208      	movs	r2, #8
 80041de:	409a      	lsls	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e8:	f043 0201 	orr.w	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f4:	2201      	movs	r2, #1
 80041f6:	409a      	lsls	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d012      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004212:	2201      	movs	r2, #1
 8004214:	409a      	lsls	r2, r3
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421e:	f043 0202 	orr.w	r2, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	2204      	movs	r2, #4
 800422c:	409a      	lsls	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d012      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00b      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004248:	2204      	movs	r2, #4
 800424a:	409a      	lsls	r2, r3
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004254:	f043 0204 	orr.w	r2, r3, #4
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004260:	2210      	movs	r2, #16
 8004262:	409a      	lsls	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d043      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d03c      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	2210      	movs	r2, #16
 8004280:	409a      	lsls	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d018      	beq.n	80042c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d108      	bne.n	80042b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d024      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
 80042b2:	e01f      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d01b      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
 80042c4:	e016      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d107      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0208 	bic.w	r2, r2, #8
 80042e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f8:	2220      	movs	r2, #32
 80042fa:	409a      	lsls	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 808f 	beq.w	8004424 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8087 	beq.w	8004424 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431a:	2220      	movs	r2, #32
 800431c:	409a      	lsls	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b05      	cmp	r3, #5
 800432c:	d136      	bne.n	800439c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0216 	bic.w	r2, r2, #22
 800433c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800434c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_DMA_IRQHandler+0x1da>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f022 0208 	bic.w	r2, r2, #8
 800436c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004372:	223f      	movs	r2, #63	@ 0x3f
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438e:	2b00      	cmp	r3, #0
 8004390:	d07e      	beq.n	8004490 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
        }
        return;
 800439a:	e079      	b.n	8004490 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d01d      	beq.n	80043e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10d      	bne.n	80043d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d031      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
 80043c8:	e02c      	b.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
 80043ca:	bf00      	nop
 80043cc:	20000004 	.word	0x20000004
 80043d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d023      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
 80043e4:	e01e      	b.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10f      	bne.n	8004414 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0210 	bic.w	r2, r2, #16
 8004402:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004428:	2b00      	cmp	r3, #0
 800442a:	d032      	beq.n	8004492 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d022      	beq.n	800447e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2205      	movs	r2, #5
 800443c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0201 	bic.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	3301      	adds	r3, #1
 8004454:	60bb      	str	r3, [r7, #8]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	429a      	cmp	r2, r3
 800445a:	d307      	bcc.n	800446c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f2      	bne.n	8004450 <HAL_DMA_IRQHandler+0x2cc>
 800446a:	e000      	b.n	800446e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800446c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	4798      	blx	r3
 800448e:	e000      	b.n	8004492 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004490:	bf00      	nop
    }
  }
}
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80044b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b40      	cmp	r3, #64	@ 0x40
 80044c4:	d108      	bne.n	80044d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044d6:	e007      	b.n	80044e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68ba      	ldr	r2, [r7, #8]
 80044de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	60da      	str	r2, [r3, #12]
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	b2db      	uxtb	r3, r3
 8004502:	3b10      	subs	r3, #16
 8004504:	4a14      	ldr	r2, [pc, #80]	@ (8004558 <DMA_CalcBaseAndBitshift+0x64>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800450e:	4a13      	ldr	r2, [pc, #76]	@ (800455c <DMA_CalcBaseAndBitshift+0x68>)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b03      	cmp	r3, #3
 8004520:	d909      	bls.n	8004536 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800452a:	f023 0303 	bic.w	r3, r3, #3
 800452e:	1d1a      	adds	r2, r3, #4
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	659a      	str	r2, [r3, #88]	@ 0x58
 8004534:	e007      	b.n	8004546 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800453e:	f023 0303 	bic.w	r3, r3, #3
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	aaaaaaab 	.word	0xaaaaaaab
 800455c:	0800a438 	.word	0x0800a438

08004560 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004570:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11f      	bne.n	80045ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d856      	bhi.n	800462e <DMA_CheckFifoParam+0xce>
 8004580:	a201      	add	r2, pc, #4	@ (adr r2, 8004588 <DMA_CheckFifoParam+0x28>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	08004599 	.word	0x08004599
 800458c:	080045ab 	.word	0x080045ab
 8004590:	08004599 	.word	0x08004599
 8004594:	0800462f 	.word	0x0800462f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d046      	beq.n	8004632 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a8:	e043      	b.n	8004632 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045b2:	d140      	bne.n	8004636 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b8:	e03d      	b.n	8004636 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045c2:	d121      	bne.n	8004608 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d837      	bhi.n	800463a <DMA_CheckFifoParam+0xda>
 80045ca:	a201      	add	r2, pc, #4	@ (adr r2, 80045d0 <DMA_CheckFifoParam+0x70>)
 80045cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d0:	080045e1 	.word	0x080045e1
 80045d4:	080045e7 	.word	0x080045e7
 80045d8:	080045e1 	.word	0x080045e1
 80045dc:	080045f9 	.word	0x080045f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
      break;
 80045e4:	e030      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d025      	beq.n	800463e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f6:	e022      	b.n	800463e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004600:	d11f      	bne.n	8004642 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004606:	e01c      	b.n	8004642 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d903      	bls.n	8004616 <DMA_CheckFifoParam+0xb6>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d003      	beq.n	800461c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004614:	e018      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	73fb      	strb	r3, [r7, #15]
      break;
 800461a:	e015      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00e      	beq.n	8004646 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
      break;
 800462c:	e00b      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 800462e:	bf00      	nop
 8004630:	e00a      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004632:	bf00      	nop
 8004634:	e008      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004636:	bf00      	nop
 8004638:	e006      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 800463a:	bf00      	nop
 800463c:	e004      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 800463e:	bf00      	nop
 8004640:	e002      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;   
 8004642:	bf00      	nop
 8004644:	e000      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004646:	bf00      	nop
    }
  } 
  
  return status; 
 8004648:	7bfb      	ldrb	r3, [r7, #15]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop

08004658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004658:	b480      	push	{r7}
 800465a:	b089      	sub	sp, #36	@ 0x24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800466a:	2300      	movs	r3, #0
 800466c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800466e:	2300      	movs	r3, #0
 8004670:	61fb      	str	r3, [r7, #28]
 8004672:	e159      	b.n	8004928 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004674:	2201      	movs	r2, #1
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4013      	ands	r3, r2
 8004686:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	429a      	cmp	r2, r3
 800468e:	f040 8148 	bne.w	8004922 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b01      	cmp	r3, #1
 800469c:	d005      	beq.n	80046aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d130      	bne.n	800470c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	2203      	movs	r2, #3
 80046b6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4013      	ands	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046e0:	2201      	movs	r2, #1
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	43db      	mvns	r3, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4013      	ands	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f003 0201 	and.w	r2, r3, #1
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f003 0303 	and.w	r3, r3, #3
 8004714:	2b03      	cmp	r3, #3
 8004716:	d017      	beq.n	8004748 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	2203      	movs	r2, #3
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	43db      	mvns	r3, r3
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	4013      	ands	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d123      	bne.n	800479c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	08da      	lsrs	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3208      	adds	r2, #8
 800475c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004760:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	f003 0307 	and.w	r3, r3, #7
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	220f      	movs	r2, #15
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	f003 0307 	and.w	r3, r3, #7
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	08da      	lsrs	r2, r3, #3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3208      	adds	r2, #8
 8004796:	69b9      	ldr	r1, [r7, #24]
 8004798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	2203      	movs	r2, #3
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	4013      	ands	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 0203 	and.w	r2, r3, #3
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f000 80a2 	beq.w	8004922 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047de:	2300      	movs	r3, #0
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	4b57      	ldr	r3, [pc, #348]	@ (8004940 <HAL_GPIO_Init+0x2e8>)
 80047e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e6:	4a56      	ldr	r2, [pc, #344]	@ (8004940 <HAL_GPIO_Init+0x2e8>)
 80047e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80047ee:	4b54      	ldr	r3, [pc, #336]	@ (8004940 <HAL_GPIO_Init+0x2e8>)
 80047f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047fa:	4a52      	ldr	r2, [pc, #328]	@ (8004944 <HAL_GPIO_Init+0x2ec>)
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	089b      	lsrs	r3, r3, #2
 8004800:	3302      	adds	r3, #2
 8004802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	220f      	movs	r2, #15
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	43db      	mvns	r3, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4013      	ands	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a49      	ldr	r2, [pc, #292]	@ (8004948 <HAL_GPIO_Init+0x2f0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d019      	beq.n	800485a <HAL_GPIO_Init+0x202>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a48      	ldr	r2, [pc, #288]	@ (800494c <HAL_GPIO_Init+0x2f4>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_GPIO_Init+0x1fe>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a47      	ldr	r2, [pc, #284]	@ (8004950 <HAL_GPIO_Init+0x2f8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d00d      	beq.n	8004852 <HAL_GPIO_Init+0x1fa>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a46      	ldr	r2, [pc, #280]	@ (8004954 <HAL_GPIO_Init+0x2fc>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d007      	beq.n	800484e <HAL_GPIO_Init+0x1f6>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a45      	ldr	r2, [pc, #276]	@ (8004958 <HAL_GPIO_Init+0x300>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d101      	bne.n	800484a <HAL_GPIO_Init+0x1f2>
 8004846:	2304      	movs	r3, #4
 8004848:	e008      	b.n	800485c <HAL_GPIO_Init+0x204>
 800484a:	2307      	movs	r3, #7
 800484c:	e006      	b.n	800485c <HAL_GPIO_Init+0x204>
 800484e:	2303      	movs	r3, #3
 8004850:	e004      	b.n	800485c <HAL_GPIO_Init+0x204>
 8004852:	2302      	movs	r3, #2
 8004854:	e002      	b.n	800485c <HAL_GPIO_Init+0x204>
 8004856:	2301      	movs	r3, #1
 8004858:	e000      	b.n	800485c <HAL_GPIO_Init+0x204>
 800485a:	2300      	movs	r3, #0
 800485c:	69fa      	ldr	r2, [r7, #28]
 800485e:	f002 0203 	and.w	r2, r2, #3
 8004862:	0092      	lsls	r2, r2, #2
 8004864:	4093      	lsls	r3, r2
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4313      	orrs	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800486c:	4935      	ldr	r1, [pc, #212]	@ (8004944 <HAL_GPIO_Init+0x2ec>)
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	089b      	lsrs	r3, r3, #2
 8004872:	3302      	adds	r3, #2
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800487a:	4b38      	ldr	r3, [pc, #224]	@ (800495c <HAL_GPIO_Init+0x304>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	43db      	mvns	r3, r3
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	4013      	ands	r3, r2
 8004888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d003      	beq.n	800489e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004896:	69ba      	ldr	r2, [r7, #24]
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800489e:	4a2f      	ldr	r2, [pc, #188]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048a4:	4b2d      	ldr	r3, [pc, #180]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048c8:	4a24      	ldr	r2, [pc, #144]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048ce:	4b23      	ldr	r3, [pc, #140]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	43db      	mvns	r3, r3
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	4013      	ands	r3, r2
 80048dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80048ea:	69ba      	ldr	r2, [r7, #24]
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048f2:	4a1a      	ldr	r2, [pc, #104]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048f8:	4b18      	ldr	r3, [pc, #96]	@ (800495c <HAL_GPIO_Init+0x304>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	43db      	mvns	r3, r3
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	4013      	ands	r3, r2
 8004906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	4313      	orrs	r3, r2
 800491a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800491c:	4a0f      	ldr	r2, [pc, #60]	@ (800495c <HAL_GPIO_Init+0x304>)
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	3301      	adds	r3, #1
 8004926:	61fb      	str	r3, [r7, #28]
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	2b0f      	cmp	r3, #15
 800492c:	f67f aea2 	bls.w	8004674 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004930:	bf00      	nop
 8004932:	bf00      	nop
 8004934:	3724      	adds	r7, #36	@ 0x24
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40023800 	.word	0x40023800
 8004944:	40013800 	.word	0x40013800
 8004948:	40020000 	.word	0x40020000
 800494c:	40020400 	.word	0x40020400
 8004950:	40020800 	.word	0x40020800
 8004954:	40020c00 	.word	0x40020c00
 8004958:	40021000 	.word	0x40021000
 800495c:	40013c00 	.word	0x40013c00

08004960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	807b      	strh	r3, [r7, #2]
 800496c:	4613      	mov	r3, r2
 800496e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004970:	787b      	ldrb	r3, [r7, #1]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004976:	887a      	ldrh	r2, [r7, #2]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800497c:	e003      	b.n	8004986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800497e:	887b      	ldrh	r3, [r7, #2]
 8004980:	041a      	lsls	r2, r3, #16
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	619a      	str	r2, [r3, #24]
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	4603      	mov	r3, r0
 800499c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800499e:	4b08      	ldr	r3, [pc, #32]	@ (80049c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049a0:	695a      	ldr	r2, [r3, #20]
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d006      	beq.n	80049b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049aa:	4a05      	ldr	r2, [pc, #20]	@ (80049c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049b0:	88fb      	ldrh	r3, [r7, #6]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fc ff6a 	bl	800188c <HAL_GPIO_EXTI_Callback>
  }
}
 80049b8:	bf00      	nop
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	40013c00 	.word	0x40013c00

080049c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e267      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d075      	beq.n	8004ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049e2:	4b88      	ldr	r3, [pc, #544]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f003 030c 	and.w	r3, r3, #12
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d00c      	beq.n	8004a08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ee:	4b85      	ldr	r3, [pc, #532]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049f6:	2b08      	cmp	r3, #8
 80049f8:	d112      	bne.n	8004a20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fa:	4b82      	ldr	r3, [pc, #520]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a06:	d10b      	bne.n	8004a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a08:	4b7e      	ldr	r3, [pc, #504]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d05b      	beq.n	8004acc <HAL_RCC_OscConfig+0x108>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d157      	bne.n	8004acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e242      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a28:	d106      	bne.n	8004a38 <HAL_RCC_OscConfig+0x74>
 8004a2a:	4b76      	ldr	r3, [pc, #472]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a75      	ldr	r2, [pc, #468]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	e01d      	b.n	8004a74 <HAL_RCC_OscConfig+0xb0>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0x98>
 8004a42:	4b70      	ldr	r3, [pc, #448]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a6f      	ldr	r2, [pc, #444]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a6c      	ldr	r2, [pc, #432]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e00b      	b.n	8004a74 <HAL_RCC_OscConfig+0xb0>
 8004a5c:	4b69      	ldr	r3, [pc, #420]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a68      	ldr	r2, [pc, #416]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a66:	6013      	str	r3, [r2, #0]
 8004a68:	4b66      	ldr	r3, [pc, #408]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a65      	ldr	r2, [pc, #404]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d013      	beq.n	8004aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7fe fb8c 	bl	8003198 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a84:	f7fe fb88 	bl	8003198 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	@ 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e207      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	4b5b      	ldr	r3, [pc, #364]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0f0      	beq.n	8004a84 <HAL_RCC_OscConfig+0xc0>
 8004aa2:	e014      	b.n	8004ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa4:	f7fe fb78 	bl	8003198 <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aac:	f7fe fb74 	bl	8003198 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b64      	cmp	r3, #100	@ 0x64
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e1f3      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	4b51      	ldr	r3, [pc, #324]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0xe8>
 8004aca:	e000      	b.n	8004ace <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d063      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ada:	4b4a      	ldr	r3, [pc, #296]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 030c 	and.w	r3, r3, #12
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ae6:	4b47      	ldr	r3, [pc, #284]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d11c      	bne.n	8004b2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004af2:	4b44      	ldr	r3, [pc, #272]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d116      	bne.n	8004b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004afe:	4b41      	ldr	r3, [pc, #260]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d005      	beq.n	8004b16 <HAL_RCC_OscConfig+0x152>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d001      	beq.n	8004b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e1c7      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b16:	4b3b      	ldr	r3, [pc, #236]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	4937      	ldr	r1, [pc, #220]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2a:	e03a      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d020      	beq.n	8004b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b34:	4b34      	ldr	r3, [pc, #208]	@ (8004c08 <HAL_RCC_OscConfig+0x244>)
 8004b36:	2201      	movs	r2, #1
 8004b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3a:	f7fe fb2d 	bl	8003198 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b42:	f7fe fb29 	bl	8003198 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e1a8      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b54:	4b2b      	ldr	r3, [pc, #172]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b60:	4b28      	ldr	r3, [pc, #160]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	4925      	ldr	r1, [pc, #148]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	600b      	str	r3, [r1, #0]
 8004b74:	e015      	b.n	8004ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b76:	4b24      	ldr	r3, [pc, #144]	@ (8004c08 <HAL_RCC_OscConfig+0x244>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fe fb0c 	bl	8003198 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b84:	f7fe fb08 	bl	8003198 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e187      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b96:	4b1b      	ldr	r3, [pc, #108]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f0      	bne.n	8004b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d036      	beq.n	8004c1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d016      	beq.n	8004be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bb6:	4b15      	ldr	r3, [pc, #84]	@ (8004c0c <HAL_RCC_OscConfig+0x248>)
 8004bb8:	2201      	movs	r2, #1
 8004bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bbc:	f7fe faec 	bl	8003198 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc4:	f7fe fae8 	bl	8003198 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e167      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f0      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x200>
 8004be2:	e01b      	b.n	8004c1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_RCC_OscConfig+0x248>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bea:	f7fe fad5 	bl	8003198 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf0:	e00e      	b.n	8004c10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf2:	f7fe fad1 	bl	8003198 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d907      	bls.n	8004c10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e150      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
 8004c04:	40023800 	.word	0x40023800
 8004c08:	42470000 	.word	0x42470000
 8004c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c10:	4b88      	ldr	r3, [pc, #544]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1ea      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8097 	beq.w	8004d58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c2e:	4b81      	ldr	r3, [pc, #516]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10f      	bne.n	8004c5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	4a7c      	ldr	r2, [pc, #496]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c56:	2301      	movs	r3, #1
 8004c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5a:	4b77      	ldr	r3, [pc, #476]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d118      	bne.n	8004c98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c66:	4b74      	ldr	r3, [pc, #464]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a73      	ldr	r2, [pc, #460]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c72:	f7fe fa91 	bl	8003198 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7a:	f7fe fa8d 	bl	8003198 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e10c      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004e38 <HAL_RCC_OscConfig+0x474>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d106      	bne.n	8004cae <HAL_RCC_OscConfig+0x2ea>
 8004ca0:	4b64      	ldr	r3, [pc, #400]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca4:	4a63      	ldr	r2, [pc, #396]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cac:	e01c      	b.n	8004ce8 <HAL_RCC_OscConfig+0x324>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d10c      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x30c>
 8004cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cba:	4a5e      	ldr	r2, [pc, #376]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cbc:	f043 0304 	orr.w	r3, r3, #4
 8004cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cce:	e00b      	b.n	8004ce8 <HAL_RCC_OscConfig+0x324>
 8004cd0:	4b58      	ldr	r3, [pc, #352]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd4:	4a57      	ldr	r2, [pc, #348]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cd6:	f023 0301 	bic.w	r3, r3, #1
 8004cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cdc:	4b55      	ldr	r3, [pc, #340]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce0:	4a54      	ldr	r2, [pc, #336]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	f023 0304 	bic.w	r3, r3, #4
 8004ce6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d015      	beq.n	8004d1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fe fa52 	bl	8003198 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cf6:	e00a      	b.n	8004d0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fe fa4e 	bl	8003198 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e0cb      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0e:	4b49      	ldr	r3, [pc, #292]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0ee      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x334>
 8004d1a:	e014      	b.n	8004d46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1c:	f7fe fa3c 	bl	8003198 <HAL_GetTick>
 8004d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fe fa38 	bl	8003198 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e0b5      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1ee      	bne.n	8004d24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d46:	7dfb      	ldrb	r3, [r7, #23]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d105      	bne.n	8004d58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d4c:	4b39      	ldr	r3, [pc, #228]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	4a38      	ldr	r2, [pc, #224]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80a1 	beq.w	8004ea4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d62:	4b34      	ldr	r3, [pc, #208]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	2b08      	cmp	r3, #8
 8004d6c:	d05c      	beq.n	8004e28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d141      	bne.n	8004dfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d76:	4b31      	ldr	r3, [pc, #196]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7fe fa0c 	bl	8003198 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d84:	f7fe fa08 	bl	8003198 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e087      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d96:	4b27      	ldr	r3, [pc, #156]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69da      	ldr	r2, [r3, #28]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	019b      	lsls	r3, r3, #6
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db8:	085b      	lsrs	r3, r3, #1
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	061b      	lsls	r3, r3, #24
 8004dc6:	491b      	ldr	r1, [pc, #108]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004dce:	2201      	movs	r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd2:	f7fe f9e1 	bl	8003198 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dda:	f7fe f9dd 	bl	8003198 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e05c      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dec:	4b11      	ldr	r3, [pc, #68]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0f0      	beq.n	8004dda <HAL_RCC_OscConfig+0x416>
 8004df8:	e054      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dfa:	4b10      	ldr	r3, [pc, #64]	@ (8004e3c <HAL_RCC_OscConfig+0x478>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e00:	f7fe f9ca 	bl	8003198 <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e08:	f7fe f9c6 	bl	8003198 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e045      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e1a:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1f0      	bne.n	8004e08 <HAL_RCC_OscConfig+0x444>
 8004e26:	e03d      	b.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d107      	bne.n	8004e40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e038      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
 8004e34:	40023800 	.word	0x40023800
 8004e38:	40007000 	.word	0x40007000
 8004e3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e40:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb0 <HAL_RCC_OscConfig+0x4ec>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d028      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d121      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d11a      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e70:	4013      	ands	r3, r2
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d111      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e86:	085b      	lsrs	r3, r3, #1
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d107      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d001      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e000      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3718      	adds	r7, #24
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40023800 	.word	0x40023800

08004eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e0cc      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec8:	4b68      	ldr	r3, [pc, #416]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d90c      	bls.n	8004ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed6:	4b65      	ldr	r3, [pc, #404]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ede:	4b63      	ldr	r3, [pc, #396]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d001      	beq.n	8004ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0b8      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d020      	beq.n	8004f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d005      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f08:	4b59      	ldr	r3, [pc, #356]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	4a58      	ldr	r2, [pc, #352]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f20:	4b53      	ldr	r3, [pc, #332]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	4a52      	ldr	r2, [pc, #328]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2c:	4b50      	ldr	r3, [pc, #320]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	494d      	ldr	r1, [pc, #308]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d044      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d107      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f52:	4b47      	ldr	r3, [pc, #284]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d119      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e07f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d003      	beq.n	8004f72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6e:	2b03      	cmp	r3, #3
 8004f70:	d107      	bne.n	8004f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f72:	4b3f      	ldr	r3, [pc, #252]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e06f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f82:	4b3b      	ldr	r3, [pc, #236]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e067      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f92:	4b37      	ldr	r3, [pc, #220]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f023 0203 	bic.w	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	4934      	ldr	r1, [pc, #208]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa4:	f7fe f8f8 	bl	8003198 <HAL_GetTick>
 8004fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004faa:	e00a      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fac:	f7fe f8f4 	bl	8003198 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e04f      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 020c 	and.w	r2, r3, #12
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1eb      	bne.n	8004fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b25      	ldr	r3, [pc, #148]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d20c      	bcs.n	8004ffc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b22      	ldr	r3, [pc, #136]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	b2d2      	uxtb	r2, r2
 8004fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fea:	4b20      	ldr	r3, [pc, #128]	@ (800506c <HAL_RCC_ClockConfig+0x1b8>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d001      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e032      	b.n	8005062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0304 	and.w	r3, r3, #4
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005008:	4b19      	ldr	r3, [pc, #100]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	4916      	ldr	r1, [pc, #88]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	4313      	orrs	r3, r2
 8005018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b00      	cmp	r3, #0
 8005024:	d009      	beq.n	800503a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005026:	4b12      	ldr	r3, [pc, #72]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	490e      	ldr	r1, [pc, #56]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	4313      	orrs	r3, r2
 8005038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800503a:	f000 f821 	bl	8005080 <HAL_RCC_GetSysClockFreq>
 800503e:	4602      	mov	r2, r0
 8005040:	4b0b      	ldr	r3, [pc, #44]	@ (8005070 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	091b      	lsrs	r3, r3, #4
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	490a      	ldr	r1, [pc, #40]	@ (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 800504c:	5ccb      	ldrb	r3, [r1, r3]
 800504e:	fa22 f303 	lsr.w	r3, r2, r3
 8005052:	4a09      	ldr	r2, [pc, #36]	@ (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8005054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005056:	4b09      	ldr	r3, [pc, #36]	@ (800507c <HAL_RCC_ClockConfig+0x1c8>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4618      	mov	r0, r3
 800505c:	f7fe f858 	bl	8003110 <HAL_InitTick>

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40023c00 	.word	0x40023c00
 8005070:	40023800 	.word	0x40023800
 8005074:	0800a420 	.word	0x0800a420
 8005078:	20000004 	.word	0x20000004
 800507c:	20000008 	.word	0x20000008

08005080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005084:	b090      	sub	sp, #64	@ 0x40
 8005086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005098:	4b59      	ldr	r3, [pc, #356]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d00d      	beq.n	80050c0 <HAL_RCC_GetSysClockFreq+0x40>
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	f200 80a1 	bhi.w	80051ec <HAL_RCC_GetSysClockFreq+0x16c>
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0x34>
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d003      	beq.n	80050ba <HAL_RCC_GetSysClockFreq+0x3a>
 80050b2:	e09b      	b.n	80051ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050b4:	4b53      	ldr	r3, [pc, #332]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x184>)
 80050b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050b8:	e09b      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ba:	4b53      	ldr	r3, [pc, #332]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x188>)
 80050bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80050be:	e098      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050c0:	4b4f      	ldr	r3, [pc, #316]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050ca:	4b4d      	ldr	r3, [pc, #308]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d028      	beq.n	8005128 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050d6:	4b4a      	ldr	r3, [pc, #296]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	099b      	lsrs	r3, r3, #6
 80050dc:	2200      	movs	r2, #0
 80050de:	623b      	str	r3, [r7, #32]
 80050e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80050e8:	2100      	movs	r1, #0
 80050ea:	4b47      	ldr	r3, [pc, #284]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x188>)
 80050ec:	fb03 f201 	mul.w	r2, r3, r1
 80050f0:	2300      	movs	r3, #0
 80050f2:	fb00 f303 	mul.w	r3, r0, r3
 80050f6:	4413      	add	r3, r2
 80050f8:	4a43      	ldr	r2, [pc, #268]	@ (8005208 <HAL_RCC_GetSysClockFreq+0x188>)
 80050fa:	fba0 1202 	umull	r1, r2, r0, r2
 80050fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005100:	460a      	mov	r2, r1
 8005102:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005106:	4413      	add	r3, r2
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800510a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800510c:	2200      	movs	r2, #0
 800510e:	61bb      	str	r3, [r7, #24]
 8005110:	61fa      	str	r2, [r7, #28]
 8005112:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005116:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800511a:	f7fb fdbd 	bl	8000c98 <__aeabi_uldivmod>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4613      	mov	r3, r2
 8005124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005126:	e053      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005128:	4b35      	ldr	r3, [pc, #212]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	099b      	lsrs	r3, r3, #6
 800512e:	2200      	movs	r2, #0
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	617a      	str	r2, [r7, #20]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800513a:	f04f 0b00 	mov.w	fp, #0
 800513e:	4652      	mov	r2, sl
 8005140:	465b      	mov	r3, fp
 8005142:	f04f 0000 	mov.w	r0, #0
 8005146:	f04f 0100 	mov.w	r1, #0
 800514a:	0159      	lsls	r1, r3, #5
 800514c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005150:	0150      	lsls	r0, r2, #5
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	ebb2 080a 	subs.w	r8, r2, sl
 800515a:	eb63 090b 	sbc.w	r9, r3, fp
 800515e:	f04f 0200 	mov.w	r2, #0
 8005162:	f04f 0300 	mov.w	r3, #0
 8005166:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800516a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800516e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005172:	ebb2 0408 	subs.w	r4, r2, r8
 8005176:	eb63 0509 	sbc.w	r5, r3, r9
 800517a:	f04f 0200 	mov.w	r2, #0
 800517e:	f04f 0300 	mov.w	r3, #0
 8005182:	00eb      	lsls	r3, r5, #3
 8005184:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005188:	00e2      	lsls	r2, r4, #3
 800518a:	4614      	mov	r4, r2
 800518c:	461d      	mov	r5, r3
 800518e:	eb14 030a 	adds.w	r3, r4, sl
 8005192:	603b      	str	r3, [r7, #0]
 8005194:	eb45 030b 	adc.w	r3, r5, fp
 8005198:	607b      	str	r3, [r7, #4]
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	f04f 0300 	mov.w	r3, #0
 80051a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051a6:	4629      	mov	r1, r5
 80051a8:	028b      	lsls	r3, r1, #10
 80051aa:	4621      	mov	r1, r4
 80051ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051b0:	4621      	mov	r1, r4
 80051b2:	028a      	lsls	r2, r1, #10
 80051b4:	4610      	mov	r0, r2
 80051b6:	4619      	mov	r1, r3
 80051b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ba:	2200      	movs	r2, #0
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	60fa      	str	r2, [r7, #12]
 80051c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051c4:	f7fb fd68 	bl	8000c98 <__aeabi_uldivmod>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4613      	mov	r3, r2
 80051ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80051d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x180>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	0c1b      	lsrs	r3, r3, #16
 80051d6:	f003 0303 	and.w	r3, r3, #3
 80051da:	3301      	adds	r3, #1
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80051e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80051e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051ea:	e002      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051ec:	4b05      	ldr	r3, [pc, #20]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x184>)
 80051ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80051f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3740      	adds	r7, #64	@ 0x40
 80051f8:	46bd      	mov	sp, r7
 80051fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800
 8005204:	00f42400 	.word	0x00f42400
 8005208:	01312d00 	.word	0x01312d00

0800520c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005210:	4b03      	ldr	r3, [pc, #12]	@ (8005220 <HAL_RCC_GetHCLKFreq+0x14>)
 8005212:	681b      	ldr	r3, [r3, #0]
}
 8005214:	4618      	mov	r0, r3
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000004 	.word	0x20000004

08005224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005228:	f7ff fff0 	bl	800520c <HAL_RCC_GetHCLKFreq>
 800522c:	4602      	mov	r2, r0
 800522e:	4b05      	ldr	r3, [pc, #20]	@ (8005244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	0a9b      	lsrs	r3, r3, #10
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	4903      	ldr	r1, [pc, #12]	@ (8005248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800523a:	5ccb      	ldrb	r3, [r1, r3]
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40023800 	.word	0x40023800
 8005248:	0800a430 	.word	0x0800a430

0800524c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005250:	f7ff ffdc 	bl	800520c <HAL_RCC_GetHCLKFreq>
 8005254:	4602      	mov	r2, r0
 8005256:	4b05      	ldr	r3, [pc, #20]	@ (800526c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0b5b      	lsrs	r3, r3, #13
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4903      	ldr	r1, [pc, #12]	@ (8005270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005262:	5ccb      	ldrb	r3, [r1, r3]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005268:	4618      	mov	r0, r3
 800526a:	bd80      	pop	{r7, pc}
 800526c:	40023800 	.word	0x40023800
 8005270:	0800a430 	.word	0x0800a430

08005274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b082      	sub	sp, #8
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e041      	b.n	800530a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fd fbcc 	bl	8002a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3304      	adds	r3, #4
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f000 fcd6 	bl	8005c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3708      	adds	r7, #8
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
	...

08005314 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b01      	cmp	r3, #1
 8005326:	d001      	beq.n	800532c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e044      	b.n	80053b6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2202      	movs	r2, #2
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68da      	ldr	r2, [r3, #12]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0201 	orr.w	r2, r2, #1
 8005342:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <HAL_TIM_Base_Start_IT+0xb0>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d018      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x6c>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005356:	d013      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x6c>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a1a      	ldr	r2, [pc, #104]	@ (80053c8 <HAL_TIM_Base_Start_IT+0xb4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d00e      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x6c>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a19      	ldr	r2, [pc, #100]	@ (80053cc <HAL_TIM_Base_Start_IT+0xb8>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d009      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x6c>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a17      	ldr	r2, [pc, #92]	@ (80053d0 <HAL_TIM_Base_Start_IT+0xbc>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d004      	beq.n	8005380 <HAL_TIM_Base_Start_IT+0x6c>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a16      	ldr	r2, [pc, #88]	@ (80053d4 <HAL_TIM_Base_Start_IT+0xc0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d111      	bne.n	80053a4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2b06      	cmp	r3, #6
 8005390:	d010      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f042 0201 	orr.w	r2, r2, #1
 80053a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a2:	e007      	b.n	80053b4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40000400 	.word	0x40000400
 80053cc:	40000800 	.word	0x40000800
 80053d0:	40000c00 	.word	0x40000c00
 80053d4:	40014000 	.word	0x40014000

080053d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e041      	b.n	800546e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d106      	bne.n	8005404 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f839 	bl	8005476 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f000 fc24 	bl	8005c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b086      	sub	sp, #24
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
 8005492:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e097      	b.n	80055ce <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d106      	bne.n	80054b8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7fd fb06 	bl	8002ac4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	6812      	ldr	r2, [r2, #0]
 80054ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054ce:	f023 0307 	bic.w	r3, r3, #7
 80054d2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	3304      	adds	r3, #4
 80054dc:	4619      	mov	r1, r3
 80054de:	4610      	mov	r0, r2
 80054e0:	f000 fbc0 	bl	8005c64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800550c:	f023 0303 	bic.w	r3, r3, #3
 8005510:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	021b      	lsls	r3, r3, #8
 800551c:	4313      	orrs	r3, r2
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800552a:	f023 030c 	bic.w	r3, r3, #12
 800552e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005536:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800553a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	69db      	ldr	r3, [r3, #28]
 8005544:	021b      	lsls	r3, r3, #8
 8005546:	4313      	orrs	r3, r2
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	4313      	orrs	r3, r2
 800554c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	011a      	lsls	r2, r3, #4
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	031b      	lsls	r3, r3, #12
 800555a:	4313      	orrs	r3, r2
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	4313      	orrs	r3, r2
 8005560:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005568:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005570:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	4313      	orrs	r3, r2
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4313      	orrs	r3, r2
 8005582:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3718      	adds	r7, #24
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b084      	sub	sp, #16
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
 80055de:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055e6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055ee:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055f6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80055fe:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d110      	bne.n	8005628 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005606:	7bfb      	ldrb	r3, [r7, #15]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d102      	bne.n	8005612 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800560c:	7b7b      	ldrb	r3, [r7, #13]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d001      	beq.n	8005616 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e089      	b.n	800572a <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2202      	movs	r2, #2
 800561a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2202      	movs	r2, #2
 8005622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005626:	e031      	b.n	800568c <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	2b04      	cmp	r3, #4
 800562c:	d110      	bne.n	8005650 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800562e:	7bbb      	ldrb	r3, [r7, #14]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d102      	bne.n	800563a <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005634:	7b3b      	ldrb	r3, [r7, #12]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d001      	beq.n	800563e <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e075      	b.n	800572a <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2202      	movs	r2, #2
 800564a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800564e:	e01d      	b.n	800568c <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d108      	bne.n	8005668 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005656:	7bbb      	ldrb	r3, [r7, #14]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d105      	bne.n	8005668 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800565c:	7b7b      	ldrb	r3, [r7, #13]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d102      	bne.n	8005668 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005662:	7b3b      	ldrb	r3, [r7, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d001      	beq.n	800566c <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e05e      	b.n	800572a <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_TIM_Encoder_Start_IT+0xc4>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b04      	cmp	r3, #4
 8005696:	d010      	beq.n	80056ba <HAL_TIM_Encoder_Start_IT+0xe4>
 8005698:	e01f      	b.n	80056da <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2201      	movs	r2, #1
 80056a0:	2100      	movs	r1, #0
 80056a2:	4618      	mov	r0, r3
 80056a4:	f000 fd90 	bl	80061c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f042 0202 	orr.w	r2, r2, #2
 80056b6:	60da      	str	r2, [r3, #12]
      break;
 80056b8:	e02e      	b.n	8005718 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2201      	movs	r2, #1
 80056c0:	2104      	movs	r1, #4
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 fd80 	bl	80061c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0204 	orr.w	r2, r2, #4
 80056d6:	60da      	str	r2, [r3, #12]
      break;
 80056d8:	e01e      	b.n	8005718 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2201      	movs	r2, #1
 80056e0:	2100      	movs	r1, #0
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fd70 	bl	80061c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2201      	movs	r2, #1
 80056ee:	2104      	movs	r1, #4
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fd69 	bl	80061c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f042 0202 	orr.w	r2, r2, #2
 8005704:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68da      	ldr	r2, [r3, #12]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f042 0204 	orr.w	r2, r2, #4
 8005714:	60da      	str	r2, [r3, #12]
      break;
 8005716:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0201 	orr.w	r2, r2, #1
 8005726:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b084      	sub	sp, #16
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d020      	beq.n	8005796 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d01b      	beq.n	8005796 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f06f 0202 	mvn.w	r2, #2
 8005766:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	f003 0303 	and.w	r3, r3, #3
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7fc f831 	bl	80017e4 <HAL_TIM_IC_CaptureCallback>
 8005782:	e005      	b.n	8005790 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fa4e 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fa55 	bl	8005c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d020      	beq.n	80057e2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d01b      	beq.n	80057e2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f06f 0204 	mvn.w	r2, #4
 80057b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2202      	movs	r2, #2
 80057b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d003      	beq.n	80057d0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7fc f80b 	bl	80017e4 <HAL_TIM_IC_CaptureCallback>
 80057ce:	e005      	b.n	80057dc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 fa28 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fa2f 	bl	8005c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d020      	beq.n	800582e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d01b      	beq.n	800582e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f06f 0208 	mvn.w	r2, #8
 80057fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2204      	movs	r2, #4
 8005804:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f7fb ffe5 	bl	80017e4 <HAL_TIM_IC_CaptureCallback>
 800581a:	e005      	b.n	8005828 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 fa02 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 fa09 	bl	8005c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f003 0310 	and.w	r3, r3, #16
 8005834:	2b00      	cmp	r3, #0
 8005836:	d020      	beq.n	800587a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	2b00      	cmp	r3, #0
 8005840:	d01b      	beq.n	800587a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f06f 0210 	mvn.w	r2, #16
 800584a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2208      	movs	r2, #8
 8005850:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800585c:	2b00      	cmp	r3, #0
 800585e:	d003      	beq.n	8005868 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7fb ffbf 	bl	80017e4 <HAL_TIM_IC_CaptureCallback>
 8005866:	e005      	b.n	8005874 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 f9dc 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f9e3 	bl	8005c3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00c      	beq.n	800589e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d007      	beq.n	800589e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f06f 0201 	mvn.w	r2, #1
 8005896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7fb ffbd 	bl	8001818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00c      	beq.n	80058c2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fd73 	bl	80063a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00c      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d007      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f9b4 	bl	8005c4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	f003 0320 	and.w	r3, r3, #32
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00c      	beq.n	800590a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f06f 0220 	mvn.w	r2, #32
 8005902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 fd45 	bl	8006394 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
	...

08005914 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005920:	2300      	movs	r3, #0
 8005922:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800592a:	2b01      	cmp	r3, #1
 800592c:	d101      	bne.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800592e:	2302      	movs	r3, #2
 8005930:	e0ae      	b.n	8005a90 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b0c      	cmp	r3, #12
 800593e:	f200 809f 	bhi.w	8005a80 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005942:	a201      	add	r2, pc, #4	@ (adr r2, 8005948 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005948:	0800597d 	.word	0x0800597d
 800594c:	08005a81 	.word	0x08005a81
 8005950:	08005a81 	.word	0x08005a81
 8005954:	08005a81 	.word	0x08005a81
 8005958:	080059bd 	.word	0x080059bd
 800595c:	08005a81 	.word	0x08005a81
 8005960:	08005a81 	.word	0x08005a81
 8005964:	08005a81 	.word	0x08005a81
 8005968:	080059ff 	.word	0x080059ff
 800596c:	08005a81 	.word	0x08005a81
 8005970:	08005a81 	.word	0x08005a81
 8005974:	08005a81 	.word	0x08005a81
 8005978:	08005a3f 	.word	0x08005a3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68b9      	ldr	r1, [r7, #8]
 8005982:	4618      	mov	r0, r3
 8005984:	f000 f9fa 	bl	8005d7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699a      	ldr	r2, [r3, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0208 	orr.w	r2, r2, #8
 8005996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699a      	ldr	r2, [r3, #24]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0204 	bic.w	r2, r2, #4
 80059a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6999      	ldr	r1, [r3, #24]
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	619a      	str	r2, [r3, #24]
      break;
 80059ba:	e064      	b.n	8005a86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 fa40 	bl	8005e48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699a      	ldr	r2, [r3, #24]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6999      	ldr	r1, [r3, #24]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	021a      	lsls	r2, r3, #8
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	619a      	str	r2, [r3, #24]
      break;
 80059fc:	e043      	b.n	8005a86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68b9      	ldr	r1, [r7, #8]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 fa8b 	bl	8005f20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69da      	ldr	r2, [r3, #28]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0208 	orr.w	r2, r2, #8
 8005a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69da      	ldr	r2, [r3, #28]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0204 	bic.w	r2, r2, #4
 8005a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69d9      	ldr	r1, [r3, #28]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	691a      	ldr	r2, [r3, #16]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	61da      	str	r2, [r3, #28]
      break;
 8005a3c:	e023      	b.n	8005a86 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	68b9      	ldr	r1, [r7, #8]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fad5 	bl	8005ff4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69da      	ldr	r2, [r3, #28]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69d9      	ldr	r1, [r3, #28]
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	021a      	lsls	r2, r3, #8
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	61da      	str	r2, [r3, #28]
      break;
 8005a7e:	e002      	b.n	8005a86 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	75fb      	strb	r3, [r7, #23]
      break;
 8005a84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3718      	adds	r7, #24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e0b4      	b.n	8005c1e <HAL_TIM_ConfigClockSource+0x186>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005aec:	d03e      	beq.n	8005b6c <HAL_TIM_ConfigClockSource+0xd4>
 8005aee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005af2:	f200 8087 	bhi.w	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005af6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005afa:	f000 8086 	beq.w	8005c0a <HAL_TIM_ConfigClockSource+0x172>
 8005afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b02:	d87f      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b70      	cmp	r3, #112	@ 0x70
 8005b06:	d01a      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0xa6>
 8005b08:	2b70      	cmp	r3, #112	@ 0x70
 8005b0a:	d87b      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b60      	cmp	r3, #96	@ 0x60
 8005b0e:	d050      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0x11a>
 8005b10:	2b60      	cmp	r3, #96	@ 0x60
 8005b12:	d877      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b50      	cmp	r3, #80	@ 0x50
 8005b16:	d03c      	beq.n	8005b92 <HAL_TIM_ConfigClockSource+0xfa>
 8005b18:	2b50      	cmp	r3, #80	@ 0x50
 8005b1a:	d873      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b40      	cmp	r3, #64	@ 0x40
 8005b1e:	d058      	beq.n	8005bd2 <HAL_TIM_ConfigClockSource+0x13a>
 8005b20:	2b40      	cmp	r3, #64	@ 0x40
 8005b22:	d86f      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b30      	cmp	r3, #48	@ 0x30
 8005b26:	d064      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b28:	2b30      	cmp	r3, #48	@ 0x30
 8005b2a:	d86b      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b2c:	2b20      	cmp	r3, #32
 8005b2e:	d060      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b30:	2b20      	cmp	r3, #32
 8005b32:	d867      	bhi.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d05c      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b38:	2b10      	cmp	r3, #16
 8005b3a:	d05a      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b3c:	e062      	b.n	8005c04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b4e:	f000 fb1b 	bl	8006188 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	609a      	str	r2, [r3, #8]
      break;
 8005b6a:	e04f      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b7c:	f000 fb04 	bl	8006188 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689a      	ldr	r2, [r3, #8]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b8e:	609a      	str	r2, [r3, #8]
      break;
 8005b90:	e03c      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	f000 fa78 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2150      	movs	r1, #80	@ 0x50
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 fad1 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005bb0:	e02c      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f000 fa97 	bl	80060f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2160      	movs	r1, #96	@ 0x60
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fac1 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005bd0:	e01c      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bde:	461a      	mov	r2, r3
 8005be0:	f000 fa58 	bl	8006094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2140      	movs	r1, #64	@ 0x40
 8005bea:	4618      	mov	r0, r3
 8005bec:	f000 fab1 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005bf0:	e00c      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4610      	mov	r0, r2
 8005bfe:	f000 faa8 	bl	8006152 <TIM_ITRx_SetConfig>
      break;
 8005c02:	e003      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	73fb      	strb	r3, [r7, #15]
      break;
 8005c08:	e000      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr

08005c3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
	...

08005c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a3a      	ldr	r2, [pc, #232]	@ (8005d60 <TIM_Base_SetConfig+0xfc>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d00f      	beq.n	8005c9c <TIM_Base_SetConfig+0x38>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c82:	d00b      	beq.n	8005c9c <TIM_Base_SetConfig+0x38>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a37      	ldr	r2, [pc, #220]	@ (8005d64 <TIM_Base_SetConfig+0x100>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d007      	beq.n	8005c9c <TIM_Base_SetConfig+0x38>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a36      	ldr	r2, [pc, #216]	@ (8005d68 <TIM_Base_SetConfig+0x104>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d003      	beq.n	8005c9c <TIM_Base_SetConfig+0x38>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a35      	ldr	r2, [pc, #212]	@ (8005d6c <TIM_Base_SetConfig+0x108>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d108      	bne.n	8005cae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a2b      	ldr	r2, [pc, #172]	@ (8005d60 <TIM_Base_SetConfig+0xfc>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01b      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbc:	d017      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a28      	ldr	r2, [pc, #160]	@ (8005d64 <TIM_Base_SetConfig+0x100>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d013      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a27      	ldr	r2, [pc, #156]	@ (8005d68 <TIM_Base_SetConfig+0x104>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00f      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a26      	ldr	r2, [pc, #152]	@ (8005d6c <TIM_Base_SetConfig+0x108>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d00b      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a25      	ldr	r2, [pc, #148]	@ (8005d70 <TIM_Base_SetConfig+0x10c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d007      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a24      	ldr	r2, [pc, #144]	@ (8005d74 <TIM_Base_SetConfig+0x110>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d003      	beq.n	8005cee <TIM_Base_SetConfig+0x8a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a23      	ldr	r2, [pc, #140]	@ (8005d78 <TIM_Base_SetConfig+0x114>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d108      	bne.n	8005d00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a0e      	ldr	r2, [pc, #56]	@ (8005d60 <TIM_Base_SetConfig+0xfc>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d103      	bne.n	8005d34 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	691a      	ldr	r2, [r3, #16]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d105      	bne.n	8005d52 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f023 0201 	bic.w	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	611a      	str	r2, [r3, #16]
  }
}
 8005d52:	bf00      	nop
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40010000 	.word	0x40010000
 8005d64:	40000400 	.word	0x40000400
 8005d68:	40000800 	.word	0x40000800
 8005d6c:	40000c00 	.word	0x40000c00
 8005d70:	40014000 	.word	0x40014000
 8005d74:	40014400 	.word	0x40014400
 8005d78:	40014800 	.word	0x40014800

08005d7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f023 0201 	bic.w	r2, r3, #1
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f023 0302 	bic.w	r3, r3, #2
 8005dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e44 <TIM_OC1_SetConfig+0xc8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d10c      	bne.n	8005df2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	f023 0308 	bic.w	r3, r3, #8
 8005dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	f023 0304 	bic.w	r3, r3, #4
 8005df0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a13      	ldr	r2, [pc, #76]	@ (8005e44 <TIM_OC1_SetConfig+0xc8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d111      	bne.n	8005e1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	621a      	str	r2, [r3, #32]
}
 8005e38:	bf00      	nop
 8005e3a:	371c      	adds	r7, #28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	40010000 	.word	0x40010000

08005e48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b087      	sub	sp, #28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	f023 0210 	bic.w	r2, r3, #16
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	021b      	lsls	r3, r3, #8
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 0320 	bic.w	r3, r3, #32
 8005e92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8005f1c <TIM_OC2_SetConfig+0xd4>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d10d      	bne.n	8005ec4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ec2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a15      	ldr	r2, [pc, #84]	@ (8005f1c <TIM_OC2_SetConfig+0xd4>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d113      	bne.n	8005ef4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ed2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	621a      	str	r2, [r3, #32]
}
 8005f0e:	bf00      	nop
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40010000 	.word	0x40010000

08005f20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a1b      	ldr	r3, [r3, #32]
 8005f34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f023 0303 	bic.w	r3, r3, #3
 8005f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	021b      	lsls	r3, r3, #8
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a1d      	ldr	r2, [pc, #116]	@ (8005ff0 <TIM_OC3_SetConfig+0xd0>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d10d      	bne.n	8005f9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	021b      	lsls	r3, r3, #8
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a14      	ldr	r2, [pc, #80]	@ (8005ff0 <TIM_OC3_SetConfig+0xd0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d113      	bne.n	8005fca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	011b      	lsls	r3, r3, #4
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	011b      	lsls	r3, r3, #4
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	621a      	str	r2, [r3, #32]
}
 8005fe4:	bf00      	nop
 8005fe6:	371c      	adds	r7, #28
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	40010000 	.word	0x40010000

08005ff4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b087      	sub	sp, #28
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800602a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	021b      	lsls	r3, r3, #8
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800603e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	031b      	lsls	r3, r3, #12
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a10      	ldr	r2, [pc, #64]	@ (8006090 <TIM_OC4_SetConfig+0x9c>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d109      	bne.n	8006068 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800605a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	019b      	lsls	r3, r3, #6
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4313      	orrs	r3, r2
 8006066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	621a      	str	r2, [r3, #32]
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	40010000 	.word	0x40010000

08006094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6a1b      	ldr	r3, [r3, #32]
 80060a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	f023 0201 	bic.w	r2, r3, #1
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f023 030a 	bic.w	r3, r3, #10
 80060d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	621a      	str	r2, [r3, #32]
}
 80060e6:	bf00      	nop
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b087      	sub	sp, #28
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	60f8      	str	r0, [r7, #12]
 80060fa:	60b9      	str	r1, [r7, #8]
 80060fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	f023 0210 	bic.w	r2, r3, #16
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800611c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	031b      	lsls	r3, r3, #12
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	4313      	orrs	r3, r2
 8006126:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800612e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	697a      	ldr	r2, [r7, #20]
 8006136:	4313      	orrs	r3, r2
 8006138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006152:	b480      	push	{r7}
 8006154:	b085      	sub	sp, #20
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006168:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	f043 0307 	orr.w	r3, r3, #7
 8006174:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	609a      	str	r2, [r3, #8]
}
 800617c:	bf00      	nop
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	021a      	lsls	r2, r3, #8
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	431a      	orrs	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	609a      	str	r2, [r3, #8]
}
 80061bc:	bf00      	nop
 80061be:	371c      	adds	r7, #28
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b087      	sub	sp, #28
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	2201      	movs	r2, #1
 80061dc:	fa02 f303 	lsl.w	r3, r2, r3
 80061e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6a1a      	ldr	r2, [r3, #32]
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	43db      	mvns	r3, r3
 80061ea:	401a      	ands	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a1a      	ldr	r2, [r3, #32]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	f003 031f 	and.w	r3, r3, #31
 80061fa:	6879      	ldr	r1, [r7, #4]
 80061fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006200:	431a      	orrs	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	621a      	str	r2, [r3, #32]
}
 8006206:	bf00      	nop
 8006208:	371c      	adds	r7, #28
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
	...

08006214 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006224:	2b01      	cmp	r3, #1
 8006226:	d101      	bne.n	800622c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006228:	2302      	movs	r3, #2
 800622a:	e050      	b.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006252:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a1c      	ldr	r2, [pc, #112]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d018      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006278:	d013      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a18      	ldr	r2, [pc, #96]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d00e      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a16      	ldr	r2, [pc, #88]	@ (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d009      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a15      	ldr	r2, [pc, #84]	@ (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d004      	beq.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a13      	ldr	r2, [pc, #76]	@ (80062ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d10c      	bne.n	80062bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	40010000 	.word	0x40010000
 80062e0:	40000400 	.word	0x40000400
 80062e4:	40000800 	.word	0x40000800
 80062e8:	40000c00 	.word	0x40000c00
 80062ec:	40014000 	.word	0x40014000

080062f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80062fa:	2300      	movs	r3, #0
 80062fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006308:	2302      	movs	r3, #2
 800630a:	e03d      	b.n	8006388 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	4313      	orrs	r3, r2
 8006320:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	4313      	orrs	r3, r2
 800632e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	4313      	orrs	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e042      	b.n	8006454 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d106      	bne.n	80063e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fc fc1a 	bl	8002c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2224      	movs	r2, #36	@ 0x24
 80063ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fea1 	bl	8007148 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006414:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695a      	ldr	r2, [r3, #20]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006424:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006434:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2220      	movs	r2, #32
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	4613      	mov	r3, r2
 8006468:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006470:	b2db      	uxtb	r3, r3
 8006472:	2b20      	cmp	r3, #32
 8006474:	d121      	bne.n	80064ba <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d002      	beq.n	8006482 <HAL_UART_Transmit_IT+0x26>
 800647c:	88fb      	ldrh	r3, [r7, #6]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e01a      	b.n	80064bc <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	88fa      	ldrh	r2, [r7, #6]
 8006490:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	88fa      	ldrh	r2, [r7, #6]
 8006496:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2221      	movs	r2, #33	@ 0x21
 80064a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80064b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80064b6:	2300      	movs	r3, #0
 80064b8:	e000      	b.n	80064bc <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80064ba:	2302      	movs	r3, #2
  }
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	4613      	mov	r3, r2
 80064d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b20      	cmp	r3, #32
 80064e0:	d112      	bne.n	8006508 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d002      	beq.n	80064ee <HAL_UART_Receive_DMA+0x26>
 80064e8:	88fb      	ldrh	r3, [r7, #6]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e00b      	b.n	800650a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80064f8:	88fb      	ldrh	r3, [r7, #6]
 80064fa:	461a      	mov	r2, r3
 80064fc:	68b9      	ldr	r1, [r7, #8]
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 fbc2 	bl	8006c88 <UART_Start_Receive_DMA>
 8006504:	4603      	mov	r3, r0
 8006506:	e000      	b.n	800650a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006508:	2302      	movs	r3, #2
  }
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b0ba      	sub	sp, #232	@ 0xe8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800653a:	2300      	movs	r3, #0
 800653c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006540:	2300      	movs	r3, #0
 8006542:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800654a:	f003 030f 	and.w	r3, r3, #15
 800654e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006552:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10f      	bne.n	800657a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800655a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800655e:	f003 0320 	and.w	r3, r3, #32
 8006562:	2b00      	cmp	r3, #0
 8006564:	d009      	beq.n	800657a <HAL_UART_IRQHandler+0x66>
 8006566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800656a:	f003 0320 	and.w	r3, r3, #32
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fd29 	bl	8006fca <UART_Receive_IT>
      return;
 8006578:	e25b      	b.n	8006a32 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800657a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800657e:	2b00      	cmp	r3, #0
 8006580:	f000 80de 	beq.w	8006740 <HAL_UART_IRQHandler+0x22c>
 8006584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006594:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 80d1 	beq.w	8006740 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800659e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00b      	beq.n	80065c2 <HAL_UART_IRQHandler+0xae>
 80065aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d005      	beq.n	80065c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ba:	f043 0201 	orr.w	r2, r3, #1
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00b      	beq.n	80065e6 <HAL_UART_IRQHandler+0xd2>
 80065ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d005      	beq.n	80065e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065de:	f043 0202 	orr.w	r2, r3, #2
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00b      	beq.n	800660a <HAL_UART_IRQHandler+0xf6>
 80065f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d005      	beq.n	800660a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006602:	f043 0204 	orr.w	r2, r3, #4
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800660a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660e:	f003 0308 	and.w	r3, r3, #8
 8006612:	2b00      	cmp	r3, #0
 8006614:	d011      	beq.n	800663a <HAL_UART_IRQHandler+0x126>
 8006616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661a:	f003 0320 	and.w	r3, r3, #32
 800661e:	2b00      	cmp	r3, #0
 8006620:	d105      	bne.n	800662e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d005      	beq.n	800663a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006632:	f043 0208 	orr.w	r2, r3, #8
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800663e:	2b00      	cmp	r3, #0
 8006640:	f000 81f2 	beq.w	8006a28 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006648:	f003 0320 	and.w	r3, r3, #32
 800664c:	2b00      	cmp	r3, #0
 800664e:	d008      	beq.n	8006662 <HAL_UART_IRQHandler+0x14e>
 8006650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006654:	f003 0320 	and.w	r3, r3, #32
 8006658:	2b00      	cmp	r3, #0
 800665a:	d002      	beq.n	8006662 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f000 fcb4 	bl	8006fca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666c:	2b40      	cmp	r3, #64	@ 0x40
 800666e:	bf0c      	ite	eq
 8006670:	2301      	moveq	r3, #1
 8006672:	2300      	movne	r3, #0
 8006674:	b2db      	uxtb	r3, r3
 8006676:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800667e:	f003 0308 	and.w	r3, r3, #8
 8006682:	2b00      	cmp	r3, #0
 8006684:	d103      	bne.n	800668e <HAL_UART_IRQHandler+0x17a>
 8006686:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800668a:	2b00      	cmp	r3, #0
 800668c:	d04f      	beq.n	800672e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 fbbc 	bl	8006e0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d141      	bne.n	8006726 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3314      	adds	r3, #20
 80066a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066b0:	e853 3f00 	ldrex	r3, [r3]
 80066b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3314      	adds	r3, #20
 80066ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1d9      	bne.n	80066a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d013      	beq.n	800671e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066fa:	4a7e      	ldr	r2, [pc, #504]	@ (80068f4 <HAL_UART_IRQHandler+0x3e0>)
 80066fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006702:	4618      	mov	r0, r3
 8006704:	f7fd fd1c 	bl	8004140 <HAL_DMA_Abort_IT>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d016      	beq.n	800673c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006718:	4610      	mov	r0, r2
 800671a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800671c:	e00e      	b.n	800673c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f99e 	bl	8006a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006724:	e00a      	b.n	800673c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f99a 	bl	8006a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672c:	e006      	b.n	800673c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f996 	bl	8006a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800673a:	e175      	b.n	8006a28 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800673c:	bf00      	nop
    return;
 800673e:	e173      	b.n	8006a28 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006744:	2b01      	cmp	r3, #1
 8006746:	f040 814f 	bne.w	80069e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800674a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 8148 	beq.w	80069e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 8141 	beq.w	80069e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006766:	2300      	movs	r3, #0
 8006768:	60bb      	str	r3, [r7, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	60bb      	str	r3, [r7, #8]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	60bb      	str	r3, [r7, #8]
 800677a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006786:	2b40      	cmp	r3, #64	@ 0x40
 8006788:	f040 80b6 	bne.w	80068f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006798:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800679c:	2b00      	cmp	r3, #0
 800679e:	f000 8145 	beq.w	8006a2c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067aa:	429a      	cmp	r2, r3
 80067ac:	f080 813e 	bcs.w	8006a2c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067c2:	f000 8088 	beq.w	80068d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	330c      	adds	r3, #12
 80067cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	330c      	adds	r3, #12
 80067ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80067f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006802:	e841 2300 	strex	r3, r2, [r1]
 8006806:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800680a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800680e:	2b00      	cmp	r3, #0
 8006810:	d1d9      	bne.n	80067c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3314      	adds	r3, #20
 8006818:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800681c:	e853 3f00 	ldrex	r3, [r3]
 8006820:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006822:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006824:	f023 0301 	bic.w	r3, r3, #1
 8006828:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	3314      	adds	r3, #20
 8006832:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006836:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800683a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800683e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006842:	e841 2300 	strex	r3, r2, [r1]
 8006846:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006848:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1e1      	bne.n	8006812 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	3314      	adds	r3, #20
 8006854:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006856:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006858:	e853 3f00 	ldrex	r3, [r3]
 800685c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800685e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006860:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006864:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3314      	adds	r3, #20
 800686e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006872:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006874:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006876:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006878:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800687a:	e841 2300 	strex	r3, r2, [r1]
 800687e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006880:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1e3      	bne.n	800684e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2220      	movs	r2, #32
 800688a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	330c      	adds	r3, #12
 800689a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800689e:	e853 3f00 	ldrex	r3, [r3]
 80068a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068a6:	f023 0310 	bic.w	r3, r3, #16
 80068aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	330c      	adds	r3, #12
 80068b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80068b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068c0:	e841 2300 	strex	r3, r2, [r1]
 80068c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d1e3      	bne.n	8006894 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7fd fbc5 	bl	8004060 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2202      	movs	r2, #2
 80068da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f8c1 	bl	8006a74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068f2:	e09b      	b.n	8006a2c <HAL_UART_IRQHandler+0x518>
 80068f4:	08006ed3 	.word	0x08006ed3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006900:	b29b      	uxth	r3, r3
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 808e 	beq.w	8006a30 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006914:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 8089 	beq.w	8006a30 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	330c      	adds	r3, #12
 8006924:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006928:	e853 3f00 	ldrex	r3, [r3]
 800692c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800692e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006930:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006934:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	330c      	adds	r3, #12
 800693e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006942:	647a      	str	r2, [r7, #68]	@ 0x44
 8006944:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006946:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006948:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800694a:	e841 2300 	strex	r3, r2, [r1]
 800694e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1e3      	bne.n	800691e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	3314      	adds	r3, #20
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006960:	e853 3f00 	ldrex	r3, [r3]
 8006964:	623b      	str	r3, [r7, #32]
   return(result);
 8006966:	6a3b      	ldr	r3, [r7, #32]
 8006968:	f023 0301 	bic.w	r3, r3, #1
 800696c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3314      	adds	r3, #20
 8006976:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800697a:	633a      	str	r2, [r7, #48]	@ 0x30
 800697c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e3      	bne.n	8006956 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	330c      	adds	r3, #12
 80069a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	e853 3f00 	ldrex	r3, [r3]
 80069aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f023 0310 	bic.w	r3, r3, #16
 80069b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	330c      	adds	r3, #12
 80069bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80069c0:	61fa      	str	r2, [r7, #28]
 80069c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c4:	69b9      	ldr	r1, [r7, #24]
 80069c6:	69fa      	ldr	r2, [r7, #28]
 80069c8:	e841 2300 	strex	r3, r2, [r1]
 80069cc:	617b      	str	r3, [r7, #20]
   return(result);
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1e3      	bne.n	800699c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2202      	movs	r2, #2
 80069d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069de:	4619      	mov	r1, r3
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f847 	bl	8006a74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069e6:	e023      	b.n	8006a30 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d009      	beq.n	8006a08 <HAL_UART_IRQHandler+0x4f4>
 80069f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f000 fa7a 	bl	8006efa <UART_Transmit_IT>
    return;
 8006a06:	e014      	b.n	8006a32 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00e      	beq.n	8006a32 <HAL_UART_IRQHandler+0x51e>
 8006a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d008      	beq.n	8006a32 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 faba 	bl	8006f9a <UART_EndTransmit_IT>
    return;
 8006a26:	e004      	b.n	8006a32 <HAL_UART_IRQHandler+0x51e>
    return;
 8006a28:	bf00      	nop
 8006a2a:	e002      	b.n	8006a32 <HAL_UART_IRQHandler+0x51e>
      return;
 8006a2c:	bf00      	nop
 8006a2e:	e000      	b.n	8006a32 <HAL_UART_IRQHandler+0x51e>
      return;
 8006a30:	bf00      	nop
  }
}
 8006a32:	37e8      	adds	r7, #232	@ 0xe8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b09c      	sub	sp, #112	@ 0x70
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a98:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d172      	bne.n	8006b8e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006aaa:	2200      	movs	r2, #0
 8006aac:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	330c      	adds	r3, #12
 8006acc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006ace:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ad0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ad4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006adc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e5      	bne.n	8006aae <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3314      	adds	r3, #20
 8006ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3314      	adds	r3, #20
 8006b00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b02:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e5      	bne.n	8006ae2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	3314      	adds	r3, #20
 8006b1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	e853 3f00 	ldrex	r3, [r3]
 8006b24:	623b      	str	r3, [r7, #32]
   return(result);
 8006b26:	6a3b      	ldr	r3, [r7, #32]
 8006b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3314      	adds	r3, #20
 8006b34:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b36:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b3e:	e841 2300 	strex	r3, r2, [r1]
 8006b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1e5      	bne.n	8006b16 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d119      	bne.n	8006b8e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	330c      	adds	r3, #12
 8006b60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	e853 3f00 	ldrex	r3, [r3]
 8006b68:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f023 0310 	bic.w	r3, r3, #16
 8006b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	330c      	adds	r3, #12
 8006b78:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006b7a:	61fa      	str	r2, [r7, #28]
 8006b7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	69b9      	ldr	r1, [r7, #24]
 8006b80:	69fa      	ldr	r2, [r7, #28]
 8006b82:	e841 2300 	strex	r3, r2, [r1]
 8006b86:	617b      	str	r3, [r7, #20]
   return(result);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1e5      	bne.n	8006b5a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b90:	2200      	movs	r2, #0
 8006b92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d106      	bne.n	8006baa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ba4:	f7ff ff66 	bl	8006a74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ba8:	e002      	b.n	8006bb0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006baa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bac:	f7fa fe4a 	bl	8001844 <HAL_UART_RxCpltCallback>
}
 8006bb0:	bf00      	nop
 8006bb2:	3770      	adds	r7, #112	@ 0x70
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d108      	bne.n	8006be6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bd8:	085b      	lsrs	r3, r3, #1
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	4619      	mov	r1, r3
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f7ff ff48 	bl	8006a74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006be4:	e002      	b.n	8006bec <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f7ff ff30 	bl	8006a4c <HAL_UART_RxHalfCpltCallback>
}
 8006bec:	bf00      	nop
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c04:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c10:	2b80      	cmp	r3, #128	@ 0x80
 8006c12:	bf0c      	ite	eq
 8006c14:	2301      	moveq	r3, #1
 8006c16:	2300      	movne	r3, #0
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	2b21      	cmp	r3, #33	@ 0x21
 8006c26:	d108      	bne.n	8006c3a <UART_DMAError+0x46>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d005      	beq.n	8006c3a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	2200      	movs	r2, #0
 8006c32:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006c34:	68b8      	ldr	r0, [r7, #8]
 8006c36:	f000 f8c1 	bl	8006dbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c44:	2b40      	cmp	r3, #64	@ 0x40
 8006c46:	bf0c      	ite	eq
 8006c48:	2301      	moveq	r3, #1
 8006c4a:	2300      	movne	r3, #0
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b22      	cmp	r3, #34	@ 0x22
 8006c5a:	d108      	bne.n	8006c6e <UART_DMAError+0x7a>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d005      	beq.n	8006c6e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	2200      	movs	r2, #0
 8006c66:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006c68:	68b8      	ldr	r0, [r7, #8]
 8006c6a:	f000 f8cf 	bl	8006e0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c72:	f043 0210 	orr.w	r2, r3, #16
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c7a:	68b8      	ldr	r0, [r7, #8]
 8006c7c:	f7ff fef0 	bl	8006a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c80:	bf00      	nop
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b098      	sub	sp, #96	@ 0x60
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	4613      	mov	r3, r2
 8006c94:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	88fa      	ldrh	r2, [r7, #6]
 8006ca0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2222      	movs	r2, #34	@ 0x22
 8006cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb4:	4a3e      	ldr	r2, [pc, #248]	@ (8006db0 <UART_Start_Receive_DMA+0x128>)
 8006cb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cbc:	4a3d      	ldr	r2, [pc, #244]	@ (8006db4 <UART_Start_Receive_DMA+0x12c>)
 8006cbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc4:	4a3c      	ldr	r2, [pc, #240]	@ (8006db8 <UART_Start_Receive_DMA+0x130>)
 8006cc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ccc:	2200      	movs	r2, #0
 8006cce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006cd0:	f107 0308 	add.w	r3, r7, #8
 8006cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3304      	adds	r3, #4
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	88fb      	ldrh	r3, [r7, #6]
 8006ce8:	f7fd f962 	bl	8003fb0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006cec:	2300      	movs	r3, #0
 8006cee:	613b      	str	r3, [r7, #16]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	613b      	str	r3, [r7, #16]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	613b      	str	r3, [r7, #16]
 8006d00:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d019      	beq.n	8006d3e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	330c      	adds	r3, #12
 8006d10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d14:	e853 3f00 	ldrex	r3, [r3]
 8006d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	330c      	adds	r3, #12
 8006d28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006d30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e5      	bne.n	8006d0a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3314      	adds	r3, #20
 8006d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d48:	e853 3f00 	ldrex	r3, [r3]
 8006d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d50:	f043 0301 	orr.w	r3, r3, #1
 8006d54:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	3314      	adds	r3, #20
 8006d5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006d60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006d64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e5      	bne.n	8006d3e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3314      	adds	r3, #20
 8006d78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	617b      	str	r3, [r7, #20]
   return(result);
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d88:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3314      	adds	r3, #20
 8006d90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d92:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6a39      	ldr	r1, [r7, #32]
 8006d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3760      	adds	r7, #96	@ 0x60
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	08006a8d 	.word	0x08006a8d
 8006db4:	08006bb9 	.word	0x08006bb9
 8006db8:	08006bf5 	.word	0x08006bf5

08006dbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b089      	sub	sp, #36	@ 0x24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	330c      	adds	r3, #12
 8006dca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	e853 3f00 	ldrex	r3, [r3]
 8006dd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006dda:	61fb      	str	r3, [r7, #28]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	330c      	adds	r3, #12
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	61ba      	str	r2, [r7, #24]
 8006de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de8:	6979      	ldr	r1, [r7, #20]
 8006dea:	69ba      	ldr	r2, [r7, #24]
 8006dec:	e841 2300 	strex	r3, r2, [r1]
 8006df0:	613b      	str	r3, [r7, #16]
   return(result);
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1e5      	bne.n	8006dc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006e00:	bf00      	nop
 8006e02:	3724      	adds	r7, #36	@ 0x24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b095      	sub	sp, #84	@ 0x54
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	330c      	adds	r3, #12
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1e:	e853 3f00 	ldrex	r3, [r3]
 8006e22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	330c      	adds	r3, #12
 8006e32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e34:	643a      	str	r2, [r7, #64]	@ 0x40
 8006e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e3c:	e841 2300 	strex	r3, r2, [r1]
 8006e40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1e5      	bne.n	8006e14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	3314      	adds	r3, #20
 8006e4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	e853 3f00 	ldrex	r3, [r3]
 8006e56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	f023 0301 	bic.w	r3, r3, #1
 8006e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3314      	adds	r3, #20
 8006e66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e70:	e841 2300 	strex	r3, r2, [r1]
 8006e74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e5      	bne.n	8006e48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d119      	bne.n	8006eb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	330c      	adds	r3, #12
 8006e8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	f023 0310 	bic.w	r3, r3, #16
 8006e9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	330c      	adds	r3, #12
 8006ea2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ea4:	61ba      	str	r2, [r7, #24]
 8006ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6979      	ldr	r1, [r7, #20]
 8006eaa:	69ba      	ldr	r2, [r7, #24]
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e5      	bne.n	8006e84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ec6:	bf00      	nop
 8006ec8:	3754      	adds	r7, #84	@ 0x54
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr

08006ed2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b084      	sub	sp, #16
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ede:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f7ff fdb7 	bl	8006a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ef2:	bf00      	nop
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b085      	sub	sp, #20
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b21      	cmp	r3, #33	@ 0x21
 8006f0c:	d13e      	bne.n	8006f8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f16:	d114      	bne.n	8006f42 <UART_Transmit_IT+0x48>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d110      	bne.n	8006f42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	881b      	ldrh	r3, [r3, #0]
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	1c9a      	adds	r2, r3, #2
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	621a      	str	r2, [r3, #32]
 8006f40:	e008      	b.n	8006f54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	1c59      	adds	r1, r3, #1
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	6211      	str	r1, [r2, #32]
 8006f4c:	781a      	ldrb	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	4619      	mov	r1, r3
 8006f62:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d10f      	bne.n	8006f88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	e000      	b.n	8006f8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f8c:	2302      	movs	r3, #2
  }
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3714      	adds	r7, #20
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b082      	sub	sp, #8
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68da      	ldr	r2, [r3, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fb0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7ff fd3c 	bl	8006a38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3708      	adds	r7, #8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fca:	b580      	push	{r7, lr}
 8006fcc:	b08c      	sub	sp, #48	@ 0x30
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b22      	cmp	r3, #34	@ 0x22
 8006fdc:	f040 80ae 	bne.w	800713c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fe8:	d117      	bne.n	800701a <UART_Receive_IT+0x50>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d113      	bne.n	800701a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	b29b      	uxth	r3, r3
 8007004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007008:	b29a      	uxth	r2, r3
 800700a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007012:	1c9a      	adds	r2, r3, #2
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	629a      	str	r2, [r3, #40]	@ 0x28
 8007018:	e026      	b.n	8007068 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007020:	2300      	movs	r3, #0
 8007022:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800702c:	d007      	beq.n	800703e <UART_Receive_IT+0x74>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d10a      	bne.n	800704c <UART_Receive_IT+0x82>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d106      	bne.n	800704c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	b2da      	uxtb	r2, r3
 8007046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007048:	701a      	strb	r2, [r3, #0]
 800704a:	e008      	b.n	800705e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	b2db      	uxtb	r3, r3
 8007054:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007058:	b2da      	uxtb	r2, r3
 800705a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800706c:	b29b      	uxth	r3, r3
 800706e:	3b01      	subs	r3, #1
 8007070:	b29b      	uxth	r3, r3
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	4619      	mov	r1, r3
 8007076:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007078:	2b00      	cmp	r3, #0
 800707a:	d15d      	bne.n	8007138 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68da      	ldr	r2, [r3, #12]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f022 0220 	bic.w	r2, r2, #32
 800708a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800709a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	695a      	ldr	r2, [r3, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 0201 	bic.w	r2, r2, #1
 80070aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2220      	movs	r2, #32
 80070b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d135      	bne.n	800712e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	330c      	adds	r3, #12
 80070ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	e853 3f00 	ldrex	r3, [r3]
 80070d6:	613b      	str	r3, [r7, #16]
   return(result);
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	f023 0310 	bic.w	r3, r3, #16
 80070de:	627b      	str	r3, [r7, #36]	@ 0x24
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	330c      	adds	r3, #12
 80070e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e8:	623a      	str	r2, [r7, #32]
 80070ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ec:	69f9      	ldr	r1, [r7, #28]
 80070ee:	6a3a      	ldr	r2, [r7, #32]
 80070f0:	e841 2300 	strex	r3, r2, [r1]
 80070f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d1e5      	bne.n	80070c8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 0310 	and.w	r3, r3, #16
 8007106:	2b10      	cmp	r3, #16
 8007108:	d10a      	bne.n	8007120 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800710a:	2300      	movs	r3, #0
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	60fb      	str	r3, [r7, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007124:	4619      	mov	r1, r3
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7ff fca4 	bl	8006a74 <HAL_UARTEx_RxEventCallback>
 800712c:	e002      	b.n	8007134 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f7fa fb88 	bl	8001844 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	e002      	b.n	800713e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007138:	2300      	movs	r3, #0
 800713a:	e000      	b.n	800713e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800713c:	2302      	movs	r3, #2
  }
}
 800713e:	4618      	mov	r0, r3
 8007140:	3730      	adds	r7, #48	@ 0x30
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
	...

08007148 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800714c:	b0c0      	sub	sp, #256	@ 0x100
 800714e:	af00      	add	r7, sp, #0
 8007150:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	691b      	ldr	r3, [r3, #16]
 800715c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007164:	68d9      	ldr	r1, [r3, #12]
 8007166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	ea40 0301 	orr.w	r3, r0, r1
 8007170:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007176:	689a      	ldr	r2, [r3, #8]
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	431a      	orrs	r2, r3
 8007180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	431a      	orrs	r2, r3
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	4313      	orrs	r3, r2
 8007190:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80071a0:	f021 010c 	bic.w	r1, r1, #12
 80071a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80071ae:	430b      	orrs	r3, r1
 80071b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80071be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c2:	6999      	ldr	r1, [r3, #24]
 80071c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	ea40 0301 	orr.w	r3, r0, r1
 80071ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007414 <UART_SetConfig+0x2cc>)
 80071d8:	429a      	cmp	r2, r3
 80071da:	d005      	beq.n	80071e8 <UART_SetConfig+0xa0>
 80071dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007418 <UART_SetConfig+0x2d0>)
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d104      	bne.n	80071f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071e8:	f7fe f830 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 80071ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80071f0:	e003      	b.n	80071fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071f2:	f7fe f817 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 80071f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fe:	69db      	ldr	r3, [r3, #28]
 8007200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007204:	f040 810c 	bne.w	8007420 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800720c:	2200      	movs	r2, #0
 800720e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007212:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007216:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800721a:	4622      	mov	r2, r4
 800721c:	462b      	mov	r3, r5
 800721e:	1891      	adds	r1, r2, r2
 8007220:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007222:	415b      	adcs	r3, r3
 8007224:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007226:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800722a:	4621      	mov	r1, r4
 800722c:	eb12 0801 	adds.w	r8, r2, r1
 8007230:	4629      	mov	r1, r5
 8007232:	eb43 0901 	adc.w	r9, r3, r1
 8007236:	f04f 0200 	mov.w	r2, #0
 800723a:	f04f 0300 	mov.w	r3, #0
 800723e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007246:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800724a:	4690      	mov	r8, r2
 800724c:	4699      	mov	r9, r3
 800724e:	4623      	mov	r3, r4
 8007250:	eb18 0303 	adds.w	r3, r8, r3
 8007254:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007258:	462b      	mov	r3, r5
 800725a:	eb49 0303 	adc.w	r3, r9, r3
 800725e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800726e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007276:	460b      	mov	r3, r1
 8007278:	18db      	adds	r3, r3, r3
 800727a:	653b      	str	r3, [r7, #80]	@ 0x50
 800727c:	4613      	mov	r3, r2
 800727e:	eb42 0303 	adc.w	r3, r2, r3
 8007282:	657b      	str	r3, [r7, #84]	@ 0x54
 8007284:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007288:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800728c:	f7f9 fd04 	bl	8000c98 <__aeabi_uldivmod>
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	4b61      	ldr	r3, [pc, #388]	@ (800741c <UART_SetConfig+0x2d4>)
 8007296:	fba3 2302 	umull	r2, r3, r3, r2
 800729a:	095b      	lsrs	r3, r3, #5
 800729c:	011c      	lsls	r4, r3, #4
 800729e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80072ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80072b0:	4642      	mov	r2, r8
 80072b2:	464b      	mov	r3, r9
 80072b4:	1891      	adds	r1, r2, r2
 80072b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80072b8:	415b      	adcs	r3, r3
 80072ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80072c0:	4641      	mov	r1, r8
 80072c2:	eb12 0a01 	adds.w	sl, r2, r1
 80072c6:	4649      	mov	r1, r9
 80072c8:	eb43 0b01 	adc.w	fp, r3, r1
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	f04f 0300 	mov.w	r3, #0
 80072d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072e0:	4692      	mov	sl, r2
 80072e2:	469b      	mov	fp, r3
 80072e4:	4643      	mov	r3, r8
 80072e6:	eb1a 0303 	adds.w	r3, sl, r3
 80072ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072ee:	464b      	mov	r3, r9
 80072f0:	eb4b 0303 	adc.w	r3, fp, r3
 80072f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80072f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007304:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007308:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800730c:	460b      	mov	r3, r1
 800730e:	18db      	adds	r3, r3, r3
 8007310:	643b      	str	r3, [r7, #64]	@ 0x40
 8007312:	4613      	mov	r3, r2
 8007314:	eb42 0303 	adc.w	r3, r2, r3
 8007318:	647b      	str	r3, [r7, #68]	@ 0x44
 800731a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800731e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007322:	f7f9 fcb9 	bl	8000c98 <__aeabi_uldivmod>
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	4611      	mov	r1, r2
 800732c:	4b3b      	ldr	r3, [pc, #236]	@ (800741c <UART_SetConfig+0x2d4>)
 800732e:	fba3 2301 	umull	r2, r3, r3, r1
 8007332:	095b      	lsrs	r3, r3, #5
 8007334:	2264      	movs	r2, #100	@ 0x64
 8007336:	fb02 f303 	mul.w	r3, r2, r3
 800733a:	1acb      	subs	r3, r1, r3
 800733c:	00db      	lsls	r3, r3, #3
 800733e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007342:	4b36      	ldr	r3, [pc, #216]	@ (800741c <UART_SetConfig+0x2d4>)
 8007344:	fba3 2302 	umull	r2, r3, r3, r2
 8007348:	095b      	lsrs	r3, r3, #5
 800734a:	005b      	lsls	r3, r3, #1
 800734c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007350:	441c      	add	r4, r3
 8007352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007356:	2200      	movs	r2, #0
 8007358:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800735c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007360:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007364:	4642      	mov	r2, r8
 8007366:	464b      	mov	r3, r9
 8007368:	1891      	adds	r1, r2, r2
 800736a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800736c:	415b      	adcs	r3, r3
 800736e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007370:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007374:	4641      	mov	r1, r8
 8007376:	1851      	adds	r1, r2, r1
 8007378:	6339      	str	r1, [r7, #48]	@ 0x30
 800737a:	4649      	mov	r1, r9
 800737c:	414b      	adcs	r3, r1
 800737e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007380:	f04f 0200 	mov.w	r2, #0
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800738c:	4659      	mov	r1, fp
 800738e:	00cb      	lsls	r3, r1, #3
 8007390:	4651      	mov	r1, sl
 8007392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007396:	4651      	mov	r1, sl
 8007398:	00ca      	lsls	r2, r1, #3
 800739a:	4610      	mov	r0, r2
 800739c:	4619      	mov	r1, r3
 800739e:	4603      	mov	r3, r0
 80073a0:	4642      	mov	r2, r8
 80073a2:	189b      	adds	r3, r3, r2
 80073a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073a8:	464b      	mov	r3, r9
 80073aa:	460a      	mov	r2, r1
 80073ac:	eb42 0303 	adc.w	r3, r2, r3
 80073b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80073b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80073c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80073c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80073c8:	460b      	mov	r3, r1
 80073ca:	18db      	adds	r3, r3, r3
 80073cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80073ce:	4613      	mov	r3, r2
 80073d0:	eb42 0303 	adc.w	r3, r2, r3
 80073d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80073da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80073de:	f7f9 fc5b 	bl	8000c98 <__aeabi_uldivmod>
 80073e2:	4602      	mov	r2, r0
 80073e4:	460b      	mov	r3, r1
 80073e6:	4b0d      	ldr	r3, [pc, #52]	@ (800741c <UART_SetConfig+0x2d4>)
 80073e8:	fba3 1302 	umull	r1, r3, r3, r2
 80073ec:	095b      	lsrs	r3, r3, #5
 80073ee:	2164      	movs	r1, #100	@ 0x64
 80073f0:	fb01 f303 	mul.w	r3, r1, r3
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	00db      	lsls	r3, r3, #3
 80073f8:	3332      	adds	r3, #50	@ 0x32
 80073fa:	4a08      	ldr	r2, [pc, #32]	@ (800741c <UART_SetConfig+0x2d4>)
 80073fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007400:	095b      	lsrs	r3, r3, #5
 8007402:	f003 0207 	and.w	r2, r3, #7
 8007406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4422      	add	r2, r4
 800740e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007410:	e106      	b.n	8007620 <UART_SetConfig+0x4d8>
 8007412:	bf00      	nop
 8007414:	40011000 	.word	0x40011000
 8007418:	40011400 	.word	0x40011400
 800741c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007420:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007424:	2200      	movs	r2, #0
 8007426:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800742a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800742e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007432:	4642      	mov	r2, r8
 8007434:	464b      	mov	r3, r9
 8007436:	1891      	adds	r1, r2, r2
 8007438:	6239      	str	r1, [r7, #32]
 800743a:	415b      	adcs	r3, r3
 800743c:	627b      	str	r3, [r7, #36]	@ 0x24
 800743e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007442:	4641      	mov	r1, r8
 8007444:	1854      	adds	r4, r2, r1
 8007446:	4649      	mov	r1, r9
 8007448:	eb43 0501 	adc.w	r5, r3, r1
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	00eb      	lsls	r3, r5, #3
 8007456:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800745a:	00e2      	lsls	r2, r4, #3
 800745c:	4614      	mov	r4, r2
 800745e:	461d      	mov	r5, r3
 8007460:	4643      	mov	r3, r8
 8007462:	18e3      	adds	r3, r4, r3
 8007464:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007468:	464b      	mov	r3, r9
 800746a:	eb45 0303 	adc.w	r3, r5, r3
 800746e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800747e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007482:	f04f 0200 	mov.w	r2, #0
 8007486:	f04f 0300 	mov.w	r3, #0
 800748a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800748e:	4629      	mov	r1, r5
 8007490:	008b      	lsls	r3, r1, #2
 8007492:	4621      	mov	r1, r4
 8007494:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007498:	4621      	mov	r1, r4
 800749a:	008a      	lsls	r2, r1, #2
 800749c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80074a0:	f7f9 fbfa 	bl	8000c98 <__aeabi_uldivmod>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4b60      	ldr	r3, [pc, #384]	@ (800762c <UART_SetConfig+0x4e4>)
 80074aa:	fba3 2302 	umull	r2, r3, r3, r2
 80074ae:	095b      	lsrs	r3, r3, #5
 80074b0:	011c      	lsls	r4, r3, #4
 80074b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074b6:	2200      	movs	r2, #0
 80074b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80074bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80074c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80074c4:	4642      	mov	r2, r8
 80074c6:	464b      	mov	r3, r9
 80074c8:	1891      	adds	r1, r2, r2
 80074ca:	61b9      	str	r1, [r7, #24]
 80074cc:	415b      	adcs	r3, r3
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074d4:	4641      	mov	r1, r8
 80074d6:	1851      	adds	r1, r2, r1
 80074d8:	6139      	str	r1, [r7, #16]
 80074da:	4649      	mov	r1, r9
 80074dc:	414b      	adcs	r3, r1
 80074de:	617b      	str	r3, [r7, #20]
 80074e0:	f04f 0200 	mov.w	r2, #0
 80074e4:	f04f 0300 	mov.w	r3, #0
 80074e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074ec:	4659      	mov	r1, fp
 80074ee:	00cb      	lsls	r3, r1, #3
 80074f0:	4651      	mov	r1, sl
 80074f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074f6:	4651      	mov	r1, sl
 80074f8:	00ca      	lsls	r2, r1, #3
 80074fa:	4610      	mov	r0, r2
 80074fc:	4619      	mov	r1, r3
 80074fe:	4603      	mov	r3, r0
 8007500:	4642      	mov	r2, r8
 8007502:	189b      	adds	r3, r3, r2
 8007504:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007508:	464b      	mov	r3, r9
 800750a:	460a      	mov	r2, r1
 800750c:	eb42 0303 	adc.w	r3, r2, r3
 8007510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800751e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	f04f 0300 	mov.w	r3, #0
 8007528:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800752c:	4649      	mov	r1, r9
 800752e:	008b      	lsls	r3, r1, #2
 8007530:	4641      	mov	r1, r8
 8007532:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007536:	4641      	mov	r1, r8
 8007538:	008a      	lsls	r2, r1, #2
 800753a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800753e:	f7f9 fbab 	bl	8000c98 <__aeabi_uldivmod>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4611      	mov	r1, r2
 8007548:	4b38      	ldr	r3, [pc, #224]	@ (800762c <UART_SetConfig+0x4e4>)
 800754a:	fba3 2301 	umull	r2, r3, r3, r1
 800754e:	095b      	lsrs	r3, r3, #5
 8007550:	2264      	movs	r2, #100	@ 0x64
 8007552:	fb02 f303 	mul.w	r3, r2, r3
 8007556:	1acb      	subs	r3, r1, r3
 8007558:	011b      	lsls	r3, r3, #4
 800755a:	3332      	adds	r3, #50	@ 0x32
 800755c:	4a33      	ldr	r2, [pc, #204]	@ (800762c <UART_SetConfig+0x4e4>)
 800755e:	fba2 2303 	umull	r2, r3, r2, r3
 8007562:	095b      	lsrs	r3, r3, #5
 8007564:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007568:	441c      	add	r4, r3
 800756a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800756e:	2200      	movs	r2, #0
 8007570:	673b      	str	r3, [r7, #112]	@ 0x70
 8007572:	677a      	str	r2, [r7, #116]	@ 0x74
 8007574:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007578:	4642      	mov	r2, r8
 800757a:	464b      	mov	r3, r9
 800757c:	1891      	adds	r1, r2, r2
 800757e:	60b9      	str	r1, [r7, #8]
 8007580:	415b      	adcs	r3, r3
 8007582:	60fb      	str	r3, [r7, #12]
 8007584:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007588:	4641      	mov	r1, r8
 800758a:	1851      	adds	r1, r2, r1
 800758c:	6039      	str	r1, [r7, #0]
 800758e:	4649      	mov	r1, r9
 8007590:	414b      	adcs	r3, r1
 8007592:	607b      	str	r3, [r7, #4]
 8007594:	f04f 0200 	mov.w	r2, #0
 8007598:	f04f 0300 	mov.w	r3, #0
 800759c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075a0:	4659      	mov	r1, fp
 80075a2:	00cb      	lsls	r3, r1, #3
 80075a4:	4651      	mov	r1, sl
 80075a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075aa:	4651      	mov	r1, sl
 80075ac:	00ca      	lsls	r2, r1, #3
 80075ae:	4610      	mov	r0, r2
 80075b0:	4619      	mov	r1, r3
 80075b2:	4603      	mov	r3, r0
 80075b4:	4642      	mov	r2, r8
 80075b6:	189b      	adds	r3, r3, r2
 80075b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075ba:	464b      	mov	r3, r9
 80075bc:	460a      	mov	r2, r1
 80075be:	eb42 0303 	adc.w	r3, r2, r3
 80075c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80075c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80075ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80075d0:	f04f 0200 	mov.w	r2, #0
 80075d4:	f04f 0300 	mov.w	r3, #0
 80075d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80075dc:	4649      	mov	r1, r9
 80075de:	008b      	lsls	r3, r1, #2
 80075e0:	4641      	mov	r1, r8
 80075e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075e6:	4641      	mov	r1, r8
 80075e8:	008a      	lsls	r2, r1, #2
 80075ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80075ee:	f7f9 fb53 	bl	8000c98 <__aeabi_uldivmod>
 80075f2:	4602      	mov	r2, r0
 80075f4:	460b      	mov	r3, r1
 80075f6:	4b0d      	ldr	r3, [pc, #52]	@ (800762c <UART_SetConfig+0x4e4>)
 80075f8:	fba3 1302 	umull	r1, r3, r3, r2
 80075fc:	095b      	lsrs	r3, r3, #5
 80075fe:	2164      	movs	r1, #100	@ 0x64
 8007600:	fb01 f303 	mul.w	r3, r1, r3
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	011b      	lsls	r3, r3, #4
 8007608:	3332      	adds	r3, #50	@ 0x32
 800760a:	4a08      	ldr	r2, [pc, #32]	@ (800762c <UART_SetConfig+0x4e4>)
 800760c:	fba2 2303 	umull	r2, r3, r2, r3
 8007610:	095b      	lsrs	r3, r3, #5
 8007612:	f003 020f 	and.w	r2, r3, #15
 8007616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4422      	add	r2, r4
 800761e:	609a      	str	r2, [r3, #8]
}
 8007620:	bf00      	nop
 8007622:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007626:	46bd      	mov	sp, r7
 8007628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800762c:	51eb851f 	.word	0x51eb851f

08007630 <arm_sin_f32>:
 8007630:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80076b0 <arm_sin_f32+0x80>
 8007634:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007638:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800763c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007640:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007644:	d504      	bpl.n	8007650 <arm_sin_f32+0x20>
 8007646:	ee17 3a90 	vmov	r3, s15
 800764a:	3b01      	subs	r3, #1
 800764c:	ee07 3a90 	vmov	s15, r3
 8007650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007654:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80076b4 <arm_sin_f32+0x84>
 8007658:	ee30 0a67 	vsub.f32	s0, s0, s15
 800765c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007660:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8007664:	ee17 3a90 	vmov	r3, s15
 8007668:	b29b      	uxth	r3, r3
 800766a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800766e:	d21a      	bcs.n	80076a6 <arm_sin_f32+0x76>
 8007670:	ee07 3a90 	vmov	s15, r3
 8007674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007678:	1c59      	adds	r1, r3, #1
 800767a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800767e:	4a0e      	ldr	r2, [pc, #56]	@ (80076b8 <arm_sin_f32+0x88>)
 8007680:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007684:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007688:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800768c:	ed93 7a00 	vldr	s14, [r3]
 8007690:	edd2 6a00 	vldr	s13, [r2]
 8007694:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007698:	ee20 0a26 	vmul.f32	s0, s0, s13
 800769c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076a0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80076a4:	4770      	bx	lr
 80076a6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80076aa:	2101      	movs	r1, #1
 80076ac:	2300      	movs	r3, #0
 80076ae:	e7e6      	b.n	800767e <arm_sin_f32+0x4e>
 80076b0:	3e22f983 	.word	0x3e22f983
 80076b4:	44000000 	.word	0x44000000
 80076b8:	0800a440 	.word	0x0800a440

080076bc <__cvt>:
 80076bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076c0:	ec57 6b10 	vmov	r6, r7, d0
 80076c4:	2f00      	cmp	r7, #0
 80076c6:	460c      	mov	r4, r1
 80076c8:	4619      	mov	r1, r3
 80076ca:	463b      	mov	r3, r7
 80076cc:	bfbb      	ittet	lt
 80076ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80076d2:	461f      	movlt	r7, r3
 80076d4:	2300      	movge	r3, #0
 80076d6:	232d      	movlt	r3, #45	@ 0x2d
 80076d8:	700b      	strb	r3, [r1, #0]
 80076da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076dc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80076e0:	4691      	mov	r9, r2
 80076e2:	f023 0820 	bic.w	r8, r3, #32
 80076e6:	bfbc      	itt	lt
 80076e8:	4632      	movlt	r2, r6
 80076ea:	4616      	movlt	r6, r2
 80076ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076f0:	d005      	beq.n	80076fe <__cvt+0x42>
 80076f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076f6:	d100      	bne.n	80076fa <__cvt+0x3e>
 80076f8:	3401      	adds	r4, #1
 80076fa:	2102      	movs	r1, #2
 80076fc:	e000      	b.n	8007700 <__cvt+0x44>
 80076fe:	2103      	movs	r1, #3
 8007700:	ab03      	add	r3, sp, #12
 8007702:	9301      	str	r3, [sp, #4]
 8007704:	ab02      	add	r3, sp, #8
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	ec47 6b10 	vmov	d0, r6, r7
 800770c:	4653      	mov	r3, sl
 800770e:	4622      	mov	r2, r4
 8007710:	f000 fe5a 	bl	80083c8 <_dtoa_r>
 8007714:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007718:	4605      	mov	r5, r0
 800771a:	d119      	bne.n	8007750 <__cvt+0x94>
 800771c:	f019 0f01 	tst.w	r9, #1
 8007720:	d00e      	beq.n	8007740 <__cvt+0x84>
 8007722:	eb00 0904 	add.w	r9, r0, r4
 8007726:	2200      	movs	r2, #0
 8007728:	2300      	movs	r3, #0
 800772a:	4630      	mov	r0, r6
 800772c:	4639      	mov	r1, r7
 800772e:	f7f9 f9d3 	bl	8000ad8 <__aeabi_dcmpeq>
 8007732:	b108      	cbz	r0, 8007738 <__cvt+0x7c>
 8007734:	f8cd 900c 	str.w	r9, [sp, #12]
 8007738:	2230      	movs	r2, #48	@ 0x30
 800773a:	9b03      	ldr	r3, [sp, #12]
 800773c:	454b      	cmp	r3, r9
 800773e:	d31e      	bcc.n	800777e <__cvt+0xc2>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007744:	1b5b      	subs	r3, r3, r5
 8007746:	4628      	mov	r0, r5
 8007748:	6013      	str	r3, [r2, #0]
 800774a:	b004      	add	sp, #16
 800774c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007750:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007754:	eb00 0904 	add.w	r9, r0, r4
 8007758:	d1e5      	bne.n	8007726 <__cvt+0x6a>
 800775a:	7803      	ldrb	r3, [r0, #0]
 800775c:	2b30      	cmp	r3, #48	@ 0x30
 800775e:	d10a      	bne.n	8007776 <__cvt+0xba>
 8007760:	2200      	movs	r2, #0
 8007762:	2300      	movs	r3, #0
 8007764:	4630      	mov	r0, r6
 8007766:	4639      	mov	r1, r7
 8007768:	f7f9 f9b6 	bl	8000ad8 <__aeabi_dcmpeq>
 800776c:	b918      	cbnz	r0, 8007776 <__cvt+0xba>
 800776e:	f1c4 0401 	rsb	r4, r4, #1
 8007772:	f8ca 4000 	str.w	r4, [sl]
 8007776:	f8da 3000 	ldr.w	r3, [sl]
 800777a:	4499      	add	r9, r3
 800777c:	e7d3      	b.n	8007726 <__cvt+0x6a>
 800777e:	1c59      	adds	r1, r3, #1
 8007780:	9103      	str	r1, [sp, #12]
 8007782:	701a      	strb	r2, [r3, #0]
 8007784:	e7d9      	b.n	800773a <__cvt+0x7e>

08007786 <__exponent>:
 8007786:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007788:	2900      	cmp	r1, #0
 800778a:	bfba      	itte	lt
 800778c:	4249      	neglt	r1, r1
 800778e:	232d      	movlt	r3, #45	@ 0x2d
 8007790:	232b      	movge	r3, #43	@ 0x2b
 8007792:	2909      	cmp	r1, #9
 8007794:	7002      	strb	r2, [r0, #0]
 8007796:	7043      	strb	r3, [r0, #1]
 8007798:	dd29      	ble.n	80077ee <__exponent+0x68>
 800779a:	f10d 0307 	add.w	r3, sp, #7
 800779e:	461d      	mov	r5, r3
 80077a0:	270a      	movs	r7, #10
 80077a2:	461a      	mov	r2, r3
 80077a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80077a8:	fb07 1416 	mls	r4, r7, r6, r1
 80077ac:	3430      	adds	r4, #48	@ 0x30
 80077ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80077b2:	460c      	mov	r4, r1
 80077b4:	2c63      	cmp	r4, #99	@ 0x63
 80077b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80077ba:	4631      	mov	r1, r6
 80077bc:	dcf1      	bgt.n	80077a2 <__exponent+0x1c>
 80077be:	3130      	adds	r1, #48	@ 0x30
 80077c0:	1e94      	subs	r4, r2, #2
 80077c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80077c6:	1c41      	adds	r1, r0, #1
 80077c8:	4623      	mov	r3, r4
 80077ca:	42ab      	cmp	r3, r5
 80077cc:	d30a      	bcc.n	80077e4 <__exponent+0x5e>
 80077ce:	f10d 0309 	add.w	r3, sp, #9
 80077d2:	1a9b      	subs	r3, r3, r2
 80077d4:	42ac      	cmp	r4, r5
 80077d6:	bf88      	it	hi
 80077d8:	2300      	movhi	r3, #0
 80077da:	3302      	adds	r3, #2
 80077dc:	4403      	add	r3, r0
 80077de:	1a18      	subs	r0, r3, r0
 80077e0:	b003      	add	sp, #12
 80077e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077ec:	e7ed      	b.n	80077ca <__exponent+0x44>
 80077ee:	2330      	movs	r3, #48	@ 0x30
 80077f0:	3130      	adds	r1, #48	@ 0x30
 80077f2:	7083      	strb	r3, [r0, #2]
 80077f4:	70c1      	strb	r1, [r0, #3]
 80077f6:	1d03      	adds	r3, r0, #4
 80077f8:	e7f1      	b.n	80077de <__exponent+0x58>
	...

080077fc <_printf_float>:
 80077fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007800:	b08d      	sub	sp, #52	@ 0x34
 8007802:	460c      	mov	r4, r1
 8007804:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007808:	4616      	mov	r6, r2
 800780a:	461f      	mov	r7, r3
 800780c:	4605      	mov	r5, r0
 800780e:	f000 fcdb 	bl	80081c8 <_localeconv_r>
 8007812:	6803      	ldr	r3, [r0, #0]
 8007814:	9304      	str	r3, [sp, #16]
 8007816:	4618      	mov	r0, r3
 8007818:	f7f8 fd32 	bl	8000280 <strlen>
 800781c:	2300      	movs	r3, #0
 800781e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007820:	f8d8 3000 	ldr.w	r3, [r8]
 8007824:	9005      	str	r0, [sp, #20]
 8007826:	3307      	adds	r3, #7
 8007828:	f023 0307 	bic.w	r3, r3, #7
 800782c:	f103 0208 	add.w	r2, r3, #8
 8007830:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007834:	f8d4 b000 	ldr.w	fp, [r4]
 8007838:	f8c8 2000 	str.w	r2, [r8]
 800783c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007840:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007844:	9307      	str	r3, [sp, #28]
 8007846:	f8cd 8018 	str.w	r8, [sp, #24]
 800784a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800784e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007852:	4b9c      	ldr	r3, [pc, #624]	@ (8007ac4 <_printf_float+0x2c8>)
 8007854:	f04f 32ff 	mov.w	r2, #4294967295
 8007858:	f7f9 f970 	bl	8000b3c <__aeabi_dcmpun>
 800785c:	bb70      	cbnz	r0, 80078bc <_printf_float+0xc0>
 800785e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007862:	4b98      	ldr	r3, [pc, #608]	@ (8007ac4 <_printf_float+0x2c8>)
 8007864:	f04f 32ff 	mov.w	r2, #4294967295
 8007868:	f7f9 f94a 	bl	8000b00 <__aeabi_dcmple>
 800786c:	bb30      	cbnz	r0, 80078bc <_printf_float+0xc0>
 800786e:	2200      	movs	r2, #0
 8007870:	2300      	movs	r3, #0
 8007872:	4640      	mov	r0, r8
 8007874:	4649      	mov	r1, r9
 8007876:	f7f9 f939 	bl	8000aec <__aeabi_dcmplt>
 800787a:	b110      	cbz	r0, 8007882 <_printf_float+0x86>
 800787c:	232d      	movs	r3, #45	@ 0x2d
 800787e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007882:	4a91      	ldr	r2, [pc, #580]	@ (8007ac8 <_printf_float+0x2cc>)
 8007884:	4b91      	ldr	r3, [pc, #580]	@ (8007acc <_printf_float+0x2d0>)
 8007886:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800788a:	bf94      	ite	ls
 800788c:	4690      	movls	r8, r2
 800788e:	4698      	movhi	r8, r3
 8007890:	2303      	movs	r3, #3
 8007892:	6123      	str	r3, [r4, #16]
 8007894:	f02b 0304 	bic.w	r3, fp, #4
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	f04f 0900 	mov.w	r9, #0
 800789e:	9700      	str	r7, [sp, #0]
 80078a0:	4633      	mov	r3, r6
 80078a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80078a4:	4621      	mov	r1, r4
 80078a6:	4628      	mov	r0, r5
 80078a8:	f000 f9d2 	bl	8007c50 <_printf_common>
 80078ac:	3001      	adds	r0, #1
 80078ae:	f040 808d 	bne.w	80079cc <_printf_float+0x1d0>
 80078b2:	f04f 30ff 	mov.w	r0, #4294967295
 80078b6:	b00d      	add	sp, #52	@ 0x34
 80078b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078bc:	4642      	mov	r2, r8
 80078be:	464b      	mov	r3, r9
 80078c0:	4640      	mov	r0, r8
 80078c2:	4649      	mov	r1, r9
 80078c4:	f7f9 f93a 	bl	8000b3c <__aeabi_dcmpun>
 80078c8:	b140      	cbz	r0, 80078dc <_printf_float+0xe0>
 80078ca:	464b      	mov	r3, r9
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfbc      	itt	lt
 80078d0:	232d      	movlt	r3, #45	@ 0x2d
 80078d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80078d6:	4a7e      	ldr	r2, [pc, #504]	@ (8007ad0 <_printf_float+0x2d4>)
 80078d8:	4b7e      	ldr	r3, [pc, #504]	@ (8007ad4 <_printf_float+0x2d8>)
 80078da:	e7d4      	b.n	8007886 <_printf_float+0x8a>
 80078dc:	6863      	ldr	r3, [r4, #4]
 80078de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80078e2:	9206      	str	r2, [sp, #24]
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	d13b      	bne.n	8007960 <_printf_float+0x164>
 80078e8:	2306      	movs	r3, #6
 80078ea:	6063      	str	r3, [r4, #4]
 80078ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80078f0:	2300      	movs	r3, #0
 80078f2:	6022      	str	r2, [r4, #0]
 80078f4:	9303      	str	r3, [sp, #12]
 80078f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80078f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80078fc:	ab09      	add	r3, sp, #36	@ 0x24
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	6861      	ldr	r1, [r4, #4]
 8007902:	ec49 8b10 	vmov	d0, r8, r9
 8007906:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800790a:	4628      	mov	r0, r5
 800790c:	f7ff fed6 	bl	80076bc <__cvt>
 8007910:	9b06      	ldr	r3, [sp, #24]
 8007912:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007914:	2b47      	cmp	r3, #71	@ 0x47
 8007916:	4680      	mov	r8, r0
 8007918:	d129      	bne.n	800796e <_printf_float+0x172>
 800791a:	1cc8      	adds	r0, r1, #3
 800791c:	db02      	blt.n	8007924 <_printf_float+0x128>
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	4299      	cmp	r1, r3
 8007922:	dd41      	ble.n	80079a8 <_printf_float+0x1ac>
 8007924:	f1aa 0a02 	sub.w	sl, sl, #2
 8007928:	fa5f fa8a 	uxtb.w	sl, sl
 800792c:	3901      	subs	r1, #1
 800792e:	4652      	mov	r2, sl
 8007930:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007934:	9109      	str	r1, [sp, #36]	@ 0x24
 8007936:	f7ff ff26 	bl	8007786 <__exponent>
 800793a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800793c:	1813      	adds	r3, r2, r0
 800793e:	2a01      	cmp	r2, #1
 8007940:	4681      	mov	r9, r0
 8007942:	6123      	str	r3, [r4, #16]
 8007944:	dc02      	bgt.n	800794c <_printf_float+0x150>
 8007946:	6822      	ldr	r2, [r4, #0]
 8007948:	07d2      	lsls	r2, r2, #31
 800794a:	d501      	bpl.n	8007950 <_printf_float+0x154>
 800794c:	3301      	adds	r3, #1
 800794e:	6123      	str	r3, [r4, #16]
 8007950:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0a2      	beq.n	800789e <_printf_float+0xa2>
 8007958:	232d      	movs	r3, #45	@ 0x2d
 800795a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800795e:	e79e      	b.n	800789e <_printf_float+0xa2>
 8007960:	9a06      	ldr	r2, [sp, #24]
 8007962:	2a47      	cmp	r2, #71	@ 0x47
 8007964:	d1c2      	bne.n	80078ec <_printf_float+0xf0>
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1c0      	bne.n	80078ec <_printf_float+0xf0>
 800796a:	2301      	movs	r3, #1
 800796c:	e7bd      	b.n	80078ea <_printf_float+0xee>
 800796e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007972:	d9db      	bls.n	800792c <_printf_float+0x130>
 8007974:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007978:	d118      	bne.n	80079ac <_printf_float+0x1b0>
 800797a:	2900      	cmp	r1, #0
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	dd0b      	ble.n	8007998 <_printf_float+0x19c>
 8007980:	6121      	str	r1, [r4, #16]
 8007982:	b913      	cbnz	r3, 800798a <_printf_float+0x18e>
 8007984:	6822      	ldr	r2, [r4, #0]
 8007986:	07d0      	lsls	r0, r2, #31
 8007988:	d502      	bpl.n	8007990 <_printf_float+0x194>
 800798a:	3301      	adds	r3, #1
 800798c:	440b      	add	r3, r1
 800798e:	6123      	str	r3, [r4, #16]
 8007990:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007992:	f04f 0900 	mov.w	r9, #0
 8007996:	e7db      	b.n	8007950 <_printf_float+0x154>
 8007998:	b913      	cbnz	r3, 80079a0 <_printf_float+0x1a4>
 800799a:	6822      	ldr	r2, [r4, #0]
 800799c:	07d2      	lsls	r2, r2, #31
 800799e:	d501      	bpl.n	80079a4 <_printf_float+0x1a8>
 80079a0:	3302      	adds	r3, #2
 80079a2:	e7f4      	b.n	800798e <_printf_float+0x192>
 80079a4:	2301      	movs	r3, #1
 80079a6:	e7f2      	b.n	800798e <_printf_float+0x192>
 80079a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80079ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ae:	4299      	cmp	r1, r3
 80079b0:	db05      	blt.n	80079be <_printf_float+0x1c2>
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	6121      	str	r1, [r4, #16]
 80079b6:	07d8      	lsls	r0, r3, #31
 80079b8:	d5ea      	bpl.n	8007990 <_printf_float+0x194>
 80079ba:	1c4b      	adds	r3, r1, #1
 80079bc:	e7e7      	b.n	800798e <_printf_float+0x192>
 80079be:	2900      	cmp	r1, #0
 80079c0:	bfd4      	ite	le
 80079c2:	f1c1 0202 	rsble	r2, r1, #2
 80079c6:	2201      	movgt	r2, #1
 80079c8:	4413      	add	r3, r2
 80079ca:	e7e0      	b.n	800798e <_printf_float+0x192>
 80079cc:	6823      	ldr	r3, [r4, #0]
 80079ce:	055a      	lsls	r2, r3, #21
 80079d0:	d407      	bmi.n	80079e2 <_printf_float+0x1e6>
 80079d2:	6923      	ldr	r3, [r4, #16]
 80079d4:	4642      	mov	r2, r8
 80079d6:	4631      	mov	r1, r6
 80079d8:	4628      	mov	r0, r5
 80079da:	47b8      	blx	r7
 80079dc:	3001      	adds	r0, #1
 80079de:	d12b      	bne.n	8007a38 <_printf_float+0x23c>
 80079e0:	e767      	b.n	80078b2 <_printf_float+0xb6>
 80079e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079e6:	f240 80dd 	bls.w	8007ba4 <_printf_float+0x3a8>
 80079ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079ee:	2200      	movs	r2, #0
 80079f0:	2300      	movs	r3, #0
 80079f2:	f7f9 f871 	bl	8000ad8 <__aeabi_dcmpeq>
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d033      	beq.n	8007a62 <_printf_float+0x266>
 80079fa:	4a37      	ldr	r2, [pc, #220]	@ (8007ad8 <_printf_float+0x2dc>)
 80079fc:	2301      	movs	r3, #1
 80079fe:	4631      	mov	r1, r6
 8007a00:	4628      	mov	r0, r5
 8007a02:	47b8      	blx	r7
 8007a04:	3001      	adds	r0, #1
 8007a06:	f43f af54 	beq.w	80078b2 <_printf_float+0xb6>
 8007a0a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a0e:	4543      	cmp	r3, r8
 8007a10:	db02      	blt.n	8007a18 <_printf_float+0x21c>
 8007a12:	6823      	ldr	r3, [r4, #0]
 8007a14:	07d8      	lsls	r0, r3, #31
 8007a16:	d50f      	bpl.n	8007a38 <_printf_float+0x23c>
 8007a18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4628      	mov	r0, r5
 8007a20:	47b8      	blx	r7
 8007a22:	3001      	adds	r0, #1
 8007a24:	f43f af45 	beq.w	80078b2 <_printf_float+0xb6>
 8007a28:	f04f 0900 	mov.w	r9, #0
 8007a2c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a30:	f104 0a1a 	add.w	sl, r4, #26
 8007a34:	45c8      	cmp	r8, r9
 8007a36:	dc09      	bgt.n	8007a4c <_printf_float+0x250>
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	079b      	lsls	r3, r3, #30
 8007a3c:	f100 8103 	bmi.w	8007c46 <_printf_float+0x44a>
 8007a40:	68e0      	ldr	r0, [r4, #12]
 8007a42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a44:	4298      	cmp	r0, r3
 8007a46:	bfb8      	it	lt
 8007a48:	4618      	movlt	r0, r3
 8007a4a:	e734      	b.n	80078b6 <_printf_float+0xba>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	4652      	mov	r2, sl
 8007a50:	4631      	mov	r1, r6
 8007a52:	4628      	mov	r0, r5
 8007a54:	47b8      	blx	r7
 8007a56:	3001      	adds	r0, #1
 8007a58:	f43f af2b 	beq.w	80078b2 <_printf_float+0xb6>
 8007a5c:	f109 0901 	add.w	r9, r9, #1
 8007a60:	e7e8      	b.n	8007a34 <_printf_float+0x238>
 8007a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	dc39      	bgt.n	8007adc <_printf_float+0x2e0>
 8007a68:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad8 <_printf_float+0x2dc>)
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4631      	mov	r1, r6
 8007a6e:	4628      	mov	r0, r5
 8007a70:	47b8      	blx	r7
 8007a72:	3001      	adds	r0, #1
 8007a74:	f43f af1d 	beq.w	80078b2 <_printf_float+0xb6>
 8007a78:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a7c:	ea59 0303 	orrs.w	r3, r9, r3
 8007a80:	d102      	bne.n	8007a88 <_printf_float+0x28c>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	07d9      	lsls	r1, r3, #31
 8007a86:	d5d7      	bpl.n	8007a38 <_printf_float+0x23c>
 8007a88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4628      	mov	r0, r5
 8007a90:	47b8      	blx	r7
 8007a92:	3001      	adds	r0, #1
 8007a94:	f43f af0d 	beq.w	80078b2 <_printf_float+0xb6>
 8007a98:	f04f 0a00 	mov.w	sl, #0
 8007a9c:	f104 0b1a 	add.w	fp, r4, #26
 8007aa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aa2:	425b      	negs	r3, r3
 8007aa4:	4553      	cmp	r3, sl
 8007aa6:	dc01      	bgt.n	8007aac <_printf_float+0x2b0>
 8007aa8:	464b      	mov	r3, r9
 8007aaa:	e793      	b.n	80079d4 <_printf_float+0x1d8>
 8007aac:	2301      	movs	r3, #1
 8007aae:	465a      	mov	r2, fp
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	47b8      	blx	r7
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	f43f aefb 	beq.w	80078b2 <_printf_float+0xb6>
 8007abc:	f10a 0a01 	add.w	sl, sl, #1
 8007ac0:	e7ee      	b.n	8007aa0 <_printf_float+0x2a4>
 8007ac2:	bf00      	nop
 8007ac4:	7fefffff 	.word	0x7fefffff
 8007ac8:	0800ac44 	.word	0x0800ac44
 8007acc:	0800ac48 	.word	0x0800ac48
 8007ad0:	0800ac4c 	.word	0x0800ac4c
 8007ad4:	0800ac50 	.word	0x0800ac50
 8007ad8:	0800ac54 	.word	0x0800ac54
 8007adc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ade:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ae2:	4553      	cmp	r3, sl
 8007ae4:	bfa8      	it	ge
 8007ae6:	4653      	movge	r3, sl
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	4699      	mov	r9, r3
 8007aec:	dc36      	bgt.n	8007b5c <_printf_float+0x360>
 8007aee:	f04f 0b00 	mov.w	fp, #0
 8007af2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007af6:	f104 021a 	add.w	r2, r4, #26
 8007afa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007afc:	9306      	str	r3, [sp, #24]
 8007afe:	eba3 0309 	sub.w	r3, r3, r9
 8007b02:	455b      	cmp	r3, fp
 8007b04:	dc31      	bgt.n	8007b6a <_printf_float+0x36e>
 8007b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b08:	459a      	cmp	sl, r3
 8007b0a:	dc3a      	bgt.n	8007b82 <_printf_float+0x386>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	07da      	lsls	r2, r3, #31
 8007b10:	d437      	bmi.n	8007b82 <_printf_float+0x386>
 8007b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b14:	ebaa 0903 	sub.w	r9, sl, r3
 8007b18:	9b06      	ldr	r3, [sp, #24]
 8007b1a:	ebaa 0303 	sub.w	r3, sl, r3
 8007b1e:	4599      	cmp	r9, r3
 8007b20:	bfa8      	it	ge
 8007b22:	4699      	movge	r9, r3
 8007b24:	f1b9 0f00 	cmp.w	r9, #0
 8007b28:	dc33      	bgt.n	8007b92 <_printf_float+0x396>
 8007b2a:	f04f 0800 	mov.w	r8, #0
 8007b2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b32:	f104 0b1a 	add.w	fp, r4, #26
 8007b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b38:	ebaa 0303 	sub.w	r3, sl, r3
 8007b3c:	eba3 0309 	sub.w	r3, r3, r9
 8007b40:	4543      	cmp	r3, r8
 8007b42:	f77f af79 	ble.w	8007a38 <_printf_float+0x23c>
 8007b46:	2301      	movs	r3, #1
 8007b48:	465a      	mov	r2, fp
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	47b8      	blx	r7
 8007b50:	3001      	adds	r0, #1
 8007b52:	f43f aeae 	beq.w	80078b2 <_printf_float+0xb6>
 8007b56:	f108 0801 	add.w	r8, r8, #1
 8007b5a:	e7ec      	b.n	8007b36 <_printf_float+0x33a>
 8007b5c:	4642      	mov	r2, r8
 8007b5e:	4631      	mov	r1, r6
 8007b60:	4628      	mov	r0, r5
 8007b62:	47b8      	blx	r7
 8007b64:	3001      	adds	r0, #1
 8007b66:	d1c2      	bne.n	8007aee <_printf_float+0x2f2>
 8007b68:	e6a3      	b.n	80078b2 <_printf_float+0xb6>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4631      	mov	r1, r6
 8007b6e:	4628      	mov	r0, r5
 8007b70:	9206      	str	r2, [sp, #24]
 8007b72:	47b8      	blx	r7
 8007b74:	3001      	adds	r0, #1
 8007b76:	f43f ae9c 	beq.w	80078b2 <_printf_float+0xb6>
 8007b7a:	9a06      	ldr	r2, [sp, #24]
 8007b7c:	f10b 0b01 	add.w	fp, fp, #1
 8007b80:	e7bb      	b.n	8007afa <_printf_float+0x2fe>
 8007b82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b86:	4631      	mov	r1, r6
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b8      	blx	r7
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	d1c0      	bne.n	8007b12 <_printf_float+0x316>
 8007b90:	e68f      	b.n	80078b2 <_printf_float+0xb6>
 8007b92:	9a06      	ldr	r2, [sp, #24]
 8007b94:	464b      	mov	r3, r9
 8007b96:	4442      	add	r2, r8
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	47b8      	blx	r7
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	d1c3      	bne.n	8007b2a <_printf_float+0x32e>
 8007ba2:	e686      	b.n	80078b2 <_printf_float+0xb6>
 8007ba4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ba8:	f1ba 0f01 	cmp.w	sl, #1
 8007bac:	dc01      	bgt.n	8007bb2 <_printf_float+0x3b6>
 8007bae:	07db      	lsls	r3, r3, #31
 8007bb0:	d536      	bpl.n	8007c20 <_printf_float+0x424>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4642      	mov	r2, r8
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b8      	blx	r7
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	f43f ae78 	beq.w	80078b2 <_printf_float+0xb6>
 8007bc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b8      	blx	r7
 8007bcc:	3001      	adds	r0, #1
 8007bce:	f43f ae70 	beq.w	80078b2 <_printf_float+0xb6>
 8007bd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bde:	f7f8 ff7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007be2:	b9c0      	cbnz	r0, 8007c16 <_printf_float+0x41a>
 8007be4:	4653      	mov	r3, sl
 8007be6:	f108 0201 	add.w	r2, r8, #1
 8007bea:	4631      	mov	r1, r6
 8007bec:	4628      	mov	r0, r5
 8007bee:	47b8      	blx	r7
 8007bf0:	3001      	adds	r0, #1
 8007bf2:	d10c      	bne.n	8007c0e <_printf_float+0x412>
 8007bf4:	e65d      	b.n	80078b2 <_printf_float+0xb6>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	465a      	mov	r2, fp
 8007bfa:	4631      	mov	r1, r6
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	47b8      	blx	r7
 8007c00:	3001      	adds	r0, #1
 8007c02:	f43f ae56 	beq.w	80078b2 <_printf_float+0xb6>
 8007c06:	f108 0801 	add.w	r8, r8, #1
 8007c0a:	45d0      	cmp	r8, sl
 8007c0c:	dbf3      	blt.n	8007bf6 <_printf_float+0x3fa>
 8007c0e:	464b      	mov	r3, r9
 8007c10:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c14:	e6df      	b.n	80079d6 <_printf_float+0x1da>
 8007c16:	f04f 0800 	mov.w	r8, #0
 8007c1a:	f104 0b1a 	add.w	fp, r4, #26
 8007c1e:	e7f4      	b.n	8007c0a <_printf_float+0x40e>
 8007c20:	2301      	movs	r3, #1
 8007c22:	4642      	mov	r2, r8
 8007c24:	e7e1      	b.n	8007bea <_printf_float+0x3ee>
 8007c26:	2301      	movs	r3, #1
 8007c28:	464a      	mov	r2, r9
 8007c2a:	4631      	mov	r1, r6
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	47b8      	blx	r7
 8007c30:	3001      	adds	r0, #1
 8007c32:	f43f ae3e 	beq.w	80078b2 <_printf_float+0xb6>
 8007c36:	f108 0801 	add.w	r8, r8, #1
 8007c3a:	68e3      	ldr	r3, [r4, #12]
 8007c3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c3e:	1a5b      	subs	r3, r3, r1
 8007c40:	4543      	cmp	r3, r8
 8007c42:	dcf0      	bgt.n	8007c26 <_printf_float+0x42a>
 8007c44:	e6fc      	b.n	8007a40 <_printf_float+0x244>
 8007c46:	f04f 0800 	mov.w	r8, #0
 8007c4a:	f104 0919 	add.w	r9, r4, #25
 8007c4e:	e7f4      	b.n	8007c3a <_printf_float+0x43e>

08007c50 <_printf_common>:
 8007c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c54:	4616      	mov	r6, r2
 8007c56:	4698      	mov	r8, r3
 8007c58:	688a      	ldr	r2, [r1, #8]
 8007c5a:	690b      	ldr	r3, [r1, #16]
 8007c5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c60:	4293      	cmp	r3, r2
 8007c62:	bfb8      	it	lt
 8007c64:	4613      	movlt	r3, r2
 8007c66:	6033      	str	r3, [r6, #0]
 8007c68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	460c      	mov	r4, r1
 8007c70:	b10a      	cbz	r2, 8007c76 <_printf_common+0x26>
 8007c72:	3301      	adds	r3, #1
 8007c74:	6033      	str	r3, [r6, #0]
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	0699      	lsls	r1, r3, #26
 8007c7a:	bf42      	ittt	mi
 8007c7c:	6833      	ldrmi	r3, [r6, #0]
 8007c7e:	3302      	addmi	r3, #2
 8007c80:	6033      	strmi	r3, [r6, #0]
 8007c82:	6825      	ldr	r5, [r4, #0]
 8007c84:	f015 0506 	ands.w	r5, r5, #6
 8007c88:	d106      	bne.n	8007c98 <_printf_common+0x48>
 8007c8a:	f104 0a19 	add.w	sl, r4, #25
 8007c8e:	68e3      	ldr	r3, [r4, #12]
 8007c90:	6832      	ldr	r2, [r6, #0]
 8007c92:	1a9b      	subs	r3, r3, r2
 8007c94:	42ab      	cmp	r3, r5
 8007c96:	dc26      	bgt.n	8007ce6 <_printf_common+0x96>
 8007c98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c9c:	6822      	ldr	r2, [r4, #0]
 8007c9e:	3b00      	subs	r3, #0
 8007ca0:	bf18      	it	ne
 8007ca2:	2301      	movne	r3, #1
 8007ca4:	0692      	lsls	r2, r2, #26
 8007ca6:	d42b      	bmi.n	8007d00 <_printf_common+0xb0>
 8007ca8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cac:	4641      	mov	r1, r8
 8007cae:	4638      	mov	r0, r7
 8007cb0:	47c8      	blx	r9
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	d01e      	beq.n	8007cf4 <_printf_common+0xa4>
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	6922      	ldr	r2, [r4, #16]
 8007cba:	f003 0306 	and.w	r3, r3, #6
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	bf02      	ittt	eq
 8007cc2:	68e5      	ldreq	r5, [r4, #12]
 8007cc4:	6833      	ldreq	r3, [r6, #0]
 8007cc6:	1aed      	subeq	r5, r5, r3
 8007cc8:	68a3      	ldr	r3, [r4, #8]
 8007cca:	bf0c      	ite	eq
 8007ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cd0:	2500      	movne	r5, #0
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	bfc4      	itt	gt
 8007cd6:	1a9b      	subgt	r3, r3, r2
 8007cd8:	18ed      	addgt	r5, r5, r3
 8007cda:	2600      	movs	r6, #0
 8007cdc:	341a      	adds	r4, #26
 8007cde:	42b5      	cmp	r5, r6
 8007ce0:	d11a      	bne.n	8007d18 <_printf_common+0xc8>
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	e008      	b.n	8007cf8 <_printf_common+0xa8>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4652      	mov	r2, sl
 8007cea:	4641      	mov	r1, r8
 8007cec:	4638      	mov	r0, r7
 8007cee:	47c8      	blx	r9
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d103      	bne.n	8007cfc <_printf_common+0xac>
 8007cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cfc:	3501      	adds	r5, #1
 8007cfe:	e7c6      	b.n	8007c8e <_printf_common+0x3e>
 8007d00:	18e1      	adds	r1, r4, r3
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	2030      	movs	r0, #48	@ 0x30
 8007d06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d0a:	4422      	add	r2, r4
 8007d0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d14:	3302      	adds	r3, #2
 8007d16:	e7c7      	b.n	8007ca8 <_printf_common+0x58>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	4641      	mov	r1, r8
 8007d1e:	4638      	mov	r0, r7
 8007d20:	47c8      	blx	r9
 8007d22:	3001      	adds	r0, #1
 8007d24:	d0e6      	beq.n	8007cf4 <_printf_common+0xa4>
 8007d26:	3601      	adds	r6, #1
 8007d28:	e7d9      	b.n	8007cde <_printf_common+0x8e>
	...

08007d2c <_printf_i>:
 8007d2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d30:	7e0f      	ldrb	r7, [r1, #24]
 8007d32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d34:	2f78      	cmp	r7, #120	@ 0x78
 8007d36:	4691      	mov	r9, r2
 8007d38:	4680      	mov	r8, r0
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	469a      	mov	sl, r3
 8007d3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d42:	d807      	bhi.n	8007d54 <_printf_i+0x28>
 8007d44:	2f62      	cmp	r7, #98	@ 0x62
 8007d46:	d80a      	bhi.n	8007d5e <_printf_i+0x32>
 8007d48:	2f00      	cmp	r7, #0
 8007d4a:	f000 80d2 	beq.w	8007ef2 <_printf_i+0x1c6>
 8007d4e:	2f58      	cmp	r7, #88	@ 0x58
 8007d50:	f000 80b9 	beq.w	8007ec6 <_printf_i+0x19a>
 8007d54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d5c:	e03a      	b.n	8007dd4 <_printf_i+0xa8>
 8007d5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d62:	2b15      	cmp	r3, #21
 8007d64:	d8f6      	bhi.n	8007d54 <_printf_i+0x28>
 8007d66:	a101      	add	r1, pc, #4	@ (adr r1, 8007d6c <_printf_i+0x40>)
 8007d68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d6c:	08007dc5 	.word	0x08007dc5
 8007d70:	08007dd9 	.word	0x08007dd9
 8007d74:	08007d55 	.word	0x08007d55
 8007d78:	08007d55 	.word	0x08007d55
 8007d7c:	08007d55 	.word	0x08007d55
 8007d80:	08007d55 	.word	0x08007d55
 8007d84:	08007dd9 	.word	0x08007dd9
 8007d88:	08007d55 	.word	0x08007d55
 8007d8c:	08007d55 	.word	0x08007d55
 8007d90:	08007d55 	.word	0x08007d55
 8007d94:	08007d55 	.word	0x08007d55
 8007d98:	08007ed9 	.word	0x08007ed9
 8007d9c:	08007e03 	.word	0x08007e03
 8007da0:	08007e93 	.word	0x08007e93
 8007da4:	08007d55 	.word	0x08007d55
 8007da8:	08007d55 	.word	0x08007d55
 8007dac:	08007efb 	.word	0x08007efb
 8007db0:	08007d55 	.word	0x08007d55
 8007db4:	08007e03 	.word	0x08007e03
 8007db8:	08007d55 	.word	0x08007d55
 8007dbc:	08007d55 	.word	0x08007d55
 8007dc0:	08007e9b 	.word	0x08007e9b
 8007dc4:	6833      	ldr	r3, [r6, #0]
 8007dc6:	1d1a      	adds	r2, r3, #4
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	6032      	str	r2, [r6, #0]
 8007dcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e09d      	b.n	8007f14 <_printf_i+0x1e8>
 8007dd8:	6833      	ldr	r3, [r6, #0]
 8007dda:	6820      	ldr	r0, [r4, #0]
 8007ddc:	1d19      	adds	r1, r3, #4
 8007dde:	6031      	str	r1, [r6, #0]
 8007de0:	0606      	lsls	r6, r0, #24
 8007de2:	d501      	bpl.n	8007de8 <_printf_i+0xbc>
 8007de4:	681d      	ldr	r5, [r3, #0]
 8007de6:	e003      	b.n	8007df0 <_printf_i+0xc4>
 8007de8:	0645      	lsls	r5, r0, #25
 8007dea:	d5fb      	bpl.n	8007de4 <_printf_i+0xb8>
 8007dec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007df0:	2d00      	cmp	r5, #0
 8007df2:	da03      	bge.n	8007dfc <_printf_i+0xd0>
 8007df4:	232d      	movs	r3, #45	@ 0x2d
 8007df6:	426d      	negs	r5, r5
 8007df8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007dfc:	4859      	ldr	r0, [pc, #356]	@ (8007f64 <_printf_i+0x238>)
 8007dfe:	230a      	movs	r3, #10
 8007e00:	e011      	b.n	8007e26 <_printf_i+0xfa>
 8007e02:	6821      	ldr	r1, [r4, #0]
 8007e04:	6833      	ldr	r3, [r6, #0]
 8007e06:	0608      	lsls	r0, r1, #24
 8007e08:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e0c:	d402      	bmi.n	8007e14 <_printf_i+0xe8>
 8007e0e:	0649      	lsls	r1, r1, #25
 8007e10:	bf48      	it	mi
 8007e12:	b2ad      	uxthmi	r5, r5
 8007e14:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e16:	4853      	ldr	r0, [pc, #332]	@ (8007f64 <_printf_i+0x238>)
 8007e18:	6033      	str	r3, [r6, #0]
 8007e1a:	bf14      	ite	ne
 8007e1c:	230a      	movne	r3, #10
 8007e1e:	2308      	moveq	r3, #8
 8007e20:	2100      	movs	r1, #0
 8007e22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e26:	6866      	ldr	r6, [r4, #4]
 8007e28:	60a6      	str	r6, [r4, #8]
 8007e2a:	2e00      	cmp	r6, #0
 8007e2c:	bfa2      	ittt	ge
 8007e2e:	6821      	ldrge	r1, [r4, #0]
 8007e30:	f021 0104 	bicge.w	r1, r1, #4
 8007e34:	6021      	strge	r1, [r4, #0]
 8007e36:	b90d      	cbnz	r5, 8007e3c <_printf_i+0x110>
 8007e38:	2e00      	cmp	r6, #0
 8007e3a:	d04b      	beq.n	8007ed4 <_printf_i+0x1a8>
 8007e3c:	4616      	mov	r6, r2
 8007e3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e42:	fb03 5711 	mls	r7, r3, r1, r5
 8007e46:	5dc7      	ldrb	r7, [r0, r7]
 8007e48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e4c:	462f      	mov	r7, r5
 8007e4e:	42bb      	cmp	r3, r7
 8007e50:	460d      	mov	r5, r1
 8007e52:	d9f4      	bls.n	8007e3e <_printf_i+0x112>
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d10b      	bne.n	8007e70 <_printf_i+0x144>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	07df      	lsls	r7, r3, #31
 8007e5c:	d508      	bpl.n	8007e70 <_printf_i+0x144>
 8007e5e:	6923      	ldr	r3, [r4, #16]
 8007e60:	6861      	ldr	r1, [r4, #4]
 8007e62:	4299      	cmp	r1, r3
 8007e64:	bfde      	ittt	le
 8007e66:	2330      	movle	r3, #48	@ 0x30
 8007e68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e70:	1b92      	subs	r2, r2, r6
 8007e72:	6122      	str	r2, [r4, #16]
 8007e74:	f8cd a000 	str.w	sl, [sp]
 8007e78:	464b      	mov	r3, r9
 8007e7a:	aa03      	add	r2, sp, #12
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	4640      	mov	r0, r8
 8007e80:	f7ff fee6 	bl	8007c50 <_printf_common>
 8007e84:	3001      	adds	r0, #1
 8007e86:	d14a      	bne.n	8007f1e <_printf_i+0x1f2>
 8007e88:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8c:	b004      	add	sp, #16
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	f043 0320 	orr.w	r3, r3, #32
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	4833      	ldr	r0, [pc, #204]	@ (8007f68 <_printf_i+0x23c>)
 8007e9c:	2778      	movs	r7, #120	@ 0x78
 8007e9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ea2:	6823      	ldr	r3, [r4, #0]
 8007ea4:	6831      	ldr	r1, [r6, #0]
 8007ea6:	061f      	lsls	r7, r3, #24
 8007ea8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007eac:	d402      	bmi.n	8007eb4 <_printf_i+0x188>
 8007eae:	065f      	lsls	r7, r3, #25
 8007eb0:	bf48      	it	mi
 8007eb2:	b2ad      	uxthmi	r5, r5
 8007eb4:	6031      	str	r1, [r6, #0]
 8007eb6:	07d9      	lsls	r1, r3, #31
 8007eb8:	bf44      	itt	mi
 8007eba:	f043 0320 	orrmi.w	r3, r3, #32
 8007ebe:	6023      	strmi	r3, [r4, #0]
 8007ec0:	b11d      	cbz	r5, 8007eca <_printf_i+0x19e>
 8007ec2:	2310      	movs	r3, #16
 8007ec4:	e7ac      	b.n	8007e20 <_printf_i+0xf4>
 8007ec6:	4827      	ldr	r0, [pc, #156]	@ (8007f64 <_printf_i+0x238>)
 8007ec8:	e7e9      	b.n	8007e9e <_printf_i+0x172>
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	f023 0320 	bic.w	r3, r3, #32
 8007ed0:	6023      	str	r3, [r4, #0]
 8007ed2:	e7f6      	b.n	8007ec2 <_printf_i+0x196>
 8007ed4:	4616      	mov	r6, r2
 8007ed6:	e7bd      	b.n	8007e54 <_printf_i+0x128>
 8007ed8:	6833      	ldr	r3, [r6, #0]
 8007eda:	6825      	ldr	r5, [r4, #0]
 8007edc:	6961      	ldr	r1, [r4, #20]
 8007ede:	1d18      	adds	r0, r3, #4
 8007ee0:	6030      	str	r0, [r6, #0]
 8007ee2:	062e      	lsls	r6, r5, #24
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	d501      	bpl.n	8007eec <_printf_i+0x1c0>
 8007ee8:	6019      	str	r1, [r3, #0]
 8007eea:	e002      	b.n	8007ef2 <_printf_i+0x1c6>
 8007eec:	0668      	lsls	r0, r5, #25
 8007eee:	d5fb      	bpl.n	8007ee8 <_printf_i+0x1bc>
 8007ef0:	8019      	strh	r1, [r3, #0]
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	6123      	str	r3, [r4, #16]
 8007ef6:	4616      	mov	r6, r2
 8007ef8:	e7bc      	b.n	8007e74 <_printf_i+0x148>
 8007efa:	6833      	ldr	r3, [r6, #0]
 8007efc:	1d1a      	adds	r2, r3, #4
 8007efe:	6032      	str	r2, [r6, #0]
 8007f00:	681e      	ldr	r6, [r3, #0]
 8007f02:	6862      	ldr	r2, [r4, #4]
 8007f04:	2100      	movs	r1, #0
 8007f06:	4630      	mov	r0, r6
 8007f08:	f7f8 f96a 	bl	80001e0 <memchr>
 8007f0c:	b108      	cbz	r0, 8007f12 <_printf_i+0x1e6>
 8007f0e:	1b80      	subs	r0, r0, r6
 8007f10:	6060      	str	r0, [r4, #4]
 8007f12:	6863      	ldr	r3, [r4, #4]
 8007f14:	6123      	str	r3, [r4, #16]
 8007f16:	2300      	movs	r3, #0
 8007f18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f1c:	e7aa      	b.n	8007e74 <_printf_i+0x148>
 8007f1e:	6923      	ldr	r3, [r4, #16]
 8007f20:	4632      	mov	r2, r6
 8007f22:	4649      	mov	r1, r9
 8007f24:	4640      	mov	r0, r8
 8007f26:	47d0      	blx	sl
 8007f28:	3001      	adds	r0, #1
 8007f2a:	d0ad      	beq.n	8007e88 <_printf_i+0x15c>
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	079b      	lsls	r3, r3, #30
 8007f30:	d413      	bmi.n	8007f5a <_printf_i+0x22e>
 8007f32:	68e0      	ldr	r0, [r4, #12]
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	4298      	cmp	r0, r3
 8007f38:	bfb8      	it	lt
 8007f3a:	4618      	movlt	r0, r3
 8007f3c:	e7a6      	b.n	8007e8c <_printf_i+0x160>
 8007f3e:	2301      	movs	r3, #1
 8007f40:	4632      	mov	r2, r6
 8007f42:	4649      	mov	r1, r9
 8007f44:	4640      	mov	r0, r8
 8007f46:	47d0      	blx	sl
 8007f48:	3001      	adds	r0, #1
 8007f4a:	d09d      	beq.n	8007e88 <_printf_i+0x15c>
 8007f4c:	3501      	adds	r5, #1
 8007f4e:	68e3      	ldr	r3, [r4, #12]
 8007f50:	9903      	ldr	r1, [sp, #12]
 8007f52:	1a5b      	subs	r3, r3, r1
 8007f54:	42ab      	cmp	r3, r5
 8007f56:	dcf2      	bgt.n	8007f3e <_printf_i+0x212>
 8007f58:	e7eb      	b.n	8007f32 <_printf_i+0x206>
 8007f5a:	2500      	movs	r5, #0
 8007f5c:	f104 0619 	add.w	r6, r4, #25
 8007f60:	e7f5      	b.n	8007f4e <_printf_i+0x222>
 8007f62:	bf00      	nop
 8007f64:	0800ac56 	.word	0x0800ac56
 8007f68:	0800ac67 	.word	0x0800ac67

08007f6c <std>:
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	b510      	push	{r4, lr}
 8007f70:	4604      	mov	r4, r0
 8007f72:	e9c0 3300 	strd	r3, r3, [r0]
 8007f76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f7a:	6083      	str	r3, [r0, #8]
 8007f7c:	8181      	strh	r1, [r0, #12]
 8007f7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f80:	81c2      	strh	r2, [r0, #14]
 8007f82:	6183      	str	r3, [r0, #24]
 8007f84:	4619      	mov	r1, r3
 8007f86:	2208      	movs	r2, #8
 8007f88:	305c      	adds	r0, #92	@ 0x5c
 8007f8a:	f000 f914 	bl	80081b6 <memset>
 8007f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc4 <std+0x58>)
 8007f90:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f92:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc8 <std+0x5c>)
 8007f94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f96:	4b0d      	ldr	r3, [pc, #52]	@ (8007fcc <std+0x60>)
 8007f98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd0 <std+0x64>)
 8007f9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <std+0x68>)
 8007fa0:	6224      	str	r4, [r4, #32]
 8007fa2:	429c      	cmp	r4, r3
 8007fa4:	d006      	beq.n	8007fb4 <std+0x48>
 8007fa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007faa:	4294      	cmp	r4, r2
 8007fac:	d002      	beq.n	8007fb4 <std+0x48>
 8007fae:	33d0      	adds	r3, #208	@ 0xd0
 8007fb0:	429c      	cmp	r4, r3
 8007fb2:	d105      	bne.n	8007fc0 <std+0x54>
 8007fb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fbc:	f000 b978 	b.w	80082b0 <__retarget_lock_init_recursive>
 8007fc0:	bd10      	pop	{r4, pc}
 8007fc2:	bf00      	nop
 8007fc4:	08008131 	.word	0x08008131
 8007fc8:	08008153 	.word	0x08008153
 8007fcc:	0800818b 	.word	0x0800818b
 8007fd0:	080081af 	.word	0x080081af
 8007fd4:	200005a8 	.word	0x200005a8

08007fd8 <stdio_exit_handler>:
 8007fd8:	4a02      	ldr	r2, [pc, #8]	@ (8007fe4 <stdio_exit_handler+0xc>)
 8007fda:	4903      	ldr	r1, [pc, #12]	@ (8007fe8 <stdio_exit_handler+0x10>)
 8007fdc:	4803      	ldr	r0, [pc, #12]	@ (8007fec <stdio_exit_handler+0x14>)
 8007fde:	f000 b869 	b.w	80080b4 <_fwalk_sglue>
 8007fe2:	bf00      	nop
 8007fe4:	20000010 	.word	0x20000010
 8007fe8:	08009c0d 	.word	0x08009c0d
 8007fec:	20000020 	.word	0x20000020

08007ff0 <cleanup_stdio>:
 8007ff0:	6841      	ldr	r1, [r0, #4]
 8007ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8008024 <cleanup_stdio+0x34>)
 8007ff4:	4299      	cmp	r1, r3
 8007ff6:	b510      	push	{r4, lr}
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	d001      	beq.n	8008000 <cleanup_stdio+0x10>
 8007ffc:	f001 fe06 	bl	8009c0c <_fflush_r>
 8008000:	68a1      	ldr	r1, [r4, #8]
 8008002:	4b09      	ldr	r3, [pc, #36]	@ (8008028 <cleanup_stdio+0x38>)
 8008004:	4299      	cmp	r1, r3
 8008006:	d002      	beq.n	800800e <cleanup_stdio+0x1e>
 8008008:	4620      	mov	r0, r4
 800800a:	f001 fdff 	bl	8009c0c <_fflush_r>
 800800e:	68e1      	ldr	r1, [r4, #12]
 8008010:	4b06      	ldr	r3, [pc, #24]	@ (800802c <cleanup_stdio+0x3c>)
 8008012:	4299      	cmp	r1, r3
 8008014:	d004      	beq.n	8008020 <cleanup_stdio+0x30>
 8008016:	4620      	mov	r0, r4
 8008018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800801c:	f001 bdf6 	b.w	8009c0c <_fflush_r>
 8008020:	bd10      	pop	{r4, pc}
 8008022:	bf00      	nop
 8008024:	200005a8 	.word	0x200005a8
 8008028:	20000610 	.word	0x20000610
 800802c:	20000678 	.word	0x20000678

08008030 <global_stdio_init.part.0>:
 8008030:	b510      	push	{r4, lr}
 8008032:	4b0b      	ldr	r3, [pc, #44]	@ (8008060 <global_stdio_init.part.0+0x30>)
 8008034:	4c0b      	ldr	r4, [pc, #44]	@ (8008064 <global_stdio_init.part.0+0x34>)
 8008036:	4a0c      	ldr	r2, [pc, #48]	@ (8008068 <global_stdio_init.part.0+0x38>)
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	4620      	mov	r0, r4
 800803c:	2200      	movs	r2, #0
 800803e:	2104      	movs	r1, #4
 8008040:	f7ff ff94 	bl	8007f6c <std>
 8008044:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008048:	2201      	movs	r2, #1
 800804a:	2109      	movs	r1, #9
 800804c:	f7ff ff8e 	bl	8007f6c <std>
 8008050:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008054:	2202      	movs	r2, #2
 8008056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800805a:	2112      	movs	r1, #18
 800805c:	f7ff bf86 	b.w	8007f6c <std>
 8008060:	200006e0 	.word	0x200006e0
 8008064:	200005a8 	.word	0x200005a8
 8008068:	08007fd9 	.word	0x08007fd9

0800806c <__sfp_lock_acquire>:
 800806c:	4801      	ldr	r0, [pc, #4]	@ (8008074 <__sfp_lock_acquire+0x8>)
 800806e:	f000 b920 	b.w	80082b2 <__retarget_lock_acquire_recursive>
 8008072:	bf00      	nop
 8008074:	200006e9 	.word	0x200006e9

08008078 <__sfp_lock_release>:
 8008078:	4801      	ldr	r0, [pc, #4]	@ (8008080 <__sfp_lock_release+0x8>)
 800807a:	f000 b91b 	b.w	80082b4 <__retarget_lock_release_recursive>
 800807e:	bf00      	nop
 8008080:	200006e9 	.word	0x200006e9

08008084 <__sinit>:
 8008084:	b510      	push	{r4, lr}
 8008086:	4604      	mov	r4, r0
 8008088:	f7ff fff0 	bl	800806c <__sfp_lock_acquire>
 800808c:	6a23      	ldr	r3, [r4, #32]
 800808e:	b11b      	cbz	r3, 8008098 <__sinit+0x14>
 8008090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008094:	f7ff bff0 	b.w	8008078 <__sfp_lock_release>
 8008098:	4b04      	ldr	r3, [pc, #16]	@ (80080ac <__sinit+0x28>)
 800809a:	6223      	str	r3, [r4, #32]
 800809c:	4b04      	ldr	r3, [pc, #16]	@ (80080b0 <__sinit+0x2c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1f5      	bne.n	8008090 <__sinit+0xc>
 80080a4:	f7ff ffc4 	bl	8008030 <global_stdio_init.part.0>
 80080a8:	e7f2      	b.n	8008090 <__sinit+0xc>
 80080aa:	bf00      	nop
 80080ac:	08007ff1 	.word	0x08007ff1
 80080b0:	200006e0 	.word	0x200006e0

080080b4 <_fwalk_sglue>:
 80080b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080b8:	4607      	mov	r7, r0
 80080ba:	4688      	mov	r8, r1
 80080bc:	4614      	mov	r4, r2
 80080be:	2600      	movs	r6, #0
 80080c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080c4:	f1b9 0901 	subs.w	r9, r9, #1
 80080c8:	d505      	bpl.n	80080d6 <_fwalk_sglue+0x22>
 80080ca:	6824      	ldr	r4, [r4, #0]
 80080cc:	2c00      	cmp	r4, #0
 80080ce:	d1f7      	bne.n	80080c0 <_fwalk_sglue+0xc>
 80080d0:	4630      	mov	r0, r6
 80080d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080d6:	89ab      	ldrh	r3, [r5, #12]
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d907      	bls.n	80080ec <_fwalk_sglue+0x38>
 80080dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080e0:	3301      	adds	r3, #1
 80080e2:	d003      	beq.n	80080ec <_fwalk_sglue+0x38>
 80080e4:	4629      	mov	r1, r5
 80080e6:	4638      	mov	r0, r7
 80080e8:	47c0      	blx	r8
 80080ea:	4306      	orrs	r6, r0
 80080ec:	3568      	adds	r5, #104	@ 0x68
 80080ee:	e7e9      	b.n	80080c4 <_fwalk_sglue+0x10>

080080f0 <siprintf>:
 80080f0:	b40e      	push	{r1, r2, r3}
 80080f2:	b500      	push	{lr}
 80080f4:	b09c      	sub	sp, #112	@ 0x70
 80080f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80080f8:	9002      	str	r0, [sp, #8]
 80080fa:	9006      	str	r0, [sp, #24]
 80080fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008100:	4809      	ldr	r0, [pc, #36]	@ (8008128 <siprintf+0x38>)
 8008102:	9107      	str	r1, [sp, #28]
 8008104:	9104      	str	r1, [sp, #16]
 8008106:	4909      	ldr	r1, [pc, #36]	@ (800812c <siprintf+0x3c>)
 8008108:	f853 2b04 	ldr.w	r2, [r3], #4
 800810c:	9105      	str	r1, [sp, #20]
 800810e:	6800      	ldr	r0, [r0, #0]
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	a902      	add	r1, sp, #8
 8008114:	f001 fbfa 	bl	800990c <_svfiprintf_r>
 8008118:	9b02      	ldr	r3, [sp, #8]
 800811a:	2200      	movs	r2, #0
 800811c:	701a      	strb	r2, [r3, #0]
 800811e:	b01c      	add	sp, #112	@ 0x70
 8008120:	f85d eb04 	ldr.w	lr, [sp], #4
 8008124:	b003      	add	sp, #12
 8008126:	4770      	bx	lr
 8008128:	2000001c 	.word	0x2000001c
 800812c:	ffff0208 	.word	0xffff0208

08008130 <__sread>:
 8008130:	b510      	push	{r4, lr}
 8008132:	460c      	mov	r4, r1
 8008134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008138:	f000 f86c 	bl	8008214 <_read_r>
 800813c:	2800      	cmp	r0, #0
 800813e:	bfab      	itete	ge
 8008140:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008142:	89a3      	ldrhlt	r3, [r4, #12]
 8008144:	181b      	addge	r3, r3, r0
 8008146:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800814a:	bfac      	ite	ge
 800814c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800814e:	81a3      	strhlt	r3, [r4, #12]
 8008150:	bd10      	pop	{r4, pc}

08008152 <__swrite>:
 8008152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008156:	461f      	mov	r7, r3
 8008158:	898b      	ldrh	r3, [r1, #12]
 800815a:	05db      	lsls	r3, r3, #23
 800815c:	4605      	mov	r5, r0
 800815e:	460c      	mov	r4, r1
 8008160:	4616      	mov	r6, r2
 8008162:	d505      	bpl.n	8008170 <__swrite+0x1e>
 8008164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008168:	2302      	movs	r3, #2
 800816a:	2200      	movs	r2, #0
 800816c:	f000 f840 	bl	80081f0 <_lseek_r>
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008176:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	4632      	mov	r2, r6
 800817e:	463b      	mov	r3, r7
 8008180:	4628      	mov	r0, r5
 8008182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008186:	f000 b857 	b.w	8008238 <_write_r>

0800818a <__sseek>:
 800818a:	b510      	push	{r4, lr}
 800818c:	460c      	mov	r4, r1
 800818e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008192:	f000 f82d 	bl	80081f0 <_lseek_r>
 8008196:	1c43      	adds	r3, r0, #1
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	bf15      	itete	ne
 800819c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800819e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80081a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80081a6:	81a3      	strheq	r3, [r4, #12]
 80081a8:	bf18      	it	ne
 80081aa:	81a3      	strhne	r3, [r4, #12]
 80081ac:	bd10      	pop	{r4, pc}

080081ae <__sclose>:
 80081ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b2:	f000 b80d 	b.w	80081d0 <_close_r>

080081b6 <memset>:
 80081b6:	4402      	add	r2, r0
 80081b8:	4603      	mov	r3, r0
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d100      	bne.n	80081c0 <memset+0xa>
 80081be:	4770      	bx	lr
 80081c0:	f803 1b01 	strb.w	r1, [r3], #1
 80081c4:	e7f9      	b.n	80081ba <memset+0x4>
	...

080081c8 <_localeconv_r>:
 80081c8:	4800      	ldr	r0, [pc, #0]	@ (80081cc <_localeconv_r+0x4>)
 80081ca:	4770      	bx	lr
 80081cc:	2000015c 	.word	0x2000015c

080081d0 <_close_r>:
 80081d0:	b538      	push	{r3, r4, r5, lr}
 80081d2:	4d06      	ldr	r5, [pc, #24]	@ (80081ec <_close_r+0x1c>)
 80081d4:	2300      	movs	r3, #0
 80081d6:	4604      	mov	r4, r0
 80081d8:	4608      	mov	r0, r1
 80081da:	602b      	str	r3, [r5, #0]
 80081dc:	f7fa fed0 	bl	8002f80 <_close>
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	d102      	bne.n	80081ea <_close_r+0x1a>
 80081e4:	682b      	ldr	r3, [r5, #0]
 80081e6:	b103      	cbz	r3, 80081ea <_close_r+0x1a>
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	bd38      	pop	{r3, r4, r5, pc}
 80081ec:	200006e4 	.word	0x200006e4

080081f0 <_lseek_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	4d07      	ldr	r5, [pc, #28]	@ (8008210 <_lseek_r+0x20>)
 80081f4:	4604      	mov	r4, r0
 80081f6:	4608      	mov	r0, r1
 80081f8:	4611      	mov	r1, r2
 80081fa:	2200      	movs	r2, #0
 80081fc:	602a      	str	r2, [r5, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	f7fa fee5 	bl	8002fce <_lseek>
 8008204:	1c43      	adds	r3, r0, #1
 8008206:	d102      	bne.n	800820e <_lseek_r+0x1e>
 8008208:	682b      	ldr	r3, [r5, #0]
 800820a:	b103      	cbz	r3, 800820e <_lseek_r+0x1e>
 800820c:	6023      	str	r3, [r4, #0]
 800820e:	bd38      	pop	{r3, r4, r5, pc}
 8008210:	200006e4 	.word	0x200006e4

08008214 <_read_r>:
 8008214:	b538      	push	{r3, r4, r5, lr}
 8008216:	4d07      	ldr	r5, [pc, #28]	@ (8008234 <_read_r+0x20>)
 8008218:	4604      	mov	r4, r0
 800821a:	4608      	mov	r0, r1
 800821c:	4611      	mov	r1, r2
 800821e:	2200      	movs	r2, #0
 8008220:	602a      	str	r2, [r5, #0]
 8008222:	461a      	mov	r2, r3
 8008224:	f7fa fe73 	bl	8002f0e <_read>
 8008228:	1c43      	adds	r3, r0, #1
 800822a:	d102      	bne.n	8008232 <_read_r+0x1e>
 800822c:	682b      	ldr	r3, [r5, #0]
 800822e:	b103      	cbz	r3, 8008232 <_read_r+0x1e>
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	bd38      	pop	{r3, r4, r5, pc}
 8008234:	200006e4 	.word	0x200006e4

08008238 <_write_r>:
 8008238:	b538      	push	{r3, r4, r5, lr}
 800823a:	4d07      	ldr	r5, [pc, #28]	@ (8008258 <_write_r+0x20>)
 800823c:	4604      	mov	r4, r0
 800823e:	4608      	mov	r0, r1
 8008240:	4611      	mov	r1, r2
 8008242:	2200      	movs	r2, #0
 8008244:	602a      	str	r2, [r5, #0]
 8008246:	461a      	mov	r2, r3
 8008248:	f7fa fe7e 	bl	8002f48 <_write>
 800824c:	1c43      	adds	r3, r0, #1
 800824e:	d102      	bne.n	8008256 <_write_r+0x1e>
 8008250:	682b      	ldr	r3, [r5, #0]
 8008252:	b103      	cbz	r3, 8008256 <_write_r+0x1e>
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	bd38      	pop	{r3, r4, r5, pc}
 8008258:	200006e4 	.word	0x200006e4

0800825c <__errno>:
 800825c:	4b01      	ldr	r3, [pc, #4]	@ (8008264 <__errno+0x8>)
 800825e:	6818      	ldr	r0, [r3, #0]
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	2000001c 	.word	0x2000001c

08008268 <__libc_init_array>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	4d0d      	ldr	r5, [pc, #52]	@ (80082a0 <__libc_init_array+0x38>)
 800826c:	4c0d      	ldr	r4, [pc, #52]	@ (80082a4 <__libc_init_array+0x3c>)
 800826e:	1b64      	subs	r4, r4, r5
 8008270:	10a4      	asrs	r4, r4, #2
 8008272:	2600      	movs	r6, #0
 8008274:	42a6      	cmp	r6, r4
 8008276:	d109      	bne.n	800828c <__libc_init_array+0x24>
 8008278:	4d0b      	ldr	r5, [pc, #44]	@ (80082a8 <__libc_init_array+0x40>)
 800827a:	4c0c      	ldr	r4, [pc, #48]	@ (80082ac <__libc_init_array+0x44>)
 800827c:	f002 f89e 	bl	800a3bc <_init>
 8008280:	1b64      	subs	r4, r4, r5
 8008282:	10a4      	asrs	r4, r4, #2
 8008284:	2600      	movs	r6, #0
 8008286:	42a6      	cmp	r6, r4
 8008288:	d105      	bne.n	8008296 <__libc_init_array+0x2e>
 800828a:	bd70      	pop	{r4, r5, r6, pc}
 800828c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008290:	4798      	blx	r3
 8008292:	3601      	adds	r6, #1
 8008294:	e7ee      	b.n	8008274 <__libc_init_array+0xc>
 8008296:	f855 3b04 	ldr.w	r3, [r5], #4
 800829a:	4798      	blx	r3
 800829c:	3601      	adds	r6, #1
 800829e:	e7f2      	b.n	8008286 <__libc_init_array+0x1e>
 80082a0:	0800afc0 	.word	0x0800afc0
 80082a4:	0800afc0 	.word	0x0800afc0
 80082a8:	0800afc0 	.word	0x0800afc0
 80082ac:	0800afc4 	.word	0x0800afc4

080082b0 <__retarget_lock_init_recursive>:
 80082b0:	4770      	bx	lr

080082b2 <__retarget_lock_acquire_recursive>:
 80082b2:	4770      	bx	lr

080082b4 <__retarget_lock_release_recursive>:
 80082b4:	4770      	bx	lr

080082b6 <quorem>:
 80082b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ba:	6903      	ldr	r3, [r0, #16]
 80082bc:	690c      	ldr	r4, [r1, #16]
 80082be:	42a3      	cmp	r3, r4
 80082c0:	4607      	mov	r7, r0
 80082c2:	db7e      	blt.n	80083c2 <quorem+0x10c>
 80082c4:	3c01      	subs	r4, #1
 80082c6:	f101 0814 	add.w	r8, r1, #20
 80082ca:	00a3      	lsls	r3, r4, #2
 80082cc:	f100 0514 	add.w	r5, r0, #20
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082d6:	9301      	str	r3, [sp, #4]
 80082d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082e0:	3301      	adds	r3, #1
 80082e2:	429a      	cmp	r2, r3
 80082e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80082ec:	d32e      	bcc.n	800834c <quorem+0x96>
 80082ee:	f04f 0a00 	mov.w	sl, #0
 80082f2:	46c4      	mov	ip, r8
 80082f4:	46ae      	mov	lr, r5
 80082f6:	46d3      	mov	fp, sl
 80082f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082fc:	b298      	uxth	r0, r3
 80082fe:	fb06 a000 	mla	r0, r6, r0, sl
 8008302:	0c02      	lsrs	r2, r0, #16
 8008304:	0c1b      	lsrs	r3, r3, #16
 8008306:	fb06 2303 	mla	r3, r6, r3, r2
 800830a:	f8de 2000 	ldr.w	r2, [lr]
 800830e:	b280      	uxth	r0, r0
 8008310:	b292      	uxth	r2, r2
 8008312:	1a12      	subs	r2, r2, r0
 8008314:	445a      	add	r2, fp
 8008316:	f8de 0000 	ldr.w	r0, [lr]
 800831a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800831e:	b29b      	uxth	r3, r3
 8008320:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008324:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008328:	b292      	uxth	r2, r2
 800832a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800832e:	45e1      	cmp	r9, ip
 8008330:	f84e 2b04 	str.w	r2, [lr], #4
 8008334:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008338:	d2de      	bcs.n	80082f8 <quorem+0x42>
 800833a:	9b00      	ldr	r3, [sp, #0]
 800833c:	58eb      	ldr	r3, [r5, r3]
 800833e:	b92b      	cbnz	r3, 800834c <quorem+0x96>
 8008340:	9b01      	ldr	r3, [sp, #4]
 8008342:	3b04      	subs	r3, #4
 8008344:	429d      	cmp	r5, r3
 8008346:	461a      	mov	r2, r3
 8008348:	d32f      	bcc.n	80083aa <quorem+0xf4>
 800834a:	613c      	str	r4, [r7, #16]
 800834c:	4638      	mov	r0, r7
 800834e:	f001 f979 	bl	8009644 <__mcmp>
 8008352:	2800      	cmp	r0, #0
 8008354:	db25      	blt.n	80083a2 <quorem+0xec>
 8008356:	4629      	mov	r1, r5
 8008358:	2000      	movs	r0, #0
 800835a:	f858 2b04 	ldr.w	r2, [r8], #4
 800835e:	f8d1 c000 	ldr.w	ip, [r1]
 8008362:	fa1f fe82 	uxth.w	lr, r2
 8008366:	fa1f f38c 	uxth.w	r3, ip
 800836a:	eba3 030e 	sub.w	r3, r3, lr
 800836e:	4403      	add	r3, r0
 8008370:	0c12      	lsrs	r2, r2, #16
 8008372:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008376:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800837a:	b29b      	uxth	r3, r3
 800837c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008380:	45c1      	cmp	r9, r8
 8008382:	f841 3b04 	str.w	r3, [r1], #4
 8008386:	ea4f 4022 	mov.w	r0, r2, asr #16
 800838a:	d2e6      	bcs.n	800835a <quorem+0xa4>
 800838c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008390:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008394:	b922      	cbnz	r2, 80083a0 <quorem+0xea>
 8008396:	3b04      	subs	r3, #4
 8008398:	429d      	cmp	r5, r3
 800839a:	461a      	mov	r2, r3
 800839c:	d30b      	bcc.n	80083b6 <quorem+0x100>
 800839e:	613c      	str	r4, [r7, #16]
 80083a0:	3601      	adds	r6, #1
 80083a2:	4630      	mov	r0, r6
 80083a4:	b003      	add	sp, #12
 80083a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083aa:	6812      	ldr	r2, [r2, #0]
 80083ac:	3b04      	subs	r3, #4
 80083ae:	2a00      	cmp	r2, #0
 80083b0:	d1cb      	bne.n	800834a <quorem+0x94>
 80083b2:	3c01      	subs	r4, #1
 80083b4:	e7c6      	b.n	8008344 <quorem+0x8e>
 80083b6:	6812      	ldr	r2, [r2, #0]
 80083b8:	3b04      	subs	r3, #4
 80083ba:	2a00      	cmp	r2, #0
 80083bc:	d1ef      	bne.n	800839e <quorem+0xe8>
 80083be:	3c01      	subs	r4, #1
 80083c0:	e7ea      	b.n	8008398 <quorem+0xe2>
 80083c2:	2000      	movs	r0, #0
 80083c4:	e7ee      	b.n	80083a4 <quorem+0xee>
	...

080083c8 <_dtoa_r>:
 80083c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	69c7      	ldr	r7, [r0, #28]
 80083ce:	b099      	sub	sp, #100	@ 0x64
 80083d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80083d4:	ec55 4b10 	vmov	r4, r5, d0
 80083d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80083da:	9109      	str	r1, [sp, #36]	@ 0x24
 80083dc:	4683      	mov	fp, r0
 80083de:	920e      	str	r2, [sp, #56]	@ 0x38
 80083e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80083e2:	b97f      	cbnz	r7, 8008404 <_dtoa_r+0x3c>
 80083e4:	2010      	movs	r0, #16
 80083e6:	f000 fdfd 	bl	8008fe4 <malloc>
 80083ea:	4602      	mov	r2, r0
 80083ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80083f0:	b920      	cbnz	r0, 80083fc <_dtoa_r+0x34>
 80083f2:	4ba7      	ldr	r3, [pc, #668]	@ (8008690 <_dtoa_r+0x2c8>)
 80083f4:	21ef      	movs	r1, #239	@ 0xef
 80083f6:	48a7      	ldr	r0, [pc, #668]	@ (8008694 <_dtoa_r+0x2cc>)
 80083f8:	f001 fc68 	bl	8009ccc <__assert_func>
 80083fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008400:	6007      	str	r7, [r0, #0]
 8008402:	60c7      	str	r7, [r0, #12]
 8008404:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008408:	6819      	ldr	r1, [r3, #0]
 800840a:	b159      	cbz	r1, 8008424 <_dtoa_r+0x5c>
 800840c:	685a      	ldr	r2, [r3, #4]
 800840e:	604a      	str	r2, [r1, #4]
 8008410:	2301      	movs	r3, #1
 8008412:	4093      	lsls	r3, r2
 8008414:	608b      	str	r3, [r1, #8]
 8008416:	4658      	mov	r0, fp
 8008418:	f000 feda 	bl	80091d0 <_Bfree>
 800841c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	1e2b      	subs	r3, r5, #0
 8008426:	bfb9      	ittee	lt
 8008428:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800842c:	9303      	strlt	r3, [sp, #12]
 800842e:	2300      	movge	r3, #0
 8008430:	6033      	strge	r3, [r6, #0]
 8008432:	9f03      	ldr	r7, [sp, #12]
 8008434:	4b98      	ldr	r3, [pc, #608]	@ (8008698 <_dtoa_r+0x2d0>)
 8008436:	bfbc      	itt	lt
 8008438:	2201      	movlt	r2, #1
 800843a:	6032      	strlt	r2, [r6, #0]
 800843c:	43bb      	bics	r3, r7
 800843e:	d112      	bne.n	8008466 <_dtoa_r+0x9e>
 8008440:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008442:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008446:	6013      	str	r3, [r2, #0]
 8008448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800844c:	4323      	orrs	r3, r4
 800844e:	f000 854d 	beq.w	8008eec <_dtoa_r+0xb24>
 8008452:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008454:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80086ac <_dtoa_r+0x2e4>
 8008458:	2b00      	cmp	r3, #0
 800845a:	f000 854f 	beq.w	8008efc <_dtoa_r+0xb34>
 800845e:	f10a 0303 	add.w	r3, sl, #3
 8008462:	f000 bd49 	b.w	8008ef8 <_dtoa_r+0xb30>
 8008466:	ed9d 7b02 	vldr	d7, [sp, #8]
 800846a:	2200      	movs	r2, #0
 800846c:	ec51 0b17 	vmov	r0, r1, d7
 8008470:	2300      	movs	r3, #0
 8008472:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008476:	f7f8 fb2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800847a:	4680      	mov	r8, r0
 800847c:	b158      	cbz	r0, 8008496 <_dtoa_r+0xce>
 800847e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008480:	2301      	movs	r3, #1
 8008482:	6013      	str	r3, [r2, #0]
 8008484:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008486:	b113      	cbz	r3, 800848e <_dtoa_r+0xc6>
 8008488:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800848a:	4b84      	ldr	r3, [pc, #528]	@ (800869c <_dtoa_r+0x2d4>)
 800848c:	6013      	str	r3, [r2, #0]
 800848e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80086b0 <_dtoa_r+0x2e8>
 8008492:	f000 bd33 	b.w	8008efc <_dtoa_r+0xb34>
 8008496:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800849a:	aa16      	add	r2, sp, #88	@ 0x58
 800849c:	a917      	add	r1, sp, #92	@ 0x5c
 800849e:	4658      	mov	r0, fp
 80084a0:	f001 f980 	bl	80097a4 <__d2b>
 80084a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80084a8:	4681      	mov	r9, r0
 80084aa:	2e00      	cmp	r6, #0
 80084ac:	d077      	beq.n	800859e <_dtoa_r+0x1d6>
 80084ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80084b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80084c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80084c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80084c8:	4619      	mov	r1, r3
 80084ca:	2200      	movs	r2, #0
 80084cc:	4b74      	ldr	r3, [pc, #464]	@ (80086a0 <_dtoa_r+0x2d8>)
 80084ce:	f7f7 fee3 	bl	8000298 <__aeabi_dsub>
 80084d2:	a369      	add	r3, pc, #420	@ (adr r3, 8008678 <_dtoa_r+0x2b0>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	f7f8 f896 	bl	8000608 <__aeabi_dmul>
 80084dc:	a368      	add	r3, pc, #416	@ (adr r3, 8008680 <_dtoa_r+0x2b8>)
 80084de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e2:	f7f7 fedb 	bl	800029c <__adddf3>
 80084e6:	4604      	mov	r4, r0
 80084e8:	4630      	mov	r0, r6
 80084ea:	460d      	mov	r5, r1
 80084ec:	f7f8 f822 	bl	8000534 <__aeabi_i2d>
 80084f0:	a365      	add	r3, pc, #404	@ (adr r3, 8008688 <_dtoa_r+0x2c0>)
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	f7f8 f887 	bl	8000608 <__aeabi_dmul>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4620      	mov	r0, r4
 8008500:	4629      	mov	r1, r5
 8008502:	f7f7 fecb 	bl	800029c <__adddf3>
 8008506:	4604      	mov	r4, r0
 8008508:	460d      	mov	r5, r1
 800850a:	f7f8 fb2d 	bl	8000b68 <__aeabi_d2iz>
 800850e:	2200      	movs	r2, #0
 8008510:	4607      	mov	r7, r0
 8008512:	2300      	movs	r3, #0
 8008514:	4620      	mov	r0, r4
 8008516:	4629      	mov	r1, r5
 8008518:	f7f8 fae8 	bl	8000aec <__aeabi_dcmplt>
 800851c:	b140      	cbz	r0, 8008530 <_dtoa_r+0x168>
 800851e:	4638      	mov	r0, r7
 8008520:	f7f8 f808 	bl	8000534 <__aeabi_i2d>
 8008524:	4622      	mov	r2, r4
 8008526:	462b      	mov	r3, r5
 8008528:	f7f8 fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 800852c:	b900      	cbnz	r0, 8008530 <_dtoa_r+0x168>
 800852e:	3f01      	subs	r7, #1
 8008530:	2f16      	cmp	r7, #22
 8008532:	d851      	bhi.n	80085d8 <_dtoa_r+0x210>
 8008534:	4b5b      	ldr	r3, [pc, #364]	@ (80086a4 <_dtoa_r+0x2dc>)
 8008536:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800853a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008542:	f7f8 fad3 	bl	8000aec <__aeabi_dcmplt>
 8008546:	2800      	cmp	r0, #0
 8008548:	d048      	beq.n	80085dc <_dtoa_r+0x214>
 800854a:	3f01      	subs	r7, #1
 800854c:	2300      	movs	r3, #0
 800854e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008550:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008552:	1b9b      	subs	r3, r3, r6
 8008554:	1e5a      	subs	r2, r3, #1
 8008556:	bf44      	itt	mi
 8008558:	f1c3 0801 	rsbmi	r8, r3, #1
 800855c:	2300      	movmi	r3, #0
 800855e:	9208      	str	r2, [sp, #32]
 8008560:	bf54      	ite	pl
 8008562:	f04f 0800 	movpl.w	r8, #0
 8008566:	9308      	strmi	r3, [sp, #32]
 8008568:	2f00      	cmp	r7, #0
 800856a:	db39      	blt.n	80085e0 <_dtoa_r+0x218>
 800856c:	9b08      	ldr	r3, [sp, #32]
 800856e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008570:	443b      	add	r3, r7
 8008572:	9308      	str	r3, [sp, #32]
 8008574:	2300      	movs	r3, #0
 8008576:	930a      	str	r3, [sp, #40]	@ 0x28
 8008578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857a:	2b09      	cmp	r3, #9
 800857c:	d864      	bhi.n	8008648 <_dtoa_r+0x280>
 800857e:	2b05      	cmp	r3, #5
 8008580:	bfc4      	itt	gt
 8008582:	3b04      	subgt	r3, #4
 8008584:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008588:	f1a3 0302 	sub.w	r3, r3, #2
 800858c:	bfcc      	ite	gt
 800858e:	2400      	movgt	r4, #0
 8008590:	2401      	movle	r4, #1
 8008592:	2b03      	cmp	r3, #3
 8008594:	d863      	bhi.n	800865e <_dtoa_r+0x296>
 8008596:	e8df f003 	tbb	[pc, r3]
 800859a:	372a      	.short	0x372a
 800859c:	5535      	.short	0x5535
 800859e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80085a2:	441e      	add	r6, r3
 80085a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80085a8:	2b20      	cmp	r3, #32
 80085aa:	bfc1      	itttt	gt
 80085ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80085b0:	409f      	lslgt	r7, r3
 80085b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80085b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80085ba:	bfd6      	itet	le
 80085bc:	f1c3 0320 	rsble	r3, r3, #32
 80085c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80085c4:	fa04 f003 	lslle.w	r0, r4, r3
 80085c8:	f7f7 ffa4 	bl	8000514 <__aeabi_ui2d>
 80085cc:	2201      	movs	r2, #1
 80085ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80085d2:	3e01      	subs	r6, #1
 80085d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80085d6:	e777      	b.n	80084c8 <_dtoa_r+0x100>
 80085d8:	2301      	movs	r3, #1
 80085da:	e7b8      	b.n	800854e <_dtoa_r+0x186>
 80085dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80085de:	e7b7      	b.n	8008550 <_dtoa_r+0x188>
 80085e0:	427b      	negs	r3, r7
 80085e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e4:	2300      	movs	r3, #0
 80085e6:	eba8 0807 	sub.w	r8, r8, r7
 80085ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80085ec:	e7c4      	b.n	8008578 <_dtoa_r+0x1b0>
 80085ee:	2300      	movs	r3, #0
 80085f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	dc35      	bgt.n	8008664 <_dtoa_r+0x29c>
 80085f8:	2301      	movs	r3, #1
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	461a      	mov	r2, r3
 8008600:	920e      	str	r2, [sp, #56]	@ 0x38
 8008602:	e00b      	b.n	800861c <_dtoa_r+0x254>
 8008604:	2301      	movs	r3, #1
 8008606:	e7f3      	b.n	80085f0 <_dtoa_r+0x228>
 8008608:	2300      	movs	r3, #0
 800860a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800860c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800860e:	18fb      	adds	r3, r7, r3
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	3301      	adds	r3, #1
 8008614:	2b01      	cmp	r3, #1
 8008616:	9307      	str	r3, [sp, #28]
 8008618:	bfb8      	it	lt
 800861a:	2301      	movlt	r3, #1
 800861c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008620:	2100      	movs	r1, #0
 8008622:	2204      	movs	r2, #4
 8008624:	f102 0514 	add.w	r5, r2, #20
 8008628:	429d      	cmp	r5, r3
 800862a:	d91f      	bls.n	800866c <_dtoa_r+0x2a4>
 800862c:	6041      	str	r1, [r0, #4]
 800862e:	4658      	mov	r0, fp
 8008630:	f000 fd8e 	bl	8009150 <_Balloc>
 8008634:	4682      	mov	sl, r0
 8008636:	2800      	cmp	r0, #0
 8008638:	d13c      	bne.n	80086b4 <_dtoa_r+0x2ec>
 800863a:	4b1b      	ldr	r3, [pc, #108]	@ (80086a8 <_dtoa_r+0x2e0>)
 800863c:	4602      	mov	r2, r0
 800863e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008642:	e6d8      	b.n	80083f6 <_dtoa_r+0x2e>
 8008644:	2301      	movs	r3, #1
 8008646:	e7e0      	b.n	800860a <_dtoa_r+0x242>
 8008648:	2401      	movs	r4, #1
 800864a:	2300      	movs	r3, #0
 800864c:	9309      	str	r3, [sp, #36]	@ 0x24
 800864e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008650:	f04f 33ff 	mov.w	r3, #4294967295
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	9307      	str	r3, [sp, #28]
 8008658:	2200      	movs	r2, #0
 800865a:	2312      	movs	r3, #18
 800865c:	e7d0      	b.n	8008600 <_dtoa_r+0x238>
 800865e:	2301      	movs	r3, #1
 8008660:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008662:	e7f5      	b.n	8008650 <_dtoa_r+0x288>
 8008664:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	9307      	str	r3, [sp, #28]
 800866a:	e7d7      	b.n	800861c <_dtoa_r+0x254>
 800866c:	3101      	adds	r1, #1
 800866e:	0052      	lsls	r2, r2, #1
 8008670:	e7d8      	b.n	8008624 <_dtoa_r+0x25c>
 8008672:	bf00      	nop
 8008674:	f3af 8000 	nop.w
 8008678:	636f4361 	.word	0x636f4361
 800867c:	3fd287a7 	.word	0x3fd287a7
 8008680:	8b60c8b3 	.word	0x8b60c8b3
 8008684:	3fc68a28 	.word	0x3fc68a28
 8008688:	509f79fb 	.word	0x509f79fb
 800868c:	3fd34413 	.word	0x3fd34413
 8008690:	0800ac85 	.word	0x0800ac85
 8008694:	0800ac9c 	.word	0x0800ac9c
 8008698:	7ff00000 	.word	0x7ff00000
 800869c:	0800ac55 	.word	0x0800ac55
 80086a0:	3ff80000 	.word	0x3ff80000
 80086a4:	0800ad98 	.word	0x0800ad98
 80086a8:	0800acf4 	.word	0x0800acf4
 80086ac:	0800ac81 	.word	0x0800ac81
 80086b0:	0800ac54 	.word	0x0800ac54
 80086b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80086b8:	6018      	str	r0, [r3, #0]
 80086ba:	9b07      	ldr	r3, [sp, #28]
 80086bc:	2b0e      	cmp	r3, #14
 80086be:	f200 80a4 	bhi.w	800880a <_dtoa_r+0x442>
 80086c2:	2c00      	cmp	r4, #0
 80086c4:	f000 80a1 	beq.w	800880a <_dtoa_r+0x442>
 80086c8:	2f00      	cmp	r7, #0
 80086ca:	dd33      	ble.n	8008734 <_dtoa_r+0x36c>
 80086cc:	4bad      	ldr	r3, [pc, #692]	@ (8008984 <_dtoa_r+0x5bc>)
 80086ce:	f007 020f 	and.w	r2, r7, #15
 80086d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086d6:	ed93 7b00 	vldr	d7, [r3]
 80086da:	05f8      	lsls	r0, r7, #23
 80086dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80086e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80086e4:	d516      	bpl.n	8008714 <_dtoa_r+0x34c>
 80086e6:	4ba8      	ldr	r3, [pc, #672]	@ (8008988 <_dtoa_r+0x5c0>)
 80086e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086f0:	f7f8 f8b4 	bl	800085c <__aeabi_ddiv>
 80086f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086f8:	f004 040f 	and.w	r4, r4, #15
 80086fc:	2603      	movs	r6, #3
 80086fe:	4da2      	ldr	r5, [pc, #648]	@ (8008988 <_dtoa_r+0x5c0>)
 8008700:	b954      	cbnz	r4, 8008718 <_dtoa_r+0x350>
 8008702:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800870a:	f7f8 f8a7 	bl	800085c <__aeabi_ddiv>
 800870e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008712:	e028      	b.n	8008766 <_dtoa_r+0x39e>
 8008714:	2602      	movs	r6, #2
 8008716:	e7f2      	b.n	80086fe <_dtoa_r+0x336>
 8008718:	07e1      	lsls	r1, r4, #31
 800871a:	d508      	bpl.n	800872e <_dtoa_r+0x366>
 800871c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008720:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008724:	f7f7 ff70 	bl	8000608 <__aeabi_dmul>
 8008728:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800872c:	3601      	adds	r6, #1
 800872e:	1064      	asrs	r4, r4, #1
 8008730:	3508      	adds	r5, #8
 8008732:	e7e5      	b.n	8008700 <_dtoa_r+0x338>
 8008734:	f000 80d2 	beq.w	80088dc <_dtoa_r+0x514>
 8008738:	427c      	negs	r4, r7
 800873a:	4b92      	ldr	r3, [pc, #584]	@ (8008984 <_dtoa_r+0x5bc>)
 800873c:	4d92      	ldr	r5, [pc, #584]	@ (8008988 <_dtoa_r+0x5c0>)
 800873e:	f004 020f 	and.w	r2, r4, #15
 8008742:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800874e:	f7f7 ff5b 	bl	8000608 <__aeabi_dmul>
 8008752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008756:	1124      	asrs	r4, r4, #4
 8008758:	2300      	movs	r3, #0
 800875a:	2602      	movs	r6, #2
 800875c:	2c00      	cmp	r4, #0
 800875e:	f040 80b2 	bne.w	80088c6 <_dtoa_r+0x4fe>
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1d3      	bne.n	800870e <_dtoa_r+0x346>
 8008766:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008768:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	f000 80b7 	beq.w	80088e0 <_dtoa_r+0x518>
 8008772:	4b86      	ldr	r3, [pc, #536]	@ (800898c <_dtoa_r+0x5c4>)
 8008774:	2200      	movs	r2, #0
 8008776:	4620      	mov	r0, r4
 8008778:	4629      	mov	r1, r5
 800877a:	f7f8 f9b7 	bl	8000aec <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	f000 80ae 	beq.w	80088e0 <_dtoa_r+0x518>
 8008784:	9b07      	ldr	r3, [sp, #28]
 8008786:	2b00      	cmp	r3, #0
 8008788:	f000 80aa 	beq.w	80088e0 <_dtoa_r+0x518>
 800878c:	9b00      	ldr	r3, [sp, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	dd37      	ble.n	8008802 <_dtoa_r+0x43a>
 8008792:	1e7b      	subs	r3, r7, #1
 8008794:	9304      	str	r3, [sp, #16]
 8008796:	4620      	mov	r0, r4
 8008798:	4b7d      	ldr	r3, [pc, #500]	@ (8008990 <_dtoa_r+0x5c8>)
 800879a:	2200      	movs	r2, #0
 800879c:	4629      	mov	r1, r5
 800879e:	f7f7 ff33 	bl	8000608 <__aeabi_dmul>
 80087a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087a6:	9c00      	ldr	r4, [sp, #0]
 80087a8:	3601      	adds	r6, #1
 80087aa:	4630      	mov	r0, r6
 80087ac:	f7f7 fec2 	bl	8000534 <__aeabi_i2d>
 80087b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087b4:	f7f7 ff28 	bl	8000608 <__aeabi_dmul>
 80087b8:	4b76      	ldr	r3, [pc, #472]	@ (8008994 <_dtoa_r+0x5cc>)
 80087ba:	2200      	movs	r2, #0
 80087bc:	f7f7 fd6e 	bl	800029c <__adddf3>
 80087c0:	4605      	mov	r5, r0
 80087c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80087c6:	2c00      	cmp	r4, #0
 80087c8:	f040 808d 	bne.w	80088e6 <_dtoa_r+0x51e>
 80087cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087d0:	4b71      	ldr	r3, [pc, #452]	@ (8008998 <_dtoa_r+0x5d0>)
 80087d2:	2200      	movs	r2, #0
 80087d4:	f7f7 fd60 	bl	8000298 <__aeabi_dsub>
 80087d8:	4602      	mov	r2, r0
 80087da:	460b      	mov	r3, r1
 80087dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087e0:	462a      	mov	r2, r5
 80087e2:	4633      	mov	r3, r6
 80087e4:	f7f8 f9a0 	bl	8000b28 <__aeabi_dcmpgt>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	f040 828b 	bne.w	8008d04 <_dtoa_r+0x93c>
 80087ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087f2:	462a      	mov	r2, r5
 80087f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80087f8:	f7f8 f978 	bl	8000aec <__aeabi_dcmplt>
 80087fc:	2800      	cmp	r0, #0
 80087fe:	f040 8128 	bne.w	8008a52 <_dtoa_r+0x68a>
 8008802:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008806:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800880a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800880c:	2b00      	cmp	r3, #0
 800880e:	f2c0 815a 	blt.w	8008ac6 <_dtoa_r+0x6fe>
 8008812:	2f0e      	cmp	r7, #14
 8008814:	f300 8157 	bgt.w	8008ac6 <_dtoa_r+0x6fe>
 8008818:	4b5a      	ldr	r3, [pc, #360]	@ (8008984 <_dtoa_r+0x5bc>)
 800881a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800881e:	ed93 7b00 	vldr	d7, [r3]
 8008822:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008824:	2b00      	cmp	r3, #0
 8008826:	ed8d 7b00 	vstr	d7, [sp]
 800882a:	da03      	bge.n	8008834 <_dtoa_r+0x46c>
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	2b00      	cmp	r3, #0
 8008830:	f340 8101 	ble.w	8008a36 <_dtoa_r+0x66e>
 8008834:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008838:	4656      	mov	r6, sl
 800883a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800883e:	4620      	mov	r0, r4
 8008840:	4629      	mov	r1, r5
 8008842:	f7f8 f80b 	bl	800085c <__aeabi_ddiv>
 8008846:	f7f8 f98f 	bl	8000b68 <__aeabi_d2iz>
 800884a:	4680      	mov	r8, r0
 800884c:	f7f7 fe72 	bl	8000534 <__aeabi_i2d>
 8008850:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008854:	f7f7 fed8 	bl	8000608 <__aeabi_dmul>
 8008858:	4602      	mov	r2, r0
 800885a:	460b      	mov	r3, r1
 800885c:	4620      	mov	r0, r4
 800885e:	4629      	mov	r1, r5
 8008860:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008864:	f7f7 fd18 	bl	8000298 <__aeabi_dsub>
 8008868:	f806 4b01 	strb.w	r4, [r6], #1
 800886c:	9d07      	ldr	r5, [sp, #28]
 800886e:	eba6 040a 	sub.w	r4, r6, sl
 8008872:	42a5      	cmp	r5, r4
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	f040 8117 	bne.w	8008aaa <_dtoa_r+0x6e2>
 800887c:	f7f7 fd0e 	bl	800029c <__adddf3>
 8008880:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008884:	4604      	mov	r4, r0
 8008886:	460d      	mov	r5, r1
 8008888:	f7f8 f94e 	bl	8000b28 <__aeabi_dcmpgt>
 800888c:	2800      	cmp	r0, #0
 800888e:	f040 80f9 	bne.w	8008a84 <_dtoa_r+0x6bc>
 8008892:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008896:	4620      	mov	r0, r4
 8008898:	4629      	mov	r1, r5
 800889a:	f7f8 f91d 	bl	8000ad8 <__aeabi_dcmpeq>
 800889e:	b118      	cbz	r0, 80088a8 <_dtoa_r+0x4e0>
 80088a0:	f018 0f01 	tst.w	r8, #1
 80088a4:	f040 80ee 	bne.w	8008a84 <_dtoa_r+0x6bc>
 80088a8:	4649      	mov	r1, r9
 80088aa:	4658      	mov	r0, fp
 80088ac:	f000 fc90 	bl	80091d0 <_Bfree>
 80088b0:	2300      	movs	r3, #0
 80088b2:	7033      	strb	r3, [r6, #0]
 80088b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80088b6:	3701      	adds	r7, #1
 80088b8:	601f      	str	r7, [r3, #0]
 80088ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 831d 	beq.w	8008efc <_dtoa_r+0xb34>
 80088c2:	601e      	str	r6, [r3, #0]
 80088c4:	e31a      	b.n	8008efc <_dtoa_r+0xb34>
 80088c6:	07e2      	lsls	r2, r4, #31
 80088c8:	d505      	bpl.n	80088d6 <_dtoa_r+0x50e>
 80088ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088ce:	f7f7 fe9b 	bl	8000608 <__aeabi_dmul>
 80088d2:	3601      	adds	r6, #1
 80088d4:	2301      	movs	r3, #1
 80088d6:	1064      	asrs	r4, r4, #1
 80088d8:	3508      	adds	r5, #8
 80088da:	e73f      	b.n	800875c <_dtoa_r+0x394>
 80088dc:	2602      	movs	r6, #2
 80088de:	e742      	b.n	8008766 <_dtoa_r+0x39e>
 80088e0:	9c07      	ldr	r4, [sp, #28]
 80088e2:	9704      	str	r7, [sp, #16]
 80088e4:	e761      	b.n	80087aa <_dtoa_r+0x3e2>
 80088e6:	4b27      	ldr	r3, [pc, #156]	@ (8008984 <_dtoa_r+0x5bc>)
 80088e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088f2:	4454      	add	r4, sl
 80088f4:	2900      	cmp	r1, #0
 80088f6:	d053      	beq.n	80089a0 <_dtoa_r+0x5d8>
 80088f8:	4928      	ldr	r1, [pc, #160]	@ (800899c <_dtoa_r+0x5d4>)
 80088fa:	2000      	movs	r0, #0
 80088fc:	f7f7 ffae 	bl	800085c <__aeabi_ddiv>
 8008900:	4633      	mov	r3, r6
 8008902:	462a      	mov	r2, r5
 8008904:	f7f7 fcc8 	bl	8000298 <__aeabi_dsub>
 8008908:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800890c:	4656      	mov	r6, sl
 800890e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008912:	f7f8 f929 	bl	8000b68 <__aeabi_d2iz>
 8008916:	4605      	mov	r5, r0
 8008918:	f7f7 fe0c 	bl	8000534 <__aeabi_i2d>
 800891c:	4602      	mov	r2, r0
 800891e:	460b      	mov	r3, r1
 8008920:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008924:	f7f7 fcb8 	bl	8000298 <__aeabi_dsub>
 8008928:	3530      	adds	r5, #48	@ 0x30
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008932:	f806 5b01 	strb.w	r5, [r6], #1
 8008936:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800893a:	f7f8 f8d7 	bl	8000aec <__aeabi_dcmplt>
 800893e:	2800      	cmp	r0, #0
 8008940:	d171      	bne.n	8008a26 <_dtoa_r+0x65e>
 8008942:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008946:	4911      	ldr	r1, [pc, #68]	@ (800898c <_dtoa_r+0x5c4>)
 8008948:	2000      	movs	r0, #0
 800894a:	f7f7 fca5 	bl	8000298 <__aeabi_dsub>
 800894e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008952:	f7f8 f8cb 	bl	8000aec <__aeabi_dcmplt>
 8008956:	2800      	cmp	r0, #0
 8008958:	f040 8095 	bne.w	8008a86 <_dtoa_r+0x6be>
 800895c:	42a6      	cmp	r6, r4
 800895e:	f43f af50 	beq.w	8008802 <_dtoa_r+0x43a>
 8008962:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008966:	4b0a      	ldr	r3, [pc, #40]	@ (8008990 <_dtoa_r+0x5c8>)
 8008968:	2200      	movs	r2, #0
 800896a:	f7f7 fe4d 	bl	8000608 <__aeabi_dmul>
 800896e:	4b08      	ldr	r3, [pc, #32]	@ (8008990 <_dtoa_r+0x5c8>)
 8008970:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008974:	2200      	movs	r2, #0
 8008976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800897a:	f7f7 fe45 	bl	8000608 <__aeabi_dmul>
 800897e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008982:	e7c4      	b.n	800890e <_dtoa_r+0x546>
 8008984:	0800ad98 	.word	0x0800ad98
 8008988:	0800ad70 	.word	0x0800ad70
 800898c:	3ff00000 	.word	0x3ff00000
 8008990:	40240000 	.word	0x40240000
 8008994:	401c0000 	.word	0x401c0000
 8008998:	40140000 	.word	0x40140000
 800899c:	3fe00000 	.word	0x3fe00000
 80089a0:	4631      	mov	r1, r6
 80089a2:	4628      	mov	r0, r5
 80089a4:	f7f7 fe30 	bl	8000608 <__aeabi_dmul>
 80089a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80089ae:	4656      	mov	r6, sl
 80089b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089b4:	f7f8 f8d8 	bl	8000b68 <__aeabi_d2iz>
 80089b8:	4605      	mov	r5, r0
 80089ba:	f7f7 fdbb 	bl	8000534 <__aeabi_i2d>
 80089be:	4602      	mov	r2, r0
 80089c0:	460b      	mov	r3, r1
 80089c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089c6:	f7f7 fc67 	bl	8000298 <__aeabi_dsub>
 80089ca:	3530      	adds	r5, #48	@ 0x30
 80089cc:	f806 5b01 	strb.w	r5, [r6], #1
 80089d0:	4602      	mov	r2, r0
 80089d2:	460b      	mov	r3, r1
 80089d4:	42a6      	cmp	r6, r4
 80089d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80089da:	f04f 0200 	mov.w	r2, #0
 80089de:	d124      	bne.n	8008a2a <_dtoa_r+0x662>
 80089e0:	4bac      	ldr	r3, [pc, #688]	@ (8008c94 <_dtoa_r+0x8cc>)
 80089e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80089e6:	f7f7 fc59 	bl	800029c <__adddf3>
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089f2:	f7f8 f899 	bl	8000b28 <__aeabi_dcmpgt>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d145      	bne.n	8008a86 <_dtoa_r+0x6be>
 80089fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089fe:	49a5      	ldr	r1, [pc, #660]	@ (8008c94 <_dtoa_r+0x8cc>)
 8008a00:	2000      	movs	r0, #0
 8008a02:	f7f7 fc49 	bl	8000298 <__aeabi_dsub>
 8008a06:	4602      	mov	r2, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a0e:	f7f8 f86d 	bl	8000aec <__aeabi_dcmplt>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f43f aef5 	beq.w	8008802 <_dtoa_r+0x43a>
 8008a18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008a1a:	1e73      	subs	r3, r6, #1
 8008a1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a22:	2b30      	cmp	r3, #48	@ 0x30
 8008a24:	d0f8      	beq.n	8008a18 <_dtoa_r+0x650>
 8008a26:	9f04      	ldr	r7, [sp, #16]
 8008a28:	e73e      	b.n	80088a8 <_dtoa_r+0x4e0>
 8008a2a:	4b9b      	ldr	r3, [pc, #620]	@ (8008c98 <_dtoa_r+0x8d0>)
 8008a2c:	f7f7 fdec 	bl	8000608 <__aeabi_dmul>
 8008a30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a34:	e7bc      	b.n	80089b0 <_dtoa_r+0x5e8>
 8008a36:	d10c      	bne.n	8008a52 <_dtoa_r+0x68a>
 8008a38:	4b98      	ldr	r3, [pc, #608]	@ (8008c9c <_dtoa_r+0x8d4>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a40:	f7f7 fde2 	bl	8000608 <__aeabi_dmul>
 8008a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a48:	f7f8 f864 	bl	8000b14 <__aeabi_dcmpge>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	f000 8157 	beq.w	8008d00 <_dtoa_r+0x938>
 8008a52:	2400      	movs	r4, #0
 8008a54:	4625      	mov	r5, r4
 8008a56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a58:	43db      	mvns	r3, r3
 8008a5a:	9304      	str	r3, [sp, #16]
 8008a5c:	4656      	mov	r6, sl
 8008a5e:	2700      	movs	r7, #0
 8008a60:	4621      	mov	r1, r4
 8008a62:	4658      	mov	r0, fp
 8008a64:	f000 fbb4 	bl	80091d0 <_Bfree>
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	d0dc      	beq.n	8008a26 <_dtoa_r+0x65e>
 8008a6c:	b12f      	cbz	r7, 8008a7a <_dtoa_r+0x6b2>
 8008a6e:	42af      	cmp	r7, r5
 8008a70:	d003      	beq.n	8008a7a <_dtoa_r+0x6b2>
 8008a72:	4639      	mov	r1, r7
 8008a74:	4658      	mov	r0, fp
 8008a76:	f000 fbab 	bl	80091d0 <_Bfree>
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	4658      	mov	r0, fp
 8008a7e:	f000 fba7 	bl	80091d0 <_Bfree>
 8008a82:	e7d0      	b.n	8008a26 <_dtoa_r+0x65e>
 8008a84:	9704      	str	r7, [sp, #16]
 8008a86:	4633      	mov	r3, r6
 8008a88:	461e      	mov	r6, r3
 8008a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a8e:	2a39      	cmp	r2, #57	@ 0x39
 8008a90:	d107      	bne.n	8008aa2 <_dtoa_r+0x6da>
 8008a92:	459a      	cmp	sl, r3
 8008a94:	d1f8      	bne.n	8008a88 <_dtoa_r+0x6c0>
 8008a96:	9a04      	ldr	r2, [sp, #16]
 8008a98:	3201      	adds	r2, #1
 8008a9a:	9204      	str	r2, [sp, #16]
 8008a9c:	2230      	movs	r2, #48	@ 0x30
 8008a9e:	f88a 2000 	strb.w	r2, [sl]
 8008aa2:	781a      	ldrb	r2, [r3, #0]
 8008aa4:	3201      	adds	r2, #1
 8008aa6:	701a      	strb	r2, [r3, #0]
 8008aa8:	e7bd      	b.n	8008a26 <_dtoa_r+0x65e>
 8008aaa:	4b7b      	ldr	r3, [pc, #492]	@ (8008c98 <_dtoa_r+0x8d0>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	f7f7 fdab 	bl	8000608 <__aeabi_dmul>
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	460d      	mov	r5, r1
 8008aba:	f7f8 f80d 	bl	8000ad8 <__aeabi_dcmpeq>
 8008abe:	2800      	cmp	r0, #0
 8008ac0:	f43f aebb 	beq.w	800883a <_dtoa_r+0x472>
 8008ac4:	e6f0      	b.n	80088a8 <_dtoa_r+0x4e0>
 8008ac6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008ac8:	2a00      	cmp	r2, #0
 8008aca:	f000 80db 	beq.w	8008c84 <_dtoa_r+0x8bc>
 8008ace:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ad0:	2a01      	cmp	r2, #1
 8008ad2:	f300 80bf 	bgt.w	8008c54 <_dtoa_r+0x88c>
 8008ad6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	f000 80b7 	beq.w	8008c4c <_dtoa_r+0x884>
 8008ade:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008ae2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ae4:	4646      	mov	r6, r8
 8008ae6:	9a08      	ldr	r2, [sp, #32]
 8008ae8:	2101      	movs	r1, #1
 8008aea:	441a      	add	r2, r3
 8008aec:	4658      	mov	r0, fp
 8008aee:	4498      	add	r8, r3
 8008af0:	9208      	str	r2, [sp, #32]
 8008af2:	f000 fc21 	bl	8009338 <__i2b>
 8008af6:	4605      	mov	r5, r0
 8008af8:	b15e      	cbz	r6, 8008b12 <_dtoa_r+0x74a>
 8008afa:	9b08      	ldr	r3, [sp, #32]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	dd08      	ble.n	8008b12 <_dtoa_r+0x74a>
 8008b00:	42b3      	cmp	r3, r6
 8008b02:	9a08      	ldr	r2, [sp, #32]
 8008b04:	bfa8      	it	ge
 8008b06:	4633      	movge	r3, r6
 8008b08:	eba8 0803 	sub.w	r8, r8, r3
 8008b0c:	1af6      	subs	r6, r6, r3
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	9308      	str	r3, [sp, #32]
 8008b12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b14:	b1f3      	cbz	r3, 8008b54 <_dtoa_r+0x78c>
 8008b16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 80b7 	beq.w	8008c8c <_dtoa_r+0x8c4>
 8008b1e:	b18c      	cbz	r4, 8008b44 <_dtoa_r+0x77c>
 8008b20:	4629      	mov	r1, r5
 8008b22:	4622      	mov	r2, r4
 8008b24:	4658      	mov	r0, fp
 8008b26:	f000 fcc7 	bl	80094b8 <__pow5mult>
 8008b2a:	464a      	mov	r2, r9
 8008b2c:	4601      	mov	r1, r0
 8008b2e:	4605      	mov	r5, r0
 8008b30:	4658      	mov	r0, fp
 8008b32:	f000 fc17 	bl	8009364 <__multiply>
 8008b36:	4649      	mov	r1, r9
 8008b38:	9004      	str	r0, [sp, #16]
 8008b3a:	4658      	mov	r0, fp
 8008b3c:	f000 fb48 	bl	80091d0 <_Bfree>
 8008b40:	9b04      	ldr	r3, [sp, #16]
 8008b42:	4699      	mov	r9, r3
 8008b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b46:	1b1a      	subs	r2, r3, r4
 8008b48:	d004      	beq.n	8008b54 <_dtoa_r+0x78c>
 8008b4a:	4649      	mov	r1, r9
 8008b4c:	4658      	mov	r0, fp
 8008b4e:	f000 fcb3 	bl	80094b8 <__pow5mult>
 8008b52:	4681      	mov	r9, r0
 8008b54:	2101      	movs	r1, #1
 8008b56:	4658      	mov	r0, fp
 8008b58:	f000 fbee 	bl	8009338 <__i2b>
 8008b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b5e:	4604      	mov	r4, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 81cf 	beq.w	8008f04 <_dtoa_r+0xb3c>
 8008b66:	461a      	mov	r2, r3
 8008b68:	4601      	mov	r1, r0
 8008b6a:	4658      	mov	r0, fp
 8008b6c:	f000 fca4 	bl	80094b8 <__pow5mult>
 8008b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	4604      	mov	r4, r0
 8008b76:	f300 8095 	bgt.w	8008ca4 <_dtoa_r+0x8dc>
 8008b7a:	9b02      	ldr	r3, [sp, #8]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	f040 8087 	bne.w	8008c90 <_dtoa_r+0x8c8>
 8008b82:	9b03      	ldr	r3, [sp, #12]
 8008b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f040 8089 	bne.w	8008ca0 <_dtoa_r+0x8d8>
 8008b8e:	9b03      	ldr	r3, [sp, #12]
 8008b90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b94:	0d1b      	lsrs	r3, r3, #20
 8008b96:	051b      	lsls	r3, r3, #20
 8008b98:	b12b      	cbz	r3, 8008ba6 <_dtoa_r+0x7de>
 8008b9a:	9b08      	ldr	r3, [sp, #32]
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	9308      	str	r3, [sp, #32]
 8008ba0:	f108 0801 	add.w	r8, r8, #1
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ba8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 81b0 	beq.w	8008f10 <_dtoa_r+0xb48>
 8008bb0:	6923      	ldr	r3, [r4, #16]
 8008bb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008bb6:	6918      	ldr	r0, [r3, #16]
 8008bb8:	f000 fb72 	bl	80092a0 <__hi0bits>
 8008bbc:	f1c0 0020 	rsb	r0, r0, #32
 8008bc0:	9b08      	ldr	r3, [sp, #32]
 8008bc2:	4418      	add	r0, r3
 8008bc4:	f010 001f 	ands.w	r0, r0, #31
 8008bc8:	d077      	beq.n	8008cba <_dtoa_r+0x8f2>
 8008bca:	f1c0 0320 	rsb	r3, r0, #32
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	dd6b      	ble.n	8008caa <_dtoa_r+0x8e2>
 8008bd2:	9b08      	ldr	r3, [sp, #32]
 8008bd4:	f1c0 001c 	rsb	r0, r0, #28
 8008bd8:	4403      	add	r3, r0
 8008bda:	4480      	add	r8, r0
 8008bdc:	4406      	add	r6, r0
 8008bde:	9308      	str	r3, [sp, #32]
 8008be0:	f1b8 0f00 	cmp.w	r8, #0
 8008be4:	dd05      	ble.n	8008bf2 <_dtoa_r+0x82a>
 8008be6:	4649      	mov	r1, r9
 8008be8:	4642      	mov	r2, r8
 8008bea:	4658      	mov	r0, fp
 8008bec:	f000 fcbe 	bl	800956c <__lshift>
 8008bf0:	4681      	mov	r9, r0
 8008bf2:	9b08      	ldr	r3, [sp, #32]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	dd05      	ble.n	8008c04 <_dtoa_r+0x83c>
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	4658      	mov	r0, fp
 8008bfe:	f000 fcb5 	bl	800956c <__lshift>
 8008c02:	4604      	mov	r4, r0
 8008c04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d059      	beq.n	8008cbe <_dtoa_r+0x8f6>
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	4648      	mov	r0, r9
 8008c0e:	f000 fd19 	bl	8009644 <__mcmp>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	da53      	bge.n	8008cbe <_dtoa_r+0x8f6>
 8008c16:	1e7b      	subs	r3, r7, #1
 8008c18:	9304      	str	r3, [sp, #16]
 8008c1a:	4649      	mov	r1, r9
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	220a      	movs	r2, #10
 8008c20:	4658      	mov	r0, fp
 8008c22:	f000 faf7 	bl	8009214 <__multadd>
 8008c26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c28:	4681      	mov	r9, r0
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f000 8172 	beq.w	8008f14 <_dtoa_r+0xb4c>
 8008c30:	2300      	movs	r3, #0
 8008c32:	4629      	mov	r1, r5
 8008c34:	220a      	movs	r2, #10
 8008c36:	4658      	mov	r0, fp
 8008c38:	f000 faec 	bl	8009214 <__multadd>
 8008c3c:	9b00      	ldr	r3, [sp, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	4605      	mov	r5, r0
 8008c42:	dc67      	bgt.n	8008d14 <_dtoa_r+0x94c>
 8008c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	dc41      	bgt.n	8008cce <_dtoa_r+0x906>
 8008c4a:	e063      	b.n	8008d14 <_dtoa_r+0x94c>
 8008c4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008c4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008c52:	e746      	b.n	8008ae2 <_dtoa_r+0x71a>
 8008c54:	9b07      	ldr	r3, [sp, #28]
 8008c56:	1e5c      	subs	r4, r3, #1
 8008c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c5a:	42a3      	cmp	r3, r4
 8008c5c:	bfbf      	itttt	lt
 8008c5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008c60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008c62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008c64:	1ae3      	sublt	r3, r4, r3
 8008c66:	bfb4      	ite	lt
 8008c68:	18d2      	addlt	r2, r2, r3
 8008c6a:	1b1c      	subge	r4, r3, r4
 8008c6c:	9b07      	ldr	r3, [sp, #28]
 8008c6e:	bfbc      	itt	lt
 8008c70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008c72:	2400      	movlt	r4, #0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	bfb5      	itete	lt
 8008c78:	eba8 0603 	sublt.w	r6, r8, r3
 8008c7c:	9b07      	ldrge	r3, [sp, #28]
 8008c7e:	2300      	movlt	r3, #0
 8008c80:	4646      	movge	r6, r8
 8008c82:	e730      	b.n	8008ae6 <_dtoa_r+0x71e>
 8008c84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008c88:	4646      	mov	r6, r8
 8008c8a:	e735      	b.n	8008af8 <_dtoa_r+0x730>
 8008c8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c8e:	e75c      	b.n	8008b4a <_dtoa_r+0x782>
 8008c90:	2300      	movs	r3, #0
 8008c92:	e788      	b.n	8008ba6 <_dtoa_r+0x7de>
 8008c94:	3fe00000 	.word	0x3fe00000
 8008c98:	40240000 	.word	0x40240000
 8008c9c:	40140000 	.word	0x40140000
 8008ca0:	9b02      	ldr	r3, [sp, #8]
 8008ca2:	e780      	b.n	8008ba6 <_dtoa_r+0x7de>
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ca8:	e782      	b.n	8008bb0 <_dtoa_r+0x7e8>
 8008caa:	d099      	beq.n	8008be0 <_dtoa_r+0x818>
 8008cac:	9a08      	ldr	r2, [sp, #32]
 8008cae:	331c      	adds	r3, #28
 8008cb0:	441a      	add	r2, r3
 8008cb2:	4498      	add	r8, r3
 8008cb4:	441e      	add	r6, r3
 8008cb6:	9208      	str	r2, [sp, #32]
 8008cb8:	e792      	b.n	8008be0 <_dtoa_r+0x818>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	e7f6      	b.n	8008cac <_dtoa_r+0x8e4>
 8008cbe:	9b07      	ldr	r3, [sp, #28]
 8008cc0:	9704      	str	r7, [sp, #16]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	dc20      	bgt.n	8008d08 <_dtoa_r+0x940>
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	dd1e      	ble.n	8008d0c <_dtoa_r+0x944>
 8008cce:	9b00      	ldr	r3, [sp, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	f47f aec0 	bne.w	8008a56 <_dtoa_r+0x68e>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	2205      	movs	r2, #5
 8008cda:	4658      	mov	r0, fp
 8008cdc:	f000 fa9a 	bl	8009214 <__multadd>
 8008ce0:	4601      	mov	r1, r0
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	4648      	mov	r0, r9
 8008ce6:	f000 fcad 	bl	8009644 <__mcmp>
 8008cea:	2800      	cmp	r0, #0
 8008cec:	f77f aeb3 	ble.w	8008a56 <_dtoa_r+0x68e>
 8008cf0:	4656      	mov	r6, sl
 8008cf2:	2331      	movs	r3, #49	@ 0x31
 8008cf4:	f806 3b01 	strb.w	r3, [r6], #1
 8008cf8:	9b04      	ldr	r3, [sp, #16]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	9304      	str	r3, [sp, #16]
 8008cfe:	e6ae      	b.n	8008a5e <_dtoa_r+0x696>
 8008d00:	9c07      	ldr	r4, [sp, #28]
 8008d02:	9704      	str	r7, [sp, #16]
 8008d04:	4625      	mov	r5, r4
 8008d06:	e7f3      	b.n	8008cf0 <_dtoa_r+0x928>
 8008d08:	9b07      	ldr	r3, [sp, #28]
 8008d0a:	9300      	str	r3, [sp, #0]
 8008d0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 8104 	beq.w	8008f1c <_dtoa_r+0xb54>
 8008d14:	2e00      	cmp	r6, #0
 8008d16:	dd05      	ble.n	8008d24 <_dtoa_r+0x95c>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	4632      	mov	r2, r6
 8008d1c:	4658      	mov	r0, fp
 8008d1e:	f000 fc25 	bl	800956c <__lshift>
 8008d22:	4605      	mov	r5, r0
 8008d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d05a      	beq.n	8008de0 <_dtoa_r+0xa18>
 8008d2a:	6869      	ldr	r1, [r5, #4]
 8008d2c:	4658      	mov	r0, fp
 8008d2e:	f000 fa0f 	bl	8009150 <_Balloc>
 8008d32:	4606      	mov	r6, r0
 8008d34:	b928      	cbnz	r0, 8008d42 <_dtoa_r+0x97a>
 8008d36:	4b84      	ldr	r3, [pc, #528]	@ (8008f48 <_dtoa_r+0xb80>)
 8008d38:	4602      	mov	r2, r0
 8008d3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d3e:	f7ff bb5a 	b.w	80083f6 <_dtoa_r+0x2e>
 8008d42:	692a      	ldr	r2, [r5, #16]
 8008d44:	3202      	adds	r2, #2
 8008d46:	0092      	lsls	r2, r2, #2
 8008d48:	f105 010c 	add.w	r1, r5, #12
 8008d4c:	300c      	adds	r0, #12
 8008d4e:	f000 ffaf 	bl	8009cb0 <memcpy>
 8008d52:	2201      	movs	r2, #1
 8008d54:	4631      	mov	r1, r6
 8008d56:	4658      	mov	r0, fp
 8008d58:	f000 fc08 	bl	800956c <__lshift>
 8008d5c:	f10a 0301 	add.w	r3, sl, #1
 8008d60:	9307      	str	r3, [sp, #28]
 8008d62:	9b00      	ldr	r3, [sp, #0]
 8008d64:	4453      	add	r3, sl
 8008d66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d68:	9b02      	ldr	r3, [sp, #8]
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	462f      	mov	r7, r5
 8008d70:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d72:	4605      	mov	r5, r0
 8008d74:	9b07      	ldr	r3, [sp, #28]
 8008d76:	4621      	mov	r1, r4
 8008d78:	3b01      	subs	r3, #1
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	9300      	str	r3, [sp, #0]
 8008d7e:	f7ff fa9a 	bl	80082b6 <quorem>
 8008d82:	4639      	mov	r1, r7
 8008d84:	9002      	str	r0, [sp, #8]
 8008d86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d8a:	4648      	mov	r0, r9
 8008d8c:	f000 fc5a 	bl	8009644 <__mcmp>
 8008d90:	462a      	mov	r2, r5
 8008d92:	9008      	str	r0, [sp, #32]
 8008d94:	4621      	mov	r1, r4
 8008d96:	4658      	mov	r0, fp
 8008d98:	f000 fc70 	bl	800967c <__mdiff>
 8008d9c:	68c2      	ldr	r2, [r0, #12]
 8008d9e:	4606      	mov	r6, r0
 8008da0:	bb02      	cbnz	r2, 8008de4 <_dtoa_r+0xa1c>
 8008da2:	4601      	mov	r1, r0
 8008da4:	4648      	mov	r0, r9
 8008da6:	f000 fc4d 	bl	8009644 <__mcmp>
 8008daa:	4602      	mov	r2, r0
 8008dac:	4631      	mov	r1, r6
 8008dae:	4658      	mov	r0, fp
 8008db0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008db2:	f000 fa0d 	bl	80091d0 <_Bfree>
 8008db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008db8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dba:	9e07      	ldr	r6, [sp, #28]
 8008dbc:	ea43 0102 	orr.w	r1, r3, r2
 8008dc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dc2:	4319      	orrs	r1, r3
 8008dc4:	d110      	bne.n	8008de8 <_dtoa_r+0xa20>
 8008dc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008dca:	d029      	beq.n	8008e20 <_dtoa_r+0xa58>
 8008dcc:	9b08      	ldr	r3, [sp, #32]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	dd02      	ble.n	8008dd8 <_dtoa_r+0xa10>
 8008dd2:	9b02      	ldr	r3, [sp, #8]
 8008dd4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008dd8:	9b00      	ldr	r3, [sp, #0]
 8008dda:	f883 8000 	strb.w	r8, [r3]
 8008dde:	e63f      	b.n	8008a60 <_dtoa_r+0x698>
 8008de0:	4628      	mov	r0, r5
 8008de2:	e7bb      	b.n	8008d5c <_dtoa_r+0x994>
 8008de4:	2201      	movs	r2, #1
 8008de6:	e7e1      	b.n	8008dac <_dtoa_r+0x9e4>
 8008de8:	9b08      	ldr	r3, [sp, #32]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	db04      	blt.n	8008df8 <_dtoa_r+0xa30>
 8008dee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008df0:	430b      	orrs	r3, r1
 8008df2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008df4:	430b      	orrs	r3, r1
 8008df6:	d120      	bne.n	8008e3a <_dtoa_r+0xa72>
 8008df8:	2a00      	cmp	r2, #0
 8008dfa:	dded      	ble.n	8008dd8 <_dtoa_r+0xa10>
 8008dfc:	4649      	mov	r1, r9
 8008dfe:	2201      	movs	r2, #1
 8008e00:	4658      	mov	r0, fp
 8008e02:	f000 fbb3 	bl	800956c <__lshift>
 8008e06:	4621      	mov	r1, r4
 8008e08:	4681      	mov	r9, r0
 8008e0a:	f000 fc1b 	bl	8009644 <__mcmp>
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	dc03      	bgt.n	8008e1a <_dtoa_r+0xa52>
 8008e12:	d1e1      	bne.n	8008dd8 <_dtoa_r+0xa10>
 8008e14:	f018 0f01 	tst.w	r8, #1
 8008e18:	d0de      	beq.n	8008dd8 <_dtoa_r+0xa10>
 8008e1a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e1e:	d1d8      	bne.n	8008dd2 <_dtoa_r+0xa0a>
 8008e20:	9a00      	ldr	r2, [sp, #0]
 8008e22:	2339      	movs	r3, #57	@ 0x39
 8008e24:	7013      	strb	r3, [r2, #0]
 8008e26:	4633      	mov	r3, r6
 8008e28:	461e      	mov	r6, r3
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e30:	2a39      	cmp	r2, #57	@ 0x39
 8008e32:	d052      	beq.n	8008eda <_dtoa_r+0xb12>
 8008e34:	3201      	adds	r2, #1
 8008e36:	701a      	strb	r2, [r3, #0]
 8008e38:	e612      	b.n	8008a60 <_dtoa_r+0x698>
 8008e3a:	2a00      	cmp	r2, #0
 8008e3c:	dd07      	ble.n	8008e4e <_dtoa_r+0xa86>
 8008e3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e42:	d0ed      	beq.n	8008e20 <_dtoa_r+0xa58>
 8008e44:	9a00      	ldr	r2, [sp, #0]
 8008e46:	f108 0301 	add.w	r3, r8, #1
 8008e4a:	7013      	strb	r3, [r2, #0]
 8008e4c:	e608      	b.n	8008a60 <_dtoa_r+0x698>
 8008e4e:	9b07      	ldr	r3, [sp, #28]
 8008e50:	9a07      	ldr	r2, [sp, #28]
 8008e52:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008e56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d028      	beq.n	8008eae <_dtoa_r+0xae6>
 8008e5c:	4649      	mov	r1, r9
 8008e5e:	2300      	movs	r3, #0
 8008e60:	220a      	movs	r2, #10
 8008e62:	4658      	mov	r0, fp
 8008e64:	f000 f9d6 	bl	8009214 <__multadd>
 8008e68:	42af      	cmp	r7, r5
 8008e6a:	4681      	mov	r9, r0
 8008e6c:	f04f 0300 	mov.w	r3, #0
 8008e70:	f04f 020a 	mov.w	r2, #10
 8008e74:	4639      	mov	r1, r7
 8008e76:	4658      	mov	r0, fp
 8008e78:	d107      	bne.n	8008e8a <_dtoa_r+0xac2>
 8008e7a:	f000 f9cb 	bl	8009214 <__multadd>
 8008e7e:	4607      	mov	r7, r0
 8008e80:	4605      	mov	r5, r0
 8008e82:	9b07      	ldr	r3, [sp, #28]
 8008e84:	3301      	adds	r3, #1
 8008e86:	9307      	str	r3, [sp, #28]
 8008e88:	e774      	b.n	8008d74 <_dtoa_r+0x9ac>
 8008e8a:	f000 f9c3 	bl	8009214 <__multadd>
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4607      	mov	r7, r0
 8008e92:	2300      	movs	r3, #0
 8008e94:	220a      	movs	r2, #10
 8008e96:	4658      	mov	r0, fp
 8008e98:	f000 f9bc 	bl	8009214 <__multadd>
 8008e9c:	4605      	mov	r5, r0
 8008e9e:	e7f0      	b.n	8008e82 <_dtoa_r+0xaba>
 8008ea0:	9b00      	ldr	r3, [sp, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bfcc      	ite	gt
 8008ea6:	461e      	movgt	r6, r3
 8008ea8:	2601      	movle	r6, #1
 8008eaa:	4456      	add	r6, sl
 8008eac:	2700      	movs	r7, #0
 8008eae:	4649      	mov	r1, r9
 8008eb0:	2201      	movs	r2, #1
 8008eb2:	4658      	mov	r0, fp
 8008eb4:	f000 fb5a 	bl	800956c <__lshift>
 8008eb8:	4621      	mov	r1, r4
 8008eba:	4681      	mov	r9, r0
 8008ebc:	f000 fbc2 	bl	8009644 <__mcmp>
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	dcb0      	bgt.n	8008e26 <_dtoa_r+0xa5e>
 8008ec4:	d102      	bne.n	8008ecc <_dtoa_r+0xb04>
 8008ec6:	f018 0f01 	tst.w	r8, #1
 8008eca:	d1ac      	bne.n	8008e26 <_dtoa_r+0xa5e>
 8008ecc:	4633      	mov	r3, r6
 8008ece:	461e      	mov	r6, r3
 8008ed0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ed4:	2a30      	cmp	r2, #48	@ 0x30
 8008ed6:	d0fa      	beq.n	8008ece <_dtoa_r+0xb06>
 8008ed8:	e5c2      	b.n	8008a60 <_dtoa_r+0x698>
 8008eda:	459a      	cmp	sl, r3
 8008edc:	d1a4      	bne.n	8008e28 <_dtoa_r+0xa60>
 8008ede:	9b04      	ldr	r3, [sp, #16]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	9304      	str	r3, [sp, #16]
 8008ee4:	2331      	movs	r3, #49	@ 0x31
 8008ee6:	f88a 3000 	strb.w	r3, [sl]
 8008eea:	e5b9      	b.n	8008a60 <_dtoa_r+0x698>
 8008eec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008eee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008f4c <_dtoa_r+0xb84>
 8008ef2:	b11b      	cbz	r3, 8008efc <_dtoa_r+0xb34>
 8008ef4:	f10a 0308 	add.w	r3, sl, #8
 8008ef8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008efa:	6013      	str	r3, [r2, #0]
 8008efc:	4650      	mov	r0, sl
 8008efe:	b019      	add	sp, #100	@ 0x64
 8008f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	f77f ae37 	ble.w	8008b7a <_dtoa_r+0x7b2>
 8008f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f10:	2001      	movs	r0, #1
 8008f12:	e655      	b.n	8008bc0 <_dtoa_r+0x7f8>
 8008f14:	9b00      	ldr	r3, [sp, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f77f aed6 	ble.w	8008cc8 <_dtoa_r+0x900>
 8008f1c:	4656      	mov	r6, sl
 8008f1e:	4621      	mov	r1, r4
 8008f20:	4648      	mov	r0, r9
 8008f22:	f7ff f9c8 	bl	80082b6 <quorem>
 8008f26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008f2a:	f806 8b01 	strb.w	r8, [r6], #1
 8008f2e:	9b00      	ldr	r3, [sp, #0]
 8008f30:	eba6 020a 	sub.w	r2, r6, sl
 8008f34:	4293      	cmp	r3, r2
 8008f36:	ddb3      	ble.n	8008ea0 <_dtoa_r+0xad8>
 8008f38:	4649      	mov	r1, r9
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	220a      	movs	r2, #10
 8008f3e:	4658      	mov	r0, fp
 8008f40:	f000 f968 	bl	8009214 <__multadd>
 8008f44:	4681      	mov	r9, r0
 8008f46:	e7ea      	b.n	8008f1e <_dtoa_r+0xb56>
 8008f48:	0800acf4 	.word	0x0800acf4
 8008f4c:	0800ac78 	.word	0x0800ac78

08008f50 <_free_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	4605      	mov	r5, r0
 8008f54:	2900      	cmp	r1, #0
 8008f56:	d041      	beq.n	8008fdc <_free_r+0x8c>
 8008f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f5c:	1f0c      	subs	r4, r1, #4
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	bfb8      	it	lt
 8008f62:	18e4      	addlt	r4, r4, r3
 8008f64:	f000 f8e8 	bl	8009138 <__malloc_lock>
 8008f68:	4a1d      	ldr	r2, [pc, #116]	@ (8008fe0 <_free_r+0x90>)
 8008f6a:	6813      	ldr	r3, [r2, #0]
 8008f6c:	b933      	cbnz	r3, 8008f7c <_free_r+0x2c>
 8008f6e:	6063      	str	r3, [r4, #4]
 8008f70:	6014      	str	r4, [r2, #0]
 8008f72:	4628      	mov	r0, r5
 8008f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f78:	f000 b8e4 	b.w	8009144 <__malloc_unlock>
 8008f7c:	42a3      	cmp	r3, r4
 8008f7e:	d908      	bls.n	8008f92 <_free_r+0x42>
 8008f80:	6820      	ldr	r0, [r4, #0]
 8008f82:	1821      	adds	r1, r4, r0
 8008f84:	428b      	cmp	r3, r1
 8008f86:	bf01      	itttt	eq
 8008f88:	6819      	ldreq	r1, [r3, #0]
 8008f8a:	685b      	ldreq	r3, [r3, #4]
 8008f8c:	1809      	addeq	r1, r1, r0
 8008f8e:	6021      	streq	r1, [r4, #0]
 8008f90:	e7ed      	b.n	8008f6e <_free_r+0x1e>
 8008f92:	461a      	mov	r2, r3
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	b10b      	cbz	r3, 8008f9c <_free_r+0x4c>
 8008f98:	42a3      	cmp	r3, r4
 8008f9a:	d9fa      	bls.n	8008f92 <_free_r+0x42>
 8008f9c:	6811      	ldr	r1, [r2, #0]
 8008f9e:	1850      	adds	r0, r2, r1
 8008fa0:	42a0      	cmp	r0, r4
 8008fa2:	d10b      	bne.n	8008fbc <_free_r+0x6c>
 8008fa4:	6820      	ldr	r0, [r4, #0]
 8008fa6:	4401      	add	r1, r0
 8008fa8:	1850      	adds	r0, r2, r1
 8008faa:	4283      	cmp	r3, r0
 8008fac:	6011      	str	r1, [r2, #0]
 8008fae:	d1e0      	bne.n	8008f72 <_free_r+0x22>
 8008fb0:	6818      	ldr	r0, [r3, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	6053      	str	r3, [r2, #4]
 8008fb6:	4408      	add	r0, r1
 8008fb8:	6010      	str	r0, [r2, #0]
 8008fba:	e7da      	b.n	8008f72 <_free_r+0x22>
 8008fbc:	d902      	bls.n	8008fc4 <_free_r+0x74>
 8008fbe:	230c      	movs	r3, #12
 8008fc0:	602b      	str	r3, [r5, #0]
 8008fc2:	e7d6      	b.n	8008f72 <_free_r+0x22>
 8008fc4:	6820      	ldr	r0, [r4, #0]
 8008fc6:	1821      	adds	r1, r4, r0
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	bf04      	itt	eq
 8008fcc:	6819      	ldreq	r1, [r3, #0]
 8008fce:	685b      	ldreq	r3, [r3, #4]
 8008fd0:	6063      	str	r3, [r4, #4]
 8008fd2:	bf04      	itt	eq
 8008fd4:	1809      	addeq	r1, r1, r0
 8008fd6:	6021      	streq	r1, [r4, #0]
 8008fd8:	6054      	str	r4, [r2, #4]
 8008fda:	e7ca      	b.n	8008f72 <_free_r+0x22>
 8008fdc:	bd38      	pop	{r3, r4, r5, pc}
 8008fde:	bf00      	nop
 8008fe0:	200006f0 	.word	0x200006f0

08008fe4 <malloc>:
 8008fe4:	4b02      	ldr	r3, [pc, #8]	@ (8008ff0 <malloc+0xc>)
 8008fe6:	4601      	mov	r1, r0
 8008fe8:	6818      	ldr	r0, [r3, #0]
 8008fea:	f000 b825 	b.w	8009038 <_malloc_r>
 8008fee:	bf00      	nop
 8008ff0:	2000001c 	.word	0x2000001c

08008ff4 <sbrk_aligned>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8009034 <sbrk_aligned+0x40>)
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	6831      	ldr	r1, [r6, #0]
 8008ffc:	4605      	mov	r5, r0
 8008ffe:	b911      	cbnz	r1, 8009006 <sbrk_aligned+0x12>
 8009000:	f000 fe46 	bl	8009c90 <_sbrk_r>
 8009004:	6030      	str	r0, [r6, #0]
 8009006:	4621      	mov	r1, r4
 8009008:	4628      	mov	r0, r5
 800900a:	f000 fe41 	bl	8009c90 <_sbrk_r>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d103      	bne.n	800901a <sbrk_aligned+0x26>
 8009012:	f04f 34ff 	mov.w	r4, #4294967295
 8009016:	4620      	mov	r0, r4
 8009018:	bd70      	pop	{r4, r5, r6, pc}
 800901a:	1cc4      	adds	r4, r0, #3
 800901c:	f024 0403 	bic.w	r4, r4, #3
 8009020:	42a0      	cmp	r0, r4
 8009022:	d0f8      	beq.n	8009016 <sbrk_aligned+0x22>
 8009024:	1a21      	subs	r1, r4, r0
 8009026:	4628      	mov	r0, r5
 8009028:	f000 fe32 	bl	8009c90 <_sbrk_r>
 800902c:	3001      	adds	r0, #1
 800902e:	d1f2      	bne.n	8009016 <sbrk_aligned+0x22>
 8009030:	e7ef      	b.n	8009012 <sbrk_aligned+0x1e>
 8009032:	bf00      	nop
 8009034:	200006ec 	.word	0x200006ec

08009038 <_malloc_r>:
 8009038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800903c:	1ccd      	adds	r5, r1, #3
 800903e:	f025 0503 	bic.w	r5, r5, #3
 8009042:	3508      	adds	r5, #8
 8009044:	2d0c      	cmp	r5, #12
 8009046:	bf38      	it	cc
 8009048:	250c      	movcc	r5, #12
 800904a:	2d00      	cmp	r5, #0
 800904c:	4606      	mov	r6, r0
 800904e:	db01      	blt.n	8009054 <_malloc_r+0x1c>
 8009050:	42a9      	cmp	r1, r5
 8009052:	d904      	bls.n	800905e <_malloc_r+0x26>
 8009054:	230c      	movs	r3, #12
 8009056:	6033      	str	r3, [r6, #0]
 8009058:	2000      	movs	r0, #0
 800905a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800905e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009134 <_malloc_r+0xfc>
 8009062:	f000 f869 	bl	8009138 <__malloc_lock>
 8009066:	f8d8 3000 	ldr.w	r3, [r8]
 800906a:	461c      	mov	r4, r3
 800906c:	bb44      	cbnz	r4, 80090c0 <_malloc_r+0x88>
 800906e:	4629      	mov	r1, r5
 8009070:	4630      	mov	r0, r6
 8009072:	f7ff ffbf 	bl	8008ff4 <sbrk_aligned>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	4604      	mov	r4, r0
 800907a:	d158      	bne.n	800912e <_malloc_r+0xf6>
 800907c:	f8d8 4000 	ldr.w	r4, [r8]
 8009080:	4627      	mov	r7, r4
 8009082:	2f00      	cmp	r7, #0
 8009084:	d143      	bne.n	800910e <_malloc_r+0xd6>
 8009086:	2c00      	cmp	r4, #0
 8009088:	d04b      	beq.n	8009122 <_malloc_r+0xea>
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	4639      	mov	r1, r7
 800908e:	4630      	mov	r0, r6
 8009090:	eb04 0903 	add.w	r9, r4, r3
 8009094:	f000 fdfc 	bl	8009c90 <_sbrk_r>
 8009098:	4581      	cmp	r9, r0
 800909a:	d142      	bne.n	8009122 <_malloc_r+0xea>
 800909c:	6821      	ldr	r1, [r4, #0]
 800909e:	1a6d      	subs	r5, r5, r1
 80090a0:	4629      	mov	r1, r5
 80090a2:	4630      	mov	r0, r6
 80090a4:	f7ff ffa6 	bl	8008ff4 <sbrk_aligned>
 80090a8:	3001      	adds	r0, #1
 80090aa:	d03a      	beq.n	8009122 <_malloc_r+0xea>
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	442b      	add	r3, r5
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	f8d8 3000 	ldr.w	r3, [r8]
 80090b6:	685a      	ldr	r2, [r3, #4]
 80090b8:	bb62      	cbnz	r2, 8009114 <_malloc_r+0xdc>
 80090ba:	f8c8 7000 	str.w	r7, [r8]
 80090be:	e00f      	b.n	80090e0 <_malloc_r+0xa8>
 80090c0:	6822      	ldr	r2, [r4, #0]
 80090c2:	1b52      	subs	r2, r2, r5
 80090c4:	d420      	bmi.n	8009108 <_malloc_r+0xd0>
 80090c6:	2a0b      	cmp	r2, #11
 80090c8:	d917      	bls.n	80090fa <_malloc_r+0xc2>
 80090ca:	1961      	adds	r1, r4, r5
 80090cc:	42a3      	cmp	r3, r4
 80090ce:	6025      	str	r5, [r4, #0]
 80090d0:	bf18      	it	ne
 80090d2:	6059      	strne	r1, [r3, #4]
 80090d4:	6863      	ldr	r3, [r4, #4]
 80090d6:	bf08      	it	eq
 80090d8:	f8c8 1000 	streq.w	r1, [r8]
 80090dc:	5162      	str	r2, [r4, r5]
 80090de:	604b      	str	r3, [r1, #4]
 80090e0:	4630      	mov	r0, r6
 80090e2:	f000 f82f 	bl	8009144 <__malloc_unlock>
 80090e6:	f104 000b 	add.w	r0, r4, #11
 80090ea:	1d23      	adds	r3, r4, #4
 80090ec:	f020 0007 	bic.w	r0, r0, #7
 80090f0:	1ac2      	subs	r2, r0, r3
 80090f2:	bf1c      	itt	ne
 80090f4:	1a1b      	subne	r3, r3, r0
 80090f6:	50a3      	strne	r3, [r4, r2]
 80090f8:	e7af      	b.n	800905a <_malloc_r+0x22>
 80090fa:	6862      	ldr	r2, [r4, #4]
 80090fc:	42a3      	cmp	r3, r4
 80090fe:	bf0c      	ite	eq
 8009100:	f8c8 2000 	streq.w	r2, [r8]
 8009104:	605a      	strne	r2, [r3, #4]
 8009106:	e7eb      	b.n	80090e0 <_malloc_r+0xa8>
 8009108:	4623      	mov	r3, r4
 800910a:	6864      	ldr	r4, [r4, #4]
 800910c:	e7ae      	b.n	800906c <_malloc_r+0x34>
 800910e:	463c      	mov	r4, r7
 8009110:	687f      	ldr	r7, [r7, #4]
 8009112:	e7b6      	b.n	8009082 <_malloc_r+0x4a>
 8009114:	461a      	mov	r2, r3
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	42a3      	cmp	r3, r4
 800911a:	d1fb      	bne.n	8009114 <_malloc_r+0xdc>
 800911c:	2300      	movs	r3, #0
 800911e:	6053      	str	r3, [r2, #4]
 8009120:	e7de      	b.n	80090e0 <_malloc_r+0xa8>
 8009122:	230c      	movs	r3, #12
 8009124:	6033      	str	r3, [r6, #0]
 8009126:	4630      	mov	r0, r6
 8009128:	f000 f80c 	bl	8009144 <__malloc_unlock>
 800912c:	e794      	b.n	8009058 <_malloc_r+0x20>
 800912e:	6005      	str	r5, [r0, #0]
 8009130:	e7d6      	b.n	80090e0 <_malloc_r+0xa8>
 8009132:	bf00      	nop
 8009134:	200006f0 	.word	0x200006f0

08009138 <__malloc_lock>:
 8009138:	4801      	ldr	r0, [pc, #4]	@ (8009140 <__malloc_lock+0x8>)
 800913a:	f7ff b8ba 	b.w	80082b2 <__retarget_lock_acquire_recursive>
 800913e:	bf00      	nop
 8009140:	200006e8 	.word	0x200006e8

08009144 <__malloc_unlock>:
 8009144:	4801      	ldr	r0, [pc, #4]	@ (800914c <__malloc_unlock+0x8>)
 8009146:	f7ff b8b5 	b.w	80082b4 <__retarget_lock_release_recursive>
 800914a:	bf00      	nop
 800914c:	200006e8 	.word	0x200006e8

08009150 <_Balloc>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	69c6      	ldr	r6, [r0, #28]
 8009154:	4604      	mov	r4, r0
 8009156:	460d      	mov	r5, r1
 8009158:	b976      	cbnz	r6, 8009178 <_Balloc+0x28>
 800915a:	2010      	movs	r0, #16
 800915c:	f7ff ff42 	bl	8008fe4 <malloc>
 8009160:	4602      	mov	r2, r0
 8009162:	61e0      	str	r0, [r4, #28]
 8009164:	b920      	cbnz	r0, 8009170 <_Balloc+0x20>
 8009166:	4b18      	ldr	r3, [pc, #96]	@ (80091c8 <_Balloc+0x78>)
 8009168:	4818      	ldr	r0, [pc, #96]	@ (80091cc <_Balloc+0x7c>)
 800916a:	216b      	movs	r1, #107	@ 0x6b
 800916c:	f000 fdae 	bl	8009ccc <__assert_func>
 8009170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009174:	6006      	str	r6, [r0, #0]
 8009176:	60c6      	str	r6, [r0, #12]
 8009178:	69e6      	ldr	r6, [r4, #28]
 800917a:	68f3      	ldr	r3, [r6, #12]
 800917c:	b183      	cbz	r3, 80091a0 <_Balloc+0x50>
 800917e:	69e3      	ldr	r3, [r4, #28]
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009186:	b9b8      	cbnz	r0, 80091b8 <_Balloc+0x68>
 8009188:	2101      	movs	r1, #1
 800918a:	fa01 f605 	lsl.w	r6, r1, r5
 800918e:	1d72      	adds	r2, r6, #5
 8009190:	0092      	lsls	r2, r2, #2
 8009192:	4620      	mov	r0, r4
 8009194:	f000 fdb8 	bl	8009d08 <_calloc_r>
 8009198:	b160      	cbz	r0, 80091b4 <_Balloc+0x64>
 800919a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800919e:	e00e      	b.n	80091be <_Balloc+0x6e>
 80091a0:	2221      	movs	r2, #33	@ 0x21
 80091a2:	2104      	movs	r1, #4
 80091a4:	4620      	mov	r0, r4
 80091a6:	f000 fdaf 	bl	8009d08 <_calloc_r>
 80091aa:	69e3      	ldr	r3, [r4, #28]
 80091ac:	60f0      	str	r0, [r6, #12]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1e4      	bne.n	800917e <_Balloc+0x2e>
 80091b4:	2000      	movs	r0, #0
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	6802      	ldr	r2, [r0, #0]
 80091ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091be:	2300      	movs	r3, #0
 80091c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091c4:	e7f7      	b.n	80091b6 <_Balloc+0x66>
 80091c6:	bf00      	nop
 80091c8:	0800ac85 	.word	0x0800ac85
 80091cc:	0800ad05 	.word	0x0800ad05

080091d0 <_Bfree>:
 80091d0:	b570      	push	{r4, r5, r6, lr}
 80091d2:	69c6      	ldr	r6, [r0, #28]
 80091d4:	4605      	mov	r5, r0
 80091d6:	460c      	mov	r4, r1
 80091d8:	b976      	cbnz	r6, 80091f8 <_Bfree+0x28>
 80091da:	2010      	movs	r0, #16
 80091dc:	f7ff ff02 	bl	8008fe4 <malloc>
 80091e0:	4602      	mov	r2, r0
 80091e2:	61e8      	str	r0, [r5, #28]
 80091e4:	b920      	cbnz	r0, 80091f0 <_Bfree+0x20>
 80091e6:	4b09      	ldr	r3, [pc, #36]	@ (800920c <_Bfree+0x3c>)
 80091e8:	4809      	ldr	r0, [pc, #36]	@ (8009210 <_Bfree+0x40>)
 80091ea:	218f      	movs	r1, #143	@ 0x8f
 80091ec:	f000 fd6e 	bl	8009ccc <__assert_func>
 80091f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091f4:	6006      	str	r6, [r0, #0]
 80091f6:	60c6      	str	r6, [r0, #12]
 80091f8:	b13c      	cbz	r4, 800920a <_Bfree+0x3a>
 80091fa:	69eb      	ldr	r3, [r5, #28]
 80091fc:	6862      	ldr	r2, [r4, #4]
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009204:	6021      	str	r1, [r4, #0]
 8009206:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800920a:	bd70      	pop	{r4, r5, r6, pc}
 800920c:	0800ac85 	.word	0x0800ac85
 8009210:	0800ad05 	.word	0x0800ad05

08009214 <__multadd>:
 8009214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009218:	690d      	ldr	r5, [r1, #16]
 800921a:	4607      	mov	r7, r0
 800921c:	460c      	mov	r4, r1
 800921e:	461e      	mov	r6, r3
 8009220:	f101 0c14 	add.w	ip, r1, #20
 8009224:	2000      	movs	r0, #0
 8009226:	f8dc 3000 	ldr.w	r3, [ip]
 800922a:	b299      	uxth	r1, r3
 800922c:	fb02 6101 	mla	r1, r2, r1, r6
 8009230:	0c1e      	lsrs	r6, r3, #16
 8009232:	0c0b      	lsrs	r3, r1, #16
 8009234:	fb02 3306 	mla	r3, r2, r6, r3
 8009238:	b289      	uxth	r1, r1
 800923a:	3001      	adds	r0, #1
 800923c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009240:	4285      	cmp	r5, r0
 8009242:	f84c 1b04 	str.w	r1, [ip], #4
 8009246:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800924a:	dcec      	bgt.n	8009226 <__multadd+0x12>
 800924c:	b30e      	cbz	r6, 8009292 <__multadd+0x7e>
 800924e:	68a3      	ldr	r3, [r4, #8]
 8009250:	42ab      	cmp	r3, r5
 8009252:	dc19      	bgt.n	8009288 <__multadd+0x74>
 8009254:	6861      	ldr	r1, [r4, #4]
 8009256:	4638      	mov	r0, r7
 8009258:	3101      	adds	r1, #1
 800925a:	f7ff ff79 	bl	8009150 <_Balloc>
 800925e:	4680      	mov	r8, r0
 8009260:	b928      	cbnz	r0, 800926e <__multadd+0x5a>
 8009262:	4602      	mov	r2, r0
 8009264:	4b0c      	ldr	r3, [pc, #48]	@ (8009298 <__multadd+0x84>)
 8009266:	480d      	ldr	r0, [pc, #52]	@ (800929c <__multadd+0x88>)
 8009268:	21ba      	movs	r1, #186	@ 0xba
 800926a:	f000 fd2f 	bl	8009ccc <__assert_func>
 800926e:	6922      	ldr	r2, [r4, #16]
 8009270:	3202      	adds	r2, #2
 8009272:	f104 010c 	add.w	r1, r4, #12
 8009276:	0092      	lsls	r2, r2, #2
 8009278:	300c      	adds	r0, #12
 800927a:	f000 fd19 	bl	8009cb0 <memcpy>
 800927e:	4621      	mov	r1, r4
 8009280:	4638      	mov	r0, r7
 8009282:	f7ff ffa5 	bl	80091d0 <_Bfree>
 8009286:	4644      	mov	r4, r8
 8009288:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800928c:	3501      	adds	r5, #1
 800928e:	615e      	str	r6, [r3, #20]
 8009290:	6125      	str	r5, [r4, #16]
 8009292:	4620      	mov	r0, r4
 8009294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009298:	0800acf4 	.word	0x0800acf4
 800929c:	0800ad05 	.word	0x0800ad05

080092a0 <__hi0bits>:
 80092a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80092a4:	4603      	mov	r3, r0
 80092a6:	bf36      	itet	cc
 80092a8:	0403      	lslcc	r3, r0, #16
 80092aa:	2000      	movcs	r0, #0
 80092ac:	2010      	movcc	r0, #16
 80092ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092b2:	bf3c      	itt	cc
 80092b4:	021b      	lslcc	r3, r3, #8
 80092b6:	3008      	addcc	r0, #8
 80092b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092bc:	bf3c      	itt	cc
 80092be:	011b      	lslcc	r3, r3, #4
 80092c0:	3004      	addcc	r0, #4
 80092c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092c6:	bf3c      	itt	cc
 80092c8:	009b      	lslcc	r3, r3, #2
 80092ca:	3002      	addcc	r0, #2
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	db05      	blt.n	80092dc <__hi0bits+0x3c>
 80092d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092d4:	f100 0001 	add.w	r0, r0, #1
 80092d8:	bf08      	it	eq
 80092da:	2020      	moveq	r0, #32
 80092dc:	4770      	bx	lr

080092de <__lo0bits>:
 80092de:	6803      	ldr	r3, [r0, #0]
 80092e0:	4602      	mov	r2, r0
 80092e2:	f013 0007 	ands.w	r0, r3, #7
 80092e6:	d00b      	beq.n	8009300 <__lo0bits+0x22>
 80092e8:	07d9      	lsls	r1, r3, #31
 80092ea:	d421      	bmi.n	8009330 <__lo0bits+0x52>
 80092ec:	0798      	lsls	r0, r3, #30
 80092ee:	bf49      	itett	mi
 80092f0:	085b      	lsrmi	r3, r3, #1
 80092f2:	089b      	lsrpl	r3, r3, #2
 80092f4:	2001      	movmi	r0, #1
 80092f6:	6013      	strmi	r3, [r2, #0]
 80092f8:	bf5c      	itt	pl
 80092fa:	6013      	strpl	r3, [r2, #0]
 80092fc:	2002      	movpl	r0, #2
 80092fe:	4770      	bx	lr
 8009300:	b299      	uxth	r1, r3
 8009302:	b909      	cbnz	r1, 8009308 <__lo0bits+0x2a>
 8009304:	0c1b      	lsrs	r3, r3, #16
 8009306:	2010      	movs	r0, #16
 8009308:	b2d9      	uxtb	r1, r3
 800930a:	b909      	cbnz	r1, 8009310 <__lo0bits+0x32>
 800930c:	3008      	adds	r0, #8
 800930e:	0a1b      	lsrs	r3, r3, #8
 8009310:	0719      	lsls	r1, r3, #28
 8009312:	bf04      	itt	eq
 8009314:	091b      	lsreq	r3, r3, #4
 8009316:	3004      	addeq	r0, #4
 8009318:	0799      	lsls	r1, r3, #30
 800931a:	bf04      	itt	eq
 800931c:	089b      	lsreq	r3, r3, #2
 800931e:	3002      	addeq	r0, #2
 8009320:	07d9      	lsls	r1, r3, #31
 8009322:	d403      	bmi.n	800932c <__lo0bits+0x4e>
 8009324:	085b      	lsrs	r3, r3, #1
 8009326:	f100 0001 	add.w	r0, r0, #1
 800932a:	d003      	beq.n	8009334 <__lo0bits+0x56>
 800932c:	6013      	str	r3, [r2, #0]
 800932e:	4770      	bx	lr
 8009330:	2000      	movs	r0, #0
 8009332:	4770      	bx	lr
 8009334:	2020      	movs	r0, #32
 8009336:	4770      	bx	lr

08009338 <__i2b>:
 8009338:	b510      	push	{r4, lr}
 800933a:	460c      	mov	r4, r1
 800933c:	2101      	movs	r1, #1
 800933e:	f7ff ff07 	bl	8009150 <_Balloc>
 8009342:	4602      	mov	r2, r0
 8009344:	b928      	cbnz	r0, 8009352 <__i2b+0x1a>
 8009346:	4b05      	ldr	r3, [pc, #20]	@ (800935c <__i2b+0x24>)
 8009348:	4805      	ldr	r0, [pc, #20]	@ (8009360 <__i2b+0x28>)
 800934a:	f240 1145 	movw	r1, #325	@ 0x145
 800934e:	f000 fcbd 	bl	8009ccc <__assert_func>
 8009352:	2301      	movs	r3, #1
 8009354:	6144      	str	r4, [r0, #20]
 8009356:	6103      	str	r3, [r0, #16]
 8009358:	bd10      	pop	{r4, pc}
 800935a:	bf00      	nop
 800935c:	0800acf4 	.word	0x0800acf4
 8009360:	0800ad05 	.word	0x0800ad05

08009364 <__multiply>:
 8009364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009368:	4614      	mov	r4, r2
 800936a:	690a      	ldr	r2, [r1, #16]
 800936c:	6923      	ldr	r3, [r4, #16]
 800936e:	429a      	cmp	r2, r3
 8009370:	bfa8      	it	ge
 8009372:	4623      	movge	r3, r4
 8009374:	460f      	mov	r7, r1
 8009376:	bfa4      	itt	ge
 8009378:	460c      	movge	r4, r1
 800937a:	461f      	movge	r7, r3
 800937c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009380:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009384:	68a3      	ldr	r3, [r4, #8]
 8009386:	6861      	ldr	r1, [r4, #4]
 8009388:	eb0a 0609 	add.w	r6, sl, r9
 800938c:	42b3      	cmp	r3, r6
 800938e:	b085      	sub	sp, #20
 8009390:	bfb8      	it	lt
 8009392:	3101      	addlt	r1, #1
 8009394:	f7ff fedc 	bl	8009150 <_Balloc>
 8009398:	b930      	cbnz	r0, 80093a8 <__multiply+0x44>
 800939a:	4602      	mov	r2, r0
 800939c:	4b44      	ldr	r3, [pc, #272]	@ (80094b0 <__multiply+0x14c>)
 800939e:	4845      	ldr	r0, [pc, #276]	@ (80094b4 <__multiply+0x150>)
 80093a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80093a4:	f000 fc92 	bl	8009ccc <__assert_func>
 80093a8:	f100 0514 	add.w	r5, r0, #20
 80093ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093b0:	462b      	mov	r3, r5
 80093b2:	2200      	movs	r2, #0
 80093b4:	4543      	cmp	r3, r8
 80093b6:	d321      	bcc.n	80093fc <__multiply+0x98>
 80093b8:	f107 0114 	add.w	r1, r7, #20
 80093bc:	f104 0214 	add.w	r2, r4, #20
 80093c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80093c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80093c8:	9302      	str	r3, [sp, #8]
 80093ca:	1b13      	subs	r3, r2, r4
 80093cc:	3b15      	subs	r3, #21
 80093ce:	f023 0303 	bic.w	r3, r3, #3
 80093d2:	3304      	adds	r3, #4
 80093d4:	f104 0715 	add.w	r7, r4, #21
 80093d8:	42ba      	cmp	r2, r7
 80093da:	bf38      	it	cc
 80093dc:	2304      	movcc	r3, #4
 80093de:	9301      	str	r3, [sp, #4]
 80093e0:	9b02      	ldr	r3, [sp, #8]
 80093e2:	9103      	str	r1, [sp, #12]
 80093e4:	428b      	cmp	r3, r1
 80093e6:	d80c      	bhi.n	8009402 <__multiply+0x9e>
 80093e8:	2e00      	cmp	r6, #0
 80093ea:	dd03      	ble.n	80093f4 <__multiply+0x90>
 80093ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d05b      	beq.n	80094ac <__multiply+0x148>
 80093f4:	6106      	str	r6, [r0, #16]
 80093f6:	b005      	add	sp, #20
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	f843 2b04 	str.w	r2, [r3], #4
 8009400:	e7d8      	b.n	80093b4 <__multiply+0x50>
 8009402:	f8b1 a000 	ldrh.w	sl, [r1]
 8009406:	f1ba 0f00 	cmp.w	sl, #0
 800940a:	d024      	beq.n	8009456 <__multiply+0xf2>
 800940c:	f104 0e14 	add.w	lr, r4, #20
 8009410:	46a9      	mov	r9, r5
 8009412:	f04f 0c00 	mov.w	ip, #0
 8009416:	f85e 7b04 	ldr.w	r7, [lr], #4
 800941a:	f8d9 3000 	ldr.w	r3, [r9]
 800941e:	fa1f fb87 	uxth.w	fp, r7
 8009422:	b29b      	uxth	r3, r3
 8009424:	fb0a 330b 	mla	r3, sl, fp, r3
 8009428:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800942c:	f8d9 7000 	ldr.w	r7, [r9]
 8009430:	4463      	add	r3, ip
 8009432:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009436:	fb0a c70b 	mla	r7, sl, fp, ip
 800943a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800943e:	b29b      	uxth	r3, r3
 8009440:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009444:	4572      	cmp	r2, lr
 8009446:	f849 3b04 	str.w	r3, [r9], #4
 800944a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800944e:	d8e2      	bhi.n	8009416 <__multiply+0xb2>
 8009450:	9b01      	ldr	r3, [sp, #4]
 8009452:	f845 c003 	str.w	ip, [r5, r3]
 8009456:	9b03      	ldr	r3, [sp, #12]
 8009458:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800945c:	3104      	adds	r1, #4
 800945e:	f1b9 0f00 	cmp.w	r9, #0
 8009462:	d021      	beq.n	80094a8 <__multiply+0x144>
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	f104 0c14 	add.w	ip, r4, #20
 800946a:	46ae      	mov	lr, r5
 800946c:	f04f 0a00 	mov.w	sl, #0
 8009470:	f8bc b000 	ldrh.w	fp, [ip]
 8009474:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009478:	fb09 770b 	mla	r7, r9, fp, r7
 800947c:	4457      	add	r7, sl
 800947e:	b29b      	uxth	r3, r3
 8009480:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009484:	f84e 3b04 	str.w	r3, [lr], #4
 8009488:	f85c 3b04 	ldr.w	r3, [ip], #4
 800948c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009490:	f8be 3000 	ldrh.w	r3, [lr]
 8009494:	fb09 330a 	mla	r3, r9, sl, r3
 8009498:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800949c:	4562      	cmp	r2, ip
 800949e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094a2:	d8e5      	bhi.n	8009470 <__multiply+0x10c>
 80094a4:	9f01      	ldr	r7, [sp, #4]
 80094a6:	51eb      	str	r3, [r5, r7]
 80094a8:	3504      	adds	r5, #4
 80094aa:	e799      	b.n	80093e0 <__multiply+0x7c>
 80094ac:	3e01      	subs	r6, #1
 80094ae:	e79b      	b.n	80093e8 <__multiply+0x84>
 80094b0:	0800acf4 	.word	0x0800acf4
 80094b4:	0800ad05 	.word	0x0800ad05

080094b8 <__pow5mult>:
 80094b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094bc:	4615      	mov	r5, r2
 80094be:	f012 0203 	ands.w	r2, r2, #3
 80094c2:	4607      	mov	r7, r0
 80094c4:	460e      	mov	r6, r1
 80094c6:	d007      	beq.n	80094d8 <__pow5mult+0x20>
 80094c8:	4c25      	ldr	r4, [pc, #148]	@ (8009560 <__pow5mult+0xa8>)
 80094ca:	3a01      	subs	r2, #1
 80094cc:	2300      	movs	r3, #0
 80094ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d2:	f7ff fe9f 	bl	8009214 <__multadd>
 80094d6:	4606      	mov	r6, r0
 80094d8:	10ad      	asrs	r5, r5, #2
 80094da:	d03d      	beq.n	8009558 <__pow5mult+0xa0>
 80094dc:	69fc      	ldr	r4, [r7, #28]
 80094de:	b97c      	cbnz	r4, 8009500 <__pow5mult+0x48>
 80094e0:	2010      	movs	r0, #16
 80094e2:	f7ff fd7f 	bl	8008fe4 <malloc>
 80094e6:	4602      	mov	r2, r0
 80094e8:	61f8      	str	r0, [r7, #28]
 80094ea:	b928      	cbnz	r0, 80094f8 <__pow5mult+0x40>
 80094ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009564 <__pow5mult+0xac>)
 80094ee:	481e      	ldr	r0, [pc, #120]	@ (8009568 <__pow5mult+0xb0>)
 80094f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094f4:	f000 fbea 	bl	8009ccc <__assert_func>
 80094f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094fc:	6004      	str	r4, [r0, #0]
 80094fe:	60c4      	str	r4, [r0, #12]
 8009500:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009504:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009508:	b94c      	cbnz	r4, 800951e <__pow5mult+0x66>
 800950a:	f240 2171 	movw	r1, #625	@ 0x271
 800950e:	4638      	mov	r0, r7
 8009510:	f7ff ff12 	bl	8009338 <__i2b>
 8009514:	2300      	movs	r3, #0
 8009516:	f8c8 0008 	str.w	r0, [r8, #8]
 800951a:	4604      	mov	r4, r0
 800951c:	6003      	str	r3, [r0, #0]
 800951e:	f04f 0900 	mov.w	r9, #0
 8009522:	07eb      	lsls	r3, r5, #31
 8009524:	d50a      	bpl.n	800953c <__pow5mult+0x84>
 8009526:	4631      	mov	r1, r6
 8009528:	4622      	mov	r2, r4
 800952a:	4638      	mov	r0, r7
 800952c:	f7ff ff1a 	bl	8009364 <__multiply>
 8009530:	4631      	mov	r1, r6
 8009532:	4680      	mov	r8, r0
 8009534:	4638      	mov	r0, r7
 8009536:	f7ff fe4b 	bl	80091d0 <_Bfree>
 800953a:	4646      	mov	r6, r8
 800953c:	106d      	asrs	r5, r5, #1
 800953e:	d00b      	beq.n	8009558 <__pow5mult+0xa0>
 8009540:	6820      	ldr	r0, [r4, #0]
 8009542:	b938      	cbnz	r0, 8009554 <__pow5mult+0x9c>
 8009544:	4622      	mov	r2, r4
 8009546:	4621      	mov	r1, r4
 8009548:	4638      	mov	r0, r7
 800954a:	f7ff ff0b 	bl	8009364 <__multiply>
 800954e:	6020      	str	r0, [r4, #0]
 8009550:	f8c0 9000 	str.w	r9, [r0]
 8009554:	4604      	mov	r4, r0
 8009556:	e7e4      	b.n	8009522 <__pow5mult+0x6a>
 8009558:	4630      	mov	r0, r6
 800955a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955e:	bf00      	nop
 8009560:	0800ad60 	.word	0x0800ad60
 8009564:	0800ac85 	.word	0x0800ac85
 8009568:	0800ad05 	.word	0x0800ad05

0800956c <__lshift>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	460c      	mov	r4, r1
 8009572:	6849      	ldr	r1, [r1, #4]
 8009574:	6923      	ldr	r3, [r4, #16]
 8009576:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	4607      	mov	r7, r0
 800957e:	4691      	mov	r9, r2
 8009580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009584:	f108 0601 	add.w	r6, r8, #1
 8009588:	42b3      	cmp	r3, r6
 800958a:	db0b      	blt.n	80095a4 <__lshift+0x38>
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff fddf 	bl	8009150 <_Balloc>
 8009592:	4605      	mov	r5, r0
 8009594:	b948      	cbnz	r0, 80095aa <__lshift+0x3e>
 8009596:	4602      	mov	r2, r0
 8009598:	4b28      	ldr	r3, [pc, #160]	@ (800963c <__lshift+0xd0>)
 800959a:	4829      	ldr	r0, [pc, #164]	@ (8009640 <__lshift+0xd4>)
 800959c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80095a0:	f000 fb94 	bl	8009ccc <__assert_func>
 80095a4:	3101      	adds	r1, #1
 80095a6:	005b      	lsls	r3, r3, #1
 80095a8:	e7ee      	b.n	8009588 <__lshift+0x1c>
 80095aa:	2300      	movs	r3, #0
 80095ac:	f100 0114 	add.w	r1, r0, #20
 80095b0:	f100 0210 	add.w	r2, r0, #16
 80095b4:	4618      	mov	r0, r3
 80095b6:	4553      	cmp	r3, sl
 80095b8:	db33      	blt.n	8009622 <__lshift+0xb6>
 80095ba:	6920      	ldr	r0, [r4, #16]
 80095bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095c0:	f104 0314 	add.w	r3, r4, #20
 80095c4:	f019 091f 	ands.w	r9, r9, #31
 80095c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095d0:	d02b      	beq.n	800962a <__lshift+0xbe>
 80095d2:	f1c9 0e20 	rsb	lr, r9, #32
 80095d6:	468a      	mov	sl, r1
 80095d8:	2200      	movs	r2, #0
 80095da:	6818      	ldr	r0, [r3, #0]
 80095dc:	fa00 f009 	lsl.w	r0, r0, r9
 80095e0:	4310      	orrs	r0, r2
 80095e2:	f84a 0b04 	str.w	r0, [sl], #4
 80095e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ea:	459c      	cmp	ip, r3
 80095ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80095f0:	d8f3      	bhi.n	80095da <__lshift+0x6e>
 80095f2:	ebac 0304 	sub.w	r3, ip, r4
 80095f6:	3b15      	subs	r3, #21
 80095f8:	f023 0303 	bic.w	r3, r3, #3
 80095fc:	3304      	adds	r3, #4
 80095fe:	f104 0015 	add.w	r0, r4, #21
 8009602:	4584      	cmp	ip, r0
 8009604:	bf38      	it	cc
 8009606:	2304      	movcc	r3, #4
 8009608:	50ca      	str	r2, [r1, r3]
 800960a:	b10a      	cbz	r2, 8009610 <__lshift+0xa4>
 800960c:	f108 0602 	add.w	r6, r8, #2
 8009610:	3e01      	subs	r6, #1
 8009612:	4638      	mov	r0, r7
 8009614:	612e      	str	r6, [r5, #16]
 8009616:	4621      	mov	r1, r4
 8009618:	f7ff fdda 	bl	80091d0 <_Bfree>
 800961c:	4628      	mov	r0, r5
 800961e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009622:	f842 0f04 	str.w	r0, [r2, #4]!
 8009626:	3301      	adds	r3, #1
 8009628:	e7c5      	b.n	80095b6 <__lshift+0x4a>
 800962a:	3904      	subs	r1, #4
 800962c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009630:	f841 2f04 	str.w	r2, [r1, #4]!
 8009634:	459c      	cmp	ip, r3
 8009636:	d8f9      	bhi.n	800962c <__lshift+0xc0>
 8009638:	e7ea      	b.n	8009610 <__lshift+0xa4>
 800963a:	bf00      	nop
 800963c:	0800acf4 	.word	0x0800acf4
 8009640:	0800ad05 	.word	0x0800ad05

08009644 <__mcmp>:
 8009644:	690a      	ldr	r2, [r1, #16]
 8009646:	4603      	mov	r3, r0
 8009648:	6900      	ldr	r0, [r0, #16]
 800964a:	1a80      	subs	r0, r0, r2
 800964c:	b530      	push	{r4, r5, lr}
 800964e:	d10e      	bne.n	800966e <__mcmp+0x2a>
 8009650:	3314      	adds	r3, #20
 8009652:	3114      	adds	r1, #20
 8009654:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009658:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800965c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009660:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009664:	4295      	cmp	r5, r2
 8009666:	d003      	beq.n	8009670 <__mcmp+0x2c>
 8009668:	d205      	bcs.n	8009676 <__mcmp+0x32>
 800966a:	f04f 30ff 	mov.w	r0, #4294967295
 800966e:	bd30      	pop	{r4, r5, pc}
 8009670:	42a3      	cmp	r3, r4
 8009672:	d3f3      	bcc.n	800965c <__mcmp+0x18>
 8009674:	e7fb      	b.n	800966e <__mcmp+0x2a>
 8009676:	2001      	movs	r0, #1
 8009678:	e7f9      	b.n	800966e <__mcmp+0x2a>
	...

0800967c <__mdiff>:
 800967c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	4689      	mov	r9, r1
 8009682:	4606      	mov	r6, r0
 8009684:	4611      	mov	r1, r2
 8009686:	4648      	mov	r0, r9
 8009688:	4614      	mov	r4, r2
 800968a:	f7ff ffdb 	bl	8009644 <__mcmp>
 800968e:	1e05      	subs	r5, r0, #0
 8009690:	d112      	bne.n	80096b8 <__mdiff+0x3c>
 8009692:	4629      	mov	r1, r5
 8009694:	4630      	mov	r0, r6
 8009696:	f7ff fd5b 	bl	8009150 <_Balloc>
 800969a:	4602      	mov	r2, r0
 800969c:	b928      	cbnz	r0, 80096aa <__mdiff+0x2e>
 800969e:	4b3f      	ldr	r3, [pc, #252]	@ (800979c <__mdiff+0x120>)
 80096a0:	f240 2137 	movw	r1, #567	@ 0x237
 80096a4:	483e      	ldr	r0, [pc, #248]	@ (80097a0 <__mdiff+0x124>)
 80096a6:	f000 fb11 	bl	8009ccc <__assert_func>
 80096aa:	2301      	movs	r3, #1
 80096ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096b0:	4610      	mov	r0, r2
 80096b2:	b003      	add	sp, #12
 80096b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b8:	bfbc      	itt	lt
 80096ba:	464b      	movlt	r3, r9
 80096bc:	46a1      	movlt	r9, r4
 80096be:	4630      	mov	r0, r6
 80096c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80096c4:	bfba      	itte	lt
 80096c6:	461c      	movlt	r4, r3
 80096c8:	2501      	movlt	r5, #1
 80096ca:	2500      	movge	r5, #0
 80096cc:	f7ff fd40 	bl	8009150 <_Balloc>
 80096d0:	4602      	mov	r2, r0
 80096d2:	b918      	cbnz	r0, 80096dc <__mdiff+0x60>
 80096d4:	4b31      	ldr	r3, [pc, #196]	@ (800979c <__mdiff+0x120>)
 80096d6:	f240 2145 	movw	r1, #581	@ 0x245
 80096da:	e7e3      	b.n	80096a4 <__mdiff+0x28>
 80096dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096e0:	6926      	ldr	r6, [r4, #16]
 80096e2:	60c5      	str	r5, [r0, #12]
 80096e4:	f109 0310 	add.w	r3, r9, #16
 80096e8:	f109 0514 	add.w	r5, r9, #20
 80096ec:	f104 0e14 	add.w	lr, r4, #20
 80096f0:	f100 0b14 	add.w	fp, r0, #20
 80096f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096fc:	9301      	str	r3, [sp, #4]
 80096fe:	46d9      	mov	r9, fp
 8009700:	f04f 0c00 	mov.w	ip, #0
 8009704:	9b01      	ldr	r3, [sp, #4]
 8009706:	f85e 0b04 	ldr.w	r0, [lr], #4
 800970a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800970e:	9301      	str	r3, [sp, #4]
 8009710:	fa1f f38a 	uxth.w	r3, sl
 8009714:	4619      	mov	r1, r3
 8009716:	b283      	uxth	r3, r0
 8009718:	1acb      	subs	r3, r1, r3
 800971a:	0c00      	lsrs	r0, r0, #16
 800971c:	4463      	add	r3, ip
 800971e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009722:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009726:	b29b      	uxth	r3, r3
 8009728:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800972c:	4576      	cmp	r6, lr
 800972e:	f849 3b04 	str.w	r3, [r9], #4
 8009732:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009736:	d8e5      	bhi.n	8009704 <__mdiff+0x88>
 8009738:	1b33      	subs	r3, r6, r4
 800973a:	3b15      	subs	r3, #21
 800973c:	f023 0303 	bic.w	r3, r3, #3
 8009740:	3415      	adds	r4, #21
 8009742:	3304      	adds	r3, #4
 8009744:	42a6      	cmp	r6, r4
 8009746:	bf38      	it	cc
 8009748:	2304      	movcc	r3, #4
 800974a:	441d      	add	r5, r3
 800974c:	445b      	add	r3, fp
 800974e:	461e      	mov	r6, r3
 8009750:	462c      	mov	r4, r5
 8009752:	4544      	cmp	r4, r8
 8009754:	d30e      	bcc.n	8009774 <__mdiff+0xf8>
 8009756:	f108 0103 	add.w	r1, r8, #3
 800975a:	1b49      	subs	r1, r1, r5
 800975c:	f021 0103 	bic.w	r1, r1, #3
 8009760:	3d03      	subs	r5, #3
 8009762:	45a8      	cmp	r8, r5
 8009764:	bf38      	it	cc
 8009766:	2100      	movcc	r1, #0
 8009768:	440b      	add	r3, r1
 800976a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800976e:	b191      	cbz	r1, 8009796 <__mdiff+0x11a>
 8009770:	6117      	str	r7, [r2, #16]
 8009772:	e79d      	b.n	80096b0 <__mdiff+0x34>
 8009774:	f854 1b04 	ldr.w	r1, [r4], #4
 8009778:	46e6      	mov	lr, ip
 800977a:	0c08      	lsrs	r0, r1, #16
 800977c:	fa1c fc81 	uxtah	ip, ip, r1
 8009780:	4471      	add	r1, lr
 8009782:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009786:	b289      	uxth	r1, r1
 8009788:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800978c:	f846 1b04 	str.w	r1, [r6], #4
 8009790:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009794:	e7dd      	b.n	8009752 <__mdiff+0xd6>
 8009796:	3f01      	subs	r7, #1
 8009798:	e7e7      	b.n	800976a <__mdiff+0xee>
 800979a:	bf00      	nop
 800979c:	0800acf4 	.word	0x0800acf4
 80097a0:	0800ad05 	.word	0x0800ad05

080097a4 <__d2b>:
 80097a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097a8:	460f      	mov	r7, r1
 80097aa:	2101      	movs	r1, #1
 80097ac:	ec59 8b10 	vmov	r8, r9, d0
 80097b0:	4616      	mov	r6, r2
 80097b2:	f7ff fccd 	bl	8009150 <_Balloc>
 80097b6:	4604      	mov	r4, r0
 80097b8:	b930      	cbnz	r0, 80097c8 <__d2b+0x24>
 80097ba:	4602      	mov	r2, r0
 80097bc:	4b23      	ldr	r3, [pc, #140]	@ (800984c <__d2b+0xa8>)
 80097be:	4824      	ldr	r0, [pc, #144]	@ (8009850 <__d2b+0xac>)
 80097c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80097c4:	f000 fa82 	bl	8009ccc <__assert_func>
 80097c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097d0:	b10d      	cbz	r5, 80097d6 <__d2b+0x32>
 80097d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097d6:	9301      	str	r3, [sp, #4]
 80097d8:	f1b8 0300 	subs.w	r3, r8, #0
 80097dc:	d023      	beq.n	8009826 <__d2b+0x82>
 80097de:	4668      	mov	r0, sp
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	f7ff fd7c 	bl	80092de <__lo0bits>
 80097e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097ea:	b1d0      	cbz	r0, 8009822 <__d2b+0x7e>
 80097ec:	f1c0 0320 	rsb	r3, r0, #32
 80097f0:	fa02 f303 	lsl.w	r3, r2, r3
 80097f4:	430b      	orrs	r3, r1
 80097f6:	40c2      	lsrs	r2, r0
 80097f8:	6163      	str	r3, [r4, #20]
 80097fa:	9201      	str	r2, [sp, #4]
 80097fc:	9b01      	ldr	r3, [sp, #4]
 80097fe:	61a3      	str	r3, [r4, #24]
 8009800:	2b00      	cmp	r3, #0
 8009802:	bf0c      	ite	eq
 8009804:	2201      	moveq	r2, #1
 8009806:	2202      	movne	r2, #2
 8009808:	6122      	str	r2, [r4, #16]
 800980a:	b1a5      	cbz	r5, 8009836 <__d2b+0x92>
 800980c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009810:	4405      	add	r5, r0
 8009812:	603d      	str	r5, [r7, #0]
 8009814:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009818:	6030      	str	r0, [r6, #0]
 800981a:	4620      	mov	r0, r4
 800981c:	b003      	add	sp, #12
 800981e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009822:	6161      	str	r1, [r4, #20]
 8009824:	e7ea      	b.n	80097fc <__d2b+0x58>
 8009826:	a801      	add	r0, sp, #4
 8009828:	f7ff fd59 	bl	80092de <__lo0bits>
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	6163      	str	r3, [r4, #20]
 8009830:	3020      	adds	r0, #32
 8009832:	2201      	movs	r2, #1
 8009834:	e7e8      	b.n	8009808 <__d2b+0x64>
 8009836:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800983a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800983e:	6038      	str	r0, [r7, #0]
 8009840:	6918      	ldr	r0, [r3, #16]
 8009842:	f7ff fd2d 	bl	80092a0 <__hi0bits>
 8009846:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800984a:	e7e5      	b.n	8009818 <__d2b+0x74>
 800984c:	0800acf4 	.word	0x0800acf4
 8009850:	0800ad05 	.word	0x0800ad05

08009854 <__ssputs_r>:
 8009854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009858:	688e      	ldr	r6, [r1, #8]
 800985a:	461f      	mov	r7, r3
 800985c:	42be      	cmp	r6, r7
 800985e:	680b      	ldr	r3, [r1, #0]
 8009860:	4682      	mov	sl, r0
 8009862:	460c      	mov	r4, r1
 8009864:	4690      	mov	r8, r2
 8009866:	d82d      	bhi.n	80098c4 <__ssputs_r+0x70>
 8009868:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800986c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009870:	d026      	beq.n	80098c0 <__ssputs_r+0x6c>
 8009872:	6965      	ldr	r5, [r4, #20]
 8009874:	6909      	ldr	r1, [r1, #16]
 8009876:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800987a:	eba3 0901 	sub.w	r9, r3, r1
 800987e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009882:	1c7b      	adds	r3, r7, #1
 8009884:	444b      	add	r3, r9
 8009886:	106d      	asrs	r5, r5, #1
 8009888:	429d      	cmp	r5, r3
 800988a:	bf38      	it	cc
 800988c:	461d      	movcc	r5, r3
 800988e:	0553      	lsls	r3, r2, #21
 8009890:	d527      	bpl.n	80098e2 <__ssputs_r+0x8e>
 8009892:	4629      	mov	r1, r5
 8009894:	f7ff fbd0 	bl	8009038 <_malloc_r>
 8009898:	4606      	mov	r6, r0
 800989a:	b360      	cbz	r0, 80098f6 <__ssputs_r+0xa2>
 800989c:	6921      	ldr	r1, [r4, #16]
 800989e:	464a      	mov	r2, r9
 80098a0:	f000 fa06 	bl	8009cb0 <memcpy>
 80098a4:	89a3      	ldrh	r3, [r4, #12]
 80098a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80098aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098ae:	81a3      	strh	r3, [r4, #12]
 80098b0:	6126      	str	r6, [r4, #16]
 80098b2:	6165      	str	r5, [r4, #20]
 80098b4:	444e      	add	r6, r9
 80098b6:	eba5 0509 	sub.w	r5, r5, r9
 80098ba:	6026      	str	r6, [r4, #0]
 80098bc:	60a5      	str	r5, [r4, #8]
 80098be:	463e      	mov	r6, r7
 80098c0:	42be      	cmp	r6, r7
 80098c2:	d900      	bls.n	80098c6 <__ssputs_r+0x72>
 80098c4:	463e      	mov	r6, r7
 80098c6:	6820      	ldr	r0, [r4, #0]
 80098c8:	4632      	mov	r2, r6
 80098ca:	4641      	mov	r1, r8
 80098cc:	f000 f9c6 	bl	8009c5c <memmove>
 80098d0:	68a3      	ldr	r3, [r4, #8]
 80098d2:	1b9b      	subs	r3, r3, r6
 80098d4:	60a3      	str	r3, [r4, #8]
 80098d6:	6823      	ldr	r3, [r4, #0]
 80098d8:	4433      	add	r3, r6
 80098da:	6023      	str	r3, [r4, #0]
 80098dc:	2000      	movs	r0, #0
 80098de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e2:	462a      	mov	r2, r5
 80098e4:	f000 fa36 	bl	8009d54 <_realloc_r>
 80098e8:	4606      	mov	r6, r0
 80098ea:	2800      	cmp	r0, #0
 80098ec:	d1e0      	bne.n	80098b0 <__ssputs_r+0x5c>
 80098ee:	6921      	ldr	r1, [r4, #16]
 80098f0:	4650      	mov	r0, sl
 80098f2:	f7ff fb2d 	bl	8008f50 <_free_r>
 80098f6:	230c      	movs	r3, #12
 80098f8:	f8ca 3000 	str.w	r3, [sl]
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009902:	81a3      	strh	r3, [r4, #12]
 8009904:	f04f 30ff 	mov.w	r0, #4294967295
 8009908:	e7e9      	b.n	80098de <__ssputs_r+0x8a>
	...

0800990c <_svfiprintf_r>:
 800990c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009910:	4698      	mov	r8, r3
 8009912:	898b      	ldrh	r3, [r1, #12]
 8009914:	061b      	lsls	r3, r3, #24
 8009916:	b09d      	sub	sp, #116	@ 0x74
 8009918:	4607      	mov	r7, r0
 800991a:	460d      	mov	r5, r1
 800991c:	4614      	mov	r4, r2
 800991e:	d510      	bpl.n	8009942 <_svfiprintf_r+0x36>
 8009920:	690b      	ldr	r3, [r1, #16]
 8009922:	b973      	cbnz	r3, 8009942 <_svfiprintf_r+0x36>
 8009924:	2140      	movs	r1, #64	@ 0x40
 8009926:	f7ff fb87 	bl	8009038 <_malloc_r>
 800992a:	6028      	str	r0, [r5, #0]
 800992c:	6128      	str	r0, [r5, #16]
 800992e:	b930      	cbnz	r0, 800993e <_svfiprintf_r+0x32>
 8009930:	230c      	movs	r3, #12
 8009932:	603b      	str	r3, [r7, #0]
 8009934:	f04f 30ff 	mov.w	r0, #4294967295
 8009938:	b01d      	add	sp, #116	@ 0x74
 800993a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800993e:	2340      	movs	r3, #64	@ 0x40
 8009940:	616b      	str	r3, [r5, #20]
 8009942:	2300      	movs	r3, #0
 8009944:	9309      	str	r3, [sp, #36]	@ 0x24
 8009946:	2320      	movs	r3, #32
 8009948:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800994c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009950:	2330      	movs	r3, #48	@ 0x30
 8009952:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009af0 <_svfiprintf_r+0x1e4>
 8009956:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800995a:	f04f 0901 	mov.w	r9, #1
 800995e:	4623      	mov	r3, r4
 8009960:	469a      	mov	sl, r3
 8009962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009966:	b10a      	cbz	r2, 800996c <_svfiprintf_r+0x60>
 8009968:	2a25      	cmp	r2, #37	@ 0x25
 800996a:	d1f9      	bne.n	8009960 <_svfiprintf_r+0x54>
 800996c:	ebba 0b04 	subs.w	fp, sl, r4
 8009970:	d00b      	beq.n	800998a <_svfiprintf_r+0x7e>
 8009972:	465b      	mov	r3, fp
 8009974:	4622      	mov	r2, r4
 8009976:	4629      	mov	r1, r5
 8009978:	4638      	mov	r0, r7
 800997a:	f7ff ff6b 	bl	8009854 <__ssputs_r>
 800997e:	3001      	adds	r0, #1
 8009980:	f000 80a7 	beq.w	8009ad2 <_svfiprintf_r+0x1c6>
 8009984:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009986:	445a      	add	r2, fp
 8009988:	9209      	str	r2, [sp, #36]	@ 0x24
 800998a:	f89a 3000 	ldrb.w	r3, [sl]
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 809f 	beq.w	8009ad2 <_svfiprintf_r+0x1c6>
 8009994:	2300      	movs	r3, #0
 8009996:	f04f 32ff 	mov.w	r2, #4294967295
 800999a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800999e:	f10a 0a01 	add.w	sl, sl, #1
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	9307      	str	r3, [sp, #28]
 80099a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ac:	4654      	mov	r4, sl
 80099ae:	2205      	movs	r2, #5
 80099b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b4:	484e      	ldr	r0, [pc, #312]	@ (8009af0 <_svfiprintf_r+0x1e4>)
 80099b6:	f7f6 fc13 	bl	80001e0 <memchr>
 80099ba:	9a04      	ldr	r2, [sp, #16]
 80099bc:	b9d8      	cbnz	r0, 80099f6 <_svfiprintf_r+0xea>
 80099be:	06d0      	lsls	r0, r2, #27
 80099c0:	bf44      	itt	mi
 80099c2:	2320      	movmi	r3, #32
 80099c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099c8:	0711      	lsls	r1, r2, #28
 80099ca:	bf44      	itt	mi
 80099cc:	232b      	movmi	r3, #43	@ 0x2b
 80099ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099d2:	f89a 3000 	ldrb.w	r3, [sl]
 80099d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80099d8:	d015      	beq.n	8009a06 <_svfiprintf_r+0xfa>
 80099da:	9a07      	ldr	r2, [sp, #28]
 80099dc:	4654      	mov	r4, sl
 80099de:	2000      	movs	r0, #0
 80099e0:	f04f 0c0a 	mov.w	ip, #10
 80099e4:	4621      	mov	r1, r4
 80099e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099ea:	3b30      	subs	r3, #48	@ 0x30
 80099ec:	2b09      	cmp	r3, #9
 80099ee:	d94b      	bls.n	8009a88 <_svfiprintf_r+0x17c>
 80099f0:	b1b0      	cbz	r0, 8009a20 <_svfiprintf_r+0x114>
 80099f2:	9207      	str	r2, [sp, #28]
 80099f4:	e014      	b.n	8009a20 <_svfiprintf_r+0x114>
 80099f6:	eba0 0308 	sub.w	r3, r0, r8
 80099fa:	fa09 f303 	lsl.w	r3, r9, r3
 80099fe:	4313      	orrs	r3, r2
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	46a2      	mov	sl, r4
 8009a04:	e7d2      	b.n	80099ac <_svfiprintf_r+0xa0>
 8009a06:	9b03      	ldr	r3, [sp, #12]
 8009a08:	1d19      	adds	r1, r3, #4
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	9103      	str	r1, [sp, #12]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	bfbb      	ittet	lt
 8009a12:	425b      	neglt	r3, r3
 8009a14:	f042 0202 	orrlt.w	r2, r2, #2
 8009a18:	9307      	strge	r3, [sp, #28]
 8009a1a:	9307      	strlt	r3, [sp, #28]
 8009a1c:	bfb8      	it	lt
 8009a1e:	9204      	strlt	r2, [sp, #16]
 8009a20:	7823      	ldrb	r3, [r4, #0]
 8009a22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a24:	d10a      	bne.n	8009a3c <_svfiprintf_r+0x130>
 8009a26:	7863      	ldrb	r3, [r4, #1]
 8009a28:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a2a:	d132      	bne.n	8009a92 <_svfiprintf_r+0x186>
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	1d1a      	adds	r2, r3, #4
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	9203      	str	r2, [sp, #12]
 8009a34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a38:	3402      	adds	r4, #2
 8009a3a:	9305      	str	r3, [sp, #20]
 8009a3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b00 <_svfiprintf_r+0x1f4>
 8009a40:	7821      	ldrb	r1, [r4, #0]
 8009a42:	2203      	movs	r2, #3
 8009a44:	4650      	mov	r0, sl
 8009a46:	f7f6 fbcb 	bl	80001e0 <memchr>
 8009a4a:	b138      	cbz	r0, 8009a5c <_svfiprintf_r+0x150>
 8009a4c:	9b04      	ldr	r3, [sp, #16]
 8009a4e:	eba0 000a 	sub.w	r0, r0, sl
 8009a52:	2240      	movs	r2, #64	@ 0x40
 8009a54:	4082      	lsls	r2, r0
 8009a56:	4313      	orrs	r3, r2
 8009a58:	3401      	adds	r4, #1
 8009a5a:	9304      	str	r3, [sp, #16]
 8009a5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a60:	4824      	ldr	r0, [pc, #144]	@ (8009af4 <_svfiprintf_r+0x1e8>)
 8009a62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a66:	2206      	movs	r2, #6
 8009a68:	f7f6 fbba 	bl	80001e0 <memchr>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	d036      	beq.n	8009ade <_svfiprintf_r+0x1d2>
 8009a70:	4b21      	ldr	r3, [pc, #132]	@ (8009af8 <_svfiprintf_r+0x1ec>)
 8009a72:	bb1b      	cbnz	r3, 8009abc <_svfiprintf_r+0x1b0>
 8009a74:	9b03      	ldr	r3, [sp, #12]
 8009a76:	3307      	adds	r3, #7
 8009a78:	f023 0307 	bic.w	r3, r3, #7
 8009a7c:	3308      	adds	r3, #8
 8009a7e:	9303      	str	r3, [sp, #12]
 8009a80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a82:	4433      	add	r3, r6
 8009a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a86:	e76a      	b.n	800995e <_svfiprintf_r+0x52>
 8009a88:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e7a8      	b.n	80099e4 <_svfiprintf_r+0xd8>
 8009a92:	2300      	movs	r3, #0
 8009a94:	3401      	adds	r4, #1
 8009a96:	9305      	str	r3, [sp, #20]
 8009a98:	4619      	mov	r1, r3
 8009a9a:	f04f 0c0a 	mov.w	ip, #10
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aa4:	3a30      	subs	r2, #48	@ 0x30
 8009aa6:	2a09      	cmp	r2, #9
 8009aa8:	d903      	bls.n	8009ab2 <_svfiprintf_r+0x1a6>
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0c6      	beq.n	8009a3c <_svfiprintf_r+0x130>
 8009aae:	9105      	str	r1, [sp, #20]
 8009ab0:	e7c4      	b.n	8009a3c <_svfiprintf_r+0x130>
 8009ab2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e7f0      	b.n	8009a9e <_svfiprintf_r+0x192>
 8009abc:	ab03      	add	r3, sp, #12
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	462a      	mov	r2, r5
 8009ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8009afc <_svfiprintf_r+0x1f0>)
 8009ac4:	a904      	add	r1, sp, #16
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	f7fd fe98 	bl	80077fc <_printf_float>
 8009acc:	1c42      	adds	r2, r0, #1
 8009ace:	4606      	mov	r6, r0
 8009ad0:	d1d6      	bne.n	8009a80 <_svfiprintf_r+0x174>
 8009ad2:	89ab      	ldrh	r3, [r5, #12]
 8009ad4:	065b      	lsls	r3, r3, #25
 8009ad6:	f53f af2d 	bmi.w	8009934 <_svfiprintf_r+0x28>
 8009ada:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009adc:	e72c      	b.n	8009938 <_svfiprintf_r+0x2c>
 8009ade:	ab03      	add	r3, sp, #12
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	462a      	mov	r2, r5
 8009ae4:	4b05      	ldr	r3, [pc, #20]	@ (8009afc <_svfiprintf_r+0x1f0>)
 8009ae6:	a904      	add	r1, sp, #16
 8009ae8:	4638      	mov	r0, r7
 8009aea:	f7fe f91f 	bl	8007d2c <_printf_i>
 8009aee:	e7ed      	b.n	8009acc <_svfiprintf_r+0x1c0>
 8009af0:	0800ae60 	.word	0x0800ae60
 8009af4:	0800ae6a 	.word	0x0800ae6a
 8009af8:	080077fd 	.word	0x080077fd
 8009afc:	08009855 	.word	0x08009855
 8009b00:	0800ae66 	.word	0x0800ae66

08009b04 <__sflush_r>:
 8009b04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b0c:	0716      	lsls	r6, r2, #28
 8009b0e:	4605      	mov	r5, r0
 8009b10:	460c      	mov	r4, r1
 8009b12:	d454      	bmi.n	8009bbe <__sflush_r+0xba>
 8009b14:	684b      	ldr	r3, [r1, #4]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	dc02      	bgt.n	8009b20 <__sflush_r+0x1c>
 8009b1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	dd48      	ble.n	8009bb2 <__sflush_r+0xae>
 8009b20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b22:	2e00      	cmp	r6, #0
 8009b24:	d045      	beq.n	8009bb2 <__sflush_r+0xae>
 8009b26:	2300      	movs	r3, #0
 8009b28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b2c:	682f      	ldr	r7, [r5, #0]
 8009b2e:	6a21      	ldr	r1, [r4, #32]
 8009b30:	602b      	str	r3, [r5, #0]
 8009b32:	d030      	beq.n	8009b96 <__sflush_r+0x92>
 8009b34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b36:	89a3      	ldrh	r3, [r4, #12]
 8009b38:	0759      	lsls	r1, r3, #29
 8009b3a:	d505      	bpl.n	8009b48 <__sflush_r+0x44>
 8009b3c:	6863      	ldr	r3, [r4, #4]
 8009b3e:	1ad2      	subs	r2, r2, r3
 8009b40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b42:	b10b      	cbz	r3, 8009b48 <__sflush_r+0x44>
 8009b44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b46:	1ad2      	subs	r2, r2, r3
 8009b48:	2300      	movs	r3, #0
 8009b4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b4c:	6a21      	ldr	r1, [r4, #32]
 8009b4e:	4628      	mov	r0, r5
 8009b50:	47b0      	blx	r6
 8009b52:	1c43      	adds	r3, r0, #1
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	d106      	bne.n	8009b66 <__sflush_r+0x62>
 8009b58:	6829      	ldr	r1, [r5, #0]
 8009b5a:	291d      	cmp	r1, #29
 8009b5c:	d82b      	bhi.n	8009bb6 <__sflush_r+0xb2>
 8009b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8009c08 <__sflush_r+0x104>)
 8009b60:	410a      	asrs	r2, r1
 8009b62:	07d6      	lsls	r6, r2, #31
 8009b64:	d427      	bmi.n	8009bb6 <__sflush_r+0xb2>
 8009b66:	2200      	movs	r2, #0
 8009b68:	6062      	str	r2, [r4, #4]
 8009b6a:	04d9      	lsls	r1, r3, #19
 8009b6c:	6922      	ldr	r2, [r4, #16]
 8009b6e:	6022      	str	r2, [r4, #0]
 8009b70:	d504      	bpl.n	8009b7c <__sflush_r+0x78>
 8009b72:	1c42      	adds	r2, r0, #1
 8009b74:	d101      	bne.n	8009b7a <__sflush_r+0x76>
 8009b76:	682b      	ldr	r3, [r5, #0]
 8009b78:	b903      	cbnz	r3, 8009b7c <__sflush_r+0x78>
 8009b7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b7e:	602f      	str	r7, [r5, #0]
 8009b80:	b1b9      	cbz	r1, 8009bb2 <__sflush_r+0xae>
 8009b82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b86:	4299      	cmp	r1, r3
 8009b88:	d002      	beq.n	8009b90 <__sflush_r+0x8c>
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	f7ff f9e0 	bl	8008f50 <_free_r>
 8009b90:	2300      	movs	r3, #0
 8009b92:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b94:	e00d      	b.n	8009bb2 <__sflush_r+0xae>
 8009b96:	2301      	movs	r3, #1
 8009b98:	4628      	mov	r0, r5
 8009b9a:	47b0      	blx	r6
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	1c50      	adds	r0, r2, #1
 8009ba0:	d1c9      	bne.n	8009b36 <__sflush_r+0x32>
 8009ba2:	682b      	ldr	r3, [r5, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d0c6      	beq.n	8009b36 <__sflush_r+0x32>
 8009ba8:	2b1d      	cmp	r3, #29
 8009baa:	d001      	beq.n	8009bb0 <__sflush_r+0xac>
 8009bac:	2b16      	cmp	r3, #22
 8009bae:	d11e      	bne.n	8009bee <__sflush_r+0xea>
 8009bb0:	602f      	str	r7, [r5, #0]
 8009bb2:	2000      	movs	r0, #0
 8009bb4:	e022      	b.n	8009bfc <__sflush_r+0xf8>
 8009bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bba:	b21b      	sxth	r3, r3
 8009bbc:	e01b      	b.n	8009bf6 <__sflush_r+0xf2>
 8009bbe:	690f      	ldr	r7, [r1, #16]
 8009bc0:	2f00      	cmp	r7, #0
 8009bc2:	d0f6      	beq.n	8009bb2 <__sflush_r+0xae>
 8009bc4:	0793      	lsls	r3, r2, #30
 8009bc6:	680e      	ldr	r6, [r1, #0]
 8009bc8:	bf08      	it	eq
 8009bca:	694b      	ldreq	r3, [r1, #20]
 8009bcc:	600f      	str	r7, [r1, #0]
 8009bce:	bf18      	it	ne
 8009bd0:	2300      	movne	r3, #0
 8009bd2:	eba6 0807 	sub.w	r8, r6, r7
 8009bd6:	608b      	str	r3, [r1, #8]
 8009bd8:	f1b8 0f00 	cmp.w	r8, #0
 8009bdc:	dde9      	ble.n	8009bb2 <__sflush_r+0xae>
 8009bde:	6a21      	ldr	r1, [r4, #32]
 8009be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009be2:	4643      	mov	r3, r8
 8009be4:	463a      	mov	r2, r7
 8009be6:	4628      	mov	r0, r5
 8009be8:	47b0      	blx	r6
 8009bea:	2800      	cmp	r0, #0
 8009bec:	dc08      	bgt.n	8009c00 <__sflush_r+0xfc>
 8009bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf6:	81a3      	strh	r3, [r4, #12]
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c00:	4407      	add	r7, r0
 8009c02:	eba8 0800 	sub.w	r8, r8, r0
 8009c06:	e7e7      	b.n	8009bd8 <__sflush_r+0xd4>
 8009c08:	dfbffffe 	.word	0xdfbffffe

08009c0c <_fflush_r>:
 8009c0c:	b538      	push	{r3, r4, r5, lr}
 8009c0e:	690b      	ldr	r3, [r1, #16]
 8009c10:	4605      	mov	r5, r0
 8009c12:	460c      	mov	r4, r1
 8009c14:	b913      	cbnz	r3, 8009c1c <_fflush_r+0x10>
 8009c16:	2500      	movs	r5, #0
 8009c18:	4628      	mov	r0, r5
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	b118      	cbz	r0, 8009c26 <_fflush_r+0x1a>
 8009c1e:	6a03      	ldr	r3, [r0, #32]
 8009c20:	b90b      	cbnz	r3, 8009c26 <_fflush_r+0x1a>
 8009c22:	f7fe fa2f 	bl	8008084 <__sinit>
 8009c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d0f3      	beq.n	8009c16 <_fflush_r+0xa>
 8009c2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c30:	07d0      	lsls	r0, r2, #31
 8009c32:	d404      	bmi.n	8009c3e <_fflush_r+0x32>
 8009c34:	0599      	lsls	r1, r3, #22
 8009c36:	d402      	bmi.n	8009c3e <_fflush_r+0x32>
 8009c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c3a:	f7fe fb3a 	bl	80082b2 <__retarget_lock_acquire_recursive>
 8009c3e:	4628      	mov	r0, r5
 8009c40:	4621      	mov	r1, r4
 8009c42:	f7ff ff5f 	bl	8009b04 <__sflush_r>
 8009c46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c48:	07da      	lsls	r2, r3, #31
 8009c4a:	4605      	mov	r5, r0
 8009c4c:	d4e4      	bmi.n	8009c18 <_fflush_r+0xc>
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	059b      	lsls	r3, r3, #22
 8009c52:	d4e1      	bmi.n	8009c18 <_fflush_r+0xc>
 8009c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c56:	f7fe fb2d 	bl	80082b4 <__retarget_lock_release_recursive>
 8009c5a:	e7dd      	b.n	8009c18 <_fflush_r+0xc>

08009c5c <memmove>:
 8009c5c:	4288      	cmp	r0, r1
 8009c5e:	b510      	push	{r4, lr}
 8009c60:	eb01 0402 	add.w	r4, r1, r2
 8009c64:	d902      	bls.n	8009c6c <memmove+0x10>
 8009c66:	4284      	cmp	r4, r0
 8009c68:	4623      	mov	r3, r4
 8009c6a:	d807      	bhi.n	8009c7c <memmove+0x20>
 8009c6c:	1e43      	subs	r3, r0, #1
 8009c6e:	42a1      	cmp	r1, r4
 8009c70:	d008      	beq.n	8009c84 <memmove+0x28>
 8009c72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c7a:	e7f8      	b.n	8009c6e <memmove+0x12>
 8009c7c:	4402      	add	r2, r0
 8009c7e:	4601      	mov	r1, r0
 8009c80:	428a      	cmp	r2, r1
 8009c82:	d100      	bne.n	8009c86 <memmove+0x2a>
 8009c84:	bd10      	pop	{r4, pc}
 8009c86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c8e:	e7f7      	b.n	8009c80 <memmove+0x24>

08009c90 <_sbrk_r>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	4d06      	ldr	r5, [pc, #24]	@ (8009cac <_sbrk_r+0x1c>)
 8009c94:	2300      	movs	r3, #0
 8009c96:	4604      	mov	r4, r0
 8009c98:	4608      	mov	r0, r1
 8009c9a:	602b      	str	r3, [r5, #0]
 8009c9c:	f7f9 f9a4 	bl	8002fe8 <_sbrk>
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	d102      	bne.n	8009caa <_sbrk_r+0x1a>
 8009ca4:	682b      	ldr	r3, [r5, #0]
 8009ca6:	b103      	cbz	r3, 8009caa <_sbrk_r+0x1a>
 8009ca8:	6023      	str	r3, [r4, #0]
 8009caa:	bd38      	pop	{r3, r4, r5, pc}
 8009cac:	200006e4 	.word	0x200006e4

08009cb0 <memcpy>:
 8009cb0:	440a      	add	r2, r1
 8009cb2:	4291      	cmp	r1, r2
 8009cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009cb8:	d100      	bne.n	8009cbc <memcpy+0xc>
 8009cba:	4770      	bx	lr
 8009cbc:	b510      	push	{r4, lr}
 8009cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cc6:	4291      	cmp	r1, r2
 8009cc8:	d1f9      	bne.n	8009cbe <memcpy+0xe>
 8009cca:	bd10      	pop	{r4, pc}

08009ccc <__assert_func>:
 8009ccc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cce:	4614      	mov	r4, r2
 8009cd0:	461a      	mov	r2, r3
 8009cd2:	4b09      	ldr	r3, [pc, #36]	@ (8009cf8 <__assert_func+0x2c>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	68d8      	ldr	r0, [r3, #12]
 8009cda:	b954      	cbnz	r4, 8009cf2 <__assert_func+0x26>
 8009cdc:	4b07      	ldr	r3, [pc, #28]	@ (8009cfc <__assert_func+0x30>)
 8009cde:	461c      	mov	r4, r3
 8009ce0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ce4:	9100      	str	r1, [sp, #0]
 8009ce6:	462b      	mov	r3, r5
 8009ce8:	4905      	ldr	r1, [pc, #20]	@ (8009d00 <__assert_func+0x34>)
 8009cea:	f000 f86f 	bl	8009dcc <fiprintf>
 8009cee:	f000 f87f 	bl	8009df0 <abort>
 8009cf2:	4b04      	ldr	r3, [pc, #16]	@ (8009d04 <__assert_func+0x38>)
 8009cf4:	e7f4      	b.n	8009ce0 <__assert_func+0x14>
 8009cf6:	bf00      	nop
 8009cf8:	2000001c 	.word	0x2000001c
 8009cfc:	0800aeb6 	.word	0x0800aeb6
 8009d00:	0800ae88 	.word	0x0800ae88
 8009d04:	0800ae7b 	.word	0x0800ae7b

08009d08 <_calloc_r>:
 8009d08:	b570      	push	{r4, r5, r6, lr}
 8009d0a:	fba1 5402 	umull	r5, r4, r1, r2
 8009d0e:	b93c      	cbnz	r4, 8009d20 <_calloc_r+0x18>
 8009d10:	4629      	mov	r1, r5
 8009d12:	f7ff f991 	bl	8009038 <_malloc_r>
 8009d16:	4606      	mov	r6, r0
 8009d18:	b928      	cbnz	r0, 8009d26 <_calloc_r+0x1e>
 8009d1a:	2600      	movs	r6, #0
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	bd70      	pop	{r4, r5, r6, pc}
 8009d20:	220c      	movs	r2, #12
 8009d22:	6002      	str	r2, [r0, #0]
 8009d24:	e7f9      	b.n	8009d1a <_calloc_r+0x12>
 8009d26:	462a      	mov	r2, r5
 8009d28:	4621      	mov	r1, r4
 8009d2a:	f7fe fa44 	bl	80081b6 <memset>
 8009d2e:	e7f5      	b.n	8009d1c <_calloc_r+0x14>

08009d30 <__ascii_mbtowc>:
 8009d30:	b082      	sub	sp, #8
 8009d32:	b901      	cbnz	r1, 8009d36 <__ascii_mbtowc+0x6>
 8009d34:	a901      	add	r1, sp, #4
 8009d36:	b142      	cbz	r2, 8009d4a <__ascii_mbtowc+0x1a>
 8009d38:	b14b      	cbz	r3, 8009d4e <__ascii_mbtowc+0x1e>
 8009d3a:	7813      	ldrb	r3, [r2, #0]
 8009d3c:	600b      	str	r3, [r1, #0]
 8009d3e:	7812      	ldrb	r2, [r2, #0]
 8009d40:	1e10      	subs	r0, r2, #0
 8009d42:	bf18      	it	ne
 8009d44:	2001      	movne	r0, #1
 8009d46:	b002      	add	sp, #8
 8009d48:	4770      	bx	lr
 8009d4a:	4610      	mov	r0, r2
 8009d4c:	e7fb      	b.n	8009d46 <__ascii_mbtowc+0x16>
 8009d4e:	f06f 0001 	mvn.w	r0, #1
 8009d52:	e7f8      	b.n	8009d46 <__ascii_mbtowc+0x16>

08009d54 <_realloc_r>:
 8009d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d58:	4680      	mov	r8, r0
 8009d5a:	4615      	mov	r5, r2
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	b921      	cbnz	r1, 8009d6a <_realloc_r+0x16>
 8009d60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d64:	4611      	mov	r1, r2
 8009d66:	f7ff b967 	b.w	8009038 <_malloc_r>
 8009d6a:	b92a      	cbnz	r2, 8009d78 <_realloc_r+0x24>
 8009d6c:	f7ff f8f0 	bl	8008f50 <_free_r>
 8009d70:	2400      	movs	r4, #0
 8009d72:	4620      	mov	r0, r4
 8009d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d78:	f000 f841 	bl	8009dfe <_malloc_usable_size_r>
 8009d7c:	4285      	cmp	r5, r0
 8009d7e:	4606      	mov	r6, r0
 8009d80:	d802      	bhi.n	8009d88 <_realloc_r+0x34>
 8009d82:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009d86:	d8f4      	bhi.n	8009d72 <_realloc_r+0x1e>
 8009d88:	4629      	mov	r1, r5
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	f7ff f954 	bl	8009038 <_malloc_r>
 8009d90:	4607      	mov	r7, r0
 8009d92:	2800      	cmp	r0, #0
 8009d94:	d0ec      	beq.n	8009d70 <_realloc_r+0x1c>
 8009d96:	42b5      	cmp	r5, r6
 8009d98:	462a      	mov	r2, r5
 8009d9a:	4621      	mov	r1, r4
 8009d9c:	bf28      	it	cs
 8009d9e:	4632      	movcs	r2, r6
 8009da0:	f7ff ff86 	bl	8009cb0 <memcpy>
 8009da4:	4621      	mov	r1, r4
 8009da6:	4640      	mov	r0, r8
 8009da8:	f7ff f8d2 	bl	8008f50 <_free_r>
 8009dac:	463c      	mov	r4, r7
 8009dae:	e7e0      	b.n	8009d72 <_realloc_r+0x1e>

08009db0 <__ascii_wctomb>:
 8009db0:	4603      	mov	r3, r0
 8009db2:	4608      	mov	r0, r1
 8009db4:	b141      	cbz	r1, 8009dc8 <__ascii_wctomb+0x18>
 8009db6:	2aff      	cmp	r2, #255	@ 0xff
 8009db8:	d904      	bls.n	8009dc4 <__ascii_wctomb+0x14>
 8009dba:	228a      	movs	r2, #138	@ 0x8a
 8009dbc:	601a      	str	r2, [r3, #0]
 8009dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc2:	4770      	bx	lr
 8009dc4:	700a      	strb	r2, [r1, #0]
 8009dc6:	2001      	movs	r0, #1
 8009dc8:	4770      	bx	lr
	...

08009dcc <fiprintf>:
 8009dcc:	b40e      	push	{r1, r2, r3}
 8009dce:	b503      	push	{r0, r1, lr}
 8009dd0:	4601      	mov	r1, r0
 8009dd2:	ab03      	add	r3, sp, #12
 8009dd4:	4805      	ldr	r0, [pc, #20]	@ (8009dec <fiprintf+0x20>)
 8009dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dda:	6800      	ldr	r0, [r0, #0]
 8009ddc:	9301      	str	r3, [sp, #4]
 8009dde:	f000 f83f 	bl	8009e60 <_vfiprintf_r>
 8009de2:	b002      	add	sp, #8
 8009de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009de8:	b003      	add	sp, #12
 8009dea:	4770      	bx	lr
 8009dec:	2000001c 	.word	0x2000001c

08009df0 <abort>:
 8009df0:	b508      	push	{r3, lr}
 8009df2:	2006      	movs	r0, #6
 8009df4:	f000 fa08 	bl	800a208 <raise>
 8009df8:	2001      	movs	r0, #1
 8009dfa:	f7f9 f87d 	bl	8002ef8 <_exit>

08009dfe <_malloc_usable_size_r>:
 8009dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e02:	1f18      	subs	r0, r3, #4
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	bfbc      	itt	lt
 8009e08:	580b      	ldrlt	r3, [r1, r0]
 8009e0a:	18c0      	addlt	r0, r0, r3
 8009e0c:	4770      	bx	lr

08009e0e <__sfputc_r>:
 8009e0e:	6893      	ldr	r3, [r2, #8]
 8009e10:	3b01      	subs	r3, #1
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	b410      	push	{r4}
 8009e16:	6093      	str	r3, [r2, #8]
 8009e18:	da08      	bge.n	8009e2c <__sfputc_r+0x1e>
 8009e1a:	6994      	ldr	r4, [r2, #24]
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	db01      	blt.n	8009e24 <__sfputc_r+0x16>
 8009e20:	290a      	cmp	r1, #10
 8009e22:	d103      	bne.n	8009e2c <__sfputc_r+0x1e>
 8009e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e28:	f000 b932 	b.w	800a090 <__swbuf_r>
 8009e2c:	6813      	ldr	r3, [r2, #0]
 8009e2e:	1c58      	adds	r0, r3, #1
 8009e30:	6010      	str	r0, [r2, #0]
 8009e32:	7019      	strb	r1, [r3, #0]
 8009e34:	4608      	mov	r0, r1
 8009e36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <__sfputs_r>:
 8009e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e3e:	4606      	mov	r6, r0
 8009e40:	460f      	mov	r7, r1
 8009e42:	4614      	mov	r4, r2
 8009e44:	18d5      	adds	r5, r2, r3
 8009e46:	42ac      	cmp	r4, r5
 8009e48:	d101      	bne.n	8009e4e <__sfputs_r+0x12>
 8009e4a:	2000      	movs	r0, #0
 8009e4c:	e007      	b.n	8009e5e <__sfputs_r+0x22>
 8009e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e52:	463a      	mov	r2, r7
 8009e54:	4630      	mov	r0, r6
 8009e56:	f7ff ffda 	bl	8009e0e <__sfputc_r>
 8009e5a:	1c43      	adds	r3, r0, #1
 8009e5c:	d1f3      	bne.n	8009e46 <__sfputs_r+0xa>
 8009e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e60 <_vfiprintf_r>:
 8009e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e64:	460d      	mov	r5, r1
 8009e66:	b09d      	sub	sp, #116	@ 0x74
 8009e68:	4614      	mov	r4, r2
 8009e6a:	4698      	mov	r8, r3
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	b118      	cbz	r0, 8009e78 <_vfiprintf_r+0x18>
 8009e70:	6a03      	ldr	r3, [r0, #32]
 8009e72:	b90b      	cbnz	r3, 8009e78 <_vfiprintf_r+0x18>
 8009e74:	f7fe f906 	bl	8008084 <__sinit>
 8009e78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e7a:	07d9      	lsls	r1, r3, #31
 8009e7c:	d405      	bmi.n	8009e8a <_vfiprintf_r+0x2a>
 8009e7e:	89ab      	ldrh	r3, [r5, #12]
 8009e80:	059a      	lsls	r2, r3, #22
 8009e82:	d402      	bmi.n	8009e8a <_vfiprintf_r+0x2a>
 8009e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e86:	f7fe fa14 	bl	80082b2 <__retarget_lock_acquire_recursive>
 8009e8a:	89ab      	ldrh	r3, [r5, #12]
 8009e8c:	071b      	lsls	r3, r3, #28
 8009e8e:	d501      	bpl.n	8009e94 <_vfiprintf_r+0x34>
 8009e90:	692b      	ldr	r3, [r5, #16]
 8009e92:	b99b      	cbnz	r3, 8009ebc <_vfiprintf_r+0x5c>
 8009e94:	4629      	mov	r1, r5
 8009e96:	4630      	mov	r0, r6
 8009e98:	f000 f938 	bl	800a10c <__swsetup_r>
 8009e9c:	b170      	cbz	r0, 8009ebc <_vfiprintf_r+0x5c>
 8009e9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ea0:	07dc      	lsls	r4, r3, #31
 8009ea2:	d504      	bpl.n	8009eae <_vfiprintf_r+0x4e>
 8009ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea8:	b01d      	add	sp, #116	@ 0x74
 8009eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eae:	89ab      	ldrh	r3, [r5, #12]
 8009eb0:	0598      	lsls	r0, r3, #22
 8009eb2:	d4f7      	bmi.n	8009ea4 <_vfiprintf_r+0x44>
 8009eb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009eb6:	f7fe f9fd 	bl	80082b4 <__retarget_lock_release_recursive>
 8009eba:	e7f3      	b.n	8009ea4 <_vfiprintf_r+0x44>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ec0:	2320      	movs	r3, #32
 8009ec2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ec6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eca:	2330      	movs	r3, #48	@ 0x30
 8009ecc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a07c <_vfiprintf_r+0x21c>
 8009ed0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ed4:	f04f 0901 	mov.w	r9, #1
 8009ed8:	4623      	mov	r3, r4
 8009eda:	469a      	mov	sl, r3
 8009edc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ee0:	b10a      	cbz	r2, 8009ee6 <_vfiprintf_r+0x86>
 8009ee2:	2a25      	cmp	r2, #37	@ 0x25
 8009ee4:	d1f9      	bne.n	8009eda <_vfiprintf_r+0x7a>
 8009ee6:	ebba 0b04 	subs.w	fp, sl, r4
 8009eea:	d00b      	beq.n	8009f04 <_vfiprintf_r+0xa4>
 8009eec:	465b      	mov	r3, fp
 8009eee:	4622      	mov	r2, r4
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	f7ff ffa2 	bl	8009e3c <__sfputs_r>
 8009ef8:	3001      	adds	r0, #1
 8009efa:	f000 80a7 	beq.w	800a04c <_vfiprintf_r+0x1ec>
 8009efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f00:	445a      	add	r2, fp
 8009f02:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f04:	f89a 3000 	ldrb.w	r3, [sl]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 809f 	beq.w	800a04c <_vfiprintf_r+0x1ec>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	f04f 32ff 	mov.w	r2, #4294967295
 8009f14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f18:	f10a 0a01 	add.w	sl, sl, #1
 8009f1c:	9304      	str	r3, [sp, #16]
 8009f1e:	9307      	str	r3, [sp, #28]
 8009f20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f24:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f26:	4654      	mov	r4, sl
 8009f28:	2205      	movs	r2, #5
 8009f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f2e:	4853      	ldr	r0, [pc, #332]	@ (800a07c <_vfiprintf_r+0x21c>)
 8009f30:	f7f6 f956 	bl	80001e0 <memchr>
 8009f34:	9a04      	ldr	r2, [sp, #16]
 8009f36:	b9d8      	cbnz	r0, 8009f70 <_vfiprintf_r+0x110>
 8009f38:	06d1      	lsls	r1, r2, #27
 8009f3a:	bf44      	itt	mi
 8009f3c:	2320      	movmi	r3, #32
 8009f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f42:	0713      	lsls	r3, r2, #28
 8009f44:	bf44      	itt	mi
 8009f46:	232b      	movmi	r3, #43	@ 0x2b
 8009f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f52:	d015      	beq.n	8009f80 <_vfiprintf_r+0x120>
 8009f54:	9a07      	ldr	r2, [sp, #28]
 8009f56:	4654      	mov	r4, sl
 8009f58:	2000      	movs	r0, #0
 8009f5a:	f04f 0c0a 	mov.w	ip, #10
 8009f5e:	4621      	mov	r1, r4
 8009f60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f64:	3b30      	subs	r3, #48	@ 0x30
 8009f66:	2b09      	cmp	r3, #9
 8009f68:	d94b      	bls.n	800a002 <_vfiprintf_r+0x1a2>
 8009f6a:	b1b0      	cbz	r0, 8009f9a <_vfiprintf_r+0x13a>
 8009f6c:	9207      	str	r2, [sp, #28]
 8009f6e:	e014      	b.n	8009f9a <_vfiprintf_r+0x13a>
 8009f70:	eba0 0308 	sub.w	r3, r0, r8
 8009f74:	fa09 f303 	lsl.w	r3, r9, r3
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	9304      	str	r3, [sp, #16]
 8009f7c:	46a2      	mov	sl, r4
 8009f7e:	e7d2      	b.n	8009f26 <_vfiprintf_r+0xc6>
 8009f80:	9b03      	ldr	r3, [sp, #12]
 8009f82:	1d19      	adds	r1, r3, #4
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	9103      	str	r1, [sp, #12]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	bfbb      	ittet	lt
 8009f8c:	425b      	neglt	r3, r3
 8009f8e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f92:	9307      	strge	r3, [sp, #28]
 8009f94:	9307      	strlt	r3, [sp, #28]
 8009f96:	bfb8      	it	lt
 8009f98:	9204      	strlt	r2, [sp, #16]
 8009f9a:	7823      	ldrb	r3, [r4, #0]
 8009f9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f9e:	d10a      	bne.n	8009fb6 <_vfiprintf_r+0x156>
 8009fa0:	7863      	ldrb	r3, [r4, #1]
 8009fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fa4:	d132      	bne.n	800a00c <_vfiprintf_r+0x1ac>
 8009fa6:	9b03      	ldr	r3, [sp, #12]
 8009fa8:	1d1a      	adds	r2, r3, #4
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	9203      	str	r2, [sp, #12]
 8009fae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fb2:	3402      	adds	r4, #2
 8009fb4:	9305      	str	r3, [sp, #20]
 8009fb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a08c <_vfiprintf_r+0x22c>
 8009fba:	7821      	ldrb	r1, [r4, #0]
 8009fbc:	2203      	movs	r2, #3
 8009fbe:	4650      	mov	r0, sl
 8009fc0:	f7f6 f90e 	bl	80001e0 <memchr>
 8009fc4:	b138      	cbz	r0, 8009fd6 <_vfiprintf_r+0x176>
 8009fc6:	9b04      	ldr	r3, [sp, #16]
 8009fc8:	eba0 000a 	sub.w	r0, r0, sl
 8009fcc:	2240      	movs	r2, #64	@ 0x40
 8009fce:	4082      	lsls	r2, r0
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	3401      	adds	r4, #1
 8009fd4:	9304      	str	r3, [sp, #16]
 8009fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fda:	4829      	ldr	r0, [pc, #164]	@ (800a080 <_vfiprintf_r+0x220>)
 8009fdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fe0:	2206      	movs	r2, #6
 8009fe2:	f7f6 f8fd 	bl	80001e0 <memchr>
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	d03f      	beq.n	800a06a <_vfiprintf_r+0x20a>
 8009fea:	4b26      	ldr	r3, [pc, #152]	@ (800a084 <_vfiprintf_r+0x224>)
 8009fec:	bb1b      	cbnz	r3, 800a036 <_vfiprintf_r+0x1d6>
 8009fee:	9b03      	ldr	r3, [sp, #12]
 8009ff0:	3307      	adds	r3, #7
 8009ff2:	f023 0307 	bic.w	r3, r3, #7
 8009ff6:	3308      	adds	r3, #8
 8009ff8:	9303      	str	r3, [sp, #12]
 8009ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ffc:	443b      	add	r3, r7
 8009ffe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a000:	e76a      	b.n	8009ed8 <_vfiprintf_r+0x78>
 800a002:	fb0c 3202 	mla	r2, ip, r2, r3
 800a006:	460c      	mov	r4, r1
 800a008:	2001      	movs	r0, #1
 800a00a:	e7a8      	b.n	8009f5e <_vfiprintf_r+0xfe>
 800a00c:	2300      	movs	r3, #0
 800a00e:	3401      	adds	r4, #1
 800a010:	9305      	str	r3, [sp, #20]
 800a012:	4619      	mov	r1, r3
 800a014:	f04f 0c0a 	mov.w	ip, #10
 800a018:	4620      	mov	r0, r4
 800a01a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a01e:	3a30      	subs	r2, #48	@ 0x30
 800a020:	2a09      	cmp	r2, #9
 800a022:	d903      	bls.n	800a02c <_vfiprintf_r+0x1cc>
 800a024:	2b00      	cmp	r3, #0
 800a026:	d0c6      	beq.n	8009fb6 <_vfiprintf_r+0x156>
 800a028:	9105      	str	r1, [sp, #20]
 800a02a:	e7c4      	b.n	8009fb6 <_vfiprintf_r+0x156>
 800a02c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a030:	4604      	mov	r4, r0
 800a032:	2301      	movs	r3, #1
 800a034:	e7f0      	b.n	800a018 <_vfiprintf_r+0x1b8>
 800a036:	ab03      	add	r3, sp, #12
 800a038:	9300      	str	r3, [sp, #0]
 800a03a:	462a      	mov	r2, r5
 800a03c:	4b12      	ldr	r3, [pc, #72]	@ (800a088 <_vfiprintf_r+0x228>)
 800a03e:	a904      	add	r1, sp, #16
 800a040:	4630      	mov	r0, r6
 800a042:	f7fd fbdb 	bl	80077fc <_printf_float>
 800a046:	4607      	mov	r7, r0
 800a048:	1c78      	adds	r0, r7, #1
 800a04a:	d1d6      	bne.n	8009ffa <_vfiprintf_r+0x19a>
 800a04c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a04e:	07d9      	lsls	r1, r3, #31
 800a050:	d405      	bmi.n	800a05e <_vfiprintf_r+0x1fe>
 800a052:	89ab      	ldrh	r3, [r5, #12]
 800a054:	059a      	lsls	r2, r3, #22
 800a056:	d402      	bmi.n	800a05e <_vfiprintf_r+0x1fe>
 800a058:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a05a:	f7fe f92b 	bl	80082b4 <__retarget_lock_release_recursive>
 800a05e:	89ab      	ldrh	r3, [r5, #12]
 800a060:	065b      	lsls	r3, r3, #25
 800a062:	f53f af1f 	bmi.w	8009ea4 <_vfiprintf_r+0x44>
 800a066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a068:	e71e      	b.n	8009ea8 <_vfiprintf_r+0x48>
 800a06a:	ab03      	add	r3, sp, #12
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	462a      	mov	r2, r5
 800a070:	4b05      	ldr	r3, [pc, #20]	@ (800a088 <_vfiprintf_r+0x228>)
 800a072:	a904      	add	r1, sp, #16
 800a074:	4630      	mov	r0, r6
 800a076:	f7fd fe59 	bl	8007d2c <_printf_i>
 800a07a:	e7e4      	b.n	800a046 <_vfiprintf_r+0x1e6>
 800a07c:	0800ae60 	.word	0x0800ae60
 800a080:	0800ae6a 	.word	0x0800ae6a
 800a084:	080077fd 	.word	0x080077fd
 800a088:	08009e3d 	.word	0x08009e3d
 800a08c:	0800ae66 	.word	0x0800ae66

0800a090 <__swbuf_r>:
 800a090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a092:	460e      	mov	r6, r1
 800a094:	4614      	mov	r4, r2
 800a096:	4605      	mov	r5, r0
 800a098:	b118      	cbz	r0, 800a0a2 <__swbuf_r+0x12>
 800a09a:	6a03      	ldr	r3, [r0, #32]
 800a09c:	b90b      	cbnz	r3, 800a0a2 <__swbuf_r+0x12>
 800a09e:	f7fd fff1 	bl	8008084 <__sinit>
 800a0a2:	69a3      	ldr	r3, [r4, #24]
 800a0a4:	60a3      	str	r3, [r4, #8]
 800a0a6:	89a3      	ldrh	r3, [r4, #12]
 800a0a8:	071a      	lsls	r2, r3, #28
 800a0aa:	d501      	bpl.n	800a0b0 <__swbuf_r+0x20>
 800a0ac:	6923      	ldr	r3, [r4, #16]
 800a0ae:	b943      	cbnz	r3, 800a0c2 <__swbuf_r+0x32>
 800a0b0:	4621      	mov	r1, r4
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f000 f82a 	bl	800a10c <__swsetup_r>
 800a0b8:	b118      	cbz	r0, 800a0c2 <__swbuf_r+0x32>
 800a0ba:	f04f 37ff 	mov.w	r7, #4294967295
 800a0be:	4638      	mov	r0, r7
 800a0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	6922      	ldr	r2, [r4, #16]
 800a0c6:	1a98      	subs	r0, r3, r2
 800a0c8:	6963      	ldr	r3, [r4, #20]
 800a0ca:	b2f6      	uxtb	r6, r6
 800a0cc:	4283      	cmp	r3, r0
 800a0ce:	4637      	mov	r7, r6
 800a0d0:	dc05      	bgt.n	800a0de <__swbuf_r+0x4e>
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	f7ff fd99 	bl	8009c0c <_fflush_r>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d1ed      	bne.n	800a0ba <__swbuf_r+0x2a>
 800a0de:	68a3      	ldr	r3, [r4, #8]
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	60a3      	str	r3, [r4, #8]
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	1c5a      	adds	r2, r3, #1
 800a0e8:	6022      	str	r2, [r4, #0]
 800a0ea:	701e      	strb	r6, [r3, #0]
 800a0ec:	6962      	ldr	r2, [r4, #20]
 800a0ee:	1c43      	adds	r3, r0, #1
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d004      	beq.n	800a0fe <__swbuf_r+0x6e>
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	07db      	lsls	r3, r3, #31
 800a0f8:	d5e1      	bpl.n	800a0be <__swbuf_r+0x2e>
 800a0fa:	2e0a      	cmp	r6, #10
 800a0fc:	d1df      	bne.n	800a0be <__swbuf_r+0x2e>
 800a0fe:	4621      	mov	r1, r4
 800a100:	4628      	mov	r0, r5
 800a102:	f7ff fd83 	bl	8009c0c <_fflush_r>
 800a106:	2800      	cmp	r0, #0
 800a108:	d0d9      	beq.n	800a0be <__swbuf_r+0x2e>
 800a10a:	e7d6      	b.n	800a0ba <__swbuf_r+0x2a>

0800a10c <__swsetup_r>:
 800a10c:	b538      	push	{r3, r4, r5, lr}
 800a10e:	4b29      	ldr	r3, [pc, #164]	@ (800a1b4 <__swsetup_r+0xa8>)
 800a110:	4605      	mov	r5, r0
 800a112:	6818      	ldr	r0, [r3, #0]
 800a114:	460c      	mov	r4, r1
 800a116:	b118      	cbz	r0, 800a120 <__swsetup_r+0x14>
 800a118:	6a03      	ldr	r3, [r0, #32]
 800a11a:	b90b      	cbnz	r3, 800a120 <__swsetup_r+0x14>
 800a11c:	f7fd ffb2 	bl	8008084 <__sinit>
 800a120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a124:	0719      	lsls	r1, r3, #28
 800a126:	d422      	bmi.n	800a16e <__swsetup_r+0x62>
 800a128:	06da      	lsls	r2, r3, #27
 800a12a:	d407      	bmi.n	800a13c <__swsetup_r+0x30>
 800a12c:	2209      	movs	r2, #9
 800a12e:	602a      	str	r2, [r5, #0]
 800a130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a134:	81a3      	strh	r3, [r4, #12]
 800a136:	f04f 30ff 	mov.w	r0, #4294967295
 800a13a:	e033      	b.n	800a1a4 <__swsetup_r+0x98>
 800a13c:	0758      	lsls	r0, r3, #29
 800a13e:	d512      	bpl.n	800a166 <__swsetup_r+0x5a>
 800a140:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a142:	b141      	cbz	r1, 800a156 <__swsetup_r+0x4a>
 800a144:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a148:	4299      	cmp	r1, r3
 800a14a:	d002      	beq.n	800a152 <__swsetup_r+0x46>
 800a14c:	4628      	mov	r0, r5
 800a14e:	f7fe feff 	bl	8008f50 <_free_r>
 800a152:	2300      	movs	r3, #0
 800a154:	6363      	str	r3, [r4, #52]	@ 0x34
 800a156:	89a3      	ldrh	r3, [r4, #12]
 800a158:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a15c:	81a3      	strh	r3, [r4, #12]
 800a15e:	2300      	movs	r3, #0
 800a160:	6063      	str	r3, [r4, #4]
 800a162:	6923      	ldr	r3, [r4, #16]
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	89a3      	ldrh	r3, [r4, #12]
 800a168:	f043 0308 	orr.w	r3, r3, #8
 800a16c:	81a3      	strh	r3, [r4, #12]
 800a16e:	6923      	ldr	r3, [r4, #16]
 800a170:	b94b      	cbnz	r3, 800a186 <__swsetup_r+0x7a>
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a17c:	d003      	beq.n	800a186 <__swsetup_r+0x7a>
 800a17e:	4621      	mov	r1, r4
 800a180:	4628      	mov	r0, r5
 800a182:	f000 f883 	bl	800a28c <__smakebuf_r>
 800a186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a18a:	f013 0201 	ands.w	r2, r3, #1
 800a18e:	d00a      	beq.n	800a1a6 <__swsetup_r+0x9a>
 800a190:	2200      	movs	r2, #0
 800a192:	60a2      	str	r2, [r4, #8]
 800a194:	6962      	ldr	r2, [r4, #20]
 800a196:	4252      	negs	r2, r2
 800a198:	61a2      	str	r2, [r4, #24]
 800a19a:	6922      	ldr	r2, [r4, #16]
 800a19c:	b942      	cbnz	r2, 800a1b0 <__swsetup_r+0xa4>
 800a19e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a1a2:	d1c5      	bne.n	800a130 <__swsetup_r+0x24>
 800a1a4:	bd38      	pop	{r3, r4, r5, pc}
 800a1a6:	0799      	lsls	r1, r3, #30
 800a1a8:	bf58      	it	pl
 800a1aa:	6962      	ldrpl	r2, [r4, #20]
 800a1ac:	60a2      	str	r2, [r4, #8]
 800a1ae:	e7f4      	b.n	800a19a <__swsetup_r+0x8e>
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	e7f7      	b.n	800a1a4 <__swsetup_r+0x98>
 800a1b4:	2000001c 	.word	0x2000001c

0800a1b8 <_raise_r>:
 800a1b8:	291f      	cmp	r1, #31
 800a1ba:	b538      	push	{r3, r4, r5, lr}
 800a1bc:	4605      	mov	r5, r0
 800a1be:	460c      	mov	r4, r1
 800a1c0:	d904      	bls.n	800a1cc <_raise_r+0x14>
 800a1c2:	2316      	movs	r3, #22
 800a1c4:	6003      	str	r3, [r0, #0]
 800a1c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ca:	bd38      	pop	{r3, r4, r5, pc}
 800a1cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a1ce:	b112      	cbz	r2, 800a1d6 <_raise_r+0x1e>
 800a1d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1d4:	b94b      	cbnz	r3, 800a1ea <_raise_r+0x32>
 800a1d6:	4628      	mov	r0, r5
 800a1d8:	f000 f830 	bl	800a23c <_getpid_r>
 800a1dc:	4622      	mov	r2, r4
 800a1de:	4601      	mov	r1, r0
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1e6:	f000 b817 	b.w	800a218 <_kill_r>
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d00a      	beq.n	800a204 <_raise_r+0x4c>
 800a1ee:	1c59      	adds	r1, r3, #1
 800a1f0:	d103      	bne.n	800a1fa <_raise_r+0x42>
 800a1f2:	2316      	movs	r3, #22
 800a1f4:	6003      	str	r3, [r0, #0]
 800a1f6:	2001      	movs	r0, #1
 800a1f8:	e7e7      	b.n	800a1ca <_raise_r+0x12>
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a200:	4620      	mov	r0, r4
 800a202:	4798      	blx	r3
 800a204:	2000      	movs	r0, #0
 800a206:	e7e0      	b.n	800a1ca <_raise_r+0x12>

0800a208 <raise>:
 800a208:	4b02      	ldr	r3, [pc, #8]	@ (800a214 <raise+0xc>)
 800a20a:	4601      	mov	r1, r0
 800a20c:	6818      	ldr	r0, [r3, #0]
 800a20e:	f7ff bfd3 	b.w	800a1b8 <_raise_r>
 800a212:	bf00      	nop
 800a214:	2000001c 	.word	0x2000001c

0800a218 <_kill_r>:
 800a218:	b538      	push	{r3, r4, r5, lr}
 800a21a:	4d07      	ldr	r5, [pc, #28]	@ (800a238 <_kill_r+0x20>)
 800a21c:	2300      	movs	r3, #0
 800a21e:	4604      	mov	r4, r0
 800a220:	4608      	mov	r0, r1
 800a222:	4611      	mov	r1, r2
 800a224:	602b      	str	r3, [r5, #0]
 800a226:	f7f8 fe57 	bl	8002ed8 <_kill>
 800a22a:	1c43      	adds	r3, r0, #1
 800a22c:	d102      	bne.n	800a234 <_kill_r+0x1c>
 800a22e:	682b      	ldr	r3, [r5, #0]
 800a230:	b103      	cbz	r3, 800a234 <_kill_r+0x1c>
 800a232:	6023      	str	r3, [r4, #0]
 800a234:	bd38      	pop	{r3, r4, r5, pc}
 800a236:	bf00      	nop
 800a238:	200006e4 	.word	0x200006e4

0800a23c <_getpid_r>:
 800a23c:	f7f8 be44 	b.w	8002ec8 <_getpid>

0800a240 <__swhatbuf_r>:
 800a240:	b570      	push	{r4, r5, r6, lr}
 800a242:	460c      	mov	r4, r1
 800a244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a248:	2900      	cmp	r1, #0
 800a24a:	b096      	sub	sp, #88	@ 0x58
 800a24c:	4615      	mov	r5, r2
 800a24e:	461e      	mov	r6, r3
 800a250:	da0d      	bge.n	800a26e <__swhatbuf_r+0x2e>
 800a252:	89a3      	ldrh	r3, [r4, #12]
 800a254:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a258:	f04f 0100 	mov.w	r1, #0
 800a25c:	bf14      	ite	ne
 800a25e:	2340      	movne	r3, #64	@ 0x40
 800a260:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a264:	2000      	movs	r0, #0
 800a266:	6031      	str	r1, [r6, #0]
 800a268:	602b      	str	r3, [r5, #0]
 800a26a:	b016      	add	sp, #88	@ 0x58
 800a26c:	bd70      	pop	{r4, r5, r6, pc}
 800a26e:	466a      	mov	r2, sp
 800a270:	f000 f848 	bl	800a304 <_fstat_r>
 800a274:	2800      	cmp	r0, #0
 800a276:	dbec      	blt.n	800a252 <__swhatbuf_r+0x12>
 800a278:	9901      	ldr	r1, [sp, #4]
 800a27a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a27e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a282:	4259      	negs	r1, r3
 800a284:	4159      	adcs	r1, r3
 800a286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a28a:	e7eb      	b.n	800a264 <__swhatbuf_r+0x24>

0800a28c <__smakebuf_r>:
 800a28c:	898b      	ldrh	r3, [r1, #12]
 800a28e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a290:	079d      	lsls	r5, r3, #30
 800a292:	4606      	mov	r6, r0
 800a294:	460c      	mov	r4, r1
 800a296:	d507      	bpl.n	800a2a8 <__smakebuf_r+0x1c>
 800a298:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a29c:	6023      	str	r3, [r4, #0]
 800a29e:	6123      	str	r3, [r4, #16]
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	6163      	str	r3, [r4, #20]
 800a2a4:	b003      	add	sp, #12
 800a2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2a8:	ab01      	add	r3, sp, #4
 800a2aa:	466a      	mov	r2, sp
 800a2ac:	f7ff ffc8 	bl	800a240 <__swhatbuf_r>
 800a2b0:	9f00      	ldr	r7, [sp, #0]
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	4639      	mov	r1, r7
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f7fe febe 	bl	8009038 <_malloc_r>
 800a2bc:	b948      	cbnz	r0, 800a2d2 <__smakebuf_r+0x46>
 800a2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c2:	059a      	lsls	r2, r3, #22
 800a2c4:	d4ee      	bmi.n	800a2a4 <__smakebuf_r+0x18>
 800a2c6:	f023 0303 	bic.w	r3, r3, #3
 800a2ca:	f043 0302 	orr.w	r3, r3, #2
 800a2ce:	81a3      	strh	r3, [r4, #12]
 800a2d0:	e7e2      	b.n	800a298 <__smakebuf_r+0xc>
 800a2d2:	89a3      	ldrh	r3, [r4, #12]
 800a2d4:	6020      	str	r0, [r4, #0]
 800a2d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2da:	81a3      	strh	r3, [r4, #12]
 800a2dc:	9b01      	ldr	r3, [sp, #4]
 800a2de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a2e2:	b15b      	cbz	r3, 800a2fc <__smakebuf_r+0x70>
 800a2e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2e8:	4630      	mov	r0, r6
 800a2ea:	f000 f81d 	bl	800a328 <_isatty_r>
 800a2ee:	b128      	cbz	r0, 800a2fc <__smakebuf_r+0x70>
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	f023 0303 	bic.w	r3, r3, #3
 800a2f6:	f043 0301 	orr.w	r3, r3, #1
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	89a3      	ldrh	r3, [r4, #12]
 800a2fe:	431d      	orrs	r5, r3
 800a300:	81a5      	strh	r5, [r4, #12]
 800a302:	e7cf      	b.n	800a2a4 <__smakebuf_r+0x18>

0800a304 <_fstat_r>:
 800a304:	b538      	push	{r3, r4, r5, lr}
 800a306:	4d07      	ldr	r5, [pc, #28]	@ (800a324 <_fstat_r+0x20>)
 800a308:	2300      	movs	r3, #0
 800a30a:	4604      	mov	r4, r0
 800a30c:	4608      	mov	r0, r1
 800a30e:	4611      	mov	r1, r2
 800a310:	602b      	str	r3, [r5, #0]
 800a312:	f7f8 fe41 	bl	8002f98 <_fstat>
 800a316:	1c43      	adds	r3, r0, #1
 800a318:	d102      	bne.n	800a320 <_fstat_r+0x1c>
 800a31a:	682b      	ldr	r3, [r5, #0]
 800a31c:	b103      	cbz	r3, 800a320 <_fstat_r+0x1c>
 800a31e:	6023      	str	r3, [r4, #0]
 800a320:	bd38      	pop	{r3, r4, r5, pc}
 800a322:	bf00      	nop
 800a324:	200006e4 	.word	0x200006e4

0800a328 <_isatty_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4d06      	ldr	r5, [pc, #24]	@ (800a344 <_isatty_r+0x1c>)
 800a32c:	2300      	movs	r3, #0
 800a32e:	4604      	mov	r4, r0
 800a330:	4608      	mov	r0, r1
 800a332:	602b      	str	r3, [r5, #0]
 800a334:	f7f8 fe40 	bl	8002fb8 <_isatty>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_isatty_r+0x1a>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_isatty_r+0x1a>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	200006e4 	.word	0x200006e4

0800a348 <trunc>:
 800a348:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800a34c:	ec5c bb10 	vmov	fp, ip, d0
 800a350:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800a354:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800a358:	2913      	cmp	r1, #19
 800a35a:	4664      	mov	r4, ip
 800a35c:	dc14      	bgt.n	800a388 <trunc+0x40>
 800a35e:	2900      	cmp	r1, #0
 800a360:	bfa4      	itt	ge
 800a362:	4b15      	ldrge	r3, [pc, #84]	@ (800a3b8 <trunc+0x70>)
 800a364:	fa43 f101 	asrge.w	r1, r3, r1
 800a368:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800a36c:	bfad      	iteet	ge
 800a36e:	4021      	andge	r1, r4
 800a370:	2200      	movlt	r2, #0
 800a372:	4603      	movlt	r3, r0
 800a374:	2200      	movge	r2, #0
 800a376:	bfa8      	it	ge
 800a378:	ea41 0300 	orrge.w	r3, r1, r0
 800a37c:	4693      	mov	fp, r2
 800a37e:	469c      	mov	ip, r3
 800a380:	ec4c bb10 	vmov	d0, fp, ip
 800a384:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800a388:	2933      	cmp	r1, #51	@ 0x33
 800a38a:	dd0b      	ble.n	800a3a4 <trunc+0x5c>
 800a38c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a390:	d1f6      	bne.n	800a380 <trunc+0x38>
 800a392:	465a      	mov	r2, fp
 800a394:	4663      	mov	r3, ip
 800a396:	4658      	mov	r0, fp
 800a398:	4621      	mov	r1, r4
 800a39a:	f7f5 ff7f 	bl	800029c <__adddf3>
 800a39e:	4683      	mov	fp, r0
 800a3a0:	468c      	mov	ip, r1
 800a3a2:	e7ed      	b.n	800a380 <trunc+0x38>
 800a3a4:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 800a3a8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3ac:	40c3      	lsrs	r3, r0
 800a3ae:	ea2b 0603 	bic.w	r6, fp, r3
 800a3b2:	46b3      	mov	fp, r6
 800a3b4:	46a4      	mov	ip, r4
 800a3b6:	e7e3      	b.n	800a380 <trunc+0x38>
 800a3b8:	fff00000 	.word	0xfff00000

0800a3bc <_init>:
 800a3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3be:	bf00      	nop
 800a3c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3c2:	bc08      	pop	{r3}
 800a3c4:	469e      	mov	lr, r3
 800a3c6:	4770      	bx	lr

0800a3c8 <_fini>:
 800a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ca:	bf00      	nop
 800a3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ce:	bc08      	pop	{r3}
 800a3d0:	469e      	mov	lr, r3
 800a3d2:	4770      	bx	lr
