{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542941252506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542941252516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:47:32 2018 " "Processing started: Thu Nov 22 23:47:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542941252516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941252516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TpFinal -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941252516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542941253559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542941253559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudopll.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudopll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PseudoPll " "Found entity 1: PseudoPll" {  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagedrawer.v 1 1 " "Found 1 design units, including 1 entities, in source file imagedrawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageDrawer " "Found entity 1: ImageDrawer" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542941269247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PseudoPll inst1 " "Block or symbol \"PseudoPll\" of instance \"inst1\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -240 -72 80 -160 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1542941269257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -24 272 440 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_controller.v(50) " "Verilog HDL assignment warning at VGA_controller.v(50): truncated value with size 32 to match size of target (16)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_controller.v(56) " "Verilog HDL assignment warning at VGA_controller.v(56): truncated value with size 32 to match size of target (16)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(64) " "Verilog HDL assignment warning at VGA_controller.v(64): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(67) " "Verilog HDL assignment warning at VGA_controller.v(67): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(71) " "Verilog HDL assignment warning at VGA_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(74) " "Verilog HDL assignment warning at VGA_controller.v(74): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269337 "|main|VGA_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -48 -16 240 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269427 ""}  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941269427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageDrawer ImageDrawer:inst5 " "Elaborating entity \"ImageDrawer\" for hierarchy \"ImageDrawer:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -72 688 864 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(542) " "Verilog HDL assignment warning at ImageDrawer.v(542): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(543) " "Verilog HDL assignment warning at ImageDrawer.v(543): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(544) " "Verilog HDL assignment warning at ImageDrawer.v(544): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ImageDrawer.v(547) " "Verilog HDL Always Construct warning at ImageDrawer.v(547): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 547 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(555) " "Verilog HDL assignment warning at ImageDrawer.v(555): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours ImageDrawer.v(557) " "Verilog HDL Always Construct warning at ImageDrawer.v(557): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 557 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(562) " "Verilog HDL assignment warning at ImageDrawer.v(562): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(564) " "Verilog HDL assignment warning at ImageDrawer.v(564): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(569) " "Verilog HDL assignment warning at ImageDrawer.v(569): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes_H ImageDrawer.v(571) " "Verilog HDL Always Construct warning at ImageDrawer.v(571): variable \"minutes_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 571 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(576) " "Verilog HDL assignment warning at ImageDrawer.v(576): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes_L ImageDrawer.v(578) " "Verilog HDL Always Construct warning at ImageDrawer.v(578): variable \"minutes_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 578 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(583) " "Verilog HDL assignment warning at ImageDrawer.v(583): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(585) " "Verilog HDL assignment warning at ImageDrawer.v(585): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(590) " "Verilog HDL assignment warning at ImageDrawer.v(590): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds_H ImageDrawer.v(592) " "Verilog HDL Always Construct warning at ImageDrawer.v(592): variable \"seconds_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 592 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(597) " "Verilog HDL assignment warning at ImageDrawer.v(597): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds_L ImageDrawer.v(599) " "Verilog HDL Always Construct warning at ImageDrawer.v(599): variable \"seconds_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(604) " "Verilog HDL assignment warning at ImageDrawer.v(604): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(606) " "Verilog HDL assignment warning at ImageDrawer.v(606): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(611) " "Verilog HDL assignment warning at ImageDrawer.v(611): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_H ImageDrawer.v(613) " "Verilog HDL Always Construct warning at ImageDrawer.v(613): variable \"milliseconds_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(618) " "Verilog HDL assignment warning at ImageDrawer.v(618): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_M ImageDrawer.v(620) " "Verilog HDL Always Construct warning at ImageDrawer.v(620): variable \"milliseconds_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(625) " "Verilog HDL assignment warning at ImageDrawer.v(625): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_L ImageDrawer.v(627) " "Verilog HDL Always Construct warning at ImageDrawer.v(627): variable \"milliseconds_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 627 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state ImageDrawer.v(631) " "Verilog HDL Always Construct warning at ImageDrawer.v(631): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state ImageDrawer.v(636) " "Verilog HDL Always Construct warning at ImageDrawer.v(636): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 636 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(65) " "Verilog HDL assignment warning at ImageDrawer.v(65): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(66) " "Verilog HDL assignment warning at ImageDrawer.v(66): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(67) " "Verilog HDL assignment warning at ImageDrawer.v(67): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(71) " "Verilog HDL assignment warning at ImageDrawer.v(71): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(72) " "Verilog HDL assignment warning at ImageDrawer.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(73) " "Verilog HDL assignment warning at ImageDrawer.v(73): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(77) " "Verilog HDL assignment warning at ImageDrawer.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(78) " "Verilog HDL assignment warning at ImageDrawer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(79) " "Verilog HDL assignment warning at ImageDrawer.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(83) " "Verilog HDL assignment warning at ImageDrawer.v(83): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(84) " "Verilog HDL assignment warning at ImageDrawer.v(84): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(85) " "Verilog HDL assignment warning at ImageDrawer.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(89) " "Verilog HDL assignment warning at ImageDrawer.v(89): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(90) " "Verilog HDL assignment warning at ImageDrawer.v(90): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(91) " "Verilog HDL assignment warning at ImageDrawer.v(91): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(96) " "Verilog HDL assignment warning at ImageDrawer.v(96): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(99) " "Verilog HDL assignment warning at ImageDrawer.v(99): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(100) " "Verilog HDL assignment warning at ImageDrawer.v(100): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(101) " "Verilog HDL assignment warning at ImageDrawer.v(101): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(112) " "Verilog HDL assignment warning at ImageDrawer.v(112): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(113) " "Verilog HDL assignment warning at ImageDrawer.v(113): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(114) " "Verilog HDL assignment warning at ImageDrawer.v(114): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(118) " "Verilog HDL assignment warning at ImageDrawer.v(118): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(119) " "Verilog HDL assignment warning at ImageDrawer.v(119): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(120) " "Verilog HDL assignment warning at ImageDrawer.v(120): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(125) " "Verilog HDL assignment warning at ImageDrawer.v(125): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(128) " "Verilog HDL assignment warning at ImageDrawer.v(128): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(129) " "Verilog HDL assignment warning at ImageDrawer.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(130) " "Verilog HDL assignment warning at ImageDrawer.v(130): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(140) " "Verilog HDL assignment warning at ImageDrawer.v(140): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(141) " "Verilog HDL assignment warning at ImageDrawer.v(141): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(142) " "Verilog HDL assignment warning at ImageDrawer.v(142): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(146) " "Verilog HDL assignment warning at ImageDrawer.v(146): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(147) " "Verilog HDL assignment warning at ImageDrawer.v(147): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(148) " "Verilog HDL assignment warning at ImageDrawer.v(148): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(152) " "Verilog HDL assignment warning at ImageDrawer.v(152): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(153) " "Verilog HDL assignment warning at ImageDrawer.v(153): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(154) " "Verilog HDL assignment warning at ImageDrawer.v(154): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(158) " "Verilog HDL assignment warning at ImageDrawer.v(158): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(159) " "Verilog HDL assignment warning at ImageDrawer.v(159): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(160) " "Verilog HDL assignment warning at ImageDrawer.v(160): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(164) " "Verilog HDL assignment warning at ImageDrawer.v(164): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(165) " "Verilog HDL assignment warning at ImageDrawer.v(165): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(166) " "Verilog HDL assignment warning at ImageDrawer.v(166): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(170) " "Verilog HDL assignment warning at ImageDrawer.v(170): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(171) " "Verilog HDL assignment warning at ImageDrawer.v(171): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(172) " "Verilog HDL assignment warning at ImageDrawer.v(172): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(177) " "Verilog HDL assignment warning at ImageDrawer.v(177): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(180) " "Verilog HDL assignment warning at ImageDrawer.v(180): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(181) " "Verilog HDL assignment warning at ImageDrawer.v(181): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(182) " "Verilog HDL assignment warning at ImageDrawer.v(182): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(192) " "Verilog HDL assignment warning at ImageDrawer.v(192): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(193) " "Verilog HDL assignment warning at ImageDrawer.v(193): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(194) " "Verilog HDL assignment warning at ImageDrawer.v(194): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(198) " "Verilog HDL assignment warning at ImageDrawer.v(198): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(199) " "Verilog HDL assignment warning at ImageDrawer.v(199): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(200) " "Verilog HDL assignment warning at ImageDrawer.v(200): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(204) " "Verilog HDL assignment warning at ImageDrawer.v(204): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(205) " "Verilog HDL assignment warning at ImageDrawer.v(205): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(206) " "Verilog HDL assignment warning at ImageDrawer.v(206): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(210) " "Verilog HDL assignment warning at ImageDrawer.v(210): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(211) " "Verilog HDL assignment warning at ImageDrawer.v(211): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(212) " "Verilog HDL assignment warning at ImageDrawer.v(212): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(216) " "Verilog HDL assignment warning at ImageDrawer.v(216): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(217) " "Verilog HDL assignment warning at ImageDrawer.v(217): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(218) " "Verilog HDL assignment warning at ImageDrawer.v(218): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(223) " "Verilog HDL assignment warning at ImageDrawer.v(223): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(226) " "Verilog HDL assignment warning at ImageDrawer.v(226): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(227) " "Verilog HDL assignment warning at ImageDrawer.v(227): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269517 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(228) " "Verilog HDL assignment warning at ImageDrawer.v(228): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(238) " "Verilog HDL assignment warning at ImageDrawer.v(238): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(239) " "Verilog HDL assignment warning at ImageDrawer.v(239): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(240) " "Verilog HDL assignment warning at ImageDrawer.v(240): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(244) " "Verilog HDL assignment warning at ImageDrawer.v(244): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(245) " "Verilog HDL assignment warning at ImageDrawer.v(245): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(246) " "Verilog HDL assignment warning at ImageDrawer.v(246): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(250) " "Verilog HDL assignment warning at ImageDrawer.v(250): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(251) " "Verilog HDL assignment warning at ImageDrawer.v(251): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(252) " "Verilog HDL assignment warning at ImageDrawer.v(252): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(256) " "Verilog HDL assignment warning at ImageDrawer.v(256): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(257) " "Verilog HDL assignment warning at ImageDrawer.v(257): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(258) " "Verilog HDL assignment warning at ImageDrawer.v(258): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(263) " "Verilog HDL assignment warning at ImageDrawer.v(263): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(266) " "Verilog HDL assignment warning at ImageDrawer.v(266): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(267) " "Verilog HDL assignment warning at ImageDrawer.v(267): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(268) " "Verilog HDL assignment warning at ImageDrawer.v(268): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(278) " "Verilog HDL assignment warning at ImageDrawer.v(278): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(279) " "Verilog HDL assignment warning at ImageDrawer.v(279): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(280) " "Verilog HDL assignment warning at ImageDrawer.v(280): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(284) " "Verilog HDL assignment warning at ImageDrawer.v(284): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(285) " "Verilog HDL assignment warning at ImageDrawer.v(285): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(286) " "Verilog HDL assignment warning at ImageDrawer.v(286): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(290) " "Verilog HDL assignment warning at ImageDrawer.v(290): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(291) " "Verilog HDL assignment warning at ImageDrawer.v(291): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(292) " "Verilog HDL assignment warning at ImageDrawer.v(292): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(296) " "Verilog HDL assignment warning at ImageDrawer.v(296): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(297) " "Verilog HDL assignment warning at ImageDrawer.v(297): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(298) " "Verilog HDL assignment warning at ImageDrawer.v(298): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(302) " "Verilog HDL assignment warning at ImageDrawer.v(302): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(303) " "Verilog HDL assignment warning at ImageDrawer.v(303): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(304) " "Verilog HDL assignment warning at ImageDrawer.v(304): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(308) " "Verilog HDL assignment warning at ImageDrawer.v(308): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(309) " "Verilog HDL assignment warning at ImageDrawer.v(309): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(310) " "Verilog HDL assignment warning at ImageDrawer.v(310): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(315) " "Verilog HDL assignment warning at ImageDrawer.v(315): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(318) " "Verilog HDL assignment warning at ImageDrawer.v(318): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(319) " "Verilog HDL assignment warning at ImageDrawer.v(319): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(320) " "Verilog HDL assignment warning at ImageDrawer.v(320): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(329) " "Verilog HDL assignment warning at ImageDrawer.v(329): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(330) " "Verilog HDL assignment warning at ImageDrawer.v(330): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(331) " "Verilog HDL assignment warning at ImageDrawer.v(331): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(335) " "Verilog HDL assignment warning at ImageDrawer.v(335): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(336) " "Verilog HDL assignment warning at ImageDrawer.v(336): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(337) " "Verilog HDL assignment warning at ImageDrawer.v(337): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(341) " "Verilog HDL assignment warning at ImageDrawer.v(341): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(342) " "Verilog HDL assignment warning at ImageDrawer.v(342): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(343) " "Verilog HDL assignment warning at ImageDrawer.v(343): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(347) " "Verilog HDL assignment warning at ImageDrawer.v(347): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(348) " "Verilog HDL assignment warning at ImageDrawer.v(348): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(349) " "Verilog HDL assignment warning at ImageDrawer.v(349): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(353) " "Verilog HDL assignment warning at ImageDrawer.v(353): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(354) " "Verilog HDL assignment warning at ImageDrawer.v(354): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(355) " "Verilog HDL assignment warning at ImageDrawer.v(355): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(359) " "Verilog HDL assignment warning at ImageDrawer.v(359): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(360) " "Verilog HDL assignment warning at ImageDrawer.v(360): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(361) " "Verilog HDL assignment warning at ImageDrawer.v(361): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(366) " "Verilog HDL assignment warning at ImageDrawer.v(366): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(369) " "Verilog HDL assignment warning at ImageDrawer.v(369): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(370) " "Verilog HDL assignment warning at ImageDrawer.v(370): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(371) " "Verilog HDL assignment warning at ImageDrawer.v(371): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(380) " "Verilog HDL assignment warning at ImageDrawer.v(380): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(381) " "Verilog HDL assignment warning at ImageDrawer.v(381): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(382) " "Verilog HDL assignment warning at ImageDrawer.v(382): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(386) " "Verilog HDL assignment warning at ImageDrawer.v(386): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(387) " "Verilog HDL assignment warning at ImageDrawer.v(387): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(388) " "Verilog HDL assignment warning at ImageDrawer.v(388): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(392) " "Verilog HDL assignment warning at ImageDrawer.v(392): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(393) " "Verilog HDL assignment warning at ImageDrawer.v(393): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(394) " "Verilog HDL assignment warning at ImageDrawer.v(394): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(399) " "Verilog HDL assignment warning at ImageDrawer.v(399): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(402) " "Verilog HDL assignment warning at ImageDrawer.v(402): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(403) " "Verilog HDL assignment warning at ImageDrawer.v(403): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(404) " "Verilog HDL assignment warning at ImageDrawer.v(404): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(414) " "Verilog HDL assignment warning at ImageDrawer.v(414): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(415) " "Verilog HDL assignment warning at ImageDrawer.v(415): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(416) " "Verilog HDL assignment warning at ImageDrawer.v(416): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(420) " "Verilog HDL assignment warning at ImageDrawer.v(420): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(421) " "Verilog HDL assignment warning at ImageDrawer.v(421): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(422) " "Verilog HDL assignment warning at ImageDrawer.v(422): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(426) " "Verilog HDL assignment warning at ImageDrawer.v(426): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(427) " "Verilog HDL assignment warning at ImageDrawer.v(427): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(428) " "Verilog HDL assignment warning at ImageDrawer.v(428): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(432) " "Verilog HDL assignment warning at ImageDrawer.v(432): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(433) " "Verilog HDL assignment warning at ImageDrawer.v(433): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(434) " "Verilog HDL assignment warning at ImageDrawer.v(434): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(438) " "Verilog HDL assignment warning at ImageDrawer.v(438): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(439) " "Verilog HDL assignment warning at ImageDrawer.v(439): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(440) " "Verilog HDL assignment warning at ImageDrawer.v(440): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(444) " "Verilog HDL assignment warning at ImageDrawer.v(444): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(445) " "Verilog HDL assignment warning at ImageDrawer.v(445): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(446) " "Verilog HDL assignment warning at ImageDrawer.v(446): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(451) " "Verilog HDL assignment warning at ImageDrawer.v(451): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(454) " "Verilog HDL assignment warning at ImageDrawer.v(454): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(455) " "Verilog HDL assignment warning at ImageDrawer.v(455): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(456) " "Verilog HDL assignment warning at ImageDrawer.v(456): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(465) " "Verilog HDL assignment warning at ImageDrawer.v(465): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(466) " "Verilog HDL assignment warning at ImageDrawer.v(466): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(467) " "Verilog HDL assignment warning at ImageDrawer.v(467): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(471) " "Verilog HDL assignment warning at ImageDrawer.v(471): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(472) " "Verilog HDL assignment warning at ImageDrawer.v(472): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(473) " "Verilog HDL assignment warning at ImageDrawer.v(473): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(477) " "Verilog HDL assignment warning at ImageDrawer.v(477): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(478) " "Verilog HDL assignment warning at ImageDrawer.v(478): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(479) " "Verilog HDL assignment warning at ImageDrawer.v(479): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(483) " "Verilog HDL assignment warning at ImageDrawer.v(483): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(484) " "Verilog HDL assignment warning at ImageDrawer.v(484): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(485) " "Verilog HDL assignment warning at ImageDrawer.v(485): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(489) " "Verilog HDL assignment warning at ImageDrawer.v(489): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(490) " "Verilog HDL assignment warning at ImageDrawer.v(490): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(491) " "Verilog HDL assignment warning at ImageDrawer.v(491): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(496) " "Verilog HDL assignment warning at ImageDrawer.v(496): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(499) " "Verilog HDL assignment warning at ImageDrawer.v(499): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(500) " "Verilog HDL assignment warning at ImageDrawer.v(500): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(501) " "Verilog HDL assignment warning at ImageDrawer.v(501): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(510) " "Verilog HDL assignment warning at ImageDrawer.v(510): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(511) " "Verilog HDL assignment warning at ImageDrawer.v(511): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(512) " "Verilog HDL assignment warning at ImageDrawer.v(512): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(516) " "Verilog HDL assignment warning at ImageDrawer.v(516): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(517) " "Verilog HDL assignment warning at ImageDrawer.v(517): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(518) " "Verilog HDL assignment warning at ImageDrawer.v(518): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(522) " "Verilog HDL assignment warning at ImageDrawer.v(522): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(523) " "Verilog HDL assignment warning at ImageDrawer.v(523): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(524) " "Verilog HDL assignment warning at ImageDrawer.v(524): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(529) " "Verilog HDL assignment warning at ImageDrawer.v(529): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(532) " "Verilog HDL assignment warning at ImageDrawer.v(532): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(533) " "Verilog HDL assignment warning at ImageDrawer.v(533): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(534) " "Verilog HDL assignment warning at ImageDrawer.v(534): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g ImageDrawer.v(650) " "Verilog HDL Always Construct warning at ImageDrawer.v(650): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 650 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r ImageDrawer.v(651) " "Verilog HDL Always Construct warning at ImageDrawer.v(651): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 651 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b ImageDrawer.v(652) " "Verilog HDL Always Construct warning at ImageDrawer.v(652): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 652 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(661) " "Verilog HDL assignment warning at ImageDrawer.v(661): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(662) " "Verilog HDL assignment warning at ImageDrawer.v(662): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(663) " "Verilog HDL assignment warning at ImageDrawer.v(663): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(668) " "Verilog HDL assignment warning at ImageDrawer.v(668): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(669) " "Verilog HDL assignment warning at ImageDrawer.v(669): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(670) " "Verilog HDL assignment warning at ImageDrawer.v(670): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_row ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"counter_row\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_col ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"counter_col\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(676) " "Verilog HDL assignment warning at ImageDrawer.v(676): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(677) " "Verilog HDL assignment warning at ImageDrawer.v(677): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(681) " "Verilog HDL assignment warning at ImageDrawer.v(681): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(682) " "Verilog HDL assignment warning at ImageDrawer.v(682): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(686) " "Verilog HDL assignment warning at ImageDrawer.v(686): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(687) " "Verilog HDL assignment warning at ImageDrawer.v(687): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(688) " "Verilog HDL assignment warning at ImageDrawer.v(688): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b ImageDrawer.v(546) " "Inferred latch for \"b\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r ImageDrawer.v(546) " "Inferred latch for \"r\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g ImageDrawer.v(546) " "Inferred latch for \"g\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] ImageDrawer.v(546) " "Inferred latch for \"state\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] ImageDrawer.v(546) " "Inferred latch for \"state\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] ImageDrawer.v(546) " "Inferred latch for \"state\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] ImageDrawer.v(546) " "Inferred latch for \"state\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[0\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[1\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[2\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[3\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[4\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[4\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[5\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[5\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[6\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[6\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[7\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[7\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[8\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[8\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[9\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[9\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[10\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[10\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[11\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[11\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[12\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[12\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[13\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[13\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[14\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[14\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[15\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[15\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[0\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[1\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[2\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[3\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[4\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[4\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[5\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[5\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[6\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[6\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[7\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[7\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[8\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[8\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[9\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[9\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[10\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[10\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[11\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[11\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[12\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[12\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[13\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[13\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[14\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[14\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[15\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[15\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269527 "|main|ImageDrawer:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -232 296 496 -120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(50) " "Verilog HDL assignment warning at counter.v(50): truncated value with size 32 to match size of target (10)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269537 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(56) " "Verilog HDL assignment warning at counter.v(56): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269537 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(63) " "Verilog HDL assignment warning at counter.v(63): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269537 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269537 "|main|counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PseudoPll PseudoPll:inst1 " "Elaborating entity \"PseudoPll\" for hierarchy \"PseudoPll:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -240 -72 80 -160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PseudoPll.v(16) " "Verilog HDL assignment warning at PseudoPll.v(16): truncated value with size 32 to match size of target (8)" {  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542941269557 "|main|PseudoPll:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:inst2 " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -272 -352 -112 -120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:inst2\|altpll:altpll_component\"" {  } { { "PLL2.v" "altpll_component" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:inst2\|altpll:altpll_component\"" {  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL2:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941269617 ""}  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941269617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941269697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941269697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941269707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod3\"" {  } { { "ImageDrawer.v" "Mod3" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod2\"" {  } { { "ImageDrawer.v" "Mod2" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div3\"" {  } { { "ImageDrawer.v" "Div3" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div2\"" {  } { { "ImageDrawer.v" "Div2" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod1\"" {  } { { "ImageDrawer.v" "Mod1" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div1\"" {  } { { "ImageDrawer.v" "Div1" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod0\"" {  } { { "ImageDrawer.v" "Mod0" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 677 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div0\"" {  } { { "ImageDrawer.v" "Div0" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 676 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542941270275 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542941270275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod3\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941270375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod3 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270375 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941270375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod2\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941270695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod2 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270695 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941270695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div3\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941270895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div3 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941270895 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941270895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941270965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941270965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div2\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941271075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div2 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271075 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941271075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod1\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941271195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod1 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271195 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941271195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div1\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941271375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div1 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271375 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542941271375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542941271445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941271445 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ImageDrawer:inst5\|g ImageDrawer:inst5\|r " "Duplicate LATCH primitive \"ImageDrawer:inst5\|g\" merged with LATCH primitive \"ImageDrawer:inst5\|r\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271925 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ImageDrawer:inst5\|b ImageDrawer:inst5\|r " "Duplicate LATCH primitive \"ImageDrawer:inst5\|b\" merged with LATCH primitive \"ImageDrawer:inst5\|r\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 49 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542941271925 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|r " "Latch ImageDrawer:inst5\|r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|state\[3\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[3\] " "Latch ImageDrawer:inst5\|state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[2\] " "Latch ImageDrawer:inst5\|state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[15\] " "Latch ImageDrawer:inst5\|counter_col\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[7\] " "Latch ImageDrawer:inst5\|counter_col\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[6\] " "Latch ImageDrawer:inst5\|counter_col\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[9\] " "Latch ImageDrawer:inst5\|counter_col\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[10\] " "Latch ImageDrawer:inst5\|counter_col\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[11\] " "Latch ImageDrawer:inst5\|counter_col\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[12\] " "Latch ImageDrawer:inst5\|counter_col\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[13\] " "Latch ImageDrawer:inst5\|counter_col\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[14\] " "Latch ImageDrawer:inst5\|counter_col\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[8\] " "Latch ImageDrawer:inst5\|counter_col\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[5\] " "Latch ImageDrawer:inst5\|counter_col\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[4\] " "Latch ImageDrawer:inst5\|counter_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[3\] " "Latch ImageDrawer:inst5\|counter_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[2\] " "Latch ImageDrawer:inst5\|counter_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[1\] " "Latch ImageDrawer:inst5\|counter_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[0\] " "Latch ImageDrawer:inst5\|counter_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[0\] " "Latch ImageDrawer:inst5\|state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_row\[3\] " "Latch ImageDrawer:inst5\|counter_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|row\[3\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[1\] " "Latch ImageDrawer:inst5\|state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542941271925 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542941271925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542941272335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542941273545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542941273545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "762 " "Implemented 762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542941273735 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542941273735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "752 " "Implemented 752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542941273735 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542941273735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542941273735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542941273795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:47:53 2018 " "Processing ended: Thu Nov 22 23:47:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542941273795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542941273795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542941273795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542941273795 ""}
