// Seed: 3078162692
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8
    , id_12,
    input wor id_9,
    input tri1 id_10
);
  logic id_13;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  wire  id_2
    , id_6,
    input  tri   id_3,
    inout  wire  id_4
);
  wire [1 : -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_1,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2,
      id_4,
      id_3
  );
endmodule
