#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 30 17:08:34 2019
# Process ID: 31111
# Current directory: /home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.runs/synth_1
# Command line: vivado -log BCH_VHDL_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BCH_VHDL_tb.tcl
# Log file: /home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.runs/synth_1/BCH_VHDL_tb.vds
# Journal file: /home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source BCH_VHDL_tb.tcl -notrace
Command: synth_design -top BCH_VHDL_tb -part xc7a200tfbg676-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31137 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1340.316 ; gain = 17.605 ; free physical = 8235 ; free virtual = 12475
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BCH_VHDL_tb' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:51]
INFO: [Synth 8-3491] module 'sim' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:98' bound to instance 'BCH_PROCESS' of component 'sim' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
INFO: [Synth 8-638] synthesizing module 'sim' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:107]
INFO: [Synth 8-3491] module 'enc' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:78' bound to instance 'e1' of component 'enc' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:143]
INFO: [Synth 8-638] synthesizing module 'enc' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:83]
INFO: [Synth 8-3491] module 'ecount' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:41' bound to instance 'c1' of component 'ecount' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ecount' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ecount' (1#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:46]
INFO: [Synth 8-3491] module 'ering' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:11' bound to instance 'r1' of component 'ering' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ering' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ering' (2#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'enc' (3#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/enc.vhd:83]
INFO: [Synth 8-3491] module 'dec' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:132' bound to instance 'd1' of component 'dec' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dec' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:137]
INFO: [Synth 8-3491] module 'dcount' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:9' bound to instance 'count' of component 'dcount' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:164]
INFO: [Synth 8-638] synthesizing module 'dcount' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dcount' (4#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:14]
INFO: [Synth 8-3491] module 'dsyn1' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:52' bound to instance 's1' of component 'dsyn1' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:166]
INFO: [Synth 8-638] synthesizing module 'dsyn1' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dsyn1' (5#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:57]
INFO: [Synth 8-3491] module 'dch1' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:80' bound to instance 'h1' of component 'dch1' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:168]
INFO: [Synth 8-638] synthesizing module 'dch1' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'dch1' (6#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:86]
INFO: [Synth 8-3491] module 'dbuf' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:111' bound to instance 'b1' of component 'dbuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:170]
INFO: [Synth 8-638] synthesizing module 'dbuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'dbuf' (7#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'dec' (8#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/dec.vhd:137]
INFO: [Synth 8-3491] module 'encBuf' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:10' bound to instance 'encB' of component 'encBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:149]
INFO: [Synth 8-638] synthesizing module 'encBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'encBuf' (9#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:16]
INFO: [Synth 8-3491] module 'errBuf' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:33' bound to instance 'errB' of component 'errBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:153]
INFO: [Synth 8-638] synthesizing module 'errBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'errBuf' (10#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:39]
INFO: [Synth 8-3491] module 'comBuf' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:56' bound to instance 'comB' of component 'comBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:155]
INFO: [Synth 8-638] synthesizing module 'comBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'comBuf' (11#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:61]
INFO: [Synth 8-3491] module 'decBuf' declared at '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:76' bound to instance 'decB' of component 'decBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:157]
INFO: [Synth 8-638] synthesizing module 'decBuf' [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'decBuf' (12#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'sim' (13#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/proj/sim.vhd:107]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:91]
WARNING: [Synth 8-3848] Net error in module/entity BCH_VHDL_tb does not have driver. [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BCH_VHDL_tb' (14#1) [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:38]
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[3] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[4] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[5] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[6] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[7] driven by constant 0
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port A7_SYS_CLK_P
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port rst_A7_n
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[0]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[1]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[2]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[3]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[4]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[5]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[6]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.066 ; gain = 63.355 ; free physical = 8243 ; free virtual = 12490
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[0] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[1] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[2] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[3] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[4] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[5] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[6] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[7] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[8] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[9] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[10] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[11] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[12] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[13] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[14] to constant 0 [/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.srcs/sources_1/new/BCH_VHDL_tb.vhd:73]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.066 ; gain = 63.355 ; free physical = 8243 ; free virtual = 12490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.066 ; gain = 63.355 ; free physical = 8243 ; free virtual = 12490
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc]
WARNING: [Vivado 12-584] No ports matched 'A7_SYS_CLK_N'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A7_SYS_CLK_N'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Health_Tile[0]'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Health_Tile[1]'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Health_Tile[0]'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Health_Tile[1]'. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sky/Git_repos/RTC-A7-ECCMEM/hammingCodeTesting/hammingCodeTesting.srcs/constrs_1/new/Top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BCH_VHDL_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BCH_VHDL_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.145 ; gain = 0.000 ; free physical = 7949 ; free virtual = 12189
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.145 ; gain = 0.000 ; free physical = 7950 ; free virtual = 12190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.145 ; gain = 0.000 ; free physical = 7950 ; free virtual = 12190
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.145 ; gain = 0.000 ; free physical = 7950 ; free virtual = 12190
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 8020 ; free virtual = 12262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 8019 ; free virtual = 12261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 8021 ; free virtual = 12263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 8014 ; free virtual = 12256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ecount 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ering 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
Module enc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dcount 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dsyn1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module dch1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module dbuf 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module encBuf 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module errBuf 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module comBuf 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module decBuf 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module sim 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[3] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[4] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[5] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[6] driven by constant 0
WARNING: [Synth 8-3917] design BCH_VHDL_tb has port act_proc_out2[7] driven by constant 0
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port A7_SYS_CLK_P
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port rst_A7_n
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[0]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[1]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[2]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[3]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[4]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[5]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[6]
WARNING: [Synth 8-3331] design BCH_VHDL_tb has unconnected port act_proc_out0[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 8000 ; free virtual = 12245
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7876 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7876 ; free virtual = 12129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7874 ; free virtual = 12127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin BCH_PROCESS:error[14] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7874 ; free virtual = 12127
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7874 ; free virtual = 12127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7874 ; free virtual = 12127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ering       | rout_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dbuf        | buf_reg[16] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|comBuf      | buf_reg[18] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    13|
|2     |LUT2    |    15|
|3     |LUT3    |    35|
|4     |LUT4    |     6|
|5     |LUT5    |     1|
|6     |LUT6    |     4|
|7     |SRL16E  |     2|
|8     |SRLC32E |     1|
|9     |FDRE    |    67|
|10    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |   160|
|2     |  BCH_PROCESS |sim    |   132|
|3     |    e1        |enc    |    20|
|4     |      c1      |ecount |    11|
|5     |      r1      |ering  |     5|
|6     |    d1        |dec    |    37|
|7     |      count   |dcount |    15|
|8     |      s1      |dsyn1  |     8|
|9     |      h1      |dch1   |     8|
|10    |      b1      |dbuf   |     4|
|11    |    encB      |encBuf |    22|
|12    |    errB      |errBuf |    30|
|13    |    comB      |comBuf |     2|
|14    |    decB      |decBuf |    11|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7874 ; free virtual = 12127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.145 ; gain = 63.355 ; free physical = 7929 ; free virtual = 12182
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.145 ; gain = 445.434 ; free physical = 7929 ; free virtual = 12182
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.145 ; gain = 0.000 ; free physical = 7866 ; free virtual = 12121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 68 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.145 ; gain = 453.828 ; free physical = 7923 ; free virtual = 12177
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.145 ; gain = 0.000 ; free physical = 7923 ; free virtual = 12177
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sky/Git_repos/thesisSimulations/autogen_bch_vhdl/autogen_bch_vhdl.runs/synth_1/BCH_VHDL_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BCH_VHDL_tb_utilization_synth.rpt -pb BCH_VHDL_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 17:08:52 2019...
