0 1 1
3 n32 ~ 2 124 1220 0 0 ~
3 n5 ~ 2 2044 2208 0 0 ~
3 n9 ~ 2 964 1778 0 0 ~
3 n47 ~ 2 804 1778 0 0 ~
3 n45 ~ 2 484 2240 0 0 ~
3 n7 ~ 2 2724 2208 0 0 ~
3 n1 ~ 2 2564 2208 0 0 ~
3 n30 ~ 2 1164 1220 0 0 ~
3 n3 ~ 2 684 1220 0 0 ~
3 N25 ~ 2 2004 2208 0 0 ~
3 n48 ~ 2 1124 758 0 0 ~
3 n37 ~ 2 204 232 0 0 ~
3 N24 ~ 2 924 1778 0 0 ~
3 n35 ~ 2 124 758 0 0 ~
3 n4 ~ 2 724 758 0 0 ~
3 N26 ~ 2 644 264 0 0 ~
3 n42 ~ 2 1364 1746 0 0 ~
3 n33 ~ 2 1004 758 0 0 ~
3 n8 ~ 2 3084 2240 0 0 ~
3 n28_port ~ 2 404 1778 0 0 ~
3 n6 ~ 2 1004 2942 0 0 ~
3 counter_state_2_port ~ 2 404 232 0 0 ~
3 n31 ~ 2 1124 1220 0 0 ~
3 n29 ~ 2 524 758 0 0 ~
3 mem_addr_enable ~ 2 884 1252 0 0 ~
3 n43 ~ 2 1284 1746 0 0 ~
3 n2 ~ 2 2964 2240 0 0 ~
3 n36 ~ 2 84 1220 0 0 ~
3 n46 ~ 2 564 2240 0 0 ~
3 n39 ~ 2 604 1778 0 0 ~
3 n44 ~ 2 1644 2208 0 0 ~
3 n41 ~ 2 484 56 0 0 ~
3 n10 ~ 2 244 2942 0 0 ~
3 n38 ~ 2 764 1778 0 0 ~
3 n34 ~ 2 1164 2208 0 0 ~
3 n40 ~ 2 564 232 0 0 ~
3 counter_state_0_port ~ 2 924 2208 0 0 ~
3 counter_state_1_port ~ 2 1604 2208 0 0 ~
3 N28 ~ 2 244 1220 0 0 ~
3 N27 ~ 2 284 264 0 0 ~
3 counter_state_3_port ~ 2 1164 790 0 0 ~
3 counter_state_4_port ~ 2 1004 1220 0 0 ~
