/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [7:0] _01_;
  reg [8:0] _02_;
  reg [4:0] _03_;
  reg [5:0] _04_;
  reg [4:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [24:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [34:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_42z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_76z;
  wire [3:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z[3] ? celloutsig_0_3z[7] : celloutsig_0_3z[1]);
  assign celloutsig_1_4z = !(celloutsig_1_3z[6] ? celloutsig_1_1z : celloutsig_1_0z[0]);
  assign celloutsig_1_7z = !(celloutsig_1_0z[0] ? celloutsig_1_1z : celloutsig_1_0z[3]);
  assign celloutsig_0_35z = ~(celloutsig_0_9z | celloutsig_0_13z[14]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_6z[3]);
  assign celloutsig_1_15z = ~(celloutsig_1_4z | celloutsig_1_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[2] | celloutsig_0_13z[8]);
  assign celloutsig_0_19z = ~(in_data[82] | celloutsig_0_10z);
  assign celloutsig_0_44z = ~((celloutsig_0_19z | celloutsig_0_3z[11]) & celloutsig_0_30z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_0z[3]) & celloutsig_1_9z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_0z[0]) & (celloutsig_1_7z | celloutsig_1_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z[3] | celloutsig_0_3z[10]) & (celloutsig_0_8z | celloutsig_0_3z[12]));
  assign celloutsig_0_22z = ~((celloutsig_0_9z | celloutsig_0_12z[0]) & (celloutsig_0_3z[4] | celloutsig_0_9z));
  assign celloutsig_0_26z = ~((celloutsig_0_25z[2] | celloutsig_0_18z) & (celloutsig_0_24z[1] | celloutsig_0_0z[1]));
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_3z[13:5], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_20z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_39z[12:5];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_43z[13:10], celloutsig_0_12z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { _02_[8:6], celloutsig_0_21z, celloutsig_0_20z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= _02_[6:1];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_1_8z[5:2], celloutsig_1_9z };
  assign celloutsig_0_5z = { celloutsig_0_2z[11], celloutsig_0_1z, celloutsig_0_0z } == in_data[23:16];
  assign celloutsig_1_6z = in_data[167:159] == { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z[8:4], celloutsig_1_9z } == { celloutsig_1_12z[6:3], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_17z } == { celloutsig_0_11z[4:1], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_11z[4:1], celloutsig_0_11z[2], celloutsig_0_8z, celloutsig_0_8z } === in_data[24:18];
  assign celloutsig_0_40z = { celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_28z } && { celloutsig_0_36z[14:10], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_77z = { _04_[5:3], celloutsig_0_18z } * { celloutsig_0_47z[12:10], celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[9:4], celloutsig_1_1z } * in_data[119:113];
  assign celloutsig_0_2z = in_data[77:66] * { in_data[18:9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_76z = _03_[0] ? { celloutsig_0_0z[5:2], celloutsig_0_68z, celloutsig_0_52z } : { celloutsig_0_27z[21:12], celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[110] ? in_data[143:140] : { 1'h0, in_data[109:107] };
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? { in_data[160:154], celloutsig_1_0z[3], 1'h1, celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z[3], 1'h1, celloutsig_1_0z[1:0] } : in_data[131:115];
  assign celloutsig_0_34z = ~ { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_30z };
  assign celloutsig_0_42z = ~ { celloutsig_0_0z[4:0], celloutsig_0_38z };
  assign celloutsig_0_43z = ~ { celloutsig_0_36z[14:1], celloutsig_0_18z };
  assign celloutsig_1_11z = ~ celloutsig_1_8z[6:3];
  assign celloutsig_1_17z = ~ { celloutsig_1_2z[13:5], celloutsig_1_11z };
  assign celloutsig_0_12z = ~ celloutsig_0_0z[4:0];
  assign celloutsig_0_13z = ~ { in_data[78:64], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_14z = ~ { celloutsig_0_13z[16:15], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z[3:2], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_24z = ~ celloutsig_0_14z[3:1];
  assign celloutsig_0_25z = ~ { celloutsig_0_23z[2:1], celloutsig_0_21z };
  assign celloutsig_0_18z = & { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_2z[10:1] };
  assign celloutsig_0_63z = | celloutsig_0_42z[7:0];
  assign celloutsig_0_1z = | in_data[93:56];
  assign celloutsig_0_30z = | { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_68z = celloutsig_0_42z[0] & celloutsig_0_63z;
  assign celloutsig_0_10z = celloutsig_0_3z[4] & celloutsig_0_9z;
  assign celloutsig_0_0z = in_data[72:67] - in_data[44:39];
  assign celloutsig_0_39z = { celloutsig_0_14z[2:0], celloutsig_0_2z } - { in_data[50:41], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_6z = in_data[91:88] - { celloutsig_0_2z[5:3], celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_2z[14:13], _05_ } - { celloutsig_1_11z[1:0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_6z } - { celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_17z[3:1] - { celloutsig_0_27z[24:23], celloutsig_0_19z };
  assign celloutsig_0_36z = { celloutsig_0_13z[14:1], celloutsig_0_35z } ^ { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_27z[13:10] ^ in_data[86:83];
  assign celloutsig_0_47z = { celloutsig_0_16z, celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } ^ celloutsig_0_34z[33:21];
  assign celloutsig_0_52z = { celloutsig_0_20z, celloutsig_0_40z, _01_, celloutsig_0_8z } ^ _00_[10:0];
  assign celloutsig_1_8z = celloutsig_1_2z[9:3] ^ in_data[187:181];
  assign celloutsig_0_27z = { in_data[53:38], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_16z } ^ in_data[27:3];
  assign celloutsig_0_3z = in_data[62:49] ^ { celloutsig_0_0z[3:2], celloutsig_0_2z };
  assign celloutsig_0_7z = ~((celloutsig_0_6z[2] & celloutsig_0_0z[3]) | (celloutsig_0_3z[9] & celloutsig_0_0z[4]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[3]) | (in_data[110] & celloutsig_1_0z[3]));
  assign celloutsig_1_16z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (celloutsig_1_2z[13] & celloutsig_1_1z));
  assign { celloutsig_0_11z[1], celloutsig_0_11z[4:2] } = ~ { celloutsig_0_8z, celloutsig_0_2z[6:5], celloutsig_0_1z };
  assign celloutsig_0_11z[0] = celloutsig_0_11z[2];
  assign { out_data[128], out_data[96], out_data[47:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
