
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2b0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800f490  0800f490  00010490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f62c  0800f62c  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f62c  0800f62c  0001062c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f634  0800f634  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f634  0800f634  00010634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f638  0800f638  00010638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f63c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017f4  200001e0  0800f81c  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019d4  0800f81c  000119d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002adf3  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fb1  00000000  00000000  0003c003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002130  00000000  00000000  00041fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000193e  00000000  00000000  000440e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028130  00000000  00000000  00045a26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ce0e  00000000  00000000  0006db56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6d0c  00000000  00000000  0009a964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181670  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092e4  00000000  00000000  001816b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0018a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f478 	.word	0x0800f478

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800f478 	.word	0x0800f478

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f005 f8f8 	bl	8005818 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f005 f8c1 	bl	8005818 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f005 f847 	bl	8005818 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 fc7c 	bl	8009092 <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f005 f835 	bl	8005818 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f005 f847 	bl	80059b4 <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fd27 	bl	8002384 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f005 f92d 	bl	8005bdc <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00d ffbc 	bl	800e974 <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f001 fcb6 	bl	8002384 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <FDCAN_Init>:
 *      Author: Optik
 */

#include "fdcan.h"

void FDCAN_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
    FDCAN_FilterTypeDef sFilterConfig;

    // Убедимся, что модуль FDCAN1 успешно инициализируется
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000a46:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <FDCAN_Init+0x4c>)
 8000a48:	f004 fa4c 	bl	8004ee4 <HAL_FDCAN_Start>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <FDCAN_Init+0x16>
        Error_Handler(); // Обработчик ошибки
 8000a52:	f000 fe15 	bl	8001680 <Error_Handler>
    }

    // Настраиваем базовый фильтр, принимающий все сообщения
    sFilterConfig.IdType = FDCAN_STANDARD_ID;          // 11-битный ID
 8000a56:	2300      	movs	r3, #0
 8000a58:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIndex = 0;                    // Индекс фильтра
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;     // Тип фильтра — маска
 8000a5e:	2302      	movs	r3, #2
 8000a60:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; // Приём в FIFO0
 8000a62:	2301      	movs	r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterID1 = 0x000;                  // Поле фильтра (ID 0x000)
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID2 = 0x000;                  // Маска: принять все
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]

    // Применить настройки фильтра
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000a6e:	463b      	mov	r3, r7
 8000a70:	4619      	mov	r1, r3
 8000a72:	4806      	ldr	r0, [pc, #24]	@ (8000a8c <FDCAN_Init+0x4c>)
 8000a74:	f004 f9dc 	bl	8004e30 <HAL_FDCAN_ConfigFilter>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <FDCAN_Init+0x42>
        Error_Handler(); // Обработчик ошибки
 8000a7e:	f000 fdff 	bl	8001680 <Error_Handler>
    }
}
 8000a82:	bf00      	nop
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200004b4 	.word	0x200004b4

08000a90 <ProcessFDCANMessage>:
 * @param id: The CAN ID of the received message.
 * @param data: Pointer to the received data.
 * @param length: Length of the received data in bytes.
 * @retval None
 */
void ProcessFDCANMessage(uint32_t id, uint8_t *data, uint8_t length) {
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	71fb      	strb	r3, [r7, #7]
    // Example: Identify message sender by CAN ID
    switch (id) {
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d80a      	bhi.n	8000abc <ProcessFDCANMessage+0x2c>
 8000aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8000aac <ProcessFDCANMessage+0x1c>)
 8000aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aac:	08000abd 	.word	0x08000abd
 8000ab0:	08000abd 	.word	0x08000abd
 8000ab4:	08000abd 	.word	0x08000abd
 8000ab8:	08000abd 	.word	0x08000abd
        case 0x04:
            // Process message from device 4
            break;
        default:
            // Handle unknown messages
            break;
 8000abc:	bf00      	nop
    }
}
 8000abe:	bf00      	nop
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000ad6:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000ad8:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <BSP_SPI1_Init+0x58>)
 8000ada:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <BSP_SPI1_Init+0x5c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	1c5a      	adds	r2, r3, #1
 8000ae2:	4911      	ldr	r1, [pc, #68]	@ (8000b28 <BSP_SPI1_Init+0x5c>)
 8000ae4:	600a      	str	r2, [r1, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d114      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000aea:	480d      	ldr	r0, [pc, #52]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000aec:	f008 fd52 	bl	8009594 <HAL_SPI_GetState>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10e      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000af6:	480a      	ldr	r0, [pc, #40]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000af8:	f000 f85a 	bl	8000bb0 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d108      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000b02:	4807      	ldr	r0, [pc, #28]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000b04:	f000 f812 	bl	8000b2c <MX_SPI1_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000b0e:	f06f 0307 	mvn.w	r3, #7
 8000b12:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000b14:	687b      	ldr	r3, [r7, #4]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200001fc 	.word	0x200001fc
 8000b24:	40013000 	.word	0x40013000
 8000b28:	20000260 	.word	0x20000260

08000b2c <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bac <MX_SPI1_Init+0x80>)
 8000b3c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b44:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b52:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b66:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2207      	movs	r2, #7
 8000b84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2208      	movs	r2, #8
 8000b90:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f008 f9c8 	bl	8008f28 <HAL_SPI_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40013000 	.word	0x40013000

08000bb0 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	@ 0x28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bb8:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bbc:	4a28      	ldr	r2, [pc, #160]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bbe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bc4:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd0:	4b23      	ldr	r3, [pc, #140]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd4:	4a22      	ldr	r2, [pc, #136]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bd6:	f043 0302 	orr.w	r3, r3, #2
 8000bda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bdc:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000be8:	2308      	movs	r3, #8
 8000bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	4818      	ldr	r0, [pc, #96]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c04:	f004 fc86 	bl	8005514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000c08:	2310      	movs	r3, #16
 8000c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2300      	movs	r3, #0
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000c18:	2305      	movs	r3, #5
 8000c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4810      	ldr	r0, [pc, #64]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c24:	f004 fc76 	bl	8005514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000c38:	2305      	movs	r3, #5
 8000c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4619      	mov	r1, r3
 8000c42:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c44:	f004 fc66 	bl	8005514 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2023      	movs	r0, #35	@ 0x23
 8000c4e:	f003 f9b8 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c52:	2023      	movs	r0, #35	@ 0x23
 8000c54:	f003 f9cf 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	3728      	adds	r7, #40	@ 0x28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6c:	f001 fb1a 	bl	80022a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c70:	f000 f82e 	bl	8000cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f000 fc3c 	bl	80014f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c78:	f000 fc08 	bl	800148c <MX_DMA_Init>
  MX_ADC1_Init();
 8000c7c:	f000 f876 	bl	8000d6c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000c80:	f000 f952 	bl	8000f28 <MX_ADC2_Init>
  MX_COMP1_Init();
 8000c84:	f000 f9fe 	bl	8001084 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000c88:	f000 fa22 	bl	80010d0 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000c8c:	f000 fa46 	bl	800111c <MX_COMP4_Init>
  MX_DAC1_Init();
 8000c90:	f000 fa8c 	bl	80011ac <MX_DAC1_Init>
  MX_DAC3_Init();
 8000c94:	f000 face 	bl	8001234 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000c98:	f000 fb06 	bl	80012a8 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000c9c:	f000 fb4c 	bl	8001338 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000ca0:	f000 fba8 	bl	80013f4 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000ca4:	f00c ff78 	bl	800db98 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000ca8:	f000 fb86 	bl	80013b8 <MX_IWDG_Init>
  MX_CRC_Init();
 8000cac:	f000 fa5c 	bl	8001168 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8000cb0:	f001 f9e2 	bl	8002078 <systemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000cb4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cb8:	4804      	ldr	r0, [pc, #16]	@ (8000ccc <main+0x64>)
 8000cba:	f004 fdc5 	bl	8005848 <HAL_GPIO_TogglePin>
	  systemTask();
 8000cbe:	f001 f9bf 	bl	8002040 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000cc2:	2064      	movs	r0, #100	@ 0x64
 8000cc4:	f001 fb5e 	bl	8002384 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000cc8:	bf00      	nop
 8000cca:	e7f3      	b.n	8000cb4 <main+0x4c>
 8000ccc:	48000800 	.word	0x48000800

08000cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b094      	sub	sp, #80	@ 0x50
 8000cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd6:	f107 0318 	add.w	r3, r7, #24
 8000cda:	2238      	movs	r2, #56	@ 0x38
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f00d fe48 	bl	800e974 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
 8000cf0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f007 f946 	bl	8007f84 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000cf8:	2329      	movs	r3, #41	@ 0x29
 8000cfa:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d02:	2301      	movs	r3, #1
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000d06:	2301      	movs	r3, #1
 8000d08:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000d12:	2302      	movs	r3, #2
 8000d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000d16:	2355      	movs	r3, #85	@ 0x55
 8000d18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d22:	2302      	movs	r3, #2
 8000d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d26:	f107 0318 	add.w	r3, r7, #24
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f007 f9de 	bl	80080ec <HAL_RCC_OscConfig>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000d36:	f000 fca3 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3a:	230f      	movs	r3, #15
 8000d3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	2104      	movs	r1, #4
 8000d52:	4618      	mov	r0, r3
 8000d54:	f007 fcdc 	bl	8008710 <HAL_RCC_ClockConfig>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d5e:	f000 fc8f 	bl	8001680 <Error_Handler>
  }
}
 8000d62:	bf00      	nop
 8000d64:	3750      	adds	r7, #80	@ 0x50
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08c      	sub	sp, #48	@ 0x30
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2220      	movs	r2, #32
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f00d fdf5 	bl	800e974 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d8a:	4b5e      	ldr	r3, [pc, #376]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000d8c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d90:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d92:	4b5c      	ldr	r3, [pc, #368]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000d94:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000d98:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d9a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000da0:	4b58      	ldr	r3, [pc, #352]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000da6:	4b57      	ldr	r3, [pc, #348]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000dac:	4b55      	ldr	r3, [pc, #340]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000db2:	4b54      	ldr	r3, [pc, #336]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000db4:	2204      	movs	r2, #4
 8000db6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000db8:	4b52      	ldr	r3, [pc, #328]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dbe:	4b51      	ldr	r3, [pc, #324]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000dc4:	4b4f      	ldr	r3, [pc, #316]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dc6:	2207      	movs	r2, #7
 8000dc8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dca:	4b4e      	ldr	r3, [pc, #312]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd2:	4b4c      	ldr	r3, [pc, #304]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000dde:	4b49      	ldr	r3, [pc, #292]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000de6:	4b47      	ldr	r3, [pc, #284]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000dec:	4b45      	ldr	r3, [pc, #276]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000df4:	4843      	ldr	r0, [pc, #268]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000df6:	f001 fd77 	bl	80028e8 <HAL_ADC_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000e00:	f000 fc3e 	bl	8001680 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	483d      	ldr	r0, [pc, #244]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000e10:	f002 fdd4 	bl	80039bc <HAL_ADCEx_MultiModeConfigChannel>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000e1a:	f000 fc31 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f08 <MX_ADC1_Init+0x19c>)
 8000e20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e22:	2306      	movs	r3, #6
 8000e24:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000e26:	2306      	movs	r3, #6
 8000e28:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000e2a:	4b38      	ldr	r3, [pc, #224]	@ (8000f0c <MX_ADC1_Init+0x1a0>)
 8000e2c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e2e:	2304      	movs	r3, #4
 8000e30:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4832      	ldr	r0, [pc, #200]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000e3c:	f001 ffa0 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000e46:	f000 fc1b 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000e4a:	4b31      	ldr	r3, [pc, #196]	@ (8000f10 <MX_ADC1_Init+0x1a4>)
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e4e:	230c      	movs	r3, #12
 8000e50:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e52:	237f      	movs	r3, #127	@ 0x7f
 8000e54:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	4619      	mov	r1, r3
 8000e5a:	482a      	ldr	r0, [pc, #168]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000e5c:	f001 ff90 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e66:	f000 fc0b 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f14 <MX_ADC1_Init+0x1a8>)
 8000e6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000e6e:	2312      	movs	r3, #18
 8000e70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	4619      	mov	r1, r3
 8000e76:	4823      	ldr	r0, [pc, #140]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000e78:	f001 ff82 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000e82:	f000 fbfd 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e86:	4b24      	ldr	r3, [pc, #144]	@ (8000f18 <MX_ADC1_Init+0x1ac>)
 8000e88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000e8a:	2318      	movs	r3, #24
 8000e8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	4619      	mov	r1, r3
 8000e92:	481c      	ldr	r0, [pc, #112]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000e94:	f001 ff74 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000e9e:	f000 fbef 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f1c <MX_ADC1_Init+0x1b0>)
 8000ea4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000ea6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eaa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4814      	ldr	r0, [pc, #80]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000eb2:	f001 ff65 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000ebc:	f000 fbe0 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000ec0:	4b17      	ldr	r3, [pc, #92]	@ (8000f20 <MX_ADC1_Init+0x1b4>)
 8000ec2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000ec4:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000ec8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000ed0:	f001 ff56 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000eda:	f000 fbd1 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000ede:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_ADC1_Init+0x1b8>)
 8000ee0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000ee2:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000ee6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_ADC1_Init+0x198>)
 8000eee:	f001 ff47 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000ef8:	f000 fbc2 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3730      	adds	r7, #48	@ 0x30
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000264 	.word	0x20000264
 8000f08:	04300002 	.word	0x04300002
 8000f0c:	407f0000 	.word	0x407f0000
 8000f10:	19200040 	.word	0x19200040
 8000f14:	1d500080 	.word	0x1d500080
 8000f18:	21800100 	.word	0x21800100
 8000f1c:	25b00200 	.word	0x25b00200
 8000f20:	c3210000 	.word	0xc3210000
 8000f24:	c7520000 	.word	0xc7520000

08000f28 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f2e:	463b      	mov	r3, r7
 8000f30:	2220      	movs	r2, #32
 8000f32:	2100      	movs	r1, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f00d fd1d 	bl	800e974 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f3c:	4a4a      	ldr	r2, [pc, #296]	@ (8001068 <MX_ADC2_Init+0x140>)
 8000f3e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f40:	4b48      	ldr	r3, [pc, #288]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f42:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f46:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f48:	4b46      	ldr	r3, [pc, #280]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f4e:	4b45      	ldr	r3, [pc, #276]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000f54:	4b43      	ldr	r3, [pc, #268]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f5a:	4b42      	ldr	r3, [pc, #264]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f60:	4b40      	ldr	r3, [pc, #256]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f62:	2204      	movs	r2, #4
 8000f64:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000f66:	4b3f      	ldr	r3, [pc, #252]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f6c:	4b3d      	ldr	r3, [pc, #244]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000f72:	4b3c      	ldr	r3, [pc, #240]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f74:	2205      	movs	r2, #5
 8000f76:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f78:	4b3a      	ldr	r3, [pc, #232]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f80:	4b38      	ldr	r3, [pc, #224]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f86:	4b37      	ldr	r3, [pc, #220]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f8c:	4b35      	ldr	r3, [pc, #212]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f94:	4b33      	ldr	r3, [pc, #204]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f9a:	4b32      	ldr	r3, [pc, #200]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000fa2:	4830      	ldr	r0, [pc, #192]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000fa4:	f001 fca0 	bl	80028e8 <HAL_ADC_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000fae:	f000 fb67 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800106c <MX_ADC2_Init+0x144>)
 8000fb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fb6:	2306      	movs	r3, #6
 8000fb8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <MX_ADC2_Init+0x148>)
 8000fc0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fc2:	2304      	movs	r3, #4
 8000fc4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4825      	ldr	r0, [pc, #148]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000fd0:	f001 fed6 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000fda:	f000 fb51 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000fde:	4b25      	ldr	r3, [pc, #148]	@ (8001074 <MX_ADC2_Init+0x14c>)
 8000fe0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fe2:	230c      	movs	r3, #12
 8000fe4:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fe6:	237f      	movs	r3, #127	@ 0x7f
 8000fe8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fea:	463b      	mov	r3, r7
 8000fec:	4619      	mov	r1, r3
 8000fee:	481d      	ldr	r0, [pc, #116]	@ (8001064 <MX_ADC2_Init+0x13c>)
 8000ff0:	f001 fec6 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000ffa:	f000 fb41 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8001078 <MX_ADC2_Init+0x150>)
 8001000:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001002:	2312      	movs	r3, #18
 8001004:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	4816      	ldr	r0, [pc, #88]	@ (8001064 <MX_ADC2_Init+0x13c>)
 800100c:	f001 feb8 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8001016:	f000 fb33 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800101a:	4b18      	ldr	r3, [pc, #96]	@ (800107c <MX_ADC2_Init+0x154>)
 800101c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800101e:	2318      	movs	r3, #24
 8001020:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001022:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <MX_ADC2_Init+0x148>)
 8001024:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	480e      	ldr	r0, [pc, #56]	@ (8001064 <MX_ADC2_Init+0x13c>)
 800102c:	f001 fea8 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 8001036:	f000 fb23 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <MX_ADC2_Init+0x158>)
 800103c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800103e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001042:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001044:	237f      	movs	r3, #127	@ 0x7f
 8001046:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	4805      	ldr	r0, [pc, #20]	@ (8001064 <MX_ADC2_Init+0x13c>)
 800104e:	f001 fe97 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8001058:	f000 fb12 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800105c:	bf00      	nop
 800105e:	3720      	adds	r7, #32
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	200002d0 	.word	0x200002d0
 8001068:	50000100 	.word	0x50000100
 800106c:	10c00010 	.word	0x10c00010
 8001070:	407f0000 	.word	0x407f0000
 8001074:	2e300800 	.word	0x2e300800
 8001078:	32601000 	.word	0x32601000
 800107c:	3ac04000 	.word	0x3ac04000
 8001080:	47520000 	.word	0x47520000

08001084 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_COMP1_Init+0x44>)
 800108a:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <MX_COMP1_Init+0x48>)
 800108c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_COMP1_Init+0x44>)
 8001090:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001094:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_COMP1_Init+0x44>)
 8001098:	2250      	movs	r2, #80	@ 0x50
 800109a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800109c:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <MX_COMP1_Init+0x44>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_COMP1_Init+0x44>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010a8:	4b07      	ldr	r3, [pc, #28]	@ (80010c8 <MX_COMP1_Init+0x44>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <MX_COMP1_Init+0x44>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80010b4:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <MX_COMP1_Init+0x44>)
 80010b6:	f002 fdcd 	bl	8003c54 <HAL_COMP_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80010c0:	f000 fade 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200003fc 	.word	0x200003fc
 80010cc:	40010200 	.word	0x40010200

080010d0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80010d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010d6:	4a10      	ldr	r2, [pc, #64]	@ (8001118 <MX_COMP2_Init+0x48>)
 80010d8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 80010da:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010e0:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 80010e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010e4:	2250      	movs	r2, #80	@ 0x50
 80010e6:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80010e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010f4:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <MX_COMP2_Init+0x44>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001100:	4804      	ldr	r0, [pc, #16]	@ (8001114 <MX_COMP2_Init+0x44>)
 8001102:	f002 fda7 	bl	8003c54 <HAL_COMP_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 800110c:	f000 fab8 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000420 	.word	0x20000420
 8001118:	40010204 	.word	0x40010204

0800111c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8001120:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <MX_COMP4_Init+0x44>)
 8001122:	4a10      	ldr	r2, [pc, #64]	@ (8001164 <MX_COMP4_Init+0x48>)
 8001124:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001126:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <MX_COMP4_Init+0x44>)
 8001128:	2200      	movs	r2, #0
 800112a:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800112c:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <MX_COMP4_Init+0x44>)
 800112e:	2240      	movs	r2, #64	@ 0x40
 8001130:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001132:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <MX_COMP4_Init+0x44>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001138:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <MX_COMP4_Init+0x44>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <MX_COMP4_Init+0x44>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <MX_COMP4_Init+0x44>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800114a:	4805      	ldr	r0, [pc, #20]	@ (8001160 <MX_COMP4_Init+0x44>)
 800114c:	f002 fd82 	bl	8003c54 <HAL_COMP_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8001156:	f000 fa93 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000444 	.word	0x20000444
 8001164:	4001020c 	.word	0x4001020c

08001168 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800116c:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <MX_CRC_Init+0x3c>)
 800116e:	4a0e      	ldr	r2, [pc, #56]	@ (80011a8 <MX_CRC_Init+0x40>)
 8001170:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_CRC_Init+0x3c>)
 8001174:	2200      	movs	r2, #0
 8001176:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_CRC_Init+0x3c>)
 800117a:	2200      	movs	r2, #0
 800117c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_CRC_Init+0x3c>)
 8001180:	2200      	movs	r2, #0
 8001182:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <MX_CRC_Init+0x3c>)
 8001186:	2200      	movs	r2, #0
 8001188:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_CRC_Init+0x3c>)
 800118c:	2201      	movs	r2, #1
 800118e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_CRC_Init+0x3c>)
 8001192:	f002 ff4b 	bl	800402c <HAL_CRC_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800119c:	f000 fa70 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000468 	.word	0x20000468
 80011a8:	40023000 	.word	0x40023000

080011ac <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08c      	sub	sp, #48	@ 0x30
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011b2:	463b      	mov	r3, r7
 80011b4:	2230      	movs	r2, #48	@ 0x30
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f00d fbdb 	bl	800e974 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80011be:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <MX_DAC1_Init+0x80>)
 80011c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001230 <MX_DAC1_Init+0x84>)
 80011c2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80011c4:	4819      	ldr	r0, [pc, #100]	@ (800122c <MX_DAC1_Init+0x80>)
 80011c6:	f003 f823 	bl	8004210 <HAL_DAC_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80011d0:	f000 fa56 	bl	8001680 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80011d4:	2302      	movs	r3, #2
 80011d6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80011ec:	2302      	movs	r3, #2
 80011ee:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80011f0:	2302      	movs	r3, #2
 80011f2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011f8:	463b      	mov	r3, r7
 80011fa:	2200      	movs	r2, #0
 80011fc:	4619      	mov	r1, r3
 80011fe:	480b      	ldr	r0, [pc, #44]	@ (800122c <MX_DAC1_Init+0x80>)
 8001200:	f003 f828 	bl	8004254 <HAL_DAC_ConfigChannel>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800120a:	f000 fa39 	bl	8001680 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800120e:	463b      	mov	r3, r7
 8001210:	2210      	movs	r2, #16
 8001212:	4619      	mov	r1, r3
 8001214:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_DAC1_Init+0x80>)
 8001216:	f003 f81d 	bl	8004254 <HAL_DAC_ConfigChannel>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001220:	f000 fa2e 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3730      	adds	r7, #48	@ 0x30
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	2000048c 	.word	0x2000048c
 8001230:	50000800 	.word	0x50000800

08001234 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08c      	sub	sp, #48	@ 0x30
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2230      	movs	r2, #48	@ 0x30
 800123e:	2100      	movs	r1, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f00d fb97 	bl	800e974 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8001246:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <MX_DAC3_Init+0x6c>)
 8001248:	4a16      	ldr	r2, [pc, #88]	@ (80012a4 <MX_DAC3_Init+0x70>)
 800124a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800124c:	4814      	ldr	r0, [pc, #80]	@ (80012a0 <MX_DAC3_Init+0x6c>)
 800124e:	f002 ffdf 	bl	8004210 <HAL_DAC_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001258:	f000 fa12 	bl	8001680 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800125c:	2302      	movs	r3, #2
 800125e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001274:	2302      	movs	r3, #2
 8001276:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001278:	2302      	movs	r3, #2
 800127a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	2210      	movs	r2, #16
 8001284:	4619      	mov	r1, r3
 8001286:	4806      	ldr	r0, [pc, #24]	@ (80012a0 <MX_DAC3_Init+0x6c>)
 8001288:	f002 ffe4 	bl	8004254 <HAL_DAC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001292:	f000 f9f5 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	3730      	adds	r7, #48	@ 0x30
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	200004a0 	.word	0x200004a0
 80012a4:	50001000 	.word	0x50001000

080012a8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80012ac:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012ae:	4a21      	ldr	r2, [pc, #132]	@ (8001334 <MX_FDCAN1_Init+0x8c>)
 80012b0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80012b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012be:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80012c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80012c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012cc:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80012d2:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012da:	2204      	movs	r2, #4
 80012dc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80012de:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012e6:	2205      	movs	r2, #5
 80012e8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012ec:	2202      	movs	r2, #2
 80012ee:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 80012fe:	2201      	movs	r2, #1
 8001300:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 8001304:	2201      	movs	r2, #1
 8001306:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 4;
 8001308:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 800130a:	2204      	movs	r2, #4
 800130c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800130e:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 8001310:	2200      	movs	r2, #0
 8001312:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 8001316:	2200      	movs	r2, #0
 8001318:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800131a:	4805      	ldr	r0, [pc, #20]	@ (8001330 <MX_FDCAN1_Init+0x88>)
 800131c:	f003 fc2e 	bl	8004b7c <HAL_FDCAN_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8001326:	f000 f9ab 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200004b4 	.word	0x200004b4
 8001334:	40006400 	.word	0x40006400

08001338 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800133c:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <MX_I2C2_Init+0x74>)
 800133e:	4a1c      	ldr	r2, [pc, #112]	@ (80013b0 <MX_I2C2_Init+0x78>)
 8001340:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 8001342:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001344:	4a1b      	ldr	r2, [pc, #108]	@ (80013b4 <MX_I2C2_Init+0x7c>)
 8001346:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001348:	4b18      	ldr	r3, [pc, #96]	@ (80013ac <MX_I2C2_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134e:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001350:	2201      	movs	r2, #1
 8001352:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001354:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <MX_I2C2_Init+0x74>)
 800135c:	2200      	movs	r2, #0
 800135e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800136c:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <MX_I2C2_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001372:	480e      	ldr	r0, [pc, #56]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001374:	f004 fa82 	bl	800587c <HAL_I2C_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800137e:	f000 f97f 	bl	8001680 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001382:	2100      	movs	r1, #0
 8001384:	4809      	ldr	r0, [pc, #36]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001386:	f005 f805 	bl	8006394 <HAL_I2CEx_ConfigAnalogFilter>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001390:	f000 f976 	bl	8001680 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001394:	2100      	movs	r1, #0
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <MX_I2C2_Init+0x74>)
 8001398:	f005 f847 	bl	800642a <HAL_I2CEx_ConfigDigitalFilter>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013a2:	f000 f96d 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000518 	.word	0x20000518
 80013b0:	40005800 	.word	0x40005800
 80013b4:	40b285c2 	.word	0x40b285c2

080013b8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80013bc:	4b0b      	ldr	r3, [pc, #44]	@ (80013ec <MX_IWDG_Init+0x34>)
 80013be:	4a0c      	ldr	r2, [pc, #48]	@ (80013f0 <MX_IWDG_Init+0x38>)
 80013c0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <MX_IWDG_Init+0x34>)
 80013c4:	2203      	movs	r2, #3
 80013c6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80013c8:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <MX_IWDG_Init+0x34>)
 80013ca:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80013ce:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <MX_IWDG_Init+0x34>)
 80013d2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80013d6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	@ (80013ec <MX_IWDG_Init+0x34>)
 80013da:	f005 f872 	bl	80064c2 <HAL_IWDG_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80013e4:	f000 f94c 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000056c 	.word	0x2000056c
 80013f0:	40003000 	.word	0x40003000

080013f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013f8:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 80013fa:	4a23      	ldr	r2, [pc, #140]	@ (8001488 <MX_USART1_UART_Init+0x94>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013fe:	4b21      	ldr	r3, [pc, #132]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001400:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001404:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b1f      	ldr	r3, [pc, #124]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b1d      	ldr	r3, [pc, #116]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001412:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b1a      	ldr	r3, [pc, #104]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001430:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001432:	2200      	movs	r2, #0
 8001434:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001438:	2200      	movs	r2, #0
 800143a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800143c:	4811      	ldr	r0, [pc, #68]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 800143e:	f008 fa31 	bl	80098a4 <HAL_UART_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001448:	f000 f91a 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144c:	2100      	movs	r1, #0
 800144e:	480d      	ldr	r0, [pc, #52]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001450:	f009 f82a 	bl	800a4a8 <HAL_UARTEx_SetTxFifoThreshold>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800145a:	f000 f911 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800145e:	2100      	movs	r1, #0
 8001460:	4808      	ldr	r0, [pc, #32]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001462:	f009 f85f 	bl	800a524 <HAL_UARTEx_SetRxFifoThreshold>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800146c:	f000 f908 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001470:	4804      	ldr	r0, [pc, #16]	@ (8001484 <MX_USART1_UART_Init+0x90>)
 8001472:	f008 ffe0 	bl	800a436 <HAL_UARTEx_DisableFifoMode>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800147c:	f000 f900 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	2000057c 	.word	0x2000057c
 8001488:	40013800 	.word	0x40013800

0800148c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001492:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <MX_DMA_Init+0x60>)
 8001494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001496:	4a15      	ldr	r2, [pc, #84]	@ (80014ec <MX_DMA_Init+0x60>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6493      	str	r3, [r2, #72]	@ 0x48
 800149e:	4b13      	ldr	r3, [pc, #76]	@ (80014ec <MX_DMA_Init+0x60>)
 80014a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014aa:	4b10      	ldr	r3, [pc, #64]	@ (80014ec <MX_DMA_Init+0x60>)
 80014ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ae:	4a0f      	ldr	r2, [pc, #60]	@ (80014ec <MX_DMA_Init+0x60>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80014b6:	4b0d      	ldr	r3, [pc, #52]	@ (80014ec <MX_DMA_Init+0x60>)
 80014b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	200b      	movs	r0, #11
 80014c8:	f002 fd7b 	bl	8003fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014cc:	200b      	movs	r0, #11
 80014ce:	f002 fd92 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2100      	movs	r1, #0
 80014d6:	200c      	movs	r0, #12
 80014d8:	f002 fd73 	bl	8003fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80014dc:	200c      	movs	r0, #12
 80014de:	f002 fd8a 	bl	8003ff6 <HAL_NVIC_EnableIRQ>

}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	4b51      	ldr	r3, [pc, #324]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	4a50      	ldr	r2, [pc, #320]	@ (800164c <MX_GPIO_Init+0x15c>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001512:	4b4e      	ldr	r3, [pc, #312]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800151e:	4b4b      	ldr	r3, [pc, #300]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	4a4a      	ldr	r2, [pc, #296]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001524:	f043 0320 	orr.w	r3, r3, #32
 8001528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152a:	4b48      	ldr	r3, [pc, #288]	@ (800164c <MX_GPIO_Init+0x15c>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	f003 0320 	and.w	r3, r3, #32
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	4b45      	ldr	r3, [pc, #276]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	4a44      	ldr	r2, [pc, #272]	@ (800164c <MX_GPIO_Init+0x15c>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001542:	4b42      	ldr	r3, [pc, #264]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	4b3f      	ldr	r3, [pc, #252]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	4a3e      	ldr	r2, [pc, #248]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155a:	4b3c      	ldr	r3, [pc, #240]	@ (800164c <MX_GPIO_Init+0x15c>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001566:	4b39      	ldr	r3, [pc, #228]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	4a38      	ldr	r2, [pc, #224]	@ (800164c <MX_GPIO_Init+0x15c>)
 800156c:	f043 0308 	orr.w	r3, r3, #8
 8001570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001572:	4b36      	ldr	r3, [pc, #216]	@ (800164c <MX_GPIO_Init+0x15c>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800157e:	2200      	movs	r2, #0
 8001580:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001584:	4832      	ldr	r0, [pc, #200]	@ (8001650 <MX_GPIO_Init+0x160>)
 8001586:	f004 f947 	bl	8005818 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001594:	f004 f940 	bl	8005818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 800159e:	482d      	ldr	r0, [pc, #180]	@ (8001654 <MX_GPIO_Init+0x164>)
 80015a0:	f004 f93a 	bl	8005818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2104      	movs	r1, #4
 80015a8:	482b      	ldr	r0, [pc, #172]	@ (8001658 <MX_GPIO_Init+0x168>)
 80015aa:	f004 f935 	bl	8005818 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 80015ae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4822      	ldr	r0, [pc, #136]	@ (8001650 <MX_GPIO_Init+0x160>)
 80015c6:	f003 ffa5 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 80015ca:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 80015ce:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	481b      	ldr	r0, [pc, #108]	@ (8001650 <MX_GPIO_Init+0x160>)
 80015e4:	f003 ff96 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 80015e8:	f248 0320 	movw	r3, #32800	@ 0x8020
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001604:	f003 ff86 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 8001608:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 800160c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	480c      	ldr	r0, [pc, #48]	@ (8001654 <MX_GPIO_Init+0x164>)
 8001622:	f003 ff77 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001626:	2304      	movs	r3, #4
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4806      	ldr	r0, [pc, #24]	@ (8001658 <MX_GPIO_Init+0x168>)
 800163e:	f003 ff69 	bl	8005514 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001642:	bf00      	nop
 8001644:	3728      	adds	r7, #40	@ 0x28
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40021000 	.word	0x40021000
 8001650:	48000800 	.word	0x48000800
 8001654:	48000400 	.word	0x48000400
 8001658:	48000c00 	.word	0x48000c00

0800165c <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 8001664:	1d39      	adds	r1, r7, #4
 8001666:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800166a:	2201      	movs	r2, #1
 800166c:	4803      	ldr	r0, [pc, #12]	@ (800167c <__io_putchar+0x20>)
 800166e:	f008 f969 	bl	8009944 <HAL_UART_Transmit>

  return ch;
 8001672:	687b      	ldr	r3, [r7, #4]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000057c 	.word	0x2000057c

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <Error_Handler+0x8>

0800168c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <HAL_MspInit+0x54>)
 8001694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001696:	4a12      	ldr	r2, [pc, #72]	@ (80016e0 <HAL_MspInit+0x54>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6613      	str	r3, [r2, #96]	@ 0x60
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <HAL_MspInit+0x54>)
 80016a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <HAL_MspInit+0x54>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ae:	4a0c      	ldr	r2, [pc, #48]	@ (80016e0 <HAL_MspInit+0x54>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b6:	4b0a      	ldr	r3, [pc, #40]	@ (80016e0 <HAL_MspInit+0x54>)
 80016b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 fe80 	bl	80023c8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80016c8:	2000      	movs	r0, #0
 80016ca:	f000 fe91 	bl	80023f0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80016ce:	f000 fea3 	bl	8002418 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016d2:	f006 fcfb 	bl	80080cc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000

080016e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b0a0      	sub	sp, #128	@ 0x80
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001700:	2244      	movs	r2, #68	@ 0x44
 8001702:	2100      	movs	r1, #0
 8001704:	4618      	mov	r0, r3
 8001706:	f00d f935 	bl	800e974 <memset>
  if(hadc->Instance==ADC1)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001712:	f040 8082 	bne.w	800181a <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800171a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800171c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001720:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001722:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001726:	4618      	mov	r0, r3
 8001728:	f007 fa0e 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001732:	f7ff ffa5 	bl	8001680 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001736:	4b8b      	ldr	r3, [pc, #556]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3301      	adds	r3, #1
 800173c:	4a89      	ldr	r2, [pc, #548]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 800173e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001740:	4b88      	ldr	r3, [pc, #544]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d10b      	bne.n	8001760 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001748:	4b87      	ldr	r3, [pc, #540]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174c:	4a86      	ldr	r2, [pc, #536]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800174e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001754:	4b84      	ldr	r3, [pc, #528]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001760:	4b81      	ldr	r3, [pc, #516]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	4a80      	ldr	r2, [pc, #512]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001766:	f043 0304 	orr.w	r3, r3, #4
 800176a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176c:	4b7e      	ldr	r3, [pc, #504]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	623b      	str	r3, [r7, #32]
 8001776:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001778:	4b7b      	ldr	r3, [pc, #492]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177c:	4a7a      	ldr	r2, [pc, #488]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001784:	4b78      	ldr	r3, [pc, #480]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	61fb      	str	r3, [r7, #28]
 800178e:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001790:	230f      	movs	r3, #15
 8001792:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001794:	2303      	movs	r3, #3
 8001796:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80017a0:	4619      	mov	r1, r3
 80017a2:	4872      	ldr	r0, [pc, #456]	@ (800196c <HAL_ADC_MspInit+0x288>)
 80017a4:	f003 feb6 	bl	8005514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 80017a8:	2303      	movs	r3, #3
 80017aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ac:	2303      	movs	r3, #3
 80017ae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80017b8:	4619      	mov	r1, r3
 80017ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017be:	f003 fea9 	bl	8005514 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017c2:	4b6b      	ldr	r3, [pc, #428]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017c4:	4a6b      	ldr	r2, [pc, #428]	@ (8001974 <HAL_ADC_MspInit+0x290>)
 80017c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017c8:	4b69      	ldr	r3, [pc, #420]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017ca:	2205      	movs	r2, #5
 80017cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ce:	4b68      	ldr	r3, [pc, #416]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d4:	4b66      	ldr	r3, [pc, #408]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017da:	4b65      	ldr	r3, [pc, #404]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017dc:	2280      	movs	r2, #128	@ 0x80
 80017de:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017e0:	4b63      	ldr	r3, [pc, #396]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017e6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017e8:	4b61      	ldr	r3, [pc, #388]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017ee:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017f0:	4b5f      	ldr	r3, [pc, #380]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017f2:	2220      	movs	r2, #32
 80017f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017f6:	4b5e      	ldr	r3, [pc, #376]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017fc:	485c      	ldr	r0, [pc, #368]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 80017fe:	f002 fee3 	bl	80045c8 <HAL_DMA_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001808:	f7ff ff3a 	bl	8001680 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a58      	ldr	r2, [pc, #352]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 8001810:	655a      	str	r2, [r3, #84]	@ 0x54
 8001812:	4a57      	ldr	r2, [pc, #348]	@ (8001970 <HAL_ADC_MspInit+0x28c>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001818:	e09f      	b.n	800195a <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a56      	ldr	r2, [pc, #344]	@ (8001978 <HAL_ADC_MspInit+0x294>)
 8001820:	4293      	cmp	r3, r2
 8001822:	f040 809a 	bne.w	800195a <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800182a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800182c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001830:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001832:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001836:	4618      	mov	r0, r3
 8001838:	f007 f986 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_ADC_MspInit+0x162>
      Error_Handler();
 8001842:	f7ff ff1d 	bl	8001680 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001846:	4b47      	ldr	r3, [pc, #284]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3301      	adds	r3, #1
 800184c:	4a45      	ldr	r2, [pc, #276]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 800184e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001850:	4b44      	ldr	r3, [pc, #272]	@ (8001964 <HAL_ADC_MspInit+0x280>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d10b      	bne.n	8001870 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001858:	4b43      	ldr	r3, [pc, #268]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800185a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185c:	4a42      	ldr	r2, [pc, #264]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800185e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001862:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001864:	4b40      	ldr	r3, [pc, #256]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001868:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001870:	4b3d      	ldr	r3, [pc, #244]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001874:	4a3c      	ldr	r2, [pc, #240]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187c:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800187e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	617b      	str	r3, [r7, #20]
 8001886:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001888:	4b37      	ldr	r3, [pc, #220]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800188a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188c:	4a36      	ldr	r2, [pc, #216]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 800188e:	f043 0304 	orr.w	r3, r3, #4
 8001892:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001894:	4b34      	ldr	r3, [pc, #208]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 8001896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a0:	4b31      	ldr	r3, [pc, #196]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 80018a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a4:	4a30      	ldr	r2, [pc, #192]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 80018a6:	f043 0302 	orr.w	r3, r3, #2
 80018aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <HAL_ADC_MspInit+0x284>)
 80018ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 80018b8:	2390      	movs	r3, #144	@ 0x90
 80018ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018bc:	2303      	movs	r3, #3
 80018be:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018c8:	4619      	mov	r1, r3
 80018ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ce:	f003 fe21 	bl	8005514 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 80018d2:	2330      	movs	r3, #48	@ 0x30
 80018d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d6:	2303      	movs	r3, #3
 80018d8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018de:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018e2:	4619      	mov	r1, r3
 80018e4:	4821      	ldr	r0, [pc, #132]	@ (800196c <HAL_ADC_MspInit+0x288>)
 80018e6:	f003 fe15 	bl	8005514 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 80018ea:	f648 0304 	movw	r3, #34820	@ 0x8804
 80018ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f0:	2303      	movs	r3, #3
 80018f2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018fc:	4619      	mov	r1, r3
 80018fe:	481f      	ldr	r0, [pc, #124]	@ (800197c <HAL_ADC_MspInit+0x298>)
 8001900:	f003 fe08 	bl	8005514 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001904:	4b1e      	ldr	r3, [pc, #120]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001906:	4a1f      	ldr	r2, [pc, #124]	@ (8001984 <HAL_ADC_MspInit+0x2a0>)
 8001908:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 800190c:	2224      	movs	r2, #36	@ 0x24
 800190e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001910:	4b1b      	ldr	r3, [pc, #108]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001918:	2200      	movs	r2, #0
 800191a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800191c:	4b18      	ldr	r3, [pc, #96]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 800191e:	2280      	movs	r2, #128	@ 0x80
 8001920:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001922:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001928:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800192a:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 800192c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001930:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001934:	2220      	movs	r2, #32
 8001936:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 800193a:	2200      	movs	r2, #0
 800193c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800193e:	4810      	ldr	r0, [pc, #64]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001940:	f002 fe42 	bl	80045c8 <HAL_DMA_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 800194a:	f7ff fe99 	bl	8001680 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a0b      	ldr	r2, [pc, #44]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001952:	655a      	str	r2, [r3, #84]	@ 0x54
 8001954:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <HAL_ADC_MspInit+0x29c>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800195a:	bf00      	nop
 800195c:	3780      	adds	r7, #128	@ 0x80
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000610 	.word	0x20000610
 8001968:	40021000 	.word	0x40021000
 800196c:	48000800 	.word	0x48000800
 8001970:	2000033c 	.word	0x2000033c
 8001974:	40020008 	.word	0x40020008
 8001978:	50000100 	.word	0x50000100
 800197c:	48000400 	.word	0x48000400
 8001980:	2000039c 	.word	0x2000039c
 8001984:	4002001c 	.word	0x4002001c

08001988 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	@ 0x30
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 031c 	add.w	r3, r7, #28
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a4d      	ldr	r2, [pc, #308]	@ (8001adc <HAL_COMP_MspInit+0x154>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d135      	bne.n	8001a16 <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	4b4d      	ldr	r3, [pc, #308]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ae:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	61bb      	str	r3, [r7, #24]
 80019c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	4b47      	ldr	r3, [pc, #284]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c6:	4a46      	ldr	r2, [pc, #280]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ce:	4b44      	ldr	r3, [pc, #272]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 80019d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019da:	2340      	movs	r3, #64	@ 0x40
 80019dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 80019ea:	2308      	movs	r3, #8
 80019ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 031c 	add.w	r3, r7, #28
 80019f2:	4619      	mov	r1, r3
 80019f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019f8:	f003 fd8c 	bl	8005514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a00:	2303      	movs	r3, #3
 8001a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	f107 031c 	add.w	r3, r7, #28
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4835      	ldr	r0, [pc, #212]	@ (8001ae4 <HAL_COMP_MspInit+0x15c>)
 8001a10:	f003 fd80 	bl	8005514 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001a14:	e05d      	b.n	8001ad2 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a33      	ldr	r2, [pc, #204]	@ (8001ae8 <HAL_COMP_MspInit+0x160>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d12a      	bne.n	8001a76 <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	4b2f      	ldr	r3, [pc, #188]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a24:	4a2e      	ldr	r2, [pc, #184]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 8001a48:	2308      	movs	r3, #8
 8001a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	4619      	mov	r1, r3
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a56:	f003 fd5d 	bl	8005514 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a5a:	2308      	movs	r3, #8
 8001a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a66:	f107 031c 	add.w	r3, r7, #28
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a70:	f003 fd50 	bl	8005514 <HAL_GPIO_Init>
}
 8001a74:	e02d      	b.n	8001ad2 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001aec <HAL_COMP_MspInit+0x164>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d128      	bne.n	8001ad2 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a80:	4b17      	ldr	r3, [pc, #92]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a84:	4a16      	ldr	r2, [pc, #88]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a86:	f043 0302 	orr.w	r3, r3, #2
 8001a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ae0 <HAL_COMP_MspInit+0x158>)
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	480e      	ldr	r0, [pc, #56]	@ (8001ae4 <HAL_COMP_MspInit+0x15c>)
 8001aac:	f003 fd32 	bl	8005514 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ab0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 8001ac2:	2308      	movs	r3, #8
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	4619      	mov	r1, r3
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <HAL_COMP_MspInit+0x15c>)
 8001ace:	f003 fd21 	bl	8005514 <HAL_GPIO_Init>
}
 8001ad2:	bf00      	nop
 8001ad4:	3730      	adds	r7, #48	@ 0x30
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40010200 	.word	0x40010200
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	48000400 	.word	0x48000400
 8001ae8:	40010204 	.word	0x40010204
 8001aec:	4001020c 	.word	0x4001020c

08001af0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <HAL_CRC_MspInit+0x38>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d10b      	bne.n	8001b1a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_CRC_MspInit+0x3c>)
 8001b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b06:	4a09      	ldr	r2, [pc, #36]	@ (8001b2c <HAL_CRC_MspInit+0x3c>)
 8001b08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b0c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b0e:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <HAL_CRC_MspInit+0x3c>)
 8001b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40023000 	.word	0x40023000
 8001b2c:	40021000 	.word	0x40021000

08001b30 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a13      	ldr	r2, [pc, #76]	@ (8001b8c <HAL_DAC_MspInit+0x5c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d10c      	bne.n	8001b5c <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001b42:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4e:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001b5a:	e010      	b.n	8001b7e <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a0c      	ldr	r2, [pc, #48]	@ (8001b94 <HAL_DAC_MspInit+0x64>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d10b      	bne.n	8001b7e <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6a:	4a09      	ldr	r2, [pc, #36]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b72:	4b07      	ldr	r3, [pc, #28]	@ (8001b90 <HAL_DAC_MspInit+0x60>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	50000800 	.word	0x50000800
 8001b90:	40021000 	.word	0x40021000
 8001b94:	50001000 	.word	0x50001000

08001b98 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b09a      	sub	sp, #104	@ 0x68
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bb0:	f107 0310 	add.w	r3, r7, #16
 8001bb4:	2244      	movs	r2, #68	@ 0x44
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f00c fedb 	bl	800e974 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a23      	ldr	r2, [pc, #140]	@ (8001c50 <HAL_FDCAN_MspInit+0xb8>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d13f      	bne.n	8001c48 <HAL_FDCAN_MspInit+0xb0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bcc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd2:	f107 0310 	add.w	r3, r7, #16
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f006 ffb6 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 8001be2:	f7ff fd4d 	bl	8001680 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001be6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bea:	4a1a      	ldr	r2, [pc, #104]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001bec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	4a14      	ldr	r2, [pc, #80]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0a:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_FDCAN_MspInit+0xbc>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c1a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001c28:	2309      	movs	r3, #9
 8001c2a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c30:	4619      	mov	r1, r3
 8001c32:	4809      	ldr	r0, [pc, #36]	@ (8001c58 <HAL_FDCAN_MspInit+0xc0>)
 8001c34:	f003 fc6e 	bl	8005514 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	2015      	movs	r0, #21
 8001c3e:	f002 f9c0 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001c42:	2015      	movs	r0, #21
 8001c44:	f002 f9d7 	bl	8003ff6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001c48:	bf00      	nop
 8001c4a:	3768      	adds	r7, #104	@ 0x68
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40006400 	.word	0x40006400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000400 	.word	0x48000400

08001c5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b09a      	sub	sp, #104	@ 0x68
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c74:	f107 0310 	add.w	r3, r7, #16
 8001c78:	2244      	movs	r2, #68	@ 0x44
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f00c fe79 	bl	800e974 <memset>
  if(hi2c->Instance==I2C2)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a1f      	ldr	r2, [pc, #124]	@ (8001d04 <HAL_I2C_MspInit+0xa8>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d137      	bne.n	8001cfc <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c8c:	2380      	movs	r3, #128	@ 0x80
 8001c8e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c94:	f107 0310 	add.w	r3, r7, #16
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f006 ff55 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ca4:	f7ff fcec 	bl	8001680 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca8:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cac:	4a16      	ldr	r2, [pc, #88]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb4:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cc0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cc4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cc6:	2312      	movs	r3, #18
 8001cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce0:	f003 fc18 	bl	8005514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ce4:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	4a07      	ldr	r2, [pc, #28]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001cea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf0:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_I2C_MspInit+0xac>)
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001cfc:	bf00      	nop
 8001cfe:	3768      	adds	r7, #104	@ 0x68
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40005800 	.word	0x40005800
 8001d08:	40021000 	.word	0x40021000

08001d0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b09a      	sub	sp, #104	@ 0x68
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d24:	f107 0310 	add.w	r3, r7, #16
 8001d28:	2244      	movs	r2, #68	@ 0x44
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f00c fe21 	bl	800e974 <memset>
  if(huart->Instance==USART1)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a1e      	ldr	r2, [pc, #120]	@ (8001db0 <HAL_UART_MspInit+0xa4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d135      	bne.n	8001da8 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f006 fefd 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d54:	f7ff fc94 	bl	8001680 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d58:	4b16      	ldr	r3, [pc, #88]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d5c:	4a15      	ldr	r2, [pc, #84]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d62:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d70:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d74:	4a0f      	ldr	r2, [pc, #60]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d76:	f043 0302 	orr.w	r3, r3, #2
 8001d7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_UART_MspInit+0xa8>)
 8001d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d88:	23c0      	movs	r3, #192	@ 0xc0
 8001d8a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d98:	2307      	movs	r3, #7
 8001d9a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001da0:	4619      	mov	r1, r3
 8001da2:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <HAL_UART_MspInit+0xac>)
 8001da4:	f003 fbb6 	bl	8005514 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001da8:	bf00      	nop
 8001daa:	3768      	adds	r7, #104	@ 0x68
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40013800 	.word	0x40013800
 8001db4:	40021000 	.word	0x40021000
 8001db8:	48000400 	.word	0x48000400

08001dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <NMI_Handler+0x4>

08001dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <HardFault_Handler+0x4>

08001dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <MemManage_Handler+0x4>

08001dd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <BusFault_Handler+0x4>

08001ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <UsageFault_Handler+0x4>

08001de4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e12:	f000 fa99 	bl	8002348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <DMA1_Channel1_IRQHandler+0x10>)
 8001e22:	f002 fd5b 	bl	80048dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000033c 	.word	0x2000033c

08001e30 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001e34:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <DMA1_Channel2_IRQHandler+0x10>)
 8001e36:	f002 fd51 	bl	80048dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	2000039c 	.word	0x2000039c

08001e44 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <USB_LP_IRQHandler+0x10>)
 8001e4a:	f004 fc89 	bl	8006760 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	2000138c 	.word	0x2000138c

08001e58 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001e5c:	4802      	ldr	r0, [pc, #8]	@ (8001e68 <FDCAN1_IT0_IRQHandler+0x10>)
 8001e5e:	f003 f971 	bl	8005144 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200004b4 	.word	0x200004b4

08001e6c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e70:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <SPI1_IRQHandler+0x10>)
 8001e72:	f007 fa85 	bl	8009380 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	200001fc 	.word	0x200001fc

08001e80 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	e00a      	b.n	8001ea8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e92:	f3af 8000 	nop.w
 8001e96:	4601      	mov	r1, r0
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	60ba      	str	r2, [r7, #8]
 8001e9e:	b2ca      	uxtb	r2, r1
 8001ea0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	dbf0      	blt.n	8001e92 <_read+0x12>
  }

  return len;
 8001eb0:	687b      	ldr	r3, [r7, #4]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b086      	sub	sp, #24
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	60f8      	str	r0, [r7, #12]
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	e009      	b.n	8001ee0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	60ba      	str	r2, [r7, #8]
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fbc1 	bl	800165c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	3301      	adds	r3, #1
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	dbf1      	blt.n	8001ecc <_write+0x12>
  }
  return len;
 8001ee8:	687b      	ldr	r3, [r7, #4]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <_close>:

int _close(int file)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <_isatty>:

int _isatty(int file)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f32:	2301      	movs	r3, #1
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
	...

08001f5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f64:	4a14      	ldr	r2, [pc, #80]	@ (8001fb8 <_sbrk+0x5c>)
 8001f66:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <_sbrk+0x60>)
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f70:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <_sbrk+0x64>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d102      	bne.n	8001f7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f78:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <_sbrk+0x64>)
 8001f7a:	4a12      	ldr	r2, [pc, #72]	@ (8001fc4 <_sbrk+0x68>)
 8001f7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <_sbrk+0x64>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4413      	add	r3, r2
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d207      	bcs.n	8001f9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f8c:	f00c fd40 	bl	800ea10 <__errno>
 8001f90:	4603      	mov	r3, r0
 8001f92:	220c      	movs	r2, #12
 8001f94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f96:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9a:	e009      	b.n	8001fb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <_sbrk+0x64>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fa2:	4b07      	ldr	r3, [pc, #28]	@ (8001fc0 <_sbrk+0x64>)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4413      	add	r3, r2
 8001faa:	4a05      	ldr	r2, [pc, #20]	@ (8001fc0 <_sbrk+0x64>)
 8001fac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fae:	68fb      	ldr	r3, [r7, #12]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20008000 	.word	0x20008000
 8001fbc:	00000400 	.word	0x00000400
 8001fc0:	20000614 	.word	0x20000614
 8001fc4:	200019d8 	.word	0x200019d8

08001fc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <SystemInit+0x20>)
 8001fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fd2:	4a05      	ldr	r2, [pc, #20]	@ (8001fe8 <SystemInit+0x20>)
 8001fd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fec:	480d      	ldr	r0, [pc, #52]	@ (8002024 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fee:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ff0:	f7ff ffea 	bl	8001fc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ff4:	480c      	ldr	r0, [pc, #48]	@ (8002028 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ff6:	490d      	ldr	r1, [pc, #52]	@ (800202c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8002030 <LoopForever+0xe>)
  movs r3, #0
 8001ffa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ffc:	e002      	b.n	8002004 <LoopCopyDataInit>

08001ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002002:	3304      	adds	r3, #4

08002004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002008:	d3f9      	bcc.n	8001ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <LoopForever+0x12>)
  ldr r4, =_ebss
 800200c:	4c0a      	ldr	r4, [pc, #40]	@ (8002038 <LoopForever+0x16>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002010:	e001      	b.n	8002016 <LoopFillZerobss>

08002012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002014:	3204      	adds	r2, #4

08002016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002018:	d3fb      	bcc.n	8002012 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800201a:	f00c fcff 	bl	800ea1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800201e:	f7fe fe23 	bl	8000c68 <main>

08002022 <LoopForever>:

LoopForever:
    b LoopForever
 8002022:	e7fe      	b.n	8002022 <LoopForever>
  ldr   r0, =_estack
 8002024:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800202c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002030:	0800f63c 	.word	0x0800f63c
  ldr r2, =_sbss
 8002034:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002038:	200019d4 	.word	0x200019d4

0800203c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800203c:	e7fe      	b.n	800203c <ADC1_2_IRQHandler>
	...

08002040 <systemTask>:

uint8_t can_buf[8] = {0};

bool config_saved = 0;

void systemTask(){
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	//FDCAN_SendMessage(1, can_buf, 8);
	HAL_IWDG_Refresh(&hiwdg);
 8002044:	4807      	ldr	r0, [pc, #28]	@ (8002064 <systemTask+0x24>)
 8002046:	f004 fa8b 	bl	8006560 <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 800204a:	2207      	movs	r2, #7
 800204c:	4906      	ldr	r1, [pc, #24]	@ (8002068 <systemTask+0x28>)
 800204e:	4807      	ldr	r0, [pc, #28]	@ (800206c <systemTask+0x2c>)
 8002050:	f000 fdce 	bl	8002bf0 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8002054:	2205      	movs	r2, #5
 8002056:	4906      	ldr	r1, [pc, #24]	@ (8002070 <systemTask+0x30>)
 8002058:	4806      	ldr	r0, [pc, #24]	@ (8002074 <systemTask+0x34>)
 800205a:	f000 fdc9 	bl	8002bf0 <HAL_ADC_Start_DMA>
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	2000056c 	.word	0x2000056c
 8002068:	20000684 	.word	0x20000684
 800206c:	20000264 	.word	0x20000264
 8002070:	200006a0 	.word	0x200006a0
 8002074:	200002d0 	.word	0x200002d0

08002078 <systemInit>:

void systemInit(){
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 800207e:	2320      	movs	r3, #32
 8002080:	9301      	str	r3, [sp, #4]
 8002082:	2302      	movs	r3, #2
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800208a:	22a0      	movs	r2, #160	@ 0xa0
 800208c:	4945      	ldr	r1, [pc, #276]	@ (80021a4 <systemInit+0x12c>)
 800208e:	4846      	ldr	r0, [pc, #280]	@ (80021a8 <systemInit+0x130>)
 8002090:	f7fe fbbe 	bl	8000810 <eepromInit>
 8002094:	4603      	mov	r3, r0
 8002096:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d02e      	beq.n	80020fc <systemInit+0x84>
		if(ee == EE_ERROR){
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d10b      	bne.n	80020bc <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 80020a4:	4841      	ldr	r0, [pc, #260]	@ (80021ac <systemInit+0x134>)
 80020a6:	f00c fb85 	bl	800e7b4 <puts>
			HAL_IWDG_Refresh(&hiwdg);
 80020aa:	4841      	ldr	r0, [pc, #260]	@ (80021b0 <systemInit+0x138>)
 80020ac:	f004 fa58 	bl	8006560 <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 80020b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020b4:	f000 f966 	bl	8002384 <HAL_Delay>
			Error_Handler();
 80020b8:	f7ff fae2 	bl	8001680 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d11f      	bne.n	8002102 <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 80020c2:	483c      	ldr	r0, [pc, #240]	@ (80021b4 <systemInit+0x13c>)
 80020c4:	f00c fb76 	bl	800e7b4 <puts>
			HAL_Delay(100);
 80020c8:	2064      	movs	r0, #100	@ 0x64
 80020ca:	f000 f95b 	bl	8002384 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 80020ce:	4836      	ldr	r0, [pc, #216]	@ (80021a8 <systemInit+0x130>)
 80020d0:	f7fe fc5c 	bl	800098c <eepromFormat>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00c      	beq.n	80020f4 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 80020da:	4837      	ldr	r0, [pc, #220]	@ (80021b8 <systemInit+0x140>)
 80020dc:	f00c fb6a 	bl	800e7b4 <puts>
				HAL_IWDG_Refresh(&hiwdg);
 80020e0:	4833      	ldr	r0, [pc, #204]	@ (80021b0 <systemInit+0x138>)
 80020e2:	f004 fa3d 	bl	8006560 <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 80020e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020ea:	f000 f94b 	bl	8002384 <HAL_Delay>
				Error_Handler();
 80020ee:	f7ff fac7 	bl	8001680 <Error_Handler>
 80020f2:	e006      	b.n	8002102 <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 80020f4:	4831      	ldr	r0, [pc, #196]	@ (80021bc <systemInit+0x144>)
 80020f6:	f00c fb5d 	bl	800e7b4 <puts>
 80020fa:	e002      	b.n	8002102 <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 80020fc:	4830      	ldr	r0, [pc, #192]	@ (80021c0 <systemInit+0x148>)
 80020fe:	f00c fb59 	bl	800e7b4 <puts>

	uint32_t res = BSP_SPI1_Init();
 8002102:	f7fe fce3 	bl	8000acc <BSP_SPI1_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 800210a:	6839      	ldr	r1, [r7, #0]
 800210c:	482d      	ldr	r0, [pc, #180]	@ (80021c4 <systemInit+0x14c>)
 800210e:	f00c fae9 	bl	800e6e4 <iprintf>

	FDCAN_Init();
 8002112:	f7fe fc95 	bl	8000a40 <FDCAN_Init>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002116:	217f      	movs	r1, #127	@ 0x7f
 8002118:	482b      	ldr	r0, [pc, #172]	@ (80021c8 <systemInit+0x150>)
 800211a:	f001 fbed 	bl	80038f8 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800211e:	217f      	movs	r1, #127	@ 0x7f
 8002120:	482a      	ldr	r0, [pc, #168]	@ (80021cc <systemInit+0x154>)
 8002122:	f001 fbe9 	bl	80038f8 <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 8002126:	4822      	ldr	r0, [pc, #136]	@ (80021b0 <systemInit+0x138>)
 8002128:	f004 fa1a 	bl	8006560 <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 800212c:	2340      	movs	r3, #64	@ 0x40
 800212e:	4a28      	ldr	r2, [pc, #160]	@ (80021d0 <systemInit+0x158>)
 8002130:	4928      	ldr	r1, [pc, #160]	@ (80021d4 <systemInit+0x15c>)
 8002132:	4829      	ldr	r0, [pc, #164]	@ (80021d8 <systemInit+0x160>)
 8002134:	f7fe fa5a 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8002138:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800213c:	4a27      	ldr	r2, [pc, #156]	@ (80021dc <systemInit+0x164>)
 800213e:	4925      	ldr	r1, [pc, #148]	@ (80021d4 <systemInit+0x15c>)
 8002140:	4827      	ldr	r0, [pc, #156]	@ (80021e0 <systemInit+0x168>)
 8002142:	f7fe fa53 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 8002146:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800214a:	4a21      	ldr	r2, [pc, #132]	@ (80021d0 <systemInit+0x158>)
 800214c:	4921      	ldr	r1, [pc, #132]	@ (80021d4 <systemInit+0x15c>)
 800214e:	4825      	ldr	r0, [pc, #148]	@ (80021e4 <systemInit+0x16c>)
 8002150:	f7fe fa4c 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 8002154:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	4a1d      	ldr	r2, [pc, #116]	@ (80021d0 <systemInit+0x158>)
 800215c:	491d      	ldr	r1, [pc, #116]	@ (80021d4 <systemInit+0x15c>)
 800215e:	4822      	ldr	r0, [pc, #136]	@ (80021e8 <systemInit+0x170>)
 8002160:	f7fe fa66 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 8002164:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002168:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800216c:	4a1b      	ldr	r2, [pc, #108]	@ (80021dc <systemInit+0x164>)
 800216e:	4919      	ldr	r1, [pc, #100]	@ (80021d4 <systemInit+0x15c>)
 8002170:	481e      	ldr	r0, [pc, #120]	@ (80021ec <systemInit+0x174>)
 8002172:	f7fe fa5d 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 8002176:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800217a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800217e:	4a14      	ldr	r2, [pc, #80]	@ (80021d0 <systemInit+0x158>)
 8002180:	4914      	ldr	r1, [pc, #80]	@ (80021d4 <systemInit+0x15c>)
 8002182:	481b      	ldr	r0, [pc, #108]	@ (80021f0 <systemInit+0x178>)
 8002184:	f7fe fa54 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
	HAL_IWDG_Refresh(&hiwdg);
 8002188:	4809      	ldr	r0, [pc, #36]	@ (80021b0 <systemInit+0x138>)
 800218a:	f004 f9e9 	bl	8006560 <HAL_IWDG_Refresh>

	HAL_Delay(500);
 800218e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002192:	f000 f8f7 	bl	8002384 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 8002196:	4806      	ldr	r0, [pc, #24]	@ (80021b0 <systemInit+0x138>)
 8002198:	f004 f9e2 	bl	8006560 <HAL_IWDG_Refresh>
}
 800219c:	bf00      	nop
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000518 	.word	0x20000518
 80021a8:	20000618 	.word	0x20000618
 80021ac:	0800f490 	.word	0x0800f490
 80021b0:	2000056c 	.word	0x2000056c
 80021b4:	0800f4c0 	.word	0x0800f4c0
 80021b8:	0800f4d4 	.word	0x0800f4d4
 80021bc:	0800f510 	.word	0x0800f510
 80021c0:	0800f524 	.word	0x0800f524
 80021c4:	0800f548 	.word	0x0800f548
 80021c8:	20000264 	.word	0x20000264
 80021cc:	200002d0 	.word	0x200002d0
 80021d0:	48000800 	.word	0x48000800
 80021d4:	200001fc 	.word	0x200001fc
 80021d8:	20000624 	.word	0x20000624
 80021dc:	48000400 	.word	0x48000400
 80021e0:	20000630 	.word	0x20000630
 80021e4:	2000063c 	.word	0x2000063c
 80021e8:	20000648 	.word	0x20000648
 80021ec:	2000065c 	.word	0x2000065c
 80021f0:	20000670 	.word	0x20000670

080021f4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a06      	ldr	r2, [pc, #24]	@ (8002218 <HAL_ADC_ConvCpltCallback+0x24>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d105      	bne.n	8002210 <HAL_ADC_ConvCpltCallback+0x1c>
 8002204:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800220c:	f003 fb1c 	bl	8005848 <HAL_GPIO_TogglePin>
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000264 	.word	0x20000264

0800221c <HAL_FDCAN_RxFifo0Callback>:
/**
 * @brief FDCAN1 RX FIFO 0 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo0ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b09c      	sub	sp, #112	@ 0x70
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0) {
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d013      	beq.n	8002258 <HAL_FDCAN_RxFifo0Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 0
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8002230:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002234:	f107 0208 	add.w	r2, r7, #8
 8002238:	2140      	movs	r1, #64	@ 0x40
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f002 fe7a 	bl	8004f34 <HAL_FDCAN_GetRxMessage>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d108      	bne.n	8002258 <HAL_FDCAN_RxFifo0Callback+0x3c>
            // Process the received message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 8002246:	68b8      	ldr	r0, [r7, #8]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	0c1b      	lsrs	r3, r3, #16
 800224c:	b2da      	uxtb	r2, r3
 800224e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002252:	4619      	mov	r1, r3
 8002254:	f7fe fc1c 	bl	8000a90 <ProcessFDCANMessage>
        }
    }
}
 8002258:	bf00      	nop
 800225a:	3770      	adds	r7, #112	@ 0x70
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_FDCAN_RxFifo1Callback>:
/**
 * @brief FDCAN1 RX FIFO 1 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo1ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b09c      	sub	sp, #112	@ 0x70
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
    if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != 0) {
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	d013      	beq.n	800229c <HAL_FDCAN_RxFifo1Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 1
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader, RxData) == HAL_OK) {
 8002274:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002278:	f107 0208 	add.w	r2, r7, #8
 800227c:	2141      	movs	r1, #65	@ 0x41
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f002 fe58 	bl	8004f34 <HAL_FDCAN_GetRxMessage>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d108      	bne.n	800229c <HAL_FDCAN_RxFifo1Callback+0x3c>
            // Process message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 800228a:	68b8      	ldr	r0, [r7, #8]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	0c1b      	lsrs	r3, r3, #16
 8002290:	b2da      	uxtb	r2, r3
 8002292:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002296:	4619      	mov	r1, r3
 8002298:	f7fe fbfa 	bl	8000a90 <ProcessFDCANMessage>
        }
    }
}
 800229c:	bf00      	nop
 800229e:	3770      	adds	r7, #112	@ 0x70
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022ae:	2003      	movs	r0, #3
 80022b0:	f001 fe7c 	bl	8003fac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022b4:	200f      	movs	r0, #15
 80022b6:	f000 f80d 	bl	80022d4 <HAL_InitTick>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	e001      	b.n	80022ca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022c6:	f7ff f9e1 	bl	800168c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022ca:	79fb      	ldrb	r3, [r7, #7]

}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80022e0:	4b16      	ldr	r3, [pc, #88]	@ (800233c <HAL_InitTick+0x68>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d022      	beq.n	800232e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80022e8:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <HAL_InitTick+0x6c>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b13      	ldr	r3, [pc, #76]	@ (800233c <HAL_InitTick+0x68>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80022f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fc:	4618      	mov	r0, r3
 80022fe:	f001 fe88 	bl	8004012 <HAL_SYSTICK_Config>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10f      	bne.n	8002328 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b0f      	cmp	r3, #15
 800230c:	d809      	bhi.n	8002322 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230e:	2200      	movs	r2, #0
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	f04f 30ff 	mov.w	r0, #4294967295
 8002316:	f001 fe54 	bl	8003fc2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800231a:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_InitTick+0x70>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e007      	b.n	8002332 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	73fb      	strb	r3, [r7, #15]
 8002326:	e004      	b.n	8002332 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	e001      	b.n	8002332 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002332:	7bfb      	ldrb	r3, [r7, #15]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000008 	.word	0x20000008
 8002340:	20000000 	.word	0x20000000
 8002344:	20000004 	.word	0x20000004

08002348 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <HAL_IncTick+0x1c>)
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4b05      	ldr	r3, [pc, #20]	@ (8002368 <HAL_IncTick+0x20>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4413      	add	r3, r2
 8002356:	4a03      	ldr	r2, [pc, #12]	@ (8002364 <HAL_IncTick+0x1c>)
 8002358:	6013      	str	r3, [r2, #0]
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	200006b4 	.word	0x200006b4
 8002368:	20000008 	.word	0x20000008

0800236c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  return uwTick;
 8002370:	4b03      	ldr	r3, [pc, #12]	@ (8002380 <HAL_GetTick+0x14>)
 8002372:	681b      	ldr	r3, [r3, #0]
}
 8002374:	4618      	mov	r0, r3
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	200006b4 	.word	0x200006b4

08002384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800238c:	f7ff ffee 	bl	800236c <HAL_GetTick>
 8002390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239c:	d004      	beq.n	80023a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800239e:	4b09      	ldr	r3, [pc, #36]	@ (80023c4 <HAL_Delay+0x40>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	4413      	add	r3, r2
 80023a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023a8:	bf00      	nop
 80023aa:	f7ff ffdf 	bl	800236c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d8f7      	bhi.n	80023aa <HAL_Delay+0x26>
  {
  }
}
 80023ba:	bf00      	nop
 80023bc:	bf00      	nop
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000008 	.word	0x20000008

080023c8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023d8:	4904      	ldr	r1, [pc, #16]	@ (80023ec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40010030 	.word	0x40010030

080023f0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 0202 	bic.w	r2, r3, #2
 8002400:	4904      	ldr	r1, [pc, #16]	@ (8002414 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4313      	orrs	r3, r2
 8002406:	600b      	str	r3, [r1, #0]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	40010030 	.word	0x40010030

08002418 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800241e:	4b0f      	ldr	r3, [pc, #60]	@ (800245c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a0e      	ldr	r2, [pc, #56]	@ (800245c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800242a:	f7ff ff9f 	bl	800236c <HAL_GetTick>
 800242e:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002430:	e008      	b.n	8002444 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8002432:	f7ff ff9b 	bl	800236c <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b0a      	cmp	r3, #10
 800243e:	d901      	bls.n	8002444 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e006      	b.n	8002452 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002444:	4b05      	ldr	r3, [pc, #20]	@ (800245c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0308 	and.w	r3, r3, #8
 800244c:	2b00      	cmp	r3, #0
 800244e:	d0f0      	beq.n	8002432 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40010030 	.word	0x40010030

08002460 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	609a      	str	r2, [r3, #8]
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	609a      	str	r2, [r3, #8]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
 80024d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	3360      	adds	r3, #96	@ 0x60
 80024da:	461a      	mov	r2, r3
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4b08      	ldr	r3, [pc, #32]	@ (800250c <LL_ADC_SetOffset+0x44>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002500:	bf00      	nop
 8002502:	371c      	adds	r7, #28
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	03fff000 	.word	0x03fff000

08002510 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3360      	adds	r3, #96	@ 0x60
 800251e:	461a      	mov	r2, r3
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800253c:	b480      	push	{r7}
 800253e:	b087      	sub	sp, #28
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	3360      	adds	r3, #96	@ 0x60
 800254c:	461a      	mov	r2, r3
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	431a      	orrs	r2, r3
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002572:	b480      	push	{r7}
 8002574:	b087      	sub	sp, #28
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3360      	adds	r3, #96	@ 0x60
 8002582:	461a      	mov	r2, r3
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	431a      	orrs	r2, r3
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800259c:	bf00      	nop
 800259e:	371c      	adds	r7, #28
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	3360      	adds	r3, #96	@ 0x60
 80025b8:	461a      	mov	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	431a      	orrs	r2, r3
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80025d2:	bf00      	nop
 80025d4:	371c      	adds	r7, #28
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	695b      	ldr	r3, [r3, #20]
 80025ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	615a      	str	r2, [r3, #20]
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002618:	2301      	movs	r3, #1
 800261a:	e000      	b.n	800261e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800262a:	b480      	push	{r7}
 800262c:	b087      	sub	sp, #28
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3330      	adds	r3, #48	@ 0x30
 800263a:	461a      	mov	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	0a1b      	lsrs	r3, r3, #8
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	f003 030c 	and.w	r3, r3, #12
 8002646:	4413      	add	r3, r2
 8002648:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f003 031f 	and.w	r3, r3, #31
 8002654:	211f      	movs	r1, #31
 8002656:	fa01 f303 	lsl.w	r3, r1, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	401a      	ands	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	0e9b      	lsrs	r3, r3, #26
 8002662:	f003 011f 	and.w	r1, r3, #31
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	fa01 f303 	lsl.w	r3, r1, r3
 8002670:	431a      	orrs	r2, r3
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002676:	bf00      	nop
 8002678:	371c      	adds	r7, #28
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002682:	b480      	push	{r7}
 8002684:	b087      	sub	sp, #28
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3314      	adds	r3, #20
 8002692:	461a      	mov	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	0e5b      	lsrs	r3, r3, #25
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	4413      	add	r3, r2
 80026a0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	0d1b      	lsrs	r3, r3, #20
 80026aa:	f003 031f 	and.w	r3, r3, #31
 80026ae:	2107      	movs	r1, #7
 80026b0:	fa01 f303 	lsl.w	r3, r1, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	0d1b      	lsrs	r3, r3, #20
 80026bc:	f003 031f 	and.w	r3, r3, #31
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	fa01 f303 	lsl.w	r3, r1, r3
 80026c6:	431a      	orrs	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026cc:	bf00      	nop
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f0:	43db      	mvns	r3, r3
 80026f2:	401a      	ands	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0318 	and.w	r3, r3, #24
 80026fa:	4908      	ldr	r1, [pc, #32]	@ (800271c <LL_ADC_SetChannelSingleDiff+0x44>)
 80026fc:	40d9      	lsrs	r1, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	400b      	ands	r3, r1
 8002702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002706:	431a      	orrs	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800270e:	bf00      	nop
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	0007ffff 	.word	0x0007ffff

08002720 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 031f 	and.w	r3, r3, #31
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800274c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6093      	str	r3, [r2, #8]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002774:	d101      	bne.n	800277a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800279c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027c4:	d101      	bne.n	80027ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027c6:	2301      	movs	r3, #1
 80027c8:	e000      	b.n	80027cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027ec:	f043 0201 	orr.w	r2, r3, #1
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002810:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002814:	f043 0202 	orr.w	r2, r3, #2
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b01      	cmp	r3, #1
 800283a:	d101      	bne.n	8002840 <LL_ADC_IsEnabled+0x18>
 800283c:	2301      	movs	r3, #1
 800283e:	e000      	b.n	8002842 <LL_ADC_IsEnabled+0x1a>
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b02      	cmp	r3, #2
 8002860:	d101      	bne.n	8002866 <LL_ADC_IsDisableOngoing+0x18>
 8002862:	2301      	movs	r3, #1
 8002864:	e000      	b.n	8002868 <LL_ADC_IsDisableOngoing+0x1a>
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002884:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002888:	f043 0204 	orr.w	r2, r3, #4
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b04      	cmp	r3, #4
 80028ae:	d101      	bne.n	80028b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b083      	sub	sp, #12
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 0308 	and.w	r3, r3, #8
 80028d2:	2b08      	cmp	r3, #8
 80028d4:	d101      	bne.n	80028da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028e8:	b590      	push	{r4, r7, lr}
 80028ea:	b089      	sub	sp, #36	@ 0x24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e167      	b.n	8002bd2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290c:	2b00      	cmp	r3, #0
 800290e:	d109      	bne.n	8002924 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7fe fee7 	bl	80016e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff19 	bl	8002760 <LL_ADC_IsDeepPowerDownEnabled>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d004      	beq.n	800293e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff feff 	bl	800273c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff34 	bl	80027b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d115      	bne.n	800297a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ff18 	bl	8002788 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002958:	4ba0      	ldr	r3, [pc, #640]	@ (8002bdc <HAL_ADC_Init+0x2f4>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	099b      	lsrs	r3, r3, #6
 800295e:	4aa0      	ldr	r2, [pc, #640]	@ (8002be0 <HAL_ADC_Init+0x2f8>)
 8002960:	fba2 2303 	umull	r2, r3, r2, r3
 8002964:	099b      	lsrs	r3, r3, #6
 8002966:	3301      	adds	r3, #1
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800296c:	e002      	b.n	8002974 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	3b01      	subs	r3, #1
 8002972:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f9      	bne.n	800296e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff ff16 	bl	80027b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10d      	bne.n	80029a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298e:	f043 0210 	orr.w	r2, r3, #16
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299a:	f043 0201 	orr.w	r2, r3, #1
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff76 	bl	800289c <LL_ADC_REG_IsConversionOngoing>
 80029b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b6:	f003 0310 	and.w	r3, r3, #16
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f040 8100 	bne.w	8002bc0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 80fc 	bne.w	8002bc0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029d0:	f043 0202 	orr.w	r2, r3, #2
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff23 	bl	8002828 <LL_ADC_IsEnabled>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d111      	bne.n	8002a0c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029ec:	f7ff ff1c 	bl	8002828 <LL_ADC_IsEnabled>
 80029f0:	4604      	mov	r4, r0
 80029f2:	487c      	ldr	r0, [pc, #496]	@ (8002be4 <HAL_ADC_Init+0x2fc>)
 80029f4:	f7ff ff18 	bl	8002828 <LL_ADC_IsEnabled>
 80029f8:	4603      	mov	r3, r0
 80029fa:	4323      	orrs	r3, r4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d105      	bne.n	8002a0c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4619      	mov	r1, r3
 8002a06:	4878      	ldr	r0, [pc, #480]	@ (8002be8 <HAL_ADC_Init+0x300>)
 8002a08:	f7ff fd2a 	bl	8002460 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	7f5b      	ldrb	r3, [r3, #29]
 8002a10:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a16:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a1c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a22:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a2a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d106      	bne.n	8002a48 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	045b      	lsls	r3, r3, #17
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d009      	beq.n	8002a64 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a54:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	4b60      	ldr	r3, [pc, #384]	@ (8002bec <HAL_ADC_Init+0x304>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6812      	ldr	r2, [r2, #0]
 8002a72:	69b9      	ldr	r1, [r7, #24]
 8002a74:	430b      	orrs	r3, r1
 8002a76:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff15 	bl	80028c2 <LL_ADC_INJ_IsConversionOngoing>
 8002a98:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d16d      	bne.n	8002b7c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d16a      	bne.n	8002b7c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002aaa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ab2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ac2:	f023 0302 	bic.w	r3, r3, #2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	69b9      	ldr	r1, [r7, #24]
 8002acc:	430b      	orrs	r3, r1
 8002ace:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d017      	beq.n	8002b08 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002ae6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002af0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002af4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6911      	ldr	r1, [r2, #16]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	430b      	orrs	r3, r1
 8002b02:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002b06:	e013      	b.n	8002b30 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	691a      	ldr	r2, [r3, #16]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002b16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b2c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d118      	bne.n	8002b6c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b44:	f023 0304 	bic.w	r3, r3, #4
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b50:	4311      	orrs	r1, r2
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b56:	4311      	orrs	r1, r2
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f042 0201 	orr.w	r2, r2, #1
 8002b68:	611a      	str	r2, [r3, #16]
 8002b6a:	e007      	b.n	8002b7c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	691a      	ldr	r2, [r3, #16]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0201 	bic.w	r2, r2, #1
 8002b7a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d10c      	bne.n	8002b9e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	f023 010f 	bic.w	r1, r3, #15
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	1e5a      	subs	r2, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b9c:	e007      	b.n	8002bae <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 020f 	bic.w	r2, r2, #15
 8002bac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb2:	f023 0303 	bic.w	r3, r3, #3
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bbe:	e007      	b.n	8002bd0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc4:	f043 0210 	orr.w	r2, r3, #16
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3724      	adds	r7, #36	@ 0x24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd90      	pop	{r4, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	053e2d63 	.word	0x053e2d63
 8002be4:	50000100 	.word	0x50000100
 8002be8:	50000300 	.word	0x50000300
 8002bec:	fff04007 	.word	0xfff04007

08002bf0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bfc:	4851      	ldr	r0, [pc, #324]	@ (8002d44 <HAL_ADC_Start_DMA+0x154>)
 8002bfe:	f7ff fd8f 	bl	8002720 <LL_ADC_GetMultimode>
 8002c02:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fe47 	bl	800289c <LL_ADC_REG_IsConversionOngoing>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f040 808f 	bne.w	8002d34 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_Start_DMA+0x34>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e08a      	b.n	8002d3a <HAL_ADC_Start_DMA+0x14a>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d005      	beq.n	8002c3e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	2b05      	cmp	r3, #5
 8002c36:	d002      	beq.n	8002c3e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	2b09      	cmp	r3, #9
 8002c3c:	d173      	bne.n	8002d26 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 fc8e 	bl	8003560 <ADC_Enable>
 8002c44:	4603      	mov	r3, r0
 8002c46:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002c48:	7dfb      	ldrb	r3, [r7, #23]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d166      	bne.n	8002d1c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c52:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c56:	f023 0301 	bic.w	r3, r3, #1
 8002c5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a38      	ldr	r2, [pc, #224]	@ (8002d48 <HAL_ADC_Start_DMA+0x158>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d002      	beq.n	8002c72 <HAL_ADC_Start_DMA+0x82>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	e001      	b.n	8002c76 <HAL_ADC_Start_DMA+0x86>
 8002c72:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	6812      	ldr	r2, [r2, #0]
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d002      	beq.n	8002c84 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d105      	bne.n	8002c90 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d006      	beq.n	8002caa <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca0:	f023 0206 	bic.w	r2, r3, #6
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ca8:	e002      	b.n	8002cb0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb4:	4a25      	ldr	r2, [pc, #148]	@ (8002d4c <HAL_ADC_Start_DMA+0x15c>)
 8002cb6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cbc:	4a24      	ldr	r2, [pc, #144]	@ (8002d50 <HAL_ADC_Start_DMA+0x160>)
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc4:	4a23      	ldr	r2, [pc, #140]	@ (8002d54 <HAL_ADC_Start_DMA+0x164>)
 8002cc6:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	221c      	movs	r2, #28
 8002cce:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0210 	orr.w	r2, r2, #16
 8002ce6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0201 	orr.w	r2, r2, #1
 8002cf6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3340      	adds	r3, #64	@ 0x40
 8002d02:	4619      	mov	r1, r3
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f001 fd06 	bl	8004718 <HAL_DMA_Start_IT>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fdad 	bl	8002874 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002d1a:	e00d      	b.n	8002d38 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002d24:	e008      	b.n	8002d38 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002d32:	e001      	b.n	8002d38 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	50000300 	.word	0x50000300
 8002d48:	50000100 	.word	0x50000100
 8002d4c:	0800372b 	.word	0x0800372b
 8002d50:	08003803 	.word	0x08003803
 8002d54:	0800381f 	.word	0x0800381f

08002d58 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b0b6      	sub	sp, #216	@ 0xd8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x22>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e3c8      	b.n	8003534 <HAL_ADC_ConfigChannel+0x7b4>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fd74 	bl	800289c <LL_ADC_REG_IsConversionOngoing>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f040 83ad 	bne.w	8003516 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	6859      	ldr	r1, [r3, #4]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	f7ff fc2e 	bl	800262a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fd62 	bl	800289c <LL_ADC_REG_IsConversionOngoing>
 8002dd8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff fd6e 	bl	80028c2 <LL_ADC_INJ_IsConversionOngoing>
 8002de6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f040 81d9 	bne.w	80031a6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002df4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f040 81d4 	bne.w	80031a6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e06:	d10f      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2200      	movs	r2, #0
 8002e12:	4619      	mov	r1, r3
 8002e14:	f7ff fc35 	bl	8002682 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fbdc 	bl	80025de <LL_ADC_SetSamplingTimeCommonConfig>
 8002e26:	e00e      	b.n	8002e46 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	6819      	ldr	r1, [r3, #0]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	461a      	mov	r2, r3
 8002e36:	f7ff fc24 	bl	8002682 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2100      	movs	r1, #0
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fbcc 	bl	80025de <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	08db      	lsrs	r3, r3, #3
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d022      	beq.n	8002eae <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6818      	ldr	r0, [r3, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	6919      	ldr	r1, [r3, #16]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e78:	f7ff fb26 	bl	80024c8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6818      	ldr	r0, [r3, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6919      	ldr	r1, [r3, #16]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	f7ff fb72 	bl	8002572 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d102      	bne.n	8002ea4 <HAL_ADC_ConfigChannel+0x124>
 8002e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ea2:	e000      	b.n	8002ea6 <HAL_ADC_ConfigChannel+0x126>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	f7ff fb7e 	bl	80025a8 <LL_ADC_SetOffsetSaturation>
 8002eac:	e17b      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fb2b 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x15a>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff fb20 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	0e9b      	lsrs	r3, r3, #26
 8002ed4:	f003 021f 	and.w	r2, r3, #31
 8002ed8:	e01e      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x198>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fb15 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ef0:	fa93 f3a3 	rbit	r3, r3
 8002ef4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ef8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002f08:	2320      	movs	r3, #32
 8002f0a:	e004      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002f0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f10:	fab3 f383 	clz	r3, r3
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x1b0>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	0e9b      	lsrs	r3, r3, #26
 8002f2a:	f003 031f 	and.w	r3, r3, #31
 8002f2e:	e018      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x1e2>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002f4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002f54:	2320      	movs	r3, #32
 8002f56:	e004      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002f58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d106      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff fae4 	bl	800253c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2101      	movs	r1, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fac8 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10a      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x220>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff fabd 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002f96:	4603      	mov	r3, r0
 8002f98:	0e9b      	lsrs	r3, r3, #26
 8002f9a:	f003 021f 	and.w	r2, r3, #31
 8002f9e:	e01e      	b.n	8002fde <HAL_ADC_ConfigChannel+0x25e>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fab2 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fb6:	fa93 f3a3 	rbit	r3, r3
 8002fba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002fbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002fc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002fce:	2320      	movs	r3, #32
 8002fd0:	e004      	b.n	8002fdc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002fd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d105      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x276>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	0e9b      	lsrs	r3, r3, #26
 8002ff0:	f003 031f 	and.w	r3, r3, #31
 8002ff4:	e018      	b.n	8003028 <HAL_ADC_ConfigChannel+0x2a8>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003002:	fa93 f3a3 	rbit	r3, r3
 8003006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800300a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800300e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003012:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800301a:	2320      	movs	r3, #32
 800301c:	e004      	b.n	8003028 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800301e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003028:	429a      	cmp	r2, r3
 800302a:	d106      	bne.n	800303a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2200      	movs	r2, #0
 8003032:	2101      	movs	r1, #1
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff fa81 	bl	800253c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2102      	movs	r1, #2
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fa65 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8003046:	4603      	mov	r3, r0
 8003048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10a      	bne.n	8003066 <HAL_ADC_ConfigChannel+0x2e6>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2102      	movs	r1, #2
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fa5a 	bl	8002510 <LL_ADC_GetOffsetChannel>
 800305c:	4603      	mov	r3, r0
 800305e:	0e9b      	lsrs	r3, r3, #26
 8003060:	f003 021f 	and.w	r2, r3, #31
 8003064:	e01e      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x324>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2102      	movs	r1, #2
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff fa4f 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8003072:	4603      	mov	r3, r0
 8003074:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003078:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003084:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003088:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800308c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003094:	2320      	movs	r3, #32
 8003096:	e004      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003098:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800309c:	fab3 f383 	clz	r3, r3
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d105      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x33c>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	0e9b      	lsrs	r3, r3, #26
 80030b6:	f003 031f 	and.w	r3, r3, #31
 80030ba:	e016      	b.n	80030ea <HAL_ADC_ConfigChannel+0x36a>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030c8:	fa93 f3a3 	rbit	r3, r3
 80030cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80030ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80030d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80030dc:	2320      	movs	r3, #32
 80030de:	e004      	b.n	80030ea <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80030e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030e4:	fab3 f383 	clz	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d106      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2200      	movs	r2, #0
 80030f4:	2102      	movs	r1, #2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7ff fa20 	bl	800253c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2103      	movs	r1, #3
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fa04 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8003108:	4603      	mov	r3, r0
 800310a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10a      	bne.n	8003128 <HAL_ADC_ConfigChannel+0x3a8>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2103      	movs	r1, #3
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff f9f9 	bl	8002510 <LL_ADC_GetOffsetChannel>
 800311e:	4603      	mov	r3, r0
 8003120:	0e9b      	lsrs	r3, r3, #26
 8003122:	f003 021f 	and.w	r2, r3, #31
 8003126:	e017      	b.n	8003158 <HAL_ADC_ConfigChannel+0x3d8>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2103      	movs	r1, #3
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff f9ee 	bl	8002510 <LL_ADC_GetOffsetChannel>
 8003134:	4603      	mov	r3, r0
 8003136:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003138:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800313a:	fa93 f3a3 	rbit	r3, r3
 800313e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003140:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003142:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800314a:	2320      	movs	r3, #32
 800314c:	e003      	b.n	8003156 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800314e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003150:	fab3 f383 	clz	r3, r3
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003160:	2b00      	cmp	r3, #0
 8003162:	d105      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x3f0>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	0e9b      	lsrs	r3, r3, #26
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	e011      	b.n	8003194 <HAL_ADC_ConfigChannel+0x414>
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003176:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003178:	fa93 f3a3 	rbit	r3, r3
 800317c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800317e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003180:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003182:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003188:	2320      	movs	r3, #32
 800318a:	e003      	b.n	8003194 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800318c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800318e:	fab3 f383 	clz	r3, r3
 8003192:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003194:	429a      	cmp	r2, r3
 8003196:	d106      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2200      	movs	r2, #0
 800319e:	2103      	movs	r1, #3
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff f9cb 	bl	800253c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff fb3c 	bl	8002828 <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f040 8140 	bne.w	8003438 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6818      	ldr	r0, [r3, #0]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	461a      	mov	r2, r3
 80031c6:	f7ff fa87 	bl	80026d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	4a8f      	ldr	r2, [pc, #572]	@ (800340c <HAL_ADC_ConfigChannel+0x68c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	f040 8131 	bne.w	8003438 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x47e>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	0e9b      	lsrs	r3, r3, #26
 80031ec:	3301      	adds	r3, #1
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	2b09      	cmp	r3, #9
 80031f4:	bf94      	ite	ls
 80031f6:	2301      	movls	r3, #1
 80031f8:	2300      	movhi	r3, #0
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	e019      	b.n	8003232 <HAL_ADC_ConfigChannel+0x4b2>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800320c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800320e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003210:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003216:	2320      	movs	r3, #32
 8003218:	e003      	b.n	8003222 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800321a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	2b09      	cmp	r3, #9
 800322a:	bf94      	ite	ls
 800322c:	2301      	movls	r3, #1
 800322e:	2300      	movhi	r3, #0
 8003230:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003232:	2b00      	cmp	r3, #0
 8003234:	d079      	beq.n	800332a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323e:	2b00      	cmp	r3, #0
 8003240:	d107      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x4d2>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	0e9b      	lsrs	r3, r3, #26
 8003248:	3301      	adds	r3, #1
 800324a:	069b      	lsls	r3, r3, #26
 800324c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003250:	e015      	b.n	800327e <HAL_ADC_ConfigChannel+0x4fe>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003258:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800325a:	fa93 f3a3 	rbit	r3, r3
 800325e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003262:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003264:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800326a:	2320      	movs	r3, #32
 800326c:	e003      	b.n	8003276 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800326e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003270:	fab3 f383 	clz	r3, r3
 8003274:	b2db      	uxtb	r3, r3
 8003276:	3301      	adds	r3, #1
 8003278:	069b      	lsls	r3, r3, #26
 800327a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003286:	2b00      	cmp	r3, #0
 8003288:	d109      	bne.n	800329e <HAL_ADC_ConfigChannel+0x51e>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	0e9b      	lsrs	r3, r3, #26
 8003290:	3301      	adds	r3, #1
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	2101      	movs	r1, #1
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	e017      	b.n	80032ce <HAL_ADC_ConfigChannel+0x54e>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80032ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80032b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80032b6:	2320      	movs	r3, #32
 80032b8:	e003      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80032ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3301      	adds	r3, #1
 80032c4:	f003 031f 	and.w	r3, r3, #31
 80032c8:	2101      	movs	r1, #1
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	ea42 0103 	orr.w	r1, r2, r3
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10a      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x574>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	0e9b      	lsrs	r3, r3, #26
 80032e4:	3301      	adds	r3, #1
 80032e6:	f003 021f 	and.w	r2, r3, #31
 80032ea:	4613      	mov	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	4413      	add	r3, r2
 80032f0:	051b      	lsls	r3, r3, #20
 80032f2:	e018      	b.n	8003326 <HAL_ADC_ConfigChannel+0x5a6>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003304:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e003      	b.n	8003318 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	3301      	adds	r3, #1
 800331a:	f003 021f 	and.w	r2, r3, #31
 800331e:	4613      	mov	r3, r2
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4413      	add	r3, r2
 8003324:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003326:	430b      	orrs	r3, r1
 8003328:	e081      	b.n	800342e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003332:	2b00      	cmp	r3, #0
 8003334:	d107      	bne.n	8003346 <HAL_ADC_ConfigChannel+0x5c6>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	0e9b      	lsrs	r3, r3, #26
 800333c:	3301      	adds	r3, #1
 800333e:	069b      	lsls	r3, r3, #26
 8003340:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003344:	e015      	b.n	8003372 <HAL_ADC_ConfigChannel+0x5f2>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800335e:	2320      	movs	r3, #32
 8003360:	e003      	b.n	800336a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003364:	fab3 f383 	clz	r3, r3
 8003368:	b2db      	uxtb	r3, r3
 800336a:	3301      	adds	r3, #1
 800336c:	069b      	lsls	r3, r3, #26
 800336e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x612>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0e9b      	lsrs	r3, r3, #26
 8003384:	3301      	adds	r3, #1
 8003386:	f003 031f 	and.w	r3, r3, #31
 800338a:	2101      	movs	r1, #1
 800338c:	fa01 f303 	lsl.w	r3, r1, r3
 8003390:	e017      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x642>
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	fa93 f3a3 	rbit	r3, r3
 800339e:	61fb      	str	r3, [r7, #28]
  return result;
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80033a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80033aa:	2320      	movs	r3, #32
 80033ac:	e003      	b.n	80033b6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	fab3 f383 	clz	r3, r3
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	3301      	adds	r3, #1
 80033b8:	f003 031f 	and.w	r3, r3, #31
 80033bc:	2101      	movs	r1, #1
 80033be:	fa01 f303 	lsl.w	r3, r1, r3
 80033c2:	ea42 0103 	orr.w	r1, r2, r3
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10d      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x66e>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	0e9b      	lsrs	r3, r3, #26
 80033d8:	3301      	adds	r3, #1
 80033da:	f003 021f 	and.w	r2, r3, #31
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	3b1e      	subs	r3, #30
 80033e6:	051b      	lsls	r3, r3, #20
 80033e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033ec:	e01e      	b.n	800342c <HAL_ADC_ConfigChannel+0x6ac>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	fa93 f3a3 	rbit	r3, r3
 80033fa:	613b      	str	r3, [r7, #16]
  return result;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d104      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003406:	2320      	movs	r3, #32
 8003408:	e006      	b.n	8003418 <HAL_ADC_ConfigChannel+0x698>
 800340a:	bf00      	nop
 800340c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f003 021f 	and.w	r2, r3, #31
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	3b1e      	subs	r3, #30
 8003426:	051b      	lsls	r3, r3, #20
 8003428:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800342c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003432:	4619      	mov	r1, r3
 8003434:	f7ff f925 	bl	8002682 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	4b3f      	ldr	r3, [pc, #252]	@ (800353c <HAL_ADC_ConfigChannel+0x7bc>)
 800343e:	4013      	ands	r3, r2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d071      	beq.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003444:	483e      	ldr	r0, [pc, #248]	@ (8003540 <HAL_ADC_ConfigChannel+0x7c0>)
 8003446:	f7ff f831 	bl	80024ac <LL_ADC_GetCommonPathInternalCh>
 800344a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a3c      	ldr	r2, [pc, #240]	@ (8003544 <HAL_ADC_ConfigChannel+0x7c4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d004      	beq.n	8003462 <HAL_ADC_ConfigChannel+0x6e2>
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a3a      	ldr	r2, [pc, #232]	@ (8003548 <HAL_ADC_ConfigChannel+0x7c8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d127      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003466:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d121      	bne.n	80034b2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003476:	d157      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003478:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800347c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003480:	4619      	mov	r1, r3
 8003482:	482f      	ldr	r0, [pc, #188]	@ (8003540 <HAL_ADC_ConfigChannel+0x7c0>)
 8003484:	f7fe ffff 	bl	8002486 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003488:	4b30      	ldr	r3, [pc, #192]	@ (800354c <HAL_ADC_ConfigChannel+0x7cc>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	099b      	lsrs	r3, r3, #6
 800348e:	4a30      	ldr	r2, [pc, #192]	@ (8003550 <HAL_ADC_ConfigChannel+0x7d0>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	4613      	mov	r3, r2
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	4413      	add	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034a2:	e002      	b.n	80034aa <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1f9      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b0:	e03a      	b.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a27      	ldr	r2, [pc, #156]	@ (8003554 <HAL_ADC_ConfigChannel+0x7d4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d113      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10d      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a22      	ldr	r2, [pc, #136]	@ (8003558 <HAL_ADC_ConfigChannel+0x7d8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d02a      	beq.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034da:	4619      	mov	r1, r3
 80034dc:	4818      	ldr	r0, [pc, #96]	@ (8003540 <HAL_ADC_ConfigChannel+0x7c0>)
 80034de:	f7fe ffd2 	bl	8002486 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034e2:	e021      	b.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1c      	ldr	r2, [pc, #112]	@ (800355c <HAL_ADC_ConfigChannel+0x7dc>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d11c      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d116      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a16      	ldr	r2, [pc, #88]	@ (8003558 <HAL_ADC_ConfigChannel+0x7d8>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d011      	beq.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003504:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003508:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800350c:	4619      	mov	r1, r3
 800350e:	480c      	ldr	r0, [pc, #48]	@ (8003540 <HAL_ADC_ConfigChannel+0x7c0>)
 8003510:	f7fe ffb9 	bl	8002486 <LL_ADC_SetCommonPathInternalCh>
 8003514:	e008      	b.n	8003528 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351a:	f043 0220 	orr.w	r2, r3, #32
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003530:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003534:	4618      	mov	r0, r3
 8003536:	37d8      	adds	r7, #216	@ 0xd8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	80080000 	.word	0x80080000
 8003540:	50000300 	.word	0x50000300
 8003544:	c3210000 	.word	0xc3210000
 8003548:	90c00010 	.word	0x90c00010
 800354c:	20000000 	.word	0x20000000
 8003550:	053e2d63 	.word	0x053e2d63
 8003554:	c7520000 	.word	0xc7520000
 8003558:	50000100 	.word	0x50000100
 800355c:	cb840000 	.word	0xcb840000

08003560 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff f959 	bl	8002828 <LL_ADC_IsEnabled>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d169      	bne.n	8003650 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	4b36      	ldr	r3, [pc, #216]	@ (800365c <ADC_Enable+0xfc>)
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358e:	f043 0210 	orr.w	r2, r3, #16
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f043 0201 	orr.w	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e055      	b.n	8003652 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff f914 	bl	80027d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035b0:	482b      	ldr	r0, [pc, #172]	@ (8003660 <ADC_Enable+0x100>)
 80035b2:	f7fe ff7b 	bl	80024ac <LL_ADC_GetCommonPathInternalCh>
 80035b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80035b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d013      	beq.n	80035e8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035c0:	4b28      	ldr	r3, [pc, #160]	@ (8003664 <ADC_Enable+0x104>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	099b      	lsrs	r3, r3, #6
 80035c6:	4a28      	ldr	r2, [pc, #160]	@ (8003668 <ADC_Enable+0x108>)
 80035c8:	fba2 2303 	umull	r2, r3, r2, r3
 80035cc:	099b      	lsrs	r3, r3, #6
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	4613      	mov	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	4413      	add	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035da:	e002      	b.n	80035e2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	3b01      	subs	r3, #1
 80035e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1f9      	bne.n	80035dc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035e8:	f7fe fec0 	bl	800236c <HAL_GetTick>
 80035ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ee:	e028      	b.n	8003642 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff f917 	bl	8002828 <LL_ADC_IsEnabled>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d104      	bne.n	800360a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff f8e7 	bl	80027d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800360a:	f7fe feaf 	bl	800236c <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d914      	bls.n	8003642 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b01      	cmp	r3, #1
 8003624:	d00d      	beq.n	8003642 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	f043 0210 	orr.w	r2, r3, #16
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003636:	f043 0201 	orr.w	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e007      	b.n	8003652 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b01      	cmp	r3, #1
 800364e:	d1cf      	bne.n	80035f0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	8000003f 	.word	0x8000003f
 8003660:	50000300 	.word	0x50000300
 8003664:	20000000 	.word	0x20000000
 8003668:	053e2d63 	.word	0x053e2d63

0800366c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff f8e8 	bl	800284e <LL_ADC_IsDisableOngoing>
 800367e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff f8cf 	bl	8002828 <LL_ADC_IsEnabled>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d047      	beq.n	8003720 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d144      	bne.n	8003720 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030d 	and.w	r3, r3, #13
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d10c      	bne.n	80036be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff f8a9 	bl	8002800 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2203      	movs	r2, #3
 80036b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036b6:	f7fe fe59 	bl	800236c <HAL_GetTick>
 80036ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036bc:	e029      	b.n	8003712 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	f043 0210 	orr.w	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ce:	f043 0201 	orr.w	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e023      	b.n	8003722 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036da:	f7fe fe47 	bl	800236c <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d914      	bls.n	8003712 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00d      	beq.n	8003712 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fa:	f043 0210 	orr.w	r2, r3, #16
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003706:	f043 0201 	orr.w	r2, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e007      	b.n	8003722 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1dc      	bne.n	80036da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b084      	sub	sp, #16
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003736:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003740:	2b00      	cmp	r3, #0
 8003742:	d14b      	bne.n	80037dc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003748:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	2b00      	cmp	r3, #0
 800375c:	d021      	beq.n	80037a2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe ff4e 	bl	8002604 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d032      	beq.n	80037d4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d12b      	bne.n	80037d4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003780:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d11f      	bne.n	80037d4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003798:	f043 0201 	orr.w	r2, r3, #1
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037a0:	e018      	b.n	80037d4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d111      	bne.n	80037d4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037cc:	f043 0201 	orr.w	r2, r3, #1
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f7fe fd0d 	bl	80021f4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037da:	e00e      	b.n	80037fa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	f003 0310 	and.w	r3, r3, #16
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f7ff fabf 	bl	8002d6c <HAL_ADC_ErrorCallback>
}
 80037ee:	e004      	b.n	80037fa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	4798      	blx	r3
}
 80037fa:	bf00      	nop
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	b084      	sub	sp, #16
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f7ff faa1 	bl	8002d58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003816:	bf00      	nop
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003830:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800383c:	f043 0204 	orr.w	r2, r3, #4
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f7ff fa91 	bl	8002d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800384a:	bf00      	nop
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <LL_ADC_IsEnabled>:
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b01      	cmp	r3, #1
 8003864:	d101      	bne.n	800386a <LL_ADC_IsEnabled+0x18>
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <LL_ADC_IsEnabled+0x1a>
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <LL_ADC_StartCalibration>:
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800388a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003894:	4313      	orrs	r3, r2
 8003896:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	609a      	str	r2, [r3, #8]
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <LL_ADC_IsCalibrationOnGoing>:
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80038ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80038be:	d101      	bne.n	80038c4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 0304 	and.w	r3, r3, #4
 80038e2:	2b04      	cmp	r3, #4
 80038e4:	d101      	bne.n	80038ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80038e6:	2301      	movs	r3, #1
 80038e8:	e000      	b.n	80038ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003902:	2300      	movs	r3, #0
 8003904:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_ADCEx_Calibration_Start+0x1c>
 8003910:	2302      	movs	r3, #2
 8003912:	e04d      	b.n	80039b0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff fea5 	bl	800366c <ADC_Disable>
 8003922:	4603      	mov	r3, r0
 8003924:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003926:	7bfb      	ldrb	r3, [r7, #15]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d136      	bne.n	800399a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003930:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003934:	f023 0302 	bic.w	r3, r3, #2
 8003938:	f043 0202 	orr.w	r2, r3, #2
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6839      	ldr	r1, [r7, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff ff96 	bl	8003878 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800394c:	e014      	b.n	8003978 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	3301      	adds	r3, #1
 8003952:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	4a18      	ldr	r2, [pc, #96]	@ (80039b8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d90d      	bls.n	8003978 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003960:	f023 0312 	bic.w	r3, r3, #18
 8003964:	f043 0210 	orr.w	r2, r3, #16
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e01b      	b.n	80039b0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff ff94 	bl	80038aa <LL_ADC_IsCalibrationOnGoing>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e2      	bne.n	800394e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398c:	f023 0303 	bic.w	r3, r3, #3
 8003990:	f043 0201 	orr.w	r2, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003998:	e005      	b.n	80039a6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	f043 0210 	orr.w	r2, r3, #16
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	0004de01 	.word	0x0004de01

080039bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039bc:	b590      	push	{r4, r7, lr}
 80039be:	b0a1      	sub	sp, #132	@ 0x84
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d101      	bne.n	80039da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039d6:	2302      	movs	r3, #2
 80039d8:	e08b      	b.n	8003af2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039e2:	2300      	movs	r3, #0
 80039e4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039e6:	2300      	movs	r3, #0
 80039e8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039f2:	d102      	bne.n	80039fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039f4:	4b41      	ldr	r3, [pc, #260]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039f6:	60bb      	str	r3, [r7, #8]
 80039f8:	e001      	b.n	80039fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039fa:	2300      	movs	r3, #0
 80039fc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10b      	bne.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	f043 0220 	orr.w	r2, r3, #32
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e06a      	b.n	8003af2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff ff57 	bl	80038d2 <LL_ADC_REG_IsConversionOngoing>
 8003a24:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff ff51 	bl	80038d2 <LL_ADC_REG_IsConversionOngoing>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d14c      	bne.n	8003ad0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d149      	bne.n	8003ad0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a3c:	4b30      	ldr	r3, [pc, #192]	@ (8003b00 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003a3e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d028      	beq.n	8003a9a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	6859      	ldr	r1, [r3, #4]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a5a:	035b      	lsls	r3, r3, #13
 8003a5c:	430b      	orrs	r3, r1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a62:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a64:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a68:	f7ff fef3 	bl	8003852 <LL_ADC_IsEnabled>
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	4823      	ldr	r0, [pc, #140]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a70:	f7ff feef 	bl	8003852 <LL_ADC_IsEnabled>
 8003a74:	4603      	mov	r3, r0
 8003a76:	4323      	orrs	r3, r4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d133      	bne.n	8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a84:	f023 030f 	bic.w	r3, r3, #15
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	6811      	ldr	r1, [r2, #0]
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	6892      	ldr	r2, [r2, #8]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	431a      	orrs	r2, r3
 8003a94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a96:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a98:	e024      	b.n	8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003aa6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003aaa:	f7ff fed2 	bl	8003852 <LL_ADC_IsEnabled>
 8003aae:	4604      	mov	r4, r0
 8003ab0:	4812      	ldr	r0, [pc, #72]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003ab2:	f7ff fece 	bl	8003852 <LL_ADC_IsEnabled>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	4323      	orrs	r3, r4
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d112      	bne.n	8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003abe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ac6:	f023 030f 	bic.w	r3, r3, #15
 8003aca:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003acc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ace:	e009      	b.n	8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad4:	f043 0220 	orr.w	r2, r3, #32
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ae2:	e000      	b.n	8003ae6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ae4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003aee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3784      	adds	r7, #132	@ 0x84
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd90      	pop	{r4, r7, pc}
 8003afa:	bf00      	nop
 8003afc:	50000100 	.word	0x50000100
 8003b00:	50000300 	.word	0x50000300

08003b04 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003b0c:	4b05      	ldr	r3, [pc, #20]	@ (8003b24 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	4904      	ldr	r1, [pc, #16]	@ (8003b24 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	600b      	str	r3, [r1, #0]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr
 8003b24:	40010400 	.word	0x40010400

08003b28 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003b30:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <LL_EXTI_DisableIT_0_31+0x24>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	4904      	ldr	r1, [pc, #16]	@ (8003b4c <LL_EXTI_DisableIT_0_31+0x24>)
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	600b      	str	r3, [r1, #0]
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40010400 	.word	0x40010400

08003b50 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	4904      	ldr	r1, [pc, #16]	@ (8003b70 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	604b      	str	r3, [r1, #4]

}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	40010400 	.word	0x40010400

08003b74 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003b7c:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	4904      	ldr	r1, [pc, #16]	@ (8003b98 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	604b      	str	r3, [r1, #4]
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	40010400 	.word	0x40010400

08003b9c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003ba4:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	4904      	ldr	r1, [pc, #16]	@ (8003bbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	608b      	str	r3, [r1, #8]

}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	40010400 	.word	0x40010400

08003bc0 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003bc8:	4b06      	ldr	r3, [pc, #24]	@ (8003be4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	4904      	ldr	r1, [pc, #16]	@ (8003be4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	608b      	str	r3, [r1, #8]

}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	40010400 	.word	0x40010400

08003be8 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003bf0:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bf2:	68da      	ldr	r2, [r3, #12]
 8003bf4:	4904      	ldr	r1, [pc, #16]	@ (8003c08 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60cb      	str	r3, [r1, #12]
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	40010400 	.word	0x40010400

08003c0c <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003c14:	4b06      	ldr	r3, [pc, #24]	@ (8003c30 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	4904      	ldr	r1, [pc, #16]	@ (8003c30 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	60cb      	str	r3, [r1, #12]
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	40010400 	.word	0x40010400

08003c34 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003c3c:	4a04      	ldr	r2, [pc, #16]	@ (8003c50 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6153      	str	r3, [r2, #20]
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40010400 	.word	0x40010400

08003c54 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b088      	sub	sp, #32
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003c60:	2300      	movs	r3, #0
 8003c62:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d102      	bne.n	8003c70 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	77fb      	strb	r3, [r7, #31]
 8003c6e:	e0bc      	b.n	8003dea <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c7e:	d102      	bne.n	8003c86 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	77fb      	strb	r3, [r7, #31]
 8003c84:	e0b1      	b.n	8003dea <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	7f5b      	ldrb	r3, [r3, #29]
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d108      	bne.n	8003ca2 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fd fe73 	bl	8001988 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cac:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	4b48      	ldr	r3, [pc, #288]	@ (8003df4 <HAL_COMP_Init+0x1a0>)
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	6979      	ldr	r1, [r7, #20]
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d016      	beq.n	8003d1c <HAL_COMP_Init+0xc8>
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d113      	bne.n	8003d1c <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cf4:	4b40      	ldr	r3, [pc, #256]	@ (8003df8 <HAL_COMP_Init+0x1a4>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	099b      	lsrs	r3, r3, #6
 8003cfa:	4a40      	ldr	r2, [pc, #256]	@ (8003dfc <HAL_COMP_Init+0x1a8>)
 8003cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003d00:	099b      	lsrs	r3, r3, #6
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	4613      	mov	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d0e:	e002      	b.n	8003d16 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	3b01      	subs	r3, #1
 8003d14:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1f9      	bne.n	8003d10 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a37      	ldr	r2, [pc, #220]	@ (8003e00 <HAL_COMP_Init+0x1ac>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d012      	beq.n	8003d4c <HAL_COMP_Init+0xf8>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a36      	ldr	r2, [pc, #216]	@ (8003e04 <HAL_COMP_Init+0x1b0>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00a      	beq.n	8003d46 <HAL_COMP_Init+0xf2>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a34      	ldr	r2, [pc, #208]	@ (8003e08 <HAL_COMP_Init+0x1b4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d102      	bne.n	8003d40 <HAL_COMP_Init+0xec>
 8003d3a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003d3e:	e007      	b.n	8003d50 <HAL_COMP_Init+0xfc>
 8003d40:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d44:	e004      	b.n	8003d50 <HAL_COMP_Init+0xfc>
 8003d46:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d4a:	e001      	b.n	8003d50 <HAL_COMP_Init+0xfc>
 8003d4c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d50:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	f003 0303 	and.w	r3, r3, #3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d037      	beq.n	8003dce <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	f003 0310 	and.w	r3, r3, #16
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003d6a:	6938      	ldr	r0, [r7, #16]
 8003d6c:	f7ff ff16 	bl	8003b9c <LL_EXTI_EnableRisingTrig_0_31>
 8003d70:	e002      	b.n	8003d78 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003d72:	6938      	ldr	r0, [r7, #16]
 8003d74:	f7ff ff24 	bl	8003bc0 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	f003 0320 	and.w	r3, r3, #32
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003d84:	6938      	ldr	r0, [r7, #16]
 8003d86:	f7ff ff2f 	bl	8003be8 <LL_EXTI_EnableFallingTrig_0_31>
 8003d8a:	e002      	b.n	8003d92 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003d8c:	6938      	ldr	r0, [r7, #16]
 8003d8e:	f7ff ff3d 	bl	8003c0c <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003d92:	6938      	ldr	r0, [r7, #16]
 8003d94:	f7ff ff4e 	bl	8003c34 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003da4:	6938      	ldr	r0, [r7, #16]
 8003da6:	f7ff fed3 	bl	8003b50 <LL_EXTI_EnableEvent_0_31>
 8003daa:	e002      	b.n	8003db2 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003dac:	6938      	ldr	r0, [r7, #16]
 8003dae:	f7ff fee1 	bl	8003b74 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8003dbe:	6938      	ldr	r0, [r7, #16]
 8003dc0:	f7ff fea0 	bl	8003b04 <LL_EXTI_EnableIT_0_31>
 8003dc4:	e009      	b.n	8003dda <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8003dc6:	6938      	ldr	r0, [r7, #16]
 8003dc8:	f7ff feae 	bl	8003b28 <LL_EXTI_DisableIT_0_31>
 8003dcc:	e005      	b.n	8003dda <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003dce:	6938      	ldr	r0, [r7, #16]
 8003dd0:	f7ff fed0 	bl	8003b74 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8003dd4:	6938      	ldr	r0, [r7, #16]
 8003dd6:	f7ff fea7 	bl	8003b28 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	7f5b      	ldrb	r3, [r3, #29]
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003dea:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3720      	adds	r7, #32
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	ff007e0f 	.word	0xff007e0f
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	053e2d63 	.word	0x053e2d63
 8003e00:	40010200 	.word	0x40010200
 8003e04:	40010204 	.word	0x40010204
 8003e08:	40010208 	.word	0x40010208

08003e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e50 <__NVIC_SetPriorityGrouping+0x44>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e28:	4013      	ands	r3, r2
 8003e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e3e:	4a04      	ldr	r2, [pc, #16]	@ (8003e50 <__NVIC_SetPriorityGrouping+0x44>)
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	60d3      	str	r3, [r2, #12]
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e58:	4b04      	ldr	r3, [pc, #16]	@ (8003e6c <__NVIC_GetPriorityGrouping+0x18>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	0a1b      	lsrs	r3, r3, #8
 8003e5e:	f003 0307 	and.w	r3, r3, #7
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	db0b      	blt.n	8003e9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	f003 021f 	and.w	r2, r3, #31
 8003e88:	4907      	ldr	r1, [pc, #28]	@ (8003ea8 <__NVIC_EnableIRQ+0x38>)
 8003e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	2001      	movs	r0, #1
 8003e92:	fa00 f202 	lsl.w	r2, r0, r2
 8003e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	e000e100 	.word	0xe000e100

08003eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	6039      	str	r1, [r7, #0]
 8003eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	db0a      	blt.n	8003ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	490c      	ldr	r1, [pc, #48]	@ (8003ef8 <__NVIC_SetPriority+0x4c>)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	0112      	lsls	r2, r2, #4
 8003ecc:	b2d2      	uxtb	r2, r2
 8003ece:	440b      	add	r3, r1
 8003ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ed4:	e00a      	b.n	8003eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	b2da      	uxtb	r2, r3
 8003eda:	4908      	ldr	r1, [pc, #32]	@ (8003efc <__NVIC_SetPriority+0x50>)
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	3b04      	subs	r3, #4
 8003ee4:	0112      	lsls	r2, r2, #4
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	440b      	add	r3, r1
 8003eea:	761a      	strb	r2, [r3, #24]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	e000e100 	.word	0xe000e100
 8003efc:	e000ed00 	.word	0xe000ed00

08003f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b089      	sub	sp, #36	@ 0x24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	f1c3 0307 	rsb	r3, r3, #7
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	bf28      	it	cs
 8003f1e:	2304      	movcs	r3, #4
 8003f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	3304      	adds	r3, #4
 8003f26:	2b06      	cmp	r3, #6
 8003f28:	d902      	bls.n	8003f30 <NVIC_EncodePriority+0x30>
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3b03      	subs	r3, #3
 8003f2e:	e000      	b.n	8003f32 <NVIC_EncodePriority+0x32>
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	f04f 32ff 	mov.w	r2, #4294967295
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43da      	mvns	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	401a      	ands	r2, r3
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f48:	f04f 31ff 	mov.w	r1, #4294967295
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f52:	43d9      	mvns	r1, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f58:	4313      	orrs	r3, r2
         );
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3724      	adds	r7, #36	@ 0x24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
	...

08003f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f78:	d301      	bcc.n	8003f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e00f      	b.n	8003f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8003fa8 <SysTick_Config+0x40>)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f86:	210f      	movs	r1, #15
 8003f88:	f04f 30ff 	mov.w	r0, #4294967295
 8003f8c:	f7ff ff8e 	bl	8003eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f90:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <SysTick_Config+0x40>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f96:	4b04      	ldr	r3, [pc, #16]	@ (8003fa8 <SysTick_Config+0x40>)
 8003f98:	2207      	movs	r2, #7
 8003f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	e000e010 	.word	0xe000e010

08003fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f7ff ff29 	bl	8003e0c <__NVIC_SetPriorityGrouping>
}
 8003fba:	bf00      	nop
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b086      	sub	sp, #24
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	4603      	mov	r3, r0
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	607a      	str	r2, [r7, #4]
 8003fce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fd0:	f7ff ff40 	bl	8003e54 <__NVIC_GetPriorityGrouping>
 8003fd4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	68b9      	ldr	r1, [r7, #8]
 8003fda:	6978      	ldr	r0, [r7, #20]
 8003fdc:	f7ff ff90 	bl	8003f00 <NVIC_EncodePriority>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff ff5f 	bl	8003eac <__NVIC_SetPriority>
}
 8003fee:	bf00      	nop
 8003ff0:	3718      	adds	r7, #24
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b082      	sub	sp, #8
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff33 	bl	8003e70 <__NVIC_EnableIRQ>
}
 800400a:	bf00      	nop
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff ffa4 	bl	8003f68 <SysTick_Config>
 8004020:	4603      	mov	r3, r0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
	...

0800402c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e054      	b.n	80040e8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	7f5b      	ldrb	r3, [r3, #29]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d105      	bne.n	8004054 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7fd fd4e 	bl	8001af0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	791b      	ldrb	r3, [r3, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10c      	bne.n	800407c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a22      	ldr	r2, [pc, #136]	@ (80040f0 <HAL_CRC_Init+0xc4>)
 8004068:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0218 	bic.w	r2, r2, #24
 8004078:	609a      	str	r2, [r3, #8]
 800407a:	e00c      	b.n	8004096 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6899      	ldr	r1, [r3, #8]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	461a      	mov	r2, r3
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f834 	bl	80040f4 <HAL_CRCEx_Polynomial_Set>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e028      	b.n	80040e8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	795b      	ldrb	r3, [r3, #5]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d105      	bne.n	80040aa <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f04f 32ff 	mov.w	r2, #4294967295
 80040a6:	611a      	str	r2, [r3, #16]
 80040a8:	e004      	b.n	80040b4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6912      	ldr	r2, [r2, #16]
 80040b2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699a      	ldr	r2, [r3, #24]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	04c11db7 	.word	0x04c11db7

080040f4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004100:	2300      	movs	r3, #0
 8004102:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004104:	231f      	movs	r3, #31
 8004106:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d102      	bne.n	8004118 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	75fb      	strb	r3, [r7, #23]
 8004116:	e063      	b.n	80041e0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004118:	bf00      	nop
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1e5a      	subs	r2, r3, #1
 800411e:	613a      	str	r2, [r7, #16]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d009      	beq.n	8004138 <HAL_CRCEx_Polynomial_Set+0x44>
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 031f 	and.w	r3, r3, #31
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	fa22 f303 	lsr.w	r3, r2, r3
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b18      	cmp	r3, #24
 800413c:	d846      	bhi.n	80041cc <HAL_CRCEx_Polynomial_Set+0xd8>
 800413e:	a201      	add	r2, pc, #4	@ (adr r2, 8004144 <HAL_CRCEx_Polynomial_Set+0x50>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	080041d3 	.word	0x080041d3
 8004148:	080041cd 	.word	0x080041cd
 800414c:	080041cd 	.word	0x080041cd
 8004150:	080041cd 	.word	0x080041cd
 8004154:	080041cd 	.word	0x080041cd
 8004158:	080041cd 	.word	0x080041cd
 800415c:	080041cd 	.word	0x080041cd
 8004160:	080041cd 	.word	0x080041cd
 8004164:	080041c1 	.word	0x080041c1
 8004168:	080041cd 	.word	0x080041cd
 800416c:	080041cd 	.word	0x080041cd
 8004170:	080041cd 	.word	0x080041cd
 8004174:	080041cd 	.word	0x080041cd
 8004178:	080041cd 	.word	0x080041cd
 800417c:	080041cd 	.word	0x080041cd
 8004180:	080041cd 	.word	0x080041cd
 8004184:	080041b5 	.word	0x080041b5
 8004188:	080041cd 	.word	0x080041cd
 800418c:	080041cd 	.word	0x080041cd
 8004190:	080041cd 	.word	0x080041cd
 8004194:	080041cd 	.word	0x080041cd
 8004198:	080041cd 	.word	0x080041cd
 800419c:	080041cd 	.word	0x080041cd
 80041a0:	080041cd 	.word	0x080041cd
 80041a4:	080041a9 	.word	0x080041a9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b06      	cmp	r3, #6
 80041ac:	d913      	bls.n	80041d6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041b2:	e010      	b.n	80041d6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	2b07      	cmp	r3, #7
 80041b8:	d90f      	bls.n	80041da <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041be:	e00c      	b.n	80041da <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	2b0f      	cmp	r3, #15
 80041c4:	d90b      	bls.n	80041de <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041ca:	e008      	b.n	80041de <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	75fb      	strb	r3, [r7, #23]
        break;
 80041d0:	e006      	b.n	80041e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041d2:	bf00      	nop
 80041d4:	e004      	b.n	80041e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041d6:	bf00      	nop
 80041d8:	e002      	b.n	80041e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041da:	bf00      	nop
 80041dc:	e000      	b.n	80041e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041de:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80041e0:	7dfb      	ldrb	r3, [r7, #23]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10d      	bne.n	8004202 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f023 0118 	bic.w	r1, r3, #24
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	430a      	orrs	r2, r1
 8004200:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004202:	7dfb      	ldrb	r3, [r7, #23]
}
 8004204:	4618      	mov	r0, r3
 8004206:	371c      	adds	r7, #28
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e014      	b.n	800424c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	791b      	ldrb	r3, [r3, #4]
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	d105      	bne.n	8004238 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7fd fc7c 	bl	8001b30 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08a      	sub	sp, #40	@ 0x28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_DAC_ConfigChannel+0x1c>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e1a1      	b.n	80045b8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	795b      	ldrb	r3, [r3, #5]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_DAC_ConfigChannel+0x32>
 8004282:	2302      	movs	r3, #2
 8004284:	e198      	b.n	80045b8 <HAL_DAC_ConfigChannel+0x364>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2201      	movs	r2, #1
 800428a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2202      	movs	r2, #2
 8004290:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	2b04      	cmp	r3, #4
 8004298:	d17a      	bne.n	8004390 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800429a:	f7fe f867 	bl	800236c <HAL_GetTick>
 800429e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d13d      	bne.n	8004322 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042a6:	e018      	b.n	80042da <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042a8:	f7fe f860 	bl	800236c <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d911      	bls.n	80042da <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	f043 0208 	orr.w	r2, r3, #8
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2203      	movs	r2, #3
 80042d4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e16e      	b.n	80045b8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1df      	bne.n	80042a8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80042f2:	e020      	b.n	8004336 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042f4:	f7fe f83a 	bl	800236c <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d90f      	bls.n	8004322 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004308:	2b00      	cmp	r3, #0
 800430a:	da0a      	bge.n	8004322 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	f043 0208 	orr.w	r2, r3, #8
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2203      	movs	r2, #3
 800431c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e14a      	b.n	80045b8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004328:	2b00      	cmp	r3, #0
 800432a:	dbe3      	blt.n	80042f4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004334:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f003 0310 	and.w	r3, r3, #16
 8004342:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004346:	fa01 f303 	lsl.w	r3, r1, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	ea02 0103 	and.w	r1, r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f003 0310 	and.w	r3, r3, #16
 800435a:	409a      	lsls	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	21ff      	movs	r1, #255	@ 0xff
 8004372:	fa01 f303 	lsl.w	r3, r1, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	ea02 0103 	and.w	r1, r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f003 0310 	and.w	r3, r3, #16
 8004386:	409a      	lsls	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d11d      	bne.n	80043d4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	221f      	movs	r2, #31
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	43db      	mvns	r3, r3
 80043ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b0:	4013      	ands	r3, r2
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f003 0310 	and.w	r3, r3, #16
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c8:	4313      	orrs	r3, r2
 80043ca:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f003 0310 	and.w	r3, r3, #16
 80043e2:	2207      	movs	r2, #7
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	43db      	mvns	r3, r3
 80043ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ec:	4013      	ands	r3, r2
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d102      	bne.n	80043fe <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80043f8:	2300      	movs	r3, #0
 80043fa:	623b      	str	r3, [r7, #32]
 80043fc:	e00f      	b.n	800441e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b02      	cmp	r3, #2
 8004404:	d102      	bne.n	800440c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004406:	2301      	movs	r3, #1
 8004408:	623b      	str	r3, [r7, #32]
 800440a:	e008      	b.n	800441e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d102      	bne.n	800441a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004414:	2301      	movs	r3, #1
 8004416:	623b      	str	r3, [r7, #32]
 8004418:	e001      	b.n	800441e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800441a:	2300      	movs	r3, #0
 800441c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	4313      	orrs	r3, r2
 8004428:	6a3a      	ldr	r2, [r7, #32]
 800442a:	4313      	orrs	r3, r2
 800442c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004440:	4013      	ands	r3, r2
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	791b      	ldrb	r3, [r3, #4]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d102      	bne.n	8004452 <HAL_DAC_ConfigChannel+0x1fe>
 800444c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004450:	e000      	b.n	8004454 <HAL_DAC_ConfigChannel+0x200>
 8004452:	2300      	movs	r3, #0
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f003 0310 	and.w	r3, r3, #16
 8004460:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	43db      	mvns	r3, r3
 800446a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446c:	4013      	ands	r3, r2
 800446e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	795b      	ldrb	r3, [r3, #5]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d102      	bne.n	800447e <HAL_DAC_ConfigChannel+0x22a>
 8004478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800447c:	e000      	b.n	8004480 <HAL_DAC_ConfigChannel+0x22c>
 800447e:	2300      	movs	r3, #0
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	4313      	orrs	r3, r2
 8004484:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004488:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800448c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d114      	bne.n	80044c0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004496:	f004 fad9 	bl	8008a4c <HAL_RCC_GetHCLKFreq>
 800449a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	4a48      	ldr	r2, [pc, #288]	@ (80045c0 <HAL_DAC_ConfigChannel+0x36c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d904      	bls.n	80044ae <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ac:	e00f      	b.n	80044ce <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	4a44      	ldr	r2, [pc, #272]	@ (80045c4 <HAL_DAC_ConfigChannel+0x370>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d90a      	bls.n	80044cc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80044b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80044be:	e006      	b.n	80044ce <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c6:	4313      	orrs	r3, r2
 80044c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ca:	e000      	b.n	80044ce <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80044cc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044dc:	4313      	orrs	r3, r2
 80044de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6819      	ldr	r1, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f003 0310 	and.w	r3, r3, #16
 80044f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	43da      	mvns	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	400a      	ands	r2, r1
 8004504:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f003 0310 	and.w	r3, r3, #16
 8004514:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	43db      	mvns	r3, r3
 800451e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004520:	4013      	ands	r3, r2
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f003 0310 	and.w	r3, r3, #16
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004538:	4313      	orrs	r3, r2
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004542:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6819      	ldr	r1, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f003 0310 	and.w	r3, r3, #16
 8004550:	22c0      	movs	r2, #192	@ 0xc0
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	43da      	mvns	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	400a      	ands	r2, r1
 800455e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	089b      	lsrs	r3, r3, #2
 8004566:	f003 030f 	and.w	r3, r3, #15
 800456a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	089b      	lsrs	r3, r3, #2
 8004572:	021b      	lsls	r3, r3, #8
 8004574:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f003 0310 	and.w	r3, r3, #16
 800458a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	43db      	mvns	r3, r3
 8004594:	ea02 0103 	and.w	r1, r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f003 0310 	and.w	r3, r3, #16
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	409a      	lsls	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2201      	movs	r2, #1
 80045ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80045b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3728      	adds	r7, #40	@ 0x28
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	09896800 	.word	0x09896800
 80045c4:	04c4b400 	.word	0x04c4b400

080045c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e08d      	b.n	80046f6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	461a      	mov	r2, r3
 80045e0:	4b47      	ldr	r3, [pc, #284]	@ (8004700 <HAL_DMA_Init+0x138>)
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d80f      	bhi.n	8004606 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	4b45      	ldr	r3, [pc, #276]	@ (8004704 <HAL_DMA_Init+0x13c>)
 80045ee:	4413      	add	r3, r2
 80045f0:	4a45      	ldr	r2, [pc, #276]	@ (8004708 <HAL_DMA_Init+0x140>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	091b      	lsrs	r3, r3, #4
 80045f8:	009a      	lsls	r2, r3, #2
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a42      	ldr	r2, [pc, #264]	@ (800470c <HAL_DMA_Init+0x144>)
 8004602:	641a      	str	r2, [r3, #64]	@ 0x40
 8004604:	e00e      	b.n	8004624 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	4b40      	ldr	r3, [pc, #256]	@ (8004710 <HAL_DMA_Init+0x148>)
 800460e:	4413      	add	r3, r2
 8004610:	4a3d      	ldr	r2, [pc, #244]	@ (8004708 <HAL_DMA_Init+0x140>)
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	091b      	lsrs	r3, r3, #4
 8004618:	009a      	lsls	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a3c      	ldr	r2, [pc, #240]	@ (8004714 <HAL_DMA_Init+0x14c>)
 8004622:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800463a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800463e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004648:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004654:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004660:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fa1e 	bl	8004ab8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004684:	d102      	bne.n	800468c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046a0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d010      	beq.n	80046cc <HAL_DMA_Init+0x104>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d80c      	bhi.n	80046cc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fa3e 	bl	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	e008      	b.n	80046de <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	40020407 	.word	0x40020407
 8004704:	bffdfff8 	.word	0xbffdfff8
 8004708:	cccccccd 	.word	0xcccccccd
 800470c:	40020000 	.word	0x40020000
 8004710:	bffdfbf8 	.word	0xbffdfbf8
 8004714:	40020400 	.word	0x40020400

08004718 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
 8004724:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004730:	2b01      	cmp	r3, #1
 8004732:	d101      	bne.n	8004738 <HAL_DMA_Start_IT+0x20>
 8004734:	2302      	movs	r3, #2
 8004736:	e066      	b.n	8004806 <HAL_DMA_Start_IT+0xee>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b01      	cmp	r3, #1
 800474a:	d155      	bne.n	80047f8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2202      	movs	r2, #2
 8004750:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0201 	bic.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	68b9      	ldr	r1, [r7, #8]
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f962 	bl	8004a3a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477a:	2b00      	cmp	r3, #0
 800477c:	d008      	beq.n	8004790 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 020e 	orr.w	r2, r2, #14
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	e00f      	b.n	80047b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0204 	bic.w	r2, r2, #4
 800479e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 020a 	orr.w	r2, r2, #10
 80047ae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d007      	beq.n	80047ce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047cc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047e4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f042 0201 	orr.w	r2, r2, #1
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	e005      	b.n	8004804 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004800:	2302      	movs	r3, #2
 8004802:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004804:	7dfb      	ldrb	r3, [r7, #23]
}
 8004806:	4618      	mov	r0, r3
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b084      	sub	sp, #16
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d00d      	beq.n	8004842 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2204      	movs	r2, #4
 800482a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
 8004840:	e047      	b.n	80048d2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 020e 	bic.w	r2, r2, #14
 8004850:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0201 	bic.w	r2, r2, #1
 8004860:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004870:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004876:	f003 021f 	and.w	r2, r3, #31
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487e:	2101      	movs	r1, #1
 8004880:	fa01 f202 	lsl.w	r2, r1, r2
 8004884:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800488e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00c      	beq.n	80048b2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048b0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d003      	beq.n	80048d2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
    }
  }
  return status;
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f8:	f003 031f 	and.w	r3, r3, #31
 80048fc:	2204      	movs	r2, #4
 80048fe:	409a      	lsls	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4013      	ands	r3, r2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d026      	beq.n	8004956 <HAL_DMA_IRQHandler+0x7a>
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f003 0304 	and.w	r3, r3, #4
 800490e:	2b00      	cmp	r3, #0
 8004910:	d021      	beq.n	8004956 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0320 	and.w	r3, r3, #32
 800491c:	2b00      	cmp	r3, #0
 800491e:	d107      	bne.n	8004930 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0204 	bic.w	r2, r2, #4
 800492e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004934:	f003 021f 	and.w	r2, r3, #31
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493c:	2104      	movs	r1, #4
 800493e:	fa01 f202 	lsl.w	r2, r1, r2
 8004942:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	2b00      	cmp	r3, #0
 800494a:	d071      	beq.n	8004a30 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004954:	e06c      	b.n	8004a30 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495a:	f003 031f 	and.w	r3, r3, #31
 800495e:	2202      	movs	r2, #2
 8004960:	409a      	lsls	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4013      	ands	r3, r2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d02e      	beq.n	80049c8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d029      	beq.n	80049c8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10b      	bne.n	800499a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 020a 	bic.w	r2, r2, #10
 8004990:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499e:	f003 021f 	and.w	r2, r3, #31
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	2102      	movs	r1, #2
 80049a8:	fa01 f202 	lsl.w	r2, r1, r2
 80049ac:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d038      	beq.n	8004a30 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80049c6:	e033      	b.n	8004a30 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049cc:	f003 031f 	and.w	r3, r3, #31
 80049d0:	2208      	movs	r2, #8
 80049d2:	409a      	lsls	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	4013      	ands	r3, r2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d02a      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d025      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 020e 	bic.w	r2, r2, #14
 80049f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fa:	f003 021f 	and.w	r2, r3, #31
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	2101      	movs	r1, #1
 8004a04:	fa01 f202 	lsl.w	r2, r1, r2
 8004a08:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d004      	beq.n	8004a32 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
}
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b085      	sub	sp, #20
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	60f8      	str	r0, [r7, #12]
 8004a42:	60b9      	str	r1, [r7, #8]
 8004a44:	607a      	str	r2, [r7, #4]
 8004a46:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a50:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d004      	beq.n	8004a64 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a62:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a68:	f003 021f 	and.w	r2, r3, #31
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a70:	2101      	movs	r1, #1
 8004a72:	fa01 f202 	lsl.w	r2, r1, r2
 8004a76:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2b10      	cmp	r3, #16
 8004a86:	d108      	bne.n	8004a9a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a98:	e007      	b.n	8004aaa <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	60da      	str	r2, [r3, #12]
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
	...

08004ab8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d802      	bhi.n	8004ad2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004acc:	4b15      	ldr	r3, [pc, #84]	@ (8004b24 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	e001      	b.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004ad2:	4b15      	ldr	r3, [pc, #84]	@ (8004b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004ad4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	3b08      	subs	r3, #8
 8004ae2:	4a12      	ldr	r2, [pc, #72]	@ (8004b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae8:	091b      	lsrs	r3, r3, #4
 8004aea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af0:	089b      	lsrs	r3, r3, #2
 8004af2:	009a      	lsls	r2, r3, #2
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4413      	add	r3, r2
 8004af8:	461a      	mov	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a0b      	ldr	r2, [pc, #44]	@ (8004b30 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004b02:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 031f 	and.w	r3, r3, #31
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	409a      	lsls	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004b12:	bf00      	nop
 8004b14:	371c      	adds	r7, #28
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40020407 	.word	0x40020407
 8004b24:	40020800 	.word	0x40020800
 8004b28:	40020820 	.word	0x40020820
 8004b2c:	cccccccd 	.word	0xcccccccd
 8004b30:	40020880 	.word	0x40020880

08004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4b0b      	ldr	r3, [pc, #44]	@ (8004b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a08      	ldr	r2, [pc, #32]	@ (8004b78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004b56:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	2201      	movs	r2, #1
 8004b62:	409a      	lsls	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004b68:	bf00      	nop
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	1000823f 	.word	0x1000823f
 8004b78:	40020940 	.word	0x40020940

08004b7c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e147      	b.n	8004e1e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fc fff8 	bl	8001b98 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	699a      	ldr	r2, [r3, #24]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0210 	bic.w	r2, r2, #16
 8004bb6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bb8:	f7fd fbd8 	bl	800236c <HAL_GetTick>
 8004bbc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004bbe:	e012      	b.n	8004be6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bc0:	f7fd fbd4 	bl	800236c <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b0a      	cmp	r3, #10
 8004bcc:	d90b      	bls.n	8004be6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bd2:	f043 0201 	orr.w	r2, r3, #1
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2203      	movs	r2, #3
 8004bde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e11b      	b.n	8004e1e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d0e5      	beq.n	8004bc0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c04:	f7fd fbb2 	bl	800236c <HAL_GetTick>
 8004c08:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c0a:	e012      	b.n	8004c32 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004c0c:	f7fd fbae 	bl	800236c <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b0a      	cmp	r3, #10
 8004c18:	d90b      	bls.n	8004c32 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c1e:	f043 0201 	orr.w	r2, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2203      	movs	r2, #3
 8004c2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e0f5      	b.n	8004e1e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0e5      	beq.n	8004c0c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699a      	ldr	r2, [r3, #24]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f042 0202 	orr.w	r2, r2, #2
 8004c4e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a74      	ldr	r2, [pc, #464]	@ (8004e28 <HAL_FDCAN_Init+0x2ac>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d103      	bne.n	8004c62 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004c5a:	4a74      	ldr	r2, [pc, #464]	@ (8004e2c <HAL_FDCAN_Init+0x2b0>)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	7c1b      	ldrb	r3, [r3, #16]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d108      	bne.n	8004c7c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	699a      	ldr	r2, [r3, #24]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c78:	619a      	str	r2, [r3, #24]
 8004c7a:	e007      	b.n	8004c8c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c8a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	7c5b      	ldrb	r3, [r3, #17]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d108      	bne.n	8004ca6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699a      	ldr	r2, [r3, #24]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ca2:	619a      	str	r2, [r3, #24]
 8004ca4:	e007      	b.n	8004cb6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004cb4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	7c9b      	ldrb	r3, [r3, #18]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d108      	bne.n	8004cd0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	699a      	ldr	r2, [r3, #24]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ccc:	619a      	str	r2, [r3, #24]
 8004cce:	e007      	b.n	8004ce0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	699a      	ldr	r2, [r3, #24]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cde:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	699a      	ldr	r2, [r3, #24]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004d04:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0210 	bic.w	r2, r2, #16
 8004d14:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d108      	bne.n	8004d30 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699a      	ldr	r2, [r3, #24]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f042 0204 	orr.w	r2, r2, #4
 8004d2c:	619a      	str	r2, [r3, #24]
 8004d2e:	e02c      	b.n	8004d8a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d028      	beq.n	8004d8a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d01c      	beq.n	8004d7a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	699a      	ldr	r2, [r3, #24]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d4e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691a      	ldr	r2, [r3, #16]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f042 0210 	orr.w	r2, r2, #16
 8004d5e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b03      	cmp	r3, #3
 8004d66:	d110      	bne.n	8004d8a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699a      	ldr	r2, [r3, #24]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0220 	orr.w	r2, r2, #32
 8004d76:	619a      	str	r2, [r3, #24]
 8004d78:	e007      	b.n	8004d8a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699a      	ldr	r2, [r3, #24]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0220 	orr.w	r2, r2, #32
 8004d88:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d9a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004da2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004db2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004db4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dbe:	d115      	bne.n	8004dec <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dce:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004dd8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	3b01      	subs	r3, #1
 8004de2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004de8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dea:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fb30 	bl	8005468 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40006400 	.word	0x40006400
 8004e2c:	40006500 	.word	0x40006500

08004e30 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e40:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e42:	7dfb      	ldrb	r3, [r7, #23]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d002      	beq.n	8004e4e <HAL_FDCAN_ConfigFilter+0x1e>
 8004e48:	7dfb      	ldrb	r3, [r7, #23]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d13d      	bne.n	8004eca <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d119      	bne.n	8004e8a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e62:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004e6a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e70:	4313      	orrs	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	601a      	str	r2, [r3, #0]
 8004e88:	e01d      	b.n	8004ec6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	075a      	lsls	r2, r3, #29
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	079a      	lsls	r2, r3, #30
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	e006      	b.n	8004ed8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ece:	f043 0202 	orr.w	r2, r3, #2
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
  }
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	371c      	adds	r7, #28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d110      	bne.n	8004f1a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0201 	bic.w	r2, r2, #1
 8004f0e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	e006      	b.n	8004f28 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f1e:	f043 0204 	orr.w	r2, r3, #4
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
  }
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b08b      	sub	sp, #44	@ 0x2c
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
 8004f40:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004f42:	2300      	movs	r3, #0
 8004f44:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004f4c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004f4e:	7efb      	ldrb	r3, [r7, #27]
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	f040 80e8 	bne.w	8005126 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b40      	cmp	r3, #64	@ 0x40
 8004f5a:	d137      	bne.n	8004fcc <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d107      	bne.n	8004f7c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f70:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0db      	b.n	8005134 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f8c:	d10a      	bne.n	8004fa4 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f9e:	d101      	bne.n	8004fa4 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fac:	0a1b      	lsrs	r3, r3, #8
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	69fa      	ldr	r2, [r7, #28]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004fbc:	69fa      	ldr	r2, [r7, #28]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	00db      	lsls	r3, r3, #3
 8004fc6:	440b      	add	r3, r1
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fca:	e036      	b.n	800503a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fd4:	f003 030f 	and.w	r3, r3, #15
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d107      	bne.n	8004fec <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fe0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0a3      	b.n	8005134 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ff4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ffc:	d10a      	bne.n	8005014 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500e:	d101      	bne.n	8005014 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005010:	2301      	movs	r3, #1
 8005012:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800501c:	0a1b      	lsrs	r3, r3, #8
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	4413      	add	r3, r2
 8005026:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800502c:	69fa      	ldr	r2, [r7, #28]
 800502e:	4613      	mov	r3, r2
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	4413      	add	r3, r2
 8005034:	00db      	lsls	r3, r3, #3
 8005036:	440b      	add	r3, r1
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d107      	bne.n	800505e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	0c9b      	lsrs	r3, r3, #18
 8005054:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	e005      	b.n	800506a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	3304      	adds	r3, #4
 8005086:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	b29a      	uxth	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	0c1b      	lsrs	r3, r3, #16
 8005098:	f003 020f 	and.w	r2, r3, #15
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	0e1b      	lsrs	r3, r3, #24
 80050be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	0fda      	lsrs	r2, r3, #31
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80050d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d2:	3304      	adds	r3, #4
 80050d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80050da:	2300      	movs	r3, #0
 80050dc:	623b      	str	r3, [r7, #32]
 80050de:	e00a      	b.n	80050f6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	441a      	add	r2, r3
 80050e6:	6839      	ldr	r1, [r7, #0]
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	440b      	add	r3, r1
 80050ec:	7812      	ldrb	r2, [r2, #0]
 80050ee:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	3301      	adds	r3, #1
 80050f4:	623b      	str	r3, [r7, #32]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	4a11      	ldr	r2, [pc, #68]	@ (8005140 <HAL_FDCAN_GetRxMessage+0x20c>)
 80050fc:	5cd3      	ldrb	r3, [r2, r3]
 80050fe:	461a      	mov	r2, r3
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	4293      	cmp	r3, r2
 8005104:	d3ec      	bcc.n	80050e0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b40      	cmp	r3, #64	@ 0x40
 800510a:	d105      	bne.n	8005118 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69fa      	ldr	r2, [r7, #28]
 8005112:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8005116:	e004      	b.n	8005122 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	69fa      	ldr	r2, [r7, #28]
 800511e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8005122:	2300      	movs	r3, #0
 8005124:	e006      	b.n	8005134 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800512a:	f043 0208 	orr.w	r2, r3, #8
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	372c      	adds	r7, #44	@ 0x2c
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	0800f5c0 	.word	0x0800f5c0

08005144 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08c      	sub	sp, #48	@ 0x30
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005152:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800515e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005160:	4013      	ands	r3, r2
 8005162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800516a:	f003 0307 	and.w	r3, r3, #7
 800516e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005178:	4013      	ands	r3, r2
 800517a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005182:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005190:	4013      	ands	r3, r2
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800519a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800519e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a6:	6a3a      	ldr	r2, [r7, #32]
 80051a8:	4013      	ands	r3, r2
 80051aa:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80051b6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	69fa      	ldr	r2, [r7, #28]
 80051c0:	4013      	ands	r3, r2
 80051c2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ca:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	099b      	lsrs	r3, r3, #6
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00c      	beq.n	80051fa <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	099b      	lsrs	r3, r3, #6
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d006      	beq.n	80051fa <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2240      	movs	r2, #64	@ 0x40
 80051f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f917 	bl	8005428 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	0a1b      	lsrs	r3, r3, #8
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01a      	beq.n	800523c <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	0a1b      	lsrs	r3, r3, #8
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b00      	cmp	r3, #0
 8005210:	d014      	beq.n	800523c <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800521a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	4013      	ands	r3, r2
 8005228:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005232:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005234:	6939      	ldr	r1, [r7, #16]
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f8d7 	bl	80053ea <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800523c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523e:	2b00      	cmp	r3, #0
 8005240:	d007      	beq.n	8005252 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005248:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800524a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 f8ac 	bl	80053aa <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	2b00      	cmp	r3, #0
 8005256:	d007      	beq.n	8005268 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800525e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7fc ffda 	bl	800221c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005274:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005276:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7fc fff1 	bl	8002260 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	0a5b      	lsrs	r3, r3, #9
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00d      	beq.n	80052a6 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	0a5b      	lsrs	r3, r3, #9
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d007      	beq.n	80052a6 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800529e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f88d 	bl	80053c0 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	09db      	lsrs	r3, r3, #7
 80052aa:	f003 0301 	and.w	r3, r3, #1
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d019      	beq.n	80052e6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	09db      	lsrs	r3, r3, #7
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d013      	beq.n	80052e6 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80052c6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	4013      	ands	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2280      	movs	r2, #128	@ 0x80
 80052dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80052de:	68f9      	ldr	r1, [r7, #12]
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 f877 	bl	80053d4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	0b5b      	lsrs	r3, r3, #13
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00d      	beq.n	800530e <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	0b5b      	lsrs	r3, r3, #13
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005306:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f879 	bl	8005400 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	0bdb      	lsrs	r3, r3, #15
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00d      	beq.n	8005336 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	0bdb      	lsrs	r3, r3, #15
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d007      	beq.n	8005336 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800532e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f86f 	bl	8005414 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	0b9b      	lsrs	r3, r3, #14
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d010      	beq.n	8005364 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	0b9b      	lsrs	r3, r3, #14
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005356:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800535c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d007      	beq.n	800537a <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69fa      	ldr	r2, [r7, #28]
 8005370:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005372:	69f9      	ldr	r1, [r7, #28]
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f86b 	bl	8005450 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d009      	beq.n	8005394 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6a3a      	ldr	r2, [r7, #32]
 8005386:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f84d 	bl	800543c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80053a2:	bf00      	nop
 80053a4:	3730      	adds	r7, #48	@ 0x30
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80053aa:	b480      	push	{r7}
 80053ac:	b083      	sub	sp, #12
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
 80053b2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80053de:	bf00      	nop
 80053e0:	370c      	adds	r7, #12
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
	...

08005468 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005468:	b480      	push	{r7}
 800546a:	b085      	sub	sp, #20
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005470:	4b27      	ldr	r3, [pc, #156]	@ (8005510 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005472:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005482:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548a:	041a      	lsls	r2, r3, #16
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054a8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b0:	061a      	lsls	r2, r3, #24
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	430a      	orrs	r2, r1
 80054b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	e005      	b.n	80054f6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	3304      	adds	r3, #4
 80054f4:	60fb      	str	r3, [r7, #12]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d3f3      	bcc.n	80054ea <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8005502:	bf00      	nop
 8005504:	bf00      	nop
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	4000a400 	.word	0x4000a400

08005514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800551e:	2300      	movs	r3, #0
 8005520:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005522:	e15a      	b.n	80057da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	2101      	movs	r1, #1
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	fa01 f303 	lsl.w	r3, r1, r3
 8005530:	4013      	ands	r3, r2
 8005532:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 814c 	beq.w	80057d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	2b01      	cmp	r3, #1
 8005546:	d005      	beq.n	8005554 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005550:	2b02      	cmp	r3, #2
 8005552:	d130      	bne.n	80055b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	005b      	lsls	r3, r3, #1
 800555e:	2203      	movs	r2, #3
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	43db      	mvns	r3, r3
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4013      	ands	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68da      	ldr	r2, [r3, #12]
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	4313      	orrs	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800558a:	2201      	movs	r2, #1
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43db      	mvns	r3, r3
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	4013      	ands	r3, r2
 8005598:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	091b      	lsrs	r3, r3, #4
 80055a0:	f003 0201 	and.w	r2, r3, #1
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	2b03      	cmp	r3, #3
 80055c0:	d017      	beq.n	80055f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	2203      	movs	r2, #3
 80055ce:	fa02 f303 	lsl.w	r3, r2, r3
 80055d2:	43db      	mvns	r3, r3
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	4013      	ands	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	689a      	ldr	r2, [r3, #8]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	fa02 f303 	lsl.w	r3, r2, r3
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d123      	bne.n	8005646 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	08da      	lsrs	r2, r3, #3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3208      	adds	r2, #8
 8005606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	220f      	movs	r2, #15
 8005616:	fa02 f303 	lsl.w	r3, r2, r3
 800561a:	43db      	mvns	r3, r3
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	4013      	ands	r3, r2
 8005620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	fa02 f303 	lsl.w	r3, r2, r3
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	4313      	orrs	r3, r2
 8005636:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	08da      	lsrs	r2, r3, #3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3208      	adds	r2, #8
 8005640:	6939      	ldr	r1, [r7, #16]
 8005642:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	2203      	movs	r2, #3
 8005652:	fa02 f303 	lsl.w	r3, r2, r3
 8005656:	43db      	mvns	r3, r3
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	4013      	ands	r3, r2
 800565c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 0203 	and.w	r2, r3, #3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	fa02 f303 	lsl.w	r3, r2, r3
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 80a6 	beq.w	80057d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005688:	4b5b      	ldr	r3, [pc, #364]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 800568a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800568c:	4a5a      	ldr	r2, [pc, #360]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 800568e:	f043 0301 	orr.w	r3, r3, #1
 8005692:	6613      	str	r3, [r2, #96]	@ 0x60
 8005694:	4b58      	ldr	r3, [pc, #352]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 8005696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056a0:	4a56      	ldr	r2, [pc, #344]	@ (80057fc <HAL_GPIO_Init+0x2e8>)
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	089b      	lsrs	r3, r3, #2
 80056a6:	3302      	adds	r3, #2
 80056a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	f003 0303 	and.w	r3, r3, #3
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	220f      	movs	r2, #15
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	43db      	mvns	r3, r3
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4013      	ands	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80056ca:	d01f      	beq.n	800570c <HAL_GPIO_Init+0x1f8>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a4c      	ldr	r2, [pc, #304]	@ (8005800 <HAL_GPIO_Init+0x2ec>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d019      	beq.n	8005708 <HAL_GPIO_Init+0x1f4>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a4b      	ldr	r2, [pc, #300]	@ (8005804 <HAL_GPIO_Init+0x2f0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d013      	beq.n	8005704 <HAL_GPIO_Init+0x1f0>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a4a      	ldr	r2, [pc, #296]	@ (8005808 <HAL_GPIO_Init+0x2f4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00d      	beq.n	8005700 <HAL_GPIO_Init+0x1ec>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a49      	ldr	r2, [pc, #292]	@ (800580c <HAL_GPIO_Init+0x2f8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d007      	beq.n	80056fc <HAL_GPIO_Init+0x1e8>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a48      	ldr	r2, [pc, #288]	@ (8005810 <HAL_GPIO_Init+0x2fc>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d101      	bne.n	80056f8 <HAL_GPIO_Init+0x1e4>
 80056f4:	2305      	movs	r3, #5
 80056f6:	e00a      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 80056f8:	2306      	movs	r3, #6
 80056fa:	e008      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 80056fc:	2304      	movs	r3, #4
 80056fe:	e006      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005700:	2303      	movs	r3, #3
 8005702:	e004      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005704:	2302      	movs	r3, #2
 8005706:	e002      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005708:	2301      	movs	r3, #1
 800570a:	e000      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 800570c:	2300      	movs	r3, #0
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	f002 0203 	and.w	r2, r2, #3
 8005714:	0092      	lsls	r2, r2, #2
 8005716:	4093      	lsls	r3, r2
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800571e:	4937      	ldr	r1, [pc, #220]	@ (80057fc <HAL_GPIO_Init+0x2e8>)
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	3302      	adds	r3, #2
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800572c:	4b39      	ldr	r3, [pc, #228]	@ (8005814 <HAL_GPIO_Init+0x300>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	43db      	mvns	r3, r3
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	4013      	ands	r3, r2
 800573a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005750:	4a30      	ldr	r2, [pc, #192]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005756:	4b2f      	ldr	r3, [pc, #188]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	43db      	mvns	r3, r3
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	4013      	ands	r3, r2
 8005764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800577a:	4a26      	ldr	r2, [pc, #152]	@ (8005814 <HAL_GPIO_Init+0x300>)
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005780:	4b24      	ldr	r3, [pc, #144]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	43db      	mvns	r3, r3
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4013      	ands	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80057aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	43db      	mvns	r3, r3
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4013      	ands	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057ce:	4a11      	ldr	r2, [pc, #68]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	3301      	adds	r3, #1
 80057d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f47f ae9d 	bne.w	8005524 <HAL_GPIO_Init+0x10>
  }
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40010000 	.word	0x40010000
 8005800:	48000400 	.word	0x48000400
 8005804:	48000800 	.word	0x48000800
 8005808:	48000c00 	.word	0x48000c00
 800580c:	48001000 	.word	0x48001000
 8005810:	48001400 	.word	0x48001400
 8005814:	40010400 	.word	0x40010400

08005818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	807b      	strh	r3, [r7, #2]
 8005824:	4613      	mov	r3, r2
 8005826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005828:	787b      	ldrb	r3, [r7, #1]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800582e:	887a      	ldrh	r2, [r7, #2]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005834:	e002      	b.n	800583c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005836:	887a      	ldrh	r2, [r7, #2]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	460b      	mov	r3, r1
 8005852:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800585a:	887a      	ldrh	r2, [r7, #2]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4013      	ands	r3, r2
 8005860:	041a      	lsls	r2, r3, #16
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	43d9      	mvns	r1, r3
 8005866:	887b      	ldrh	r3, [r7, #2]
 8005868:	400b      	ands	r3, r1
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	619a      	str	r2, [r3, #24]
}
 8005870:	bf00      	nop
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e08d      	b.n	80059aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d106      	bne.n	80058a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fc f9da 	bl	8001c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	@ 0x24
 80058ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0201 	bic.w	r2, r2, #1
 80058be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80058cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d107      	bne.n	80058f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058f2:	609a      	str	r2, [r3, #8]
 80058f4:	e006      	b.n	8005904 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005902:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d108      	bne.n	800591e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800591a:	605a      	str	r2, [r3, #4]
 800591c:	e007      	b.n	800592e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800592c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800593c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005940:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005950:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691a      	ldr	r2, [r3, #16]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	69d9      	ldr	r1, [r3, #28]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1a      	ldr	r2, [r3, #32]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0201 	orr.w	r2, r2, #1
 800598a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2220      	movs	r2, #32
 8005996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af02      	add	r7, sp, #8
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	4608      	mov	r0, r1
 80059be:	4611      	mov	r1, r2
 80059c0:	461a      	mov	r2, r3
 80059c2:	4603      	mov	r3, r0
 80059c4:	817b      	strh	r3, [r7, #10]
 80059c6:	460b      	mov	r3, r1
 80059c8:	813b      	strh	r3, [r7, #8]
 80059ca:	4613      	mov	r3, r2
 80059cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	f040 80f9 	bne.w	8005bce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <HAL_I2C_Mem_Write+0x34>
 80059e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d105      	bne.n	80059f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e0ed      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d101      	bne.n	8005a02 <HAL_I2C_Mem_Write+0x4e>
 80059fe:	2302      	movs	r3, #2
 8005a00:	e0e6      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a0a:	f7fc fcaf 	bl	800236c <HAL_GetTick>
 8005a0e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	2319      	movs	r3, #25
 8005a16:	2201      	movs	r2, #1
 8005a18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 fac3 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e0d1      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2221      	movs	r2, #33	@ 0x21
 8005a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2240      	movs	r2, #64	@ 0x40
 8005a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6a3a      	ldr	r2, [r7, #32]
 8005a46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a54:	88f8      	ldrh	r0, [r7, #6]
 8005a56:	893a      	ldrh	r2, [r7, #8]
 8005a58:	8979      	ldrh	r1, [r7, #10]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	4603      	mov	r3, r0
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 f9d3 	bl	8005e10 <I2C_RequestMemoryWrite>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d005      	beq.n	8005a7c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e0a9      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2bff      	cmp	r3, #255	@ 0xff
 8005a84:	d90e      	bls.n	8005aa4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	22ff      	movs	r2, #255	@ 0xff
 8005a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	8979      	ldrh	r1, [r7, #10]
 8005a94:	2300      	movs	r3, #0
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 fc47 	bl	8006330 <I2C_TransferConfig>
 8005aa2:	e00f      	b.n	8005ac4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	8979      	ldrh	r1, [r7, #10]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 fc36 	bl	8006330 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 fac6 	bl	800605a <I2C_WaitOnTXISFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e07b      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005adc:	781a      	ldrb	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae8:	1c5a      	adds	r2, r3, #1
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	3b01      	subs	r3, #1
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d034      	beq.n	8005b7c <HAL_I2C_Mem_Write+0x1c8>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d130      	bne.n	8005b7c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b20:	2200      	movs	r2, #0
 8005b22:	2180      	movs	r1, #128	@ 0x80
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 fa3f 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e04d      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	2bff      	cmp	r3, #255	@ 0xff
 8005b3c:	d90e      	bls.n	8005b5c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	22ff      	movs	r2, #255	@ 0xff
 8005b42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b48:	b2da      	uxtb	r2, r3
 8005b4a:	8979      	ldrh	r1, [r7, #10]
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 fbeb 	bl	8006330 <I2C_TransferConfig>
 8005b5a:	e00f      	b.n	8005b7c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b6a:	b2da      	uxtb	r2, r3
 8005b6c:	8979      	ldrh	r1, [r7, #10]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f000 fbda 	bl	8006330 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d19e      	bne.n	8005ac4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 faac 	bl	80060e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e01a      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6859      	ldr	r1, [r3, #4]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	4b0a      	ldr	r3, [pc, #40]	@ (8005bd8 <HAL_I2C_Mem_Write+0x224>)
 8005bae:	400b      	ands	r3, r1
 8005bb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	e000      	b.n	8005bd0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005bce:	2302      	movs	r3, #2
  }
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3718      	adds	r7, #24
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	fe00e800 	.word	0xfe00e800

08005bdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b088      	sub	sp, #32
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	4608      	mov	r0, r1
 8005be6:	4611      	mov	r1, r2
 8005be8:	461a      	mov	r2, r3
 8005bea:	4603      	mov	r3, r0
 8005bec:	817b      	strh	r3, [r7, #10]
 8005bee:	460b      	mov	r3, r1
 8005bf0:	813b      	strh	r3, [r7, #8]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b20      	cmp	r3, #32
 8005c00:	f040 80fd 	bne.w	8005dfe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d002      	beq.n	8005c10 <HAL_I2C_Mem_Read+0x34>
 8005c0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c16:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e0f1      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d101      	bne.n	8005c2a <HAL_I2C_Mem_Read+0x4e>
 8005c26:	2302      	movs	r3, #2
 8005c28:	e0ea      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c32:	f7fc fb9b 	bl	800236c <HAL_GetTick>
 8005c36:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	2319      	movs	r3, #25
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 f9af 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e0d5      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2222      	movs	r2, #34	@ 0x22
 8005c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2240      	movs	r2, #64	@ 0x40
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a3a      	ldr	r2, [r7, #32]
 8005c6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c7c:	88f8      	ldrh	r0, [r7, #6]
 8005c7e:	893a      	ldrh	r2, [r7, #8]
 8005c80:	8979      	ldrh	r1, [r7, #10]
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f913 	bl	8005eb8 <I2C_RequestMemoryRead>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d005      	beq.n	8005ca4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e0ad      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2bff      	cmp	r3, #255	@ 0xff
 8005cac:	d90e      	bls.n	8005ccc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	22ff      	movs	r2, #255	@ 0xff
 8005cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb8:	b2da      	uxtb	r2, r3
 8005cba:	8979      	ldrh	r1, [r7, #10]
 8005cbc:	4b52      	ldr	r3, [pc, #328]	@ (8005e08 <HAL_I2C_Mem_Read+0x22c>)
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 fb33 	bl	8006330 <I2C_TransferConfig>
 8005cca:	e00f      	b.n	8005cec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	8979      	ldrh	r1, [r7, #10]
 8005cde:	4b4a      	ldr	r3, [pc, #296]	@ (8005e08 <HAL_I2C_Mem_Read+0x22c>)
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 fb22 	bl	8006330 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2104      	movs	r1, #4
 8005cf6:	68f8      	ldr	r0, [r7, #12]
 8005cf8:	f000 f956 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e07c      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d034      	beq.n	8005dac <HAL_I2C_Mem_Read+0x1d0>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d130      	bne.n	8005dac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d50:	2200      	movs	r2, #0
 8005d52:	2180      	movs	r1, #128	@ 0x80
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 f927 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d001      	beq.n	8005d64 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e04d      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2bff      	cmp	r3, #255	@ 0xff
 8005d6c:	d90e      	bls.n	8005d8c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	22ff      	movs	r2, #255	@ 0xff
 8005d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	8979      	ldrh	r1, [r7, #10]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 fad3 	bl	8006330 <I2C_TransferConfig>
 8005d8a:	e00f      	b.n	8005dac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	8979      	ldrh	r1, [r7, #10]
 8005d9e:	2300      	movs	r3, #0
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 fac2 	bl	8006330 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d19a      	bne.n	8005cec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dba:	68f8      	ldr	r0, [r7, #12]
 8005dbc:	f000 f994 	bl	80060e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e01a      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6859      	ldr	r1, [r3, #4]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8005e0c <HAL_I2C_Mem_Read+0x230>)
 8005dde:	400b      	ands	r3, r1
 8005de0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2220      	movs	r2, #32
 8005de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	e000      	b.n	8005e00 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005dfe:	2302      	movs	r3, #2
  }
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3718      	adds	r7, #24
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	80002400 	.word	0x80002400
 8005e0c:	fe00e800 	.word	0xfe00e800

08005e10 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af02      	add	r7, sp, #8
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	4608      	mov	r0, r1
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	4603      	mov	r3, r0
 8005e20:	817b      	strh	r3, [r7, #10]
 8005e22:	460b      	mov	r3, r1
 8005e24:	813b      	strh	r3, [r7, #8]
 8005e26:	4613      	mov	r3, r2
 8005e28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005e2a:	88fb      	ldrh	r3, [r7, #6]
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	8979      	ldrh	r1, [r7, #10]
 8005e30:	4b20      	ldr	r3, [pc, #128]	@ (8005eb4 <I2C_RequestMemoryWrite+0xa4>)
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 fa79 	bl	8006330 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	69b9      	ldr	r1, [r7, #24]
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 f909 	bl	800605a <I2C_WaitOnTXISFlagUntilTimeout>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e02c      	b.n	8005eac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e52:	88fb      	ldrh	r3, [r7, #6]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d105      	bne.n	8005e64 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e58:	893b      	ldrh	r3, [r7, #8]
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e62:	e015      	b.n	8005e90 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e64:	893b      	ldrh	r3, [r7, #8]
 8005e66:	0a1b      	lsrs	r3, r3, #8
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e72:	69fa      	ldr	r2, [r7, #28]
 8005e74:	69b9      	ldr	r1, [r7, #24]
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f8ef 	bl	800605a <I2C_WaitOnTXISFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e012      	b.n	8005eac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e86:	893b      	ldrh	r3, [r7, #8]
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	2200      	movs	r2, #0
 8005e98:	2180      	movs	r1, #128	@ 0x80
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 f884 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e000      	b.n	8005eac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	80002000 	.word	0x80002000

08005eb8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af02      	add	r7, sp, #8
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	817b      	strh	r3, [r7, #10]
 8005eca:	460b      	mov	r3, r1
 8005ecc:	813b      	strh	r3, [r7, #8]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005ed2:	88fb      	ldrh	r3, [r7, #6]
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	8979      	ldrh	r1, [r7, #10]
 8005ed8:	4b20      	ldr	r3, [pc, #128]	@ (8005f5c <I2C_RequestMemoryRead+0xa4>)
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	2300      	movs	r3, #0
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 fa26 	bl	8006330 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee4:	69fa      	ldr	r2, [r7, #28]
 8005ee6:	69b9      	ldr	r1, [r7, #24]
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f000 f8b6 	bl	800605a <I2C_WaitOnTXISFlagUntilTimeout>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d001      	beq.n	8005ef8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e02c      	b.n	8005f52 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ef8:	88fb      	ldrh	r3, [r7, #6]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d105      	bne.n	8005f0a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005efe:	893b      	ldrh	r3, [r7, #8]
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f08:	e015      	b.n	8005f36 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f0a:	893b      	ldrh	r3, [r7, #8]
 8005f0c:	0a1b      	lsrs	r3, r3, #8
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f18:	69fa      	ldr	r2, [r7, #28]
 8005f1a:	69b9      	ldr	r1, [r7, #24]
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 f89c 	bl	800605a <I2C_WaitOnTXISFlagUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e012      	b.n	8005f52 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f2c:	893b      	ldrh	r3, [r7, #8]
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2140      	movs	r1, #64	@ 0x40
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f831 	bl	8005fa8 <I2C_WaitOnFlagUntilTimeout>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	80002000 	.word	0x80002000

08005f60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d103      	bne.n	8005f7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d007      	beq.n	8005f9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699a      	ldr	r2, [r3, #24]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0201 	orr.w	r2, r2, #1
 8005f9a:	619a      	str	r2, [r3, #24]
  }
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb8:	e03b      	b.n	8006032 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fba:	69ba      	ldr	r2, [r7, #24]
 8005fbc:	6839      	ldr	r1, [r7, #0]
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f000 f8d6 	bl	8006170 <I2C_IsErrorOccurred>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d001      	beq.n	8005fce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e041      	b.n	8006052 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d02d      	beq.n	8006032 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd6:	f7fc f9c9 	bl	800236c <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d302      	bcc.n	8005fec <I2C_WaitOnFlagUntilTimeout+0x44>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d122      	bne.n	8006032 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	699a      	ldr	r2, [r3, #24]
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	bf0c      	ite	eq
 8005ffc:	2301      	moveq	r3, #1
 8005ffe:	2300      	movne	r3, #0
 8006000:	b2db      	uxtb	r3, r3
 8006002:	461a      	mov	r2, r3
 8006004:	79fb      	ldrb	r3, [r7, #7]
 8006006:	429a      	cmp	r2, r3
 8006008:	d113      	bne.n	8006032 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800600e:	f043 0220 	orr.w	r2, r3, #32
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2220      	movs	r2, #32
 800601a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e00f      	b.n	8006052 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699a      	ldr	r2, [r3, #24]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	4013      	ands	r3, r2
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	429a      	cmp	r2, r3
 8006040:	bf0c      	ite	eq
 8006042:	2301      	moveq	r3, #1
 8006044:	2300      	movne	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	461a      	mov	r2, r3
 800604a:	79fb      	ldrb	r3, [r7, #7]
 800604c:	429a      	cmp	r2, r3
 800604e:	d0b4      	beq.n	8005fba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b084      	sub	sp, #16
 800605e:	af00      	add	r7, sp, #0
 8006060:	60f8      	str	r0, [r7, #12]
 8006062:	60b9      	str	r1, [r7, #8]
 8006064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006066:	e033      	b.n	80060d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	68b9      	ldr	r1, [r7, #8]
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 f87f 	bl	8006170 <I2C_IsErrorOccurred>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e031      	b.n	80060e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d025      	beq.n	80060d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006084:	f7fc f972 	bl	800236c <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	429a      	cmp	r2, r3
 8006092:	d302      	bcc.n	800609a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d11a      	bne.n	80060d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	f003 0302 	and.w	r3, r3, #2
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d013      	beq.n	80060d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ac:	f043 0220 	orr.w	r2, r3, #32
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e007      	b.n	80060e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d1c4      	bne.n	8006068 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060f4:	e02f      	b.n	8006156 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	68b9      	ldr	r1, [r7, #8]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 f838 	bl	8006170 <I2C_IsErrorOccurred>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e02d      	b.n	8006166 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610a:	f7fc f92f 	bl	800236c <HAL_GetTick>
 800610e:	4602      	mov	r2, r0
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	429a      	cmp	r2, r3
 8006118:	d302      	bcc.n	8006120 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d11a      	bne.n	8006156 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b20      	cmp	r3, #32
 800612c:	d013      	beq.n	8006156 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006132:	f043 0220 	orr.w	r2, r3, #32
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e007      	b.n	8006166 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	f003 0320 	and.w	r3, r3, #32
 8006160:	2b20      	cmp	r3, #32
 8006162:	d1c8      	bne.n	80060f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b08a      	sub	sp, #40	@ 0x28
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800617c:	2300      	movs	r3, #0
 800617e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800618a:	2300      	movs	r3, #0
 800618c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b00      	cmp	r3, #0
 800619a:	d068      	beq.n	800626e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2210      	movs	r2, #16
 80061a2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061a4:	e049      	b.n	800623a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ac:	d045      	beq.n	800623a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061ae:	f7fc f8dd 	bl	800236c <HAL_GetTick>
 80061b2:	4602      	mov	r2, r0
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d302      	bcc.n	80061c4 <I2C_IsErrorOccurred+0x54>
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d13a      	bne.n	800623a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061d6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061e6:	d121      	bne.n	800622c <I2C_IsErrorOccurred+0xbc>
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061ee:	d01d      	beq.n	800622c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80061f0:	7cfb      	ldrb	r3, [r7, #19]
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d01a      	beq.n	800622c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006204:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006206:	f7fc f8b1 	bl	800236c <HAL_GetTick>
 800620a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800620c:	e00e      	b.n	800622c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800620e:	f7fc f8ad 	bl	800236c <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	2b19      	cmp	r3, #25
 800621a:	d907      	bls.n	800622c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800621c:	6a3b      	ldr	r3, [r7, #32]
 800621e:	f043 0320 	orr.w	r3, r3, #32
 8006222:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800622a:	e006      	b.n	800623a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b20      	cmp	r3, #32
 8006238:	d1e9      	bne.n	800620e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	f003 0320 	and.w	r3, r3, #32
 8006244:	2b20      	cmp	r3, #32
 8006246:	d003      	beq.n	8006250 <I2C_IsErrorOccurred+0xe0>
 8006248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800624c:	2b00      	cmp	r3, #0
 800624e:	d0aa      	beq.n	80061a6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006254:	2b00      	cmp	r3, #0
 8006256:	d103      	bne.n	8006260 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2220      	movs	r2, #32
 800625e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006260:	6a3b      	ldr	r3, [r7, #32]
 8006262:	f043 0304 	orr.w	r3, r3, #4
 8006266:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00b      	beq.n	8006298 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	f043 0301 	orr.w	r3, r3, #1
 8006286:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006290:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00b      	beq.n	80062ba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	f043 0308 	orr.w	r3, r3, #8
 80062a8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00b      	beq.n	80062dc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	f043 0302 	orr.w	r3, r3, #2
 80062ca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80062dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01c      	beq.n	800631e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f7ff fe3b 	bl	8005f60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6859      	ldr	r1, [r3, #4]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	4b0d      	ldr	r3, [pc, #52]	@ (800632c <I2C_IsErrorOccurred+0x1bc>)
 80062f6:	400b      	ands	r3, r1
 80062f8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	431a      	orrs	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800631e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006322:	4618      	mov	r0, r3
 8006324:	3728      	adds	r7, #40	@ 0x28
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	fe00e800 	.word	0xfe00e800

08006330 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006330:	b480      	push	{r7}
 8006332:	b087      	sub	sp, #28
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	607b      	str	r3, [r7, #4]
 800633a:	460b      	mov	r3, r1
 800633c:	817b      	strh	r3, [r7, #10]
 800633e:	4613      	mov	r3, r2
 8006340:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006342:	897b      	ldrh	r3, [r7, #10]
 8006344:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006348:	7a7b      	ldrb	r3, [r7, #9]
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006350:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006356:	6a3b      	ldr	r3, [r7, #32]
 8006358:	4313      	orrs	r3, r2
 800635a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800635e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	0d5b      	lsrs	r3, r3, #21
 800636a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800636e:	4b08      	ldr	r3, [pc, #32]	@ (8006390 <I2C_TransferConfig+0x60>)
 8006370:	430b      	orrs	r3, r1
 8006372:	43db      	mvns	r3, r3
 8006374:	ea02 0103 	and.w	r1, r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	430a      	orrs	r2, r1
 8006380:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006382:	bf00      	nop
 8006384:	371c      	adds	r7, #28
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	03ff63ff 	.word	0x03ff63ff

08006394 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	d138      	bne.n	800641c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063b4:	2302      	movs	r3, #2
 80063b6:	e032      	b.n	800641e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2224      	movs	r2, #36	@ 0x24
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0201 	bic.w	r2, r2, #1
 80063d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6819      	ldr	r1, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f042 0201 	orr.w	r2, r2, #1
 8006406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006418:	2300      	movs	r3, #0
 800641a:	e000      	b.n	800641e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800641c:	2302      	movs	r3, #2
  }
}
 800641e:	4618      	mov	r0, r3
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800642a:	b480      	push	{r7}
 800642c:	b085      	sub	sp, #20
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b20      	cmp	r3, #32
 800643e:	d139      	bne.n	80064b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006446:	2b01      	cmp	r3, #1
 8006448:	d101      	bne.n	800644e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800644a:	2302      	movs	r3, #2
 800644c:	e033      	b.n	80064b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2224      	movs	r2, #36	@ 0x24
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 0201 	bic.w	r2, r2, #1
 800646c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800647c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	021b      	lsls	r3, r3, #8
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	4313      	orrs	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f042 0201 	orr.w	r2, r2, #1
 800649e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80064b0:	2300      	movs	r3, #0
 80064b2:	e000      	b.n	80064b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064b4:	2302      	movs	r3, #2
  }
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b084      	sub	sp, #16
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e041      	b.n	8006558 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80064dc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f245 5255 	movw	r2, #21845	@ 0x5555
 80064e6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6852      	ldr	r2, [r2, #4]
 80064f0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	6892      	ldr	r2, [r2, #8]
 80064fa:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80064fc:	f7fb ff36 	bl	800236c <HAL_GetTick>
 8006500:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006502:	e00f      	b.n	8006524 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006504:	f7fb ff32 	bl	800236c <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	2b31      	cmp	r3, #49	@ 0x31
 8006510:	d908      	bls.n	8006524 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	f003 0307 	and.w	r3, r3, #7
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e019      	b.n	8006558 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	f003 0307 	and.w	r3, r3, #7
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e8      	bne.n	8006504 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	691a      	ldr	r2, [r3, #16]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	429a      	cmp	r2, r3
 800653e:	d005      	beq.n	800654c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	68d2      	ldr	r2, [r2, #12]
 8006548:	611a      	str	r2, [r3, #16]
 800654a:	e004      	b.n	8006556 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006554:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006556:	2300      	movs	r3, #0
}
 8006558:	4618      	mov	r0, r3
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006570:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e0c0      	b.n	8006714 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d106      	bne.n	80065ac <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f007 fcd6 	bl	800df58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2203      	movs	r2, #3
 80065b0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f004 f856 	bl	800a66a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065be:	2300      	movs	r3, #0
 80065c0:	73fb      	strb	r3, [r7, #15]
 80065c2:	e03e      	b.n	8006642 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80065c4:	7bfa      	ldrb	r2, [r7, #15]
 80065c6:	6879      	ldr	r1, [r7, #4]
 80065c8:	4613      	mov	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	440b      	add	r3, r1
 80065d2:	3311      	adds	r3, #17
 80065d4:	2201      	movs	r2, #1
 80065d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80065d8:	7bfa      	ldrb	r2, [r7, #15]
 80065da:	6879      	ldr	r1, [r7, #4]
 80065dc:	4613      	mov	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	440b      	add	r3, r1
 80065e6:	3310      	adds	r3, #16
 80065e8:	7bfa      	ldrb	r2, [r7, #15]
 80065ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065ec:	7bfa      	ldrb	r2, [r7, #15]
 80065ee:	6879      	ldr	r1, [r7, #4]
 80065f0:	4613      	mov	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	440b      	add	r3, r1
 80065fa:	3313      	adds	r3, #19
 80065fc:	2200      	movs	r2, #0
 80065fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006600:	7bfa      	ldrb	r2, [r7, #15]
 8006602:	6879      	ldr	r1, [r7, #4]
 8006604:	4613      	mov	r3, r2
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	00db      	lsls	r3, r3, #3
 800660c:	440b      	add	r3, r1
 800660e:	3320      	adds	r3, #32
 8006610:	2200      	movs	r2, #0
 8006612:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006614:	7bfa      	ldrb	r2, [r7, #15]
 8006616:	6879      	ldr	r1, [r7, #4]
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	440b      	add	r3, r1
 8006622:	3324      	adds	r3, #36	@ 0x24
 8006624:	2200      	movs	r2, #0
 8006626:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006628:	7bfb      	ldrb	r3, [r7, #15]
 800662a:	6879      	ldr	r1, [r7, #4]
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	00db      	lsls	r3, r3, #3
 8006636:	440b      	add	r3, r1
 8006638:	2200      	movs	r2, #0
 800663a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800663c:	7bfb      	ldrb	r3, [r7, #15]
 800663e:	3301      	adds	r3, #1
 8006640:	73fb      	strb	r3, [r7, #15]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	791b      	ldrb	r3, [r3, #4]
 8006646:	7bfa      	ldrb	r2, [r7, #15]
 8006648:	429a      	cmp	r2, r3
 800664a:	d3bb      	bcc.n	80065c4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800664c:	2300      	movs	r3, #0
 800664e:	73fb      	strb	r3, [r7, #15]
 8006650:	e044      	b.n	80066dc <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006652:	7bfa      	ldrb	r2, [r7, #15]
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	4613      	mov	r3, r2
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	4413      	add	r3, r2
 800665c:	00db      	lsls	r3, r3, #3
 800665e:	440b      	add	r3, r1
 8006660:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006664:	2200      	movs	r2, #0
 8006666:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006668:	7bfa      	ldrb	r2, [r7, #15]
 800666a:	6879      	ldr	r1, [r7, #4]
 800666c:	4613      	mov	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	440b      	add	r3, r1
 8006676:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800667a:	7bfa      	ldrb	r2, [r7, #15]
 800667c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800667e:	7bfa      	ldrb	r2, [r7, #15]
 8006680:	6879      	ldr	r1, [r7, #4]
 8006682:	4613      	mov	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4413      	add	r3, r2
 8006688:	00db      	lsls	r3, r3, #3
 800668a:	440b      	add	r3, r1
 800668c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006690:	2200      	movs	r2, #0
 8006692:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006694:	7bfa      	ldrb	r2, [r7, #15]
 8006696:	6879      	ldr	r1, [r7, #4]
 8006698:	4613      	mov	r3, r2
 800669a:	009b      	lsls	r3, r3, #2
 800669c:	4413      	add	r3, r2
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	440b      	add	r3, r1
 80066a2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80066a6:	2200      	movs	r2, #0
 80066a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80066aa:	7bfa      	ldrb	r2, [r7, #15]
 80066ac:	6879      	ldr	r1, [r7, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	00db      	lsls	r3, r3, #3
 80066b6:	440b      	add	r3, r1
 80066b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80066bc:	2200      	movs	r2, #0
 80066be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80066c0:	7bfa      	ldrb	r2, [r7, #15]
 80066c2:	6879      	ldr	r1, [r7, #4]
 80066c4:	4613      	mov	r3, r2
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	4413      	add	r3, r2
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	440b      	add	r3, r1
 80066ce:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066d6:	7bfb      	ldrb	r3, [r7, #15]
 80066d8:	3301      	adds	r3, #1
 80066da:	73fb      	strb	r3, [r7, #15]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	791b      	ldrb	r3, [r3, #4]
 80066e0:	7bfa      	ldrb	r2, [r7, #15]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d3b5      	bcc.n	8006652 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6818      	ldr	r0, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	3304      	adds	r3, #4
 80066ee:	e893 0006 	ldmia.w	r3, {r1, r2}
 80066f2:	f003 ffd5 	bl	800a6a0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	7a9b      	ldrb	r3, [r3, #10]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d102      	bne.n	8006712 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f001 fc0e 	bl	8007f2e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800672a:	2b01      	cmp	r3, #1
 800672c:	d101      	bne.n	8006732 <HAL_PCD_Start+0x16>
 800672e:	2302      	movs	r3, #2
 8006730:	e012      	b.n	8006758 <HAL_PCD_Start+0x3c>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4618      	mov	r0, r3
 8006740:	f003 ff7c 	bl	800a63c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4618      	mov	r0, r3
 800674a:	f005 fd59 	bl	800c200 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4618      	mov	r0, r3
 800676e:	f005 fd5e 	bl	800c22e <USB_ReadInterrupts>
 8006772:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fb06 	bl	8006d90 <PCD_EP_ISR_Handler>

    return;
 8006784:	e110      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800678c:	2b00      	cmp	r3, #0
 800678e:	d013      	beq.n	80067b8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006798:	b29a      	uxth	r2, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067a2:	b292      	uxth	r2, r2
 80067a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f007 fc66 	bl	800e07a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80067ae:	2100      	movs	r1, #0
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f8fc 	bl	80069ae <HAL_PCD_SetAddress>

    return;
 80067b6:	e0f7      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00c      	beq.n	80067dc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80067d4:	b292      	uxth	r2, r2
 80067d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80067da:	e0e5      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00c      	beq.n	8006800 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80067f8:	b292      	uxth	r2, r2
 80067fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80067fe:	e0d3      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d034      	beq.n	8006874 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006812:	b29a      	uxth	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f022 0204 	bic.w	r2, r2, #4
 800681c:	b292      	uxth	r2, r2
 800681e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800682a:	b29a      	uxth	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0208 	bic.w	r2, r2, #8
 8006834:	b292      	uxth	r2, r2
 8006836:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006840:	2b01      	cmp	r3, #1
 8006842:	d107      	bne.n	8006854 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800684c:	2100      	movs	r1, #0
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f007 fe06 	bl	800e460 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f007 fc49 	bl	800e0ec <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006862:	b29a      	uxth	r2, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800686c:	b292      	uxth	r2, r2
 800686e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006872:	e099      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800687a:	2b00      	cmp	r3, #0
 800687c:	d027      	beq.n	80068ce <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006886:	b29a      	uxth	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0208 	orr.w	r2, r2, #8
 8006890:	b292      	uxth	r2, r2
 8006892:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800689e:	b29a      	uxth	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068a8:	b292      	uxth	r2, r2
 80068aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0204 	orr.w	r2, r2, #4
 80068c0:	b292      	uxth	r2, r2
 80068c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f007 fbf6 	bl	800e0b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80068cc:	e06c      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d040      	beq.n	800695a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068ea:	b292      	uxth	r2, r2
 80068ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d12b      	bne.n	8006952 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006902:	b29a      	uxth	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f042 0204 	orr.w	r2, r2, #4
 800690c:	b292      	uxth	r2, r2
 800690e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800691a:	b29a      	uxth	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0208 	orr.w	r2, r2, #8
 8006924:	b292      	uxth	r2, r2
 8006926:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800693a:	b29b      	uxth	r3, r3
 800693c:	089b      	lsrs	r3, r3, #2
 800693e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006948:	2101      	movs	r1, #1
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f007 fd88 	bl	800e460 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006950:	e02a      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f007 fbb0 	bl	800e0b8 <HAL_PCD_SuspendCallback>
    return;
 8006958:	e026      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00f      	beq.n	8006984 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800696c:	b29a      	uxth	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006976:	b292      	uxth	r2, r2
 8006978:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f007 fb6e 	bl	800e05e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006982:	e011      	b.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00c      	beq.n	80069a8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006996:	b29a      	uxth	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069a0:	b292      	uxth	r2, r2
 80069a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80069a6:	bf00      	nop
  }
}
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}

080069ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80069ae:	b580      	push	{r7, lr}
 80069b0:	b082      	sub	sp, #8
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	460b      	mov	r3, r1
 80069b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d101      	bne.n	80069c8 <HAL_PCD_SetAddress+0x1a>
 80069c4:	2302      	movs	r3, #2
 80069c6:	e012      	b.n	80069ee <HAL_PCD_SetAddress+0x40>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	78fa      	ldrb	r2, [r7, #3]
 80069d4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	78fa      	ldrb	r2, [r7, #3]
 80069dc:	4611      	mov	r1, r2
 80069de:	4618      	mov	r0, r3
 80069e0:	f005 fbfa 	bl	800c1d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3708      	adds	r7, #8
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}

080069f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80069f6:	b580      	push	{r7, lr}
 80069f8:	b084      	sub	sp, #16
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
 80069fe:	4608      	mov	r0, r1
 8006a00:	4611      	mov	r1, r2
 8006a02:	461a      	mov	r2, r3
 8006a04:	4603      	mov	r3, r0
 8006a06:	70fb      	strb	r3, [r7, #3]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	803b      	strh	r3, [r7, #0]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	da0e      	bge.n	8006a3a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a1c:	78fb      	ldrb	r3, [r7, #3]
 8006a1e:	f003 0207 	and.w	r2, r3, #7
 8006a22:	4613      	mov	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	00db      	lsls	r3, r3, #3
 8006a2a:	3310      	adds	r3, #16
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	4413      	add	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2201      	movs	r2, #1
 8006a36:	705a      	strb	r2, [r3, #1]
 8006a38:	e00e      	b.n	8006a58 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a3a:	78fb      	ldrb	r3, [r7, #3]
 8006a3c:	f003 0207 	and.w	r2, r3, #7
 8006a40:	4613      	mov	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	00db      	lsls	r3, r3, #3
 8006a48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	4413      	add	r3, r2
 8006a50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	f003 0307 	and.w	r3, r3, #7
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006a64:	883b      	ldrh	r3, [r7, #0]
 8006a66:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	78ba      	ldrb	r2, [r7, #2]
 8006a72:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006a74:	78bb      	ldrb	r3, [r7, #2]
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d102      	bne.n	8006a80 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d101      	bne.n	8006a8e <HAL_PCD_EP_Open+0x98>
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	e00e      	b.n	8006aac <HAL_PCD_EP_Open+0xb6>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68f9      	ldr	r1, [r7, #12]
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f003 fe1d 	bl	800a6dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006aaa:	7afb      	ldrb	r3, [r7, #11]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	460b      	mov	r3, r1
 8006abe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ac0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	da0e      	bge.n	8006ae6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ac8:	78fb      	ldrb	r3, [r7, #3]
 8006aca:	f003 0207 	and.w	r2, r3, #7
 8006ace:	4613      	mov	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4413      	add	r3, r2
 8006ad4:	00db      	lsls	r3, r3, #3
 8006ad6:	3310      	adds	r3, #16
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	4413      	add	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	705a      	strb	r2, [r3, #1]
 8006ae4:	e00e      	b.n	8006b04 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ae6:	78fb      	ldrb	r3, [r7, #3]
 8006ae8:	f003 0207 	and.w	r2, r3, #7
 8006aec:	4613      	mov	r3, r2
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	4413      	add	r3, r2
 8006af2:	00db      	lsls	r3, r3, #3
 8006af4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	4413      	add	r3, r2
 8006afc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b04:	78fb      	ldrb	r3, [r7, #3]
 8006b06:	f003 0307 	and.w	r3, r3, #7
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d101      	bne.n	8006b1e <HAL_PCD_EP_Close+0x6a>
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	e00e      	b.n	8006b3c <HAL_PCD_EP_Close+0x88>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68f9      	ldr	r1, [r7, #12]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f004 fabd 	bl	800b0ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b086      	sub	sp, #24
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	607a      	str	r2, [r7, #4]
 8006b4e:	603b      	str	r3, [r7, #0]
 8006b50:	460b      	mov	r3, r1
 8006b52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b54:	7afb      	ldrb	r3, [r7, #11]
 8006b56:	f003 0207 	and.w	r2, r3, #7
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	00db      	lsls	r3, r3, #3
 8006b62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4413      	add	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	2200      	movs	r2, #0
 8006b82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b84:	7afb      	ldrb	r3, [r7, #11]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6979      	ldr	r1, [r7, #20]
 8006b96:	4618      	mov	r0, r3
 8006b98:	f004 fc75 	bl	800b486 <USB_EPStartXfer>

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3718      	adds	r7, #24
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}

08006ba6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b083      	sub	sp, #12
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
 8006bae:	460b      	mov	r3, r1
 8006bb0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006bb2:	78fb      	ldrb	r3, [r7, #3]
 8006bb4:	f003 0207 	and.w	r2, r3, #7
 8006bb8:	6879      	ldr	r1, [r7, #4]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	00db      	lsls	r3, r3, #3
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006bc8:	681b      	ldr	r3, [r3, #0]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr

08006bd6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b086      	sub	sp, #24
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	60f8      	str	r0, [r7, #12]
 8006bde:	607a      	str	r2, [r7, #4]
 8006be0:	603b      	str	r3, [r7, #0]
 8006be2:	460b      	mov	r3, r1
 8006be4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006be6:	7afb      	ldrb	r3, [r7, #11]
 8006be8:	f003 0207 	and.w	r2, r3, #7
 8006bec:	4613      	mov	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	3310      	adds	r3, #16
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c22:	7afb      	ldrb	r3, [r7, #11]
 8006c24:	f003 0307 	and.w	r3, r3, #7
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	6979      	ldr	r1, [r7, #20]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f004 fc26 	bl	800b486 <USB_EPStartXfer>

  return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3718      	adds	r7, #24
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	7912      	ldrb	r2, [r2, #4]
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d901      	bls.n	8006c62 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e03e      	b.n	8006ce0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	da0e      	bge.n	8006c88 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c6a:	78fb      	ldrb	r3, [r7, #3]
 8006c6c:	f003 0207 	and.w	r2, r3, #7
 8006c70:	4613      	mov	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	00db      	lsls	r3, r3, #3
 8006c78:	3310      	adds	r3, #16
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2201      	movs	r2, #1
 8006c84:	705a      	strb	r2, [r3, #1]
 8006c86:	e00c      	b.n	8006ca2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006c88:	78fa      	ldrb	r2, [r7, #3]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	4413      	add	r3, r2
 8006c90:	00db      	lsls	r3, r3, #3
 8006c92:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	4413      	add	r3, r2
 8006c9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ca8:	78fb      	ldrb	r3, [r7, #3]
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d101      	bne.n	8006cc2 <HAL_PCD_EP_SetStall+0x7e>
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	e00e      	b.n	8006ce0 <HAL_PCD_EP_SetStall+0x9c>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68f9      	ldr	r1, [r7, #12]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f005 f987 	bl	800bfe4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006cf4:	78fb      	ldrb	r3, [r7, #3]
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	7912      	ldrb	r2, [r2, #4]
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d901      	bls.n	8006d06 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e040      	b.n	8006d88 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	da0e      	bge.n	8006d2c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d0e:	78fb      	ldrb	r3, [r7, #3]
 8006d10:	f003 0207 	and.w	r2, r3, #7
 8006d14:	4613      	mov	r3, r2
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	4413      	add	r3, r2
 8006d1a:	00db      	lsls	r3, r3, #3
 8006d1c:	3310      	adds	r3, #16
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	4413      	add	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2201      	movs	r2, #1
 8006d28:	705a      	strb	r2, [r3, #1]
 8006d2a:	e00e      	b.n	8006d4a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d2c:	78fb      	ldrb	r3, [r7, #3]
 8006d2e:	f003 0207 	and.w	r2, r3, #7
 8006d32:	4613      	mov	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	4413      	add	r3, r2
 8006d42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d50:	78fb      	ldrb	r3, [r7, #3]
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	b2da      	uxtb	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_PCD_EP_ClrStall+0x82>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e00e      	b.n	8006d88 <HAL_PCD_EP_ClrStall+0xa0>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68f9      	ldr	r1, [r7, #12]
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f005 f984 	bl	800c086 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b092      	sub	sp, #72	@ 0x48
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006d98:	e333      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006da2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006da4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	f003 030f 	and.w	r3, r3, #15
 8006dac:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006db0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f040 8108 	bne.w	8006fca <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006dba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006dbc:	f003 0310 	and.w	r3, r3, #16
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d14c      	bne.n	8006e5e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dd4:	813b      	strh	r3, [r7, #8]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	893b      	ldrh	r3, [r7, #8]
 8006ddc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006de0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3310      	adds	r3, #16
 8006dec:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	461a      	mov	r2, r3
 8006dfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	4413      	add	r3, r2
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	6812      	ldr	r2, [r2, #0]
 8006e06:	4413      	add	r3, r2
 8006e08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e0c:	881b      	ldrh	r3, [r3, #0]
 8006e0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e14:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e18:	695a      	ldr	r2, [r3, #20]
 8006e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	441a      	add	r2, r3
 8006e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e22:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006e24:	2100      	movs	r1, #0
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f007 f8ff 	bl	800e02a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	7b1b      	ldrb	r3, [r3, #12]
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 82e5 	beq.w	8007402 <PCD_EP_ISR_Handler+0x672>
 8006e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f040 82e0 	bne.w	8007402 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	7b1b      	ldrb	r3, [r3, #12]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	731a      	strb	r2, [r3, #12]
 8006e5c:	e2d1      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e64:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	881b      	ldrh	r3, [r3, #0]
 8006e6c:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006e6e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d032      	beq.n	8006ede <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	00db      	lsls	r3, r3, #3
 8006e8a:	4413      	add	r3, r2
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	6812      	ldr	r2, [r2, #0]
 8006e90:	4413      	add	r3, r2
 8006e92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e96:	881b      	ldrh	r3, [r3, #0]
 8006e98:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e9e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6818      	ldr	r0, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eac:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f005 fa0e 	bl	800c2d4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	817b      	strh	r3, [r7, #10]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	897a      	ldrh	r2, [r7, #10]
 8006ece:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006ed2:	b292      	uxth	r2, r2
 8006ed4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f007 f87a 	bl	800dfd0 <HAL_PCD_SetupStageCallback>
 8006edc:	e291      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006ede:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f280 828d 	bge.w	8007402 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	81fb      	strh	r3, [r7, #14]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	89fa      	ldrh	r2, [r7, #14]
 8006efe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f02:	b292      	uxth	r2, r2
 8006f04:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	461a      	mov	r2, r3
 8006f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	4413      	add	r3, r2
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	6812      	ldr	r2, [r2, #0]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f24:	881b      	ldrh	r3, [r3, #0]
 8006f26:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006f2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f2c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d019      	beq.n	8006f6a <PCD_EP_ISR_Handler+0x1da>
 8006f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d015      	beq.n	8006f6a <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6818      	ldr	r0, [r3, #0]
 8006f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f44:	6959      	ldr	r1, [r3, #20]
 8006f46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f48:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	f005 f9c0 	bl	800c2d4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f56:	695a      	ldr	r2, [r3, #20]
 8006f58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f5a:	69db      	ldr	r3, [r3, #28]
 8006f5c:	441a      	add	r2, r3
 8006f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f60:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006f62:	2100      	movs	r1, #0
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f007 f845 	bl	800dff4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	881b      	ldrh	r3, [r3, #0]
 8006f70:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006f72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f040 8242 	bne.w	8007402 <PCD_EP_ISR_Handler+0x672>
 8006f7e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f80:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f88:	f000 823b 	beq.w	8007402 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	881b      	ldrh	r3, [r3, #0]
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f9c:	81bb      	strh	r3, [r7, #12]
 8006f9e:	89bb      	ldrh	r3, [r7, #12]
 8006fa0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006fa4:	81bb      	strh	r3, [r7, #12]
 8006fa6:	89bb      	ldrh	r3, [r7, #12]
 8006fa8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006fac:	81bb      	strh	r3, [r7, #12]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	89bb      	ldrh	r3, [r7, #12]
 8006fb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	8013      	strh	r3, [r2, #0]
 8006fc8:	e21b      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4413      	add	r3, r2
 8006fd8:	881b      	ldrh	r3, [r3, #0]
 8006fda:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006fdc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f280 80f1 	bge.w	80071c8 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	4413      	add	r3, r2
 8006ff4:	881b      	ldrh	r3, [r3, #0]
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	461a      	mov	r2, r3
 8007006:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007010:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007014:	b292      	uxth	r2, r2
 8007016:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007018:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800701c:	4613      	mov	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	00db      	lsls	r3, r3, #3
 8007024:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	4413      	add	r3, r2
 800702c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800702e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007030:	7b1b      	ldrb	r3, [r3, #12]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d123      	bne.n	800707e <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800703e:	b29b      	uxth	r3, r3
 8007040:	461a      	mov	r2, r3
 8007042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	4413      	add	r3, r2
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6812      	ldr	r2, [r2, #0]
 800704e:	4413      	add	r3, r2
 8007050:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800705a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800705e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007062:	2b00      	cmp	r3, #0
 8007064:	f000 808b 	beq.w	800717e <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6818      	ldr	r0, [r3, #0]
 800706c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800706e:	6959      	ldr	r1, [r3, #20]
 8007070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007072:	88da      	ldrh	r2, [r3, #6]
 8007074:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007078:	f005 f92c 	bl	800c2d4 <USB_ReadPMA>
 800707c:	e07f      	b.n	800717e <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800707e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007080:	78db      	ldrb	r3, [r3, #3]
 8007082:	2b02      	cmp	r3, #2
 8007084:	d109      	bne.n	800709a <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007086:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007088:	461a      	mov	r2, r3
 800708a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f9c6 	bl	800741e <HAL_PCD_EP_DB_Receive>
 8007092:	4603      	mov	r3, r0
 8007094:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007098:	e071      	b.n	800717e <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4413      	add	r3, r2
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070b4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	461a      	mov	r2, r3
 80070bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	441a      	add	r2, r3
 80070c4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80070c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	461a      	mov	r2, r3
 80070e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4413      	add	r3, r2
 80070e8:	881b      	ldrh	r3, [r3, #0]
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d022      	beq.n	800713a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	461a      	mov	r2, r3
 8007100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	00db      	lsls	r3, r3, #3
 8007106:	4413      	add	r3, r2
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	6812      	ldr	r2, [r2, #0]
 800710c:	4413      	add	r3, r2
 800710e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007118:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800711c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007120:	2b00      	cmp	r3, #0
 8007122:	d02c      	beq.n	800717e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6818      	ldr	r0, [r3, #0]
 8007128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800712a:	6959      	ldr	r1, [r3, #20]
 800712c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800712e:	891a      	ldrh	r2, [r3, #8]
 8007130:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007134:	f005 f8ce 	bl	800c2d4 <USB_ReadPMA>
 8007138:	e021      	b.n	800717e <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007142:	b29b      	uxth	r3, r3
 8007144:	461a      	mov	r2, r3
 8007146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	00db      	lsls	r3, r3, #3
 800714c:	4413      	add	r3, r2
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	6812      	ldr	r2, [r2, #0]
 8007152:	4413      	add	r3, r2
 8007154:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007158:	881b      	ldrh	r3, [r3, #0]
 800715a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800715e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8007162:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007166:	2b00      	cmp	r3, #0
 8007168:	d009      	beq.n	800717e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6818      	ldr	r0, [r3, #0]
 800716e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007170:	6959      	ldr	r1, [r3, #20]
 8007172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007174:	895a      	ldrh	r2, [r3, #10]
 8007176:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800717a:	f005 f8ab 	bl	800c2d4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800717e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007180:	69da      	ldr	r2, [r3, #28]
 8007182:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007186:	441a      	add	r2, r3
 8007188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800718a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800718c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800718e:	695a      	ldr	r2, [r3, #20]
 8007190:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007194:	441a      	add	r2, r3
 8007196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007198:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800719a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d005      	beq.n	80071ae <PCD_EP_ISR_Handler+0x41e>
 80071a2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80071a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d206      	bcs.n	80071bc <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80071ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	4619      	mov	r1, r3
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f006 ff1d 	bl	800dff4 <HAL_PCD_DataOutStageCallback>
 80071ba:	e005      	b.n	80071c8 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071c2:	4618      	mov	r0, r3
 80071c4:	f004 f95f 	bl	800b486 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80071c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80071ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f000 8117 	beq.w	8007402 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80071d4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80071d8:	4613      	mov	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	00db      	lsls	r3, r3, #3
 80071e0:	3310      	adds	r3, #16
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	4413      	add	r3, r2
 80071e6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	461a      	mov	r2, r3
 80071ee:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4413      	add	r3, r2
 80071f6:	881b      	ldrh	r3, [r3, #0]
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80071fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007202:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	441a      	add	r2, r3
 8007212:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800721c:	b29b      	uxth	r3, r3
 800721e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8007220:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007222:	78db      	ldrb	r3, [r3, #3]
 8007224:	2b01      	cmp	r3, #1
 8007226:	f040 80a1 	bne.w	800736c <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800722a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800722c:	2200      	movs	r2, #0
 800722e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8007230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007232:	7b1b      	ldrb	r3, [r3, #12]
 8007234:	2b00      	cmp	r3, #0
 8007236:	f000 8092 	beq.w	800735e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800723a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800723c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007240:	2b00      	cmp	r3, #0
 8007242:	d046      	beq.n	80072d2 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007246:	785b      	ldrb	r3, [r3, #1]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d126      	bne.n	800729a <PCD_EP_ISR_Handler+0x50a>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	617b      	str	r3, [r7, #20]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800725a:	b29b      	uxth	r3, r3
 800725c:	461a      	mov	r2, r3
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	4413      	add	r3, r2
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007266:	781b      	ldrb	r3, [r3, #0]
 8007268:	00da      	lsls	r2, r3, #3
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	4413      	add	r3, r2
 800726e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007272:	613b      	str	r3, [r7, #16]
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	881b      	ldrh	r3, [r3, #0]
 8007278:	b29b      	uxth	r3, r3
 800727a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800727e:	b29a      	uxth	r2, r3
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	801a      	strh	r2, [r3, #0]
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	881b      	ldrh	r3, [r3, #0]
 8007288:	b29b      	uxth	r3, r3
 800728a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800728e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007292:	b29a      	uxth	r2, r3
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	801a      	strh	r2, [r3, #0]
 8007298:	e061      	b.n	800735e <PCD_EP_ISR_Handler+0x5ce>
 800729a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800729c:	785b      	ldrb	r3, [r3, #1]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d15d      	bne.n	800735e <PCD_EP_ISR_Handler+0x5ce>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	61fb      	str	r3, [r7, #28]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	461a      	mov	r2, r3
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	4413      	add	r3, r2
 80072b8:	61fb      	str	r3, [r7, #28]
 80072ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	00da      	lsls	r2, r3, #3
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	4413      	add	r3, r2
 80072c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072c8:	61bb      	str	r3, [r7, #24]
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	2200      	movs	r2, #0
 80072ce:	801a      	strh	r2, [r3, #0]
 80072d0:	e045      	b.n	800735e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072da:	785b      	ldrb	r3, [r3, #1]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d126      	bne.n	800732e <PCD_EP_ISR_Handler+0x59e>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	461a      	mov	r2, r3
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	4413      	add	r3, r2
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	00da      	lsls	r2, r3, #3
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	4413      	add	r3, r2
 8007302:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007306:	623b      	str	r3, [r7, #32]
 8007308:	6a3b      	ldr	r3, [r7, #32]
 800730a:	881b      	ldrh	r3, [r3, #0]
 800730c:	b29b      	uxth	r3, r3
 800730e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007312:	b29a      	uxth	r2, r3
 8007314:	6a3b      	ldr	r3, [r7, #32]
 8007316:	801a      	strh	r2, [r3, #0]
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	881b      	ldrh	r3, [r3, #0]
 800731c:	b29b      	uxth	r3, r3
 800731e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007326:	b29a      	uxth	r2, r3
 8007328:	6a3b      	ldr	r3, [r7, #32]
 800732a:	801a      	strh	r2, [r3, #0]
 800732c:	e017      	b.n	800735e <PCD_EP_ISR_Handler+0x5ce>
 800732e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007330:	785b      	ldrb	r3, [r3, #1]
 8007332:	2b01      	cmp	r3, #1
 8007334:	d113      	bne.n	800735e <PCD_EP_ISR_Handler+0x5ce>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800733e:	b29b      	uxth	r3, r3
 8007340:	461a      	mov	r2, r3
 8007342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007344:	4413      	add	r3, r2
 8007346:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	00da      	lsls	r2, r3, #3
 800734e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007350:	4413      	add	r3, r2
 8007352:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007356:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800735a:	2200      	movs	r2, #0
 800735c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800735e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f006 fe60 	bl	800e02a <HAL_PCD_DataInStageCallback>
 800736a:	e04a      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800736c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800736e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007372:	2b00      	cmp	r3, #0
 8007374:	d13f      	bne.n	80073f6 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800737e:	b29b      	uxth	r3, r3
 8007380:	461a      	mov	r2, r3
 8007382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	00db      	lsls	r3, r3, #3
 8007388:	4413      	add	r3, r2
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6812      	ldr	r2, [r2, #0]
 800738e:	4413      	add	r3, r2
 8007390:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007394:	881b      	ldrh	r3, [r3, #0]
 8007396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800739a:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800739c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800739e:	699a      	ldr	r2, [r3, #24]
 80073a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d906      	bls.n	80073b4 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80073a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a8:	699a      	ldr	r2, [r3, #24]
 80073aa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073ac:	1ad2      	subs	r2, r2, r3
 80073ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073b0:	619a      	str	r2, [r3, #24]
 80073b2:	e002      	b.n	80073ba <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80073b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073b6:	2200      	movs	r2, #0
 80073b8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80073ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d106      	bne.n	80073d0 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80073c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	4619      	mov	r1, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f006 fe2e 	bl	800e02a <HAL_PCD_DataInStageCallback>
 80073ce:	e018      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80073d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073d2:	695a      	ldr	r2, [r3, #20]
 80073d4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073d6:	441a      	add	r2, r3
 80073d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073da:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80073dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073de:	69da      	ldr	r2, [r3, #28]
 80073e0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073e2:	441a      	add	r2, r3
 80073e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073ee:	4618      	mov	r0, r3
 80073f0:	f004 f849 	bl	800b486 <USB_EPStartXfer>
 80073f4:	e005      	b.n	8007402 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80073f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80073f8:	461a      	mov	r2, r3
 80073fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f917 	bl	8007630 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800740a:	b29b      	uxth	r3, r3
 800740c:	b21b      	sxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	f6ff acc3 	blt.w	8006d9a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3748      	adds	r7, #72	@ 0x48
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b088      	sub	sp, #32
 8007422:	af00      	add	r7, sp, #0
 8007424:	60f8      	str	r0, [r7, #12]
 8007426:	60b9      	str	r1, [r7, #8]
 8007428:	4613      	mov	r3, r2
 800742a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800742c:	88fb      	ldrh	r3, [r7, #6]
 800742e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d07c      	beq.n	8007530 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800743e:	b29b      	uxth	r3, r3
 8007440:	461a      	mov	r2, r3
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	00db      	lsls	r3, r3, #3
 8007448:	4413      	add	r3, r2
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	6812      	ldr	r2, [r2, #0]
 800744e:	4413      	add	r3, r2
 8007450:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007454:	881b      	ldrh	r3, [r3, #0]
 8007456:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800745a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	699a      	ldr	r2, [r3, #24]
 8007460:	8b7b      	ldrh	r3, [r7, #26]
 8007462:	429a      	cmp	r2, r3
 8007464:	d306      	bcc.n	8007474 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	699a      	ldr	r2, [r3, #24]
 800746a:	8b7b      	ldrh	r3, [r7, #26]
 800746c:	1ad2      	subs	r2, r2, r3
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	619a      	str	r2, [r3, #24]
 8007472:	e002      	b.n	800747a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	2200      	movs	r2, #0
 8007478:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d123      	bne.n	80074ca <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	461a      	mov	r2, r3
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	b29b      	uxth	r3, r3
 8007494:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800749c:	833b      	strh	r3, [r7, #24]
 800749e:	8b3b      	ldrh	r3, [r7, #24]
 80074a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80074a4:	833b      	strh	r3, [r7, #24]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	441a      	add	r2, r3
 80074b4:	8b3b      	ldrh	r3, [r7, #24]
 80074b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074ca:	88fb      	ldrh	r3, [r7, #6]
 80074cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d01f      	beq.n	8007514 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ee:	82fb      	strh	r3, [r7, #22]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	441a      	add	r2, r3
 80074fe:	8afb      	ldrh	r3, [r7, #22]
 8007500:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007504:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800750c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007510:	b29b      	uxth	r3, r3
 8007512:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007514:	8b7b      	ldrh	r3, [r7, #26]
 8007516:	2b00      	cmp	r3, #0
 8007518:	f000 8085 	beq.w	8007626 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	6959      	ldr	r1, [r3, #20]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	891a      	ldrh	r2, [r3, #8]
 8007528:	8b7b      	ldrh	r3, [r7, #26]
 800752a:	f004 fed3 	bl	800c2d4 <USB_ReadPMA>
 800752e:	e07a      	b.n	8007626 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007538:	b29b      	uxth	r3, r3
 800753a:	461a      	mov	r2, r3
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4413      	add	r3, r2
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	6812      	ldr	r2, [r2, #0]
 8007548:	4413      	add	r3, r2
 800754a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800754e:	881b      	ldrh	r3, [r3, #0]
 8007550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007554:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	8b7b      	ldrh	r3, [r7, #26]
 800755c:	429a      	cmp	r2, r3
 800755e:	d306      	bcc.n	800756e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	699a      	ldr	r2, [r3, #24]
 8007564:	8b7b      	ldrh	r3, [r7, #26]
 8007566:	1ad2      	subs	r2, r2, r3
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	619a      	str	r2, [r3, #24]
 800756c:	e002      	b.n	8007574 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2200      	movs	r2, #0
 8007572:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d123      	bne.n	80075c4 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4413      	add	r3, r2
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	b29b      	uxth	r3, r3
 800758e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007596:	83fb      	strh	r3, [r7, #30]
 8007598:	8bfb      	ldrh	r3, [r7, #30]
 800759a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800759e:	83fb      	strh	r3, [r7, #30]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	461a      	mov	r2, r3
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	441a      	add	r2, r3
 80075ae:	8bfb      	ldrh	r3, [r7, #30]
 80075b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80075c4:	88fb      	ldrh	r3, [r7, #6]
 80075c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d11f      	bne.n	800760e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	881b      	ldrh	r3, [r3, #0]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e8:	83bb      	strh	r3, [r7, #28]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	441a      	add	r2, r3
 80075f8:	8bbb      	ldrh	r3, [r7, #28]
 80075fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007606:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800760a:	b29b      	uxth	r3, r3
 800760c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800760e:	8b7b      	ldrh	r3, [r7, #26]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d008      	beq.n	8007626 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6818      	ldr	r0, [r3, #0]
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	6959      	ldr	r1, [r3, #20]
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	895a      	ldrh	r2, [r3, #10]
 8007620:	8b7b      	ldrh	r3, [r7, #26]
 8007622:	f004 fe57 	bl	800c2d4 <USB_ReadPMA>
    }
  }

  return count;
 8007626:	8b7b      	ldrh	r3, [r7, #26]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3720      	adds	r7, #32
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b0a6      	sub	sp, #152	@ 0x98
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	4613      	mov	r3, r2
 800763c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800763e:	88fb      	ldrh	r3, [r7, #6]
 8007640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 81f7 	beq.w	8007a38 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007652:	b29b      	uxth	r3, r3
 8007654:	461a      	mov	r2, r3
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	00db      	lsls	r3, r3, #3
 800765c:	4413      	add	r3, r2
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	6812      	ldr	r2, [r2, #0]
 8007662:	4413      	add	r3, r2
 8007664:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800766e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	699a      	ldr	r2, [r3, #24]
 8007676:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800767a:	429a      	cmp	r2, r3
 800767c:	d907      	bls.n	800768e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	699a      	ldr	r2, [r3, #24]
 8007682:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007686:	1ad2      	subs	r2, r2, r3
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	619a      	str	r2, [r3, #24]
 800768c:	e002      	b.n	8007694 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2200      	movs	r2, #0
 8007692:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	2b00      	cmp	r3, #0
 800769a:	f040 80e1 	bne.w	8007860 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	785b      	ldrb	r3, [r3, #1]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d126      	bne.n	80076f4 <HAL_PCD_EP_DB_Transmit+0xc4>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	461a      	mov	r2, r3
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	4413      	add	r3, r2
 80076bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	00da      	lsls	r2, r3, #3
 80076c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c6:	4413      	add	r3, r2
 80076c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80076cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076d0:	881b      	ldrh	r3, [r3, #0]
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076d8:	b29a      	uxth	r2, r3
 80076da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076dc:	801a      	strh	r2, [r3, #0]
 80076de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e0:	881b      	ldrh	r3, [r3, #0]
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f0:	801a      	strh	r2, [r3, #0]
 80076f2:	e01a      	b.n	800772a <HAL_PCD_EP_DB_Transmit+0xfa>
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	785b      	ldrb	r3, [r3, #1]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d116      	bne.n	800772a <HAL_PCD_EP_DB_Transmit+0xfa>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800770a:	b29b      	uxth	r3, r3
 800770c:	461a      	mov	r2, r3
 800770e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007710:	4413      	add	r3, r2
 8007712:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	00da      	lsls	r2, r3, #3
 800771a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771c:	4413      	add	r3, r2
 800771e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007722:	637b      	str	r3, [r7, #52]	@ 0x34
 8007724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007726:	2200      	movs	r2, #0
 8007728:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	785b      	ldrb	r3, [r3, #1]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d126      	bne.n	8007786 <HAL_PCD_EP_DB_Transmit+0x156>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	623b      	str	r3, [r7, #32]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007746:	b29b      	uxth	r3, r3
 8007748:	461a      	mov	r2, r3
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	4413      	add	r3, r2
 800774e:	623b      	str	r3, [r7, #32]
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	00da      	lsls	r2, r3, #3
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	4413      	add	r3, r2
 800775a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800775e:	61fb      	str	r3, [r7, #28]
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	881b      	ldrh	r3, [r3, #0]
 8007764:	b29b      	uxth	r3, r3
 8007766:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800776a:	b29a      	uxth	r2, r3
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	801a      	strh	r2, [r3, #0]
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	881b      	ldrh	r3, [r3, #0]
 8007774:	b29b      	uxth	r3, r3
 8007776:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800777a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777e:	b29a      	uxth	r2, r3
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	801a      	strh	r2, [r3, #0]
 8007784:	e017      	b.n	80077b6 <HAL_PCD_EP_DB_Transmit+0x186>
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	785b      	ldrb	r3, [r3, #1]
 800778a:	2b01      	cmp	r3, #1
 800778c:	d113      	bne.n	80077b6 <HAL_PCD_EP_DB_Transmit+0x186>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007796:	b29b      	uxth	r3, r3
 8007798:	461a      	mov	r2, r3
 800779a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779c:	4413      	add	r3, r2
 800779e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	00da      	lsls	r2, r3, #3
 80077a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a8:	4413      	add	r3, r2
 80077aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80077b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b2:	2200      	movs	r2, #0
 80077b4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	78db      	ldrb	r3, [r3, #3]
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d123      	bne.n	8007806 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	4413      	add	r3, r2
 80077cc:	881b      	ldrh	r3, [r3, #0]
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077d8:	837b      	strh	r3, [r7, #26]
 80077da:	8b7b      	ldrh	r3, [r7, #26]
 80077dc:	f083 0320 	eor.w	r3, r3, #32
 80077e0:	837b      	strh	r3, [r7, #26]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	461a      	mov	r2, r3
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	441a      	add	r2, r3
 80077f0:	8b7b      	ldrh	r3, [r7, #26]
 80077f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007802:	b29b      	uxth	r3, r3
 8007804:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	4619      	mov	r1, r3
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f006 fc0c 	bl	800e02a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007812:	88fb      	ldrh	r3, [r7, #6]
 8007814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d01f      	beq.n	800785c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	461a      	mov	r2, r3
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	b29b      	uxth	r3, r3
 800782e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007836:	833b      	strh	r3, [r7, #24]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	441a      	add	r2, r3
 8007846:	8b3b      	ldrh	r3, [r7, #24]
 8007848:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800784c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007850:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007858:	b29b      	uxth	r3, r3
 800785a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	e31f      	b.n	8007ea0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007860:	88fb      	ldrh	r3, [r7, #6]
 8007862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d021      	beq.n	80078ae <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	461a      	mov	r2, r3
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	4413      	add	r3, r2
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	b29b      	uxth	r3, r3
 800787c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007884:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	461a      	mov	r2, r3
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	441a      	add	r2, r3
 8007896:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800789a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800789e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80078a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	f040 82ca 	bne.w	8007e4e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	695a      	ldr	r2, [r3, #20]
 80078be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80078c2:	441a      	add	r2, r3
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	69da      	ldr	r2, [r3, #28]
 80078cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80078d0:	441a      	add	r2, r3
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	6a1a      	ldr	r2, [r3, #32]
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d309      	bcc.n	80078f6 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	6a1a      	ldr	r2, [r3, #32]
 80078ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078ee:	1ad2      	subs	r2, r2, r3
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	621a      	str	r2, [r3, #32]
 80078f4:	e015      	b.n	8007922 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d107      	bne.n	800790e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80078fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007902:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800790c:	e009      	b.n	8007922 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2200      	movs	r2, #0
 8007920:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	785b      	ldrb	r3, [r3, #1]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d15f      	bne.n	80079ea <HAL_PCD_EP_DB_Transmit+0x3ba>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007938:	b29b      	uxth	r3, r3
 800793a:	461a      	mov	r2, r3
 800793c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800793e:	4413      	add	r3, r2
 8007940:	643b      	str	r3, [r7, #64]	@ 0x40
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	00da      	lsls	r2, r3, #3
 8007948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800794a:	4413      	add	r3, r2
 800794c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007950:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007954:	881b      	ldrh	r3, [r3, #0]
 8007956:	b29b      	uxth	r3, r3
 8007958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800795c:	b29a      	uxth	r2, r3
 800795e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007960:	801a      	strh	r2, [r3, #0]
 8007962:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10a      	bne.n	800797e <HAL_PCD_EP_DB_Transmit+0x34e>
 8007968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	b29b      	uxth	r3, r3
 800796e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007976:	b29a      	uxth	r2, r3
 8007978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800797a:	801a      	strh	r2, [r3, #0]
 800797c:	e051      	b.n	8007a22 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800797e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007980:	2b3e      	cmp	r3, #62	@ 0x3e
 8007982:	d816      	bhi.n	80079b2 <HAL_PCD_EP_DB_Transmit+0x382>
 8007984:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007986:	085b      	lsrs	r3, r3, #1
 8007988:	653b      	str	r3, [r7, #80]	@ 0x50
 800798a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d002      	beq.n	800799a <HAL_PCD_EP_DB_Transmit+0x36a>
 8007994:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007996:	3301      	adds	r3, #1
 8007998:	653b      	str	r3, [r7, #80]	@ 0x50
 800799a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800799c:	881b      	ldrh	r3, [r3, #0]
 800799e:	b29a      	uxth	r2, r3
 80079a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	029b      	lsls	r3, r3, #10
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	4313      	orrs	r3, r2
 80079aa:	b29a      	uxth	r2, r3
 80079ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ae:	801a      	strh	r2, [r3, #0]
 80079b0:	e037      	b.n	8007a22 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079b4:	095b      	lsrs	r3, r3, #5
 80079b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80079b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d102      	bne.n	80079c8 <HAL_PCD_EP_DB_Transmit+0x398>
 80079c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079c4:	3b01      	subs	r3, #1
 80079c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80079c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ca:	881b      	ldrh	r3, [r3, #0]
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	029b      	lsls	r3, r3, #10
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	4313      	orrs	r3, r2
 80079d8:	b29b      	uxth	r3, r3
 80079da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079e2:	b29a      	uxth	r2, r3
 80079e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e6:	801a      	strh	r2, [r3, #0]
 80079e8:	e01b      	b.n	8007a22 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	785b      	ldrb	r3, [r3, #1]
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d117      	bne.n	8007a22 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	461a      	mov	r2, r3
 8007a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a06:	4413      	add	r3, r2
 8007a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	00da      	lsls	r2, r3, #3
 8007a10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a12:	4413      	add	r3, r2
 8007a14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a1c:	b29a      	uxth	r2, r3
 8007a1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a20:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	6959      	ldr	r1, [r3, #20]
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	891a      	ldrh	r2, [r3, #8]
 8007a2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f004 fc0c 	bl	800c24e <USB_WritePMA>
 8007a36:	e20a      	b.n	8007e4e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	00db      	lsls	r3, r3, #3
 8007a4a:	4413      	add	r3, r2
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	6812      	ldr	r2, [r2, #0]
 8007a50:	4413      	add	r3, r2
 8007a52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a5c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	699a      	ldr	r2, [r3, #24]
 8007a64:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d307      	bcc.n	8007a7c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	699a      	ldr	r2, [r3, #24]
 8007a70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a74:	1ad2      	subs	r2, r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	619a      	str	r2, [r3, #24]
 8007a7a:	e002      	b.n	8007a82 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	699b      	ldr	r3, [r3, #24]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f040 80f6 	bne.w	8007c78 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	785b      	ldrb	r3, [r3, #1]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d126      	bne.n	8007ae2 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	677b      	str	r3, [r7, #116]	@ 0x74
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007aa8:	4413      	add	r3, r2
 8007aaa:	677b      	str	r3, [r7, #116]	@ 0x74
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	00da      	lsls	r2, r3, #3
 8007ab2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007aba:	673b      	str	r3, [r7, #112]	@ 0x70
 8007abc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007abe:	881b      	ldrh	r3, [r3, #0]
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007aca:	801a      	strh	r2, [r3, #0]
 8007acc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ace:	881b      	ldrh	r3, [r3, #0]
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ad6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ada:	b29a      	uxth	r2, r3
 8007adc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ade:	801a      	strh	r2, [r3, #0]
 8007ae0:	e01a      	b.n	8007b18 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	785b      	ldrb	r3, [r3, #1]
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d116      	bne.n	8007b18 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	461a      	mov	r2, r3
 8007afc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007afe:	4413      	add	r3, r2
 8007b00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	00da      	lsls	r2, r3, #3
 8007b08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b14:	2200      	movs	r2, #0
 8007b16:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	785b      	ldrb	r3, [r3, #1]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d12f      	bne.n	8007b88 <HAL_PCD_EP_DB_Transmit+0x558>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b40:	4413      	add	r3, r2
 8007b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	00da      	lsls	r2, r3, #3
 8007b4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b50:	4413      	add	r3, r2
 8007b52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b5e:	881b      	ldrh	r3, [r3, #0]
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b6c:	801a      	strh	r2, [r3, #0]
 8007b6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b72:	881b      	ldrh	r3, [r3, #0]
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b84:	801a      	strh	r2, [r3, #0]
 8007b86:	e01c      	b.n	8007bc2 <HAL_PCD_EP_DB_Transmit+0x592>
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	785b      	ldrb	r3, [r3, #1]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d118      	bne.n	8007bc2 <HAL_PCD_EP_DB_Transmit+0x592>
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ba0:	4413      	add	r3, r2
 8007ba2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	00da      	lsls	r2, r3, #3
 8007bac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007bb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	78db      	ldrb	r3, [r3, #3]
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d127      	bne.n	8007c1a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	4413      	add	r3, r2
 8007bd8:	881b      	ldrh	r3, [r3, #0]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007be0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007be4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007be8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007bec:	f083 0320 	eor.w	r3, r3, #32
 8007bf0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	441a      	add	r2, r3
 8007c02:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007c06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f006 fa02 	bl	800e02a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007c26:	88fb      	ldrh	r3, [r7, #6]
 8007c28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d121      	bne.n	8007c74 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	461a      	mov	r2, r3
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	4413      	add	r3, r2
 8007c3e:	881b      	ldrh	r3, [r3, #0]
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c4a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	441a      	add	r2, r3
 8007c5c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007c74:	2300      	movs	r3, #0
 8007c76:	e113      	b.n	8007ea0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007c78:	88fb      	ldrh	r3, [r7, #6]
 8007c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d121      	bne.n	8007cc6 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	881b      	ldrh	r3, [r3, #0]
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c9c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	441a      	add	r2, r3
 8007cae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007cb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007cbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	f040 80be 	bne.w	8007e4e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	695a      	ldr	r2, [r3, #20]
 8007cd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007cda:	441a      	add	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	69da      	ldr	r2, [r3, #28]
 8007ce4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007ce8:	441a      	add	r2, r3
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	6a1a      	ldr	r2, [r3, #32]
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d309      	bcc.n	8007d0e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	6a1a      	ldr	r2, [r3, #32]
 8007d04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d06:	1ad2      	subs	r2, r2, r3
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	621a      	str	r2, [r3, #32]
 8007d0c:	e015      	b.n	8007d3a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	6a1b      	ldr	r3, [r3, #32]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d107      	bne.n	8007d26 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007d16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007d1a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007d24:	e009      	b.n	8007d3a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	785b      	ldrb	r3, [r3, #1]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d15f      	bne.n	8007e08 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	461a      	mov	r2, r3
 8007d5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d5c:	4413      	add	r3, r2
 8007d5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	00da      	lsls	r2, r3, #3
 8007d66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d68:	4413      	add	r3, r2
 8007d6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d72:	881b      	ldrh	r3, [r3, #0]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d7e:	801a      	strh	r2, [r3, #0]
 8007d80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10a      	bne.n	8007d9c <HAL_PCD_EP_DB_Transmit+0x76c>
 8007d86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d88:	881b      	ldrh	r3, [r3, #0]
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d98:	801a      	strh	r2, [r3, #0]
 8007d9a:	e04e      	b.n	8007e3a <HAL_PCD_EP_DB_Transmit+0x80a>
 8007d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007da0:	d816      	bhi.n	8007dd0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007da2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007da4:	085b      	lsrs	r3, r3, #1
 8007da6:	663b      	str	r3, [r7, #96]	@ 0x60
 8007da8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007daa:	f003 0301 	and.w	r3, r3, #1
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d002      	beq.n	8007db8 <HAL_PCD_EP_DB_Transmit+0x788>
 8007db2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007db4:	3301      	adds	r3, #1
 8007db6:	663b      	str	r3, [r7, #96]	@ 0x60
 8007db8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dba:	881b      	ldrh	r3, [r3, #0]
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	029b      	lsls	r3, r3, #10
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	b29a      	uxth	r2, r3
 8007dca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dcc:	801a      	strh	r2, [r3, #0]
 8007dce:	e034      	b.n	8007e3a <HAL_PCD_EP_DB_Transmit+0x80a>
 8007dd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dd8:	f003 031f 	and.w	r3, r3, #31
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d102      	bne.n	8007de6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007de0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007de2:	3b01      	subs	r3, #1
 8007de4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007de6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007de8:	881b      	ldrh	r3, [r3, #0]
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	029b      	lsls	r3, r3, #10
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	4313      	orrs	r3, r2
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e00:	b29a      	uxth	r2, r3
 8007e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e04:	801a      	strh	r2, [r3, #0]
 8007e06:	e018      	b.n	8007e3a <HAL_PCD_EP_DB_Transmit+0x80a>
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	785b      	ldrb	r3, [r3, #1]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d114      	bne.n	8007e3a <HAL_PCD_EP_DB_Transmit+0x80a>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e1e:	4413      	add	r3, r2
 8007e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	00da      	lsls	r2, r3, #3
 8007e28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e30:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e38:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6818      	ldr	r0, [r3, #0]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	6959      	ldr	r1, [r3, #20]
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	895a      	ldrh	r2, [r3, #10]
 8007e46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	f004 fa00 	bl	800c24e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	461a      	mov	r2, r3
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4413      	add	r3, r2
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e68:	82fb      	strh	r3, [r7, #22]
 8007e6a:	8afb      	ldrh	r3, [r7, #22]
 8007e6c:	f083 0310 	eor.w	r3, r3, #16
 8007e70:	82fb      	strh	r3, [r7, #22]
 8007e72:	8afb      	ldrh	r3, [r7, #22]
 8007e74:	f083 0320 	eor.w	r3, r3, #32
 8007e78:	82fb      	strh	r3, [r7, #22]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	441a      	add	r2, r3
 8007e88:	8afb      	ldrh	r3, [r7, #22]
 8007e8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3798      	adds	r7, #152	@ 0x98
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	607b      	str	r3, [r7, #4]
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	817b      	strh	r3, [r7, #10]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007eba:	897b      	ldrh	r3, [r7, #10]
 8007ebc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00b      	beq.n	8007ede <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ec6:	897b      	ldrh	r3, [r7, #10]
 8007ec8:	f003 0207 	and.w	r2, r3, #7
 8007ecc:	4613      	mov	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	3310      	adds	r3, #16
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	4413      	add	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]
 8007edc:	e009      	b.n	8007ef2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ede:	897a      	ldrh	r2, [r7, #10]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4413      	add	r3, r2
 8007ef0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007ef2:	893b      	ldrh	r3, [r7, #8]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d107      	bne.n	8007f08 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2200      	movs	r2, #0
 8007efc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	80da      	strh	r2, [r3, #6]
 8007f06:	e00b      	b.n	8007f20 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	0c1b      	lsrs	r3, r3, #16
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b085      	sub	sp, #20
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	f043 0301 	orr.w	r3, r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	f043 0302 	orr.w	r3, r3, #2
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3714      	adds	r7, #20
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
	...

08007f84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b085      	sub	sp, #20
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d141      	bne.n	8008016 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f92:	4b4b      	ldr	r3, [pc, #300]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f9e:	d131      	bne.n	8008004 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007fa0:	4b47      	ldr	r3, [pc, #284]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fa6:	4a46      	ldr	r2, [pc, #280]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007fb0:	4b43      	ldr	r3, [pc, #268]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007fb8:	4a41      	ldr	r2, [pc, #260]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fc0:	4b40      	ldr	r3, [pc, #256]	@ (80080c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2232      	movs	r2, #50	@ 0x32
 8007fc6:	fb02 f303 	mul.w	r3, r2, r3
 8007fca:	4a3f      	ldr	r2, [pc, #252]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd0:	0c9b      	lsrs	r3, r3, #18
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fd6:	e002      	b.n	8007fde <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fde:	4b38      	ldr	r3, [pc, #224]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fea:	d102      	bne.n	8007ff2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1f2      	bne.n	8007fd8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ff2:	4b33      	ldr	r3, [pc, #204]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ffe:	d158      	bne.n	80080b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008000:	2303      	movs	r3, #3
 8008002:	e057      	b.n	80080b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008004:	4b2e      	ldr	r3, [pc, #184]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800800a:	4a2d      	ldr	r2, [pc, #180]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800800c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008010:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008014:	e04d      	b.n	80080b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800801c:	d141      	bne.n	80080a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800801e:	4b28      	ldr	r3, [pc, #160]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800802a:	d131      	bne.n	8008090 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800802c:	4b24      	ldr	r3, [pc, #144]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800802e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008032:	4a23      	ldr	r2, [pc, #140]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008038:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800803c:	4b20      	ldr	r3, [pc, #128]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008044:	4a1e      	ldr	r2, [pc, #120]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008046:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800804a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800804c:	4b1d      	ldr	r3, [pc, #116]	@ (80080c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2232      	movs	r2, #50	@ 0x32
 8008052:	fb02 f303 	mul.w	r3, r2, r3
 8008056:	4a1c      	ldr	r2, [pc, #112]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008058:	fba2 2303 	umull	r2, r3, r2, r3
 800805c:	0c9b      	lsrs	r3, r3, #18
 800805e:	3301      	adds	r3, #1
 8008060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008062:	e002      	b.n	800806a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	3b01      	subs	r3, #1
 8008068:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800806a:	4b15      	ldr	r3, [pc, #84]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800806c:	695b      	ldr	r3, [r3, #20]
 800806e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008072:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008076:	d102      	bne.n	800807e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1f2      	bne.n	8008064 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800807e:	4b10      	ldr	r3, [pc, #64]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800808a:	d112      	bne.n	80080b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	e011      	b.n	80080b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008096:	4a0a      	ldr	r2, [pc, #40]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800809c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80080a0:	e007      	b.n	80080b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80080a2:	4b07      	ldr	r3, [pc, #28]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80080aa:	4a05      	ldr	r2, [pc, #20]	@ (80080c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80080b0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3714      	adds	r7, #20
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	40007000 	.word	0x40007000
 80080c4:	20000000 	.word	0x20000000
 80080c8:	431bde83 	.word	0x431bde83

080080cc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80080d0:	4b05      	ldr	r3, [pc, #20]	@ (80080e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	4a04      	ldr	r2, [pc, #16]	@ (80080e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80080d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080da:	6093      	str	r3, [r2, #8]
}
 80080dc:	bf00      	nop
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	40007000 	.word	0x40007000

080080ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b088      	sub	sp, #32
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e2fe      	b.n	80086fc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	2b00      	cmp	r3, #0
 8008108:	d075      	beq.n	80081f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800810a:	4b97      	ldr	r3, [pc, #604]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f003 030c 	and.w	r3, r3, #12
 8008112:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008114:	4b94      	ldr	r3, [pc, #592]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f003 0303 	and.w	r3, r3, #3
 800811c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	2b0c      	cmp	r3, #12
 8008122:	d102      	bne.n	800812a <HAL_RCC_OscConfig+0x3e>
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	2b03      	cmp	r3, #3
 8008128:	d002      	beq.n	8008130 <HAL_RCC_OscConfig+0x44>
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	2b08      	cmp	r3, #8
 800812e:	d10b      	bne.n	8008148 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008130:	4b8d      	ldr	r3, [pc, #564]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d05b      	beq.n	80081f4 <HAL_RCC_OscConfig+0x108>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d157      	bne.n	80081f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e2d9      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008150:	d106      	bne.n	8008160 <HAL_RCC_OscConfig+0x74>
 8008152:	4b85      	ldr	r3, [pc, #532]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a84      	ldr	r2, [pc, #528]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	e01d      	b.n	800819c <HAL_RCC_OscConfig+0xb0>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008168:	d10c      	bne.n	8008184 <HAL_RCC_OscConfig+0x98>
 800816a:	4b7f      	ldr	r3, [pc, #508]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a7e      	ldr	r2, [pc, #504]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008170:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008174:	6013      	str	r3, [r2, #0]
 8008176:	4b7c      	ldr	r3, [pc, #496]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a7b      	ldr	r2, [pc, #492]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800817c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008180:	6013      	str	r3, [r2, #0]
 8008182:	e00b      	b.n	800819c <HAL_RCC_OscConfig+0xb0>
 8008184:	4b78      	ldr	r3, [pc, #480]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a77      	ldr	r2, [pc, #476]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800818a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800818e:	6013      	str	r3, [r2, #0]
 8008190:	4b75      	ldr	r3, [pc, #468]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a74      	ldr	r2, [pc, #464]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008196:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800819a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d013      	beq.n	80081cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a4:	f7fa f8e2 	bl	800236c <HAL_GetTick>
 80081a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081aa:	e008      	b.n	80081be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081ac:	f7fa f8de 	bl	800236c <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	2b64      	cmp	r3, #100	@ 0x64
 80081b8:	d901      	bls.n	80081be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e29e      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081be:	4b6a      	ldr	r3, [pc, #424]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0f0      	beq.n	80081ac <HAL_RCC_OscConfig+0xc0>
 80081ca:	e014      	b.n	80081f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081cc:	f7fa f8ce 	bl	800236c <HAL_GetTick>
 80081d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081d2:	e008      	b.n	80081e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081d4:	f7fa f8ca 	bl	800236c <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	1ad3      	subs	r3, r2, r3
 80081de:	2b64      	cmp	r3, #100	@ 0x64
 80081e0:	d901      	bls.n	80081e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e28a      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081e6:	4b60      	ldr	r3, [pc, #384]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1f0      	bne.n	80081d4 <HAL_RCC_OscConfig+0xe8>
 80081f2:	e000      	b.n	80081f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0302 	and.w	r3, r3, #2
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d075      	beq.n	80082ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008202:	4b59      	ldr	r3, [pc, #356]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	f003 030c 	and.w	r3, r3, #12
 800820a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800820c:	4b56      	ldr	r3, [pc, #344]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f003 0303 	and.w	r3, r3, #3
 8008214:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	2b0c      	cmp	r3, #12
 800821a:	d102      	bne.n	8008222 <HAL_RCC_OscConfig+0x136>
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	2b02      	cmp	r3, #2
 8008220:	d002      	beq.n	8008228 <HAL_RCC_OscConfig+0x13c>
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	2b04      	cmp	r3, #4
 8008226:	d11f      	bne.n	8008268 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008228:	4b4f      	ldr	r3, [pc, #316]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008230:	2b00      	cmp	r3, #0
 8008232:	d005      	beq.n	8008240 <HAL_RCC_OscConfig+0x154>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d101      	bne.n	8008240 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	e25d      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008240:	4b49      	ldr	r3, [pc, #292]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	061b      	lsls	r3, r3, #24
 800824e:	4946      	ldr	r1, [pc, #280]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008250:	4313      	orrs	r3, r2
 8008252:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008254:	4b45      	ldr	r3, [pc, #276]	@ (800836c <HAL_RCC_OscConfig+0x280>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4618      	mov	r0, r3
 800825a:	f7fa f83b 	bl	80022d4 <HAL_InitTick>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d043      	beq.n	80082ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e249      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d023      	beq.n	80082b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008270:	4b3d      	ldr	r3, [pc, #244]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a3c      	ldr	r2, [pc, #240]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800827a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800827c:	f7fa f876 	bl	800236c <HAL_GetTick>
 8008280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008282:	e008      	b.n	8008296 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008284:	f7fa f872 	bl	800236c <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	2b02      	cmp	r3, #2
 8008290:	d901      	bls.n	8008296 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e232      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008296:	4b34      	ldr	r3, [pc, #208]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d0f0      	beq.n	8008284 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082a2:	4b31      	ldr	r3, [pc, #196]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	061b      	lsls	r3, r3, #24
 80082b0:	492d      	ldr	r1, [pc, #180]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80082b2:	4313      	orrs	r3, r2
 80082b4:	604b      	str	r3, [r1, #4]
 80082b6:	e01a      	b.n	80082ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a2a      	ldr	r2, [pc, #168]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80082be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c4:	f7fa f852 	bl	800236c <HAL_GetTick>
 80082c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082ca:	e008      	b.n	80082de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082cc:	f7fa f84e 	bl	800236c <HAL_GetTick>
 80082d0:	4602      	mov	r2, r0
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d901      	bls.n	80082de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80082da:	2303      	movs	r3, #3
 80082dc:	e20e      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082de:	4b22      	ldr	r3, [pc, #136]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1f0      	bne.n	80082cc <HAL_RCC_OscConfig+0x1e0>
 80082ea:	e000      	b.n	80082ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80082ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0308 	and.w	r3, r3, #8
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d041      	beq.n	800837e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d01c      	beq.n	800833c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008302:	4b19      	ldr	r3, [pc, #100]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008304:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008308:	4a17      	ldr	r2, [pc, #92]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800830a:	f043 0301 	orr.w	r3, r3, #1
 800830e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7fa f82b 	bl	800236c <HAL_GetTick>
 8008316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008318:	e008      	b.n	800832c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800831a:	f7fa f827 	bl	800236c <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	d901      	bls.n	800832c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e1e7      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800832c:	4b0e      	ldr	r3, [pc, #56]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800832e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0ef      	beq.n	800831a <HAL_RCC_OscConfig+0x22e>
 800833a:	e020      	b.n	800837e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800833c:	4b0a      	ldr	r3, [pc, #40]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 800833e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008342:	4a09      	ldr	r2, [pc, #36]	@ (8008368 <HAL_RCC_OscConfig+0x27c>)
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800834c:	f7fa f80e 	bl	800236c <HAL_GetTick>
 8008350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008352:	e00d      	b.n	8008370 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008354:	f7fa f80a 	bl	800236c <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	2b02      	cmp	r3, #2
 8008360:	d906      	bls.n	8008370 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e1ca      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
 8008366:	bf00      	nop
 8008368:	40021000 	.word	0x40021000
 800836c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008370:	4b8c      	ldr	r3, [pc, #560]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008376:	f003 0302 	and.w	r3, r3, #2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1ea      	bne.n	8008354 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0304 	and.w	r3, r3, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	f000 80a6 	beq.w	80084d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800838c:	2300      	movs	r3, #0
 800838e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008390:	4b84      	ldr	r3, [pc, #528]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008398:	2b00      	cmp	r3, #0
 800839a:	d101      	bne.n	80083a0 <HAL_RCC_OscConfig+0x2b4>
 800839c:	2301      	movs	r3, #1
 800839e:	e000      	b.n	80083a2 <HAL_RCC_OscConfig+0x2b6>
 80083a0:	2300      	movs	r3, #0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00d      	beq.n	80083c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083a6:	4b7f      	ldr	r3, [pc, #508]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80083a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083aa:	4a7e      	ldr	r2, [pc, #504]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80083ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80083b2:	4b7c      	ldr	r3, [pc, #496]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80083b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083ba:	60fb      	str	r3, [r7, #12]
 80083bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80083be:	2301      	movs	r3, #1
 80083c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083c2:	4b79      	ldr	r3, [pc, #484]	@ (80085a8 <HAL_RCC_OscConfig+0x4bc>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d118      	bne.n	8008400 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083ce:	4b76      	ldr	r3, [pc, #472]	@ (80085a8 <HAL_RCC_OscConfig+0x4bc>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a75      	ldr	r2, [pc, #468]	@ (80085a8 <HAL_RCC_OscConfig+0x4bc>)
 80083d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083da:	f7f9 ffc7 	bl	800236c <HAL_GetTick>
 80083de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083e0:	e008      	b.n	80083f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083e2:	f7f9 ffc3 	bl	800236c <HAL_GetTick>
 80083e6:	4602      	mov	r2, r0
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	2b02      	cmp	r3, #2
 80083ee:	d901      	bls.n	80083f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	e183      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083f4:	4b6c      	ldr	r3, [pc, #432]	@ (80085a8 <HAL_RCC_OscConfig+0x4bc>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0f0      	beq.n	80083e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d108      	bne.n	800841a <HAL_RCC_OscConfig+0x32e>
 8008408:	4b66      	ldr	r3, [pc, #408]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800840a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800840e:	4a65      	ldr	r2, [pc, #404]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008410:	f043 0301 	orr.w	r3, r3, #1
 8008414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008418:	e024      	b.n	8008464 <HAL_RCC_OscConfig+0x378>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	2b05      	cmp	r3, #5
 8008420:	d110      	bne.n	8008444 <HAL_RCC_OscConfig+0x358>
 8008422:	4b60      	ldr	r3, [pc, #384]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008428:	4a5e      	ldr	r2, [pc, #376]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800842a:	f043 0304 	orr.w	r3, r3, #4
 800842e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008432:	4b5c      	ldr	r3, [pc, #368]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008438:	4a5a      	ldr	r2, [pc, #360]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800843a:	f043 0301 	orr.w	r3, r3, #1
 800843e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008442:	e00f      	b.n	8008464 <HAL_RCC_OscConfig+0x378>
 8008444:	4b57      	ldr	r3, [pc, #348]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800844a:	4a56      	ldr	r2, [pc, #344]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800844c:	f023 0301 	bic.w	r3, r3, #1
 8008450:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008454:	4b53      	ldr	r3, [pc, #332]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800845a:	4a52      	ldr	r2, [pc, #328]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800845c:	f023 0304 	bic.w	r3, r3, #4
 8008460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d016      	beq.n	800849a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800846c:	f7f9 ff7e 	bl	800236c <HAL_GetTick>
 8008470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008472:	e00a      	b.n	800848a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008474:	f7f9 ff7a 	bl	800236c <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008482:	4293      	cmp	r3, r2
 8008484:	d901      	bls.n	800848a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008486:	2303      	movs	r3, #3
 8008488:	e138      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800848a:	4b46      	ldr	r3, [pc, #280]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800848c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008490:	f003 0302 	and.w	r3, r3, #2
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0ed      	beq.n	8008474 <HAL_RCC_OscConfig+0x388>
 8008498:	e015      	b.n	80084c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800849a:	f7f9 ff67 	bl	800236c <HAL_GetTick>
 800849e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084a0:	e00a      	b.n	80084b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084a2:	f7f9 ff63 	bl	800236c <HAL_GetTick>
 80084a6:	4602      	mov	r2, r0
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d901      	bls.n	80084b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e121      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084b8:	4b3a      	ldr	r3, [pc, #232]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80084ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084be:	f003 0302 	and.w	r3, r3, #2
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1ed      	bne.n	80084a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084c6:	7ffb      	ldrb	r3, [r7, #31]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d105      	bne.n	80084d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084cc:	4b35      	ldr	r3, [pc, #212]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80084ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084d0:	4a34      	ldr	r2, [pc, #208]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80084d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0320 	and.w	r3, r3, #32
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d03c      	beq.n	800855e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	699b      	ldr	r3, [r3, #24]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d01c      	beq.n	8008526 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80084ec:	4b2d      	ldr	r3, [pc, #180]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80084ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80084f2:	4a2c      	ldr	r2, [pc, #176]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 80084f4:	f043 0301 	orr.w	r3, r3, #1
 80084f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084fc:	f7f9 ff36 	bl	800236c <HAL_GetTick>
 8008500:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008502:	e008      	b.n	8008516 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008504:	f7f9 ff32 	bl	800236c <HAL_GetTick>
 8008508:	4602      	mov	r2, r0
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	2b02      	cmp	r3, #2
 8008510:	d901      	bls.n	8008516 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008512:	2303      	movs	r3, #3
 8008514:	e0f2      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008516:	4b23      	ldr	r3, [pc, #140]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008518:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800851c:	f003 0302 	and.w	r3, r3, #2
 8008520:	2b00      	cmp	r3, #0
 8008522:	d0ef      	beq.n	8008504 <HAL_RCC_OscConfig+0x418>
 8008524:	e01b      	b.n	800855e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008526:	4b1f      	ldr	r3, [pc, #124]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008528:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800852c:	4a1d      	ldr	r2, [pc, #116]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800852e:	f023 0301 	bic.w	r3, r3, #1
 8008532:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008536:	f7f9 ff19 	bl	800236c <HAL_GetTick>
 800853a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800853c:	e008      	b.n	8008550 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800853e:	f7f9 ff15 	bl	800236c <HAL_GetTick>
 8008542:	4602      	mov	r2, r0
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	2b02      	cmp	r3, #2
 800854a:	d901      	bls.n	8008550 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e0d5      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008550:	4b14      	ldr	r3, [pc, #80]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008552:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008556:	f003 0302 	and.w	r3, r3, #2
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1ef      	bne.n	800853e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	69db      	ldr	r3, [r3, #28]
 8008562:	2b00      	cmp	r3, #0
 8008564:	f000 80c9 	beq.w	80086fa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008568:	4b0e      	ldr	r3, [pc, #56]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f003 030c 	and.w	r3, r3, #12
 8008570:	2b0c      	cmp	r3, #12
 8008572:	f000 8083 	beq.w	800867c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	2b02      	cmp	r3, #2
 800857c:	d15e      	bne.n	800863c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800857e:	4b09      	ldr	r3, [pc, #36]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a08      	ldr	r2, [pc, #32]	@ (80085a4 <HAL_RCC_OscConfig+0x4b8>)
 8008584:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800858a:	f7f9 feef 	bl	800236c <HAL_GetTick>
 800858e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008590:	e00c      	b.n	80085ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008592:	f7f9 feeb 	bl	800236c <HAL_GetTick>
 8008596:	4602      	mov	r2, r0
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	2b02      	cmp	r3, #2
 800859e:	d905      	bls.n	80085ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e0ab      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
 80085a4:	40021000 	.word	0x40021000
 80085a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085ac:	4b55      	ldr	r3, [pc, #340]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d1ec      	bne.n	8008592 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085b8:	4b52      	ldr	r3, [pc, #328]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	4b52      	ldr	r3, [pc, #328]	@ (8008708 <HAL_RCC_OscConfig+0x61c>)
 80085be:	4013      	ands	r3, r2
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	6a11      	ldr	r1, [r2, #32]
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085c8:	3a01      	subs	r2, #1
 80085ca:	0112      	lsls	r2, r2, #4
 80085cc:	4311      	orrs	r1, r2
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80085d2:	0212      	lsls	r2, r2, #8
 80085d4:	4311      	orrs	r1, r2
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80085da:	0852      	lsrs	r2, r2, #1
 80085dc:	3a01      	subs	r2, #1
 80085de:	0552      	lsls	r2, r2, #21
 80085e0:	4311      	orrs	r1, r2
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80085e6:	0852      	lsrs	r2, r2, #1
 80085e8:	3a01      	subs	r2, #1
 80085ea:	0652      	lsls	r2, r2, #25
 80085ec:	4311      	orrs	r1, r2
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80085f2:	06d2      	lsls	r2, r2, #27
 80085f4:	430a      	orrs	r2, r1
 80085f6:	4943      	ldr	r1, [pc, #268]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 80085f8:	4313      	orrs	r3, r2
 80085fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085fc:	4b41      	ldr	r3, [pc, #260]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a40      	ldr	r2, [pc, #256]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008606:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008608:	4b3e      	ldr	r3, [pc, #248]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	4a3d      	ldr	r2, [pc, #244]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 800860e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008612:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008614:	f7f9 feaa 	bl	800236c <HAL_GetTick>
 8008618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800861a:	e008      	b.n	800862e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800861c:	f7f9 fea6 	bl	800236c <HAL_GetTick>
 8008620:	4602      	mov	r2, r0
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	1ad3      	subs	r3, r2, r3
 8008626:	2b02      	cmp	r3, #2
 8008628:	d901      	bls.n	800862e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800862a:	2303      	movs	r3, #3
 800862c:	e066      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800862e:	4b35      	ldr	r3, [pc, #212]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d0f0      	beq.n	800861c <HAL_RCC_OscConfig+0x530>
 800863a:	e05e      	b.n	80086fa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800863c:	4b31      	ldr	r3, [pc, #196]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a30      	ldr	r2, [pc, #192]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008642:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008648:	f7f9 fe90 	bl	800236c <HAL_GetTick>
 800864c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800864e:	e008      	b.n	8008662 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008650:	f7f9 fe8c 	bl	800236c <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b02      	cmp	r3, #2
 800865c:	d901      	bls.n	8008662 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e04c      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008662:	4b28      	ldr	r3, [pc, #160]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1f0      	bne.n	8008650 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800866e:	4b25      	ldr	r3, [pc, #148]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	4924      	ldr	r1, [pc, #144]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 8008674:	4b25      	ldr	r3, [pc, #148]	@ (800870c <HAL_RCC_OscConfig+0x620>)
 8008676:	4013      	ands	r3, r2
 8008678:	60cb      	str	r3, [r1, #12]
 800867a:	e03e      	b.n	80086fa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d101      	bne.n	8008688 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	e039      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008688:	4b1e      	ldr	r3, [pc, #120]	@ (8008704 <HAL_RCC_OscConfig+0x618>)
 800868a:	68db      	ldr	r3, [r3, #12]
 800868c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	f003 0203 	and.w	r2, r3, #3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a1b      	ldr	r3, [r3, #32]
 8008698:	429a      	cmp	r2, r3
 800869a:	d12c      	bne.n	80086f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a6:	3b01      	subs	r3, #1
 80086a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d123      	bne.n	80086f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d11b      	bne.n	80086f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d113      	bne.n	80086f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d8:	085b      	lsrs	r3, r3, #1
 80086da:	3b01      	subs	r3, #1
 80086dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80086de:	429a      	cmp	r2, r3
 80086e0:	d109      	bne.n	80086f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086ec:	085b      	lsrs	r3, r3, #1
 80086ee:	3b01      	subs	r3, #1
 80086f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d001      	beq.n	80086fa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80086f6:	2301      	movs	r3, #1
 80086f8:	e000      	b.n	80086fc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3720      	adds	r7, #32
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	40021000 	.word	0x40021000
 8008708:	019f800c 	.word	0x019f800c
 800870c:	feeefffc 	.word	0xfeeefffc

08008710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b086      	sub	sp, #24
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800871a:	2300      	movs	r3, #0
 800871c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d101      	bne.n	8008728 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	e11e      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008728:	4b91      	ldr	r3, [pc, #580]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 030f 	and.w	r3, r3, #15
 8008730:	683a      	ldr	r2, [r7, #0]
 8008732:	429a      	cmp	r2, r3
 8008734:	d910      	bls.n	8008758 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008736:	4b8e      	ldr	r3, [pc, #568]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f023 020f 	bic.w	r2, r3, #15
 800873e:	498c      	ldr	r1, [pc, #560]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	4313      	orrs	r3, r2
 8008744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008746:	4b8a      	ldr	r3, [pc, #552]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d001      	beq.n	8008758 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e106      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d073      	beq.n	800884c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	2b03      	cmp	r3, #3
 800876a:	d129      	bne.n	80087c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800876c:	4b81      	ldr	r3, [pc, #516]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	e0f4      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800877c:	f000 f99e 	bl	8008abc <RCC_GetSysClockFreqFromPLLSource>
 8008780:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	4a7c      	ldr	r2, [pc, #496]	@ (8008978 <HAL_RCC_ClockConfig+0x268>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d93f      	bls.n	800880a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800878a:	4b7a      	ldr	r3, [pc, #488]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d009      	beq.n	80087aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d033      	beq.n	800880a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d12f      	bne.n	800880a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80087aa:	4b72      	ldr	r3, [pc, #456]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087b2:	4a70      	ldr	r2, [pc, #448]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80087b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80087ba:	2380      	movs	r3, #128	@ 0x80
 80087bc:	617b      	str	r3, [r7, #20]
 80087be:	e024      	b.n	800880a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	2b02      	cmp	r3, #2
 80087c6:	d107      	bne.n	80087d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087c8:	4b6a      	ldr	r3, [pc, #424]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d109      	bne.n	80087e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e0c6      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80087d8:	4b66      	ldr	r3, [pc, #408]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	e0be      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80087e8:	f000 f8ce 	bl	8008988 <HAL_RCC_GetSysClockFreq>
 80087ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	4a61      	ldr	r2, [pc, #388]	@ (8008978 <HAL_RCC_ClockConfig+0x268>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d909      	bls.n	800880a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80087f6:	4b5f      	ldr	r3, [pc, #380]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087fe:	4a5d      	ldr	r2, [pc, #372]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008804:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008806:	2380      	movs	r3, #128	@ 0x80
 8008808:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800880a:	4b5a      	ldr	r3, [pc, #360]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f023 0203 	bic.w	r2, r3, #3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	4957      	ldr	r1, [pc, #348]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008818:	4313      	orrs	r3, r2
 800881a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800881c:	f7f9 fda6 	bl	800236c <HAL_GetTick>
 8008820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008822:	e00a      	b.n	800883a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008824:	f7f9 fda2 	bl	800236c <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008832:	4293      	cmp	r3, r2
 8008834:	d901      	bls.n	800883a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e095      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800883a:	4b4e      	ldr	r3, [pc, #312]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	f003 020c 	and.w	r2, r3, #12
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	429a      	cmp	r2, r3
 800884a:	d1eb      	bne.n	8008824 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0302 	and.w	r3, r3, #2
 8008854:	2b00      	cmp	r3, #0
 8008856:	d023      	beq.n	80088a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f003 0304 	and.w	r3, r3, #4
 8008860:	2b00      	cmp	r3, #0
 8008862:	d005      	beq.n	8008870 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008864:	4b43      	ldr	r3, [pc, #268]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	4a42      	ldr	r2, [pc, #264]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800886a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800886e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f003 0308 	and.w	r3, r3, #8
 8008878:	2b00      	cmp	r3, #0
 800887a:	d007      	beq.n	800888c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800887c:	4b3d      	ldr	r3, [pc, #244]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008884:	4a3b      	ldr	r2, [pc, #236]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008886:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800888a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800888c:	4b39      	ldr	r3, [pc, #228]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	4936      	ldr	r1, [pc, #216]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800889a:	4313      	orrs	r3, r2
 800889c:	608b      	str	r3, [r1, #8]
 800889e:	e008      	b.n	80088b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	2b80      	cmp	r3, #128	@ 0x80
 80088a4:	d105      	bne.n	80088b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80088a6:	4b33      	ldr	r3, [pc, #204]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	4a32      	ldr	r2, [pc, #200]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 80088ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088b2:	4b2f      	ldr	r3, [pc, #188]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f003 030f 	and.w	r3, r3, #15
 80088ba:	683a      	ldr	r2, [r7, #0]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d21d      	bcs.n	80088fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088c0:	4b2b      	ldr	r3, [pc, #172]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f023 020f 	bic.w	r2, r3, #15
 80088c8:	4929      	ldr	r1, [pc, #164]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80088d0:	f7f9 fd4c 	bl	800236c <HAL_GetTick>
 80088d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088d6:	e00a      	b.n	80088ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088d8:	f7f9 fd48 	bl	800236c <HAL_GetTick>
 80088dc:	4602      	mov	r2, r0
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	1ad3      	subs	r3, r2, r3
 80088e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d901      	bls.n	80088ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e03b      	b.n	8008966 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088ee:	4b20      	ldr	r3, [pc, #128]	@ (8008970 <HAL_RCC_ClockConfig+0x260>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 030f 	and.w	r3, r3, #15
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d1ed      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0304 	and.w	r3, r3, #4
 8008904:	2b00      	cmp	r3, #0
 8008906:	d008      	beq.n	800891a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008908:	4b1a      	ldr	r3, [pc, #104]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	4917      	ldr	r1, [pc, #92]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008916:	4313      	orrs	r3, r2
 8008918:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0308 	and.w	r3, r3, #8
 8008922:	2b00      	cmp	r3, #0
 8008924:	d009      	beq.n	800893a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008926:	4b13      	ldr	r3, [pc, #76]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	00db      	lsls	r3, r3, #3
 8008934:	490f      	ldr	r1, [pc, #60]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008936:	4313      	orrs	r3, r2
 8008938:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800893a:	f000 f825 	bl	8008988 <HAL_RCC_GetSysClockFreq>
 800893e:	4602      	mov	r2, r0
 8008940:	4b0c      	ldr	r3, [pc, #48]	@ (8008974 <HAL_RCC_ClockConfig+0x264>)
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	091b      	lsrs	r3, r3, #4
 8008946:	f003 030f 	and.w	r3, r3, #15
 800894a:	490c      	ldr	r1, [pc, #48]	@ (800897c <HAL_RCC_ClockConfig+0x26c>)
 800894c:	5ccb      	ldrb	r3, [r1, r3]
 800894e:	f003 031f 	and.w	r3, r3, #31
 8008952:	fa22 f303 	lsr.w	r3, r2, r3
 8008956:	4a0a      	ldr	r2, [pc, #40]	@ (8008980 <HAL_RCC_ClockConfig+0x270>)
 8008958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800895a:	4b0a      	ldr	r3, [pc, #40]	@ (8008984 <HAL_RCC_ClockConfig+0x274>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4618      	mov	r0, r3
 8008960:	f7f9 fcb8 	bl	80022d4 <HAL_InitTick>
 8008964:	4603      	mov	r3, r0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3718      	adds	r7, #24
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	40022000 	.word	0x40022000
 8008974:	40021000 	.word	0x40021000
 8008978:	04c4b400 	.word	0x04c4b400
 800897c:	0800f5a8 	.word	0x0800f5a8
 8008980:	20000000 	.word	0x20000000
 8008984:	20000004 	.word	0x20000004

08008988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008988:	b480      	push	{r7}
 800898a:	b087      	sub	sp, #28
 800898c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800898e:	4b2c      	ldr	r3, [pc, #176]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	f003 030c 	and.w	r3, r3, #12
 8008996:	2b04      	cmp	r3, #4
 8008998:	d102      	bne.n	80089a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800899a:	4b2a      	ldr	r3, [pc, #168]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xbc>)
 800899c:	613b      	str	r3, [r7, #16]
 800899e:	e047      	b.n	8008a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80089a0:	4b27      	ldr	r3, [pc, #156]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	f003 030c 	and.w	r3, r3, #12
 80089a8:	2b08      	cmp	r3, #8
 80089aa:	d102      	bne.n	80089b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80089ac:	4b26      	ldr	r3, [pc, #152]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xc0>)
 80089ae:	613b      	str	r3, [r7, #16]
 80089b0:	e03e      	b.n	8008a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80089b2:	4b23      	ldr	r3, [pc, #140]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f003 030c 	and.w	r3, r3, #12
 80089ba:	2b0c      	cmp	r3, #12
 80089bc:	d136      	bne.n	8008a2c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80089be:	4b20      	ldr	r3, [pc, #128]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	f003 0303 	and.w	r3, r3, #3
 80089c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80089c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	091b      	lsrs	r3, r3, #4
 80089ce:	f003 030f 	and.w	r3, r3, #15
 80089d2:	3301      	adds	r3, #1
 80089d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2b03      	cmp	r3, #3
 80089da:	d10c      	bne.n	80089f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80089dc:	4a1a      	ldr	r2, [pc, #104]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xc0>)
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089e4:	4a16      	ldr	r2, [pc, #88]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089e6:	68d2      	ldr	r2, [r2, #12]
 80089e8:	0a12      	lsrs	r2, r2, #8
 80089ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80089ee:	fb02 f303 	mul.w	r3, r2, r3
 80089f2:	617b      	str	r3, [r7, #20]
      break;
 80089f4:	e00c      	b.n	8008a10 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80089f6:	4a13      	ldr	r2, [pc, #76]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xbc>)
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80089fe:	4a10      	ldr	r2, [pc, #64]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a00:	68d2      	ldr	r2, [r2, #12]
 8008a02:	0a12      	lsrs	r2, r2, #8
 8008a04:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a08:	fb02 f303 	mul.w	r3, r2, r3
 8008a0c:	617b      	str	r3, [r7, #20]
      break;
 8008a0e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008a10:	4b0b      	ldr	r3, [pc, #44]	@ (8008a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	0e5b      	lsrs	r3, r3, #25
 8008a16:	f003 0303 	and.w	r3, r3, #3
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	005b      	lsls	r3, r3, #1
 8008a1e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008a20:	697a      	ldr	r2, [r7, #20]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a28:	613b      	str	r3, [r7, #16]
 8008a2a:	e001      	b.n	8008a30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008a30:	693b      	ldr	r3, [r7, #16]
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	40021000 	.word	0x40021000
 8008a44:	00f42400 	.word	0x00f42400
 8008a48:	007a1200 	.word	0x007a1200

08008a4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a50:	4b03      	ldr	r3, [pc, #12]	@ (8008a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a52:	681b      	ldr	r3, [r3, #0]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	20000000 	.word	0x20000000

08008a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008a68:	f7ff fff0 	bl	8008a4c <HAL_RCC_GetHCLKFreq>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	4b06      	ldr	r3, [pc, #24]	@ (8008a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	0a1b      	lsrs	r3, r3, #8
 8008a74:	f003 0307 	and.w	r3, r3, #7
 8008a78:	4904      	ldr	r1, [pc, #16]	@ (8008a8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8008a7a:	5ccb      	ldrb	r3, [r1, r3]
 8008a7c:	f003 031f 	and.w	r3, r3, #31
 8008a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	40021000 	.word	0x40021000
 8008a8c:	0800f5b8 	.word	0x0800f5b8

08008a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008a94:	f7ff ffda 	bl	8008a4c <HAL_RCC_GetHCLKFreq>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	4b06      	ldr	r3, [pc, #24]	@ (8008ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	0adb      	lsrs	r3, r3, #11
 8008aa0:	f003 0307 	and.w	r3, r3, #7
 8008aa4:	4904      	ldr	r1, [pc, #16]	@ (8008ab8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008aa6:	5ccb      	ldrb	r3, [r1, r3]
 8008aa8:	f003 031f 	and.w	r3, r3, #31
 8008aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	40021000 	.word	0x40021000
 8008ab8:	0800f5b8 	.word	0x0800f5b8

08008abc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b087      	sub	sp, #28
 8008ac0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008acc:	4b1b      	ldr	r3, [pc, #108]	@ (8008b3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	091b      	lsrs	r3, r3, #4
 8008ad2:	f003 030f 	and.w	r3, r3, #15
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d10c      	bne.n	8008afa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ae0:	4a17      	ldr	r2, [pc, #92]	@ (8008b40 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ae8:	4a14      	ldr	r2, [pc, #80]	@ (8008b3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008aea:	68d2      	ldr	r2, [r2, #12]
 8008aec:	0a12      	lsrs	r2, r2, #8
 8008aee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008af2:	fb02 f303 	mul.w	r3, r2, r3
 8008af6:	617b      	str	r3, [r7, #20]
    break;
 8008af8:	e00c      	b.n	8008b14 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008afa:	4a12      	ldr	r2, [pc, #72]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b02:	4a0e      	ldr	r2, [pc, #56]	@ (8008b3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b04:	68d2      	ldr	r2, [r2, #12]
 8008b06:	0a12      	lsrs	r2, r2, #8
 8008b08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008b0c:	fb02 f303 	mul.w	r3, r2, r3
 8008b10:	617b      	str	r3, [r7, #20]
    break;
 8008b12:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008b14:	4b09      	ldr	r3, [pc, #36]	@ (8008b3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	0e5b      	lsrs	r3, r3, #25
 8008b1a:	f003 0303 	and.w	r3, r3, #3
 8008b1e:	3301      	adds	r3, #1
 8008b20:	005b      	lsls	r3, r3, #1
 8008b22:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b2c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008b2e:	687b      	ldr	r3, [r7, #4]
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	371c      	adds	r7, #28
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	40021000 	.word	0x40021000
 8008b40:	007a1200 	.word	0x007a1200
 8008b44:	00f42400 	.word	0x00f42400

08008b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b086      	sub	sp, #24
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008b50:	2300      	movs	r3, #0
 8008b52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008b54:	2300      	movs	r3, #0
 8008b56:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 8098 	beq.w	8008c96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b66:	2300      	movs	r3, #0
 8008b68:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b6a:	4b43      	ldr	r3, [pc, #268]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10d      	bne.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b76:	4b40      	ldr	r3, [pc, #256]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b7a:	4a3f      	ldr	r2, [pc, #252]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b82:	4b3d      	ldr	r3, [pc, #244]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b8a:	60bb      	str	r3, [r7, #8]
 8008b8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b92:	4b3a      	ldr	r3, [pc, #232]	@ (8008c7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a39      	ldr	r2, [pc, #228]	@ (8008c7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b9c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b9e:	f7f9 fbe5 	bl	800236c <HAL_GetTick>
 8008ba2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ba4:	e009      	b.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ba6:	f7f9 fbe1 	bl	800236c <HAL_GetTick>
 8008baa:	4602      	mov	r2, r0
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	1ad3      	subs	r3, r2, r3
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d902      	bls.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008bb4:	2303      	movs	r3, #3
 8008bb6:	74fb      	strb	r3, [r7, #19]
        break;
 8008bb8:	e005      	b.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bba:	4b30      	ldr	r3, [pc, #192]	@ (8008c7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0ef      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008bc6:	7cfb      	ldrb	r3, [r7, #19]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d159      	bne.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008bcc:	4b2a      	ldr	r3, [pc, #168]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bd6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d01e      	beq.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d019      	beq.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008be8:	4b23      	ldr	r3, [pc, #140]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bf2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008bf4:	4b20      	ldr	r3, [pc, #128]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c04:	4b1c      	ldr	r3, [pc, #112]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c0a:	4a1b      	ldr	r2, [pc, #108]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008c14:	4a18      	ldr	r2, [pc, #96]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d016      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c26:	f7f9 fba1 	bl	800236c <HAL_GetTick>
 8008c2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c2c:	e00b      	b.n	8008c46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c2e:	f7f9 fb9d 	bl	800236c <HAL_GetTick>
 8008c32:	4602      	mov	r2, r0
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	1ad3      	subs	r3, r2, r3
 8008c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d902      	bls.n	8008c46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008c40:	2303      	movs	r3, #3
 8008c42:	74fb      	strb	r3, [r7, #19]
            break;
 8008c44:	e006      	b.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c46:	4b0c      	ldr	r3, [pc, #48]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c4c:	f003 0302 	and.w	r3, r3, #2
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d0ec      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008c54:	7cfb      	ldrb	r3, [r7, #19]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10b      	bne.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c5a:	4b07      	ldr	r3, [pc, #28]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c68:	4903      	ldr	r1, [pc, #12]	@ (8008c78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008c70:	e008      	b.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c72:	7cfb      	ldrb	r3, [r7, #19]
 8008c74:	74bb      	strb	r3, [r7, #18]
 8008c76:	e005      	b.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008c78:	40021000 	.word	0x40021000
 8008c7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c80:	7cfb      	ldrb	r3, [r7, #19]
 8008c82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c84:	7c7b      	ldrb	r3, [r7, #17]
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d105      	bne.n	8008c96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c8a:	4ba6      	ldr	r3, [pc, #664]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c8e:	4aa5      	ldr	r2, [pc, #660]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f003 0301 	and.w	r3, r3, #1
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00a      	beq.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008ca2:	4ba0      	ldr	r3, [pc, #640]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ca8:	f023 0203 	bic.w	r2, r3, #3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	499c      	ldr	r1, [pc, #624]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 0302 	and.w	r3, r3, #2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d00a      	beq.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008cc4:	4b97      	ldr	r3, [pc, #604]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cca:	f023 020c 	bic.w	r2, r3, #12
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	4994      	ldr	r1, [pc, #592]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0304 	and.w	r3, r3, #4
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00a      	beq.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008ce6:	4b8f      	ldr	r3, [pc, #572]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	498b      	ldr	r1, [pc, #556]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 0308 	and.w	r3, r3, #8
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00a      	beq.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008d08:	4b86      	ldr	r3, [pc, #536]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	4983      	ldr	r1, [pc, #524]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f003 0320 	and.w	r3, r3, #32
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00a      	beq.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008d2a:	4b7e      	ldr	r3, [pc, #504]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d30:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	695b      	ldr	r3, [r3, #20]
 8008d38:	497a      	ldr	r1, [pc, #488]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00a      	beq.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d4c:	4b75      	ldr	r3, [pc, #468]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d52:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	699b      	ldr	r3, [r3, #24]
 8008d5a:	4972      	ldr	r1, [pc, #456]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00a      	beq.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d6e:	4b6d      	ldr	r3, [pc, #436]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	69db      	ldr	r3, [r3, #28]
 8008d7c:	4969      	ldr	r1, [pc, #420]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00a      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d90:	4b64      	ldr	r3, [pc, #400]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6a1b      	ldr	r3, [r3, #32]
 8008d9e:	4961      	ldr	r1, [pc, #388]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008da0:	4313      	orrs	r3, r2
 8008da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00a      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008db2:	4b5c      	ldr	r3, [pc, #368]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008db8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc0:	4958      	ldr	r1, [pc, #352]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d015      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008dd4:	4b53      	ldr	r3, [pc, #332]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de2:	4950      	ldr	r1, [pc, #320]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008de4:	4313      	orrs	r3, r2
 8008de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008df2:	d105      	bne.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008df4:	4b4b      	ldr	r3, [pc, #300]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	4a4a      	ldr	r2, [pc, #296]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008dfe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d015      	beq.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008e0c:	4b45      	ldr	r3, [pc, #276]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e1a:	4942      	ldr	r1, [pc, #264]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e2a:	d105      	bne.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	4a3c      	ldr	r2, [pc, #240]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e36:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d015      	beq.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008e44:	4b37      	ldr	r3, [pc, #220]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e52:	4934      	ldr	r1, [pc, #208]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e54:	4313      	orrs	r3, r2
 8008e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e62:	d105      	bne.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e64:	4b2f      	ldr	r3, [pc, #188]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	4a2e      	ldr	r2, [pc, #184]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e6e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d015      	beq.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e7c:	4b29      	ldr	r3, [pc, #164]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e8a:	4926      	ldr	r1, [pc, #152]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e9a:	d105      	bne.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e9c:	4b21      	ldr	r3, [pc, #132]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	4a20      	ldr	r2, [pc, #128]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ea2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ea6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d015      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec2:	4918      	ldr	r1, [pc, #96]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ece:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ed2:	d105      	bne.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ed4:	4b13      	ldr	r3, [pc, #76]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	4a12      	ldr	r2, [pc, #72]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ede:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d015      	beq.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008eec:	4b0d      	ldr	r3, [pc, #52]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ef2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efa:	490a      	ldr	r1, [pc, #40]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008efc:	4313      	orrs	r3, r2
 8008efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f0a:	d105      	bne.n	8008f18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008f0c:	4b05      	ldr	r3, [pc, #20]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	4a04      	ldr	r2, [pc, #16]	@ (8008f24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008f18:	7cbb      	ldrb	r3, [r7, #18]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	40021000 	.word	0x40021000

08008f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d101      	bne.n	8008f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e09d      	b.n	8009076 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d108      	bne.n	8008f54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f4a:	d009      	beq.n	8008f60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	61da      	str	r2, [r3, #28]
 8008f52:	e005      	b.n	8008f60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d106      	bne.n	8008f80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f87f 	bl	800907e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2202      	movs	r2, #2
 8008f84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f96:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008fa0:	d902      	bls.n	8008fa8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
 8008fa6:	e002      	b.n	8008fae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008fa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008fac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008fb6:	d007      	beq.n	8008fc8 <HAL_SPI_Init+0xa0>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68db      	ldr	r3, [r3, #12]
 8008fbc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008fc0:	d002      	beq.n	8008fc8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008fd8:	431a      	orrs	r2, r3
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	f003 0302 	and.w	r3, r3, #2
 8008fe2:	431a      	orrs	r2, r3
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	f003 0301 	and.w	r3, r3, #1
 8008fec:	431a      	orrs	r2, r3
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	699b      	ldr	r3, [r3, #24]
 8008ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ff6:	431a      	orrs	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	69db      	ldr	r3, [r3, #28]
 8008ffc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009000:	431a      	orrs	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800900a:	ea42 0103 	orr.w	r1, r2, r3
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009012:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	430a      	orrs	r2, r1
 800901c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	699b      	ldr	r3, [r3, #24]
 8009022:	0c1b      	lsrs	r3, r3, #16
 8009024:	f003 0204 	and.w	r2, r3, #4
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902c:	f003 0310 	and.w	r3, r3, #16
 8009030:	431a      	orrs	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009036:	f003 0308 	and.w	r3, r3, #8
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	68db      	ldr	r3, [r3, #12]
 8009040:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009044:	ea42 0103 	orr.w	r1, r2, r3
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	430a      	orrs	r2, r1
 8009054:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	69da      	ldr	r2, [r3, #28]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009064:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2201      	movs	r2, #1
 8009070:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800907e:	b480      	push	{r7}
 8009080:	b083      	sub	sp, #12
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8009086:	bf00      	nop
 8009088:	370c      	adds	r7, #12
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b088      	sub	sp, #32
 8009096:	af00      	add	r7, sp, #0
 8009098:	60f8      	str	r0, [r7, #12]
 800909a:	60b9      	str	r1, [r7, #8]
 800909c:	603b      	str	r3, [r7, #0]
 800909e:	4613      	mov	r3, r2
 80090a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090a2:	f7f9 f963 	bl	800236c <HAL_GetTick>
 80090a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80090a8:	88fb      	ldrh	r3, [r7, #6]
 80090aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d001      	beq.n	80090bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80090b8:	2302      	movs	r3, #2
 80090ba:	e15c      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d002      	beq.n	80090c8 <HAL_SPI_Transmit+0x36>
 80090c2:	88fb      	ldrh	r3, [r7, #6]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d101      	bne.n	80090cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	e154      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d101      	bne.n	80090da <HAL_SPI_Transmit+0x48>
 80090d6:	2302      	movs	r3, #2
 80090d8:	e14d      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2203      	movs	r2, #3
 80090e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	88fa      	ldrh	r2, [r7, #6]
 80090fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	88fa      	ldrh	r2, [r7, #6]
 8009100:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2200      	movs	r2, #0
 800911c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2200      	movs	r2, #0
 8009122:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800912c:	d10f      	bne.n	800914e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800913c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800914c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009158:	2b40      	cmp	r3, #64	@ 0x40
 800915a:	d007      	beq.n	800916c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800916a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009174:	d952      	bls.n	800921c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <HAL_SPI_Transmit+0xf2>
 800917e:	8b7b      	ldrh	r3, [r7, #26]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d145      	bne.n	8009210 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009188:	881a      	ldrh	r2, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009194:	1c9a      	adds	r2, r3, #2
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800919e:	b29b      	uxth	r3, r3
 80091a0:	3b01      	subs	r3, #1
 80091a2:	b29a      	uxth	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80091a8:	e032      	b.n	8009210 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f003 0302 	and.w	r3, r3, #2
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d112      	bne.n	80091de <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091bc:	881a      	ldrh	r2, [r3, #0]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c8:	1c9a      	adds	r2, r3, #2
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	3b01      	subs	r3, #1
 80091d6:	b29a      	uxth	r2, r3
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80091dc:	e018      	b.n	8009210 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091de:	f7f9 f8c5 	bl	800236c <HAL_GetTick>
 80091e2:	4602      	mov	r2, r0
 80091e4:	69fb      	ldr	r3, [r7, #28]
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d803      	bhi.n	80091f6 <HAL_SPI_Transmit+0x164>
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f4:	d102      	bne.n	80091fc <HAL_SPI_Transmit+0x16a>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d109      	bne.n	8009210 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800920c:	2303      	movs	r3, #3
 800920e:	e0b2      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009214:	b29b      	uxth	r3, r3
 8009216:	2b00      	cmp	r3, #0
 8009218:	d1c7      	bne.n	80091aa <HAL_SPI_Transmit+0x118>
 800921a:	e083      	b.n	8009324 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d002      	beq.n	800922a <HAL_SPI_Transmit+0x198>
 8009224:	8b7b      	ldrh	r3, [r7, #26]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d177      	bne.n	800931a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800922e:	b29b      	uxth	r3, r3
 8009230:	2b01      	cmp	r3, #1
 8009232:	d912      	bls.n	800925a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009238:	881a      	ldrh	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009244:	1c9a      	adds	r2, r3, #2
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800924e:	b29b      	uxth	r3, r3
 8009250:	3b02      	subs	r3, #2
 8009252:	b29a      	uxth	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009258:	e05f      	b.n	800931a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	330c      	adds	r3, #12
 8009264:	7812      	ldrb	r2, [r2, #0]
 8009266:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800926c:	1c5a      	adds	r2, r3, #1
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009276:	b29b      	uxth	r3, r3
 8009278:	3b01      	subs	r3, #1
 800927a:	b29a      	uxth	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009280:	e04b      	b.n	800931a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f003 0302 	and.w	r3, r3, #2
 800928c:	2b02      	cmp	r3, #2
 800928e:	d12b      	bne.n	80092e8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b01      	cmp	r3, #1
 8009298:	d912      	bls.n	80092c0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800929e:	881a      	ldrh	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092aa:	1c9a      	adds	r2, r3, #2
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	3b02      	subs	r3, #2
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092be:	e02c      	b.n	800931a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	330c      	adds	r3, #12
 80092ca:	7812      	ldrb	r2, [r2, #0]
 80092cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d2:	1c5a      	adds	r2, r3, #1
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092dc:	b29b      	uxth	r3, r3
 80092de:	3b01      	subs	r3, #1
 80092e0:	b29a      	uxth	r2, r3
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092e6:	e018      	b.n	800931a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092e8:	f7f9 f840 	bl	800236c <HAL_GetTick>
 80092ec:	4602      	mov	r2, r0
 80092ee:	69fb      	ldr	r3, [r7, #28]
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	683a      	ldr	r2, [r7, #0]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d803      	bhi.n	8009300 <HAL_SPI_Transmit+0x26e>
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092fe:	d102      	bne.n	8009306 <HAL_SPI_Transmit+0x274>
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d109      	bne.n	800931a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2201      	movs	r2, #1
 800930a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009316:	2303      	movs	r3, #3
 8009318:	e02d      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800931e:	b29b      	uxth	r3, r3
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1ae      	bne.n	8009282 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009324:	69fa      	ldr	r2, [r7, #28]
 8009326:	6839      	ldr	r1, [r7, #0]
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f000 fa75 	bl	8009818 <SPI_EndRxTxTransaction>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d002      	beq.n	800933a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2220      	movs	r2, #32
 8009338:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d10a      	bne.n	8009358 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009342:	2300      	movs	r3, #0
 8009344:	617b      	str	r3, [r7, #20]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	68db      	ldr	r3, [r3, #12]
 800934c:	617b      	str	r3, [r7, #20]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	617b      	str	r3, [r7, #20]
 8009356:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	e000      	b.n	8009376 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8009374:	2300      	movs	r3, #0
  }
}
 8009376:	4618      	mov	r0, r3
 8009378:	3720      	adds	r7, #32
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
	...

08009380 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b088      	sub	sp, #32
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	099b      	lsrs	r3, r3, #6
 800939c:	f003 0301 	and.w	r3, r3, #1
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d10f      	bne.n	80093c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00a      	beq.n	80093c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	099b      	lsrs	r3, r3, #6
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d004      	beq.n	80093c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	4798      	blx	r3
    return;
 80093c2:	e0d7      	b.n	8009574 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	085b      	lsrs	r3, r3, #1
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00a      	beq.n	80093e6 <HAL_SPI_IRQHandler+0x66>
 80093d0:	69fb      	ldr	r3, [r7, #28]
 80093d2:	09db      	lsrs	r3, r3, #7
 80093d4:	f003 0301 	and.w	r3, r3, #1
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d004      	beq.n	80093e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	4798      	blx	r3
    return;
 80093e4:	e0c6      	b.n	8009574 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	095b      	lsrs	r3, r3, #5
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10c      	bne.n	800940c <HAL_SPI_IRQHandler+0x8c>
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	099b      	lsrs	r3, r3, #6
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d106      	bne.n	800940c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	0a1b      	lsrs	r3, r3, #8
 8009402:	f003 0301 	and.w	r3, r3, #1
 8009406:	2b00      	cmp	r3, #0
 8009408:	f000 80b4 	beq.w	8009574 <HAL_SPI_IRQHandler+0x1f4>
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	f003 0301 	and.w	r3, r3, #1
 8009414:	2b00      	cmp	r3, #0
 8009416:	f000 80ad 	beq.w	8009574 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	099b      	lsrs	r3, r3, #6
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d023      	beq.n	800946e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800942c:	b2db      	uxtb	r3, r3
 800942e:	2b03      	cmp	r3, #3
 8009430:	d011      	beq.n	8009456 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009436:	f043 0204 	orr.w	r2, r3, #4
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800943e:	2300      	movs	r3, #0
 8009440:	617b      	str	r3, [r7, #20]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	617b      	str	r3, [r7, #20]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	617b      	str	r3, [r7, #20]
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	e00b      	b.n	800946e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009456:	2300      	movs	r3, #0
 8009458:	613b      	str	r3, [r7, #16]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	613b      	str	r3, [r7, #16]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	613b      	str	r3, [r7, #16]
 800946a:	693b      	ldr	r3, [r7, #16]
        return;
 800946c:	e082      	b.n	8009574 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800946e:	69bb      	ldr	r3, [r7, #24]
 8009470:	095b      	lsrs	r3, r3, #5
 8009472:	f003 0301 	and.w	r3, r3, #1
 8009476:	2b00      	cmp	r3, #0
 8009478:	d014      	beq.n	80094a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800947e:	f043 0201 	orr.w	r2, r3, #1
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009486:	2300      	movs	r3, #0
 8009488:	60fb      	str	r3, [r7, #12]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	60fb      	str	r3, [r7, #12]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094a0:	601a      	str	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	0a1b      	lsrs	r3, r3, #8
 80094a8:	f003 0301 	and.w	r3, r3, #1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00c      	beq.n	80094ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094b4:	f043 0208 	orr.w	r2, r3, #8
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80094bc:	2300      	movs	r3, #0
 80094be:	60bb      	str	r3, [r7, #8]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	60bb      	str	r3, [r7, #8]
 80094c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d04f      	beq.n	8009572 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	685a      	ldr	r2, [r3, #4]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2201      	movs	r2, #1
 80094e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80094ea:	69fb      	ldr	r3, [r7, #28]
 80094ec:	f003 0302 	and.w	r3, r3, #2
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d104      	bne.n	80094fe <HAL_SPI_IRQHandler+0x17e>
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	f003 0301 	and.w	r3, r3, #1
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d034      	beq.n	8009568 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f022 0203 	bic.w	r2, r2, #3
 800950c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009512:	2b00      	cmp	r3, #0
 8009514:	d011      	beq.n	800953a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	4a18      	ldr	r2, [pc, #96]	@ (800957c <HAL_SPI_IRQHandler+0x1fc>)
 800951c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009522:	4618      	mov	r0, r3
 8009524:	f7fb f973 	bl	800480e <HAL_DMA_Abort_IT>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d005      	beq.n	800953a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009532:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800953e:	2b00      	cmp	r3, #0
 8009540:	d016      	beq.n	8009570 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009546:	4a0d      	ldr	r2, [pc, #52]	@ (800957c <HAL_SPI_IRQHandler+0x1fc>)
 8009548:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800954e:	4618      	mov	r0, r3
 8009550:	f7fb f95d 	bl	800480e <HAL_DMA_Abort_IT>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00a      	beq.n	8009570 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800955e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009566:	e003      	b.n	8009570 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 f809 	bl	8009580 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800956e:	e000      	b.n	8009572 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009570:	bf00      	nop
    return;
 8009572:	bf00      	nop
  }
}
 8009574:	3720      	adds	r7, #32
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	080095b1 	.word	0x080095b1

08009580 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009594:	b480      	push	{r7}
 8009596:	b083      	sub	sp, #12
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095a2:	b2db      	uxtb	r3, r3
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	370c      	adds	r7, #12
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr

080095b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2200      	movs	r2, #0
 80095ca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f7ff ffd7 	bl	8009580 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095d2:	bf00      	nop
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
	...

080095dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b088      	sub	sp, #32
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	603b      	str	r3, [r7, #0]
 80095e8:	4613      	mov	r3, r2
 80095ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80095ec:	f7f8 febe 	bl	800236c <HAL_GetTick>
 80095f0:	4602      	mov	r2, r0
 80095f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f4:	1a9b      	subs	r3, r3, r2
 80095f6:	683a      	ldr	r2, [r7, #0]
 80095f8:	4413      	add	r3, r2
 80095fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80095fc:	f7f8 feb6 	bl	800236c <HAL_GetTick>
 8009600:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009602:	4b39      	ldr	r3, [pc, #228]	@ (80096e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	015b      	lsls	r3, r3, #5
 8009608:	0d1b      	lsrs	r3, r3, #20
 800960a:	69fa      	ldr	r2, [r7, #28]
 800960c:	fb02 f303 	mul.w	r3, r2, r3
 8009610:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009612:	e054      	b.n	80096be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961a:	d050      	beq.n	80096be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800961c:	f7f8 fea6 	bl	800236c <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	69fa      	ldr	r2, [r7, #28]
 8009628:	429a      	cmp	r2, r3
 800962a:	d902      	bls.n	8009632 <SPI_WaitFlagStateUntilTimeout+0x56>
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d13d      	bne.n	80096ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	685a      	ldr	r2, [r3, #4]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009640:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800964a:	d111      	bne.n	8009670 <SPI_WaitFlagStateUntilTimeout+0x94>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009654:	d004      	beq.n	8009660 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800965e:	d107      	bne.n	8009670 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800966e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009678:	d10f      	bne.n	800969a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009688:	601a      	str	r2, [r3, #0]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009698:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80096aa:	2303      	movs	r3, #3
 80096ac:	e017      	b.n	80096de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d101      	bne.n	80096b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80096b4:	2300      	movs	r3, #0
 80096b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	3b01      	subs	r3, #1
 80096bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	689a      	ldr	r2, [r3, #8]
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	4013      	ands	r3, r2
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	bf0c      	ite	eq
 80096ce:	2301      	moveq	r3, #1
 80096d0:	2300      	movne	r3, #0
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	461a      	mov	r2, r3
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d19b      	bne.n	8009614 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3720      	adds	r7, #32
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	20000000 	.word	0x20000000

080096ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b08a      	sub	sp, #40	@ 0x28
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
 80096f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80096fa:	2300      	movs	r3, #0
 80096fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80096fe:	f7f8 fe35 	bl	800236c <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009706:	1a9b      	subs	r3, r3, r2
 8009708:	683a      	ldr	r2, [r7, #0]
 800970a:	4413      	add	r3, r2
 800970c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800970e:	f7f8 fe2d 	bl	800236c <HAL_GetTick>
 8009712:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	330c      	adds	r3, #12
 800971a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800971c:	4b3d      	ldr	r3, [pc, #244]	@ (8009814 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	4613      	mov	r3, r2
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	4413      	add	r3, r2
 8009726:	00da      	lsls	r2, r3, #3
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	0d1b      	lsrs	r3, r3, #20
 800972c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800972e:	fb02 f303 	mul.w	r3, r2, r3
 8009732:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009734:	e060      	b.n	80097f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800973c:	d107      	bne.n	800974e <SPI_WaitFifoStateUntilTimeout+0x62>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d104      	bne.n	800974e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	b2db      	uxtb	r3, r3
 800974a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800974c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009754:	d050      	beq.n	80097f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009756:	f7f8 fe09 	bl	800236c <HAL_GetTick>
 800975a:	4602      	mov	r2, r0
 800975c:	6a3b      	ldr	r3, [r7, #32]
 800975e:	1ad3      	subs	r3, r2, r3
 8009760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009762:	429a      	cmp	r2, r3
 8009764:	d902      	bls.n	800976c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009768:	2b00      	cmp	r3, #0
 800976a:	d13d      	bne.n	80097e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	685a      	ldr	r2, [r3, #4]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800977a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009784:	d111      	bne.n	80097aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800978e:	d004      	beq.n	800979a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009798:	d107      	bne.n	80097aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097b2:	d10f      	bne.n	80097d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097c2:	601a      	str	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80097d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e010      	b.n	800980a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d101      	bne.n	80097f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	3b01      	subs	r3, #1
 80097f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	689a      	ldr	r2, [r3, #8]
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	4013      	ands	r3, r2
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	429a      	cmp	r2, r3
 8009806:	d196      	bne.n	8009736 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3728      	adds	r7, #40	@ 0x28
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	20000000 	.word	0x20000000

08009818 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af02      	add	r7, sp, #8
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2200      	movs	r2, #0
 800982c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f7ff ff5b 	bl	80096ec <SPI_WaitFifoStateUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009840:	f043 0220 	orr.w	r2, r3, #32
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e027      	b.n	800989c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2200      	movs	r2, #0
 8009854:	2180      	movs	r1, #128	@ 0x80
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f7ff fec0 	bl	80095dc <SPI_WaitFlagStateUntilTimeout>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d007      	beq.n	8009872 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009866:	f043 0220 	orr.w	r2, r3, #32
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800986e:	2303      	movs	r3, #3
 8009870:	e014      	b.n	800989c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	2200      	movs	r2, #0
 800987a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f7ff ff34 	bl	80096ec <SPI_WaitFifoStateUntilTimeout>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d007      	beq.n	800989a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800988e:	f043 0220 	orr.w	r2, r3, #32
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009896:	2303      	movs	r3, #3
 8009898:	e000      	b.n	800989c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e042      	b.n	800993c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d106      	bne.n	80098ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f7f8 fa1f 	bl	8001d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2224      	movs	r2, #36	@ 0x24
 80098d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	681a      	ldr	r2, [r3, #0]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f022 0201 	bic.w	r2, r2, #1
 80098e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d002      	beq.n	80098f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 fb82 	bl	8009ff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f8b3 	bl	8009a60 <UART_SetConfig>
 80098fa:	4603      	mov	r3, r0
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d101      	bne.n	8009904 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009900:	2301      	movs	r3, #1
 8009902:	e01b      	b.n	800993c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	685a      	ldr	r2, [r3, #4]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009912:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	689a      	ldr	r2, [r3, #8]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009922:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f042 0201 	orr.w	r2, r2, #1
 8009932:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 fc01 	bl	800a13c <UART_CheckIdleState>
 800993a:	4603      	mov	r3, r0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3708      	adds	r7, #8
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b08a      	sub	sp, #40	@ 0x28
 8009948:	af02      	add	r7, sp, #8
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	603b      	str	r3, [r7, #0]
 8009950:	4613      	mov	r3, r2
 8009952:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800995a:	2b20      	cmp	r3, #32
 800995c:	d17b      	bne.n	8009a56 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d002      	beq.n	800996a <HAL_UART_Transmit+0x26>
 8009964:	88fb      	ldrh	r3, [r7, #6]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e074      	b.n	8009a58 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2200      	movs	r2, #0
 8009972:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2221      	movs	r2, #33	@ 0x21
 800997a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800997e:	f7f8 fcf5 	bl	800236c <HAL_GetTick>
 8009982:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	88fa      	ldrh	r2, [r7, #6]
 8009988:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	88fa      	ldrh	r2, [r7, #6]
 8009990:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800999c:	d108      	bne.n	80099b0 <HAL_UART_Transmit+0x6c>
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d104      	bne.n	80099b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80099a6:	2300      	movs	r3, #0
 80099a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	61bb      	str	r3, [r7, #24]
 80099ae:	e003      	b.n	80099b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80099b4:	2300      	movs	r3, #0
 80099b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80099b8:	e030      	b.n	8009a1c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	2200      	movs	r2, #0
 80099c2:	2180      	movs	r1, #128	@ 0x80
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 fc63 	bl	800a290 <UART_WaitOnFlagUntilTimeout>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d005      	beq.n	80099dc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2220      	movs	r2, #32
 80099d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e03d      	b.n	8009a58 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80099dc:	69fb      	ldr	r3, [r7, #28]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	881b      	ldrh	r3, [r3, #0]
 80099e6:	461a      	mov	r2, r3
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80099f2:	69bb      	ldr	r3, [r7, #24]
 80099f4:	3302      	adds	r3, #2
 80099f6:	61bb      	str	r3, [r7, #24]
 80099f8:	e007      	b.n	8009a0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	781a      	ldrb	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	3301      	adds	r3, #1
 8009a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	3b01      	subs	r3, #1
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1c8      	bne.n	80099ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2140      	movs	r1, #64	@ 0x40
 8009a32:	68f8      	ldr	r0, [r7, #12]
 8009a34:	f000 fc2c 	bl	800a290 <UART_WaitOnFlagUntilTimeout>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d005      	beq.n	8009a4a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e006      	b.n	8009a58 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2220      	movs	r2, #32
 8009a4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	e000      	b.n	8009a58 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009a56:	2302      	movs	r3, #2
  }
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3720      	adds	r7, #32
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a64:	b08c      	sub	sp, #48	@ 0x30
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	689a      	ldr	r2, [r3, #8]
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	431a      	orrs	r2, r3
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	431a      	orrs	r2, r3
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	69db      	ldr	r3, [r3, #28]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	4bab      	ldr	r3, [pc, #684]	@ (8009d3c <UART_SetConfig+0x2dc>)
 8009a90:	4013      	ands	r3, r2
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	6812      	ldr	r2, [r2, #0]
 8009a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a98:	430b      	orrs	r3, r1
 8009a9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	68da      	ldr	r2, [r3, #12]
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	430a      	orrs	r2, r1
 8009ab0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	699b      	ldr	r3, [r3, #24]
 8009ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4aa0      	ldr	r2, [pc, #640]	@ (8009d40 <UART_SetConfig+0x2e0>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d004      	beq.n	8009acc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	6a1b      	ldr	r3, [r3, #32]
 8009ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009ad6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009ada:	697a      	ldr	r2, [r7, #20]
 8009adc:	6812      	ldr	r2, [r2, #0]
 8009ade:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ae0:	430b      	orrs	r3, r1
 8009ae2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aea:	f023 010f 	bic.w	r1, r3, #15
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a91      	ldr	r2, [pc, #580]	@ (8009d44 <UART_SetConfig+0x2e4>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d125      	bne.n	8009b50 <UART_SetConfig+0xf0>
 8009b04:	4b90      	ldr	r3, [pc, #576]	@ (8009d48 <UART_SetConfig+0x2e8>)
 8009b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b0a:	f003 0303 	and.w	r3, r3, #3
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d81a      	bhi.n	8009b48 <UART_SetConfig+0xe8>
 8009b12:	a201      	add	r2, pc, #4	@ (adr r2, 8009b18 <UART_SetConfig+0xb8>)
 8009b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b18:	08009b29 	.word	0x08009b29
 8009b1c:	08009b39 	.word	0x08009b39
 8009b20:	08009b31 	.word	0x08009b31
 8009b24:	08009b41 	.word	0x08009b41
 8009b28:	2301      	movs	r3, #1
 8009b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b2e:	e0d6      	b.n	8009cde <UART_SetConfig+0x27e>
 8009b30:	2302      	movs	r3, #2
 8009b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b36:	e0d2      	b.n	8009cde <UART_SetConfig+0x27e>
 8009b38:	2304      	movs	r3, #4
 8009b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b3e:	e0ce      	b.n	8009cde <UART_SetConfig+0x27e>
 8009b40:	2308      	movs	r3, #8
 8009b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b46:	e0ca      	b.n	8009cde <UART_SetConfig+0x27e>
 8009b48:	2310      	movs	r3, #16
 8009b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b4e:	e0c6      	b.n	8009cde <UART_SetConfig+0x27e>
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a7d      	ldr	r2, [pc, #500]	@ (8009d4c <UART_SetConfig+0x2ec>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d138      	bne.n	8009bcc <UART_SetConfig+0x16c>
 8009b5a:	4b7b      	ldr	r3, [pc, #492]	@ (8009d48 <UART_SetConfig+0x2e8>)
 8009b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b60:	f003 030c 	and.w	r3, r3, #12
 8009b64:	2b0c      	cmp	r3, #12
 8009b66:	d82d      	bhi.n	8009bc4 <UART_SetConfig+0x164>
 8009b68:	a201      	add	r2, pc, #4	@ (adr r2, 8009b70 <UART_SetConfig+0x110>)
 8009b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b6e:	bf00      	nop
 8009b70:	08009ba5 	.word	0x08009ba5
 8009b74:	08009bc5 	.word	0x08009bc5
 8009b78:	08009bc5 	.word	0x08009bc5
 8009b7c:	08009bc5 	.word	0x08009bc5
 8009b80:	08009bb5 	.word	0x08009bb5
 8009b84:	08009bc5 	.word	0x08009bc5
 8009b88:	08009bc5 	.word	0x08009bc5
 8009b8c:	08009bc5 	.word	0x08009bc5
 8009b90:	08009bad 	.word	0x08009bad
 8009b94:	08009bc5 	.word	0x08009bc5
 8009b98:	08009bc5 	.word	0x08009bc5
 8009b9c:	08009bc5 	.word	0x08009bc5
 8009ba0:	08009bbd 	.word	0x08009bbd
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009baa:	e098      	b.n	8009cde <UART_SetConfig+0x27e>
 8009bac:	2302      	movs	r3, #2
 8009bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bb2:	e094      	b.n	8009cde <UART_SetConfig+0x27e>
 8009bb4:	2304      	movs	r3, #4
 8009bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bba:	e090      	b.n	8009cde <UART_SetConfig+0x27e>
 8009bbc:	2308      	movs	r3, #8
 8009bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc2:	e08c      	b.n	8009cde <UART_SetConfig+0x27e>
 8009bc4:	2310      	movs	r3, #16
 8009bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bca:	e088      	b.n	8009cde <UART_SetConfig+0x27e>
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a5f      	ldr	r2, [pc, #380]	@ (8009d50 <UART_SetConfig+0x2f0>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d125      	bne.n	8009c22 <UART_SetConfig+0x1c2>
 8009bd6:	4b5c      	ldr	r3, [pc, #368]	@ (8009d48 <UART_SetConfig+0x2e8>)
 8009bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bdc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009be0:	2b30      	cmp	r3, #48	@ 0x30
 8009be2:	d016      	beq.n	8009c12 <UART_SetConfig+0x1b2>
 8009be4:	2b30      	cmp	r3, #48	@ 0x30
 8009be6:	d818      	bhi.n	8009c1a <UART_SetConfig+0x1ba>
 8009be8:	2b20      	cmp	r3, #32
 8009bea:	d00a      	beq.n	8009c02 <UART_SetConfig+0x1a2>
 8009bec:	2b20      	cmp	r3, #32
 8009bee:	d814      	bhi.n	8009c1a <UART_SetConfig+0x1ba>
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d002      	beq.n	8009bfa <UART_SetConfig+0x19a>
 8009bf4:	2b10      	cmp	r3, #16
 8009bf6:	d008      	beq.n	8009c0a <UART_SetConfig+0x1aa>
 8009bf8:	e00f      	b.n	8009c1a <UART_SetConfig+0x1ba>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c00:	e06d      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c02:	2302      	movs	r3, #2
 8009c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c08:	e069      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c0a:	2304      	movs	r3, #4
 8009c0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c10:	e065      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c12:	2308      	movs	r3, #8
 8009c14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c18:	e061      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c1a:	2310      	movs	r3, #16
 8009c1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c20:	e05d      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4a4b      	ldr	r2, [pc, #300]	@ (8009d54 <UART_SetConfig+0x2f4>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d125      	bne.n	8009c78 <UART_SetConfig+0x218>
 8009c2c:	4b46      	ldr	r3, [pc, #280]	@ (8009d48 <UART_SetConfig+0x2e8>)
 8009c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009c36:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c38:	d016      	beq.n	8009c68 <UART_SetConfig+0x208>
 8009c3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c3c:	d818      	bhi.n	8009c70 <UART_SetConfig+0x210>
 8009c3e:	2b80      	cmp	r3, #128	@ 0x80
 8009c40:	d00a      	beq.n	8009c58 <UART_SetConfig+0x1f8>
 8009c42:	2b80      	cmp	r3, #128	@ 0x80
 8009c44:	d814      	bhi.n	8009c70 <UART_SetConfig+0x210>
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d002      	beq.n	8009c50 <UART_SetConfig+0x1f0>
 8009c4a:	2b40      	cmp	r3, #64	@ 0x40
 8009c4c:	d008      	beq.n	8009c60 <UART_SetConfig+0x200>
 8009c4e:	e00f      	b.n	8009c70 <UART_SetConfig+0x210>
 8009c50:	2300      	movs	r3, #0
 8009c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c56:	e042      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c58:	2302      	movs	r3, #2
 8009c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c5e:	e03e      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c60:	2304      	movs	r3, #4
 8009c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c66:	e03a      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c68:	2308      	movs	r3, #8
 8009c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c6e:	e036      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c70:	2310      	movs	r3, #16
 8009c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c76:	e032      	b.n	8009cde <UART_SetConfig+0x27e>
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a30      	ldr	r2, [pc, #192]	@ (8009d40 <UART_SetConfig+0x2e0>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d12a      	bne.n	8009cd8 <UART_SetConfig+0x278>
 8009c82:	4b31      	ldr	r3, [pc, #196]	@ (8009d48 <UART_SetConfig+0x2e8>)
 8009c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c90:	d01a      	beq.n	8009cc8 <UART_SetConfig+0x268>
 8009c92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c96:	d81b      	bhi.n	8009cd0 <UART_SetConfig+0x270>
 8009c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c9c:	d00c      	beq.n	8009cb8 <UART_SetConfig+0x258>
 8009c9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ca2:	d815      	bhi.n	8009cd0 <UART_SetConfig+0x270>
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d003      	beq.n	8009cb0 <UART_SetConfig+0x250>
 8009ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cac:	d008      	beq.n	8009cc0 <UART_SetConfig+0x260>
 8009cae:	e00f      	b.n	8009cd0 <UART_SetConfig+0x270>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cb6:	e012      	b.n	8009cde <UART_SetConfig+0x27e>
 8009cb8:	2302      	movs	r3, #2
 8009cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cbe:	e00e      	b.n	8009cde <UART_SetConfig+0x27e>
 8009cc0:	2304      	movs	r3, #4
 8009cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cc6:	e00a      	b.n	8009cde <UART_SetConfig+0x27e>
 8009cc8:	2308      	movs	r3, #8
 8009cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cce:	e006      	b.n	8009cde <UART_SetConfig+0x27e>
 8009cd0:	2310      	movs	r3, #16
 8009cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cd6:	e002      	b.n	8009cde <UART_SetConfig+0x27e>
 8009cd8:	2310      	movs	r3, #16
 8009cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a17      	ldr	r2, [pc, #92]	@ (8009d40 <UART_SetConfig+0x2e0>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	f040 80a8 	bne.w	8009e3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cee:	2b08      	cmp	r3, #8
 8009cf0:	d834      	bhi.n	8009d5c <UART_SetConfig+0x2fc>
 8009cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8009cf8 <UART_SetConfig+0x298>)
 8009cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cf8:	08009d1d 	.word	0x08009d1d
 8009cfc:	08009d5d 	.word	0x08009d5d
 8009d00:	08009d25 	.word	0x08009d25
 8009d04:	08009d5d 	.word	0x08009d5d
 8009d08:	08009d2b 	.word	0x08009d2b
 8009d0c:	08009d5d 	.word	0x08009d5d
 8009d10:	08009d5d 	.word	0x08009d5d
 8009d14:	08009d5d 	.word	0x08009d5d
 8009d18:	08009d33 	.word	0x08009d33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d1c:	f7fe fea2 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 8009d20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d22:	e021      	b.n	8009d68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d24:	4b0c      	ldr	r3, [pc, #48]	@ (8009d58 <UART_SetConfig+0x2f8>)
 8009d26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d28:	e01e      	b.n	8009d68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d2a:	f7fe fe2d 	bl	8008988 <HAL_RCC_GetSysClockFreq>
 8009d2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d30:	e01a      	b.n	8009d68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d38:	e016      	b.n	8009d68 <UART_SetConfig+0x308>
 8009d3a:	bf00      	nop
 8009d3c:	cfff69f3 	.word	0xcfff69f3
 8009d40:	40008000 	.word	0x40008000
 8009d44:	40013800 	.word	0x40013800
 8009d48:	40021000 	.word	0x40021000
 8009d4c:	40004400 	.word	0x40004400
 8009d50:	40004800 	.word	0x40004800
 8009d54:	40004c00 	.word	0x40004c00
 8009d58:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	f000 812a 	beq.w	8009fc4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d74:	4a9e      	ldr	r2, [pc, #632]	@ (8009ff0 <UART_SetConfig+0x590>)
 8009d76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d7a:	461a      	mov	r2, r3
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d82:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	685a      	ldr	r2, [r3, #4]
 8009d88:	4613      	mov	r3, r2
 8009d8a:	005b      	lsls	r3, r3, #1
 8009d8c:	4413      	add	r3, r2
 8009d8e:	69ba      	ldr	r2, [r7, #24]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d305      	bcc.n	8009da0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d9a:	69ba      	ldr	r2, [r7, #24]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d903      	bls.n	8009da8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009da6:	e10d      	b.n	8009fc4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009daa:	2200      	movs	r2, #0
 8009dac:	60bb      	str	r3, [r7, #8]
 8009dae:	60fa      	str	r2, [r7, #12]
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db4:	4a8e      	ldr	r2, [pc, #568]	@ (8009ff0 <UART_SetConfig+0x590>)
 8009db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	603b      	str	r3, [r7, #0]
 8009dc0:	607a      	str	r2, [r7, #4]
 8009dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009dca:	f7f6 fa79 	bl	80002c0 <__aeabi_uldivmod>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	4610      	mov	r0, r2
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	f04f 0200 	mov.w	r2, #0
 8009dda:	f04f 0300 	mov.w	r3, #0
 8009dde:	020b      	lsls	r3, r1, #8
 8009de0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009de4:	0202      	lsls	r2, r0, #8
 8009de6:	6979      	ldr	r1, [r7, #20]
 8009de8:	6849      	ldr	r1, [r1, #4]
 8009dea:	0849      	lsrs	r1, r1, #1
 8009dec:	2000      	movs	r0, #0
 8009dee:	460c      	mov	r4, r1
 8009df0:	4605      	mov	r5, r0
 8009df2:	eb12 0804 	adds.w	r8, r2, r4
 8009df6:	eb43 0905 	adc.w	r9, r3, r5
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	469a      	mov	sl, r3
 8009e02:	4693      	mov	fp, r2
 8009e04:	4652      	mov	r2, sl
 8009e06:	465b      	mov	r3, fp
 8009e08:	4640      	mov	r0, r8
 8009e0a:	4649      	mov	r1, r9
 8009e0c:	f7f6 fa58 	bl	80002c0 <__aeabi_uldivmod>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	4613      	mov	r3, r2
 8009e16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e1e:	d308      	bcc.n	8009e32 <UART_SetConfig+0x3d2>
 8009e20:	6a3b      	ldr	r3, [r7, #32]
 8009e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e26:	d204      	bcs.n	8009e32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	6a3a      	ldr	r2, [r7, #32]
 8009e2e:	60da      	str	r2, [r3, #12]
 8009e30:	e0c8      	b.n	8009fc4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e38:	e0c4      	b.n	8009fc4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	69db      	ldr	r3, [r3, #28]
 8009e3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e42:	d167      	bne.n	8009f14 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009e44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e48:	2b08      	cmp	r3, #8
 8009e4a:	d828      	bhi.n	8009e9e <UART_SetConfig+0x43e>
 8009e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e54 <UART_SetConfig+0x3f4>)
 8009e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e52:	bf00      	nop
 8009e54:	08009e79 	.word	0x08009e79
 8009e58:	08009e81 	.word	0x08009e81
 8009e5c:	08009e89 	.word	0x08009e89
 8009e60:	08009e9f 	.word	0x08009e9f
 8009e64:	08009e8f 	.word	0x08009e8f
 8009e68:	08009e9f 	.word	0x08009e9f
 8009e6c:	08009e9f 	.word	0x08009e9f
 8009e70:	08009e9f 	.word	0x08009e9f
 8009e74:	08009e97 	.word	0x08009e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e78:	f7fe fdf4 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 8009e7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e7e:	e014      	b.n	8009eaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e80:	f7fe fe06 	bl	8008a90 <HAL_RCC_GetPCLK2Freq>
 8009e84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e86:	e010      	b.n	8009eaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e88:	4b5a      	ldr	r3, [pc, #360]	@ (8009ff4 <UART_SetConfig+0x594>)
 8009e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e8c:	e00d      	b.n	8009eaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e8e:	f7fe fd7b 	bl	8008988 <HAL_RCC_GetSysClockFreq>
 8009e92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e94:	e009      	b.n	8009eaa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e9c:	e005      	b.n	8009eaa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009ea8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 8089 	beq.w	8009fc4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eb6:	4a4e      	ldr	r2, [pc, #312]	@ (8009ff0 <UART_SetConfig+0x590>)
 8009eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ec4:	005a      	lsls	r2, r3, #1
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	085b      	lsrs	r3, r3, #1
 8009ecc:	441a      	add	r2, r3
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ed6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ed8:	6a3b      	ldr	r3, [r7, #32]
 8009eda:	2b0f      	cmp	r3, #15
 8009edc:	d916      	bls.n	8009f0c <UART_SetConfig+0x4ac>
 8009ede:	6a3b      	ldr	r3, [r7, #32]
 8009ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ee4:	d212      	bcs.n	8009f0c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	f023 030f 	bic.w	r3, r3, #15
 8009eee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	085b      	lsrs	r3, r3, #1
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	f003 0307 	and.w	r3, r3, #7
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	8bfb      	ldrh	r3, [r7, #30]
 8009efe:	4313      	orrs	r3, r2
 8009f00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	8bfa      	ldrh	r2, [r7, #30]
 8009f08:	60da      	str	r2, [r3, #12]
 8009f0a:	e05b      	b.n	8009fc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f12:	e057      	b.n	8009fc4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f18:	2b08      	cmp	r3, #8
 8009f1a:	d828      	bhi.n	8009f6e <UART_SetConfig+0x50e>
 8009f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f24 <UART_SetConfig+0x4c4>)
 8009f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f22:	bf00      	nop
 8009f24:	08009f49 	.word	0x08009f49
 8009f28:	08009f51 	.word	0x08009f51
 8009f2c:	08009f59 	.word	0x08009f59
 8009f30:	08009f6f 	.word	0x08009f6f
 8009f34:	08009f5f 	.word	0x08009f5f
 8009f38:	08009f6f 	.word	0x08009f6f
 8009f3c:	08009f6f 	.word	0x08009f6f
 8009f40:	08009f6f 	.word	0x08009f6f
 8009f44:	08009f67 	.word	0x08009f67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f48:	f7fe fd8c 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 8009f4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f4e:	e014      	b.n	8009f7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f50:	f7fe fd9e 	bl	8008a90 <HAL_RCC_GetPCLK2Freq>
 8009f54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f56:	e010      	b.n	8009f7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f58:	4b26      	ldr	r3, [pc, #152]	@ (8009ff4 <UART_SetConfig+0x594>)
 8009f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f5c:	e00d      	b.n	8009f7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f5e:	f7fe fd13 	bl	8008988 <HAL_RCC_GetSysClockFreq>
 8009f62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f64:	e009      	b.n	8009f7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f6c:	e005      	b.n	8009f7a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f72:	2301      	movs	r3, #1
 8009f74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f78:	bf00      	nop
    }

    if (pclk != 0U)
 8009f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d021      	beq.n	8009fc4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f84:	4a1a      	ldr	r2, [pc, #104]	@ (8009ff0 <UART_SetConfig+0x590>)
 8009f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	085b      	lsrs	r3, r3, #1
 8009f98:	441a      	add	r2, r3
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fa2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fa4:	6a3b      	ldr	r3, [r7, #32]
 8009fa6:	2b0f      	cmp	r3, #15
 8009fa8:	d909      	bls.n	8009fbe <UART_SetConfig+0x55e>
 8009faa:	6a3b      	ldr	r3, [r7, #32]
 8009fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fb0:	d205      	bcs.n	8009fbe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fb2:	6a3b      	ldr	r3, [r7, #32]
 8009fb4:	b29a      	uxth	r2, r3
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	60da      	str	r2, [r3, #12]
 8009fbc:	e002      	b.n	8009fc4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009fe0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3730      	adds	r7, #48	@ 0x30
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009fee:	bf00      	nop
 8009ff0:	0800f5d0 	.word	0x0800f5d0
 8009ff4:	00f42400 	.word	0x00f42400

08009ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a004:	f003 0308 	and.w	r3, r3, #8
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00a      	beq.n	800a022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a026:	f003 0301 	and.w	r3, r3, #1
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00a      	beq.n	800a044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	430a      	orrs	r2, r1
 800a042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a048:	f003 0302 	and.w	r3, r3, #2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00a      	beq.n	800a066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06a:	f003 0304 	and.w	r3, r3, #4
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00a      	beq.n	800a088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a08c:	f003 0310 	and.w	r3, r3, #16
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00a      	beq.n	800a0aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	430a      	orrs	r2, r1
 800a0a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ae:	f003 0320 	and.w	r3, r3, #32
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d00a      	beq.n	800a0cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	430a      	orrs	r2, r1
 800a0ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d01a      	beq.n	800a10e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	430a      	orrs	r2, r1
 800a0ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0f6:	d10a      	bne.n	800a10e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	430a      	orrs	r2, r1
 800a10c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a116:	2b00      	cmp	r3, #0
 800a118:	d00a      	beq.n	800a130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	430a      	orrs	r2, r1
 800a12e:	605a      	str	r2, [r3, #4]
  }
}
 800a130:	bf00      	nop
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b098      	sub	sp, #96	@ 0x60
 800a140:	af02      	add	r7, sp, #8
 800a142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a14c:	f7f8 f90e 	bl	800236c <HAL_GetTick>
 800a150:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0308 	and.w	r3, r3, #8
 800a15c:	2b08      	cmp	r3, #8
 800a15e:	d12f      	bne.n	800a1c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a160:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a168:	2200      	movs	r2, #0
 800a16a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 f88e 	bl	800a290 <UART_WaitOnFlagUntilTimeout>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d022      	beq.n	800a1c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a182:	e853 3f00 	ldrex	r3, [r3]
 800a186:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a18e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	461a      	mov	r2, r3
 800a196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a198:	647b      	str	r3, [r7, #68]	@ 0x44
 800a19a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a19e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1a0:	e841 2300 	strex	r3, r2, [r1]
 800a1a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d1e6      	bne.n	800a17a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2220      	movs	r2, #32
 800a1b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e063      	b.n	800a288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0304 	and.w	r3, r3, #4
 800a1ca:	2b04      	cmp	r3, #4
 800a1cc:	d149      	bne.n	800a262 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 f857 	bl	800a290 <UART_WaitOnFlagUntilTimeout>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d03c      	beq.n	800a262 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f0:	e853 3f00 	ldrex	r3, [r3]
 800a1f4:	623b      	str	r3, [r7, #32]
   return(result);
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	461a      	mov	r2, r3
 800a204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a206:	633b      	str	r3, [r7, #48]	@ 0x30
 800a208:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a20a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a20c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a20e:	e841 2300 	strex	r3, r2, [r1]
 800a212:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1e6      	bne.n	800a1e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	3308      	adds	r3, #8
 800a220:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	60fb      	str	r3, [r7, #12]
   return(result);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f023 0301 	bic.w	r3, r3, #1
 800a230:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	3308      	adds	r3, #8
 800a238:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a23a:	61fa      	str	r2, [r7, #28]
 800a23c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23e:	69b9      	ldr	r1, [r7, #24]
 800a240:	69fa      	ldr	r2, [r7, #28]
 800a242:	e841 2300 	strex	r3, r2, [r1]
 800a246:	617b      	str	r3, [r7, #20]
   return(result);
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1e5      	bne.n	800a21a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2220      	movs	r2, #32
 800a252:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a25e:	2303      	movs	r3, #3
 800a260:	e012      	b.n	800a288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2220      	movs	r2, #32
 800a266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2220      	movs	r2, #32
 800a26e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a286:	2300      	movs	r3, #0
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3758      	adds	r7, #88	@ 0x58
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	60f8      	str	r0, [r7, #12]
 800a298:	60b9      	str	r1, [r7, #8]
 800a29a:	603b      	str	r3, [r7, #0]
 800a29c:	4613      	mov	r3, r2
 800a29e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2a0:	e04f      	b.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2a2:	69bb      	ldr	r3, [r7, #24]
 800a2a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a8:	d04b      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2aa:	f7f8 f85f 	bl	800236c <HAL_GetTick>
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	1ad3      	subs	r3, r2, r3
 800a2b4:	69ba      	ldr	r2, [r7, #24]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d302      	bcc.n	800a2c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d101      	bne.n	800a2c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e04e      	b.n	800a362 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f003 0304 	and.w	r3, r3, #4
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d037      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	2b80      	cmp	r3, #128	@ 0x80
 800a2d6:	d034      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	2b40      	cmp	r3, #64	@ 0x40
 800a2dc:	d031      	beq.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	69db      	ldr	r3, [r3, #28]
 800a2e4:	f003 0308 	and.w	r3, r3, #8
 800a2e8:	2b08      	cmp	r3, #8
 800a2ea:	d110      	bne.n	800a30e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2208      	movs	r2, #8
 800a2f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2f4:	68f8      	ldr	r0, [r7, #12]
 800a2f6:	f000 f838 	bl	800a36a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2208      	movs	r2, #8
 800a2fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a30a:	2301      	movs	r3, #1
 800a30c:	e029      	b.n	800a362 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	69db      	ldr	r3, [r3, #28]
 800a314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a31c:	d111      	bne.n	800a342 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a326:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a328:	68f8      	ldr	r0, [r7, #12]
 800a32a:	f000 f81e 	bl	800a36a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2220      	movs	r2, #32
 800a332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a33e:	2303      	movs	r3, #3
 800a340:	e00f      	b.n	800a362 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	69da      	ldr	r2, [r3, #28]
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	4013      	ands	r3, r2
 800a34c:	68ba      	ldr	r2, [r7, #8]
 800a34e:	429a      	cmp	r2, r3
 800a350:	bf0c      	ite	eq
 800a352:	2301      	moveq	r3, #1
 800a354:	2300      	movne	r3, #0
 800a356:	b2db      	uxtb	r3, r3
 800a358:	461a      	mov	r2, r3
 800a35a:	79fb      	ldrb	r3, [r7, #7]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d0a0      	beq.n	800a2a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a360:	2300      	movs	r3, #0
}
 800a362:	4618      	mov	r0, r3
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a36a:	b480      	push	{r7}
 800a36c:	b095      	sub	sp, #84	@ 0x54
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a37a:	e853 3f00 	ldrex	r3, [r3]
 800a37e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	461a      	mov	r2, r3
 800a38e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a390:	643b      	str	r3, [r7, #64]	@ 0x40
 800a392:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a398:	e841 2300 	strex	r3, r2, [r1]
 800a39c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1e6      	bne.n	800a372 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3308      	adds	r3, #8
 800a3aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ac:	6a3b      	ldr	r3, [r7, #32]
 800a3ae:	e853 3f00 	ldrex	r3, [r3]
 800a3b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3ba:	f023 0301 	bic.w	r3, r3, #1
 800a3be:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	3308      	adds	r3, #8
 800a3c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3d0:	e841 2300 	strex	r3, r2, [r1]
 800a3d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d1e3      	bne.n	800a3a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d118      	bne.n	800a416 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	e853 3f00 	ldrex	r3, [r3]
 800a3f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	f023 0310 	bic.w	r3, r3, #16
 800a3f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	461a      	mov	r2, r3
 800a400:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a402:	61bb      	str	r3, [r7, #24]
 800a404:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a406:	6979      	ldr	r1, [r7, #20]
 800a408:	69ba      	ldr	r2, [r7, #24]
 800a40a:	e841 2300 	strex	r3, r2, [r1]
 800a40e:	613b      	str	r3, [r7, #16]
   return(result);
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1e6      	bne.n	800a3e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2220      	movs	r2, #32
 800a41a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2200      	movs	r2, #0
 800a428:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a42a:	bf00      	nop
 800a42c:	3754      	adds	r7, #84	@ 0x54
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr

0800a436 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a436:	b480      	push	{r7}
 800a438:	b085      	sub	sp, #20
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a444:	2b01      	cmp	r3, #1
 800a446:	d101      	bne.n	800a44c <HAL_UARTEx_DisableFifoMode+0x16>
 800a448:	2302      	movs	r3, #2
 800a44a:	e027      	b.n	800a49c <HAL_UARTEx_DisableFifoMode+0x66>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2201      	movs	r2, #1
 800a450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2224      	movs	r2, #36	@ 0x24
 800a458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f022 0201 	bic.w	r2, r2, #1
 800a472:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a47a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2220      	movs	r2, #32
 800a48e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	d101      	bne.n	800a4c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a4bc:	2302      	movs	r3, #2
 800a4be:	e02d      	b.n	800a51c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2224      	movs	r2, #36	@ 0x24
 800a4cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f022 0201 	bic.w	r2, r2, #1
 800a4e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	683a      	ldr	r2, [r7, #0]
 800a4f8:	430a      	orrs	r2, r1
 800a4fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 f84f 	bl	800a5a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	68fa      	ldr	r2, [r7, #12]
 800a508:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2220      	movs	r2, #32
 800a50e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2200      	movs	r2, #0
 800a516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3710      	adds	r7, #16
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a534:	2b01      	cmp	r3, #1
 800a536:	d101      	bne.n	800a53c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a538:	2302      	movs	r3, #2
 800a53a:	e02d      	b.n	800a598 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2224      	movs	r2, #36	@ 0x24
 800a548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f022 0201 	bic.w	r2, r2, #1
 800a562:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	430a      	orrs	r2, r1
 800a576:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f811 	bl	800a5a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2220      	movs	r2, #32
 800a58a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a596:	2300      	movs	r3, #0
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3710      	adds	r7, #16
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}

0800a5a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d108      	bne.n	800a5c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a5c0:	e031      	b.n	800a626 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a5c2:	2308      	movs	r3, #8
 800a5c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a5c6:	2308      	movs	r3, #8
 800a5c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	0e5b      	lsrs	r3, r3, #25
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	f003 0307 	and.w	r3, r3, #7
 800a5d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	0f5b      	lsrs	r3, r3, #29
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	f003 0307 	and.w	r3, r3, #7
 800a5e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5ea:	7bbb      	ldrb	r3, [r7, #14]
 800a5ec:	7b3a      	ldrb	r2, [r7, #12]
 800a5ee:	4911      	ldr	r1, [pc, #68]	@ (800a634 <UARTEx_SetNbDataToProcess+0x94>)
 800a5f0:	5c8a      	ldrb	r2, [r1, r2]
 800a5f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a5f6:	7b3a      	ldrb	r2, [r7, #12]
 800a5f8:	490f      	ldr	r1, [pc, #60]	@ (800a638 <UARTEx_SetNbDataToProcess+0x98>)
 800a5fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a600:	b29a      	uxth	r2, r3
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a608:	7bfb      	ldrb	r3, [r7, #15]
 800a60a:	7b7a      	ldrb	r2, [r7, #13]
 800a60c:	4909      	ldr	r1, [pc, #36]	@ (800a634 <UARTEx_SetNbDataToProcess+0x94>)
 800a60e:	5c8a      	ldrb	r2, [r1, r2]
 800a610:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a614:	7b7a      	ldrb	r2, [r7, #13]
 800a616:	4908      	ldr	r1, [pc, #32]	@ (800a638 <UARTEx_SetNbDataToProcess+0x98>)
 800a618:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a61a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a61e:	b29a      	uxth	r2, r3
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a626:	bf00      	nop
 800a628:	3714      	adds	r7, #20
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr
 800a632:	bf00      	nop
 800a634:	0800f5e8 	.word	0x0800f5e8
 800a638:	0800f5f0 	.word	0x0800f5f0

0800a63c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b085      	sub	sp, #20
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a64c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a650:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	b29a      	uxth	r2, r3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3714      	adds	r7, #20
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr

0800a66a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a66a:	b480      	push	{r7}
 800a66c:	b085      	sub	sp, #20
 800a66e:	af00      	add	r7, sp, #0
 800a670:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a672:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a676:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a67e:	b29a      	uxth	r2, r3
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	b29b      	uxth	r3, r3
 800a684:	43db      	mvns	r3, r3
 800a686:	b29b      	uxth	r3, r3
 800a688:	4013      	ands	r3, r2
 800a68a:	b29a      	uxth	r2, r3
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a692:	2300      	movs	r3, #0
}
 800a694:	4618      	mov	r0, r3
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	60f8      	str	r0, [r7, #12]
 800a6a8:	1d3b      	adds	r3, r7, #4
 800a6aa:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b0a7      	sub	sp, #156	@ 0x9c
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	4413      	add	r3, r2
 800a6f6:	881b      	ldrh	r3, [r3, #0]
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a6fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a702:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	78db      	ldrb	r3, [r3, #3]
 800a70a:	2b03      	cmp	r3, #3
 800a70c:	d81f      	bhi.n	800a74e <USB_ActivateEndpoint+0x72>
 800a70e:	a201      	add	r2, pc, #4	@ (adr r2, 800a714 <USB_ActivateEndpoint+0x38>)
 800a710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a714:	0800a725 	.word	0x0800a725
 800a718:	0800a741 	.word	0x0800a741
 800a71c:	0800a757 	.word	0x0800a757
 800a720:	0800a733 	.word	0x0800a733
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a724:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a728:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a72c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a730:	e012      	b.n	800a758 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a732:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a736:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a73a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a73e:	e00b      	b.n	800a758 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a740:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a744:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a748:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a74c:	e004      	b.n	800a758 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a74e:	2301      	movs	r3, #1
 800a750:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a754:	e000      	b.n	800a758 <USB_ActivateEndpoint+0x7c>
      break;
 800a756:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	441a      	add	r2, r3
 800a762:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a766:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a76a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a76e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a776:	b29b      	uxth	r3, r3
 800a778:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	881b      	ldrh	r3, [r3, #0]
 800a786:	b29b      	uxth	r3, r3
 800a788:	b21b      	sxth	r3, r3
 800a78a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a78e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a792:	b21a      	sxth	r2, r3
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	b21b      	sxth	r3, r3
 800a79a:	4313      	orrs	r3, r2
 800a79c:	b21b      	sxth	r3, r3
 800a79e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a7a2:	687a      	ldr	r2, [r7, #4]
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	441a      	add	r2, r3
 800a7ac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a7b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	7b1b      	ldrb	r3, [r3, #12]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f040 8180 	bne.w	800aace <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	785b      	ldrb	r3, [r3, #1]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f000 8084 	beq.w	800a8e0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	61bb      	str	r3, [r7, #24]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	69bb      	ldr	r3, [r7, #24]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	61bb      	str	r3, [r7, #24]
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	00da      	lsls	r2, r3, #3
 800a7f2:	69bb      	ldr	r3, [r7, #24]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7fa:	617b      	str	r3, [r7, #20]
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	88db      	ldrh	r3, [r3, #6]
 800a800:	085b      	lsrs	r3, r3, #1
 800a802:	b29b      	uxth	r3, r3
 800a804:	005b      	lsls	r3, r3, #1
 800a806:	b29a      	uxth	r2, r3
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a80c:	687a      	ldr	r2, [r7, #4]
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	781b      	ldrb	r3, [r3, #0]
 800a812:	009b      	lsls	r3, r3, #2
 800a814:	4413      	add	r3, r2
 800a816:	881b      	ldrh	r3, [r3, #0]
 800a818:	827b      	strh	r3, [r7, #18]
 800a81a:	8a7b      	ldrh	r3, [r7, #18]
 800a81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a820:	2b00      	cmp	r3, #0
 800a822:	d01b      	beq.n	800a85c <USB_ActivateEndpoint+0x180>
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	781b      	ldrb	r3, [r3, #0]
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	4413      	add	r3, r2
 800a82e:	881b      	ldrh	r3, [r3, #0]
 800a830:	b29b      	uxth	r3, r3
 800a832:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a83a:	823b      	strh	r3, [r7, #16]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	009b      	lsls	r3, r3, #2
 800a844:	441a      	add	r2, r3
 800a846:	8a3b      	ldrh	r3, [r7, #16]
 800a848:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a84c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a850:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a854:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a858:	b29b      	uxth	r3, r3
 800a85a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	78db      	ldrb	r3, [r3, #3]
 800a860:	2b01      	cmp	r3, #1
 800a862:	d020      	beq.n	800a8a6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a864:	687a      	ldr	r2, [r7, #4]
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	4413      	add	r3, r2
 800a86e:	881b      	ldrh	r3, [r3, #0]
 800a870:	b29b      	uxth	r3, r3
 800a872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a876:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a87a:	81bb      	strh	r3, [r7, #12]
 800a87c:	89bb      	ldrh	r3, [r7, #12]
 800a87e:	f083 0320 	eor.w	r3, r3, #32
 800a882:	81bb      	strh	r3, [r7, #12]
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	441a      	add	r2, r3
 800a88e:	89bb      	ldrh	r3, [r7, #12]
 800a890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a89c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	8013      	strh	r3, [r2, #0]
 800a8a4:	e3f9      	b.n	800b09a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	4413      	add	r3, r2
 800a8b0:	881b      	ldrh	r3, [r3, #0]
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8bc:	81fb      	strh	r3, [r7, #14]
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	009b      	lsls	r3, r3, #2
 800a8c6:	441a      	add	r2, r3
 800a8c8:	89fb      	ldrh	r3, [r7, #14]
 800a8ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	8013      	strh	r3, [r2, #0]
 800a8de:	e3dc      	b.n	800b09a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f0:	4413      	add	r3, r2
 800a8f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	00da      	lsls	r2, r3, #3
 800a8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fc:	4413      	add	r3, r2
 800a8fe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	88db      	ldrh	r3, [r3, #6]
 800a908:	085b      	lsrs	r3, r3, #1
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	005b      	lsls	r3, r3, #1
 800a90e:	b29a      	uxth	r2, r3
 800a910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a912:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a91e:	b29b      	uxth	r3, r3
 800a920:	461a      	mov	r2, r3
 800a922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a924:	4413      	add	r3, r2
 800a926:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	781b      	ldrb	r3, [r3, #0]
 800a92c:	00da      	lsls	r2, r3, #3
 800a92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a930:	4413      	add	r3, r2
 800a932:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a936:	627b      	str	r3, [r7, #36]	@ 0x24
 800a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93a:	881b      	ldrh	r3, [r3, #0]
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a942:	b29a      	uxth	r2, r3
 800a944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a946:	801a      	strh	r2, [r3, #0]
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	691b      	ldr	r3, [r3, #16]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10a      	bne.n	800a966 <USB_ActivateEndpoint+0x28a>
 800a950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a952:	881b      	ldrh	r3, [r3, #0]
 800a954:	b29b      	uxth	r3, r3
 800a956:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a95a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a95e:	b29a      	uxth	r2, r3
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	801a      	strh	r2, [r3, #0]
 800a964:	e041      	b.n	800a9ea <USB_ActivateEndpoint+0x30e>
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a96c:	d81c      	bhi.n	800a9a8 <USB_ActivateEndpoint+0x2cc>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	085b      	lsrs	r3, r3, #1
 800a974:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	f003 0301 	and.w	r3, r3, #1
 800a980:	2b00      	cmp	r3, #0
 800a982:	d004      	beq.n	800a98e <USB_ActivateEndpoint+0x2b2>
 800a984:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a988:	3301      	adds	r3, #1
 800a98a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a990:	881b      	ldrh	r3, [r3, #0]
 800a992:	b29a      	uxth	r2, r3
 800a994:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a998:	b29b      	uxth	r3, r3
 800a99a:	029b      	lsls	r3, r3, #10
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	b29a      	uxth	r2, r3
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a4:	801a      	strh	r2, [r3, #0]
 800a9a6:	e020      	b.n	800a9ea <USB_ActivateEndpoint+0x30e>
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	691b      	ldr	r3, [r3, #16]
 800a9ac:	095b      	lsrs	r3, r3, #5
 800a9ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	691b      	ldr	r3, [r3, #16]
 800a9b6:	f003 031f 	and.w	r3, r3, #31
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d104      	bne.n	800a9c8 <USB_ActivateEndpoint+0x2ec>
 800a9be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9c2:	3b01      	subs	r3, #1
 800a9c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ca:	881b      	ldrh	r3, [r3, #0]
 800a9cc:	b29a      	uxth	r2, r3
 800a9ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	029b      	lsls	r3, r3, #10
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a9e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a9e4:	b29a      	uxth	r2, r3
 800a9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	4413      	add	r3, r2
 800a9f4:	881b      	ldrh	r3, [r3, #0]
 800a9f6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a9f8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a9fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d01b      	beq.n	800aa3a <USB_ActivateEndpoint+0x35e>
 800aa02:	687a      	ldr	r2, [r7, #4]
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	009b      	lsls	r3, r3, #2
 800aa0a:	4413      	add	r3, r2
 800aa0c:	881b      	ldrh	r3, [r3, #0]
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa18:	843b      	strh	r3, [r7, #32]
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	441a      	add	r2, r3
 800aa24:	8c3b      	ldrh	r3, [r7, #32]
 800aa26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aa32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa36:	b29b      	uxth	r3, r3
 800aa38:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d124      	bne.n	800aa8c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	881b      	ldrh	r3, [r3, #0]
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa58:	83bb      	strh	r3, [r7, #28]
 800aa5a:	8bbb      	ldrh	r3, [r7, #28]
 800aa5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aa60:	83bb      	strh	r3, [r7, #28]
 800aa62:	8bbb      	ldrh	r3, [r7, #28]
 800aa64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aa68:	83bb      	strh	r3, [r7, #28]
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	441a      	add	r2, r3
 800aa74:	8bbb      	ldrh	r3, [r7, #28]
 800aa76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	8013      	strh	r3, [r2, #0]
 800aa8a:	e306      	b.n	800b09a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	009b      	lsls	r3, r3, #2
 800aa94:	4413      	add	r3, r2
 800aa96:	881b      	ldrh	r3, [r3, #0]
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaa2:	83fb      	strh	r3, [r7, #30]
 800aaa4:	8bfb      	ldrh	r3, [r7, #30]
 800aaa6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aaaa:	83fb      	strh	r3, [r7, #30]
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	441a      	add	r2, r3
 800aab6:	8bfb      	ldrh	r3, [r7, #30]
 800aab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aabc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aac8:	b29b      	uxth	r3, r3
 800aaca:	8013      	strh	r3, [r2, #0]
 800aacc:	e2e5      	b.n	800b09a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	78db      	ldrb	r3, [r3, #3]
 800aad2:	2b02      	cmp	r3, #2
 800aad4:	d11e      	bne.n	800ab14 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800aad6:	687a      	ldr	r2, [r7, #4]
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4413      	add	r3, r2
 800aae0:	881b      	ldrh	r3, [r3, #0]
 800aae2:	b29b      	uxth	r3, r3
 800aae4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aae8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaec:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800aaf0:	687a      	ldr	r2, [r7, #4]
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	441a      	add	r2, r3
 800aafa:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800aafe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab06:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ab0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	8013      	strh	r3, [r2, #0]
 800ab12:	e01d      	b.n	800ab50 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4413      	add	r3, r2
 800ab1e:	881b      	ldrh	r3, [r3, #0]
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ab26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab2a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	441a      	add	r2, r3
 800ab38:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800ab3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	461a      	mov	r2, r3
 800ab5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ab60:	4413      	add	r3, r2
 800ab62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	00da      	lsls	r2, r3, #3
 800ab6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ab6c:	4413      	add	r3, r2
 800ab6e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ab72:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	891b      	ldrh	r3, [r3, #8]
 800ab78:	085b      	lsrs	r3, r3, #1
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	005b      	lsls	r3, r3, #1
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab82:	801a      	strh	r2, [r3, #0]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	461a      	mov	r2, r3
 800ab92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab94:	4413      	add	r3, r2
 800ab96:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	00da      	lsls	r2, r3, #3
 800ab9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aba0:	4413      	add	r3, r2
 800aba2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800aba6:	673b      	str	r3, [r7, #112]	@ 0x70
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	895b      	ldrh	r3, [r3, #10]
 800abac:	085b      	lsrs	r3, r3, #1
 800abae:	b29b      	uxth	r3, r3
 800abb0:	005b      	lsls	r3, r3, #1
 800abb2:	b29a      	uxth	r2, r3
 800abb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abb6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	785b      	ldrb	r3, [r3, #1]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f040 81af 	bne.w	800af20 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4413      	add	r3, r2
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800abd2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800abd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d01d      	beq.n	800ac1a <USB_ActivateEndpoint+0x53e>
 800abde:	687a      	ldr	r2, [r7, #4]
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	009b      	lsls	r3, r3, #2
 800abe6:	4413      	add	r3, r2
 800abe8:	881b      	ldrh	r3, [r3, #0]
 800abea:	b29b      	uxth	r3, r3
 800abec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abf4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	441a      	add	r2, r3
 800ac02:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ac06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ac2a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ac2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d01d      	beq.n	800ac72 <USB_ActivateEndpoint+0x596>
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	009b      	lsls	r3, r3, #2
 800ac3e:	4413      	add	r3, r2
 800ac40:	881b      	ldrh	r3, [r3, #0]
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac4c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	009b      	lsls	r3, r3, #2
 800ac58:	441a      	add	r2, r3
 800ac5a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ac5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	785b      	ldrb	r3, [r3, #1]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d16b      	bne.n	800ad52 <USB_ActivateEndpoint+0x676>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac84:	b29b      	uxth	r3, r3
 800ac86:	461a      	mov	r2, r3
 800ac88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac8a:	4413      	add	r3, r2
 800ac8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	00da      	lsls	r2, r3, #3
 800ac94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac96:	4413      	add	r3, r2
 800ac98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aca0:	881b      	ldrh	r3, [r3, #0]
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acac:	801a      	strh	r2, [r3, #0]
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	691b      	ldr	r3, [r3, #16]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d10a      	bne.n	800accc <USB_ActivateEndpoint+0x5f0>
 800acb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acb8:	881b      	ldrh	r3, [r3, #0]
 800acba:	b29b      	uxth	r3, r3
 800acbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acc8:	801a      	strh	r2, [r3, #0]
 800acca:	e05d      	b.n	800ad88 <USB_ActivateEndpoint+0x6ac>
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	2b3e      	cmp	r3, #62	@ 0x3e
 800acd2:	d81c      	bhi.n	800ad0e <USB_ActivateEndpoint+0x632>
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	085b      	lsrs	r3, r3, #1
 800acda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	691b      	ldr	r3, [r3, #16]
 800ace2:	f003 0301 	and.w	r3, r3, #1
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d004      	beq.n	800acf4 <USB_ActivateEndpoint+0x618>
 800acea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800acee:	3301      	adds	r3, #1
 800acf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800acf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acf6:	881b      	ldrh	r3, [r3, #0]
 800acf8:	b29a      	uxth	r2, r3
 800acfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	029b      	lsls	r3, r3, #10
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	4313      	orrs	r3, r2
 800ad06:	b29a      	uxth	r2, r3
 800ad08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad0a:	801a      	strh	r2, [r3, #0]
 800ad0c:	e03c      	b.n	800ad88 <USB_ActivateEndpoint+0x6ac>
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	691b      	ldr	r3, [r3, #16]
 800ad12:	095b      	lsrs	r3, r3, #5
 800ad14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	691b      	ldr	r3, [r3, #16]
 800ad1c:	f003 031f 	and.w	r3, r3, #31
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d104      	bne.n	800ad2e <USB_ActivateEndpoint+0x652>
 800ad24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad30:	881b      	ldrh	r3, [r3, #0]
 800ad32:	b29a      	uxth	r2, r3
 800ad34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	029b      	lsls	r3, r3, #10
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad4e:	801a      	strh	r2, [r3, #0]
 800ad50:	e01a      	b.n	800ad88 <USB_ActivateEndpoint+0x6ac>
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	785b      	ldrb	r3, [r3, #1]
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d116      	bne.n	800ad88 <USB_ActivateEndpoint+0x6ac>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	461a      	mov	r2, r3
 800ad68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad6a:	4413      	add	r3, r2
 800ad6c:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	00da      	lsls	r2, r3, #3
 800ad74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad76:	4413      	add	r3, r2
 800ad78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad7c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	b29a      	uxth	r2, r3
 800ad84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad86:	801a      	strh	r2, [r3, #0]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	785b      	ldrb	r3, [r3, #1]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d16b      	bne.n	800ae6c <USB_ActivateEndpoint+0x790>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	461a      	mov	r2, r3
 800ada2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada4:	4413      	add	r3, r2
 800ada6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	00da      	lsls	r2, r3, #3
 800adae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adb0:	4413      	add	r3, r2
 800adb2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800adb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800adb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adba:	881b      	ldrh	r3, [r3, #0]
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc6:	801a      	strh	r2, [r3, #0]
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	691b      	ldr	r3, [r3, #16]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d10a      	bne.n	800ade6 <USB_ActivateEndpoint+0x70a>
 800add0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add2:	881b      	ldrh	r3, [r3, #0]
 800add4:	b29b      	uxth	r3, r3
 800add6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adde:	b29a      	uxth	r2, r3
 800ade0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade2:	801a      	strh	r2, [r3, #0]
 800ade4:	e05b      	b.n	800ae9e <USB_ActivateEndpoint+0x7c2>
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	691b      	ldr	r3, [r3, #16]
 800adea:	2b3e      	cmp	r3, #62	@ 0x3e
 800adec:	d81c      	bhi.n	800ae28 <USB_ActivateEndpoint+0x74c>
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	085b      	lsrs	r3, r3, #1
 800adf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	f003 0301 	and.w	r3, r3, #1
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d004      	beq.n	800ae0e <USB_ActivateEndpoint+0x732>
 800ae04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae08:	3301      	adds	r3, #1
 800ae0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae10:	881b      	ldrh	r3, [r3, #0]
 800ae12:	b29a      	uxth	r2, r3
 800ae14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	029b      	lsls	r3, r3, #10
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae24:	801a      	strh	r2, [r3, #0]
 800ae26:	e03a      	b.n	800ae9e <USB_ActivateEndpoint+0x7c2>
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	095b      	lsrs	r3, r3, #5
 800ae2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	691b      	ldr	r3, [r3, #16]
 800ae36:	f003 031f 	and.w	r3, r3, #31
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d104      	bne.n	800ae48 <USB_ActivateEndpoint+0x76c>
 800ae3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae42:	3b01      	subs	r3, #1
 800ae44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae4a:	881b      	ldrh	r3, [r3, #0]
 800ae4c:	b29a      	uxth	r2, r3
 800ae4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	029b      	lsls	r3, r3, #10
 800ae56:	b29b      	uxth	r3, r3
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae64:	b29a      	uxth	r2, r3
 800ae66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae68:	801a      	strh	r2, [r3, #0]
 800ae6a:	e018      	b.n	800ae9e <USB_ActivateEndpoint+0x7c2>
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	785b      	ldrb	r3, [r3, #1]
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d114      	bne.n	800ae9e <USB_ActivateEndpoint+0x7c2>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae7a:	b29b      	uxth	r3, r3
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae80:	4413      	add	r3, r2
 800ae82:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	00da      	lsls	r2, r3, #3
 800ae8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae8c:	4413      	add	r3, r2
 800ae8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae92:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	691b      	ldr	r3, [r3, #16]
 800ae98:	b29a      	uxth	r2, r3
 800ae9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae9c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	4413      	add	r3, r2
 800aea8:	881b      	ldrh	r3, [r3, #0]
 800aeaa:	b29b      	uxth	r3, r3
 800aeac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aeb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeb4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aeb6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aeb8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aebc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aebe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aec0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aec4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	009b      	lsls	r3, r3, #2
 800aece:	441a      	add	r2, r3
 800aed0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aed2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aed6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aeda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	4413      	add	r3, r2
 800aef0:	881b      	ldrh	r3, [r3, #0]
 800aef2:	b29b      	uxth	r3, r3
 800aef4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aef8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aefc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	781b      	ldrb	r3, [r3, #0]
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	441a      	add	r2, r3
 800af08:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800af0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	8013      	strh	r3, [r2, #0]
 800af1e:	e0bc      	b.n	800b09a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	4413      	add	r3, r2
 800af2a:	881b      	ldrh	r3, [r3, #0]
 800af2c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800af30:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800af34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d01d      	beq.n	800af78 <USB_ActivateEndpoint+0x89c>
 800af3c:	687a      	ldr	r2, [r7, #4]
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	781b      	ldrb	r3, [r3, #0]
 800af42:	009b      	lsls	r3, r3, #2
 800af44:	4413      	add	r3, r2
 800af46:	881b      	ldrh	r3, [r3, #0]
 800af48:	b29b      	uxth	r3, r3
 800af4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af52:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	441a      	add	r2, r3
 800af60:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800af64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800af70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af74:	b29b      	uxth	r3, r3
 800af76:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	4413      	add	r3, r2
 800af82:	881b      	ldrh	r3, [r3, #0]
 800af84:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800af88:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800af8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af90:	2b00      	cmp	r3, #0
 800af92:	d01d      	beq.n	800afd0 <USB_ActivateEndpoint+0x8f4>
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	4413      	add	r3, r2
 800af9e:	881b      	ldrh	r3, [r3, #0]
 800afa0:	b29b      	uxth	r3, r3
 800afa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afaa:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	441a      	add	r2, r3
 800afb8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800afbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800afcc:	b29b      	uxth	r3, r3
 800afce:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	78db      	ldrb	r3, [r3, #3]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d024      	beq.n	800b022 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	4413      	add	r3, r2
 800afe2:	881b      	ldrh	r3, [r3, #0]
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afee:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800aff2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800aff6:	f083 0320 	eor.w	r3, r3, #32
 800affa:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	441a      	add	r2, r3
 800b008:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b00c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b010:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	8013      	strh	r3, [r2, #0]
 800b020:	e01d      	b.n	800b05e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b022:	687a      	ldr	r2, [r7, #4]
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4413      	add	r3, r2
 800b02c:	881b      	ldrh	r3, [r3, #0]
 800b02e:	b29b      	uxth	r3, r3
 800b030:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b034:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b038:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b03c:	687a      	ldr	r2, [r7, #4]
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	441a      	add	r2, r3
 800b046:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b04a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b04e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b05e:	687a      	ldr	r2, [r7, #4]
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	4413      	add	r3, r2
 800b068:	881b      	ldrh	r3, [r3, #0]
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b070:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b074:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	009b      	lsls	r3, r3, #2
 800b080:	441a      	add	r2, r3
 800b082:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b086:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b08a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b08e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b096:	b29b      	uxth	r3, r3
 800b098:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b09a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	379c      	adds	r7, #156	@ 0x9c
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop

0800b0ac <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b08d      	sub	sp, #52	@ 0x34
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	7b1b      	ldrb	r3, [r3, #12]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f040 808e 	bne.w	800b1dc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	785b      	ldrb	r3, [r3, #1]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d044      	beq.n	800b152 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	4413      	add	r3, r2
 800b0d2:	881b      	ldrh	r3, [r3, #0]
 800b0d4:	81bb      	strh	r3, [r7, #12]
 800b0d6:	89bb      	ldrh	r3, [r7, #12]
 800b0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d01b      	beq.n	800b118 <USB_DeactivateEndpoint+0x6c>
 800b0e0:	687a      	ldr	r2, [r7, #4]
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	009b      	lsls	r3, r3, #2
 800b0e8:	4413      	add	r3, r2
 800b0ea:	881b      	ldrh	r3, [r3, #0]
 800b0ec:	b29b      	uxth	r3, r3
 800b0ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0f6:	817b      	strh	r3, [r7, #10]
 800b0f8:	687a      	ldr	r2, [r7, #4]
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	009b      	lsls	r3, r3, #2
 800b100:	441a      	add	r2, r3
 800b102:	897b      	ldrh	r3, [r7, #10]
 800b104:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b108:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b10c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b110:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b114:	b29b      	uxth	r3, r3
 800b116:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b118:	687a      	ldr	r2, [r7, #4]
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	781b      	ldrb	r3, [r3, #0]
 800b11e:	009b      	lsls	r3, r3, #2
 800b120:	4413      	add	r3, r2
 800b122:	881b      	ldrh	r3, [r3, #0]
 800b124:	b29b      	uxth	r3, r3
 800b126:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b12a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b12e:	813b      	strh	r3, [r7, #8]
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	441a      	add	r2, r3
 800b13a:	893b      	ldrh	r3, [r7, #8]
 800b13c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b140:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b144:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b148:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	8013      	strh	r3, [r2, #0]
 800b150:	e192      	b.n	800b478 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	4413      	add	r3, r2
 800b15c:	881b      	ldrh	r3, [r3, #0]
 800b15e:	827b      	strh	r3, [r7, #18]
 800b160:	8a7b      	ldrh	r3, [r7, #18]
 800b162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b166:	2b00      	cmp	r3, #0
 800b168:	d01b      	beq.n	800b1a2 <USB_DeactivateEndpoint+0xf6>
 800b16a:	687a      	ldr	r2, [r7, #4]
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4413      	add	r3, r2
 800b174:	881b      	ldrh	r3, [r3, #0]
 800b176:	b29b      	uxth	r3, r3
 800b178:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b17c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b180:	823b      	strh	r3, [r7, #16]
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	441a      	add	r2, r3
 800b18c:	8a3b      	ldrh	r3, [r7, #16]
 800b18e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b192:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b196:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b19a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4413      	add	r3, r2
 800b1ac:	881b      	ldrh	r3, [r3, #0]
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b1b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1b8:	81fb      	strh	r3, [r7, #14]
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	441a      	add	r2, r3
 800b1c4:	89fb      	ldrh	r3, [r7, #14]
 800b1c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	8013      	strh	r3, [r2, #0]
 800b1da:	e14d      	b.n	800b478 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	785b      	ldrb	r3, [r3, #1]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	f040 80a5 	bne.w	800b330 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1e6:	687a      	ldr	r2, [r7, #4]
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	4413      	add	r3, r2
 800b1f0:	881b      	ldrh	r3, [r3, #0]
 800b1f2:	843b      	strh	r3, [r7, #32]
 800b1f4:	8c3b      	ldrh	r3, [r7, #32]
 800b1f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d01b      	beq.n	800b236 <USB_DeactivateEndpoint+0x18a>
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	881b      	ldrh	r3, [r3, #0]
 800b20a:	b29b      	uxth	r3, r3
 800b20c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b214:	83fb      	strh	r3, [r7, #30]
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	009b      	lsls	r3, r3, #2
 800b21e:	441a      	add	r2, r3
 800b220:	8bfb      	ldrh	r3, [r7, #30]
 800b222:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b226:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b22a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b22e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b232:	b29b      	uxth	r3, r3
 800b234:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	4413      	add	r3, r2
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	83bb      	strh	r3, [r7, #28]
 800b244:	8bbb      	ldrh	r3, [r7, #28]
 800b246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d01b      	beq.n	800b286 <USB_DeactivateEndpoint+0x1da>
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	4413      	add	r3, r2
 800b258:	881b      	ldrh	r3, [r3, #0]
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b264:	837b      	strh	r3, [r7, #26]
 800b266:	687a      	ldr	r2, [r7, #4]
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	009b      	lsls	r3, r3, #2
 800b26e:	441a      	add	r2, r3
 800b270:	8b7b      	ldrh	r3, [r7, #26]
 800b272:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b276:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b27a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b27e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b282:	b29b      	uxth	r3, r3
 800b284:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	009b      	lsls	r3, r3, #2
 800b28e:	4413      	add	r3, r2
 800b290:	881b      	ldrh	r3, [r3, #0]
 800b292:	b29b      	uxth	r3, r3
 800b294:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b29c:	833b      	strh	r3, [r7, #24]
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	441a      	add	r2, r3
 800b2a8:	8b3b      	ldrh	r3, [r7, #24]
 800b2aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b2ba:	b29b      	uxth	r3, r3
 800b2bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	009b      	lsls	r3, r3, #2
 800b2c6:	4413      	add	r3, r2
 800b2c8:	881b      	ldrh	r3, [r3, #0]
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2d4:	82fb      	strh	r3, [r7, #22]
 800b2d6:	687a      	ldr	r2, [r7, #4]
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	009b      	lsls	r3, r3, #2
 800b2de:	441a      	add	r2, r3
 800b2e0:	8afb      	ldrh	r3, [r7, #22]
 800b2e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	4413      	add	r3, r2
 800b300:	881b      	ldrh	r3, [r3, #0]
 800b302:	b29b      	uxth	r3, r3
 800b304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b30c:	82bb      	strh	r3, [r7, #20]
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	009b      	lsls	r3, r3, #2
 800b316:	441a      	add	r2, r3
 800b318:	8abb      	ldrh	r3, [r7, #20]
 800b31a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b31e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	8013      	strh	r3, [r2, #0]
 800b32e:	e0a3      	b.n	800b478 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4413      	add	r3, r2
 800b33a:	881b      	ldrh	r3, [r3, #0]
 800b33c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b33e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b344:	2b00      	cmp	r3, #0
 800b346:	d01b      	beq.n	800b380 <USB_DeactivateEndpoint+0x2d4>
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	009b      	lsls	r3, r3, #2
 800b350:	4413      	add	r3, r2
 800b352:	881b      	ldrh	r3, [r3, #0]
 800b354:	b29b      	uxth	r3, r3
 800b356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b35a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b35e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	441a      	add	r2, r3
 800b36a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b36c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b370:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b374:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	4413      	add	r3, r2
 800b38a:	881b      	ldrh	r3, [r3, #0]
 800b38c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b38e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b394:	2b00      	cmp	r3, #0
 800b396:	d01b      	beq.n	800b3d0 <USB_DeactivateEndpoint+0x324>
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	881b      	ldrh	r3, [r3, #0]
 800b3a4:	b29b      	uxth	r3, r3
 800b3a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3ae:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	441a      	add	r2, r3
 800b3ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b3bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	781b      	ldrb	r3, [r3, #0]
 800b3d6:	009b      	lsls	r3, r3, #2
 800b3d8:	4413      	add	r3, r2
 800b3da:	881b      	ldrh	r3, [r3, #0]
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b3e8:	687a      	ldr	r2, [r7, #4]
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	441a      	add	r2, r3
 800b3f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b3f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b404:	b29b      	uxth	r3, r3
 800b406:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	4413      	add	r3, r2
 800b412:	881b      	ldrh	r3, [r3, #0]
 800b414:	b29b      	uxth	r3, r3
 800b416:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b41a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b41e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	009b      	lsls	r3, r3, #2
 800b428:	441a      	add	r2, r3
 800b42a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b42c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	4413      	add	r3, r2
 800b44a:	881b      	ldrh	r3, [r3, #0]
 800b44c:	b29b      	uxth	r3, r3
 800b44e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b456:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	009b      	lsls	r3, r3, #2
 800b460:	441a      	add	r2, r3
 800b462:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b464:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b468:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b46c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b470:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b474:	b29b      	uxth	r3, r3
 800b476:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b478:	2300      	movs	r3, #0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3734      	adds	r7, #52	@ 0x34
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b0ac      	sub	sp, #176	@ 0xb0
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	785b      	ldrb	r3, [r3, #1]
 800b494:	2b01      	cmp	r3, #1
 800b496:	f040 84ca 	bne.w	800be2e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	699a      	ldr	r2, [r3, #24]
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	691b      	ldr	r3, [r3, #16]
 800b4a2:	429a      	cmp	r2, r3
 800b4a4:	d904      	bls.n	800b4b0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	691b      	ldr	r3, [r3, #16]
 800b4aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b4ae:	e003      	b.n	800b4b8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	699b      	ldr	r3, [r3, #24]
 800b4b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	7b1b      	ldrb	r3, [r3, #12]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d122      	bne.n	800b506 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	6959      	ldr	r1, [r3, #20]
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	88da      	ldrh	r2, [r3, #6]
 800b4c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4cc:	b29b      	uxth	r3, r3
 800b4ce:	6878      	ldr	r0, [r7, #4]
 800b4d0:	f000 febd 	bl	800c24e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	613b      	str	r3, [r7, #16]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	461a      	mov	r2, r3
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	613b      	str	r3, [r7, #16]
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	00da      	lsls	r2, r3, #3
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b4f6:	60fb      	str	r3, [r7, #12]
 800b4f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4fc:	b29a      	uxth	r2, r3
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	801a      	strh	r2, [r3, #0]
 800b502:	f000 bc6f 	b.w	800bde4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	78db      	ldrb	r3, [r3, #3]
 800b50a:	2b02      	cmp	r3, #2
 800b50c:	f040 831e 	bne.w	800bb4c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	6a1a      	ldr	r2, [r3, #32]
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	691b      	ldr	r3, [r3, #16]
 800b518:	429a      	cmp	r2, r3
 800b51a:	f240 82cf 	bls.w	800babc <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b51e:	687a      	ldr	r2, [r7, #4]
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	781b      	ldrb	r3, [r3, #0]
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	4413      	add	r3, r2
 800b528:	881b      	ldrh	r3, [r3, #0]
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b534:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	441a      	add	r2, r3
 800b542:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b546:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b54a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b54e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b556:	b29b      	uxth	r3, r3
 800b558:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	6a1a      	ldr	r2, [r3, #32]
 800b55e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b562:	1ad2      	subs	r2, r2, r3
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b568:	687a      	ldr	r2, [r7, #4]
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	009b      	lsls	r3, r3, #2
 800b570:	4413      	add	r3, r2
 800b572:	881b      	ldrh	r3, [r3, #0]
 800b574:	b29b      	uxth	r3, r3
 800b576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	f000 814f 	beq.w	800b81e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	633b      	str	r3, [r7, #48]	@ 0x30
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	785b      	ldrb	r3, [r3, #1]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d16b      	bne.n	800b664 <USB_EPStartXfer+0x1de>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b596:	b29b      	uxth	r3, r3
 800b598:	461a      	mov	r2, r3
 800b59a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59c:	4413      	add	r3, r2
 800b59e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	781b      	ldrb	r3, [r3, #0]
 800b5a4:	00da      	lsls	r2, r3, #3
 800b5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a8:	4413      	add	r3, r2
 800b5aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b5ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800b5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b2:	881b      	ldrh	r3, [r3, #0]
 800b5b4:	b29b      	uxth	r3, r3
 800b5b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5ba:	b29a      	uxth	r2, r3
 800b5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5be:	801a      	strh	r2, [r3, #0]
 800b5c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d10a      	bne.n	800b5de <USB_EPStartXfer+0x158>
 800b5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ca:	881b      	ldrh	r3, [r3, #0]
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5d6:	b29a      	uxth	r2, r3
 800b5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5da:	801a      	strh	r2, [r3, #0]
 800b5dc:	e05b      	b.n	800b696 <USB_EPStartXfer+0x210>
 800b5de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5e2:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5e4:	d81c      	bhi.n	800b620 <USB_EPStartXfer+0x19a>
 800b5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5ea:	085b      	lsrs	r3, r3, #1
 800b5ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b5f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5f4:	f003 0301 	and.w	r3, r3, #1
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d004      	beq.n	800b606 <USB_EPStartXfer+0x180>
 800b5fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b600:	3301      	adds	r3, #1
 800b602:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b608:	881b      	ldrh	r3, [r3, #0]
 800b60a:	b29a      	uxth	r2, r3
 800b60c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b610:	b29b      	uxth	r3, r3
 800b612:	029b      	lsls	r3, r3, #10
 800b614:	b29b      	uxth	r3, r3
 800b616:	4313      	orrs	r3, r2
 800b618:	b29a      	uxth	r2, r3
 800b61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b61c:	801a      	strh	r2, [r3, #0]
 800b61e:	e03a      	b.n	800b696 <USB_EPStartXfer+0x210>
 800b620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b624:	095b      	lsrs	r3, r3, #5
 800b626:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b62a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b62e:	f003 031f 	and.w	r3, r3, #31
 800b632:	2b00      	cmp	r3, #0
 800b634:	d104      	bne.n	800b640 <USB_EPStartXfer+0x1ba>
 800b636:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b63a:	3b01      	subs	r3, #1
 800b63c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b642:	881b      	ldrh	r3, [r3, #0]
 800b644:	b29a      	uxth	r2, r3
 800b646:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	029b      	lsls	r3, r3, #10
 800b64e:	b29b      	uxth	r3, r3
 800b650:	4313      	orrs	r3, r2
 800b652:	b29b      	uxth	r3, r3
 800b654:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b658:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b65c:	b29a      	uxth	r2, r3
 800b65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b660:	801a      	strh	r2, [r3, #0]
 800b662:	e018      	b.n	800b696 <USB_EPStartXfer+0x210>
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	785b      	ldrb	r3, [r3, #1]
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d114      	bne.n	800b696 <USB_EPStartXfer+0x210>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b672:	b29b      	uxth	r3, r3
 800b674:	461a      	mov	r2, r3
 800b676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b678:	4413      	add	r3, r2
 800b67a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	00da      	lsls	r2, r3, #3
 800b682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b684:	4413      	add	r3, r2
 800b686:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b68c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b690:	b29a      	uxth	r2, r3
 800b692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b694:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	895b      	ldrh	r3, [r3, #10]
 800b69a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	6959      	ldr	r1, [r3, #20]
 800b6a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6a6:	b29b      	uxth	r3, r3
 800b6a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f000 fdce 	bl	800c24e <USB_WritePMA>
            ep->xfer_buff += len;
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	695a      	ldr	r2, [r3, #20]
 800b6b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ba:	441a      	add	r2, r3
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	6a1a      	ldr	r2, [r3, #32]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	691b      	ldr	r3, [r3, #16]
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d907      	bls.n	800b6dc <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	6a1a      	ldr	r2, [r3, #32]
 800b6d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6d4:	1ad2      	subs	r2, r2, r3
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	621a      	str	r2, [r3, #32]
 800b6da:	e006      	b.n	800b6ea <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	6a1b      	ldr	r3, [r3, #32]
 800b6e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	785b      	ldrb	r3, [r3, #1]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d16b      	bne.n	800b7ca <USB_EPStartXfer+0x344>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	61bb      	str	r3, [r7, #24]
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	461a      	mov	r2, r3
 800b700:	69bb      	ldr	r3, [r7, #24]
 800b702:	4413      	add	r3, r2
 800b704:	61bb      	str	r3, [r7, #24]
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	00da      	lsls	r2, r3, #3
 800b70c:	69bb      	ldr	r3, [r7, #24]
 800b70e:	4413      	add	r3, r2
 800b710:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b714:	617b      	str	r3, [r7, #20]
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	881b      	ldrh	r3, [r3, #0]
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b720:	b29a      	uxth	r2, r3
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	801a      	strh	r2, [r3, #0]
 800b726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d10a      	bne.n	800b744 <USB_EPStartXfer+0x2be>
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	881b      	ldrh	r3, [r3, #0]
 800b732:	b29b      	uxth	r3, r3
 800b734:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b738:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b73c:	b29a      	uxth	r2, r3
 800b73e:	697b      	ldr	r3, [r7, #20]
 800b740:	801a      	strh	r2, [r3, #0]
 800b742:	e05d      	b.n	800b800 <USB_EPStartXfer+0x37a>
 800b744:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b748:	2b3e      	cmp	r3, #62	@ 0x3e
 800b74a:	d81c      	bhi.n	800b786 <USB_EPStartXfer+0x300>
 800b74c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b750:	085b      	lsrs	r3, r3, #1
 800b752:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b75a:	f003 0301 	and.w	r3, r3, #1
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d004      	beq.n	800b76c <USB_EPStartXfer+0x2e6>
 800b762:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b766:	3301      	adds	r3, #1
 800b768:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	881b      	ldrh	r3, [r3, #0]
 800b770:	b29a      	uxth	r2, r3
 800b772:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b776:	b29b      	uxth	r3, r3
 800b778:	029b      	lsls	r3, r3, #10
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	4313      	orrs	r3, r2
 800b77e:	b29a      	uxth	r2, r3
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	801a      	strh	r2, [r3, #0]
 800b784:	e03c      	b.n	800b800 <USB_EPStartXfer+0x37a>
 800b786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b78a:	095b      	lsrs	r3, r3, #5
 800b78c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b794:	f003 031f 	and.w	r3, r3, #31
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d104      	bne.n	800b7a6 <USB_EPStartXfer+0x320>
 800b79c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	881b      	ldrh	r3, [r3, #0]
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b7b0:	b29b      	uxth	r3, r3
 800b7b2:	029b      	lsls	r3, r3, #10
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	4313      	orrs	r3, r2
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7c2:	b29a      	uxth	r2, r3
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	801a      	strh	r2, [r3, #0]
 800b7c8:	e01a      	b.n	800b800 <USB_EPStartXfer+0x37a>
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	785b      	ldrb	r3, [r3, #1]
 800b7ce:	2b01      	cmp	r3, #1
 800b7d0:	d116      	bne.n	800b800 <USB_EPStartXfer+0x37a>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	623b      	str	r3, [r7, #32]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	461a      	mov	r2, r3
 800b7e0:	6a3b      	ldr	r3, [r7, #32]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	623b      	str	r3, [r7, #32]
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	00da      	lsls	r2, r3, #3
 800b7ec:	6a3b      	ldr	r3, [r7, #32]
 800b7ee:	4413      	add	r3, r2
 800b7f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7f4:	61fb      	str	r3, [r7, #28]
 800b7f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7fa:	b29a      	uxth	r2, r3
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	891b      	ldrh	r3, [r3, #8]
 800b804:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	6959      	ldr	r1, [r3, #20]
 800b80c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b810:	b29b      	uxth	r3, r3
 800b812:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 fd19 	bl	800c24e <USB_WritePMA>
 800b81c:	e2e2      	b.n	800bde4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	785b      	ldrb	r3, [r3, #1]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d16b      	bne.n	800b8fe <USB_EPStartXfer+0x478>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b830:	b29b      	uxth	r3, r3
 800b832:	461a      	mov	r2, r3
 800b834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b836:	4413      	add	r3, r2
 800b838:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	00da      	lsls	r2, r3, #3
 800b840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b842:	4413      	add	r3, r2
 800b844:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b848:	647b      	str	r3, [r7, #68]	@ 0x44
 800b84a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b84c:	881b      	ldrh	r3, [r3, #0]
 800b84e:	b29b      	uxth	r3, r3
 800b850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b854:	b29a      	uxth	r2, r3
 800b856:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b858:	801a      	strh	r2, [r3, #0]
 800b85a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d10a      	bne.n	800b878 <USB_EPStartXfer+0x3f2>
 800b862:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b864:	881b      	ldrh	r3, [r3, #0]
 800b866:	b29b      	uxth	r3, r3
 800b868:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b86c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b870:	b29a      	uxth	r2, r3
 800b872:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b874:	801a      	strh	r2, [r3, #0]
 800b876:	e05d      	b.n	800b934 <USB_EPStartXfer+0x4ae>
 800b878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b87c:	2b3e      	cmp	r3, #62	@ 0x3e
 800b87e:	d81c      	bhi.n	800b8ba <USB_EPStartXfer+0x434>
 800b880:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b884:	085b      	lsrs	r3, r3, #1
 800b886:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b88a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b88e:	f003 0301 	and.w	r3, r3, #1
 800b892:	2b00      	cmp	r3, #0
 800b894:	d004      	beq.n	800b8a0 <USB_EPStartXfer+0x41a>
 800b896:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b89a:	3301      	adds	r3, #1
 800b89c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8a2:	881b      	ldrh	r3, [r3, #0]
 800b8a4:	b29a      	uxth	r2, r3
 800b8a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8aa:	b29b      	uxth	r3, r3
 800b8ac:	029b      	lsls	r3, r3, #10
 800b8ae:	b29b      	uxth	r3, r3
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	b29a      	uxth	r2, r3
 800b8b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8b6:	801a      	strh	r2, [r3, #0]
 800b8b8:	e03c      	b.n	800b934 <USB_EPStartXfer+0x4ae>
 800b8ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8be:	095b      	lsrs	r3, r3, #5
 800b8c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8c8:	f003 031f 	and.w	r3, r3, #31
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d104      	bne.n	800b8da <USB_EPStartXfer+0x454>
 800b8d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8d4:	3b01      	subs	r3, #1
 800b8d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8dc:	881b      	ldrh	r3, [r3, #0]
 800b8de:	b29a      	uxth	r2, r3
 800b8e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8e4:	b29b      	uxth	r3, r3
 800b8e6:	029b      	lsls	r3, r3, #10
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8f6:	b29a      	uxth	r2, r3
 800b8f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8fa:	801a      	strh	r2, [r3, #0]
 800b8fc:	e01a      	b.n	800b934 <USB_EPStartXfer+0x4ae>
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	785b      	ldrb	r3, [r3, #1]
 800b902:	2b01      	cmp	r3, #1
 800b904:	d116      	bne.n	800b934 <USB_EPStartXfer+0x4ae>
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	653b      	str	r3, [r7, #80]	@ 0x50
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b910:	b29b      	uxth	r3, r3
 800b912:	461a      	mov	r2, r3
 800b914:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b916:	4413      	add	r3, r2
 800b918:	653b      	str	r3, [r7, #80]	@ 0x50
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	00da      	lsls	r2, r3, #3
 800b920:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b922:	4413      	add	r3, r2
 800b924:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b928:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b92a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b92e:	b29a      	uxth	r2, r3
 800b930:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b932:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	891b      	ldrh	r3, [r3, #8]
 800b938:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	6959      	ldr	r1, [r3, #20]
 800b940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b944:	b29b      	uxth	r3, r3
 800b946:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f000 fc7f 	bl	800c24e <USB_WritePMA>
            ep->xfer_buff += len;
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	695a      	ldr	r2, [r3, #20]
 800b954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b958:	441a      	add	r2, r3
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	6a1a      	ldr	r2, [r3, #32]
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	691b      	ldr	r3, [r3, #16]
 800b966:	429a      	cmp	r2, r3
 800b968:	d907      	bls.n	800b97a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	6a1a      	ldr	r2, [r3, #32]
 800b96e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b972:	1ad2      	subs	r2, r2, r3
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	621a      	str	r2, [r3, #32]
 800b978:	e006      	b.n	800b988 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	6a1b      	ldr	r3, [r3, #32]
 800b97e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	2200      	movs	r2, #0
 800b986:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	785b      	ldrb	r3, [r3, #1]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d16b      	bne.n	800ba6c <USB_EPStartXfer+0x5e6>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b99e:	b29b      	uxth	r3, r3
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9a4:	4413      	add	r3, r2
 800b9a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	781b      	ldrb	r3, [r3, #0]
 800b9ac:	00da      	lsls	r2, r3, #3
 800b9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b0:	4413      	add	r3, r2
 800b9b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ba:	881b      	ldrh	r3, [r3, #0]
 800b9bc:	b29b      	uxth	r3, r3
 800b9be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9c2:	b29a      	uxth	r2, r3
 800b9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9c6:	801a      	strh	r2, [r3, #0]
 800b9c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10a      	bne.n	800b9e6 <USB_EPStartXfer+0x560>
 800b9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9d2:	881b      	ldrh	r3, [r3, #0]
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9de:	b29a      	uxth	r2, r3
 800b9e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9e2:	801a      	strh	r2, [r3, #0]
 800b9e4:	e05b      	b.n	800ba9e <USB_EPStartXfer+0x618>
 800b9e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9ea:	2b3e      	cmp	r3, #62	@ 0x3e
 800b9ec:	d81c      	bhi.n	800ba28 <USB_EPStartXfer+0x5a2>
 800b9ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9f2:	085b      	lsrs	r3, r3, #1
 800b9f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b9f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9fc:	f003 0301 	and.w	r3, r3, #1
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d004      	beq.n	800ba0e <USB_EPStartXfer+0x588>
 800ba04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba08:	3301      	adds	r3, #1
 800ba0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba10:	881b      	ldrh	r3, [r3, #0]
 800ba12:	b29a      	uxth	r2, r3
 800ba14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba18:	b29b      	uxth	r3, r3
 800ba1a:	029b      	lsls	r3, r3, #10
 800ba1c:	b29b      	uxth	r3, r3
 800ba1e:	4313      	orrs	r3, r2
 800ba20:	b29a      	uxth	r2, r3
 800ba22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba24:	801a      	strh	r2, [r3, #0]
 800ba26:	e03a      	b.n	800ba9e <USB_EPStartXfer+0x618>
 800ba28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba2c:	095b      	lsrs	r3, r3, #5
 800ba2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba36:	f003 031f 	and.w	r3, r3, #31
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d104      	bne.n	800ba48 <USB_EPStartXfer+0x5c2>
 800ba3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba42:	3b01      	subs	r3, #1
 800ba44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba4a:	881b      	ldrh	r3, [r3, #0]
 800ba4c:	b29a      	uxth	r2, r3
 800ba4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	029b      	lsls	r3, r3, #10
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba68:	801a      	strh	r2, [r3, #0]
 800ba6a:	e018      	b.n	800ba9e <USB_EPStartXfer+0x618>
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	785b      	ldrb	r3, [r3, #1]
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d114      	bne.n	800ba9e <USB_EPStartXfer+0x618>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba80:	4413      	add	r3, r2
 800ba82:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	781b      	ldrb	r3, [r3, #0]
 800ba88:	00da      	lsls	r2, r3, #3
 800ba8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba8c:	4413      	add	r3, r2
 800ba8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba98:	b29a      	uxth	r2, r3
 800ba9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba9c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ba9e:	683b      	ldr	r3, [r7, #0]
 800baa0:	895b      	ldrh	r3, [r3, #10]
 800baa2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	6959      	ldr	r1, [r3, #20]
 800baaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baae:	b29b      	uxth	r3, r3
 800bab0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 fbca 	bl	800c24e <USB_WritePMA>
 800baba:	e193      	b.n	800bde4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	6a1b      	ldr	r3, [r3, #32]
 800bac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	4413      	add	r3, r2
 800bace:	881b      	ldrh	r3, [r3, #0]
 800bad0:	b29b      	uxth	r3, r3
 800bad2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bada:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	009b      	lsls	r3, r3, #2
 800bae6:	441a      	add	r2, r3
 800bae8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800baec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800baf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800baf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800baf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb10:	4413      	add	r3, r2
 800bb12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	781b      	ldrb	r3, [r3, #0]
 800bb18:	00da      	lsls	r2, r3, #3
 800bb1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb1c:	4413      	add	r3, r2
 800bb1e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bb22:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb28:	b29a      	uxth	r2, r3
 800bb2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb2c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	891b      	ldrh	r3, [r3, #8]
 800bb32:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	6959      	ldr	r1, [r3, #20]
 800bb3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f000 fb82 	bl	800c24e <USB_WritePMA>
 800bb4a:	e14b      	b.n	800bde4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	6a1a      	ldr	r2, [r3, #32]
 800bb50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb54:	1ad2      	subs	r2, r2, r3
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	009b      	lsls	r3, r3, #2
 800bb62:	4413      	add	r3, r2
 800bb64:	881b      	ldrh	r3, [r3, #0]
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	f000 809a 	beq.w	800bca6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	673b      	str	r3, [r7, #112]	@ 0x70
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	785b      	ldrb	r3, [r3, #1]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d16b      	bne.n	800bc56 <USB_EPStartXfer+0x7d0>
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb88:	b29b      	uxth	r3, r3
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb8e:	4413      	add	r3, r2
 800bb90:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	781b      	ldrb	r3, [r3, #0]
 800bb96:	00da      	lsls	r2, r3, #3
 800bb98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb9a:	4413      	add	r3, r2
 800bb9c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bba0:	667b      	str	r3, [r7, #100]	@ 0x64
 800bba2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bba4:	881b      	ldrh	r3, [r3, #0]
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbac:	b29a      	uxth	r2, r3
 800bbae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbb0:	801a      	strh	r2, [r3, #0]
 800bbb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d10a      	bne.n	800bbd0 <USB_EPStartXfer+0x74a>
 800bbba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbbc:	881b      	ldrh	r3, [r3, #0]
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbc8:	b29a      	uxth	r2, r3
 800bbca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbcc:	801a      	strh	r2, [r3, #0]
 800bbce:	e05b      	b.n	800bc88 <USB_EPStartXfer+0x802>
 800bbd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbd4:	2b3e      	cmp	r3, #62	@ 0x3e
 800bbd6:	d81c      	bhi.n	800bc12 <USB_EPStartXfer+0x78c>
 800bbd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbdc:	085b      	lsrs	r3, r3, #1
 800bbde:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bbe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbe6:	f003 0301 	and.w	r3, r3, #1
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d004      	beq.n	800bbf8 <USB_EPStartXfer+0x772>
 800bbee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bbf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbfa:	881b      	ldrh	r3, [r3, #0]
 800bbfc:	b29a      	uxth	r2, r3
 800bbfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc02:	b29b      	uxth	r3, r3
 800bc04:	029b      	lsls	r3, r3, #10
 800bc06:	b29b      	uxth	r3, r3
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc0e:	801a      	strh	r2, [r3, #0]
 800bc10:	e03a      	b.n	800bc88 <USB_EPStartXfer+0x802>
 800bc12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc16:	095b      	lsrs	r3, r3, #5
 800bc18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc20:	f003 031f 	and.w	r3, r3, #31
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d104      	bne.n	800bc32 <USB_EPStartXfer+0x7ac>
 800bc28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc2c:	3b01      	subs	r3, #1
 800bc2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc34:	881b      	ldrh	r3, [r3, #0]
 800bc36:	b29a      	uxth	r2, r3
 800bc38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	029b      	lsls	r3, r3, #10
 800bc40:	b29b      	uxth	r3, r3
 800bc42:	4313      	orrs	r3, r2
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc4e:	b29a      	uxth	r2, r3
 800bc50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc52:	801a      	strh	r2, [r3, #0]
 800bc54:	e018      	b.n	800bc88 <USB_EPStartXfer+0x802>
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	785b      	ldrb	r3, [r3, #1]
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d114      	bne.n	800bc88 <USB_EPStartXfer+0x802>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc64:	b29b      	uxth	r3, r3
 800bc66:	461a      	mov	r2, r3
 800bc68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc6a:	4413      	add	r3, r2
 800bc6c:	673b      	str	r3, [r7, #112]	@ 0x70
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	00da      	lsls	r2, r3, #3
 800bc74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc76:	4413      	add	r3, r2
 800bc78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bc7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bc7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc82:	b29a      	uxth	r2, r3
 800bc84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc86:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	895b      	ldrh	r3, [r3, #10]
 800bc8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6959      	ldr	r1, [r3, #20]
 800bc94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 fad5 	bl	800c24e <USB_WritePMA>
 800bca4:	e09e      	b.n	800bde4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	785b      	ldrb	r3, [r3, #1]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d16b      	bne.n	800bd86 <USB_EPStartXfer+0x900>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcb8:	b29b      	uxth	r3, r3
 800bcba:	461a      	mov	r2, r3
 800bcbc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcbe:	4413      	add	r3, r2
 800bcc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	00da      	lsls	r2, r3, #3
 800bcc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcca:	4413      	add	r3, r2
 800bccc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bcd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcd4:	881b      	ldrh	r3, [r3, #0]
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bcdc:	b29a      	uxth	r2, r3
 800bcde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bce0:	801a      	strh	r2, [r3, #0]
 800bce2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d10a      	bne.n	800bd00 <USB_EPStartXfer+0x87a>
 800bcea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcec:	881b      	ldrh	r3, [r3, #0]
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcf8:	b29a      	uxth	r2, r3
 800bcfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcfc:	801a      	strh	r2, [r3, #0]
 800bcfe:	e063      	b.n	800bdc8 <USB_EPStartXfer+0x942>
 800bd00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd04:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd06:	d81c      	bhi.n	800bd42 <USB_EPStartXfer+0x8bc>
 800bd08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd0c:	085b      	lsrs	r3, r3, #1
 800bd0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd16:	f003 0301 	and.w	r3, r3, #1
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d004      	beq.n	800bd28 <USB_EPStartXfer+0x8a2>
 800bd1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd22:	3301      	adds	r3, #1
 800bd24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd2a:	881b      	ldrh	r3, [r3, #0]
 800bd2c:	b29a      	uxth	r2, r3
 800bd2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	029b      	lsls	r3, r3, #10
 800bd36:	b29b      	uxth	r3, r3
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	b29a      	uxth	r2, r3
 800bd3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd3e:	801a      	strh	r2, [r3, #0]
 800bd40:	e042      	b.n	800bdc8 <USB_EPStartXfer+0x942>
 800bd42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd46:	095b      	lsrs	r3, r3, #5
 800bd48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd50:	f003 031f 	and.w	r3, r3, #31
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d104      	bne.n	800bd62 <USB_EPStartXfer+0x8dc>
 800bd58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd5c:	3b01      	subs	r3, #1
 800bd5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd64:	881b      	ldrh	r3, [r3, #0]
 800bd66:	b29a      	uxth	r2, r3
 800bd68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd6c:	b29b      	uxth	r3, r3
 800bd6e:	029b      	lsls	r3, r3, #10
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	4313      	orrs	r3, r2
 800bd74:	b29b      	uxth	r3, r3
 800bd76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd7e:	b29a      	uxth	r2, r3
 800bd80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd82:	801a      	strh	r2, [r3, #0]
 800bd84:	e020      	b.n	800bdc8 <USB_EPStartXfer+0x942>
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	785b      	ldrb	r3, [r3, #1]
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	d11c      	bne.n	800bdc8 <USB_EPStartXfer+0x942>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	461a      	mov	r2, r3
 800bd9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bda2:	4413      	add	r3, r2
 800bda4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	781b      	ldrb	r3, [r3, #0]
 800bdac:	00da      	lsls	r2, r3, #3
 800bdae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bdb2:	4413      	add	r3, r2
 800bdb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bdb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bdbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdc0:	b29a      	uxth	r2, r3
 800bdc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bdc6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	891b      	ldrh	r3, [r3, #8]
 800bdcc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	6959      	ldr	r1, [r3, #20]
 800bdd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdd8:	b29b      	uxth	r3, r3
 800bdda:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f000 fa35 	bl	800c24e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	009b      	lsls	r3, r3, #2
 800bdec:	4413      	add	r3, r2
 800bdee:	881b      	ldrh	r3, [r3, #0]
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bdfa:	817b      	strh	r3, [r7, #10]
 800bdfc:	897b      	ldrh	r3, [r7, #10]
 800bdfe:	f083 0310 	eor.w	r3, r3, #16
 800be02:	817b      	strh	r3, [r7, #10]
 800be04:	897b      	ldrh	r3, [r7, #10]
 800be06:	f083 0320 	eor.w	r3, r3, #32
 800be0a:	817b      	strh	r3, [r7, #10]
 800be0c:	687a      	ldr	r2, [r7, #4]
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	009b      	lsls	r3, r3, #2
 800be14:	441a      	add	r2, r3
 800be16:	897b      	ldrh	r3, [r7, #10]
 800be18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be28:	b29b      	uxth	r3, r3
 800be2a:	8013      	strh	r3, [r2, #0]
 800be2c:	e0d5      	b.n	800bfda <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	7b1b      	ldrb	r3, [r3, #12]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d156      	bne.n	800bee4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	699b      	ldr	r3, [r3, #24]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d122      	bne.n	800be84 <USB_EPStartXfer+0x9fe>
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	78db      	ldrb	r3, [r3, #3]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d11e      	bne.n	800be84 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800be46:	687a      	ldr	r2, [r7, #4]
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4413      	add	r3, r2
 800be50:	881b      	ldrh	r3, [r3, #0]
 800be52:	b29b      	uxth	r3, r3
 800be54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be5c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	441a      	add	r2, r3
 800be6a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800be6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be76:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800be7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be7e:	b29b      	uxth	r3, r3
 800be80:	8013      	strh	r3, [r2, #0]
 800be82:	e01d      	b.n	800bec0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800be84:	687a      	ldr	r2, [r7, #4]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	781b      	ldrb	r3, [r3, #0]
 800be8a:	009b      	lsls	r3, r3, #2
 800be8c:	4413      	add	r3, r2
 800be8e:	881b      	ldrh	r3, [r3, #0]
 800be90:	b29b      	uxth	r3, r3
 800be92:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800be96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be9a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	441a      	add	r2, r3
 800bea8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800beac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800beb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800beb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800beb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bebc:	b29b      	uxth	r3, r3
 800bebe:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	699a      	ldr	r2, [r3, #24]
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	691b      	ldr	r3, [r3, #16]
 800bec8:	429a      	cmp	r2, r3
 800beca:	d907      	bls.n	800bedc <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	699a      	ldr	r2, [r3, #24]
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	691b      	ldr	r3, [r3, #16]
 800bed4:	1ad2      	subs	r2, r2, r3
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	619a      	str	r2, [r3, #24]
 800beda:	e054      	b.n	800bf86 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	2200      	movs	r2, #0
 800bee0:	619a      	str	r2, [r3, #24]
 800bee2:	e050      	b.n	800bf86 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	78db      	ldrb	r3, [r3, #3]
 800bee8:	2b02      	cmp	r3, #2
 800beea:	d142      	bne.n	800bf72 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	69db      	ldr	r3, [r3, #28]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d048      	beq.n	800bf86 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	4413      	add	r3, r2
 800befe:	881b      	ldrh	r3, [r3, #0]
 800bf00:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bf04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d005      	beq.n	800bf1c <USB_EPStartXfer+0xa96>
 800bf10:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d10b      	bne.n	800bf34 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bf1c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d12e      	bne.n	800bf86 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bf28:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d128      	bne.n	800bf86 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	781b      	ldrb	r3, [r3, #0]
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	4413      	add	r3, r2
 800bf3e:	881b      	ldrh	r3, [r3, #0]
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf4a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	441a      	add	r2, r3
 800bf58:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800bf5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf68:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	8013      	strh	r3, [r2, #0]
 800bf70:	e009      	b.n	800bf86 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	78db      	ldrb	r3, [r3, #3]
 800bf76:	2b01      	cmp	r3, #1
 800bf78:	d103      	bne.n	800bf82 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	619a      	str	r2, [r3, #24]
 800bf80:	e001      	b.n	800bf86 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bf82:	2301      	movs	r3, #1
 800bf84:	e02a      	b.n	800bfdc <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bf86:	687a      	ldr	r2, [r7, #4]
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	4413      	add	r3, r2
 800bf90:	881b      	ldrh	r3, [r3, #0]
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bf98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfa0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfa4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bfa8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfb0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bfb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	441a      	add	r2, r3
 800bfc2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	37b0      	adds	r7, #176	@ 0xb0
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b085      	sub	sp, #20
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
 800bfec:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	785b      	ldrb	r3, [r3, #1]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d020      	beq.n	800c038 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bff6:	687a      	ldr	r2, [r7, #4]
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	4413      	add	r3, r2
 800c000:	881b      	ldrh	r3, [r3, #0]
 800c002:	b29b      	uxth	r3, r3
 800c004:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c008:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c00c:	81bb      	strh	r3, [r7, #12]
 800c00e:	89bb      	ldrh	r3, [r7, #12]
 800c010:	f083 0310 	eor.w	r3, r3, #16
 800c014:	81bb      	strh	r3, [r7, #12]
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	441a      	add	r2, r3
 800c020:	89bb      	ldrh	r3, [r7, #12]
 800c022:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c026:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c02a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c02e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c032:	b29b      	uxth	r3, r3
 800c034:	8013      	strh	r3, [r2, #0]
 800c036:	e01f      	b.n	800c078 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	009b      	lsls	r3, r3, #2
 800c040:	4413      	add	r3, r2
 800c042:	881b      	ldrh	r3, [r3, #0]
 800c044:	b29b      	uxth	r3, r3
 800c046:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c04a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c04e:	81fb      	strh	r3, [r7, #14]
 800c050:	89fb      	ldrh	r3, [r7, #14]
 800c052:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c056:	81fb      	strh	r3, [r7, #14]
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	441a      	add	r2, r3
 800c062:	89fb      	ldrh	r3, [r7, #14]
 800c064:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c068:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c06c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c074:	b29b      	uxth	r3, r3
 800c076:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3714      	adds	r7, #20
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr

0800c086 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c086:	b480      	push	{r7}
 800c088:	b087      	sub	sp, #28
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	6078      	str	r0, [r7, #4]
 800c08e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	785b      	ldrb	r3, [r3, #1]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d04c      	beq.n	800c132 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c098:	687a      	ldr	r2, [r7, #4]
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	781b      	ldrb	r3, [r3, #0]
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	4413      	add	r3, r2
 800c0a2:	881b      	ldrh	r3, [r3, #0]
 800c0a4:	823b      	strh	r3, [r7, #16]
 800c0a6:	8a3b      	ldrh	r3, [r7, #16]
 800c0a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d01b      	beq.n	800c0e8 <USB_EPClearStall+0x62>
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	781b      	ldrb	r3, [r3, #0]
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	4413      	add	r3, r2
 800c0ba:	881b      	ldrh	r3, [r3, #0]
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0c6:	81fb      	strh	r3, [r7, #14]
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	009b      	lsls	r3, r3, #2
 800c0d0:	441a      	add	r2, r3
 800c0d2:	89fb      	ldrh	r3, [r7, #14]
 800c0d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	78db      	ldrb	r3, [r3, #3]
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	d06c      	beq.n	800c1ca <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	009b      	lsls	r3, r3, #2
 800c0f8:	4413      	add	r3, r2
 800c0fa:	881b      	ldrh	r3, [r3, #0]
 800c0fc:	b29b      	uxth	r3, r3
 800c0fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c106:	81bb      	strh	r3, [r7, #12]
 800c108:	89bb      	ldrh	r3, [r7, #12]
 800c10a:	f083 0320 	eor.w	r3, r3, #32
 800c10e:	81bb      	strh	r3, [r7, #12]
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	441a      	add	r2, r3
 800c11a:	89bb      	ldrh	r3, [r7, #12]
 800c11c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c120:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c124:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	8013      	strh	r3, [r2, #0]
 800c130:	e04b      	b.n	800c1ca <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c132:	687a      	ldr	r2, [r7, #4]
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	4413      	add	r3, r2
 800c13c:	881b      	ldrh	r3, [r3, #0]
 800c13e:	82fb      	strh	r3, [r7, #22]
 800c140:	8afb      	ldrh	r3, [r7, #22]
 800c142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c146:	2b00      	cmp	r3, #0
 800c148:	d01b      	beq.n	800c182 <USB_EPClearStall+0xfc>
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	781b      	ldrb	r3, [r3, #0]
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	4413      	add	r3, r2
 800c154:	881b      	ldrh	r3, [r3, #0]
 800c156:	b29b      	uxth	r3, r3
 800c158:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c15c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c160:	82bb      	strh	r3, [r7, #20]
 800c162:	687a      	ldr	r2, [r7, #4]
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	009b      	lsls	r3, r3, #2
 800c16a:	441a      	add	r2, r3
 800c16c:	8abb      	ldrh	r3, [r7, #20]
 800c16e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c172:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c176:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c17a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c17e:	b29b      	uxth	r3, r3
 800c180:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c182:	687a      	ldr	r2, [r7, #4]
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	009b      	lsls	r3, r3, #2
 800c18a:	4413      	add	r3, r2
 800c18c:	881b      	ldrh	r3, [r3, #0]
 800c18e:	b29b      	uxth	r3, r3
 800c190:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c198:	827b      	strh	r3, [r7, #18]
 800c19a:	8a7b      	ldrh	r3, [r7, #18]
 800c19c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c1a0:	827b      	strh	r3, [r7, #18]
 800c1a2:	8a7b      	ldrh	r3, [r7, #18]
 800c1a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c1a8:	827b      	strh	r3, [r7, #18]
 800c1aa:	687a      	ldr	r2, [r7, #4]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	441a      	add	r2, r3
 800c1b4:	8a7b      	ldrh	r3, [r7, #18]
 800c1b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c1ca:	2300      	movs	r3, #0
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	371c      	adds	r7, #28
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b083      	sub	sp, #12
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c1e4:	78fb      	ldrb	r3, [r7, #3]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d103      	bne.n	800c1f2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2280      	movs	r2, #128	@ 0x80
 800c1ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c1f2:	2300      	movs	r3, #0
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	370c      	adds	r7, #12
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fe:	4770      	bx	lr

0800c200 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c200:	b480      	push	{r7}
 800c202:	b083      	sub	sp, #12
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c20e:	b29b      	uxth	r3, r3
 800c210:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c214:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c218:	b29a      	uxth	r2, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c220:	2300      	movs	r3, #0
}
 800c222:	4618      	mov	r0, r3
 800c224:	370c      	adds	r7, #12
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr

0800c22e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c22e:	b480      	push	{r7}
 800c230:	b085      	sub	sp, #20
 800c232:	af00      	add	r7, sp, #0
 800c234:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c240:	68fb      	ldr	r3, [r7, #12]
}
 800c242:	4618      	mov	r0, r3
 800c244:	3714      	adds	r7, #20
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr

0800c24e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c24e:	b480      	push	{r7}
 800c250:	b08b      	sub	sp, #44	@ 0x2c
 800c252:	af00      	add	r7, sp, #0
 800c254:	60f8      	str	r0, [r7, #12]
 800c256:	60b9      	str	r1, [r7, #8]
 800c258:	4611      	mov	r1, r2
 800c25a:	461a      	mov	r2, r3
 800c25c:	460b      	mov	r3, r1
 800c25e:	80fb      	strh	r3, [r7, #6]
 800c260:	4613      	mov	r3, r2
 800c262:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c264:	88bb      	ldrh	r3, [r7, #4]
 800c266:	3301      	adds	r3, #1
 800c268:	085b      	lsrs	r3, r3, #1
 800c26a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c274:	88fa      	ldrh	r2, [r7, #6]
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	4413      	add	r3, r2
 800c27a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c27e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c280:	69bb      	ldr	r3, [r7, #24]
 800c282:	627b      	str	r3, [r7, #36]	@ 0x24
 800c284:	e01c      	b.n	800c2c0 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c286:	69fb      	ldr	r3, [r7, #28]
 800c288:	781b      	ldrb	r3, [r3, #0]
 800c28a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	3301      	adds	r3, #1
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	b21b      	sxth	r3, r3
 800c294:	021b      	lsls	r3, r3, #8
 800c296:	b21a      	sxth	r2, r3
 800c298:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c29c:	4313      	orrs	r3, r2
 800c29e:	b21b      	sxth	r3, r3
 800c2a0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c2a2:	6a3b      	ldr	r3, [r7, #32]
 800c2a4:	8a7a      	ldrh	r2, [r7, #18]
 800c2a6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c2a8:	6a3b      	ldr	r3, [r7, #32]
 800c2aa:	3302      	adds	r3, #2
 800c2ac:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c2b4:	69fb      	ldr	r3, [r7, #28]
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2bc:	3b01      	subs	r3, #1
 800c2be:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d1df      	bne.n	800c286 <USB_WritePMA+0x38>
  }
}
 800c2c6:	bf00      	nop
 800c2c8:	bf00      	nop
 800c2ca:	372c      	adds	r7, #44	@ 0x2c
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b08b      	sub	sp, #44	@ 0x2c
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	60f8      	str	r0, [r7, #12]
 800c2dc:	60b9      	str	r1, [r7, #8]
 800c2de:	4611      	mov	r1, r2
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	80fb      	strh	r3, [r7, #6]
 800c2e6:	4613      	mov	r3, r2
 800c2e8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c2ea:	88bb      	ldrh	r3, [r7, #4]
 800c2ec:	085b      	lsrs	r3, r3, #1
 800c2ee:	b29b      	uxth	r3, r3
 800c2f0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c2f6:	68bb      	ldr	r3, [r7, #8]
 800c2f8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c2fa:	88fa      	ldrh	r2, [r7, #6]
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	4413      	add	r3, r2
 800c300:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c304:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c306:	69bb      	ldr	r3, [r7, #24]
 800c308:	627b      	str	r3, [r7, #36]	@ 0x24
 800c30a:	e018      	b.n	800c33e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c30c:	6a3b      	ldr	r3, [r7, #32]
 800c30e:	881b      	ldrh	r3, [r3, #0]
 800c310:	b29b      	uxth	r3, r3
 800c312:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c314:	6a3b      	ldr	r3, [r7, #32]
 800c316:	3302      	adds	r3, #2
 800c318:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	b2da      	uxtb	r2, r3
 800c31e:	69fb      	ldr	r3, [r7, #28]
 800c320:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c322:	69fb      	ldr	r3, [r7, #28]
 800c324:	3301      	adds	r3, #1
 800c326:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	0a1b      	lsrs	r3, r3, #8
 800c32c:	b2da      	uxtb	r2, r3
 800c32e:	69fb      	ldr	r3, [r7, #28]
 800c330:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c332:	69fb      	ldr	r3, [r7, #28]
 800c334:	3301      	adds	r3, #1
 800c336:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c33a:	3b01      	subs	r3, #1
 800c33c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c340:	2b00      	cmp	r3, #0
 800c342:	d1e3      	bne.n	800c30c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c344:	88bb      	ldrh	r3, [r7, #4]
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d007      	beq.n	800c360 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c350:	6a3b      	ldr	r3, [r7, #32]
 800c352:	881b      	ldrh	r3, [r3, #0]
 800c354:	b29b      	uxth	r3, r3
 800c356:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	69fb      	ldr	r3, [r7, #28]
 800c35e:	701a      	strb	r2, [r3, #0]
  }
}
 800c360:	bf00      	nop
 800c362:	372c      	adds	r7, #44	@ 0x2c
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	460b      	mov	r3, r1
 800c376:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c378:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c37c:	f002 f8a6 	bl	800e4cc <USBD_static_malloc>
 800c380:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d105      	bne.n	800c394 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2200      	movs	r2, #0
 800c38c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c390:	2302      	movs	r3, #2
 800c392:	e066      	b.n	800c462 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	7c1b      	ldrb	r3, [r3, #16]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d119      	bne.n	800c3d8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3a8:	2202      	movs	r2, #2
 800c3aa:	2181      	movs	r1, #129	@ 0x81
 800c3ac:	6878      	ldr	r0, [r7, #4]
 800c3ae:	f001 ff34 	bl	800e21a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2201      	movs	r2, #1
 800c3b6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c3b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3bc:	2202      	movs	r2, #2
 800c3be:	2101      	movs	r1, #1
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f001 ff2a 	bl	800e21a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2210      	movs	r2, #16
 800c3d2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c3d6:	e016      	b.n	800c406 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3d8:	2340      	movs	r3, #64	@ 0x40
 800c3da:	2202      	movs	r2, #2
 800c3dc:	2181      	movs	r1, #129	@ 0x81
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f001 ff1b 	bl	800e21a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c3ea:	2340      	movs	r3, #64	@ 0x40
 800c3ec:	2202      	movs	r2, #2
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f001 ff12 	bl	800e21a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2210      	movs	r2, #16
 800c402:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c406:	2308      	movs	r3, #8
 800c408:	2203      	movs	r2, #3
 800c40a:	2182      	movs	r1, #130	@ 0x82
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f001 ff04 	bl	800e21a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2201      	movs	r2, #1
 800c416:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2200      	movs	r2, #0
 800c430:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	7c1b      	ldrb	r3, [r3, #16]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d109      	bne.n	800c450 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c442:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c446:	2101      	movs	r1, #1
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f001 ffd5 	bl	800e3f8 <USBD_LL_PrepareReceive>
 800c44e:	e007      	b.n	800c460 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c456:	2340      	movs	r3, #64	@ 0x40
 800c458:	2101      	movs	r1, #1
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f001 ffcc 	bl	800e3f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c460:	2300      	movs	r3, #0
}
 800c462:	4618      	mov	r0, r3
 800c464:	3710      	adds	r7, #16
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}

0800c46a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b082      	sub	sp, #8
 800c46e:	af00      	add	r7, sp, #0
 800c470:	6078      	str	r0, [r7, #4]
 800c472:	460b      	mov	r3, r1
 800c474:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c476:	2181      	movs	r1, #129	@ 0x81
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f001 fef4 	bl	800e266 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c484:	2101      	movs	r1, #1
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f001 feed 	bl	800e266 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c494:	2182      	movs	r1, #130	@ 0x82
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f001 fee5 	bl	800e266 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d00e      	beq.n	800c4d4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f002 f80e 	bl	800e4e8 <USBD_static_free>
    pdev->pClassData = NULL;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c4d4:	2300      	movs	r3, #0
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3708      	adds	r7, #8
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
	...

0800c4e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d101      	bne.n	800c508 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c504:	2303      	movs	r3, #3
 800c506:	e0af      	b.n	800c668 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	781b      	ldrb	r3, [r3, #0]
 800c50c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c510:	2b00      	cmp	r3, #0
 800c512:	d03f      	beq.n	800c594 <USBD_CDC_Setup+0xb4>
 800c514:	2b20      	cmp	r3, #32
 800c516:	f040 809f 	bne.w	800c658 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	88db      	ldrh	r3, [r3, #6]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d02e      	beq.n	800c580 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	b25b      	sxtb	r3, r3
 800c528:	2b00      	cmp	r3, #0
 800c52a:	da16      	bge.n	800c55a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	683a      	ldr	r2, [r7, #0]
 800c536:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c538:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c53a:	683a      	ldr	r2, [r7, #0]
 800c53c:	88d2      	ldrh	r2, [r2, #6]
 800c53e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	88db      	ldrh	r3, [r3, #6]
 800c544:	2b07      	cmp	r3, #7
 800c546:	bf28      	it	cs
 800c548:	2307      	movcs	r3, #7
 800c54a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	89fa      	ldrh	r2, [r7, #14]
 800c550:	4619      	mov	r1, r3
 800c552:	6878      	ldr	r0, [r7, #4]
 800c554:	f001 fa9f 	bl	800da96 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c558:	e085      	b.n	800c666 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	785a      	ldrb	r2, [r3, #1]
 800c55e:	693b      	ldr	r3, [r7, #16]
 800c560:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	88db      	ldrh	r3, [r3, #6]
 800c568:	b2da      	uxtb	r2, r3
 800c56a:	693b      	ldr	r3, [r7, #16]
 800c56c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c570:	6939      	ldr	r1, [r7, #16]
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	88db      	ldrh	r3, [r3, #6]
 800c576:	461a      	mov	r2, r3
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f001 fab8 	bl	800daee <USBD_CtlPrepareRx>
      break;
 800c57e:	e072      	b.n	800c666 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	683a      	ldr	r2, [r7, #0]
 800c58a:	7850      	ldrb	r0, [r2, #1]
 800c58c:	2200      	movs	r2, #0
 800c58e:	6839      	ldr	r1, [r7, #0]
 800c590:	4798      	blx	r3
      break;
 800c592:	e068      	b.n	800c666 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	785b      	ldrb	r3, [r3, #1]
 800c598:	2b0b      	cmp	r3, #11
 800c59a:	d852      	bhi.n	800c642 <USBD_CDC_Setup+0x162>
 800c59c:	a201      	add	r2, pc, #4	@ (adr r2, 800c5a4 <USBD_CDC_Setup+0xc4>)
 800c59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5a2:	bf00      	nop
 800c5a4:	0800c5d5 	.word	0x0800c5d5
 800c5a8:	0800c651 	.word	0x0800c651
 800c5ac:	0800c643 	.word	0x0800c643
 800c5b0:	0800c643 	.word	0x0800c643
 800c5b4:	0800c643 	.word	0x0800c643
 800c5b8:	0800c643 	.word	0x0800c643
 800c5bc:	0800c643 	.word	0x0800c643
 800c5c0:	0800c643 	.word	0x0800c643
 800c5c4:	0800c643 	.word	0x0800c643
 800c5c8:	0800c643 	.word	0x0800c643
 800c5cc:	0800c5ff 	.word	0x0800c5ff
 800c5d0:	0800c629 	.word	0x0800c629
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	2b03      	cmp	r3, #3
 800c5de:	d107      	bne.n	800c5f0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c5e0:	f107 030a 	add.w	r3, r7, #10
 800c5e4:	2202      	movs	r2, #2
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f001 fa54 	bl	800da96 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5ee:	e032      	b.n	800c656 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c5f0:	6839      	ldr	r1, [r7, #0]
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f001 f9de 	bl	800d9b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800c5f8:	2303      	movs	r3, #3
 800c5fa:	75fb      	strb	r3, [r7, #23]
          break;
 800c5fc:	e02b      	b.n	800c656 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c604:	b2db      	uxtb	r3, r3
 800c606:	2b03      	cmp	r3, #3
 800c608:	d107      	bne.n	800c61a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c60a:	f107 030d 	add.w	r3, r7, #13
 800c60e:	2201      	movs	r2, #1
 800c610:	4619      	mov	r1, r3
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f001 fa3f 	bl	800da96 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c618:	e01d      	b.n	800c656 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c61a:	6839      	ldr	r1, [r7, #0]
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f001 f9c9 	bl	800d9b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800c622:	2303      	movs	r3, #3
 800c624:	75fb      	strb	r3, [r7, #23]
          break;
 800c626:	e016      	b.n	800c656 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c62e:	b2db      	uxtb	r3, r3
 800c630:	2b03      	cmp	r3, #3
 800c632:	d00f      	beq.n	800c654 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c634:	6839      	ldr	r1, [r7, #0]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f001 f9bc 	bl	800d9b4 <USBD_CtlError>
            ret = USBD_FAIL;
 800c63c:	2303      	movs	r3, #3
 800c63e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c640:	e008      	b.n	800c654 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c642:	6839      	ldr	r1, [r7, #0]
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	f001 f9b5 	bl	800d9b4 <USBD_CtlError>
          ret = USBD_FAIL;
 800c64a:	2303      	movs	r3, #3
 800c64c:	75fb      	strb	r3, [r7, #23]
          break;
 800c64e:	e002      	b.n	800c656 <USBD_CDC_Setup+0x176>
          break;
 800c650:	bf00      	nop
 800c652:	e008      	b.n	800c666 <USBD_CDC_Setup+0x186>
          break;
 800c654:	bf00      	nop
      }
      break;
 800c656:	e006      	b.n	800c666 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c658:	6839      	ldr	r1, [r7, #0]
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f001 f9aa 	bl	800d9b4 <USBD_CtlError>
      ret = USBD_FAIL;
 800c660:	2303      	movs	r3, #3
 800c662:	75fb      	strb	r3, [r7, #23]
      break;
 800c664:	bf00      	nop
  }

  return (uint8_t)ret;
 800c666:	7dfb      	ldrb	r3, [r7, #23]
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3718      	adds	r7, #24
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b084      	sub	sp, #16
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	460b      	mov	r3, r1
 800c67a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c682:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d101      	bne.n	800c692 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c68e:	2303      	movs	r3, #3
 800c690:	e04f      	b.n	800c732 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c698:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c69a:	78fa      	ldrb	r2, [r7, #3]
 800c69c:	6879      	ldr	r1, [r7, #4]
 800c69e:	4613      	mov	r3, r2
 800c6a0:	009b      	lsls	r3, r3, #2
 800c6a2:	4413      	add	r3, r2
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	440b      	add	r3, r1
 800c6a8:	3318      	adds	r3, #24
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d029      	beq.n	800c704 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c6b0:	78fa      	ldrb	r2, [r7, #3]
 800c6b2:	6879      	ldr	r1, [r7, #4]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	4413      	add	r3, r2
 800c6ba:	009b      	lsls	r3, r3, #2
 800c6bc:	440b      	add	r3, r1
 800c6be:	3318      	adds	r3, #24
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	78f9      	ldrb	r1, [r7, #3]
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	009b      	lsls	r3, r3, #2
 800c6ca:	440b      	add	r3, r1
 800c6cc:	00db      	lsls	r3, r3, #3
 800c6ce:	4403      	add	r3, r0
 800c6d0:	3320      	adds	r3, #32
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	fbb2 f1f3 	udiv	r1, r2, r3
 800c6d8:	fb01 f303 	mul.w	r3, r1, r3
 800c6dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d110      	bne.n	800c704 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c6e2:	78fa      	ldrb	r2, [r7, #3]
 800c6e4:	6879      	ldr	r1, [r7, #4]
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	4413      	add	r3, r2
 800c6ec:	009b      	lsls	r3, r3, #2
 800c6ee:	440b      	add	r3, r1
 800c6f0:	3318      	adds	r3, #24
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c6f6:	78f9      	ldrb	r1, [r7, #3]
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f001 fe5a 	bl	800e3b6 <USBD_LL_Transmit>
 800c702:	e015      	b.n	800c730 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	2200      	movs	r2, #0
 800c708:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c712:	691b      	ldr	r3, [r3, #16]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d00b      	beq.n	800c730 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c71e:	691b      	ldr	r3, [r3, #16]
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c726:	68ba      	ldr	r2, [r7, #8]
 800c728:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c72c:	78fa      	ldrb	r2, [r7, #3]
 800c72e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3710      	adds	r7, #16
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}

0800c73a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b084      	sub	sp, #16
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	460b      	mov	r3, r1
 800c744:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c74c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c754:	2b00      	cmp	r3, #0
 800c756:	d101      	bne.n	800c75c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c758:	2303      	movs	r3, #3
 800c75a:	e015      	b.n	800c788 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	4619      	mov	r1, r3
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f001 fe6a 	bl	800e43a <USBD_LL_GetRxDataSize>
 800c766:	4602      	mov	r2, r0
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c774:	68db      	ldr	r3, [r3, #12]
 800c776:	68fa      	ldr	r2, [r7, #12]
 800c778:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c77c:	68fa      	ldr	r2, [r7, #12]
 800c77e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c782:	4611      	mov	r1, r2
 800c784:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c786:	2300      	movs	r3, #0
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3710      	adds	r7, #16
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c79e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d101      	bne.n	800c7aa <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	e01a      	b.n	800c7e0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d014      	beq.n	800c7de <USBD_CDC_EP0_RxReady+0x4e>
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c7ba:	2bff      	cmp	r3, #255	@ 0xff
 800c7bc:	d00f      	beq.n	800c7de <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	68fa      	ldr	r2, [r7, #12]
 800c7c8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800c7cc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c7ce:	68fa      	ldr	r2, [r7, #12]
 800c7d0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	22ff      	movs	r2, #255	@ 0xff
 800c7da:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c7de:	2300      	movs	r3, #0
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3710      	adds	r7, #16
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b083      	sub	sp, #12
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2243      	movs	r2, #67	@ 0x43
 800c7f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c7f6:	4b03      	ldr	r3, [pc, #12]	@ (800c804 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	370c      	adds	r7, #12
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr
 800c804:	20000094 	.word	0x20000094

0800c808 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c808:	b480      	push	{r7}
 800c80a:	b083      	sub	sp, #12
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2243      	movs	r2, #67	@ 0x43
 800c814:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c816:	4b03      	ldr	r3, [pc, #12]	@ (800c824 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c818:	4618      	mov	r0, r3
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr
 800c824:	20000050 	.word	0x20000050

0800c828 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c828:	b480      	push	{r7}
 800c82a:	b083      	sub	sp, #12
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2243      	movs	r2, #67	@ 0x43
 800c834:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c836:	4b03      	ldr	r3, [pc, #12]	@ (800c844 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c838:	4618      	mov	r0, r3
 800c83a:	370c      	adds	r7, #12
 800c83c:	46bd      	mov	sp, r7
 800c83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c842:	4770      	bx	lr
 800c844:	200000d8 	.word	0x200000d8

0800c848 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c848:	b480      	push	{r7}
 800c84a:	b083      	sub	sp, #12
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	220a      	movs	r2, #10
 800c854:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c856:	4b03      	ldr	r3, [pc, #12]	@ (800c864 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c858:	4618      	mov	r0, r3
 800c85a:	370c      	adds	r7, #12
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr
 800c864:	2000000c 	.word	0x2000000c

0800c868 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
 800c870:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d101      	bne.n	800c87c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c878:	2303      	movs	r3, #3
 800c87a:	e004      	b.n	800c886 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	683a      	ldr	r2, [r7, #0]
 800c880:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800c884:	2300      	movs	r3, #0
}
 800c886:	4618      	mov	r0, r3
 800c888:	370c      	adds	r7, #12
 800c88a:	46bd      	mov	sp, r7
 800c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c890:	4770      	bx	lr

0800c892 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c892:	b480      	push	{r7}
 800c894:	b087      	sub	sp, #28
 800c896:	af00      	add	r7, sp, #0
 800c898:	60f8      	str	r0, [r7, #12]
 800c89a:	60b9      	str	r1, [r7, #8]
 800c89c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8a4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d101      	bne.n	800c8b0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c8ac:	2303      	movs	r3, #3
 800c8ae:	e008      	b.n	800c8c2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	68ba      	ldr	r2, [r7, #8]
 800c8b4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	687a      	ldr	r2, [r7, #4]
 800c8bc:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c8c0:	2300      	movs	r3, #0
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	371c      	adds	r7, #28
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8cc:	4770      	bx	lr

0800c8ce <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c8ce:	b480      	push	{r7}
 800c8d0:	b085      	sub	sp, #20
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	6078      	str	r0, [r7, #4]
 800c8d6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8de:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d101      	bne.n	800c8ea <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c8e6:	2303      	movs	r3, #3
 800c8e8:	e004      	b.n	800c8f4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	683a      	ldr	r2, [r7, #0]
 800c8ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c8f2:	2300      	movs	r3, #0
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3714      	adds	r7, #20
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr

0800c900 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b084      	sub	sp, #16
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c90e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c916:	2b00      	cmp	r3, #0
 800c918:	d101      	bne.n	800c91e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c91a:	2303      	movs	r3, #3
 800c91c:	e016      	b.n	800c94c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	7c1b      	ldrb	r3, [r3, #16]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d109      	bne.n	800c93a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c92c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c930:	2101      	movs	r1, #1
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f001 fd60 	bl	800e3f8 <USBD_LL_PrepareReceive>
 800c938:	e007      	b.n	800c94a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c940:	2340      	movs	r3, #64	@ 0x40
 800c942:	2101      	movs	r1, #1
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f001 fd57 	bl	800e3f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c94a:	2300      	movs	r3, #0
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3710      	adds	r7, #16
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}

0800c954 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b086      	sub	sp, #24
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	4613      	mov	r3, r2
 800c960:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d101      	bne.n	800c96c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c968:	2303      	movs	r3, #3
 800c96a:	e01f      	b.n	800c9ac <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	2200      	movs	r2, #0
 800c970:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2200      	movs	r2, #0
 800c978:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2200      	movs	r2, #0
 800c980:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d003      	beq.n	800c992 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	68ba      	ldr	r2, [r7, #8]
 800c98e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2201      	movs	r2, #1
 800c996:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	79fa      	ldrb	r2, [r7, #7]
 800c99e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c9a0:	68f8      	ldr	r0, [r7, #12]
 800c9a2:	f001 fbbf 	bl	800e124 <USBD_LL_Init>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c9aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d101      	bne.n	800c9cc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	e016      	b.n	800c9fa <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	683a      	ldr	r2, [r7, #0]
 800c9d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d00b      	beq.n	800c9f8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9e8:	f107 020e 	add.w	r2, r7, #14
 800c9ec:	4610      	mov	r0, r2
 800c9ee:	4798      	blx	r3
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c9f8:	2300      	movs	r3, #0
}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	3710      	adds	r7, #16
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}

0800ca02 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ca02:	b580      	push	{r7, lr}
 800ca04:	b082      	sub	sp, #8
 800ca06:	af00      	add	r7, sp, #0
 800ca08:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f001 fbea 	bl	800e1e4 <USBD_LL_Start>
 800ca10:	4603      	mov	r3, r0
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3708      	adds	r7, #8
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}

0800ca1a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ca1a:	b480      	push	{r7}
 800ca1c:	b083      	sub	sp, #12
 800ca1e:	af00      	add	r7, sp, #0
 800ca20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	370c      	adds	r7, #12
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr

0800ca30 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
 800ca38:	460b      	mov	r3, r1
 800ca3a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ca3c:	2303      	movs	r3, #3
 800ca3e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d009      	beq.n	800ca5e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	78fa      	ldrb	r2, [r7, #3]
 800ca54:	4611      	mov	r1, r2
 800ca56:	6878      	ldr	r0, [r7, #4]
 800ca58:	4798      	blx	r3
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ca5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3710      	adds	r7, #16
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}

0800ca68 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	460b      	mov	r3, r1
 800ca72:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d007      	beq.n	800ca8e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca84:	685b      	ldr	r3, [r3, #4]
 800ca86:	78fa      	ldrb	r2, [r7, #3]
 800ca88:	4611      	mov	r1, r2
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	4798      	blx	r3
  }

  return USBD_OK;
 800ca8e:	2300      	movs	r3, #0
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3708      	adds	r7, #8
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}

0800ca98 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800caa8:	6839      	ldr	r1, [r7, #0]
 800caaa:	4618      	mov	r0, r3
 800caac:	f000 ff48 	bl	800d940 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cabe:	461a      	mov	r2, r3
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cacc:	f003 031f 	and.w	r3, r3, #31
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d01a      	beq.n	800cb0a <USBD_LL_SetupStage+0x72>
 800cad4:	2b02      	cmp	r3, #2
 800cad6:	d822      	bhi.n	800cb1e <USBD_LL_SetupStage+0x86>
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d002      	beq.n	800cae2 <USBD_LL_SetupStage+0x4a>
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d00a      	beq.n	800caf6 <USBD_LL_SetupStage+0x5e>
 800cae0:	e01d      	b.n	800cb1e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cae8:	4619      	mov	r1, r3
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f000 f9f0 	bl	800ced0 <USBD_StdDevReq>
 800caf0:	4603      	mov	r3, r0
 800caf2:	73fb      	strb	r3, [r7, #15]
      break;
 800caf4:	e020      	b.n	800cb38 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cafc:	4619      	mov	r1, r3
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f000 fa54 	bl	800cfac <USBD_StdItfReq>
 800cb04:	4603      	mov	r3, r0
 800cb06:	73fb      	strb	r3, [r7, #15]
      break;
 800cb08:	e016      	b.n	800cb38 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb10:	4619      	mov	r1, r3
 800cb12:	6878      	ldr	r0, [r7, #4]
 800cb14:	f000 fa93 	bl	800d03e <USBD_StdEPReq>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	73fb      	strb	r3, [r7, #15]
      break;
 800cb1c:	e00c      	b.n	800cb38 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb24:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cb28:	b2db      	uxtb	r3, r3
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f001 fbb9 	bl	800e2a4 <USBD_LL_StallEP>
 800cb32:	4603      	mov	r3, r0
 800cb34:	73fb      	strb	r3, [r7, #15]
      break;
 800cb36:	bf00      	nop
  }

  return ret;
 800cb38:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3710      	adds	r7, #16
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}

0800cb42 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cb42:	b580      	push	{r7, lr}
 800cb44:	b086      	sub	sp, #24
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	60f8      	str	r0, [r7, #12]
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	607a      	str	r2, [r7, #4]
 800cb4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cb50:	7afb      	ldrb	r3, [r7, #11]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d138      	bne.n	800cbc8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cb5c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cb64:	2b03      	cmp	r3, #3
 800cb66:	d14a      	bne.n	800cbfe <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	689a      	ldr	r2, [r3, #8]
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	68db      	ldr	r3, [r3, #12]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d913      	bls.n	800cb9c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	689a      	ldr	r2, [r3, #8]
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	68db      	ldr	r3, [r3, #12]
 800cb7c:	1ad2      	subs	r2, r2, r3
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cb82:	693b      	ldr	r3, [r7, #16]
 800cb84:	68da      	ldr	r2, [r3, #12]
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	bf28      	it	cs
 800cb8e:	4613      	movcs	r3, r2
 800cb90:	461a      	mov	r2, r3
 800cb92:	6879      	ldr	r1, [r7, #4]
 800cb94:	68f8      	ldr	r0, [r7, #12]
 800cb96:	f000 ffc7 	bl	800db28 <USBD_CtlContinueRx>
 800cb9a:	e030      	b.n	800cbfe <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	2b03      	cmp	r3, #3
 800cba6:	d10b      	bne.n	800cbc0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbae:	691b      	ldr	r3, [r3, #16]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d005      	beq.n	800cbc0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbba:	691b      	ldr	r3, [r3, #16]
 800cbbc:	68f8      	ldr	r0, [r7, #12]
 800cbbe:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cbc0:	68f8      	ldr	r0, [r7, #12]
 800cbc2:	f000 ffc2 	bl	800db4a <USBD_CtlSendStatus>
 800cbc6:	e01a      	b.n	800cbfe <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	2b03      	cmp	r3, #3
 800cbd2:	d114      	bne.n	800cbfe <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbda:	699b      	ldr	r3, [r3, #24]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d00e      	beq.n	800cbfe <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbe6:	699b      	ldr	r3, [r3, #24]
 800cbe8:	7afa      	ldrb	r2, [r7, #11]
 800cbea:	4611      	mov	r1, r2
 800cbec:	68f8      	ldr	r0, [r7, #12]
 800cbee:	4798      	blx	r3
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cbf4:	7dfb      	ldrb	r3, [r7, #23]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d001      	beq.n	800cbfe <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800cbfa:	7dfb      	ldrb	r3, [r7, #23]
 800cbfc:	e000      	b.n	800cc00 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800cbfe:	2300      	movs	r3, #0
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3718      	adds	r7, #24
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b086      	sub	sp, #24
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	60f8      	str	r0, [r7, #12]
 800cc10:	460b      	mov	r3, r1
 800cc12:	607a      	str	r2, [r7, #4]
 800cc14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cc16:	7afb      	ldrb	r3, [r7, #11]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d16b      	bne.n	800ccf4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	3314      	adds	r3, #20
 800cc20:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cc28:	2b02      	cmp	r3, #2
 800cc2a:	d156      	bne.n	800ccda <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	689a      	ldr	r2, [r3, #8]
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d914      	bls.n	800cc62 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	689a      	ldr	r2, [r3, #8]
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	68db      	ldr	r3, [r3, #12]
 800cc40:	1ad2      	subs	r2, r2, r3
 800cc42:	693b      	ldr	r3, [r7, #16]
 800cc44:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	689b      	ldr	r3, [r3, #8]
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	6879      	ldr	r1, [r7, #4]
 800cc4e:	68f8      	ldr	r0, [r7, #12]
 800cc50:	f000 ff3c 	bl	800dacc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc54:	2300      	movs	r3, #0
 800cc56:	2200      	movs	r2, #0
 800cc58:	2100      	movs	r1, #0
 800cc5a:	68f8      	ldr	r0, [r7, #12]
 800cc5c:	f001 fbcc 	bl	800e3f8 <USBD_LL_PrepareReceive>
 800cc60:	e03b      	b.n	800ccda <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cc62:	693b      	ldr	r3, [r7, #16]
 800cc64:	68da      	ldr	r2, [r3, #12]
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	689b      	ldr	r3, [r3, #8]
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d11c      	bne.n	800cca8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	685a      	ldr	r2, [r3, #4]
 800cc72:	693b      	ldr	r3, [r7, #16]
 800cc74:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d316      	bcc.n	800cca8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	685a      	ldr	r2, [r3, #4]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d20f      	bcs.n	800cca8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cc88:	2200      	movs	r2, #0
 800cc8a:	2100      	movs	r1, #0
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f000 ff1d 	bl	800dacc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	2200      	movs	r2, #0
 800cc96:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	2100      	movs	r1, #0
 800cca0:	68f8      	ldr	r0, [r7, #12]
 800cca2:	f001 fba9 	bl	800e3f8 <USBD_LL_PrepareReceive>
 800cca6:	e018      	b.n	800ccda <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	2b03      	cmp	r3, #3
 800ccb2:	d10b      	bne.n	800cccc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d005      	beq.n	800cccc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	68f8      	ldr	r0, [r7, #12]
 800ccca:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cccc:	2180      	movs	r1, #128	@ 0x80
 800ccce:	68f8      	ldr	r0, [r7, #12]
 800ccd0:	f001 fae8 	bl	800e2a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ccd4:	68f8      	ldr	r0, [r7, #12]
 800ccd6:	f000 ff4b 	bl	800db70 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cce0:	2b01      	cmp	r3, #1
 800cce2:	d122      	bne.n	800cd2a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800cce4:	68f8      	ldr	r0, [r7, #12]
 800cce6:	f7ff fe98 	bl	800ca1a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2200      	movs	r2, #0
 800ccee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ccf2:	e01a      	b.n	800cd2a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	2b03      	cmp	r3, #3
 800ccfe:	d114      	bne.n	800cd2a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd06:	695b      	ldr	r3, [r3, #20]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d00e      	beq.n	800cd2a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd12:	695b      	ldr	r3, [r3, #20]
 800cd14:	7afa      	ldrb	r2, [r7, #11]
 800cd16:	4611      	mov	r1, r2
 800cd18:	68f8      	ldr	r0, [r7, #12]
 800cd1a:	4798      	blx	r3
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cd20:	7dfb      	ldrb	r3, [r7, #23]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
 800cd28:	e000      	b.n	800cd2c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800cd2a:	2300      	movs	r3, #0
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3718      	adds	r7, #24
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2201      	movs	r2, #1
 800cd40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2200      	movs	r2, #0
 800cd48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2200      	movs	r2, #0
 800cd56:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d101      	bne.n	800cd68 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800cd64:	2303      	movs	r3, #3
 800cd66:	e02f      	b.n	800cdc8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d00f      	beq.n	800cd92 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d009      	beq.n	800cd92 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd84:	685b      	ldr	r3, [r3, #4]
 800cd86:	687a      	ldr	r2, [r7, #4]
 800cd88:	6852      	ldr	r2, [r2, #4]
 800cd8a:	b2d2      	uxtb	r2, r2
 800cd8c:	4611      	mov	r1, r2
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cd92:	2340      	movs	r3, #64	@ 0x40
 800cd94:	2200      	movs	r2, #0
 800cd96:	2100      	movs	r1, #0
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f001 fa3e 	bl	800e21a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2201      	movs	r2, #1
 800cda2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2240      	movs	r2, #64	@ 0x40
 800cdaa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cdae:	2340      	movs	r3, #64	@ 0x40
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	2180      	movs	r1, #128	@ 0x80
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f001 fa30 	bl	800e21a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2240      	movs	r2, #64	@ 0x40
 800cdc4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800cdc6:	2300      	movs	r3, #0
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3708      	adds	r7, #8
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b083      	sub	sp, #12
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	460b      	mov	r3, r1
 800cdda:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	78fa      	ldrb	r2, [r7, #3]
 800cde0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cde2:	2300      	movs	r3, #0
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	370c      	adds	r7, #12
 800cde8:	46bd      	mov	sp, r7
 800cdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdee:	4770      	bx	lr

0800cdf0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b083      	sub	sp, #12
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdfe:	b2da      	uxtb	r2, r3
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2204      	movs	r2, #4
 800ce0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ce0e:	2300      	movs	r3, #0
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	370c      	adds	r7, #12
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr

0800ce1c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce2a:	b2db      	uxtb	r3, r3
 800ce2c:	2b04      	cmp	r3, #4
 800ce2e:	d106      	bne.n	800ce3e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	370c      	adds	r7, #12
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b082      	sub	sp, #8
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d101      	bne.n	800ce62 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ce5e:	2303      	movs	r3, #3
 800ce60:	e012      	b.n	800ce88 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce68:	b2db      	uxtb	r3, r3
 800ce6a:	2b03      	cmp	r3, #3
 800ce6c:	d10b      	bne.n	800ce86 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce74:	69db      	ldr	r3, [r3, #28]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d005      	beq.n	800ce86 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce80:	69db      	ldr	r3, [r3, #28]
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ce90:	b480      	push	{r7}
 800ce92:	b087      	sub	sp, #28
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	3301      	adds	r3, #1
 800cea6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	781b      	ldrb	r3, [r3, #0]
 800ceac:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ceae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ceb2:	021b      	lsls	r3, r3, #8
 800ceb4:	b21a      	sxth	r2, r3
 800ceb6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ceba:	4313      	orrs	r3, r2
 800cebc:	b21b      	sxth	r3, r3
 800cebe:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cec0:	89fb      	ldrh	r3, [r7, #14]
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	371c      	adds	r7, #28
 800cec6:	46bd      	mov	sp, r7
 800cec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cecc:	4770      	bx	lr
	...

0800ced0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b084      	sub	sp, #16
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ceda:	2300      	movs	r3, #0
 800cedc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cee6:	2b40      	cmp	r3, #64	@ 0x40
 800cee8:	d005      	beq.n	800cef6 <USBD_StdDevReq+0x26>
 800ceea:	2b40      	cmp	r3, #64	@ 0x40
 800ceec:	d853      	bhi.n	800cf96 <USBD_StdDevReq+0xc6>
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d00b      	beq.n	800cf0a <USBD_StdDevReq+0x3a>
 800cef2:	2b20      	cmp	r3, #32
 800cef4:	d14f      	bne.n	800cf96 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cefc:	689b      	ldr	r3, [r3, #8]
 800cefe:	6839      	ldr	r1, [r7, #0]
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	4798      	blx	r3
 800cf04:	4603      	mov	r3, r0
 800cf06:	73fb      	strb	r3, [r7, #15]
      break;
 800cf08:	e04a      	b.n	800cfa0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	785b      	ldrb	r3, [r3, #1]
 800cf0e:	2b09      	cmp	r3, #9
 800cf10:	d83b      	bhi.n	800cf8a <USBD_StdDevReq+0xba>
 800cf12:	a201      	add	r2, pc, #4	@ (adr r2, 800cf18 <USBD_StdDevReq+0x48>)
 800cf14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf18:	0800cf6d 	.word	0x0800cf6d
 800cf1c:	0800cf81 	.word	0x0800cf81
 800cf20:	0800cf8b 	.word	0x0800cf8b
 800cf24:	0800cf77 	.word	0x0800cf77
 800cf28:	0800cf8b 	.word	0x0800cf8b
 800cf2c:	0800cf4b 	.word	0x0800cf4b
 800cf30:	0800cf41 	.word	0x0800cf41
 800cf34:	0800cf8b 	.word	0x0800cf8b
 800cf38:	0800cf63 	.word	0x0800cf63
 800cf3c:	0800cf55 	.word	0x0800cf55
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cf40:	6839      	ldr	r1, [r7, #0]
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f9de 	bl	800d304 <USBD_GetDescriptor>
          break;
 800cf48:	e024      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cf4a:	6839      	ldr	r1, [r7, #0]
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 fb6d 	bl	800d62c <USBD_SetAddress>
          break;
 800cf52:	e01f      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cf54:	6839      	ldr	r1, [r7, #0]
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 fbac 	bl	800d6b4 <USBD_SetConfig>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	73fb      	strb	r3, [r7, #15]
          break;
 800cf60:	e018      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cf62:	6839      	ldr	r1, [r7, #0]
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f000 fc4b 	bl	800d800 <USBD_GetConfig>
          break;
 800cf6a:	e013      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cf6c:	6839      	ldr	r1, [r7, #0]
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f000 fc7c 	bl	800d86c <USBD_GetStatus>
          break;
 800cf74:	e00e      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cf76:	6839      	ldr	r1, [r7, #0]
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f000 fcab 	bl	800d8d4 <USBD_SetFeature>
          break;
 800cf7e:	e009      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cf80:	6839      	ldr	r1, [r7, #0]
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f000 fcba 	bl	800d8fc <USBD_ClrFeature>
          break;
 800cf88:	e004      	b.n	800cf94 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800cf8a:	6839      	ldr	r1, [r7, #0]
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f000 fd11 	bl	800d9b4 <USBD_CtlError>
          break;
 800cf92:	bf00      	nop
      }
      break;
 800cf94:	e004      	b.n	800cfa0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800cf96:	6839      	ldr	r1, [r7, #0]
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f000 fd0b 	bl	800d9b4 <USBD_CtlError>
      break;
 800cf9e:	bf00      	nop
  }

  return ret;
 800cfa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	3710      	adds	r7, #16
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
 800cfaa:	bf00      	nop

0800cfac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b084      	sub	sp, #16
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cfc2:	2b40      	cmp	r3, #64	@ 0x40
 800cfc4:	d005      	beq.n	800cfd2 <USBD_StdItfReq+0x26>
 800cfc6:	2b40      	cmp	r3, #64	@ 0x40
 800cfc8:	d82f      	bhi.n	800d02a <USBD_StdItfReq+0x7e>
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d001      	beq.n	800cfd2 <USBD_StdItfReq+0x26>
 800cfce:	2b20      	cmp	r3, #32
 800cfd0:	d12b      	bne.n	800d02a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfd8:	b2db      	uxtb	r3, r3
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	2b02      	cmp	r3, #2
 800cfde:	d81d      	bhi.n	800d01c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	889b      	ldrh	r3, [r3, #4]
 800cfe4:	b2db      	uxtb	r3, r3
 800cfe6:	2b01      	cmp	r3, #1
 800cfe8:	d813      	bhi.n	800d012 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cff0:	689b      	ldr	r3, [r3, #8]
 800cff2:	6839      	ldr	r1, [r7, #0]
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	4798      	blx	r3
 800cff8:	4603      	mov	r3, r0
 800cffa:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	88db      	ldrh	r3, [r3, #6]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d110      	bne.n	800d026 <USBD_StdItfReq+0x7a>
 800d004:	7bfb      	ldrb	r3, [r7, #15]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d10d      	bne.n	800d026 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 fd9d 	bl	800db4a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d010:	e009      	b.n	800d026 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d012:	6839      	ldr	r1, [r7, #0]
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f000 fccd 	bl	800d9b4 <USBD_CtlError>
          break;
 800d01a:	e004      	b.n	800d026 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d01c:	6839      	ldr	r1, [r7, #0]
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f000 fcc8 	bl	800d9b4 <USBD_CtlError>
          break;
 800d024:	e000      	b.n	800d028 <USBD_StdItfReq+0x7c>
          break;
 800d026:	bf00      	nop
      }
      break;
 800d028:	e004      	b.n	800d034 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d02a:	6839      	ldr	r1, [r7, #0]
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f000 fcc1 	bl	800d9b4 <USBD_CtlError>
      break;
 800d032:	bf00      	nop
  }

  return ret;
 800d034:	7bfb      	ldrb	r3, [r7, #15]
}
 800d036:	4618      	mov	r0, r3
 800d038:	3710      	adds	r7, #16
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}

0800d03e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d03e:	b580      	push	{r7, lr}
 800d040:	b084      	sub	sp, #16
 800d042:	af00      	add	r7, sp, #0
 800d044:	6078      	str	r0, [r7, #4]
 800d046:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d048:	2300      	movs	r3, #0
 800d04a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	889b      	ldrh	r3, [r3, #4]
 800d050:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d05a:	2b40      	cmp	r3, #64	@ 0x40
 800d05c:	d007      	beq.n	800d06e <USBD_StdEPReq+0x30>
 800d05e:	2b40      	cmp	r3, #64	@ 0x40
 800d060:	f200 8145 	bhi.w	800d2ee <USBD_StdEPReq+0x2b0>
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00c      	beq.n	800d082 <USBD_StdEPReq+0x44>
 800d068:	2b20      	cmp	r3, #32
 800d06a:	f040 8140 	bne.w	800d2ee <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d074:	689b      	ldr	r3, [r3, #8]
 800d076:	6839      	ldr	r1, [r7, #0]
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	4798      	blx	r3
 800d07c:	4603      	mov	r3, r0
 800d07e:	73fb      	strb	r3, [r7, #15]
      break;
 800d080:	e13a      	b.n	800d2f8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	785b      	ldrb	r3, [r3, #1]
 800d086:	2b03      	cmp	r3, #3
 800d088:	d007      	beq.n	800d09a <USBD_StdEPReq+0x5c>
 800d08a:	2b03      	cmp	r3, #3
 800d08c:	f300 8129 	bgt.w	800d2e2 <USBD_StdEPReq+0x2a4>
 800d090:	2b00      	cmp	r3, #0
 800d092:	d07f      	beq.n	800d194 <USBD_StdEPReq+0x156>
 800d094:	2b01      	cmp	r3, #1
 800d096:	d03c      	beq.n	800d112 <USBD_StdEPReq+0xd4>
 800d098:	e123      	b.n	800d2e2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0a0:	b2db      	uxtb	r3, r3
 800d0a2:	2b02      	cmp	r3, #2
 800d0a4:	d002      	beq.n	800d0ac <USBD_StdEPReq+0x6e>
 800d0a6:	2b03      	cmp	r3, #3
 800d0a8:	d016      	beq.n	800d0d8 <USBD_StdEPReq+0x9a>
 800d0aa:	e02c      	b.n	800d106 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d0ac:	7bbb      	ldrb	r3, [r7, #14]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d00d      	beq.n	800d0ce <USBD_StdEPReq+0x90>
 800d0b2:	7bbb      	ldrb	r3, [r7, #14]
 800d0b4:	2b80      	cmp	r3, #128	@ 0x80
 800d0b6:	d00a      	beq.n	800d0ce <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d0b8:	7bbb      	ldrb	r3, [r7, #14]
 800d0ba:	4619      	mov	r1, r3
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f001 f8f1 	bl	800e2a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d0c2:	2180      	movs	r1, #128	@ 0x80
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f001 f8ed 	bl	800e2a4 <USBD_LL_StallEP>
 800d0ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d0cc:	e020      	b.n	800d110 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d0ce:	6839      	ldr	r1, [r7, #0]
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 fc6f 	bl	800d9b4 <USBD_CtlError>
              break;
 800d0d6:	e01b      	b.n	800d110 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	885b      	ldrh	r3, [r3, #2]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d10e      	bne.n	800d0fe <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d0e0:	7bbb      	ldrb	r3, [r7, #14]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d00b      	beq.n	800d0fe <USBD_StdEPReq+0xc0>
 800d0e6:	7bbb      	ldrb	r3, [r7, #14]
 800d0e8:	2b80      	cmp	r3, #128	@ 0x80
 800d0ea:	d008      	beq.n	800d0fe <USBD_StdEPReq+0xc0>
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	88db      	ldrh	r3, [r3, #6]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d104      	bne.n	800d0fe <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d0f4:	7bbb      	ldrb	r3, [r7, #14]
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f001 f8d3 	bl	800e2a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f000 fd23 	bl	800db4a <USBD_CtlSendStatus>

              break;
 800d104:	e004      	b.n	800d110 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d106:	6839      	ldr	r1, [r7, #0]
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 fc53 	bl	800d9b4 <USBD_CtlError>
              break;
 800d10e:	bf00      	nop
          }
          break;
 800d110:	e0ec      	b.n	800d2ec <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	2b02      	cmp	r3, #2
 800d11c:	d002      	beq.n	800d124 <USBD_StdEPReq+0xe6>
 800d11e:	2b03      	cmp	r3, #3
 800d120:	d016      	beq.n	800d150 <USBD_StdEPReq+0x112>
 800d122:	e030      	b.n	800d186 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d124:	7bbb      	ldrb	r3, [r7, #14]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d00d      	beq.n	800d146 <USBD_StdEPReq+0x108>
 800d12a:	7bbb      	ldrb	r3, [r7, #14]
 800d12c:	2b80      	cmp	r3, #128	@ 0x80
 800d12e:	d00a      	beq.n	800d146 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d130:	7bbb      	ldrb	r3, [r7, #14]
 800d132:	4619      	mov	r1, r3
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f001 f8b5 	bl	800e2a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d13a:	2180      	movs	r1, #128	@ 0x80
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f001 f8b1 	bl	800e2a4 <USBD_LL_StallEP>
 800d142:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d144:	e025      	b.n	800d192 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d146:	6839      	ldr	r1, [r7, #0]
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f000 fc33 	bl	800d9b4 <USBD_CtlError>
              break;
 800d14e:	e020      	b.n	800d192 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	885b      	ldrh	r3, [r3, #2]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d11b      	bne.n	800d190 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d158:	7bbb      	ldrb	r3, [r7, #14]
 800d15a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d004      	beq.n	800d16c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d162:	7bbb      	ldrb	r3, [r7, #14]
 800d164:	4619      	mov	r1, r3
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f001 f8bb 	bl	800e2e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 fcec 	bl	800db4a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d178:	689b      	ldr	r3, [r3, #8]
 800d17a:	6839      	ldr	r1, [r7, #0]
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	4798      	blx	r3
 800d180:	4603      	mov	r3, r0
 800d182:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d184:	e004      	b.n	800d190 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d186:	6839      	ldr	r1, [r7, #0]
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f000 fc13 	bl	800d9b4 <USBD_CtlError>
              break;
 800d18e:	e000      	b.n	800d192 <USBD_StdEPReq+0x154>
              break;
 800d190:	bf00      	nop
          }
          break;
 800d192:	e0ab      	b.n	800d2ec <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	2b02      	cmp	r3, #2
 800d19e:	d002      	beq.n	800d1a6 <USBD_StdEPReq+0x168>
 800d1a0:	2b03      	cmp	r3, #3
 800d1a2:	d032      	beq.n	800d20a <USBD_StdEPReq+0x1cc>
 800d1a4:	e097      	b.n	800d2d6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d1a6:	7bbb      	ldrb	r3, [r7, #14]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d007      	beq.n	800d1bc <USBD_StdEPReq+0x17e>
 800d1ac:	7bbb      	ldrb	r3, [r7, #14]
 800d1ae:	2b80      	cmp	r3, #128	@ 0x80
 800d1b0:	d004      	beq.n	800d1bc <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d1b2:	6839      	ldr	r1, [r7, #0]
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	f000 fbfd 	bl	800d9b4 <USBD_CtlError>
                break;
 800d1ba:	e091      	b.n	800d2e0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d1bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	da0b      	bge.n	800d1dc <USBD_StdEPReq+0x19e>
 800d1c4:	7bbb      	ldrb	r3, [r7, #14]
 800d1c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d1ca:	4613      	mov	r3, r2
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	4413      	add	r3, r2
 800d1d0:	009b      	lsls	r3, r3, #2
 800d1d2:	3310      	adds	r3, #16
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	4413      	add	r3, r2
 800d1d8:	3304      	adds	r3, #4
 800d1da:	e00b      	b.n	800d1f4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d1dc:	7bbb      	ldrb	r3, [r7, #14]
 800d1de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d1e2:	4613      	mov	r3, r2
 800d1e4:	009b      	lsls	r3, r3, #2
 800d1e6:	4413      	add	r3, r2
 800d1e8:	009b      	lsls	r3, r3, #2
 800d1ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	4413      	add	r3, r2
 800d1f2:	3304      	adds	r3, #4
 800d1f4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	2202      	movs	r2, #2
 800d200:	4619      	mov	r1, r3
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 fc47 	bl	800da96 <USBD_CtlSendData>
              break;
 800d208:	e06a      	b.n	800d2e0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d20a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	da11      	bge.n	800d236 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d212:	7bbb      	ldrb	r3, [r7, #14]
 800d214:	f003 020f 	and.w	r2, r3, #15
 800d218:	6879      	ldr	r1, [r7, #4]
 800d21a:	4613      	mov	r3, r2
 800d21c:	009b      	lsls	r3, r3, #2
 800d21e:	4413      	add	r3, r2
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	440b      	add	r3, r1
 800d224:	3324      	adds	r3, #36	@ 0x24
 800d226:	881b      	ldrh	r3, [r3, #0]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d117      	bne.n	800d25c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d22c:	6839      	ldr	r1, [r7, #0]
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 fbc0 	bl	800d9b4 <USBD_CtlError>
                  break;
 800d234:	e054      	b.n	800d2e0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d236:	7bbb      	ldrb	r3, [r7, #14]
 800d238:	f003 020f 	and.w	r2, r3, #15
 800d23c:	6879      	ldr	r1, [r7, #4]
 800d23e:	4613      	mov	r3, r2
 800d240:	009b      	lsls	r3, r3, #2
 800d242:	4413      	add	r3, r2
 800d244:	009b      	lsls	r3, r3, #2
 800d246:	440b      	add	r3, r1
 800d248:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d24c:	881b      	ldrh	r3, [r3, #0]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d104      	bne.n	800d25c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d252:	6839      	ldr	r1, [r7, #0]
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f000 fbad 	bl	800d9b4 <USBD_CtlError>
                  break;
 800d25a:	e041      	b.n	800d2e0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d25c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d260:	2b00      	cmp	r3, #0
 800d262:	da0b      	bge.n	800d27c <USBD_StdEPReq+0x23e>
 800d264:	7bbb      	ldrb	r3, [r7, #14]
 800d266:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d26a:	4613      	mov	r3, r2
 800d26c:	009b      	lsls	r3, r3, #2
 800d26e:	4413      	add	r3, r2
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	3310      	adds	r3, #16
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	4413      	add	r3, r2
 800d278:	3304      	adds	r3, #4
 800d27a:	e00b      	b.n	800d294 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d27c:	7bbb      	ldrb	r3, [r7, #14]
 800d27e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d282:	4613      	mov	r3, r2
 800d284:	009b      	lsls	r3, r3, #2
 800d286:	4413      	add	r3, r2
 800d288:	009b      	lsls	r3, r3, #2
 800d28a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	4413      	add	r3, r2
 800d292:	3304      	adds	r3, #4
 800d294:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d296:	7bbb      	ldrb	r3, [r7, #14]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d002      	beq.n	800d2a2 <USBD_StdEPReq+0x264>
 800d29c:	7bbb      	ldrb	r3, [r7, #14]
 800d29e:	2b80      	cmp	r3, #128	@ 0x80
 800d2a0:	d103      	bne.n	800d2aa <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	601a      	str	r2, [r3, #0]
 800d2a8:	e00e      	b.n	800d2c8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d2aa:	7bbb      	ldrb	r3, [r7, #14]
 800d2ac:	4619      	mov	r1, r3
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f001 f836 	bl	800e320 <USBD_LL_IsStallEP>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d003      	beq.n	800d2c2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	2201      	movs	r2, #1
 800d2be:	601a      	str	r2, [r3, #0]
 800d2c0:	e002      	b.n	800d2c8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	2202      	movs	r2, #2
 800d2cc:	4619      	mov	r1, r3
 800d2ce:	6878      	ldr	r0, [r7, #4]
 800d2d0:	f000 fbe1 	bl	800da96 <USBD_CtlSendData>
              break;
 800d2d4:	e004      	b.n	800d2e0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d2d6:	6839      	ldr	r1, [r7, #0]
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f000 fb6b 	bl	800d9b4 <USBD_CtlError>
              break;
 800d2de:	bf00      	nop
          }
          break;
 800d2e0:	e004      	b.n	800d2ec <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d2e2:	6839      	ldr	r1, [r7, #0]
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f000 fb65 	bl	800d9b4 <USBD_CtlError>
          break;
 800d2ea:	bf00      	nop
      }
      break;
 800d2ec:	e004      	b.n	800d2f8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d2ee:	6839      	ldr	r1, [r7, #0]
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f000 fb5f 	bl	800d9b4 <USBD_CtlError>
      break;
 800d2f6:	bf00      	nop
  }

  return ret;
 800d2f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3710      	adds	r7, #16
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
	...

0800d304 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b084      	sub	sp, #16
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d30e:	2300      	movs	r3, #0
 800d310:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d312:	2300      	movs	r3, #0
 800d314:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d316:	2300      	movs	r3, #0
 800d318:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	885b      	ldrh	r3, [r3, #2]
 800d31e:	0a1b      	lsrs	r3, r3, #8
 800d320:	b29b      	uxth	r3, r3
 800d322:	3b01      	subs	r3, #1
 800d324:	2b0e      	cmp	r3, #14
 800d326:	f200 8152 	bhi.w	800d5ce <USBD_GetDescriptor+0x2ca>
 800d32a:	a201      	add	r2, pc, #4	@ (adr r2, 800d330 <USBD_GetDescriptor+0x2c>)
 800d32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d330:	0800d3a1 	.word	0x0800d3a1
 800d334:	0800d3b9 	.word	0x0800d3b9
 800d338:	0800d3f9 	.word	0x0800d3f9
 800d33c:	0800d5cf 	.word	0x0800d5cf
 800d340:	0800d5cf 	.word	0x0800d5cf
 800d344:	0800d56f 	.word	0x0800d56f
 800d348:	0800d59b 	.word	0x0800d59b
 800d34c:	0800d5cf 	.word	0x0800d5cf
 800d350:	0800d5cf 	.word	0x0800d5cf
 800d354:	0800d5cf 	.word	0x0800d5cf
 800d358:	0800d5cf 	.word	0x0800d5cf
 800d35c:	0800d5cf 	.word	0x0800d5cf
 800d360:	0800d5cf 	.word	0x0800d5cf
 800d364:	0800d5cf 	.word	0x0800d5cf
 800d368:	0800d36d 	.word	0x0800d36d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d372:	69db      	ldr	r3, [r3, #28]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d00b      	beq.n	800d390 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d37e:	69db      	ldr	r3, [r3, #28]
 800d380:	687a      	ldr	r2, [r7, #4]
 800d382:	7c12      	ldrb	r2, [r2, #16]
 800d384:	f107 0108 	add.w	r1, r7, #8
 800d388:	4610      	mov	r0, r2
 800d38a:	4798      	blx	r3
 800d38c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d38e:	e126      	b.n	800d5de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d390:	6839      	ldr	r1, [r7, #0]
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f000 fb0e 	bl	800d9b4 <USBD_CtlError>
        err++;
 800d398:	7afb      	ldrb	r3, [r7, #11]
 800d39a:	3301      	adds	r3, #1
 800d39c:	72fb      	strb	r3, [r7, #11]
      break;
 800d39e:	e11e      	b.n	800d5de <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	687a      	ldr	r2, [r7, #4]
 800d3aa:	7c12      	ldrb	r2, [r2, #16]
 800d3ac:	f107 0108 	add.w	r1, r7, #8
 800d3b0:	4610      	mov	r0, r2
 800d3b2:	4798      	blx	r3
 800d3b4:	60f8      	str	r0, [r7, #12]
      break;
 800d3b6:	e112      	b.n	800d5de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	7c1b      	ldrb	r3, [r3, #16]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d10d      	bne.n	800d3dc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3c8:	f107 0208 	add.w	r2, r7, #8
 800d3cc:	4610      	mov	r0, r2
 800d3ce:	4798      	blx	r3
 800d3d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	3301      	adds	r3, #1
 800d3d6:	2202      	movs	r2, #2
 800d3d8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d3da:	e100      	b.n	800d5de <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3e4:	f107 0208 	add.w	r2, r7, #8
 800d3e8:	4610      	mov	r0, r2
 800d3ea:	4798      	blx	r3
 800d3ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	3301      	adds	r3, #1
 800d3f2:	2202      	movs	r2, #2
 800d3f4:	701a      	strb	r2, [r3, #0]
      break;
 800d3f6:	e0f2      	b.n	800d5de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	885b      	ldrh	r3, [r3, #2]
 800d3fc:	b2db      	uxtb	r3, r3
 800d3fe:	2b05      	cmp	r3, #5
 800d400:	f200 80ac 	bhi.w	800d55c <USBD_GetDescriptor+0x258>
 800d404:	a201      	add	r2, pc, #4	@ (adr r2, 800d40c <USBD_GetDescriptor+0x108>)
 800d406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d40a:	bf00      	nop
 800d40c:	0800d425 	.word	0x0800d425
 800d410:	0800d459 	.word	0x0800d459
 800d414:	0800d48d 	.word	0x0800d48d
 800d418:	0800d4c1 	.word	0x0800d4c1
 800d41c:	0800d4f5 	.word	0x0800d4f5
 800d420:	0800d529 	.word	0x0800d529
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d00b      	beq.n	800d448 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d436:	685b      	ldr	r3, [r3, #4]
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	7c12      	ldrb	r2, [r2, #16]
 800d43c:	f107 0108 	add.w	r1, r7, #8
 800d440:	4610      	mov	r0, r2
 800d442:	4798      	blx	r3
 800d444:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d446:	e091      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d448:	6839      	ldr	r1, [r7, #0]
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 fab2 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d450:	7afb      	ldrb	r3, [r7, #11]
 800d452:	3301      	adds	r3, #1
 800d454:	72fb      	strb	r3, [r7, #11]
          break;
 800d456:	e089      	b.n	800d56c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d45e:	689b      	ldr	r3, [r3, #8]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d00b      	beq.n	800d47c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d46a:	689b      	ldr	r3, [r3, #8]
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	7c12      	ldrb	r2, [r2, #16]
 800d470:	f107 0108 	add.w	r1, r7, #8
 800d474:	4610      	mov	r0, r2
 800d476:	4798      	blx	r3
 800d478:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d47a:	e077      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d47c:	6839      	ldr	r1, [r7, #0]
 800d47e:	6878      	ldr	r0, [r7, #4]
 800d480:	f000 fa98 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d484:	7afb      	ldrb	r3, [r7, #11]
 800d486:	3301      	adds	r3, #1
 800d488:	72fb      	strb	r3, [r7, #11]
          break;
 800d48a:	e06f      	b.n	800d56c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d00b      	beq.n	800d4b0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	687a      	ldr	r2, [r7, #4]
 800d4a2:	7c12      	ldrb	r2, [r2, #16]
 800d4a4:	f107 0108 	add.w	r1, r7, #8
 800d4a8:	4610      	mov	r0, r2
 800d4aa:	4798      	blx	r3
 800d4ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4ae:	e05d      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4b0:	6839      	ldr	r1, [r7, #0]
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 fa7e 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d4b8:	7afb      	ldrb	r3, [r7, #11]
 800d4ba:	3301      	adds	r3, #1
 800d4bc:	72fb      	strb	r3, [r7, #11]
          break;
 800d4be:	e055      	b.n	800d56c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4c6:	691b      	ldr	r3, [r3, #16]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d00b      	beq.n	800d4e4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	7c12      	ldrb	r2, [r2, #16]
 800d4d8:	f107 0108 	add.w	r1, r7, #8
 800d4dc:	4610      	mov	r0, r2
 800d4de:	4798      	blx	r3
 800d4e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4e2:	e043      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4e4:	6839      	ldr	r1, [r7, #0]
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f000 fa64 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d4ec:	7afb      	ldrb	r3, [r7, #11]
 800d4ee:	3301      	adds	r3, #1
 800d4f0:	72fb      	strb	r3, [r7, #11]
          break;
 800d4f2:	e03b      	b.n	800d56c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4fa:	695b      	ldr	r3, [r3, #20]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d00b      	beq.n	800d518 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d506:	695b      	ldr	r3, [r3, #20]
 800d508:	687a      	ldr	r2, [r7, #4]
 800d50a:	7c12      	ldrb	r2, [r2, #16]
 800d50c:	f107 0108 	add.w	r1, r7, #8
 800d510:	4610      	mov	r0, r2
 800d512:	4798      	blx	r3
 800d514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d516:	e029      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d518:	6839      	ldr	r1, [r7, #0]
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	f000 fa4a 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d520:	7afb      	ldrb	r3, [r7, #11]
 800d522:	3301      	adds	r3, #1
 800d524:	72fb      	strb	r3, [r7, #11]
          break;
 800d526:	e021      	b.n	800d56c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d52e:	699b      	ldr	r3, [r3, #24]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d00b      	beq.n	800d54c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d53a:	699b      	ldr	r3, [r3, #24]
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	7c12      	ldrb	r2, [r2, #16]
 800d540:	f107 0108 	add.w	r1, r7, #8
 800d544:	4610      	mov	r0, r2
 800d546:	4798      	blx	r3
 800d548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d54a:	e00f      	b.n	800d56c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d54c:	6839      	ldr	r1, [r7, #0]
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f000 fa30 	bl	800d9b4 <USBD_CtlError>
            err++;
 800d554:	7afb      	ldrb	r3, [r7, #11]
 800d556:	3301      	adds	r3, #1
 800d558:	72fb      	strb	r3, [r7, #11]
          break;
 800d55a:	e007      	b.n	800d56c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 fa28 	bl	800d9b4 <USBD_CtlError>
          err++;
 800d564:	7afb      	ldrb	r3, [r7, #11]
 800d566:	3301      	adds	r3, #1
 800d568:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d56a:	bf00      	nop
      }
      break;
 800d56c:	e037      	b.n	800d5de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	7c1b      	ldrb	r3, [r3, #16]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d109      	bne.n	800d58a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d57c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d57e:	f107 0208 	add.w	r2, r7, #8
 800d582:	4610      	mov	r0, r2
 800d584:	4798      	blx	r3
 800d586:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d588:	e029      	b.n	800d5de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d58a:	6839      	ldr	r1, [r7, #0]
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 fa11 	bl	800d9b4 <USBD_CtlError>
        err++;
 800d592:	7afb      	ldrb	r3, [r7, #11]
 800d594:	3301      	adds	r3, #1
 800d596:	72fb      	strb	r3, [r7, #11]
      break;
 800d598:	e021      	b.n	800d5de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	7c1b      	ldrb	r3, [r3, #16]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d10d      	bne.n	800d5be <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5aa:	f107 0208 	add.w	r2, r7, #8
 800d5ae:	4610      	mov	r0, r2
 800d5b0:	4798      	blx	r3
 800d5b2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	2207      	movs	r2, #7
 800d5ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d5bc:	e00f      	b.n	800d5de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d5be:	6839      	ldr	r1, [r7, #0]
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f000 f9f7 	bl	800d9b4 <USBD_CtlError>
        err++;
 800d5c6:	7afb      	ldrb	r3, [r7, #11]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	72fb      	strb	r3, [r7, #11]
      break;
 800d5cc:	e007      	b.n	800d5de <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 f9ef 	bl	800d9b4 <USBD_CtlError>
      err++;
 800d5d6:	7afb      	ldrb	r3, [r7, #11]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	72fb      	strb	r3, [r7, #11]
      break;
 800d5dc:	bf00      	nop
  }

  if (err != 0U)
 800d5de:	7afb      	ldrb	r3, [r7, #11]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d11e      	bne.n	800d622 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d5e4:	683b      	ldr	r3, [r7, #0]
 800d5e6:	88db      	ldrh	r3, [r3, #6]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d016      	beq.n	800d61a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d5ec:	893b      	ldrh	r3, [r7, #8]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d00e      	beq.n	800d610 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	88da      	ldrh	r2, [r3, #6]
 800d5f6:	893b      	ldrh	r3, [r7, #8]
 800d5f8:	4293      	cmp	r3, r2
 800d5fa:	bf28      	it	cs
 800d5fc:	4613      	movcs	r3, r2
 800d5fe:	b29b      	uxth	r3, r3
 800d600:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d602:	893b      	ldrh	r3, [r7, #8]
 800d604:	461a      	mov	r2, r3
 800d606:	68f9      	ldr	r1, [r7, #12]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 fa44 	bl	800da96 <USBD_CtlSendData>
 800d60e:	e009      	b.n	800d624 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d610:	6839      	ldr	r1, [r7, #0]
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f000 f9ce 	bl	800d9b4 <USBD_CtlError>
 800d618:	e004      	b.n	800d624 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f000 fa95 	bl	800db4a <USBD_CtlSendStatus>
 800d620:	e000      	b.n	800d624 <USBD_GetDescriptor+0x320>
    return;
 800d622:	bf00      	nop
  }
}
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop

0800d62c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	889b      	ldrh	r3, [r3, #4]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d131      	bne.n	800d6a2 <USBD_SetAddress+0x76>
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	88db      	ldrh	r3, [r3, #6]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d12d      	bne.n	800d6a2 <USBD_SetAddress+0x76>
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	885b      	ldrh	r3, [r3, #2]
 800d64a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d64c:	d829      	bhi.n	800d6a2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	885b      	ldrh	r3, [r3, #2]
 800d652:	b2db      	uxtb	r3, r3
 800d654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d658:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d660:	b2db      	uxtb	r3, r3
 800d662:	2b03      	cmp	r3, #3
 800d664:	d104      	bne.n	800d670 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d666:	6839      	ldr	r1, [r7, #0]
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 f9a3 	bl	800d9b4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d66e:	e01d      	b.n	800d6ac <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	7bfa      	ldrb	r2, [r7, #15]
 800d674:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d678:	7bfb      	ldrb	r3, [r7, #15]
 800d67a:	4619      	mov	r1, r3
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f000 fe7b 	bl	800e378 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	f000 fa61 	bl	800db4a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d688:	7bfb      	ldrb	r3, [r7, #15]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d004      	beq.n	800d698 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2202      	movs	r2, #2
 800d692:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d696:	e009      	b.n	800d6ac <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2201      	movs	r2, #1
 800d69c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6a0:	e004      	b.n	800d6ac <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d6a2:	6839      	ldr	r1, [r7, #0]
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f000 f985 	bl	800d9b4 <USBD_CtlError>
  }
}
 800d6aa:	bf00      	nop
 800d6ac:	bf00      	nop
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b084      	sub	sp, #16
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6be:	2300      	movs	r3, #0
 800d6c0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	885b      	ldrh	r3, [r3, #2]
 800d6c6:	b2da      	uxtb	r2, r3
 800d6c8:	4b4c      	ldr	r3, [pc, #304]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d6ca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d6cc:	4b4b      	ldr	r3, [pc, #300]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d905      	bls.n	800d6e0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d6d4:	6839      	ldr	r1, [r7, #0]
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 f96c 	bl	800d9b4 <USBD_CtlError>
    return USBD_FAIL;
 800d6dc:	2303      	movs	r3, #3
 800d6de:	e088      	b.n	800d7f2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6e6:	b2db      	uxtb	r3, r3
 800d6e8:	2b02      	cmp	r3, #2
 800d6ea:	d002      	beq.n	800d6f2 <USBD_SetConfig+0x3e>
 800d6ec:	2b03      	cmp	r3, #3
 800d6ee:	d025      	beq.n	800d73c <USBD_SetConfig+0x88>
 800d6f0:	e071      	b.n	800d7d6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d6f2:	4b42      	ldr	r3, [pc, #264]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d6f4:	781b      	ldrb	r3, [r3, #0]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d01c      	beq.n	800d734 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d6fa:	4b40      	ldr	r3, [pc, #256]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	461a      	mov	r2, r3
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d704:	4b3d      	ldr	r3, [pc, #244]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	4619      	mov	r1, r3
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f7ff f990 	bl	800ca30 <USBD_SetClassConfig>
 800d710:	4603      	mov	r3, r0
 800d712:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d714:	7bfb      	ldrb	r3, [r7, #15]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d004      	beq.n	800d724 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d71a:	6839      	ldr	r1, [r7, #0]
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f000 f949 	bl	800d9b4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d722:	e065      	b.n	800d7f0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f000 fa10 	bl	800db4a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2203      	movs	r2, #3
 800d72e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d732:	e05d      	b.n	800d7f0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d734:	6878      	ldr	r0, [r7, #4]
 800d736:	f000 fa08 	bl	800db4a <USBD_CtlSendStatus>
      break;
 800d73a:	e059      	b.n	800d7f0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d73c:	4b2f      	ldr	r3, [pc, #188]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d112      	bne.n	800d76a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2202      	movs	r2, #2
 800d748:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d74c:	4b2b      	ldr	r3, [pc, #172]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	461a      	mov	r2, r3
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d756:	4b29      	ldr	r3, [pc, #164]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d758:	781b      	ldrb	r3, [r3, #0]
 800d75a:	4619      	mov	r1, r3
 800d75c:	6878      	ldr	r0, [r7, #4]
 800d75e:	f7ff f983 	bl	800ca68 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f000 f9f1 	bl	800db4a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d768:	e042      	b.n	800d7f0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d76a:	4b24      	ldr	r3, [pc, #144]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d76c:	781b      	ldrb	r3, [r3, #0]
 800d76e:	461a      	mov	r2, r3
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	429a      	cmp	r2, r3
 800d776:	d02a      	beq.n	800d7ce <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	4619      	mov	r1, r3
 800d780:	6878      	ldr	r0, [r7, #4]
 800d782:	f7ff f971 	bl	800ca68 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d786:	4b1d      	ldr	r3, [pc, #116]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	461a      	mov	r2, r3
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d790:	4b1a      	ldr	r3, [pc, #104]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	4619      	mov	r1, r3
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f7ff f94a 	bl	800ca30 <USBD_SetClassConfig>
 800d79c:	4603      	mov	r3, r0
 800d79e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d7a0:	7bfb      	ldrb	r3, [r7, #15]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d00f      	beq.n	800d7c6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d7a6:	6839      	ldr	r1, [r7, #0]
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f000 f903 	bl	800d9b4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	685b      	ldr	r3, [r3, #4]
 800d7b2:	b2db      	uxtb	r3, r3
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f7ff f956 	bl	800ca68 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2202      	movs	r2, #2
 800d7c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d7c4:	e014      	b.n	800d7f0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f000 f9bf 	bl	800db4a <USBD_CtlSendStatus>
      break;
 800d7cc:	e010      	b.n	800d7f0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 f9bb 	bl	800db4a <USBD_CtlSendStatus>
      break;
 800d7d4:	e00c      	b.n	800d7f0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d7d6:	6839      	ldr	r1, [r7, #0]
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f000 f8eb 	bl	800d9b4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d7de:	4b07      	ldr	r3, [pc, #28]	@ (800d7fc <USBD_SetConfig+0x148>)
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	4619      	mov	r1, r3
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f7ff f93f 	bl	800ca68 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d7ea:	2303      	movs	r3, #3
 800d7ec:	73fb      	strb	r3, [r7, #15]
      break;
 800d7ee:	bf00      	nop
  }

  return ret;
 800d7f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	3710      	adds	r7, #16
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}
 800d7fa:	bf00      	nop
 800d7fc:	200006b8 	.word	0x200006b8

0800d800 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	88db      	ldrh	r3, [r3, #6]
 800d80e:	2b01      	cmp	r3, #1
 800d810:	d004      	beq.n	800d81c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d812:	6839      	ldr	r1, [r7, #0]
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f000 f8cd 	bl	800d9b4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d81a:	e023      	b.n	800d864 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d822:	b2db      	uxtb	r3, r3
 800d824:	2b02      	cmp	r3, #2
 800d826:	dc02      	bgt.n	800d82e <USBD_GetConfig+0x2e>
 800d828:	2b00      	cmp	r3, #0
 800d82a:	dc03      	bgt.n	800d834 <USBD_GetConfig+0x34>
 800d82c:	e015      	b.n	800d85a <USBD_GetConfig+0x5a>
 800d82e:	2b03      	cmp	r3, #3
 800d830:	d00b      	beq.n	800d84a <USBD_GetConfig+0x4a>
 800d832:	e012      	b.n	800d85a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2200      	movs	r2, #0
 800d838:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	3308      	adds	r3, #8
 800d83e:	2201      	movs	r2, #1
 800d840:	4619      	mov	r1, r3
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f000 f927 	bl	800da96 <USBD_CtlSendData>
        break;
 800d848:	e00c      	b.n	800d864 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	3304      	adds	r3, #4
 800d84e:	2201      	movs	r2, #1
 800d850:	4619      	mov	r1, r3
 800d852:	6878      	ldr	r0, [r7, #4]
 800d854:	f000 f91f 	bl	800da96 <USBD_CtlSendData>
        break;
 800d858:	e004      	b.n	800d864 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d85a:	6839      	ldr	r1, [r7, #0]
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f000 f8a9 	bl	800d9b4 <USBD_CtlError>
        break;
 800d862:	bf00      	nop
}
 800d864:	bf00      	nop
 800d866:	3708      	adds	r7, #8
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}

0800d86c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b082      	sub	sp, #8
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d87c:	b2db      	uxtb	r3, r3
 800d87e:	3b01      	subs	r3, #1
 800d880:	2b02      	cmp	r3, #2
 800d882:	d81e      	bhi.n	800d8c2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	88db      	ldrh	r3, [r3, #6]
 800d888:	2b02      	cmp	r3, #2
 800d88a:	d004      	beq.n	800d896 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d88c:	6839      	ldr	r1, [r7, #0]
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f000 f890 	bl	800d9b4 <USBD_CtlError>
        break;
 800d894:	e01a      	b.n	800d8cc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2201      	movs	r2, #1
 800d89a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d005      	beq.n	800d8b2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	68db      	ldr	r3, [r3, #12]
 800d8aa:	f043 0202 	orr.w	r2, r3, #2
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	330c      	adds	r3, #12
 800d8b6:	2202      	movs	r2, #2
 800d8b8:	4619      	mov	r1, r3
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f000 f8eb 	bl	800da96 <USBD_CtlSendData>
      break;
 800d8c0:	e004      	b.n	800d8cc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d8c2:	6839      	ldr	r1, [r7, #0]
 800d8c4:	6878      	ldr	r0, [r7, #4]
 800d8c6:	f000 f875 	bl	800d9b4 <USBD_CtlError>
      break;
 800d8ca:	bf00      	nop
  }
}
 800d8cc:	bf00      	nop
 800d8ce:	3708      	adds	r7, #8
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b082      	sub	sp, #8
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	885b      	ldrh	r3, [r3, #2]
 800d8e2:	2b01      	cmp	r3, #1
 800d8e4:	d106      	bne.n	800d8f4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	2201      	movs	r2, #1
 800d8ea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f000 f92b 	bl	800db4a <USBD_CtlSendStatus>
  }
}
 800d8f4:	bf00      	nop
 800d8f6:	3708      	adds	r7, #8
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}

0800d8fc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b082      	sub	sp, #8
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	3b01      	subs	r3, #1
 800d910:	2b02      	cmp	r3, #2
 800d912:	d80b      	bhi.n	800d92c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	885b      	ldrh	r3, [r3, #2]
 800d918:	2b01      	cmp	r3, #1
 800d91a:	d10c      	bne.n	800d936 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 f910 	bl	800db4a <USBD_CtlSendStatus>
      }
      break;
 800d92a:	e004      	b.n	800d936 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d92c:	6839      	ldr	r1, [r7, #0]
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f000 f840 	bl	800d9b4 <USBD_CtlError>
      break;
 800d934:	e000      	b.n	800d938 <USBD_ClrFeature+0x3c>
      break;
 800d936:	bf00      	nop
  }
}
 800d938:	bf00      	nop
 800d93a:	3708      	adds	r7, #8
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}

0800d940 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b084      	sub	sp, #16
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	781a      	ldrb	r2, [r3, #0]
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	3301      	adds	r3, #1
 800d95a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	781a      	ldrb	r2, [r3, #0]
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	3301      	adds	r3, #1
 800d968:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d96a:	68f8      	ldr	r0, [r7, #12]
 800d96c:	f7ff fa90 	bl	800ce90 <SWAPBYTE>
 800d970:	4603      	mov	r3, r0
 800d972:	461a      	mov	r2, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	3301      	adds	r3, #1
 800d97c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	3301      	adds	r3, #1
 800d982:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d984:	68f8      	ldr	r0, [r7, #12]
 800d986:	f7ff fa83 	bl	800ce90 <SWAPBYTE>
 800d98a:	4603      	mov	r3, r0
 800d98c:	461a      	mov	r2, r3
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	3301      	adds	r3, #1
 800d996:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	3301      	adds	r3, #1
 800d99c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d99e:	68f8      	ldr	r0, [r7, #12]
 800d9a0:	f7ff fa76 	bl	800ce90 <SWAPBYTE>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	80da      	strh	r2, [r3, #6]
}
 800d9ac:	bf00      	nop
 800d9ae:	3710      	adds	r7, #16
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b082      	sub	sp, #8
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
 800d9bc:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d9be:	2180      	movs	r1, #128	@ 0x80
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f000 fc6f 	bl	800e2a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d9c6:	2100      	movs	r1, #0
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f000 fc6b 	bl	800e2a4 <USBD_LL_StallEP>
}
 800d9ce:	bf00      	nop
 800d9d0:	3708      	adds	r7, #8
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}

0800d9d6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d9d6:	b580      	push	{r7, lr}
 800d9d8:	b086      	sub	sp, #24
 800d9da:	af00      	add	r7, sp, #0
 800d9dc:	60f8      	str	r0, [r7, #12]
 800d9de:	60b9      	str	r1, [r7, #8]
 800d9e0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d036      	beq.n	800da5a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d9f0:	6938      	ldr	r0, [r7, #16]
 800d9f2:	f000 f836 	bl	800da62 <USBD_GetLen>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	005b      	lsls	r3, r3, #1
 800d9fe:	b29a      	uxth	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800da04:	7dfb      	ldrb	r3, [r7, #23]
 800da06:	68ba      	ldr	r2, [r7, #8]
 800da08:	4413      	add	r3, r2
 800da0a:	687a      	ldr	r2, [r7, #4]
 800da0c:	7812      	ldrb	r2, [r2, #0]
 800da0e:	701a      	strb	r2, [r3, #0]
  idx++;
 800da10:	7dfb      	ldrb	r3, [r7, #23]
 800da12:	3301      	adds	r3, #1
 800da14:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800da16:	7dfb      	ldrb	r3, [r7, #23]
 800da18:	68ba      	ldr	r2, [r7, #8]
 800da1a:	4413      	add	r3, r2
 800da1c:	2203      	movs	r2, #3
 800da1e:	701a      	strb	r2, [r3, #0]
  idx++;
 800da20:	7dfb      	ldrb	r3, [r7, #23]
 800da22:	3301      	adds	r3, #1
 800da24:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800da26:	e013      	b.n	800da50 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800da28:	7dfb      	ldrb	r3, [r7, #23]
 800da2a:	68ba      	ldr	r2, [r7, #8]
 800da2c:	4413      	add	r3, r2
 800da2e:	693a      	ldr	r2, [r7, #16]
 800da30:	7812      	ldrb	r2, [r2, #0]
 800da32:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800da34:	693b      	ldr	r3, [r7, #16]
 800da36:	3301      	adds	r3, #1
 800da38:	613b      	str	r3, [r7, #16]
    idx++;
 800da3a:	7dfb      	ldrb	r3, [r7, #23]
 800da3c:	3301      	adds	r3, #1
 800da3e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800da40:	7dfb      	ldrb	r3, [r7, #23]
 800da42:	68ba      	ldr	r2, [r7, #8]
 800da44:	4413      	add	r3, r2
 800da46:	2200      	movs	r2, #0
 800da48:	701a      	strb	r2, [r3, #0]
    idx++;
 800da4a:	7dfb      	ldrb	r3, [r7, #23]
 800da4c:	3301      	adds	r3, #1
 800da4e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	781b      	ldrb	r3, [r3, #0]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d1e7      	bne.n	800da28 <USBD_GetString+0x52>
 800da58:	e000      	b.n	800da5c <USBD_GetString+0x86>
    return;
 800da5a:	bf00      	nop
  }
}
 800da5c:	3718      	adds	r7, #24
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}

0800da62 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800da62:	b480      	push	{r7}
 800da64:	b085      	sub	sp, #20
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800da6a:	2300      	movs	r3, #0
 800da6c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800da72:	e005      	b.n	800da80 <USBD_GetLen+0x1e>
  {
    len++;
 800da74:	7bfb      	ldrb	r3, [r7, #15]
 800da76:	3301      	adds	r3, #1
 800da78:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	3301      	adds	r3, #1
 800da7e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d1f5      	bne.n	800da74 <USBD_GetLen+0x12>
  }

  return len;
 800da88:	7bfb      	ldrb	r3, [r7, #15]
}
 800da8a:	4618      	mov	r0, r3
 800da8c:	3714      	adds	r7, #20
 800da8e:	46bd      	mov	sp, r7
 800da90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da94:	4770      	bx	lr

0800da96 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800da96:	b580      	push	{r7, lr}
 800da98:	b084      	sub	sp, #16
 800da9a:	af00      	add	r7, sp, #0
 800da9c:	60f8      	str	r0, [r7, #12]
 800da9e:	60b9      	str	r1, [r7, #8]
 800daa0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	2202      	movs	r2, #2
 800daa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	687a      	ldr	r2, [r7, #4]
 800dab4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	68ba      	ldr	r2, [r7, #8]
 800daba:	2100      	movs	r1, #0
 800dabc:	68f8      	ldr	r0, [r7, #12]
 800dabe:	f000 fc7a 	bl	800e3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800dac2:	2300      	movs	r3, #0
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3710      	adds	r7, #16
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b084      	sub	sp, #16
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	60f8      	str	r0, [r7, #12]
 800dad4:	60b9      	str	r1, [r7, #8]
 800dad6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	68ba      	ldr	r2, [r7, #8]
 800dadc:	2100      	movs	r1, #0
 800dade:	68f8      	ldr	r0, [r7, #12]
 800dae0:	f000 fc69 	bl	800e3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800dae4:	2300      	movs	r3, #0
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3710      	adds	r7, #16
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}

0800daee <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800daee:	b580      	push	{r7, lr}
 800daf0:	b084      	sub	sp, #16
 800daf2:	af00      	add	r7, sp, #0
 800daf4:	60f8      	str	r0, [r7, #12]
 800daf6:	60b9      	str	r1, [r7, #8]
 800daf8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	2203      	movs	r2, #3
 800dafe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	687a      	ldr	r2, [r7, #4]
 800db06:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	687a      	ldr	r2, [r7, #4]
 800db0e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	68ba      	ldr	r2, [r7, #8]
 800db16:	2100      	movs	r1, #0
 800db18:	68f8      	ldr	r0, [r7, #12]
 800db1a:	f000 fc6d 	bl	800e3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db1e:	2300      	movs	r3, #0
}
 800db20:	4618      	mov	r0, r3
 800db22:	3710      	adds	r7, #16
 800db24:	46bd      	mov	sp, r7
 800db26:	bd80      	pop	{r7, pc}

0800db28 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b084      	sub	sp, #16
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	60f8      	str	r0, [r7, #12]
 800db30:	60b9      	str	r1, [r7, #8]
 800db32:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	68ba      	ldr	r2, [r7, #8]
 800db38:	2100      	movs	r1, #0
 800db3a:	68f8      	ldr	r0, [r7, #12]
 800db3c:	f000 fc5c 	bl	800e3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	3710      	adds	r7, #16
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b082      	sub	sp, #8
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2204      	movs	r2, #4
 800db56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800db5a:	2300      	movs	r3, #0
 800db5c:	2200      	movs	r2, #0
 800db5e:	2100      	movs	r1, #0
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 fc28 	bl	800e3b6 <USBD_LL_Transmit>

  return USBD_OK;
 800db66:	2300      	movs	r3, #0
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3708      	adds	r7, #8
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b082      	sub	sp, #8
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2205      	movs	r2, #5
 800db7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db80:	2300      	movs	r3, #0
 800db82:	2200      	movs	r2, #0
 800db84:	2100      	movs	r1, #0
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 fc36 	bl	800e3f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db8c:	2300      	movs	r3, #0
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3708      	adds	r7, #8
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}
	...

0800db98 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800db9c:	2200      	movs	r2, #0
 800db9e:	4912      	ldr	r1, [pc, #72]	@ (800dbe8 <MX_USB_Device_Init+0x50>)
 800dba0:	4812      	ldr	r0, [pc, #72]	@ (800dbec <MX_USB_Device_Init+0x54>)
 800dba2:	f7fe fed7 	bl	800c954 <USBD_Init>
 800dba6:	4603      	mov	r3, r0
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d001      	beq.n	800dbb0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800dbac:	f7f3 fd68 	bl	8001680 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800dbb0:	490f      	ldr	r1, [pc, #60]	@ (800dbf0 <MX_USB_Device_Init+0x58>)
 800dbb2:	480e      	ldr	r0, [pc, #56]	@ (800dbec <MX_USB_Device_Init+0x54>)
 800dbb4:	f7fe fefe 	bl	800c9b4 <USBD_RegisterClass>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d001      	beq.n	800dbc2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800dbbe:	f7f3 fd5f 	bl	8001680 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800dbc2:	490c      	ldr	r1, [pc, #48]	@ (800dbf4 <MX_USB_Device_Init+0x5c>)
 800dbc4:	4809      	ldr	r0, [pc, #36]	@ (800dbec <MX_USB_Device_Init+0x54>)
 800dbc6:	f7fe fe4f 	bl	800c868 <USBD_CDC_RegisterInterface>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d001      	beq.n	800dbd4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800dbd0:	f7f3 fd56 	bl	8001680 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800dbd4:	4805      	ldr	r0, [pc, #20]	@ (800dbec <MX_USB_Device_Init+0x54>)
 800dbd6:	f7fe ff14 	bl	800ca02 <USBD_Start>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d001      	beq.n	800dbe4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800dbe0:	f7f3 fd4e 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800dbe4:	bf00      	nop
 800dbe6:	bd80      	pop	{r7, pc}
 800dbe8:	20000130 	.word	0x20000130
 800dbec:	200006bc 	.word	0x200006bc
 800dbf0:	20000018 	.word	0x20000018
 800dbf4:	2000011c 	.word	0x2000011c

0800dbf8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	4905      	ldr	r1, [pc, #20]	@ (800dc14 <CDC_Init_FS+0x1c>)
 800dc00:	4805      	ldr	r0, [pc, #20]	@ (800dc18 <CDC_Init_FS+0x20>)
 800dc02:	f7fe fe46 	bl	800c892 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dc06:	4905      	ldr	r1, [pc, #20]	@ (800dc1c <CDC_Init_FS+0x24>)
 800dc08:	4803      	ldr	r0, [pc, #12]	@ (800dc18 <CDC_Init_FS+0x20>)
 800dc0a:	f7fe fe60 	bl	800c8ce <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dc0e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	bd80      	pop	{r7, pc}
 800dc14:	20000d8c 	.word	0x20000d8c
 800dc18:	200006bc 	.word	0x200006bc
 800dc1c:	2000098c 	.word	0x2000098c

0800dc20 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dc20:	b480      	push	{r7}
 800dc22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dc24:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2e:	4770      	bx	lr

0800dc30 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dc30:	b480      	push	{r7}
 800dc32:	b083      	sub	sp, #12
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	4603      	mov	r3, r0
 800dc38:	6039      	str	r1, [r7, #0]
 800dc3a:	71fb      	strb	r3, [r7, #7]
 800dc3c:	4613      	mov	r3, r2
 800dc3e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dc40:	79fb      	ldrb	r3, [r7, #7]
 800dc42:	2b23      	cmp	r3, #35	@ 0x23
 800dc44:	d84a      	bhi.n	800dcdc <CDC_Control_FS+0xac>
 800dc46:	a201      	add	r2, pc, #4	@ (adr r2, 800dc4c <CDC_Control_FS+0x1c>)
 800dc48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc4c:	0800dcdd 	.word	0x0800dcdd
 800dc50:	0800dcdd 	.word	0x0800dcdd
 800dc54:	0800dcdd 	.word	0x0800dcdd
 800dc58:	0800dcdd 	.word	0x0800dcdd
 800dc5c:	0800dcdd 	.word	0x0800dcdd
 800dc60:	0800dcdd 	.word	0x0800dcdd
 800dc64:	0800dcdd 	.word	0x0800dcdd
 800dc68:	0800dcdd 	.word	0x0800dcdd
 800dc6c:	0800dcdd 	.word	0x0800dcdd
 800dc70:	0800dcdd 	.word	0x0800dcdd
 800dc74:	0800dcdd 	.word	0x0800dcdd
 800dc78:	0800dcdd 	.word	0x0800dcdd
 800dc7c:	0800dcdd 	.word	0x0800dcdd
 800dc80:	0800dcdd 	.word	0x0800dcdd
 800dc84:	0800dcdd 	.word	0x0800dcdd
 800dc88:	0800dcdd 	.word	0x0800dcdd
 800dc8c:	0800dcdd 	.word	0x0800dcdd
 800dc90:	0800dcdd 	.word	0x0800dcdd
 800dc94:	0800dcdd 	.word	0x0800dcdd
 800dc98:	0800dcdd 	.word	0x0800dcdd
 800dc9c:	0800dcdd 	.word	0x0800dcdd
 800dca0:	0800dcdd 	.word	0x0800dcdd
 800dca4:	0800dcdd 	.word	0x0800dcdd
 800dca8:	0800dcdd 	.word	0x0800dcdd
 800dcac:	0800dcdd 	.word	0x0800dcdd
 800dcb0:	0800dcdd 	.word	0x0800dcdd
 800dcb4:	0800dcdd 	.word	0x0800dcdd
 800dcb8:	0800dcdd 	.word	0x0800dcdd
 800dcbc:	0800dcdd 	.word	0x0800dcdd
 800dcc0:	0800dcdd 	.word	0x0800dcdd
 800dcc4:	0800dcdd 	.word	0x0800dcdd
 800dcc8:	0800dcdd 	.word	0x0800dcdd
 800dccc:	0800dcdd 	.word	0x0800dcdd
 800dcd0:	0800dcdd 	.word	0x0800dcdd
 800dcd4:	0800dcdd 	.word	0x0800dcdd
 800dcd8:	0800dcdd 	.word	0x0800dcdd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dcdc:	bf00      	nop
  }

  return (USBD_OK);
 800dcde:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dce0:	4618      	mov	r0, r3
 800dce2:	370c      	adds	r7, #12
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr

0800dcec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dcf6:	6879      	ldr	r1, [r7, #4]
 800dcf8:	4805      	ldr	r0, [pc, #20]	@ (800dd10 <CDC_Receive_FS+0x24>)
 800dcfa:	f7fe fde8 	bl	800c8ce <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dcfe:	4804      	ldr	r0, [pc, #16]	@ (800dd10 <CDC_Receive_FS+0x24>)
 800dd00:	f7fe fdfe 	bl	800c900 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dd04:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3708      	adds	r7, #8
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
 800dd0e:	bf00      	nop
 800dd10:	200006bc 	.word	0x200006bc

0800dd14 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b087      	sub	sp, #28
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	60f8      	str	r0, [r7, #12]
 800dd1c:	60b9      	str	r1, [r7, #8]
 800dd1e:	4613      	mov	r3, r2
 800dd20:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dd22:	2300      	movs	r3, #0
 800dd24:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dd26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	371c      	adds	r7, #28
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr
	...

0800dd38 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b083      	sub	sp, #12
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	4603      	mov	r3, r0
 800dd40:	6039      	str	r1, [r7, #0]
 800dd42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	2212      	movs	r2, #18
 800dd48:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800dd4a:	4b03      	ldr	r3, [pc, #12]	@ (800dd58 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	370c      	adds	r7, #12
 800dd50:	46bd      	mov	sp, r7
 800dd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd56:	4770      	bx	lr
 800dd58:	20000150 	.word	0x20000150

0800dd5c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b083      	sub	sp, #12
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	4603      	mov	r3, r0
 800dd64:	6039      	str	r1, [r7, #0]
 800dd66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	2204      	movs	r2, #4
 800dd6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dd6e:	4b03      	ldr	r3, [pc, #12]	@ (800dd7c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	370c      	adds	r7, #12
 800dd74:	46bd      	mov	sp, r7
 800dd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7a:	4770      	bx	lr
 800dd7c:	20000164 	.word	0x20000164

0800dd80 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b082      	sub	sp, #8
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	4603      	mov	r3, r0
 800dd88:	6039      	str	r1, [r7, #0]
 800dd8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dd8c:	79fb      	ldrb	r3, [r7, #7]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d105      	bne.n	800dd9e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dd92:	683a      	ldr	r2, [r7, #0]
 800dd94:	4907      	ldr	r1, [pc, #28]	@ (800ddb4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800dd96:	4808      	ldr	r0, [pc, #32]	@ (800ddb8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dd98:	f7ff fe1d 	bl	800d9d6 <USBD_GetString>
 800dd9c:	e004      	b.n	800dda8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dd9e:	683a      	ldr	r2, [r7, #0]
 800dda0:	4904      	ldr	r1, [pc, #16]	@ (800ddb4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800dda2:	4805      	ldr	r0, [pc, #20]	@ (800ddb8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dda4:	f7ff fe17 	bl	800d9d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dda8:	4b02      	ldr	r3, [pc, #8]	@ (800ddb4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ddaa:	4618      	mov	r0, r3
 800ddac:	3708      	adds	r7, #8
 800ddae:	46bd      	mov	sp, r7
 800ddb0:	bd80      	pop	{r7, pc}
 800ddb2:	bf00      	nop
 800ddb4:	2000118c 	.word	0x2000118c
 800ddb8:	0800f560 	.word	0x0800f560

0800ddbc <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b082      	sub	sp, #8
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	6039      	str	r1, [r7, #0]
 800ddc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ddc8:	683a      	ldr	r2, [r7, #0]
 800ddca:	4904      	ldr	r1, [pc, #16]	@ (800dddc <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ddcc:	4804      	ldr	r0, [pc, #16]	@ (800dde0 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ddce:	f7ff fe02 	bl	800d9d6 <USBD_GetString>
  return USBD_StrDesc;
 800ddd2:	4b02      	ldr	r3, [pc, #8]	@ (800dddc <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3708      	adds	r7, #8
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	bd80      	pop	{r7, pc}
 800dddc:	2000118c 	.word	0x2000118c
 800dde0:	0800f578 	.word	0x0800f578

0800dde4 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b082      	sub	sp, #8
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	4603      	mov	r3, r0
 800ddec:	6039      	str	r1, [r7, #0]
 800ddee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	221a      	movs	r2, #26
 800ddf4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ddf6:	f000 f843 	bl	800de80 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ddfa:	4b02      	ldr	r3, [pc, #8]	@ (800de04 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	3708      	adds	r7, #8
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}
 800de04:	20000168 	.word	0x20000168

0800de08 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b082      	sub	sp, #8
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	4603      	mov	r3, r0
 800de10:	6039      	str	r1, [r7, #0]
 800de12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800de14:	79fb      	ldrb	r3, [r7, #7]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d105      	bne.n	800de26 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800de1a:	683a      	ldr	r2, [r7, #0]
 800de1c:	4907      	ldr	r1, [pc, #28]	@ (800de3c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800de1e:	4808      	ldr	r0, [pc, #32]	@ (800de40 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800de20:	f7ff fdd9 	bl	800d9d6 <USBD_GetString>
 800de24:	e004      	b.n	800de30 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800de26:	683a      	ldr	r2, [r7, #0]
 800de28:	4904      	ldr	r1, [pc, #16]	@ (800de3c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800de2a:	4805      	ldr	r0, [pc, #20]	@ (800de40 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800de2c:	f7ff fdd3 	bl	800d9d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800de30:	4b02      	ldr	r3, [pc, #8]	@ (800de3c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800de32:	4618      	mov	r0, r3
 800de34:	3708      	adds	r7, #8
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	bf00      	nop
 800de3c:	2000118c 	.word	0x2000118c
 800de40:	0800f58c 	.word	0x0800f58c

0800de44 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	4603      	mov	r3, r0
 800de4c:	6039      	str	r1, [r7, #0]
 800de4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de50:	79fb      	ldrb	r3, [r7, #7]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d105      	bne.n	800de62 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800de56:	683a      	ldr	r2, [r7, #0]
 800de58:	4907      	ldr	r1, [pc, #28]	@ (800de78 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800de5a:	4808      	ldr	r0, [pc, #32]	@ (800de7c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800de5c:	f7ff fdbb 	bl	800d9d6 <USBD_GetString>
 800de60:	e004      	b.n	800de6c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800de62:	683a      	ldr	r2, [r7, #0]
 800de64:	4904      	ldr	r1, [pc, #16]	@ (800de78 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800de66:	4805      	ldr	r0, [pc, #20]	@ (800de7c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800de68:	f7ff fdb5 	bl	800d9d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800de6c:	4b02      	ldr	r3, [pc, #8]	@ (800de78 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3708      	adds	r7, #8
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}
 800de76:	bf00      	nop
 800de78:	2000118c 	.word	0x2000118c
 800de7c:	0800f598 	.word	0x0800f598

0800de80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b084      	sub	sp, #16
 800de84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800de86:	4b0f      	ldr	r3, [pc, #60]	@ (800dec4 <Get_SerialNum+0x44>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800de8c:	4b0e      	ldr	r3, [pc, #56]	@ (800dec8 <Get_SerialNum+0x48>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800de92:	4b0e      	ldr	r3, [pc, #56]	@ (800decc <Get_SerialNum+0x4c>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800de98:	68fa      	ldr	r2, [r7, #12]
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	4413      	add	r3, r2
 800de9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d009      	beq.n	800deba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dea6:	2208      	movs	r2, #8
 800dea8:	4909      	ldr	r1, [pc, #36]	@ (800ded0 <Get_SerialNum+0x50>)
 800deaa:	68f8      	ldr	r0, [r7, #12]
 800deac:	f000 f814 	bl	800ded8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800deb0:	2204      	movs	r2, #4
 800deb2:	4908      	ldr	r1, [pc, #32]	@ (800ded4 <Get_SerialNum+0x54>)
 800deb4:	68b8      	ldr	r0, [r7, #8]
 800deb6:	f000 f80f 	bl	800ded8 <IntToUnicode>
  }
}
 800deba:	bf00      	nop
 800debc:	3710      	adds	r7, #16
 800debe:	46bd      	mov	sp, r7
 800dec0:	bd80      	pop	{r7, pc}
 800dec2:	bf00      	nop
 800dec4:	1fff7590 	.word	0x1fff7590
 800dec8:	1fff7594 	.word	0x1fff7594
 800decc:	1fff7598 	.word	0x1fff7598
 800ded0:	2000016a 	.word	0x2000016a
 800ded4:	2000017a 	.word	0x2000017a

0800ded8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ded8:	b480      	push	{r7}
 800deda:	b087      	sub	sp, #28
 800dedc:	af00      	add	r7, sp, #0
 800dede:	60f8      	str	r0, [r7, #12]
 800dee0:	60b9      	str	r1, [r7, #8]
 800dee2:	4613      	mov	r3, r2
 800dee4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dee6:	2300      	movs	r3, #0
 800dee8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800deea:	2300      	movs	r3, #0
 800deec:	75fb      	strb	r3, [r7, #23]
 800deee:	e027      	b.n	800df40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	0f1b      	lsrs	r3, r3, #28
 800def4:	2b09      	cmp	r3, #9
 800def6:	d80b      	bhi.n	800df10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	0f1b      	lsrs	r3, r3, #28
 800defc:	b2da      	uxtb	r2, r3
 800defe:	7dfb      	ldrb	r3, [r7, #23]
 800df00:	005b      	lsls	r3, r3, #1
 800df02:	4619      	mov	r1, r3
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	440b      	add	r3, r1
 800df08:	3230      	adds	r2, #48	@ 0x30
 800df0a:	b2d2      	uxtb	r2, r2
 800df0c:	701a      	strb	r2, [r3, #0]
 800df0e:	e00a      	b.n	800df26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	0f1b      	lsrs	r3, r3, #28
 800df14:	b2da      	uxtb	r2, r3
 800df16:	7dfb      	ldrb	r3, [r7, #23]
 800df18:	005b      	lsls	r3, r3, #1
 800df1a:	4619      	mov	r1, r3
 800df1c:	68bb      	ldr	r3, [r7, #8]
 800df1e:	440b      	add	r3, r1
 800df20:	3237      	adds	r2, #55	@ 0x37
 800df22:	b2d2      	uxtb	r2, r2
 800df24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	011b      	lsls	r3, r3, #4
 800df2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800df2c:	7dfb      	ldrb	r3, [r7, #23]
 800df2e:	005b      	lsls	r3, r3, #1
 800df30:	3301      	adds	r3, #1
 800df32:	68ba      	ldr	r2, [r7, #8]
 800df34:	4413      	add	r3, r2
 800df36:	2200      	movs	r2, #0
 800df38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800df3a:	7dfb      	ldrb	r3, [r7, #23]
 800df3c:	3301      	adds	r3, #1
 800df3e:	75fb      	strb	r3, [r7, #23]
 800df40:	7dfa      	ldrb	r2, [r7, #23]
 800df42:	79fb      	ldrb	r3, [r7, #7]
 800df44:	429a      	cmp	r2, r3
 800df46:	d3d3      	bcc.n	800def0 <IntToUnicode+0x18>
  }
}
 800df48:	bf00      	nop
 800df4a:	bf00      	nop
 800df4c:	371c      	adds	r7, #28
 800df4e:	46bd      	mov	sp, r7
 800df50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df54:	4770      	bx	lr
	...

0800df58 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b094      	sub	sp, #80	@ 0x50
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800df60:	f107 030c 	add.w	r3, r7, #12
 800df64:	2244      	movs	r2, #68	@ 0x44
 800df66:	2100      	movs	r1, #0
 800df68:	4618      	mov	r0, r3
 800df6a:	f000 fd03 	bl	800e974 <memset>
  if(pcdHandle->Instance==USB)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4a15      	ldr	r2, [pc, #84]	@ (800dfc8 <HAL_PCD_MspInit+0x70>)
 800df74:	4293      	cmp	r3, r2
 800df76:	d122      	bne.n	800dfbe <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800df78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800df7c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800df7e:	2300      	movs	r3, #0
 800df80:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800df82:	f107 030c 	add.w	r3, r7, #12
 800df86:	4618      	mov	r0, r3
 800df88:	f7fa fdde 	bl	8008b48 <HAL_RCCEx_PeriphCLKConfig>
 800df8c:	4603      	mov	r3, r0
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d001      	beq.n	800df96 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800df92:	f7f3 fb75 	bl	8001680 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800df96:	4b0d      	ldr	r3, [pc, #52]	@ (800dfcc <HAL_PCD_MspInit+0x74>)
 800df98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df9a:	4a0c      	ldr	r2, [pc, #48]	@ (800dfcc <HAL_PCD_MspInit+0x74>)
 800df9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dfa0:	6593      	str	r3, [r2, #88]	@ 0x58
 800dfa2:	4b0a      	ldr	r3, [pc, #40]	@ (800dfcc <HAL_PCD_MspInit+0x74>)
 800dfa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfa6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfaa:	60bb      	str	r3, [r7, #8]
 800dfac:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800dfae:	2200      	movs	r2, #0
 800dfb0:	2100      	movs	r1, #0
 800dfb2:	2014      	movs	r0, #20
 800dfb4:	f7f6 f805 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800dfb8:	2014      	movs	r0, #20
 800dfba:	f7f6 f81c 	bl	8003ff6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800dfbe:	bf00      	nop
 800dfc0:	3750      	adds	r7, #80	@ 0x50
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
 800dfc6:	bf00      	nop
 800dfc8:	40005c00 	.word	0x40005c00
 800dfcc:	40021000 	.word	0x40021000

0800dfd0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b082      	sub	sp, #8
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	4610      	mov	r0, r2
 800dfe8:	f7fe fd56 	bl	800ca98 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800dfec:	bf00      	nop
 800dfee:	3708      	adds	r7, #8
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b082      	sub	sp, #8
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	460b      	mov	r3, r1
 800dffe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e006:	78fa      	ldrb	r2, [r7, #3]
 800e008:	6879      	ldr	r1, [r7, #4]
 800e00a:	4613      	mov	r3, r2
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	00db      	lsls	r3, r3, #3
 800e012:	440b      	add	r3, r1
 800e014:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	78fb      	ldrb	r3, [r7, #3]
 800e01c:	4619      	mov	r1, r3
 800e01e:	f7fe fd90 	bl	800cb42 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e022:	bf00      	nop
 800e024:	3708      	adds	r7, #8
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}

0800e02a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e02a:	b580      	push	{r7, lr}
 800e02c:	b082      	sub	sp, #8
 800e02e:	af00      	add	r7, sp, #0
 800e030:	6078      	str	r0, [r7, #4]
 800e032:	460b      	mov	r3, r1
 800e034:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e03c:	78fa      	ldrb	r2, [r7, #3]
 800e03e:	6879      	ldr	r1, [r7, #4]
 800e040:	4613      	mov	r3, r2
 800e042:	009b      	lsls	r3, r3, #2
 800e044:	4413      	add	r3, r2
 800e046:	00db      	lsls	r3, r3, #3
 800e048:	440b      	add	r3, r1
 800e04a:	3324      	adds	r3, #36	@ 0x24
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	78fb      	ldrb	r3, [r7, #3]
 800e050:	4619      	mov	r1, r3
 800e052:	f7fe fdd9 	bl	800cc08 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e056:	bf00      	nop
 800e058:	3708      	adds	r7, #8
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fe feed 	bl	800ce4c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e072:	bf00      	nop
 800e074:	3708      	adds	r7, #8
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}

0800e07a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e07a:	b580      	push	{r7, lr}
 800e07c:	b084      	sub	sp, #16
 800e07e:	af00      	add	r7, sp, #0
 800e080:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e082:	2301      	movs	r3, #1
 800e084:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	795b      	ldrb	r3, [r3, #5]
 800e08a:	2b02      	cmp	r3, #2
 800e08c:	d001      	beq.n	800e092 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e08e:	f7f3 faf7 	bl	8001680 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e098:	7bfa      	ldrb	r2, [r7, #15]
 800e09a:	4611      	mov	r1, r2
 800e09c:	4618      	mov	r0, r3
 800e09e:	f7fe fe97 	bl	800cdd0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f7fe fe43 	bl	800cd34 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e0ae:	bf00      	nop
 800e0b0:	3710      	adds	r7, #16
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}
	...

0800e0b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0b8:	b580      	push	{r7, lr}
 800e0ba:	b082      	sub	sp, #8
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fe fe92 	bl	800cdf0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	7a5b      	ldrb	r3, [r3, #9]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d005      	beq.n	800e0e0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e0d4:	4b04      	ldr	r3, [pc, #16]	@ (800e0e8 <HAL_PCD_SuspendCallback+0x30>)
 800e0d6:	691b      	ldr	r3, [r3, #16]
 800e0d8:	4a03      	ldr	r2, [pc, #12]	@ (800e0e8 <HAL_PCD_SuspendCallback+0x30>)
 800e0da:	f043 0306 	orr.w	r3, r3, #6
 800e0de:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e0e0:	bf00      	nop
 800e0e2:	3708      	adds	r7, #8
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	bd80      	pop	{r7, pc}
 800e0e8:	e000ed00 	.word	0xe000ed00

0800e0ec <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	7a5b      	ldrb	r3, [r3, #9]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d007      	beq.n	800e10c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e0fc:	4b08      	ldr	r3, [pc, #32]	@ (800e120 <HAL_PCD_ResumeCallback+0x34>)
 800e0fe:	691b      	ldr	r3, [r3, #16]
 800e100:	4a07      	ldr	r2, [pc, #28]	@ (800e120 <HAL_PCD_ResumeCallback+0x34>)
 800e102:	f023 0306 	bic.w	r3, r3, #6
 800e106:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e108:	f000 f9f8 	bl	800e4fc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e112:	4618      	mov	r0, r3
 800e114:	f7fe fe82 	bl	800ce1c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e118:	bf00      	nop
 800e11a:	3708      	adds	r7, #8
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	e000ed00 	.word	0xe000ed00

0800e124 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b082      	sub	sp, #8
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e12c:	4a2b      	ldr	r2, [pc, #172]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	4a29      	ldr	r2, [pc, #164]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e138:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e13c:	4b27      	ldr	r3, [pc, #156]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e13e:	4a28      	ldr	r2, [pc, #160]	@ (800e1e0 <USBD_LL_Init+0xbc>)
 800e140:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e142:	4b26      	ldr	r3, [pc, #152]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e144:	2208      	movs	r2, #8
 800e146:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e148:	4b24      	ldr	r3, [pc, #144]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e14a:	2202      	movs	r2, #2
 800e14c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e14e:	4b23      	ldr	r3, [pc, #140]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e150:	2202      	movs	r2, #2
 800e152:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e154:	4b21      	ldr	r3, [pc, #132]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e156:	2200      	movs	r2, #0
 800e158:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e15a:	4b20      	ldr	r3, [pc, #128]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e15c:	2200      	movs	r2, #0
 800e15e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e160:	4b1e      	ldr	r3, [pc, #120]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e162:	2200      	movs	r2, #0
 800e164:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e166:	4b1d      	ldr	r3, [pc, #116]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e168:	2200      	movs	r2, #0
 800e16a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e16c:	481b      	ldr	r0, [pc, #108]	@ (800e1dc <USBD_LL_Init+0xb8>)
 800e16e:	f7f8 fa07 	bl	8006580 <HAL_PCD_Init>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d001      	beq.n	800e17c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e178:	f7f3 fa82 	bl	8001680 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e182:	2318      	movs	r3, #24
 800e184:	2200      	movs	r2, #0
 800e186:	2100      	movs	r1, #0
 800e188:	f7f9 fe8e 	bl	8007ea8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e192:	2358      	movs	r3, #88	@ 0x58
 800e194:	2200      	movs	r2, #0
 800e196:	2180      	movs	r1, #128	@ 0x80
 800e198:	f7f9 fe86 	bl	8007ea8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1a2:	23c0      	movs	r3, #192	@ 0xc0
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	2181      	movs	r1, #129	@ 0x81
 800e1a8:	f7f9 fe7e 	bl	8007ea8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1b2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	2101      	movs	r1, #1
 800e1ba:	f7f9 fe75 	bl	8007ea8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	2182      	movs	r1, #130	@ 0x82
 800e1cc:	f7f9 fe6c 	bl	8007ea8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e1d0:	2300      	movs	r3, #0
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3708      	adds	r7, #8
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}
 800e1da:	bf00      	nop
 800e1dc:	2000138c 	.word	0x2000138c
 800e1e0:	40005c00 	.word	0x40005c00

0800e1e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f7f8 fa8e 	bl	800671c <HAL_PCD_Start>
 800e200:	4603      	mov	r3, r0
 800e202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e204:	7bfb      	ldrb	r3, [r7, #15]
 800e206:	4618      	mov	r0, r3
 800e208:	f000 f97e 	bl	800e508 <USBD_Get_USB_Status>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e210:	7bbb      	ldrb	r3, [r7, #14]
}
 800e212:	4618      	mov	r0, r3
 800e214:	3710      	adds	r7, #16
 800e216:	46bd      	mov	sp, r7
 800e218:	bd80      	pop	{r7, pc}

0800e21a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e21a:	b580      	push	{r7, lr}
 800e21c:	b084      	sub	sp, #16
 800e21e:	af00      	add	r7, sp, #0
 800e220:	6078      	str	r0, [r7, #4]
 800e222:	4608      	mov	r0, r1
 800e224:	4611      	mov	r1, r2
 800e226:	461a      	mov	r2, r3
 800e228:	4603      	mov	r3, r0
 800e22a:	70fb      	strb	r3, [r7, #3]
 800e22c:	460b      	mov	r3, r1
 800e22e:	70bb      	strb	r3, [r7, #2]
 800e230:	4613      	mov	r3, r2
 800e232:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e234:	2300      	movs	r3, #0
 800e236:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e238:	2300      	movs	r3, #0
 800e23a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e242:	78bb      	ldrb	r3, [r7, #2]
 800e244:	883a      	ldrh	r2, [r7, #0]
 800e246:	78f9      	ldrb	r1, [r7, #3]
 800e248:	f7f8 fbd5 	bl	80069f6 <HAL_PCD_EP_Open>
 800e24c:	4603      	mov	r3, r0
 800e24e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e250:	7bfb      	ldrb	r3, [r7, #15]
 800e252:	4618      	mov	r0, r3
 800e254:	f000 f958 	bl	800e508 <USBD_Get_USB_Status>
 800e258:	4603      	mov	r3, r0
 800e25a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e25c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e25e:	4618      	mov	r0, r3
 800e260:	3710      	adds	r7, #16
 800e262:	46bd      	mov	sp, r7
 800e264:	bd80      	pop	{r7, pc}

0800e266 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e266:	b580      	push	{r7, lr}
 800e268:	b084      	sub	sp, #16
 800e26a:	af00      	add	r7, sp, #0
 800e26c:	6078      	str	r0, [r7, #4]
 800e26e:	460b      	mov	r3, r1
 800e270:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e272:	2300      	movs	r3, #0
 800e274:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e276:	2300      	movs	r3, #0
 800e278:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e280:	78fa      	ldrb	r2, [r7, #3]
 800e282:	4611      	mov	r1, r2
 800e284:	4618      	mov	r0, r3
 800e286:	f7f8 fc15 	bl	8006ab4 <HAL_PCD_EP_Close>
 800e28a:	4603      	mov	r3, r0
 800e28c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e28e:	7bfb      	ldrb	r3, [r7, #15]
 800e290:	4618      	mov	r0, r3
 800e292:	f000 f939 	bl	800e508 <USBD_Get_USB_Status>
 800e296:	4603      	mov	r3, r0
 800e298:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e29a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3710      	adds	r7, #16
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e2be:	78fa      	ldrb	r2, [r7, #3]
 800e2c0:	4611      	mov	r1, r2
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f7f8 fcbe 	bl	8006c44 <HAL_PCD_EP_SetStall>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2cc:	7bfb      	ldrb	r3, [r7, #15]
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f000 f91a 	bl	800e508 <USBD_Get_USB_Status>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3710      	adds	r7, #16
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}

0800e2e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b084      	sub	sp, #16
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
 800e2ea:	460b      	mov	r3, r1
 800e2ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e2fc:	78fa      	ldrb	r2, [r7, #3]
 800e2fe:	4611      	mov	r1, r2
 800e300:	4618      	mov	r0, r3
 800e302:	f7f8 fcf1 	bl	8006ce8 <HAL_PCD_EP_ClrStall>
 800e306:	4603      	mov	r3, r0
 800e308:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e30a:	7bfb      	ldrb	r3, [r7, #15]
 800e30c:	4618      	mov	r0, r3
 800e30e:	f000 f8fb 	bl	800e508 <USBD_Get_USB_Status>
 800e312:	4603      	mov	r3, r0
 800e314:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e316:	7bbb      	ldrb	r3, [r7, #14]
}
 800e318:	4618      	mov	r0, r3
 800e31a:	3710      	adds	r7, #16
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e320:	b480      	push	{r7}
 800e322:	b085      	sub	sp, #20
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
 800e328:	460b      	mov	r3, r1
 800e32a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e332:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	da0b      	bge.n	800e354 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e33c:	78fb      	ldrb	r3, [r7, #3]
 800e33e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e342:	68f9      	ldr	r1, [r7, #12]
 800e344:	4613      	mov	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	4413      	add	r3, r2
 800e34a:	00db      	lsls	r3, r3, #3
 800e34c:	440b      	add	r3, r1
 800e34e:	3312      	adds	r3, #18
 800e350:	781b      	ldrb	r3, [r3, #0]
 800e352:	e00b      	b.n	800e36c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e354:	78fb      	ldrb	r3, [r7, #3]
 800e356:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e35a:	68f9      	ldr	r1, [r7, #12]
 800e35c:	4613      	mov	r3, r2
 800e35e:	009b      	lsls	r3, r3, #2
 800e360:	4413      	add	r3, r2
 800e362:	00db      	lsls	r3, r3, #3
 800e364:	440b      	add	r3, r1
 800e366:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e36a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3714      	adds	r7, #20
 800e370:	46bd      	mov	sp, r7
 800e372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e376:	4770      	bx	lr

0800e378 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b084      	sub	sp, #16
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	460b      	mov	r3, r1
 800e382:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e388:	2300      	movs	r3, #0
 800e38a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e392:	78fa      	ldrb	r2, [r7, #3]
 800e394:	4611      	mov	r1, r2
 800e396:	4618      	mov	r0, r3
 800e398:	f7f8 fb09 	bl	80069ae <HAL_PCD_SetAddress>
 800e39c:	4603      	mov	r3, r0
 800e39e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3a0:	7bfb      	ldrb	r3, [r7, #15]
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f000 f8b0 	bl	800e508 <USBD_Get_USB_Status>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3710      	adds	r7, #16
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}

0800e3b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e3b6:	b580      	push	{r7, lr}
 800e3b8:	b086      	sub	sp, #24
 800e3ba:	af00      	add	r7, sp, #0
 800e3bc:	60f8      	str	r0, [r7, #12]
 800e3be:	607a      	str	r2, [r7, #4]
 800e3c0:	603b      	str	r3, [r7, #0]
 800e3c2:	460b      	mov	r3, r1
 800e3c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e3d4:	7af9      	ldrb	r1, [r7, #11]
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	f7f8 fbfc 	bl	8006bd6 <HAL_PCD_EP_Transmit>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3e2:	7dfb      	ldrb	r3, [r7, #23]
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f000 f88f 	bl	800e508 <USBD_Get_USB_Status>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e3ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3718      	adds	r7, #24
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b086      	sub	sp, #24
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	60f8      	str	r0, [r7, #12]
 800e400:	607a      	str	r2, [r7, #4]
 800e402:	603b      	str	r3, [r7, #0]
 800e404:	460b      	mov	r3, r1
 800e406:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e408:	2300      	movs	r3, #0
 800e40a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e40c:	2300      	movs	r3, #0
 800e40e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e416:	7af9      	ldrb	r1, [r7, #11]
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	f7f8 fb92 	bl	8006b44 <HAL_PCD_EP_Receive>
 800e420:	4603      	mov	r3, r0
 800e422:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e424:	7dfb      	ldrb	r3, [r7, #23]
 800e426:	4618      	mov	r0, r3
 800e428:	f000 f86e 	bl	800e508 <USBD_Get_USB_Status>
 800e42c:	4603      	mov	r3, r0
 800e42e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e430:	7dbb      	ldrb	r3, [r7, #22]
}
 800e432:	4618      	mov	r0, r3
 800e434:	3718      	adds	r7, #24
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}

0800e43a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e43a:	b580      	push	{r7, lr}
 800e43c:	b082      	sub	sp, #8
 800e43e:	af00      	add	r7, sp, #0
 800e440:	6078      	str	r0, [r7, #4]
 800e442:	460b      	mov	r3, r1
 800e444:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e44c:	78fa      	ldrb	r2, [r7, #3]
 800e44e:	4611      	mov	r1, r2
 800e450:	4618      	mov	r0, r3
 800e452:	f7f8 fba8 	bl	8006ba6 <HAL_PCD_EP_GetRxCount>
 800e456:	4603      	mov	r3, r0
}
 800e458:	4618      	mov	r0, r3
 800e45a:	3708      	adds	r7, #8
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}

0800e460 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b082      	sub	sp, #8
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
 800e468:	460b      	mov	r3, r1
 800e46a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e46c:	78fb      	ldrb	r3, [r7, #3]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d002      	beq.n	800e478 <HAL_PCDEx_LPM_Callback+0x18>
 800e472:	2b01      	cmp	r3, #1
 800e474:	d013      	beq.n	800e49e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e476:	e023      	b.n	800e4c0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	7a5b      	ldrb	r3, [r3, #9]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d007      	beq.n	800e490 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e480:	f000 f83c 	bl	800e4fc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e484:	4b10      	ldr	r3, [pc, #64]	@ (800e4c8 <HAL_PCDEx_LPM_Callback+0x68>)
 800e486:	691b      	ldr	r3, [r3, #16]
 800e488:	4a0f      	ldr	r2, [pc, #60]	@ (800e4c8 <HAL_PCDEx_LPM_Callback+0x68>)
 800e48a:	f023 0306 	bic.w	r3, r3, #6
 800e48e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e496:	4618      	mov	r0, r3
 800e498:	f7fe fcc0 	bl	800ce1c <USBD_LL_Resume>
    break;
 800e49c:	e010      	b.n	800e4c0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f7fe fca3 	bl	800cdf0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	7a5b      	ldrb	r3, [r3, #9]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d005      	beq.n	800e4be <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e4b2:	4b05      	ldr	r3, [pc, #20]	@ (800e4c8 <HAL_PCDEx_LPM_Callback+0x68>)
 800e4b4:	691b      	ldr	r3, [r3, #16]
 800e4b6:	4a04      	ldr	r2, [pc, #16]	@ (800e4c8 <HAL_PCDEx_LPM_Callback+0x68>)
 800e4b8:	f043 0306 	orr.w	r3, r3, #6
 800e4bc:	6113      	str	r3, [r2, #16]
    break;
 800e4be:	bf00      	nop
}
 800e4c0:	bf00      	nop
 800e4c2:	3708      	adds	r7, #8
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}
 800e4c8:	e000ed00 	.word	0xe000ed00

0800e4cc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e4cc:	b480      	push	{r7}
 800e4ce:	b083      	sub	sp, #12
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e4d4:	4b03      	ldr	r3, [pc, #12]	@ (800e4e4 <USBD_static_malloc+0x18>)
}
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	370c      	adds	r7, #12
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e0:	4770      	bx	lr
 800e4e2:	bf00      	nop
 800e4e4:	20001668 	.word	0x20001668

0800e4e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e4e8:	b480      	push	{r7}
 800e4ea:	b083      	sub	sp, #12
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]

}
 800e4f0:	bf00      	nop
 800e4f2:	370c      	adds	r7, #12
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fa:	4770      	bx	lr

0800e4fc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e500:	f7f2 fbe6 	bl	8000cd0 <SystemClock_Config>
}
 800e504:	bf00      	nop
 800e506:	bd80      	pop	{r7, pc}

0800e508 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e508:	b480      	push	{r7}
 800e50a:	b085      	sub	sp, #20
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	4603      	mov	r3, r0
 800e510:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e512:	2300      	movs	r3, #0
 800e514:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e516:	79fb      	ldrb	r3, [r7, #7]
 800e518:	2b03      	cmp	r3, #3
 800e51a:	d817      	bhi.n	800e54c <USBD_Get_USB_Status+0x44>
 800e51c:	a201      	add	r2, pc, #4	@ (adr r2, 800e524 <USBD_Get_USB_Status+0x1c>)
 800e51e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e522:	bf00      	nop
 800e524:	0800e535 	.word	0x0800e535
 800e528:	0800e53b 	.word	0x0800e53b
 800e52c:	0800e541 	.word	0x0800e541
 800e530:	0800e547 	.word	0x0800e547
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e534:	2300      	movs	r3, #0
 800e536:	73fb      	strb	r3, [r7, #15]
    break;
 800e538:	e00b      	b.n	800e552 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e53a:	2303      	movs	r3, #3
 800e53c:	73fb      	strb	r3, [r7, #15]
    break;
 800e53e:	e008      	b.n	800e552 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e540:	2301      	movs	r3, #1
 800e542:	73fb      	strb	r3, [r7, #15]
    break;
 800e544:	e005      	b.n	800e552 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e546:	2303      	movs	r3, #3
 800e548:	73fb      	strb	r3, [r7, #15]
    break;
 800e54a:	e002      	b.n	800e552 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e54c:	2303      	movs	r3, #3
 800e54e:	73fb      	strb	r3, [r7, #15]
    break;
 800e550:	bf00      	nop
  }
  return usb_status;
 800e552:	7bfb      	ldrb	r3, [r7, #15]
}
 800e554:	4618      	mov	r0, r3
 800e556:	3714      	adds	r7, #20
 800e558:	46bd      	mov	sp, r7
 800e55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55e:	4770      	bx	lr

0800e560 <std>:
 800e560:	2300      	movs	r3, #0
 800e562:	b510      	push	{r4, lr}
 800e564:	4604      	mov	r4, r0
 800e566:	e9c0 3300 	strd	r3, r3, [r0]
 800e56a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e56e:	6083      	str	r3, [r0, #8]
 800e570:	8181      	strh	r1, [r0, #12]
 800e572:	6643      	str	r3, [r0, #100]	@ 0x64
 800e574:	81c2      	strh	r2, [r0, #14]
 800e576:	6183      	str	r3, [r0, #24]
 800e578:	4619      	mov	r1, r3
 800e57a:	2208      	movs	r2, #8
 800e57c:	305c      	adds	r0, #92	@ 0x5c
 800e57e:	f000 f9f9 	bl	800e974 <memset>
 800e582:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b8 <std+0x58>)
 800e584:	6263      	str	r3, [r4, #36]	@ 0x24
 800e586:	4b0d      	ldr	r3, [pc, #52]	@ (800e5bc <std+0x5c>)
 800e588:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e58a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c0 <std+0x60>)
 800e58c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e58e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c4 <std+0x64>)
 800e590:	6323      	str	r3, [r4, #48]	@ 0x30
 800e592:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c8 <std+0x68>)
 800e594:	6224      	str	r4, [r4, #32]
 800e596:	429c      	cmp	r4, r3
 800e598:	d006      	beq.n	800e5a8 <std+0x48>
 800e59a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e59e:	4294      	cmp	r4, r2
 800e5a0:	d002      	beq.n	800e5a8 <std+0x48>
 800e5a2:	33d0      	adds	r3, #208	@ 0xd0
 800e5a4:	429c      	cmp	r4, r3
 800e5a6:	d105      	bne.n	800e5b4 <std+0x54>
 800e5a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e5ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5b0:	f000 ba58 	b.w	800ea64 <__retarget_lock_init_recursive>
 800e5b4:	bd10      	pop	{r4, pc}
 800e5b6:	bf00      	nop
 800e5b8:	0800e7c5 	.word	0x0800e7c5
 800e5bc:	0800e7e7 	.word	0x0800e7e7
 800e5c0:	0800e81f 	.word	0x0800e81f
 800e5c4:	0800e843 	.word	0x0800e843
 800e5c8:	20001888 	.word	0x20001888

0800e5cc <stdio_exit_handler>:
 800e5cc:	4a02      	ldr	r2, [pc, #8]	@ (800e5d8 <stdio_exit_handler+0xc>)
 800e5ce:	4903      	ldr	r1, [pc, #12]	@ (800e5dc <stdio_exit_handler+0x10>)
 800e5d0:	4803      	ldr	r0, [pc, #12]	@ (800e5e0 <stdio_exit_handler+0x14>)
 800e5d2:	f000 b869 	b.w	800e6a8 <_fwalk_sglue>
 800e5d6:	bf00      	nop
 800e5d8:	20000184 	.word	0x20000184
 800e5dc:	0800f301 	.word	0x0800f301
 800e5e0:	20000194 	.word	0x20000194

0800e5e4 <cleanup_stdio>:
 800e5e4:	6841      	ldr	r1, [r0, #4]
 800e5e6:	4b0c      	ldr	r3, [pc, #48]	@ (800e618 <cleanup_stdio+0x34>)
 800e5e8:	4299      	cmp	r1, r3
 800e5ea:	b510      	push	{r4, lr}
 800e5ec:	4604      	mov	r4, r0
 800e5ee:	d001      	beq.n	800e5f4 <cleanup_stdio+0x10>
 800e5f0:	f000 fe86 	bl	800f300 <_fflush_r>
 800e5f4:	68a1      	ldr	r1, [r4, #8]
 800e5f6:	4b09      	ldr	r3, [pc, #36]	@ (800e61c <cleanup_stdio+0x38>)
 800e5f8:	4299      	cmp	r1, r3
 800e5fa:	d002      	beq.n	800e602 <cleanup_stdio+0x1e>
 800e5fc:	4620      	mov	r0, r4
 800e5fe:	f000 fe7f 	bl	800f300 <_fflush_r>
 800e602:	68e1      	ldr	r1, [r4, #12]
 800e604:	4b06      	ldr	r3, [pc, #24]	@ (800e620 <cleanup_stdio+0x3c>)
 800e606:	4299      	cmp	r1, r3
 800e608:	d004      	beq.n	800e614 <cleanup_stdio+0x30>
 800e60a:	4620      	mov	r0, r4
 800e60c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e610:	f000 be76 	b.w	800f300 <_fflush_r>
 800e614:	bd10      	pop	{r4, pc}
 800e616:	bf00      	nop
 800e618:	20001888 	.word	0x20001888
 800e61c:	200018f0 	.word	0x200018f0
 800e620:	20001958 	.word	0x20001958

0800e624 <global_stdio_init.part.0>:
 800e624:	b510      	push	{r4, lr}
 800e626:	4b0b      	ldr	r3, [pc, #44]	@ (800e654 <global_stdio_init.part.0+0x30>)
 800e628:	4c0b      	ldr	r4, [pc, #44]	@ (800e658 <global_stdio_init.part.0+0x34>)
 800e62a:	4a0c      	ldr	r2, [pc, #48]	@ (800e65c <global_stdio_init.part.0+0x38>)
 800e62c:	601a      	str	r2, [r3, #0]
 800e62e:	4620      	mov	r0, r4
 800e630:	2200      	movs	r2, #0
 800e632:	2104      	movs	r1, #4
 800e634:	f7ff ff94 	bl	800e560 <std>
 800e638:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e63c:	2201      	movs	r2, #1
 800e63e:	2109      	movs	r1, #9
 800e640:	f7ff ff8e 	bl	800e560 <std>
 800e644:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e648:	2202      	movs	r2, #2
 800e64a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e64e:	2112      	movs	r1, #18
 800e650:	f7ff bf86 	b.w	800e560 <std>
 800e654:	200019c0 	.word	0x200019c0
 800e658:	20001888 	.word	0x20001888
 800e65c:	0800e5cd 	.word	0x0800e5cd

0800e660 <__sfp_lock_acquire>:
 800e660:	4801      	ldr	r0, [pc, #4]	@ (800e668 <__sfp_lock_acquire+0x8>)
 800e662:	f000 ba00 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800e666:	bf00      	nop
 800e668:	200019c9 	.word	0x200019c9

0800e66c <__sfp_lock_release>:
 800e66c:	4801      	ldr	r0, [pc, #4]	@ (800e674 <__sfp_lock_release+0x8>)
 800e66e:	f000 b9fb 	b.w	800ea68 <__retarget_lock_release_recursive>
 800e672:	bf00      	nop
 800e674:	200019c9 	.word	0x200019c9

0800e678 <__sinit>:
 800e678:	b510      	push	{r4, lr}
 800e67a:	4604      	mov	r4, r0
 800e67c:	f7ff fff0 	bl	800e660 <__sfp_lock_acquire>
 800e680:	6a23      	ldr	r3, [r4, #32]
 800e682:	b11b      	cbz	r3, 800e68c <__sinit+0x14>
 800e684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e688:	f7ff bff0 	b.w	800e66c <__sfp_lock_release>
 800e68c:	4b04      	ldr	r3, [pc, #16]	@ (800e6a0 <__sinit+0x28>)
 800e68e:	6223      	str	r3, [r4, #32]
 800e690:	4b04      	ldr	r3, [pc, #16]	@ (800e6a4 <__sinit+0x2c>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d1f5      	bne.n	800e684 <__sinit+0xc>
 800e698:	f7ff ffc4 	bl	800e624 <global_stdio_init.part.0>
 800e69c:	e7f2      	b.n	800e684 <__sinit+0xc>
 800e69e:	bf00      	nop
 800e6a0:	0800e5e5 	.word	0x0800e5e5
 800e6a4:	200019c0 	.word	0x200019c0

0800e6a8 <_fwalk_sglue>:
 800e6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6ac:	4607      	mov	r7, r0
 800e6ae:	4688      	mov	r8, r1
 800e6b0:	4614      	mov	r4, r2
 800e6b2:	2600      	movs	r6, #0
 800e6b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e6b8:	f1b9 0901 	subs.w	r9, r9, #1
 800e6bc:	d505      	bpl.n	800e6ca <_fwalk_sglue+0x22>
 800e6be:	6824      	ldr	r4, [r4, #0]
 800e6c0:	2c00      	cmp	r4, #0
 800e6c2:	d1f7      	bne.n	800e6b4 <_fwalk_sglue+0xc>
 800e6c4:	4630      	mov	r0, r6
 800e6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ca:	89ab      	ldrh	r3, [r5, #12]
 800e6cc:	2b01      	cmp	r3, #1
 800e6ce:	d907      	bls.n	800e6e0 <_fwalk_sglue+0x38>
 800e6d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	d003      	beq.n	800e6e0 <_fwalk_sglue+0x38>
 800e6d8:	4629      	mov	r1, r5
 800e6da:	4638      	mov	r0, r7
 800e6dc:	47c0      	blx	r8
 800e6de:	4306      	orrs	r6, r0
 800e6e0:	3568      	adds	r5, #104	@ 0x68
 800e6e2:	e7e9      	b.n	800e6b8 <_fwalk_sglue+0x10>

0800e6e4 <iprintf>:
 800e6e4:	b40f      	push	{r0, r1, r2, r3}
 800e6e6:	b507      	push	{r0, r1, r2, lr}
 800e6e8:	4906      	ldr	r1, [pc, #24]	@ (800e704 <iprintf+0x20>)
 800e6ea:	ab04      	add	r3, sp, #16
 800e6ec:	6808      	ldr	r0, [r1, #0]
 800e6ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6f2:	6881      	ldr	r1, [r0, #8]
 800e6f4:	9301      	str	r3, [sp, #4]
 800e6f6:	f000 fadb 	bl	800ecb0 <_vfiprintf_r>
 800e6fa:	b003      	add	sp, #12
 800e6fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e700:	b004      	add	sp, #16
 800e702:	4770      	bx	lr
 800e704:	20000190 	.word	0x20000190

0800e708 <_puts_r>:
 800e708:	6a03      	ldr	r3, [r0, #32]
 800e70a:	b570      	push	{r4, r5, r6, lr}
 800e70c:	6884      	ldr	r4, [r0, #8]
 800e70e:	4605      	mov	r5, r0
 800e710:	460e      	mov	r6, r1
 800e712:	b90b      	cbnz	r3, 800e718 <_puts_r+0x10>
 800e714:	f7ff ffb0 	bl	800e678 <__sinit>
 800e718:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e71a:	07db      	lsls	r3, r3, #31
 800e71c:	d405      	bmi.n	800e72a <_puts_r+0x22>
 800e71e:	89a3      	ldrh	r3, [r4, #12]
 800e720:	0598      	lsls	r0, r3, #22
 800e722:	d402      	bmi.n	800e72a <_puts_r+0x22>
 800e724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e726:	f000 f99e 	bl	800ea66 <__retarget_lock_acquire_recursive>
 800e72a:	89a3      	ldrh	r3, [r4, #12]
 800e72c:	0719      	lsls	r1, r3, #28
 800e72e:	d502      	bpl.n	800e736 <_puts_r+0x2e>
 800e730:	6923      	ldr	r3, [r4, #16]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d135      	bne.n	800e7a2 <_puts_r+0x9a>
 800e736:	4621      	mov	r1, r4
 800e738:	4628      	mov	r0, r5
 800e73a:	f000 f8c5 	bl	800e8c8 <__swsetup_r>
 800e73e:	b380      	cbz	r0, 800e7a2 <_puts_r+0x9a>
 800e740:	f04f 35ff 	mov.w	r5, #4294967295
 800e744:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e746:	07da      	lsls	r2, r3, #31
 800e748:	d405      	bmi.n	800e756 <_puts_r+0x4e>
 800e74a:	89a3      	ldrh	r3, [r4, #12]
 800e74c:	059b      	lsls	r3, r3, #22
 800e74e:	d402      	bmi.n	800e756 <_puts_r+0x4e>
 800e750:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e752:	f000 f989 	bl	800ea68 <__retarget_lock_release_recursive>
 800e756:	4628      	mov	r0, r5
 800e758:	bd70      	pop	{r4, r5, r6, pc}
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	da04      	bge.n	800e768 <_puts_r+0x60>
 800e75e:	69a2      	ldr	r2, [r4, #24]
 800e760:	429a      	cmp	r2, r3
 800e762:	dc17      	bgt.n	800e794 <_puts_r+0x8c>
 800e764:	290a      	cmp	r1, #10
 800e766:	d015      	beq.n	800e794 <_puts_r+0x8c>
 800e768:	6823      	ldr	r3, [r4, #0]
 800e76a:	1c5a      	adds	r2, r3, #1
 800e76c:	6022      	str	r2, [r4, #0]
 800e76e:	7019      	strb	r1, [r3, #0]
 800e770:	68a3      	ldr	r3, [r4, #8]
 800e772:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e776:	3b01      	subs	r3, #1
 800e778:	60a3      	str	r3, [r4, #8]
 800e77a:	2900      	cmp	r1, #0
 800e77c:	d1ed      	bne.n	800e75a <_puts_r+0x52>
 800e77e:	2b00      	cmp	r3, #0
 800e780:	da11      	bge.n	800e7a6 <_puts_r+0x9e>
 800e782:	4622      	mov	r2, r4
 800e784:	210a      	movs	r1, #10
 800e786:	4628      	mov	r0, r5
 800e788:	f000 f85f 	bl	800e84a <__swbuf_r>
 800e78c:	3001      	adds	r0, #1
 800e78e:	d0d7      	beq.n	800e740 <_puts_r+0x38>
 800e790:	250a      	movs	r5, #10
 800e792:	e7d7      	b.n	800e744 <_puts_r+0x3c>
 800e794:	4622      	mov	r2, r4
 800e796:	4628      	mov	r0, r5
 800e798:	f000 f857 	bl	800e84a <__swbuf_r>
 800e79c:	3001      	adds	r0, #1
 800e79e:	d1e7      	bne.n	800e770 <_puts_r+0x68>
 800e7a0:	e7ce      	b.n	800e740 <_puts_r+0x38>
 800e7a2:	3e01      	subs	r6, #1
 800e7a4:	e7e4      	b.n	800e770 <_puts_r+0x68>
 800e7a6:	6823      	ldr	r3, [r4, #0]
 800e7a8:	1c5a      	adds	r2, r3, #1
 800e7aa:	6022      	str	r2, [r4, #0]
 800e7ac:	220a      	movs	r2, #10
 800e7ae:	701a      	strb	r2, [r3, #0]
 800e7b0:	e7ee      	b.n	800e790 <_puts_r+0x88>
	...

0800e7b4 <puts>:
 800e7b4:	4b02      	ldr	r3, [pc, #8]	@ (800e7c0 <puts+0xc>)
 800e7b6:	4601      	mov	r1, r0
 800e7b8:	6818      	ldr	r0, [r3, #0]
 800e7ba:	f7ff bfa5 	b.w	800e708 <_puts_r>
 800e7be:	bf00      	nop
 800e7c0:	20000190 	.word	0x20000190

0800e7c4 <__sread>:
 800e7c4:	b510      	push	{r4, lr}
 800e7c6:	460c      	mov	r4, r1
 800e7c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7cc:	f000 f8fc 	bl	800e9c8 <_read_r>
 800e7d0:	2800      	cmp	r0, #0
 800e7d2:	bfab      	itete	ge
 800e7d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e7d6:	89a3      	ldrhlt	r3, [r4, #12]
 800e7d8:	181b      	addge	r3, r3, r0
 800e7da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e7de:	bfac      	ite	ge
 800e7e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e7e2:	81a3      	strhlt	r3, [r4, #12]
 800e7e4:	bd10      	pop	{r4, pc}

0800e7e6 <__swrite>:
 800e7e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7ea:	461f      	mov	r7, r3
 800e7ec:	898b      	ldrh	r3, [r1, #12]
 800e7ee:	05db      	lsls	r3, r3, #23
 800e7f0:	4605      	mov	r5, r0
 800e7f2:	460c      	mov	r4, r1
 800e7f4:	4616      	mov	r6, r2
 800e7f6:	d505      	bpl.n	800e804 <__swrite+0x1e>
 800e7f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7fc:	2302      	movs	r3, #2
 800e7fe:	2200      	movs	r2, #0
 800e800:	f000 f8d0 	bl	800e9a4 <_lseek_r>
 800e804:	89a3      	ldrh	r3, [r4, #12]
 800e806:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e80a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e80e:	81a3      	strh	r3, [r4, #12]
 800e810:	4632      	mov	r2, r6
 800e812:	463b      	mov	r3, r7
 800e814:	4628      	mov	r0, r5
 800e816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e81a:	f000 b8e7 	b.w	800e9ec <_write_r>

0800e81e <__sseek>:
 800e81e:	b510      	push	{r4, lr}
 800e820:	460c      	mov	r4, r1
 800e822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e826:	f000 f8bd 	bl	800e9a4 <_lseek_r>
 800e82a:	1c43      	adds	r3, r0, #1
 800e82c:	89a3      	ldrh	r3, [r4, #12]
 800e82e:	bf15      	itete	ne
 800e830:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e832:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e836:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e83a:	81a3      	strheq	r3, [r4, #12]
 800e83c:	bf18      	it	ne
 800e83e:	81a3      	strhne	r3, [r4, #12]
 800e840:	bd10      	pop	{r4, pc}

0800e842 <__sclose>:
 800e842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e846:	f000 b89d 	b.w	800e984 <_close_r>

0800e84a <__swbuf_r>:
 800e84a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e84c:	460e      	mov	r6, r1
 800e84e:	4614      	mov	r4, r2
 800e850:	4605      	mov	r5, r0
 800e852:	b118      	cbz	r0, 800e85c <__swbuf_r+0x12>
 800e854:	6a03      	ldr	r3, [r0, #32]
 800e856:	b90b      	cbnz	r3, 800e85c <__swbuf_r+0x12>
 800e858:	f7ff ff0e 	bl	800e678 <__sinit>
 800e85c:	69a3      	ldr	r3, [r4, #24]
 800e85e:	60a3      	str	r3, [r4, #8]
 800e860:	89a3      	ldrh	r3, [r4, #12]
 800e862:	071a      	lsls	r2, r3, #28
 800e864:	d501      	bpl.n	800e86a <__swbuf_r+0x20>
 800e866:	6923      	ldr	r3, [r4, #16]
 800e868:	b943      	cbnz	r3, 800e87c <__swbuf_r+0x32>
 800e86a:	4621      	mov	r1, r4
 800e86c:	4628      	mov	r0, r5
 800e86e:	f000 f82b 	bl	800e8c8 <__swsetup_r>
 800e872:	b118      	cbz	r0, 800e87c <__swbuf_r+0x32>
 800e874:	f04f 37ff 	mov.w	r7, #4294967295
 800e878:	4638      	mov	r0, r7
 800e87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e87c:	6823      	ldr	r3, [r4, #0]
 800e87e:	6922      	ldr	r2, [r4, #16]
 800e880:	1a98      	subs	r0, r3, r2
 800e882:	6963      	ldr	r3, [r4, #20]
 800e884:	b2f6      	uxtb	r6, r6
 800e886:	4283      	cmp	r3, r0
 800e888:	4637      	mov	r7, r6
 800e88a:	dc05      	bgt.n	800e898 <__swbuf_r+0x4e>
 800e88c:	4621      	mov	r1, r4
 800e88e:	4628      	mov	r0, r5
 800e890:	f000 fd36 	bl	800f300 <_fflush_r>
 800e894:	2800      	cmp	r0, #0
 800e896:	d1ed      	bne.n	800e874 <__swbuf_r+0x2a>
 800e898:	68a3      	ldr	r3, [r4, #8]
 800e89a:	3b01      	subs	r3, #1
 800e89c:	60a3      	str	r3, [r4, #8]
 800e89e:	6823      	ldr	r3, [r4, #0]
 800e8a0:	1c5a      	adds	r2, r3, #1
 800e8a2:	6022      	str	r2, [r4, #0]
 800e8a4:	701e      	strb	r6, [r3, #0]
 800e8a6:	6962      	ldr	r2, [r4, #20]
 800e8a8:	1c43      	adds	r3, r0, #1
 800e8aa:	429a      	cmp	r2, r3
 800e8ac:	d004      	beq.n	800e8b8 <__swbuf_r+0x6e>
 800e8ae:	89a3      	ldrh	r3, [r4, #12]
 800e8b0:	07db      	lsls	r3, r3, #31
 800e8b2:	d5e1      	bpl.n	800e878 <__swbuf_r+0x2e>
 800e8b4:	2e0a      	cmp	r6, #10
 800e8b6:	d1df      	bne.n	800e878 <__swbuf_r+0x2e>
 800e8b8:	4621      	mov	r1, r4
 800e8ba:	4628      	mov	r0, r5
 800e8bc:	f000 fd20 	bl	800f300 <_fflush_r>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	d0d9      	beq.n	800e878 <__swbuf_r+0x2e>
 800e8c4:	e7d6      	b.n	800e874 <__swbuf_r+0x2a>
	...

0800e8c8 <__swsetup_r>:
 800e8c8:	b538      	push	{r3, r4, r5, lr}
 800e8ca:	4b29      	ldr	r3, [pc, #164]	@ (800e970 <__swsetup_r+0xa8>)
 800e8cc:	4605      	mov	r5, r0
 800e8ce:	6818      	ldr	r0, [r3, #0]
 800e8d0:	460c      	mov	r4, r1
 800e8d2:	b118      	cbz	r0, 800e8dc <__swsetup_r+0x14>
 800e8d4:	6a03      	ldr	r3, [r0, #32]
 800e8d6:	b90b      	cbnz	r3, 800e8dc <__swsetup_r+0x14>
 800e8d8:	f7ff fece 	bl	800e678 <__sinit>
 800e8dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8e0:	0719      	lsls	r1, r3, #28
 800e8e2:	d422      	bmi.n	800e92a <__swsetup_r+0x62>
 800e8e4:	06da      	lsls	r2, r3, #27
 800e8e6:	d407      	bmi.n	800e8f8 <__swsetup_r+0x30>
 800e8e8:	2209      	movs	r2, #9
 800e8ea:	602a      	str	r2, [r5, #0]
 800e8ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8f0:	81a3      	strh	r3, [r4, #12]
 800e8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800e8f6:	e033      	b.n	800e960 <__swsetup_r+0x98>
 800e8f8:	0758      	lsls	r0, r3, #29
 800e8fa:	d512      	bpl.n	800e922 <__swsetup_r+0x5a>
 800e8fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e8fe:	b141      	cbz	r1, 800e912 <__swsetup_r+0x4a>
 800e900:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e904:	4299      	cmp	r1, r3
 800e906:	d002      	beq.n	800e90e <__swsetup_r+0x46>
 800e908:	4628      	mov	r0, r5
 800e90a:	f000 f8af 	bl	800ea6c <_free_r>
 800e90e:	2300      	movs	r3, #0
 800e910:	6363      	str	r3, [r4, #52]	@ 0x34
 800e912:	89a3      	ldrh	r3, [r4, #12]
 800e914:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e918:	81a3      	strh	r3, [r4, #12]
 800e91a:	2300      	movs	r3, #0
 800e91c:	6063      	str	r3, [r4, #4]
 800e91e:	6923      	ldr	r3, [r4, #16]
 800e920:	6023      	str	r3, [r4, #0]
 800e922:	89a3      	ldrh	r3, [r4, #12]
 800e924:	f043 0308 	orr.w	r3, r3, #8
 800e928:	81a3      	strh	r3, [r4, #12]
 800e92a:	6923      	ldr	r3, [r4, #16]
 800e92c:	b94b      	cbnz	r3, 800e942 <__swsetup_r+0x7a>
 800e92e:	89a3      	ldrh	r3, [r4, #12]
 800e930:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e934:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e938:	d003      	beq.n	800e942 <__swsetup_r+0x7a>
 800e93a:	4621      	mov	r1, r4
 800e93c:	4628      	mov	r0, r5
 800e93e:	f000 fd2d 	bl	800f39c <__smakebuf_r>
 800e942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e946:	f013 0201 	ands.w	r2, r3, #1
 800e94a:	d00a      	beq.n	800e962 <__swsetup_r+0x9a>
 800e94c:	2200      	movs	r2, #0
 800e94e:	60a2      	str	r2, [r4, #8]
 800e950:	6962      	ldr	r2, [r4, #20]
 800e952:	4252      	negs	r2, r2
 800e954:	61a2      	str	r2, [r4, #24]
 800e956:	6922      	ldr	r2, [r4, #16]
 800e958:	b942      	cbnz	r2, 800e96c <__swsetup_r+0xa4>
 800e95a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e95e:	d1c5      	bne.n	800e8ec <__swsetup_r+0x24>
 800e960:	bd38      	pop	{r3, r4, r5, pc}
 800e962:	0799      	lsls	r1, r3, #30
 800e964:	bf58      	it	pl
 800e966:	6962      	ldrpl	r2, [r4, #20]
 800e968:	60a2      	str	r2, [r4, #8]
 800e96a:	e7f4      	b.n	800e956 <__swsetup_r+0x8e>
 800e96c:	2000      	movs	r0, #0
 800e96e:	e7f7      	b.n	800e960 <__swsetup_r+0x98>
 800e970:	20000190 	.word	0x20000190

0800e974 <memset>:
 800e974:	4402      	add	r2, r0
 800e976:	4603      	mov	r3, r0
 800e978:	4293      	cmp	r3, r2
 800e97a:	d100      	bne.n	800e97e <memset+0xa>
 800e97c:	4770      	bx	lr
 800e97e:	f803 1b01 	strb.w	r1, [r3], #1
 800e982:	e7f9      	b.n	800e978 <memset+0x4>

0800e984 <_close_r>:
 800e984:	b538      	push	{r3, r4, r5, lr}
 800e986:	4d06      	ldr	r5, [pc, #24]	@ (800e9a0 <_close_r+0x1c>)
 800e988:	2300      	movs	r3, #0
 800e98a:	4604      	mov	r4, r0
 800e98c:	4608      	mov	r0, r1
 800e98e:	602b      	str	r3, [r5, #0]
 800e990:	f7f3 faaf 	bl	8001ef2 <_close>
 800e994:	1c43      	adds	r3, r0, #1
 800e996:	d102      	bne.n	800e99e <_close_r+0x1a>
 800e998:	682b      	ldr	r3, [r5, #0]
 800e99a:	b103      	cbz	r3, 800e99e <_close_r+0x1a>
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	bd38      	pop	{r3, r4, r5, pc}
 800e9a0:	200019c4 	.word	0x200019c4

0800e9a4 <_lseek_r>:
 800e9a4:	b538      	push	{r3, r4, r5, lr}
 800e9a6:	4d07      	ldr	r5, [pc, #28]	@ (800e9c4 <_lseek_r+0x20>)
 800e9a8:	4604      	mov	r4, r0
 800e9aa:	4608      	mov	r0, r1
 800e9ac:	4611      	mov	r1, r2
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	602a      	str	r2, [r5, #0]
 800e9b2:	461a      	mov	r2, r3
 800e9b4:	f7f3 fac4 	bl	8001f40 <_lseek>
 800e9b8:	1c43      	adds	r3, r0, #1
 800e9ba:	d102      	bne.n	800e9c2 <_lseek_r+0x1e>
 800e9bc:	682b      	ldr	r3, [r5, #0]
 800e9be:	b103      	cbz	r3, 800e9c2 <_lseek_r+0x1e>
 800e9c0:	6023      	str	r3, [r4, #0]
 800e9c2:	bd38      	pop	{r3, r4, r5, pc}
 800e9c4:	200019c4 	.word	0x200019c4

0800e9c8 <_read_r>:
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	4d07      	ldr	r5, [pc, #28]	@ (800e9e8 <_read_r+0x20>)
 800e9cc:	4604      	mov	r4, r0
 800e9ce:	4608      	mov	r0, r1
 800e9d0:	4611      	mov	r1, r2
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	602a      	str	r2, [r5, #0]
 800e9d6:	461a      	mov	r2, r3
 800e9d8:	f7f3 fa52 	bl	8001e80 <_read>
 800e9dc:	1c43      	adds	r3, r0, #1
 800e9de:	d102      	bne.n	800e9e6 <_read_r+0x1e>
 800e9e0:	682b      	ldr	r3, [r5, #0]
 800e9e2:	b103      	cbz	r3, 800e9e6 <_read_r+0x1e>
 800e9e4:	6023      	str	r3, [r4, #0]
 800e9e6:	bd38      	pop	{r3, r4, r5, pc}
 800e9e8:	200019c4 	.word	0x200019c4

0800e9ec <_write_r>:
 800e9ec:	b538      	push	{r3, r4, r5, lr}
 800e9ee:	4d07      	ldr	r5, [pc, #28]	@ (800ea0c <_write_r+0x20>)
 800e9f0:	4604      	mov	r4, r0
 800e9f2:	4608      	mov	r0, r1
 800e9f4:	4611      	mov	r1, r2
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	602a      	str	r2, [r5, #0]
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	f7f3 fa5d 	bl	8001eba <_write>
 800ea00:	1c43      	adds	r3, r0, #1
 800ea02:	d102      	bne.n	800ea0a <_write_r+0x1e>
 800ea04:	682b      	ldr	r3, [r5, #0]
 800ea06:	b103      	cbz	r3, 800ea0a <_write_r+0x1e>
 800ea08:	6023      	str	r3, [r4, #0]
 800ea0a:	bd38      	pop	{r3, r4, r5, pc}
 800ea0c:	200019c4 	.word	0x200019c4

0800ea10 <__errno>:
 800ea10:	4b01      	ldr	r3, [pc, #4]	@ (800ea18 <__errno+0x8>)
 800ea12:	6818      	ldr	r0, [r3, #0]
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	20000190 	.word	0x20000190

0800ea1c <__libc_init_array>:
 800ea1c:	b570      	push	{r4, r5, r6, lr}
 800ea1e:	4d0d      	ldr	r5, [pc, #52]	@ (800ea54 <__libc_init_array+0x38>)
 800ea20:	4c0d      	ldr	r4, [pc, #52]	@ (800ea58 <__libc_init_array+0x3c>)
 800ea22:	1b64      	subs	r4, r4, r5
 800ea24:	10a4      	asrs	r4, r4, #2
 800ea26:	2600      	movs	r6, #0
 800ea28:	42a6      	cmp	r6, r4
 800ea2a:	d109      	bne.n	800ea40 <__libc_init_array+0x24>
 800ea2c:	4d0b      	ldr	r5, [pc, #44]	@ (800ea5c <__libc_init_array+0x40>)
 800ea2e:	4c0c      	ldr	r4, [pc, #48]	@ (800ea60 <__libc_init_array+0x44>)
 800ea30:	f000 fd22 	bl	800f478 <_init>
 800ea34:	1b64      	subs	r4, r4, r5
 800ea36:	10a4      	asrs	r4, r4, #2
 800ea38:	2600      	movs	r6, #0
 800ea3a:	42a6      	cmp	r6, r4
 800ea3c:	d105      	bne.n	800ea4a <__libc_init_array+0x2e>
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea44:	4798      	blx	r3
 800ea46:	3601      	adds	r6, #1
 800ea48:	e7ee      	b.n	800ea28 <__libc_init_array+0xc>
 800ea4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea4e:	4798      	blx	r3
 800ea50:	3601      	adds	r6, #1
 800ea52:	e7f2      	b.n	800ea3a <__libc_init_array+0x1e>
 800ea54:	0800f634 	.word	0x0800f634
 800ea58:	0800f634 	.word	0x0800f634
 800ea5c:	0800f634 	.word	0x0800f634
 800ea60:	0800f638 	.word	0x0800f638

0800ea64 <__retarget_lock_init_recursive>:
 800ea64:	4770      	bx	lr

0800ea66 <__retarget_lock_acquire_recursive>:
 800ea66:	4770      	bx	lr

0800ea68 <__retarget_lock_release_recursive>:
 800ea68:	4770      	bx	lr
	...

0800ea6c <_free_r>:
 800ea6c:	b538      	push	{r3, r4, r5, lr}
 800ea6e:	4605      	mov	r5, r0
 800ea70:	2900      	cmp	r1, #0
 800ea72:	d041      	beq.n	800eaf8 <_free_r+0x8c>
 800ea74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea78:	1f0c      	subs	r4, r1, #4
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	bfb8      	it	lt
 800ea7e:	18e4      	addlt	r4, r4, r3
 800ea80:	f000 f8e0 	bl	800ec44 <__malloc_lock>
 800ea84:	4a1d      	ldr	r2, [pc, #116]	@ (800eafc <_free_r+0x90>)
 800ea86:	6813      	ldr	r3, [r2, #0]
 800ea88:	b933      	cbnz	r3, 800ea98 <_free_r+0x2c>
 800ea8a:	6063      	str	r3, [r4, #4]
 800ea8c:	6014      	str	r4, [r2, #0]
 800ea8e:	4628      	mov	r0, r5
 800ea90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea94:	f000 b8dc 	b.w	800ec50 <__malloc_unlock>
 800ea98:	42a3      	cmp	r3, r4
 800ea9a:	d908      	bls.n	800eaae <_free_r+0x42>
 800ea9c:	6820      	ldr	r0, [r4, #0]
 800ea9e:	1821      	adds	r1, r4, r0
 800eaa0:	428b      	cmp	r3, r1
 800eaa2:	bf01      	itttt	eq
 800eaa4:	6819      	ldreq	r1, [r3, #0]
 800eaa6:	685b      	ldreq	r3, [r3, #4]
 800eaa8:	1809      	addeq	r1, r1, r0
 800eaaa:	6021      	streq	r1, [r4, #0]
 800eaac:	e7ed      	b.n	800ea8a <_free_r+0x1e>
 800eaae:	461a      	mov	r2, r3
 800eab0:	685b      	ldr	r3, [r3, #4]
 800eab2:	b10b      	cbz	r3, 800eab8 <_free_r+0x4c>
 800eab4:	42a3      	cmp	r3, r4
 800eab6:	d9fa      	bls.n	800eaae <_free_r+0x42>
 800eab8:	6811      	ldr	r1, [r2, #0]
 800eaba:	1850      	adds	r0, r2, r1
 800eabc:	42a0      	cmp	r0, r4
 800eabe:	d10b      	bne.n	800ead8 <_free_r+0x6c>
 800eac0:	6820      	ldr	r0, [r4, #0]
 800eac2:	4401      	add	r1, r0
 800eac4:	1850      	adds	r0, r2, r1
 800eac6:	4283      	cmp	r3, r0
 800eac8:	6011      	str	r1, [r2, #0]
 800eaca:	d1e0      	bne.n	800ea8e <_free_r+0x22>
 800eacc:	6818      	ldr	r0, [r3, #0]
 800eace:	685b      	ldr	r3, [r3, #4]
 800ead0:	6053      	str	r3, [r2, #4]
 800ead2:	4408      	add	r0, r1
 800ead4:	6010      	str	r0, [r2, #0]
 800ead6:	e7da      	b.n	800ea8e <_free_r+0x22>
 800ead8:	d902      	bls.n	800eae0 <_free_r+0x74>
 800eada:	230c      	movs	r3, #12
 800eadc:	602b      	str	r3, [r5, #0]
 800eade:	e7d6      	b.n	800ea8e <_free_r+0x22>
 800eae0:	6820      	ldr	r0, [r4, #0]
 800eae2:	1821      	adds	r1, r4, r0
 800eae4:	428b      	cmp	r3, r1
 800eae6:	bf04      	itt	eq
 800eae8:	6819      	ldreq	r1, [r3, #0]
 800eaea:	685b      	ldreq	r3, [r3, #4]
 800eaec:	6063      	str	r3, [r4, #4]
 800eaee:	bf04      	itt	eq
 800eaf0:	1809      	addeq	r1, r1, r0
 800eaf2:	6021      	streq	r1, [r4, #0]
 800eaf4:	6054      	str	r4, [r2, #4]
 800eaf6:	e7ca      	b.n	800ea8e <_free_r+0x22>
 800eaf8:	bd38      	pop	{r3, r4, r5, pc}
 800eafa:	bf00      	nop
 800eafc:	200019d0 	.word	0x200019d0

0800eb00 <sbrk_aligned>:
 800eb00:	b570      	push	{r4, r5, r6, lr}
 800eb02:	4e0f      	ldr	r6, [pc, #60]	@ (800eb40 <sbrk_aligned+0x40>)
 800eb04:	460c      	mov	r4, r1
 800eb06:	6831      	ldr	r1, [r6, #0]
 800eb08:	4605      	mov	r5, r0
 800eb0a:	b911      	cbnz	r1, 800eb12 <sbrk_aligned+0x12>
 800eb0c:	f000 fca4 	bl	800f458 <_sbrk_r>
 800eb10:	6030      	str	r0, [r6, #0]
 800eb12:	4621      	mov	r1, r4
 800eb14:	4628      	mov	r0, r5
 800eb16:	f000 fc9f 	bl	800f458 <_sbrk_r>
 800eb1a:	1c43      	adds	r3, r0, #1
 800eb1c:	d103      	bne.n	800eb26 <sbrk_aligned+0x26>
 800eb1e:	f04f 34ff 	mov.w	r4, #4294967295
 800eb22:	4620      	mov	r0, r4
 800eb24:	bd70      	pop	{r4, r5, r6, pc}
 800eb26:	1cc4      	adds	r4, r0, #3
 800eb28:	f024 0403 	bic.w	r4, r4, #3
 800eb2c:	42a0      	cmp	r0, r4
 800eb2e:	d0f8      	beq.n	800eb22 <sbrk_aligned+0x22>
 800eb30:	1a21      	subs	r1, r4, r0
 800eb32:	4628      	mov	r0, r5
 800eb34:	f000 fc90 	bl	800f458 <_sbrk_r>
 800eb38:	3001      	adds	r0, #1
 800eb3a:	d1f2      	bne.n	800eb22 <sbrk_aligned+0x22>
 800eb3c:	e7ef      	b.n	800eb1e <sbrk_aligned+0x1e>
 800eb3e:	bf00      	nop
 800eb40:	200019cc 	.word	0x200019cc

0800eb44 <_malloc_r>:
 800eb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb48:	1ccd      	adds	r5, r1, #3
 800eb4a:	f025 0503 	bic.w	r5, r5, #3
 800eb4e:	3508      	adds	r5, #8
 800eb50:	2d0c      	cmp	r5, #12
 800eb52:	bf38      	it	cc
 800eb54:	250c      	movcc	r5, #12
 800eb56:	2d00      	cmp	r5, #0
 800eb58:	4606      	mov	r6, r0
 800eb5a:	db01      	blt.n	800eb60 <_malloc_r+0x1c>
 800eb5c:	42a9      	cmp	r1, r5
 800eb5e:	d904      	bls.n	800eb6a <_malloc_r+0x26>
 800eb60:	230c      	movs	r3, #12
 800eb62:	6033      	str	r3, [r6, #0]
 800eb64:	2000      	movs	r0, #0
 800eb66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec40 <_malloc_r+0xfc>
 800eb6e:	f000 f869 	bl	800ec44 <__malloc_lock>
 800eb72:	f8d8 3000 	ldr.w	r3, [r8]
 800eb76:	461c      	mov	r4, r3
 800eb78:	bb44      	cbnz	r4, 800ebcc <_malloc_r+0x88>
 800eb7a:	4629      	mov	r1, r5
 800eb7c:	4630      	mov	r0, r6
 800eb7e:	f7ff ffbf 	bl	800eb00 <sbrk_aligned>
 800eb82:	1c43      	adds	r3, r0, #1
 800eb84:	4604      	mov	r4, r0
 800eb86:	d158      	bne.n	800ec3a <_malloc_r+0xf6>
 800eb88:	f8d8 4000 	ldr.w	r4, [r8]
 800eb8c:	4627      	mov	r7, r4
 800eb8e:	2f00      	cmp	r7, #0
 800eb90:	d143      	bne.n	800ec1a <_malloc_r+0xd6>
 800eb92:	2c00      	cmp	r4, #0
 800eb94:	d04b      	beq.n	800ec2e <_malloc_r+0xea>
 800eb96:	6823      	ldr	r3, [r4, #0]
 800eb98:	4639      	mov	r1, r7
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	eb04 0903 	add.w	r9, r4, r3
 800eba0:	f000 fc5a 	bl	800f458 <_sbrk_r>
 800eba4:	4581      	cmp	r9, r0
 800eba6:	d142      	bne.n	800ec2e <_malloc_r+0xea>
 800eba8:	6821      	ldr	r1, [r4, #0]
 800ebaa:	1a6d      	subs	r5, r5, r1
 800ebac:	4629      	mov	r1, r5
 800ebae:	4630      	mov	r0, r6
 800ebb0:	f7ff ffa6 	bl	800eb00 <sbrk_aligned>
 800ebb4:	3001      	adds	r0, #1
 800ebb6:	d03a      	beq.n	800ec2e <_malloc_r+0xea>
 800ebb8:	6823      	ldr	r3, [r4, #0]
 800ebba:	442b      	add	r3, r5
 800ebbc:	6023      	str	r3, [r4, #0]
 800ebbe:	f8d8 3000 	ldr.w	r3, [r8]
 800ebc2:	685a      	ldr	r2, [r3, #4]
 800ebc4:	bb62      	cbnz	r2, 800ec20 <_malloc_r+0xdc>
 800ebc6:	f8c8 7000 	str.w	r7, [r8]
 800ebca:	e00f      	b.n	800ebec <_malloc_r+0xa8>
 800ebcc:	6822      	ldr	r2, [r4, #0]
 800ebce:	1b52      	subs	r2, r2, r5
 800ebd0:	d420      	bmi.n	800ec14 <_malloc_r+0xd0>
 800ebd2:	2a0b      	cmp	r2, #11
 800ebd4:	d917      	bls.n	800ec06 <_malloc_r+0xc2>
 800ebd6:	1961      	adds	r1, r4, r5
 800ebd8:	42a3      	cmp	r3, r4
 800ebda:	6025      	str	r5, [r4, #0]
 800ebdc:	bf18      	it	ne
 800ebde:	6059      	strne	r1, [r3, #4]
 800ebe0:	6863      	ldr	r3, [r4, #4]
 800ebe2:	bf08      	it	eq
 800ebe4:	f8c8 1000 	streq.w	r1, [r8]
 800ebe8:	5162      	str	r2, [r4, r5]
 800ebea:	604b      	str	r3, [r1, #4]
 800ebec:	4630      	mov	r0, r6
 800ebee:	f000 f82f 	bl	800ec50 <__malloc_unlock>
 800ebf2:	f104 000b 	add.w	r0, r4, #11
 800ebf6:	1d23      	adds	r3, r4, #4
 800ebf8:	f020 0007 	bic.w	r0, r0, #7
 800ebfc:	1ac2      	subs	r2, r0, r3
 800ebfe:	bf1c      	itt	ne
 800ec00:	1a1b      	subne	r3, r3, r0
 800ec02:	50a3      	strne	r3, [r4, r2]
 800ec04:	e7af      	b.n	800eb66 <_malloc_r+0x22>
 800ec06:	6862      	ldr	r2, [r4, #4]
 800ec08:	42a3      	cmp	r3, r4
 800ec0a:	bf0c      	ite	eq
 800ec0c:	f8c8 2000 	streq.w	r2, [r8]
 800ec10:	605a      	strne	r2, [r3, #4]
 800ec12:	e7eb      	b.n	800ebec <_malloc_r+0xa8>
 800ec14:	4623      	mov	r3, r4
 800ec16:	6864      	ldr	r4, [r4, #4]
 800ec18:	e7ae      	b.n	800eb78 <_malloc_r+0x34>
 800ec1a:	463c      	mov	r4, r7
 800ec1c:	687f      	ldr	r7, [r7, #4]
 800ec1e:	e7b6      	b.n	800eb8e <_malloc_r+0x4a>
 800ec20:	461a      	mov	r2, r3
 800ec22:	685b      	ldr	r3, [r3, #4]
 800ec24:	42a3      	cmp	r3, r4
 800ec26:	d1fb      	bne.n	800ec20 <_malloc_r+0xdc>
 800ec28:	2300      	movs	r3, #0
 800ec2a:	6053      	str	r3, [r2, #4]
 800ec2c:	e7de      	b.n	800ebec <_malloc_r+0xa8>
 800ec2e:	230c      	movs	r3, #12
 800ec30:	6033      	str	r3, [r6, #0]
 800ec32:	4630      	mov	r0, r6
 800ec34:	f000 f80c 	bl	800ec50 <__malloc_unlock>
 800ec38:	e794      	b.n	800eb64 <_malloc_r+0x20>
 800ec3a:	6005      	str	r5, [r0, #0]
 800ec3c:	e7d6      	b.n	800ebec <_malloc_r+0xa8>
 800ec3e:	bf00      	nop
 800ec40:	200019d0 	.word	0x200019d0

0800ec44 <__malloc_lock>:
 800ec44:	4801      	ldr	r0, [pc, #4]	@ (800ec4c <__malloc_lock+0x8>)
 800ec46:	f7ff bf0e 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800ec4a:	bf00      	nop
 800ec4c:	200019c8 	.word	0x200019c8

0800ec50 <__malloc_unlock>:
 800ec50:	4801      	ldr	r0, [pc, #4]	@ (800ec58 <__malloc_unlock+0x8>)
 800ec52:	f7ff bf09 	b.w	800ea68 <__retarget_lock_release_recursive>
 800ec56:	bf00      	nop
 800ec58:	200019c8 	.word	0x200019c8

0800ec5c <__sfputc_r>:
 800ec5c:	6893      	ldr	r3, [r2, #8]
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	b410      	push	{r4}
 800ec64:	6093      	str	r3, [r2, #8]
 800ec66:	da08      	bge.n	800ec7a <__sfputc_r+0x1e>
 800ec68:	6994      	ldr	r4, [r2, #24]
 800ec6a:	42a3      	cmp	r3, r4
 800ec6c:	db01      	blt.n	800ec72 <__sfputc_r+0x16>
 800ec6e:	290a      	cmp	r1, #10
 800ec70:	d103      	bne.n	800ec7a <__sfputc_r+0x1e>
 800ec72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec76:	f7ff bde8 	b.w	800e84a <__swbuf_r>
 800ec7a:	6813      	ldr	r3, [r2, #0]
 800ec7c:	1c58      	adds	r0, r3, #1
 800ec7e:	6010      	str	r0, [r2, #0]
 800ec80:	7019      	strb	r1, [r3, #0]
 800ec82:	4608      	mov	r0, r1
 800ec84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec88:	4770      	bx	lr

0800ec8a <__sfputs_r>:
 800ec8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec8c:	4606      	mov	r6, r0
 800ec8e:	460f      	mov	r7, r1
 800ec90:	4614      	mov	r4, r2
 800ec92:	18d5      	adds	r5, r2, r3
 800ec94:	42ac      	cmp	r4, r5
 800ec96:	d101      	bne.n	800ec9c <__sfputs_r+0x12>
 800ec98:	2000      	movs	r0, #0
 800ec9a:	e007      	b.n	800ecac <__sfputs_r+0x22>
 800ec9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eca0:	463a      	mov	r2, r7
 800eca2:	4630      	mov	r0, r6
 800eca4:	f7ff ffda 	bl	800ec5c <__sfputc_r>
 800eca8:	1c43      	adds	r3, r0, #1
 800ecaa:	d1f3      	bne.n	800ec94 <__sfputs_r+0xa>
 800ecac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ecb0 <_vfiprintf_r>:
 800ecb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb4:	460d      	mov	r5, r1
 800ecb6:	b09d      	sub	sp, #116	@ 0x74
 800ecb8:	4614      	mov	r4, r2
 800ecba:	4698      	mov	r8, r3
 800ecbc:	4606      	mov	r6, r0
 800ecbe:	b118      	cbz	r0, 800ecc8 <_vfiprintf_r+0x18>
 800ecc0:	6a03      	ldr	r3, [r0, #32]
 800ecc2:	b90b      	cbnz	r3, 800ecc8 <_vfiprintf_r+0x18>
 800ecc4:	f7ff fcd8 	bl	800e678 <__sinit>
 800ecc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecca:	07d9      	lsls	r1, r3, #31
 800eccc:	d405      	bmi.n	800ecda <_vfiprintf_r+0x2a>
 800ecce:	89ab      	ldrh	r3, [r5, #12]
 800ecd0:	059a      	lsls	r2, r3, #22
 800ecd2:	d402      	bmi.n	800ecda <_vfiprintf_r+0x2a>
 800ecd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecd6:	f7ff fec6 	bl	800ea66 <__retarget_lock_acquire_recursive>
 800ecda:	89ab      	ldrh	r3, [r5, #12]
 800ecdc:	071b      	lsls	r3, r3, #28
 800ecde:	d501      	bpl.n	800ece4 <_vfiprintf_r+0x34>
 800ece0:	692b      	ldr	r3, [r5, #16]
 800ece2:	b99b      	cbnz	r3, 800ed0c <_vfiprintf_r+0x5c>
 800ece4:	4629      	mov	r1, r5
 800ece6:	4630      	mov	r0, r6
 800ece8:	f7ff fdee 	bl	800e8c8 <__swsetup_r>
 800ecec:	b170      	cbz	r0, 800ed0c <_vfiprintf_r+0x5c>
 800ecee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecf0:	07dc      	lsls	r4, r3, #31
 800ecf2:	d504      	bpl.n	800ecfe <_vfiprintf_r+0x4e>
 800ecf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecf8:	b01d      	add	sp, #116	@ 0x74
 800ecfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecfe:	89ab      	ldrh	r3, [r5, #12]
 800ed00:	0598      	lsls	r0, r3, #22
 800ed02:	d4f7      	bmi.n	800ecf4 <_vfiprintf_r+0x44>
 800ed04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed06:	f7ff feaf 	bl	800ea68 <__retarget_lock_release_recursive>
 800ed0a:	e7f3      	b.n	800ecf4 <_vfiprintf_r+0x44>
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed10:	2320      	movs	r3, #32
 800ed12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed16:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed1a:	2330      	movs	r3, #48	@ 0x30
 800ed1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800eecc <_vfiprintf_r+0x21c>
 800ed20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed24:	f04f 0901 	mov.w	r9, #1
 800ed28:	4623      	mov	r3, r4
 800ed2a:	469a      	mov	sl, r3
 800ed2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed30:	b10a      	cbz	r2, 800ed36 <_vfiprintf_r+0x86>
 800ed32:	2a25      	cmp	r2, #37	@ 0x25
 800ed34:	d1f9      	bne.n	800ed2a <_vfiprintf_r+0x7a>
 800ed36:	ebba 0b04 	subs.w	fp, sl, r4
 800ed3a:	d00b      	beq.n	800ed54 <_vfiprintf_r+0xa4>
 800ed3c:	465b      	mov	r3, fp
 800ed3e:	4622      	mov	r2, r4
 800ed40:	4629      	mov	r1, r5
 800ed42:	4630      	mov	r0, r6
 800ed44:	f7ff ffa1 	bl	800ec8a <__sfputs_r>
 800ed48:	3001      	adds	r0, #1
 800ed4a:	f000 80a7 	beq.w	800ee9c <_vfiprintf_r+0x1ec>
 800ed4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed50:	445a      	add	r2, fp
 800ed52:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed54:	f89a 3000 	ldrb.w	r3, [sl]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	f000 809f 	beq.w	800ee9c <_vfiprintf_r+0x1ec>
 800ed5e:	2300      	movs	r3, #0
 800ed60:	f04f 32ff 	mov.w	r2, #4294967295
 800ed64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed68:	f10a 0a01 	add.w	sl, sl, #1
 800ed6c:	9304      	str	r3, [sp, #16]
 800ed6e:	9307      	str	r3, [sp, #28]
 800ed70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed74:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed76:	4654      	mov	r4, sl
 800ed78:	2205      	movs	r2, #5
 800ed7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed7e:	4853      	ldr	r0, [pc, #332]	@ (800eecc <_vfiprintf_r+0x21c>)
 800ed80:	f7f1 fa4e 	bl	8000220 <memchr>
 800ed84:	9a04      	ldr	r2, [sp, #16]
 800ed86:	b9d8      	cbnz	r0, 800edc0 <_vfiprintf_r+0x110>
 800ed88:	06d1      	lsls	r1, r2, #27
 800ed8a:	bf44      	itt	mi
 800ed8c:	2320      	movmi	r3, #32
 800ed8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed92:	0713      	lsls	r3, r2, #28
 800ed94:	bf44      	itt	mi
 800ed96:	232b      	movmi	r3, #43	@ 0x2b
 800ed98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed9c:	f89a 3000 	ldrb.w	r3, [sl]
 800eda0:	2b2a      	cmp	r3, #42	@ 0x2a
 800eda2:	d015      	beq.n	800edd0 <_vfiprintf_r+0x120>
 800eda4:	9a07      	ldr	r2, [sp, #28]
 800eda6:	4654      	mov	r4, sl
 800eda8:	2000      	movs	r0, #0
 800edaa:	f04f 0c0a 	mov.w	ip, #10
 800edae:	4621      	mov	r1, r4
 800edb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edb4:	3b30      	subs	r3, #48	@ 0x30
 800edb6:	2b09      	cmp	r3, #9
 800edb8:	d94b      	bls.n	800ee52 <_vfiprintf_r+0x1a2>
 800edba:	b1b0      	cbz	r0, 800edea <_vfiprintf_r+0x13a>
 800edbc:	9207      	str	r2, [sp, #28]
 800edbe:	e014      	b.n	800edea <_vfiprintf_r+0x13a>
 800edc0:	eba0 0308 	sub.w	r3, r0, r8
 800edc4:	fa09 f303 	lsl.w	r3, r9, r3
 800edc8:	4313      	orrs	r3, r2
 800edca:	9304      	str	r3, [sp, #16]
 800edcc:	46a2      	mov	sl, r4
 800edce:	e7d2      	b.n	800ed76 <_vfiprintf_r+0xc6>
 800edd0:	9b03      	ldr	r3, [sp, #12]
 800edd2:	1d19      	adds	r1, r3, #4
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	9103      	str	r1, [sp, #12]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	bfbb      	ittet	lt
 800eddc:	425b      	neglt	r3, r3
 800edde:	f042 0202 	orrlt.w	r2, r2, #2
 800ede2:	9307      	strge	r3, [sp, #28]
 800ede4:	9307      	strlt	r3, [sp, #28]
 800ede6:	bfb8      	it	lt
 800ede8:	9204      	strlt	r2, [sp, #16]
 800edea:	7823      	ldrb	r3, [r4, #0]
 800edec:	2b2e      	cmp	r3, #46	@ 0x2e
 800edee:	d10a      	bne.n	800ee06 <_vfiprintf_r+0x156>
 800edf0:	7863      	ldrb	r3, [r4, #1]
 800edf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800edf4:	d132      	bne.n	800ee5c <_vfiprintf_r+0x1ac>
 800edf6:	9b03      	ldr	r3, [sp, #12]
 800edf8:	1d1a      	adds	r2, r3, #4
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	9203      	str	r2, [sp, #12]
 800edfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee02:	3402      	adds	r4, #2
 800ee04:	9305      	str	r3, [sp, #20]
 800ee06:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eedc <_vfiprintf_r+0x22c>
 800ee0a:	7821      	ldrb	r1, [r4, #0]
 800ee0c:	2203      	movs	r2, #3
 800ee0e:	4650      	mov	r0, sl
 800ee10:	f7f1 fa06 	bl	8000220 <memchr>
 800ee14:	b138      	cbz	r0, 800ee26 <_vfiprintf_r+0x176>
 800ee16:	9b04      	ldr	r3, [sp, #16]
 800ee18:	eba0 000a 	sub.w	r0, r0, sl
 800ee1c:	2240      	movs	r2, #64	@ 0x40
 800ee1e:	4082      	lsls	r2, r0
 800ee20:	4313      	orrs	r3, r2
 800ee22:	3401      	adds	r4, #1
 800ee24:	9304      	str	r3, [sp, #16]
 800ee26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee2a:	4829      	ldr	r0, [pc, #164]	@ (800eed0 <_vfiprintf_r+0x220>)
 800ee2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee30:	2206      	movs	r2, #6
 800ee32:	f7f1 f9f5 	bl	8000220 <memchr>
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d03f      	beq.n	800eeba <_vfiprintf_r+0x20a>
 800ee3a:	4b26      	ldr	r3, [pc, #152]	@ (800eed4 <_vfiprintf_r+0x224>)
 800ee3c:	bb1b      	cbnz	r3, 800ee86 <_vfiprintf_r+0x1d6>
 800ee3e:	9b03      	ldr	r3, [sp, #12]
 800ee40:	3307      	adds	r3, #7
 800ee42:	f023 0307 	bic.w	r3, r3, #7
 800ee46:	3308      	adds	r3, #8
 800ee48:	9303      	str	r3, [sp, #12]
 800ee4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee4c:	443b      	add	r3, r7
 800ee4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee50:	e76a      	b.n	800ed28 <_vfiprintf_r+0x78>
 800ee52:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee56:	460c      	mov	r4, r1
 800ee58:	2001      	movs	r0, #1
 800ee5a:	e7a8      	b.n	800edae <_vfiprintf_r+0xfe>
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	3401      	adds	r4, #1
 800ee60:	9305      	str	r3, [sp, #20]
 800ee62:	4619      	mov	r1, r3
 800ee64:	f04f 0c0a 	mov.w	ip, #10
 800ee68:	4620      	mov	r0, r4
 800ee6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee6e:	3a30      	subs	r2, #48	@ 0x30
 800ee70:	2a09      	cmp	r2, #9
 800ee72:	d903      	bls.n	800ee7c <_vfiprintf_r+0x1cc>
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d0c6      	beq.n	800ee06 <_vfiprintf_r+0x156>
 800ee78:	9105      	str	r1, [sp, #20]
 800ee7a:	e7c4      	b.n	800ee06 <_vfiprintf_r+0x156>
 800ee7c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee80:	4604      	mov	r4, r0
 800ee82:	2301      	movs	r3, #1
 800ee84:	e7f0      	b.n	800ee68 <_vfiprintf_r+0x1b8>
 800ee86:	ab03      	add	r3, sp, #12
 800ee88:	9300      	str	r3, [sp, #0]
 800ee8a:	462a      	mov	r2, r5
 800ee8c:	4b12      	ldr	r3, [pc, #72]	@ (800eed8 <_vfiprintf_r+0x228>)
 800ee8e:	a904      	add	r1, sp, #16
 800ee90:	4630      	mov	r0, r6
 800ee92:	f3af 8000 	nop.w
 800ee96:	4607      	mov	r7, r0
 800ee98:	1c78      	adds	r0, r7, #1
 800ee9a:	d1d6      	bne.n	800ee4a <_vfiprintf_r+0x19a>
 800ee9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee9e:	07d9      	lsls	r1, r3, #31
 800eea0:	d405      	bmi.n	800eeae <_vfiprintf_r+0x1fe>
 800eea2:	89ab      	ldrh	r3, [r5, #12]
 800eea4:	059a      	lsls	r2, r3, #22
 800eea6:	d402      	bmi.n	800eeae <_vfiprintf_r+0x1fe>
 800eea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeaa:	f7ff fddd 	bl	800ea68 <__retarget_lock_release_recursive>
 800eeae:	89ab      	ldrh	r3, [r5, #12]
 800eeb0:	065b      	lsls	r3, r3, #25
 800eeb2:	f53f af1f 	bmi.w	800ecf4 <_vfiprintf_r+0x44>
 800eeb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eeb8:	e71e      	b.n	800ecf8 <_vfiprintf_r+0x48>
 800eeba:	ab03      	add	r3, sp, #12
 800eebc:	9300      	str	r3, [sp, #0]
 800eebe:	462a      	mov	r2, r5
 800eec0:	4b05      	ldr	r3, [pc, #20]	@ (800eed8 <_vfiprintf_r+0x228>)
 800eec2:	a904      	add	r1, sp, #16
 800eec4:	4630      	mov	r0, r6
 800eec6:	f000 f879 	bl	800efbc <_printf_i>
 800eeca:	e7e4      	b.n	800ee96 <_vfiprintf_r+0x1e6>
 800eecc:	0800f5f8 	.word	0x0800f5f8
 800eed0:	0800f602 	.word	0x0800f602
 800eed4:	00000000 	.word	0x00000000
 800eed8:	0800ec8b 	.word	0x0800ec8b
 800eedc:	0800f5fe 	.word	0x0800f5fe

0800eee0 <_printf_common>:
 800eee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee4:	4616      	mov	r6, r2
 800eee6:	4698      	mov	r8, r3
 800eee8:	688a      	ldr	r2, [r1, #8]
 800eeea:	690b      	ldr	r3, [r1, #16]
 800eeec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eef0:	4293      	cmp	r3, r2
 800eef2:	bfb8      	it	lt
 800eef4:	4613      	movlt	r3, r2
 800eef6:	6033      	str	r3, [r6, #0]
 800eef8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eefc:	4607      	mov	r7, r0
 800eefe:	460c      	mov	r4, r1
 800ef00:	b10a      	cbz	r2, 800ef06 <_printf_common+0x26>
 800ef02:	3301      	adds	r3, #1
 800ef04:	6033      	str	r3, [r6, #0]
 800ef06:	6823      	ldr	r3, [r4, #0]
 800ef08:	0699      	lsls	r1, r3, #26
 800ef0a:	bf42      	ittt	mi
 800ef0c:	6833      	ldrmi	r3, [r6, #0]
 800ef0e:	3302      	addmi	r3, #2
 800ef10:	6033      	strmi	r3, [r6, #0]
 800ef12:	6825      	ldr	r5, [r4, #0]
 800ef14:	f015 0506 	ands.w	r5, r5, #6
 800ef18:	d106      	bne.n	800ef28 <_printf_common+0x48>
 800ef1a:	f104 0a19 	add.w	sl, r4, #25
 800ef1e:	68e3      	ldr	r3, [r4, #12]
 800ef20:	6832      	ldr	r2, [r6, #0]
 800ef22:	1a9b      	subs	r3, r3, r2
 800ef24:	42ab      	cmp	r3, r5
 800ef26:	dc26      	bgt.n	800ef76 <_printf_common+0x96>
 800ef28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ef2c:	6822      	ldr	r2, [r4, #0]
 800ef2e:	3b00      	subs	r3, #0
 800ef30:	bf18      	it	ne
 800ef32:	2301      	movne	r3, #1
 800ef34:	0692      	lsls	r2, r2, #26
 800ef36:	d42b      	bmi.n	800ef90 <_printf_common+0xb0>
 800ef38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ef3c:	4641      	mov	r1, r8
 800ef3e:	4638      	mov	r0, r7
 800ef40:	47c8      	blx	r9
 800ef42:	3001      	adds	r0, #1
 800ef44:	d01e      	beq.n	800ef84 <_printf_common+0xa4>
 800ef46:	6823      	ldr	r3, [r4, #0]
 800ef48:	6922      	ldr	r2, [r4, #16]
 800ef4a:	f003 0306 	and.w	r3, r3, #6
 800ef4e:	2b04      	cmp	r3, #4
 800ef50:	bf02      	ittt	eq
 800ef52:	68e5      	ldreq	r5, [r4, #12]
 800ef54:	6833      	ldreq	r3, [r6, #0]
 800ef56:	1aed      	subeq	r5, r5, r3
 800ef58:	68a3      	ldr	r3, [r4, #8]
 800ef5a:	bf0c      	ite	eq
 800ef5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef60:	2500      	movne	r5, #0
 800ef62:	4293      	cmp	r3, r2
 800ef64:	bfc4      	itt	gt
 800ef66:	1a9b      	subgt	r3, r3, r2
 800ef68:	18ed      	addgt	r5, r5, r3
 800ef6a:	2600      	movs	r6, #0
 800ef6c:	341a      	adds	r4, #26
 800ef6e:	42b5      	cmp	r5, r6
 800ef70:	d11a      	bne.n	800efa8 <_printf_common+0xc8>
 800ef72:	2000      	movs	r0, #0
 800ef74:	e008      	b.n	800ef88 <_printf_common+0xa8>
 800ef76:	2301      	movs	r3, #1
 800ef78:	4652      	mov	r2, sl
 800ef7a:	4641      	mov	r1, r8
 800ef7c:	4638      	mov	r0, r7
 800ef7e:	47c8      	blx	r9
 800ef80:	3001      	adds	r0, #1
 800ef82:	d103      	bne.n	800ef8c <_printf_common+0xac>
 800ef84:	f04f 30ff 	mov.w	r0, #4294967295
 800ef88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef8c:	3501      	adds	r5, #1
 800ef8e:	e7c6      	b.n	800ef1e <_printf_common+0x3e>
 800ef90:	18e1      	adds	r1, r4, r3
 800ef92:	1c5a      	adds	r2, r3, #1
 800ef94:	2030      	movs	r0, #48	@ 0x30
 800ef96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ef9a:	4422      	add	r2, r4
 800ef9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800efa0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800efa4:	3302      	adds	r3, #2
 800efa6:	e7c7      	b.n	800ef38 <_printf_common+0x58>
 800efa8:	2301      	movs	r3, #1
 800efaa:	4622      	mov	r2, r4
 800efac:	4641      	mov	r1, r8
 800efae:	4638      	mov	r0, r7
 800efb0:	47c8      	blx	r9
 800efb2:	3001      	adds	r0, #1
 800efb4:	d0e6      	beq.n	800ef84 <_printf_common+0xa4>
 800efb6:	3601      	adds	r6, #1
 800efb8:	e7d9      	b.n	800ef6e <_printf_common+0x8e>
	...

0800efbc <_printf_i>:
 800efbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800efc0:	7e0f      	ldrb	r7, [r1, #24]
 800efc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800efc4:	2f78      	cmp	r7, #120	@ 0x78
 800efc6:	4691      	mov	r9, r2
 800efc8:	4680      	mov	r8, r0
 800efca:	460c      	mov	r4, r1
 800efcc:	469a      	mov	sl, r3
 800efce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800efd2:	d807      	bhi.n	800efe4 <_printf_i+0x28>
 800efd4:	2f62      	cmp	r7, #98	@ 0x62
 800efd6:	d80a      	bhi.n	800efee <_printf_i+0x32>
 800efd8:	2f00      	cmp	r7, #0
 800efda:	f000 80d1 	beq.w	800f180 <_printf_i+0x1c4>
 800efde:	2f58      	cmp	r7, #88	@ 0x58
 800efe0:	f000 80b8 	beq.w	800f154 <_printf_i+0x198>
 800efe4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800efe8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800efec:	e03a      	b.n	800f064 <_printf_i+0xa8>
 800efee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800eff2:	2b15      	cmp	r3, #21
 800eff4:	d8f6      	bhi.n	800efe4 <_printf_i+0x28>
 800eff6:	a101      	add	r1, pc, #4	@ (adr r1, 800effc <_printf_i+0x40>)
 800eff8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800effc:	0800f055 	.word	0x0800f055
 800f000:	0800f069 	.word	0x0800f069
 800f004:	0800efe5 	.word	0x0800efe5
 800f008:	0800efe5 	.word	0x0800efe5
 800f00c:	0800efe5 	.word	0x0800efe5
 800f010:	0800efe5 	.word	0x0800efe5
 800f014:	0800f069 	.word	0x0800f069
 800f018:	0800efe5 	.word	0x0800efe5
 800f01c:	0800efe5 	.word	0x0800efe5
 800f020:	0800efe5 	.word	0x0800efe5
 800f024:	0800efe5 	.word	0x0800efe5
 800f028:	0800f167 	.word	0x0800f167
 800f02c:	0800f093 	.word	0x0800f093
 800f030:	0800f121 	.word	0x0800f121
 800f034:	0800efe5 	.word	0x0800efe5
 800f038:	0800efe5 	.word	0x0800efe5
 800f03c:	0800f189 	.word	0x0800f189
 800f040:	0800efe5 	.word	0x0800efe5
 800f044:	0800f093 	.word	0x0800f093
 800f048:	0800efe5 	.word	0x0800efe5
 800f04c:	0800efe5 	.word	0x0800efe5
 800f050:	0800f129 	.word	0x0800f129
 800f054:	6833      	ldr	r3, [r6, #0]
 800f056:	1d1a      	adds	r2, r3, #4
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	6032      	str	r2, [r6, #0]
 800f05c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f060:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f064:	2301      	movs	r3, #1
 800f066:	e09c      	b.n	800f1a2 <_printf_i+0x1e6>
 800f068:	6833      	ldr	r3, [r6, #0]
 800f06a:	6820      	ldr	r0, [r4, #0]
 800f06c:	1d19      	adds	r1, r3, #4
 800f06e:	6031      	str	r1, [r6, #0]
 800f070:	0606      	lsls	r6, r0, #24
 800f072:	d501      	bpl.n	800f078 <_printf_i+0xbc>
 800f074:	681d      	ldr	r5, [r3, #0]
 800f076:	e003      	b.n	800f080 <_printf_i+0xc4>
 800f078:	0645      	lsls	r5, r0, #25
 800f07a:	d5fb      	bpl.n	800f074 <_printf_i+0xb8>
 800f07c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f080:	2d00      	cmp	r5, #0
 800f082:	da03      	bge.n	800f08c <_printf_i+0xd0>
 800f084:	232d      	movs	r3, #45	@ 0x2d
 800f086:	426d      	negs	r5, r5
 800f088:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f08c:	4858      	ldr	r0, [pc, #352]	@ (800f1f0 <_printf_i+0x234>)
 800f08e:	230a      	movs	r3, #10
 800f090:	e011      	b.n	800f0b6 <_printf_i+0xfa>
 800f092:	6821      	ldr	r1, [r4, #0]
 800f094:	6833      	ldr	r3, [r6, #0]
 800f096:	0608      	lsls	r0, r1, #24
 800f098:	f853 5b04 	ldr.w	r5, [r3], #4
 800f09c:	d402      	bmi.n	800f0a4 <_printf_i+0xe8>
 800f09e:	0649      	lsls	r1, r1, #25
 800f0a0:	bf48      	it	mi
 800f0a2:	b2ad      	uxthmi	r5, r5
 800f0a4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f0a6:	4852      	ldr	r0, [pc, #328]	@ (800f1f0 <_printf_i+0x234>)
 800f0a8:	6033      	str	r3, [r6, #0]
 800f0aa:	bf14      	ite	ne
 800f0ac:	230a      	movne	r3, #10
 800f0ae:	2308      	moveq	r3, #8
 800f0b0:	2100      	movs	r1, #0
 800f0b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f0b6:	6866      	ldr	r6, [r4, #4]
 800f0b8:	60a6      	str	r6, [r4, #8]
 800f0ba:	2e00      	cmp	r6, #0
 800f0bc:	db05      	blt.n	800f0ca <_printf_i+0x10e>
 800f0be:	6821      	ldr	r1, [r4, #0]
 800f0c0:	432e      	orrs	r6, r5
 800f0c2:	f021 0104 	bic.w	r1, r1, #4
 800f0c6:	6021      	str	r1, [r4, #0]
 800f0c8:	d04b      	beq.n	800f162 <_printf_i+0x1a6>
 800f0ca:	4616      	mov	r6, r2
 800f0cc:	fbb5 f1f3 	udiv	r1, r5, r3
 800f0d0:	fb03 5711 	mls	r7, r3, r1, r5
 800f0d4:	5dc7      	ldrb	r7, [r0, r7]
 800f0d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f0da:	462f      	mov	r7, r5
 800f0dc:	42bb      	cmp	r3, r7
 800f0de:	460d      	mov	r5, r1
 800f0e0:	d9f4      	bls.n	800f0cc <_printf_i+0x110>
 800f0e2:	2b08      	cmp	r3, #8
 800f0e4:	d10b      	bne.n	800f0fe <_printf_i+0x142>
 800f0e6:	6823      	ldr	r3, [r4, #0]
 800f0e8:	07df      	lsls	r7, r3, #31
 800f0ea:	d508      	bpl.n	800f0fe <_printf_i+0x142>
 800f0ec:	6923      	ldr	r3, [r4, #16]
 800f0ee:	6861      	ldr	r1, [r4, #4]
 800f0f0:	4299      	cmp	r1, r3
 800f0f2:	bfde      	ittt	le
 800f0f4:	2330      	movle	r3, #48	@ 0x30
 800f0f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f0fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f0fe:	1b92      	subs	r2, r2, r6
 800f100:	6122      	str	r2, [r4, #16]
 800f102:	f8cd a000 	str.w	sl, [sp]
 800f106:	464b      	mov	r3, r9
 800f108:	aa03      	add	r2, sp, #12
 800f10a:	4621      	mov	r1, r4
 800f10c:	4640      	mov	r0, r8
 800f10e:	f7ff fee7 	bl	800eee0 <_printf_common>
 800f112:	3001      	adds	r0, #1
 800f114:	d14a      	bne.n	800f1ac <_printf_i+0x1f0>
 800f116:	f04f 30ff 	mov.w	r0, #4294967295
 800f11a:	b004      	add	sp, #16
 800f11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f120:	6823      	ldr	r3, [r4, #0]
 800f122:	f043 0320 	orr.w	r3, r3, #32
 800f126:	6023      	str	r3, [r4, #0]
 800f128:	4832      	ldr	r0, [pc, #200]	@ (800f1f4 <_printf_i+0x238>)
 800f12a:	2778      	movs	r7, #120	@ 0x78
 800f12c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f130:	6823      	ldr	r3, [r4, #0]
 800f132:	6831      	ldr	r1, [r6, #0]
 800f134:	061f      	lsls	r7, r3, #24
 800f136:	f851 5b04 	ldr.w	r5, [r1], #4
 800f13a:	d402      	bmi.n	800f142 <_printf_i+0x186>
 800f13c:	065f      	lsls	r7, r3, #25
 800f13e:	bf48      	it	mi
 800f140:	b2ad      	uxthmi	r5, r5
 800f142:	6031      	str	r1, [r6, #0]
 800f144:	07d9      	lsls	r1, r3, #31
 800f146:	bf44      	itt	mi
 800f148:	f043 0320 	orrmi.w	r3, r3, #32
 800f14c:	6023      	strmi	r3, [r4, #0]
 800f14e:	b11d      	cbz	r5, 800f158 <_printf_i+0x19c>
 800f150:	2310      	movs	r3, #16
 800f152:	e7ad      	b.n	800f0b0 <_printf_i+0xf4>
 800f154:	4826      	ldr	r0, [pc, #152]	@ (800f1f0 <_printf_i+0x234>)
 800f156:	e7e9      	b.n	800f12c <_printf_i+0x170>
 800f158:	6823      	ldr	r3, [r4, #0]
 800f15a:	f023 0320 	bic.w	r3, r3, #32
 800f15e:	6023      	str	r3, [r4, #0]
 800f160:	e7f6      	b.n	800f150 <_printf_i+0x194>
 800f162:	4616      	mov	r6, r2
 800f164:	e7bd      	b.n	800f0e2 <_printf_i+0x126>
 800f166:	6833      	ldr	r3, [r6, #0]
 800f168:	6825      	ldr	r5, [r4, #0]
 800f16a:	6961      	ldr	r1, [r4, #20]
 800f16c:	1d18      	adds	r0, r3, #4
 800f16e:	6030      	str	r0, [r6, #0]
 800f170:	062e      	lsls	r6, r5, #24
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	d501      	bpl.n	800f17a <_printf_i+0x1be>
 800f176:	6019      	str	r1, [r3, #0]
 800f178:	e002      	b.n	800f180 <_printf_i+0x1c4>
 800f17a:	0668      	lsls	r0, r5, #25
 800f17c:	d5fb      	bpl.n	800f176 <_printf_i+0x1ba>
 800f17e:	8019      	strh	r1, [r3, #0]
 800f180:	2300      	movs	r3, #0
 800f182:	6123      	str	r3, [r4, #16]
 800f184:	4616      	mov	r6, r2
 800f186:	e7bc      	b.n	800f102 <_printf_i+0x146>
 800f188:	6833      	ldr	r3, [r6, #0]
 800f18a:	1d1a      	adds	r2, r3, #4
 800f18c:	6032      	str	r2, [r6, #0]
 800f18e:	681e      	ldr	r6, [r3, #0]
 800f190:	6862      	ldr	r2, [r4, #4]
 800f192:	2100      	movs	r1, #0
 800f194:	4630      	mov	r0, r6
 800f196:	f7f1 f843 	bl	8000220 <memchr>
 800f19a:	b108      	cbz	r0, 800f1a0 <_printf_i+0x1e4>
 800f19c:	1b80      	subs	r0, r0, r6
 800f19e:	6060      	str	r0, [r4, #4]
 800f1a0:	6863      	ldr	r3, [r4, #4]
 800f1a2:	6123      	str	r3, [r4, #16]
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1aa:	e7aa      	b.n	800f102 <_printf_i+0x146>
 800f1ac:	6923      	ldr	r3, [r4, #16]
 800f1ae:	4632      	mov	r2, r6
 800f1b0:	4649      	mov	r1, r9
 800f1b2:	4640      	mov	r0, r8
 800f1b4:	47d0      	blx	sl
 800f1b6:	3001      	adds	r0, #1
 800f1b8:	d0ad      	beq.n	800f116 <_printf_i+0x15a>
 800f1ba:	6823      	ldr	r3, [r4, #0]
 800f1bc:	079b      	lsls	r3, r3, #30
 800f1be:	d413      	bmi.n	800f1e8 <_printf_i+0x22c>
 800f1c0:	68e0      	ldr	r0, [r4, #12]
 800f1c2:	9b03      	ldr	r3, [sp, #12]
 800f1c4:	4298      	cmp	r0, r3
 800f1c6:	bfb8      	it	lt
 800f1c8:	4618      	movlt	r0, r3
 800f1ca:	e7a6      	b.n	800f11a <_printf_i+0x15e>
 800f1cc:	2301      	movs	r3, #1
 800f1ce:	4632      	mov	r2, r6
 800f1d0:	4649      	mov	r1, r9
 800f1d2:	4640      	mov	r0, r8
 800f1d4:	47d0      	blx	sl
 800f1d6:	3001      	adds	r0, #1
 800f1d8:	d09d      	beq.n	800f116 <_printf_i+0x15a>
 800f1da:	3501      	adds	r5, #1
 800f1dc:	68e3      	ldr	r3, [r4, #12]
 800f1de:	9903      	ldr	r1, [sp, #12]
 800f1e0:	1a5b      	subs	r3, r3, r1
 800f1e2:	42ab      	cmp	r3, r5
 800f1e4:	dcf2      	bgt.n	800f1cc <_printf_i+0x210>
 800f1e6:	e7eb      	b.n	800f1c0 <_printf_i+0x204>
 800f1e8:	2500      	movs	r5, #0
 800f1ea:	f104 0619 	add.w	r6, r4, #25
 800f1ee:	e7f5      	b.n	800f1dc <_printf_i+0x220>
 800f1f0:	0800f609 	.word	0x0800f609
 800f1f4:	0800f61a 	.word	0x0800f61a

0800f1f8 <__sflush_r>:
 800f1f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f200:	0716      	lsls	r6, r2, #28
 800f202:	4605      	mov	r5, r0
 800f204:	460c      	mov	r4, r1
 800f206:	d454      	bmi.n	800f2b2 <__sflush_r+0xba>
 800f208:	684b      	ldr	r3, [r1, #4]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	dc02      	bgt.n	800f214 <__sflush_r+0x1c>
 800f20e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f210:	2b00      	cmp	r3, #0
 800f212:	dd48      	ble.n	800f2a6 <__sflush_r+0xae>
 800f214:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f216:	2e00      	cmp	r6, #0
 800f218:	d045      	beq.n	800f2a6 <__sflush_r+0xae>
 800f21a:	2300      	movs	r3, #0
 800f21c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f220:	682f      	ldr	r7, [r5, #0]
 800f222:	6a21      	ldr	r1, [r4, #32]
 800f224:	602b      	str	r3, [r5, #0]
 800f226:	d030      	beq.n	800f28a <__sflush_r+0x92>
 800f228:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f22a:	89a3      	ldrh	r3, [r4, #12]
 800f22c:	0759      	lsls	r1, r3, #29
 800f22e:	d505      	bpl.n	800f23c <__sflush_r+0x44>
 800f230:	6863      	ldr	r3, [r4, #4]
 800f232:	1ad2      	subs	r2, r2, r3
 800f234:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f236:	b10b      	cbz	r3, 800f23c <__sflush_r+0x44>
 800f238:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f23a:	1ad2      	subs	r2, r2, r3
 800f23c:	2300      	movs	r3, #0
 800f23e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f240:	6a21      	ldr	r1, [r4, #32]
 800f242:	4628      	mov	r0, r5
 800f244:	47b0      	blx	r6
 800f246:	1c43      	adds	r3, r0, #1
 800f248:	89a3      	ldrh	r3, [r4, #12]
 800f24a:	d106      	bne.n	800f25a <__sflush_r+0x62>
 800f24c:	6829      	ldr	r1, [r5, #0]
 800f24e:	291d      	cmp	r1, #29
 800f250:	d82b      	bhi.n	800f2aa <__sflush_r+0xb2>
 800f252:	4a2a      	ldr	r2, [pc, #168]	@ (800f2fc <__sflush_r+0x104>)
 800f254:	40ca      	lsrs	r2, r1
 800f256:	07d6      	lsls	r6, r2, #31
 800f258:	d527      	bpl.n	800f2aa <__sflush_r+0xb2>
 800f25a:	2200      	movs	r2, #0
 800f25c:	6062      	str	r2, [r4, #4]
 800f25e:	04d9      	lsls	r1, r3, #19
 800f260:	6922      	ldr	r2, [r4, #16]
 800f262:	6022      	str	r2, [r4, #0]
 800f264:	d504      	bpl.n	800f270 <__sflush_r+0x78>
 800f266:	1c42      	adds	r2, r0, #1
 800f268:	d101      	bne.n	800f26e <__sflush_r+0x76>
 800f26a:	682b      	ldr	r3, [r5, #0]
 800f26c:	b903      	cbnz	r3, 800f270 <__sflush_r+0x78>
 800f26e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f270:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f272:	602f      	str	r7, [r5, #0]
 800f274:	b1b9      	cbz	r1, 800f2a6 <__sflush_r+0xae>
 800f276:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f27a:	4299      	cmp	r1, r3
 800f27c:	d002      	beq.n	800f284 <__sflush_r+0x8c>
 800f27e:	4628      	mov	r0, r5
 800f280:	f7ff fbf4 	bl	800ea6c <_free_r>
 800f284:	2300      	movs	r3, #0
 800f286:	6363      	str	r3, [r4, #52]	@ 0x34
 800f288:	e00d      	b.n	800f2a6 <__sflush_r+0xae>
 800f28a:	2301      	movs	r3, #1
 800f28c:	4628      	mov	r0, r5
 800f28e:	47b0      	blx	r6
 800f290:	4602      	mov	r2, r0
 800f292:	1c50      	adds	r0, r2, #1
 800f294:	d1c9      	bne.n	800f22a <__sflush_r+0x32>
 800f296:	682b      	ldr	r3, [r5, #0]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d0c6      	beq.n	800f22a <__sflush_r+0x32>
 800f29c:	2b1d      	cmp	r3, #29
 800f29e:	d001      	beq.n	800f2a4 <__sflush_r+0xac>
 800f2a0:	2b16      	cmp	r3, #22
 800f2a2:	d11e      	bne.n	800f2e2 <__sflush_r+0xea>
 800f2a4:	602f      	str	r7, [r5, #0]
 800f2a6:	2000      	movs	r0, #0
 800f2a8:	e022      	b.n	800f2f0 <__sflush_r+0xf8>
 800f2aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2ae:	b21b      	sxth	r3, r3
 800f2b0:	e01b      	b.n	800f2ea <__sflush_r+0xf2>
 800f2b2:	690f      	ldr	r7, [r1, #16]
 800f2b4:	2f00      	cmp	r7, #0
 800f2b6:	d0f6      	beq.n	800f2a6 <__sflush_r+0xae>
 800f2b8:	0793      	lsls	r3, r2, #30
 800f2ba:	680e      	ldr	r6, [r1, #0]
 800f2bc:	bf08      	it	eq
 800f2be:	694b      	ldreq	r3, [r1, #20]
 800f2c0:	600f      	str	r7, [r1, #0]
 800f2c2:	bf18      	it	ne
 800f2c4:	2300      	movne	r3, #0
 800f2c6:	eba6 0807 	sub.w	r8, r6, r7
 800f2ca:	608b      	str	r3, [r1, #8]
 800f2cc:	f1b8 0f00 	cmp.w	r8, #0
 800f2d0:	dde9      	ble.n	800f2a6 <__sflush_r+0xae>
 800f2d2:	6a21      	ldr	r1, [r4, #32]
 800f2d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f2d6:	4643      	mov	r3, r8
 800f2d8:	463a      	mov	r2, r7
 800f2da:	4628      	mov	r0, r5
 800f2dc:	47b0      	blx	r6
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	dc08      	bgt.n	800f2f4 <__sflush_r+0xfc>
 800f2e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2ea:	81a3      	strh	r3, [r4, #12]
 800f2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f2f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2f4:	4407      	add	r7, r0
 800f2f6:	eba8 0800 	sub.w	r8, r8, r0
 800f2fa:	e7e7      	b.n	800f2cc <__sflush_r+0xd4>
 800f2fc:	20400001 	.word	0x20400001

0800f300 <_fflush_r>:
 800f300:	b538      	push	{r3, r4, r5, lr}
 800f302:	690b      	ldr	r3, [r1, #16]
 800f304:	4605      	mov	r5, r0
 800f306:	460c      	mov	r4, r1
 800f308:	b913      	cbnz	r3, 800f310 <_fflush_r+0x10>
 800f30a:	2500      	movs	r5, #0
 800f30c:	4628      	mov	r0, r5
 800f30e:	bd38      	pop	{r3, r4, r5, pc}
 800f310:	b118      	cbz	r0, 800f31a <_fflush_r+0x1a>
 800f312:	6a03      	ldr	r3, [r0, #32]
 800f314:	b90b      	cbnz	r3, 800f31a <_fflush_r+0x1a>
 800f316:	f7ff f9af 	bl	800e678 <__sinit>
 800f31a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d0f3      	beq.n	800f30a <_fflush_r+0xa>
 800f322:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f324:	07d0      	lsls	r0, r2, #31
 800f326:	d404      	bmi.n	800f332 <_fflush_r+0x32>
 800f328:	0599      	lsls	r1, r3, #22
 800f32a:	d402      	bmi.n	800f332 <_fflush_r+0x32>
 800f32c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f32e:	f7ff fb9a 	bl	800ea66 <__retarget_lock_acquire_recursive>
 800f332:	4628      	mov	r0, r5
 800f334:	4621      	mov	r1, r4
 800f336:	f7ff ff5f 	bl	800f1f8 <__sflush_r>
 800f33a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f33c:	07da      	lsls	r2, r3, #31
 800f33e:	4605      	mov	r5, r0
 800f340:	d4e4      	bmi.n	800f30c <_fflush_r+0xc>
 800f342:	89a3      	ldrh	r3, [r4, #12]
 800f344:	059b      	lsls	r3, r3, #22
 800f346:	d4e1      	bmi.n	800f30c <_fflush_r+0xc>
 800f348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f34a:	f7ff fb8d 	bl	800ea68 <__retarget_lock_release_recursive>
 800f34e:	e7dd      	b.n	800f30c <_fflush_r+0xc>

0800f350 <__swhatbuf_r>:
 800f350:	b570      	push	{r4, r5, r6, lr}
 800f352:	460c      	mov	r4, r1
 800f354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f358:	2900      	cmp	r1, #0
 800f35a:	b096      	sub	sp, #88	@ 0x58
 800f35c:	4615      	mov	r5, r2
 800f35e:	461e      	mov	r6, r3
 800f360:	da0d      	bge.n	800f37e <__swhatbuf_r+0x2e>
 800f362:	89a3      	ldrh	r3, [r4, #12]
 800f364:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f368:	f04f 0100 	mov.w	r1, #0
 800f36c:	bf14      	ite	ne
 800f36e:	2340      	movne	r3, #64	@ 0x40
 800f370:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f374:	2000      	movs	r0, #0
 800f376:	6031      	str	r1, [r6, #0]
 800f378:	602b      	str	r3, [r5, #0]
 800f37a:	b016      	add	sp, #88	@ 0x58
 800f37c:	bd70      	pop	{r4, r5, r6, pc}
 800f37e:	466a      	mov	r2, sp
 800f380:	f000 f848 	bl	800f414 <_fstat_r>
 800f384:	2800      	cmp	r0, #0
 800f386:	dbec      	blt.n	800f362 <__swhatbuf_r+0x12>
 800f388:	9901      	ldr	r1, [sp, #4]
 800f38a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f38e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f392:	4259      	negs	r1, r3
 800f394:	4159      	adcs	r1, r3
 800f396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f39a:	e7eb      	b.n	800f374 <__swhatbuf_r+0x24>

0800f39c <__smakebuf_r>:
 800f39c:	898b      	ldrh	r3, [r1, #12]
 800f39e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3a0:	079d      	lsls	r5, r3, #30
 800f3a2:	4606      	mov	r6, r0
 800f3a4:	460c      	mov	r4, r1
 800f3a6:	d507      	bpl.n	800f3b8 <__smakebuf_r+0x1c>
 800f3a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f3ac:	6023      	str	r3, [r4, #0]
 800f3ae:	6123      	str	r3, [r4, #16]
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	6163      	str	r3, [r4, #20]
 800f3b4:	b003      	add	sp, #12
 800f3b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3b8:	ab01      	add	r3, sp, #4
 800f3ba:	466a      	mov	r2, sp
 800f3bc:	f7ff ffc8 	bl	800f350 <__swhatbuf_r>
 800f3c0:	9f00      	ldr	r7, [sp, #0]
 800f3c2:	4605      	mov	r5, r0
 800f3c4:	4639      	mov	r1, r7
 800f3c6:	4630      	mov	r0, r6
 800f3c8:	f7ff fbbc 	bl	800eb44 <_malloc_r>
 800f3cc:	b948      	cbnz	r0, 800f3e2 <__smakebuf_r+0x46>
 800f3ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3d2:	059a      	lsls	r2, r3, #22
 800f3d4:	d4ee      	bmi.n	800f3b4 <__smakebuf_r+0x18>
 800f3d6:	f023 0303 	bic.w	r3, r3, #3
 800f3da:	f043 0302 	orr.w	r3, r3, #2
 800f3de:	81a3      	strh	r3, [r4, #12]
 800f3e0:	e7e2      	b.n	800f3a8 <__smakebuf_r+0xc>
 800f3e2:	89a3      	ldrh	r3, [r4, #12]
 800f3e4:	6020      	str	r0, [r4, #0]
 800f3e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3ea:	81a3      	strh	r3, [r4, #12]
 800f3ec:	9b01      	ldr	r3, [sp, #4]
 800f3ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f3f2:	b15b      	cbz	r3, 800f40c <__smakebuf_r+0x70>
 800f3f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3f8:	4630      	mov	r0, r6
 800f3fa:	f000 f81d 	bl	800f438 <_isatty_r>
 800f3fe:	b128      	cbz	r0, 800f40c <__smakebuf_r+0x70>
 800f400:	89a3      	ldrh	r3, [r4, #12]
 800f402:	f023 0303 	bic.w	r3, r3, #3
 800f406:	f043 0301 	orr.w	r3, r3, #1
 800f40a:	81a3      	strh	r3, [r4, #12]
 800f40c:	89a3      	ldrh	r3, [r4, #12]
 800f40e:	431d      	orrs	r5, r3
 800f410:	81a5      	strh	r5, [r4, #12]
 800f412:	e7cf      	b.n	800f3b4 <__smakebuf_r+0x18>

0800f414 <_fstat_r>:
 800f414:	b538      	push	{r3, r4, r5, lr}
 800f416:	4d07      	ldr	r5, [pc, #28]	@ (800f434 <_fstat_r+0x20>)
 800f418:	2300      	movs	r3, #0
 800f41a:	4604      	mov	r4, r0
 800f41c:	4608      	mov	r0, r1
 800f41e:	4611      	mov	r1, r2
 800f420:	602b      	str	r3, [r5, #0]
 800f422:	f7f2 fd72 	bl	8001f0a <_fstat>
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	d102      	bne.n	800f430 <_fstat_r+0x1c>
 800f42a:	682b      	ldr	r3, [r5, #0]
 800f42c:	b103      	cbz	r3, 800f430 <_fstat_r+0x1c>
 800f42e:	6023      	str	r3, [r4, #0]
 800f430:	bd38      	pop	{r3, r4, r5, pc}
 800f432:	bf00      	nop
 800f434:	200019c4 	.word	0x200019c4

0800f438 <_isatty_r>:
 800f438:	b538      	push	{r3, r4, r5, lr}
 800f43a:	4d06      	ldr	r5, [pc, #24]	@ (800f454 <_isatty_r+0x1c>)
 800f43c:	2300      	movs	r3, #0
 800f43e:	4604      	mov	r4, r0
 800f440:	4608      	mov	r0, r1
 800f442:	602b      	str	r3, [r5, #0]
 800f444:	f7f2 fd71 	bl	8001f2a <_isatty>
 800f448:	1c43      	adds	r3, r0, #1
 800f44a:	d102      	bne.n	800f452 <_isatty_r+0x1a>
 800f44c:	682b      	ldr	r3, [r5, #0]
 800f44e:	b103      	cbz	r3, 800f452 <_isatty_r+0x1a>
 800f450:	6023      	str	r3, [r4, #0]
 800f452:	bd38      	pop	{r3, r4, r5, pc}
 800f454:	200019c4 	.word	0x200019c4

0800f458 <_sbrk_r>:
 800f458:	b538      	push	{r3, r4, r5, lr}
 800f45a:	4d06      	ldr	r5, [pc, #24]	@ (800f474 <_sbrk_r+0x1c>)
 800f45c:	2300      	movs	r3, #0
 800f45e:	4604      	mov	r4, r0
 800f460:	4608      	mov	r0, r1
 800f462:	602b      	str	r3, [r5, #0]
 800f464:	f7f2 fd7a 	bl	8001f5c <_sbrk>
 800f468:	1c43      	adds	r3, r0, #1
 800f46a:	d102      	bne.n	800f472 <_sbrk_r+0x1a>
 800f46c:	682b      	ldr	r3, [r5, #0]
 800f46e:	b103      	cbz	r3, 800f472 <_sbrk_r+0x1a>
 800f470:	6023      	str	r3, [r4, #0]
 800f472:	bd38      	pop	{r3, r4, r5, pc}
 800f474:	200019c4 	.word	0x200019c4

0800f478 <_init>:
 800f478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f47a:	bf00      	nop
 800f47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f47e:	bc08      	pop	{r3}
 800f480:	469e      	mov	lr, r3
 800f482:	4770      	bx	lr

0800f484 <_fini>:
 800f484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f486:	bf00      	nop
 800f488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f48a:	bc08      	pop	{r3}
 800f48c:	469e      	mov	lr, r3
 800f48e:	4770      	bx	lr
