// Seed: 1838875738
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output tri id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10
);
  assign id_4[1] = (1) - id_5;
  logic id_11;
endmodule
