<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 5 devices have up to three I/O columns:</p>
<ul>
<li>the left I/O column, containing only IO tiles; if the device has no transceivers on the left side, it is the leftmost column of the device; otherwise, it is somewhat to the right of the left GT column; it is always present</li>
<li>the center column, part of which contains IO tiles; the IO tiles in this column come in up to four segments:
<ul>
<li>the lower segment (variable size, not present on all devices), between the bottom edge of the device and the lower CMTs</li>
<li>the lower middle segment (always 20 tiles high), between lower CMTs and the configuration center</li>
<li>the upper middle segment (always 20 tiles high), between the configuration center and the upper CMTs</li>
<li>the upper segment (variable size, not present on all devices), between the device and the upper CMTs and the top edge of the device</li>
</ul>
</li>
<li>the right I/O column, containing only IO tiles; it is present on all devices except for <code>xc5vlx20t</code>; if present, it is somewhat to the left of the device’s right edge</li>
</ul>
<p>Virtex 5 has the following banks:</p>
<ul>
<li>
<p>bank 0 is the configuration bank; it contains only dedicated configuration I/O pins, as follows:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CS_B</code></li>
<li><code>DONE</code></li>
<li><code>D_OUT_BUSY</code></li>
<li><code>D_IN</code></li>
<li><code>HSWAPEN</code></li>
<li><code>INIT</code></li>
<li><code>M0</code></li>
<li><code>M1</code></li>
<li><code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code></li>
<li><code>TDI</code></li>
<li><code>TDO</code></li>
<li><code>TMS</code></li>
</ul>
<p>bank 0 is not associated with any IO tiles</p>
</li>
<li>
<p>banks 1-4: middle segments of the center column; each of them consists of 10 IO tiles; they contain global clock inputs and shared configuration pins</p>
<ul>
<li>bank 1: immediately above configuration center</li>
<li>bank 2: immediately below configuration center</li>
<li>bank 3: above bank 1, below upper CMTs (not present on <code>xc5vlx20t</code>)</li>
<li>bank 4: below bank 2, above lower CMTs</li>
</ul>
</li>
<li>
<p>banks 5-10: lower and upper segments of the center column; each of them consists of 20 IO tiles</p>
<ul>
<li>banks 5, 7, 9 are the upper segment, with bank 5 being immediately above upper CMTs; bank number increases upwards</li>
<li>banks 6, 8, 10 are the lower segment, with bank 6 being immediately below lower CMTs; bank number increases downwards</li>
</ul>
</li>
<li>
<p>banks 11 and up: left and right column; each of them consists of 20 IO tiles</p>
<ul>
<li>banks 11, 15, 19, 23, …: left column, above the configuration center; bank number increases upwards, starting from bank 11 immediately above the configuration center row</li>
<li>banks 12, 16, 20, 24, …: right column, above the configuration center; bank number increases upwards, starting from bank 12 immediately above the configuration center row</li>
<li>banks 13, 17, 21, 25, …: left column, below the configuration center; bank number increases downwards, starting from bank 13 immediately below the configuration center row</li>
<li>banks 14, 18, 22, 26, …: right column, below the configuration center; bank number increases downwards, starting from bank 14 immediately below the configuration center row</li>
</ul>
</li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the “true” pin of the pair, while <code>IOB0</code> is the “complemented” pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code>IOB1</code> pads in the 4 rows surronding the HCLK row (that is, in rows 8-11 of every clock region) are considered “clock-capable”. They can drive <code>BUFIO</code> and <code>BUFR</code> buffers via dedicated connections. While Xilinx documentation also considers <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>The <code>IOB1</code> pads in banks 3 and 4 are considered “global clock-capable”. They can drive <code>BUFGCTRL</code> buffers and CMT primitives via dedicated connections.  Likewise, Xilinx considers <code>IOB0</code> pads to be clock-capable, but they can only drive clocks as part of differential pair with <code>IOB1</code>.</p>
<p>The <code>IOB0</code> in rows 5 and 15 of every region is capable of being used as a VREF pad.</p>
<p>Each bank except for banks 1 and 2 has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 1 and 2: VRP/VRN are not present in this bank (DCI can still be used by cascade from banks 3 and 4)</li>
<li>bank 3: row 7 of the bank (or row 7 of the region)</li>
<li>bank 4: row 2 of the bank (or row 12 of the region)</li>
<li>banks 5 and up: row 7 of the bank (or row 7 of the region)</li>
</ul>
<p>In parallel configuration modes, some I/O pads in banks 1-4 are borrowed for configuration use, as the parallel data pins:</p>
<ul>
<li>bank 4 row 6 <code>IOB0</code>: <code>D[8]</code></li>
<li>bank 4 row 6 <code>IOB1</code>: <code>D[9]</code></li>
<li>bank 4 row 7 <code>IOB0</code>: <code>D[10]</code></li>
<li>bank 4 row 7 <code>IOB1</code>: <code>D[11]</code></li>
<li>bank 4 row 8 <code>IOB0</code>: <code>D[12]</code></li>
<li>bank 4 row 8 <code>IOB1</code>: <code>D[13]</code></li>
<li>bank 4 row 9 <code>IOB0</code>: <code>D[14]</code></li>
<li>bank 4 row 9 <code>IOB1</code>: <code>D[15]</code></li>
<li>bank 2 row 0 <code>IOB0</code>: <code>D[0]/FS[0]</code></li>
<li>bank 2 row 0 <code>IOB1</code>: <code>D[1]/FS[1]</code></li>
<li>bank 2 row 1 <code>IOB0</code>: <code>D[2]/FS[2]</code></li>
<li>bank 2 row 1 <code>IOB1</code>: <code>D[3]</code></li>
<li>bank 2 row 2 <code>IOB0</code>: <code>D[4]</code></li>
<li>bank 2 row 2 <code>IOB1</code>: <code>D[5]</code></li>
<li>bank 2 row 3 <code>IOB0</code>: <code>D[6]</code></li>
<li>bank 2 row 3 <code>IOB1</code>: <code>D[7]</code></li>
<li>bank 2 row 4 <code>IOB0</code>: <code>CSO_B</code></li>
<li>bank 2 row 4 <code>IOB1</code>: <code>FWE_B</code></li>
<li>bank 2 row 5 <code>IOB0</code>: <code>FOE_B/MOSI</code></li>
<li>bank 2 row 5 <code>IOB1</code>: <code>FCS_B</code></li>
<li>bank 2 row 6 <code>IOB0</code>: <code>A[20]</code></li>
<li>bank 2 row 6 <code>IOB1</code>: <code>A[21]</code></li>
<li>bank 2 row 7 <code>IOB0</code>: <code>A[22]</code></li>
<li>bank 2 row 7 <code>IOB1</code>: <code>A[23]</code></li>
<li>bank 2 row 8 <code>IOB0</code>: <code>A[24]</code></li>
<li>bank 2 row 8 <code>IOB1</code>: <code>A[25]</code></li>
<li>bank 2 row 9 <code>IOB0</code>: <code>RS[0]</code></li>
<li>bank 2 row 9 <code>IOB1</code>: <code>RS[1]</code></li>
<li>bank 1 row 0 <code>IOB0</code>: <code>D[16]/A[0]</code></li>
<li>bank 1 row 0 <code>IOB1</code>: <code>D[17]/A[1]</code></li>
<li>bank 1 row 1 <code>IOB0</code>: <code>D[18]/A[2]</code></li>
<li>bank 1 row 1 <code>IOB1</code>: <code>D[19]/A[3]</code></li>
<li>bank 1 row 2 <code>IOB0</code>: <code>D[20]/A[4]</code></li>
<li>bank 1 row 2 <code>IOB1</code>: <code>D[21]/A[5]</code></li>
<li>bank 1 row 3 <code>IOB0</code>: <code>D[22]/A[6]</code></li>
<li>bank 1 row 3 <code>IOB1</code>: <code>D[23]/A[7]</code></li>
<li>bank 1 row 4 <code>IOB0</code>: <code>D[24]/A[8]</code></li>
<li>bank 1 row 4 <code>IOB1</code>: <code>D[25]/A[9]</code></li>
<li>bank 1 row 5 <code>IOB0</code>: <code>D[26]/A[10]</code></li>
<li>bank 1 row 5 <code>IOB1</code>: <code>D[27]/A[11]</code></li>
<li>bank 1 row 6 <code>IOB0</code>: <code>D[28]/A[12]</code></li>
<li>bank 1 row 6 <code>IOB1</code>: <code>D[29]/A[13]</code></li>
<li>bank 1 row 7 <code>IOB0</code>: <code>D[30]/A[14]</code></li>
<li>bank 1 row 7 <code>IOB1</code>: <code>D[31]/A[15]</code></li>
<li>bank 1 row 8 <code>IOB0</code>: <code>A[16]</code></li>
<li>bank 1 row 8 <code>IOB1</code>: <code>A[17]</code></li>
<li>bank 1 row 9 <code>IOB0</code>: <code>A[18]</code></li>
<li>bank 1 row 9 <code>IOB1</code>: <code>A[19]</code></li>
</ul>
<p>The <code>SYSMON</code> present on the device can use up to 16 IOB pairs from the left I/O column as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. The IOBs are in the following tiles, where <code>r</code> is the configuration center row:</p>
<ul>
<li><code>VP0/VN0</code>: left I/O column, row <code>r - 10</code></li>
<li><code>VP1/VN1</code>: left I/O column, row <code>r - 9</code></li>
<li><code>VP2/VN2</code>: left I/O column, row <code>r - 8</code></li>
<li><code>VP3/VN3</code>: left I/O column, row <code>r - 7</code></li>
<li><code>VP4/VN4</code>: left I/O column, row <code>r - 6</code></li>
<li><code>VP5/VN5</code>: left I/O column, row <code>r - 4</code></li>
<li><code>VP6/VN6</code>: left I/O column, row <code>r - 3</code></li>
<li><code>VP7/VN7</code>: left I/O column, row <code>r - 2</code></li>
<li><code>VP8/VN8</code>: left I/O column, row <code>r - 1</code></li>
<li><code>VP9/VN9</code>: left I/O column, row <code>r</code></li>
<li><code>VP10/VN10</code>: left I/O column, row <code>r + 1</code></li>
<li><code>VP11/VN11</code>: left I/O column, row <code>r + 2</code></li>
<li><code>VP12/VN12</code>: left I/O column, row <code>r + 3</code></li>
<li><code>VP13/VN13</code>: left I/O column, row <code>r + 4</code></li>
<li><code>VP14/VN14</code>: left I/O column, row <code>r + 8</code></li>
<li><code>VP15/VN15</code>: left I/O column, row <code>r + 9</code></li>
</ul>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_SPEC[0]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-8"><a href="#virtex5-IO-bit-MAIN[30][15]">MAIN[30][15]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-7"><a href="#virtex5-IO-bit-MAIN[30][9]">MAIN[30][9]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-6"><a href="#virtex5-IO-bit-MAIN[30][10]">MAIN[30][10]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-5"><a href="#virtex5-IO-bit-MAIN[31][9]">MAIN[31][9]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-4"><a href="#virtex5-IO-bit-MAIN[31][12]">MAIN[31][12]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-3"><a href="#virtex5-IO-bit-MAIN[30][13]">MAIN[30][13]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-2"><a href="#virtex5-IO-bit-MAIN[31][10]">MAIN[31][10]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-1"><a href="#virtex5-IO-bit-MAIN[30][7]">MAIN[30][7]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-0"><a href="#virtex5-IO-bit-MAIN[30][11]">MAIN[30][11]</a></td><td>IMUX_SPEC[0]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_SPEC[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-7"><a href="#virtex5-IO-bit-MAIN[30][20]">MAIN[30][20]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-6"><a href="#virtex5-IO-bit-MAIN[31][19]">MAIN[31][19]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-5"><a href="#virtex5-IO-bit-MAIN[30][19]">MAIN[30][19]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-4"><a href="#virtex5-IO-bit-MAIN[30][21]">MAIN[30][21]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-3"><a href="#virtex5-IO-bit-MAIN[30][18]">MAIN[30][18]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-2"><a href="#virtex5-IO-bit-MAIN[30][23]">MAIN[30][23]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-1"><a href="#virtex5-IO-bit-MAIN[31][21]">MAIN[31][21]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-0"><a href="#virtex5-IO-bit-MAIN[31][13]">MAIN[31][13]</a></td><td>IMUX_SPEC[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_SPEC[2]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-8"><a href="#virtex5-IO-bit-MAIN[30][48]">MAIN[30][48]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-7"><a href="#virtex5-IO-bit-MAIN[30][54]">MAIN[30][54]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-6"><a href="#virtex5-IO-bit-MAIN[30][53]">MAIN[30][53]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-5"><a href="#virtex5-IO-bit-MAIN[31][54]">MAIN[31][54]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-4"><a href="#virtex5-IO-bit-MAIN[31][51]">MAIN[31][51]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-3"><a href="#virtex5-IO-bit-MAIN[30][50]">MAIN[30][50]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-2"><a href="#virtex5-IO-bit-MAIN[31][53]">MAIN[31][53]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-1"><a href="#virtex5-IO-bit-MAIN[30][56]">MAIN[30][56]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-0"><a href="#virtex5-IO-bit-MAIN[30][52]">MAIN[30][52]</a></td><td>IMUX_SPEC[2]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_SPEC[3]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-7"><a href="#virtex5-IO-bit-MAIN[30][43]">MAIN[30][43]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-6"><a href="#virtex5-IO-bit-MAIN[31][44]">MAIN[31][44]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-5"><a href="#virtex5-IO-bit-MAIN[30][44]">MAIN[30][44]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-4"><a href="#virtex5-IO-bit-MAIN[30][42]">MAIN[30][42]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-3"><a href="#virtex5-IO-bit-MAIN[30][45]">MAIN[30][45]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-2"><a href="#virtex5-IO-bit-MAIN[30][40]">MAIN[30][40]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-1"><a href="#virtex5-IO-bit-MAIN[31][42]">MAIN[31][42]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-0"><a href="#virtex5-IO-bit-MAIN[31][50]">MAIN[31][50]</a></td><td>IMUX_SPEC[3]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RCLK_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_IO_ICLK[0]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-8"><a href="#virtex5-IO-bit-MAIN[31][18]">MAIN[31][18]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-7"><a href="#virtex5-IO-bit-MAIN[30][6]">MAIN[30][6]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-6"><a href="#virtex5-IO-bit-MAIN[31][14]">MAIN[31][14]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-5"><a href="#virtex5-IO-bit-MAIN[31][11]">MAIN[31][11]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-4"><a href="#virtex5-IO-bit-MAIN[30][2]">MAIN[30][2]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-3"><a href="#virtex5-IO-bit-MAIN[30][3]">MAIN[30][3]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-2"><a href="#virtex5-IO-bit-MAIN[31][4]">MAIN[31][4]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-1"><a href="#virtex5-IO-bit-MAIN[30][4]">MAIN[30][4]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-0"><a href="#virtex5-IO-bit-MAIN[31][1]">MAIN[31][1]</a></td><td>IMUX_IO_ICLK[0]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_IO_ICLK[1]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-8"><a href="#virtex5-IO-bit-MAIN[31][45]">MAIN[31][45]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-7"><a href="#virtex5-IO-bit-MAIN[30][57]">MAIN[30][57]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-6"><a href="#virtex5-IO-bit-MAIN[31][52]">MAIN[31][52]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-5"><a href="#virtex5-IO-bit-MAIN[31][49]">MAIN[31][49]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-4"><a href="#virtex5-IO-bit-MAIN[30][61]">MAIN[30][61]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-3"><a href="#virtex5-IO-bit-MAIN[30][60]">MAIN[30][60]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-2"><a href="#virtex5-IO-bit-MAIN[31][59]">MAIN[31][59]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-1"><a href="#virtex5-IO-bit-MAIN[30][59]">MAIN[30][59]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-0"><a href="#virtex5-IO-bit-MAIN[31][62]">MAIN[31][62]</a></td><td>IMUX_IO_ICLK[1]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IOCLK[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>HCLK_IO[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_IO_ICLK_OPTINV[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-2"><a href="#virtex5-IO-bit-MAIN[31][28]">MAIN[31][28]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-1"><a href="#virtex5-IO-bit-MAIN[30][30]">MAIN[30][30]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-0"><a href="#virtex5-IO-bit-MAIN[30][29]">MAIN[30][29]</a></td><td>IMUX_IO_ICLK_OPTINV[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>~IMUX_IO_ICLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>IMUX_IO_ICLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_IO_ICLK_OPTINV[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-2"><a href="#virtex5-IO-bit-MAIN[31][35]">MAIN[31][35]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-1"><a href="#virtex5-IO-bit-MAIN[30][34]">MAIN[30][34]</a></td><td id="virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-0"><a href="#virtex5-IO-bit-MAIN[30][33]">MAIN[30][33]</a></td><td>IMUX_IO_ICLK_OPTINV[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>~IMUX_IO_ICLK[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>IMUX_IO_ICLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_ILOGIC_CLK[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLK[0]-0"><a href="#virtex5-IO-bit-MAIN[28][21]">MAIN[28][21]</a></td><td>IMUX_ILOGIC_CLK[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>IMUX_IO_ICLK_OPTINV[0]</td></tr>

<tr><td>1</td><td>IMUX_IO_ICLK_OPTINV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_ILOGIC_CLK[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLK[1]-0"><a href="#virtex5-IO-bit-MAIN[28][42]">MAIN[28][42]</a></td><td>IMUX_ILOGIC_CLK[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>IMUX_IO_ICLK_OPTINV[1]</td></tr>

<tr><td>1</td><td>IMUX_IO_ICLK_OPTINV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_ILOGIC_CLKB[0]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLKB[0]-0"><a href="#virtex5-IO-bit-MAIN[28][20]">MAIN[28][20]</a></td><td>IMUX_ILOGIC_CLKB[0]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>IMUX_IO_ICLK_OPTINV[0]</td></tr>

<tr><td>1</td><td>IMUX_IO_ICLK_OPTINV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO switchbox SPEC_INT muxes IMUX_ILOGIC_CLKB[1]</caption>
<thead>
<tr><th colspan="1">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLKB[1]-0"><a href="#virtex5-IO-bit-MAIN[28][43]">MAIN[28][43]</a></td><td>IMUX_ILOGIC_CLKB[1]</td></tr>

<tr><th colspan="1"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>IMUX_IO_ICLK_OPTINV[1]</td></tr>

<tr><td>1</td><td>IMUX_IO_ICLK_OPTINV[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic"><a class="header" href="#bels-ilogic">Bels ILOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO bel ILOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_ILOGIC_CLK[0]</td><td>IMUX_ILOGIC_CLK[1]</td></tr>

<tr><td>CLKB</td><td>in</td><td>IMUX_ILOGIC_CLKB[0]</td><td>IMUX_ILOGIC_CLKB[1]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td id="virtex5-IO-ILOGIC[0]-inpinv-CLKDIV">IMUX_CLK[0] invert by <a href="#virtex5-IO-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="virtex5-IO-ILOGIC[1]-inpinv-CLKDIV">IMUX_CLK[1] invert by <a href="#virtex5-IO-bit-MAIN[28][57]">MAIN[28][57]</a></td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL_SITE[0]</td><td>IMUX_CTRL_SITE[1]</td></tr>

<tr><td>REV</td><td>in</td><td>IMUX_IMUX[2]</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>CE1</td><td>in</td><td>IMUX_IMUX[13]</td><td>IMUX_IMUX[19]</td></tr>

<tr><td>CE2</td><td>in</td><td>IMUX_IMUX[16]</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[3]</td><td>IMUX_IMUX[9]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEL[21]</td><td>OUT_BEL[11]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEL[3], OUT_BEL[9]</td><td>OUT_BEL[0], OUT_BEL[10]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEL[1], OUT_BEL[19]</td><td>OUT_BEL[2], OUT_BEL[16]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEL[4]</td><td>OUT_BEL[7]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_BEL[6]</td><td>OUT_BEL[5]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_BEL[13]</td><td>OUT_BEL[14]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_BEL[8]</td><td>OUT_BEL[20]</td></tr>

<tr><td>CLKPAD</td><td>out</td><td>-</td><td>OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO bel ILOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>OCLK1_INV</td><td id="virtex5-IO-ILOGIC[0]-OCLK1_INV"><a href="#virtex5-IO-bit-MAIN[30][12]">MAIN[30][12]</a></td><td id="virtex5-IO-ILOGIC[1]-OCLK1_INV"><a href="#virtex5-IO-bit-MAIN[30][51]">MAIN[30][51]</a></td></tr>

<tr><td>OCLK2_INV</td><td id="virtex5-IO-ILOGIC[0]-OCLK2_INV"><a href="#virtex5-IO-bit-MAIN[30][14]">MAIN[30][14]</a></td><td id="virtex5-IO-ILOGIC[1]-OCLK2_INV"><a href="#virtex5-IO-bit-MAIN[30][49]">MAIN[30][49]</a></td></tr>

<tr><td>FFI1_INIT bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI1_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][26]">!MAIN[28][26]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI1_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][37]">!MAIN[28][37]</a></td></tr>

<tr><td>FFI2_INIT bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI2_INIT[0]"><a href="#virtex5-IO-bit-MAIN[29][20]">!MAIN[29][20]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI2_INIT[0]"><a href="#virtex5-IO-bit-MAIN[29][43]">!MAIN[29][43]</a></td></tr>

<tr><td>FFI3_INIT bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI3_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][27]">!MAIN[28][27]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI3_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][36]">!MAIN[28][36]</a></td></tr>

<tr><td>FFI4_INIT bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI4_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][31]">!MAIN[28][31]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI4_INIT[0]"><a href="#virtex5-IO-bit-MAIN[28][32]">!MAIN[28][32]</a></td></tr>

<tr><td>FFI1_SRVAL bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI1_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[28][24]">!MAIN[28][24]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI1_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[28][39]">!MAIN[28][39]</a></td></tr>

<tr><td>FFI2_SRVAL bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI2_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[29][22]">!MAIN[29][22]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI2_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[29][41]">!MAIN[29][41]</a></td></tr>

<tr><td>FFI3_SRVAL bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI3_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[29][28]">!MAIN[29][28]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI3_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[29][35]">!MAIN[29][35]</a></td></tr>

<tr><td>FFI4_SRVAL bit 0</td><td id="virtex5-IO-ILOGIC[0]-FFI4_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[28][29]">!MAIN[28][29]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI4_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[28][34]">!MAIN[28][34]</a></td></tr>

<tr><td>FFI_LATCH</td><td id="virtex5-IO-ILOGIC[0]-FFI_LATCH"><a href="#virtex5-IO-bit-MAIN[31][20]">!MAIN[31][20]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_LATCH"><a href="#virtex5-IO-bit-MAIN[31][43]">!MAIN[31][43]</a></td></tr>

<tr><td>FFI_SR_SYNC</td><td id="virtex5-IO-ILOGIC[0]-FFI_SR_SYNC"><a href="#virtex5-IO-bit-MAIN[31][24]">MAIN[31][24]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_SR_SYNC"><a href="#virtex5-IO-bit-MAIN[31][39]">MAIN[31][39]</a></td></tr>

<tr><td>FFI_SR_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-FFI_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][26]">MAIN[31][26]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][37]">MAIN[31][37]</a></td></tr>

<tr><td>FFI_REV_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-FFI_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][25]">MAIN[30][25]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][38]">MAIN[30][38]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 0</td><td id="virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[0]"><a href="#virtex5-IO-bit-MAIN[29][8]">!MAIN[29][8]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[0]"><a href="#virtex5-IO-bit-MAIN[29][55]">!MAIN[29][55]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 1</td><td id="virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[1]"><a href="#virtex5-IO-bit-MAIN[28][4]">!MAIN[28][4]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[1]"><a href="#virtex5-IO-bit-MAIN[28][59]">!MAIN[28][59]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 2</td><td id="virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[2]"><a href="#virtex5-IO-bit-MAIN[28][2]">!MAIN[28][2]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[2]"><a href="#virtex5-IO-bit-MAIN[28][61]">!MAIN[28][61]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 3</td><td id="virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[3]"><a href="#virtex5-IO-bit-MAIN[29][29]">!MAIN[29][29]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[3]"><a href="#virtex5-IO-bit-MAIN[29][34]">!MAIN[29][34]</a></td></tr>

<tr><td>INIT_CE bit 0</td><td id="virtex5-IO-ILOGIC[0]-INIT_CE[0]"><a href="#virtex5-IO-bit-MAIN[28][13]">!MAIN[28][13]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_CE[0]"><a href="#virtex5-IO-bit-MAIN[28][50]">!MAIN[28][50]</a></td></tr>

<tr><td>INIT_CE bit 1</td><td id="virtex5-IO-ILOGIC[0]-INIT_CE[1]"><a href="#virtex5-IO-bit-MAIN[28][12]">!MAIN[28][12]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_CE[1]"><a href="#virtex5-IO-bit-MAIN[28][51]">!MAIN[28][51]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 0</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[0]"><a href="#virtex5-IO-bit-MAIN[28][1]">!MAIN[28][1]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[0]"><a href="#virtex5-IO-bit-MAIN[28][62]">!MAIN[28][62]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 1</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[1]"><a href="#virtex5-IO-bit-MAIN[29][5]">!MAIN[29][5]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[1]"><a href="#virtex5-IO-bit-MAIN[29][58]">!MAIN[29][58]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 2</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[2]"><a href="#virtex5-IO-bit-MAIN[28][8]">!MAIN[28][8]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[2]"><a href="#virtex5-IO-bit-MAIN[28][55]">!MAIN[28][55]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 3</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[3]"><a href="#virtex5-IO-bit-MAIN[29][11]">!MAIN[29][11]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[3]"><a href="#virtex5-IO-bit-MAIN[29][52]">!MAIN[29][52]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 4</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[4]"><a href="#virtex5-IO-bit-MAIN[29][14]">!MAIN[29][14]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[4]"><a href="#virtex5-IO-bit-MAIN[29][49]">!MAIN[29][49]</a></td></tr>

<tr><td>INIT_RANK2 bit 0</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[0]"><a href="#virtex5-IO-bit-MAIN[29][3]">!MAIN[29][3]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[0]"><a href="#virtex5-IO-bit-MAIN[29][60]">!MAIN[29][60]</a></td></tr>

<tr><td>INIT_RANK2 bit 1</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[1]"><a href="#virtex5-IO-bit-MAIN[28][5]">!MAIN[28][5]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[1]"><a href="#virtex5-IO-bit-MAIN[28][58]">!MAIN[28][58]</a></td></tr>

<tr><td>INIT_RANK2 bit 2</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[2]"><a href="#virtex5-IO-bit-MAIN[28][11]">!MAIN[28][11]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[2]"><a href="#virtex5-IO-bit-MAIN[28][52]">!MAIN[28][52]</a></td></tr>

<tr><td>INIT_RANK2 bit 3</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[3]"><a href="#virtex5-IO-bit-MAIN[28][10]">!MAIN[28][10]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[3]"><a href="#virtex5-IO-bit-MAIN[28][53]">!MAIN[28][53]</a></td></tr>

<tr><td>INIT_RANK2 bit 4</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[4]"><a href="#virtex5-IO-bit-MAIN[29][17]">!MAIN[29][17]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[4]"><a href="#virtex5-IO-bit-MAIN[29][46]">!MAIN[29][46]</a></td></tr>

<tr><td>INIT_RANK2 bit 5</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK2[5]"><a href="#virtex5-IO-bit-MAIN[28][19]">!MAIN[28][19]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK2[5]"><a href="#virtex5-IO-bit-MAIN[28][44]">!MAIN[28][44]</a></td></tr>

<tr><td>INIT_RANK3 bit 0</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[0]"><a href="#virtex5-IO-bit-MAIN[28][0]">!MAIN[28][0]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[0]"><a href="#virtex5-IO-bit-MAIN[28][63]">!MAIN[28][63]</a></td></tr>

<tr><td>INIT_RANK3 bit 1</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[1]"><a href="#virtex5-IO-bit-MAIN[29][1]">!MAIN[29][1]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[1]"><a href="#virtex5-IO-bit-MAIN[29][62]">!MAIN[29][62]</a></td></tr>

<tr><td>INIT_RANK3 bit 2</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[2]"><a href="#virtex5-IO-bit-MAIN[29][7]">!MAIN[29][7]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[2]"><a href="#virtex5-IO-bit-MAIN[29][56]">!MAIN[29][56]</a></td></tr>

<tr><td>INIT_RANK3 bit 3</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[3]"><a href="#virtex5-IO-bit-MAIN[28][14]">!MAIN[28][14]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[3]"><a href="#virtex5-IO-bit-MAIN[28][49]">!MAIN[28][49]</a></td></tr>

<tr><td>INIT_RANK3 bit 4</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[4]"><a href="#virtex5-IO-bit-MAIN[29][21]">!MAIN[29][21]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[4]"><a href="#virtex5-IO-bit-MAIN[29][42]">!MAIN[29][42]</a></td></tr>

<tr><td>INIT_RANK3 bit 5</td><td id="virtex5-IO-ILOGIC[0]-INIT_RANK3[5]"><a href="#virtex5-IO-bit-MAIN[28][28]">!MAIN[28][28]</a></td><td id="virtex5-IO-ILOGIC[1]-INIT_RANK3[5]"><a href="#virtex5-IO-bit-MAIN[28][35]">!MAIN[28][35]</a></td></tr>

<tr><td>I_DELAY_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-I_DELAY_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][31]">MAIN[30][31]</a></td><td id="virtex5-IO-ILOGIC[1]-I_DELAY_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][32]">MAIN[30][32]</a></td></tr>

<tr><td>I_TSBYPASS_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-I_TSBYPASS_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][31]">MAIN[31][31]</a></td><td id="virtex5-IO-ILOGIC[1]-I_TSBYPASS_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][32]">MAIN[31][32]</a></td></tr>

<tr><td>FFI_DELAY_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-FFI_DELAY_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][17]">MAIN[31][17]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_DELAY_ENABLE"><a href="#virtex5-IO-bit-MAIN[31][46]">MAIN[31][46]</a></td></tr>

<tr><td>FFI_TSBYPASS_ENABLE</td><td id="virtex5-IO-ILOGIC[0]-FFI_TSBYPASS_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][17]">MAIN[30][17]</a></td><td id="virtex5-IO-ILOGIC[1]-FFI_TSBYPASS_ENABLE"><a href="#virtex5-IO-bit-MAIN[30][46]">MAIN[30][46]</a></td></tr>

<tr><td>MUX_TSBYPASS</td><td><a href="#virtex5-IO-ILOGIC[0]-MUX_TSBYPASS">[enum: ILOGIC_MUX_TSBYPASS]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-MUX_TSBYPASS">[enum: ILOGIC_MUX_TSBYPASS]</a></td></tr>

<tr><td>SERDES</td><td id="virtex5-IO-ILOGIC[0]-SERDES"><a href="#virtex5-IO-bit-MAIN[28][23]">MAIN[28][23]</a></td><td id="virtex5-IO-ILOGIC[1]-SERDES"><a href="#virtex5-IO-bit-MAIN[28][40]">MAIN[28][40]</a></td></tr>

<tr><td>SERDES_MODE</td><td><a href="#virtex5-IO-ILOGIC[0]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td></tr>

<tr><td>DATA_RATE</td><td><a href="#virtex5-IO-ILOGIC[0]-DATA_RATE">[enum: IO_DATA_RATE]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-DATA_RATE">[enum: IO_DATA_RATE]</a></td></tr>

<tr><td>DATA_WIDTH</td><td><a href="#virtex5-IO-ILOGIC[0]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td></tr>

<tr><td>INTERFACE_TYPE</td><td><a href="#virtex5-IO-ILOGIC[0]-INTERFACE_TYPE">[enum: ILOGIC_INTERFACE_TYPE]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-INTERFACE_TYPE">[enum: ILOGIC_INTERFACE_TYPE]</a></td></tr>

<tr><td>NUM_CE</td><td><a href="#virtex5-IO-ILOGIC[0]-NUM_CE">[enum: ILOGIC_NUM_CE]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-NUM_CE">[enum: ILOGIC_NUM_CE]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 0</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[28][18]">MAIN[28][18]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[28][41]">MAIN[28][41]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 1</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[28][22]">MAIN[28][22]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[28][45]">MAIN[28][45]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 2</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[2]"><a href="#virtex5-IO-bit-MAIN[29][12]">MAIN[29][12]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[2]"><a href="#virtex5-IO-bit-MAIN[29][33]">MAIN[29][33]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 3</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[3]"><a href="#virtex5-IO-bit-MAIN[29][15]">MAIN[29][15]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[3]"><a href="#virtex5-IO-bit-MAIN[29][37]">MAIN[29][37]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 4</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[4]"><a href="#virtex5-IO-bit-MAIN[29][26]">MAIN[29][26]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[4]"><a href="#virtex5-IO-bit-MAIN[29][48]">MAIN[29][48]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 5</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[5]"><a href="#virtex5-IO-bit-MAIN[29][30]">MAIN[29][30]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[5]"><a href="#virtex5-IO-bit-MAIN[29][51]">MAIN[29][51]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 6</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[6]"><a href="#virtex5-IO-bit-MAIN[31][16]">MAIN[31][16]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[6]"><a href="#virtex5-IO-bit-MAIN[31][47]">MAIN[31][47]</a></td></tr>

<tr><td>BITSLIP_SYNC</td><td id="virtex5-IO-ILOGIC[0]-BITSLIP_SYNC"><a href="#virtex5-IO-bit-MAIN[29][19]">MAIN[29][19]</a></td><td id="virtex5-IO-ILOGIC[1]-BITSLIP_SYNC"><a href="#virtex5-IO-bit-MAIN[29][44]">MAIN[29][44]</a></td></tr>

<tr><td>DDR_CLK_EDGE</td><td><a href="#virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE">[enum: ILOGIC_DDR_CLK_EDGE]</a></td><td><a href="#virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE">[enum: ILOGIC_DDR_CLK_EDGE]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="virtex5-IO-ILOGIC[0]-READBACK_I[0]"><a href="#virtex5-IO-bit-MAIN[29][13]">MAIN[29][13]</a></td><td id="virtex5-IO-ILOGIC[1]-READBACK_I[0]"><a href="#virtex5-IO-bit-MAIN[29][50]">MAIN[29][50]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum ILOGIC_MUX_TSBYPASS</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-MUX_TSBYPASS"><th>ILOGIC[0].MUX_TSBYPASS</th><td id="virtex5-IO-ILOGIC[0]-MUX_TSBYPASS[0]"><a href="#virtex5-IO-bit-MAIN[30][16]">MAIN[30][16]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-MUX_TSBYPASS"><th>ILOGIC[1].MUX_TSBYPASS</th><td id="virtex5-IO-ILOGIC[1]-MUX_TSBYPASS[0]"><a href="#virtex5-IO-bit-MAIN[30][47]">MAIN[30][47]</a></td></tr>

</thead>

<tbody>
<tr><td>GND</td><td>1</td></tr>

<tr><td>T</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IO_SERDES_MODE</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-SERDES_MODE"><th>ILOGIC[0].SERDES_MODE</th><td id="virtex5-IO-ILOGIC[0]-SERDES_MODE[0]"><a href="#virtex5-IO-bit-MAIN[31][15]">MAIN[31][15]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-SERDES_MODE"><th>ILOGIC[1].SERDES_MODE</th><td id="virtex5-IO-ILOGIC[1]-SERDES_MODE[0]"><a href="#virtex5-IO-bit-MAIN[31][48]">MAIN[31][48]</a></td></tr>

</thead>

<tbody>
<tr><td>MASTER</td><td>0</td></tr>

<tr><td>SLAVE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IO_DATA_RATE</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-DATA_RATE"><th>ILOGIC[0].DATA_RATE</th><td id="virtex5-IO-ILOGIC[0]-DATA_RATE[0]"><a href="#virtex5-IO-bit-MAIN[31][6]">MAIN[31][6]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-DATA_RATE"><th>ILOGIC[1].DATA_RATE</th><td id="virtex5-IO-ILOGIC[1]-DATA_RATE[0]"><a href="#virtex5-IO-bit-MAIN[31][57]">MAIN[31][57]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>1</td></tr>

<tr><td>DDR</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IO_DATA_WIDTH</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-DATA_WIDTH"><th>ILOGIC[0].DATA_WIDTH</th><td id="virtex5-IO-ILOGIC[0]-DATA_WIDTH[3]"><a href="#virtex5-IO-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="virtex5-IO-ILOGIC[0]-DATA_WIDTH[2]"><a href="#virtex5-IO-bit-MAIN[31][8]">MAIN[31][8]</a></td><td id="virtex5-IO-ILOGIC[0]-DATA_WIDTH[1]"><a href="#virtex5-IO-bit-MAIN[31][7]">MAIN[31][7]</a></td><td id="virtex5-IO-ILOGIC[0]-DATA_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[30][5]">MAIN[30][5]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-DATA_WIDTH"><th>ILOGIC[1].DATA_WIDTH</th><td id="virtex5-IO-ILOGIC[1]-DATA_WIDTH[3]"><a href="#virtex5-IO-bit-MAIN[31][58]">MAIN[31][58]</a></td><td id="virtex5-IO-ILOGIC[1]-DATA_WIDTH[2]"><a href="#virtex5-IO-bit-MAIN[31][55]">MAIN[31][55]</a></td><td id="virtex5-IO-ILOGIC[1]-DATA_WIDTH[1]"><a href="#virtex5-IO-bit-MAIN[31][56]">MAIN[31][56]</a></td><td id="virtex5-IO-ILOGIC[1]-DATA_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[30][58]">MAIN[30][58]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum ILOGIC_INTERFACE_TYPE</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-INTERFACE_TYPE"><th>ILOGIC[0].INTERFACE_TYPE</th><td id="virtex5-IO-ILOGIC[0]-INTERFACE_TYPE[0]"><a href="#virtex5-IO-bit-MAIN[31][25]">MAIN[31][25]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-INTERFACE_TYPE"><th>ILOGIC[1].INTERFACE_TYPE</th><td id="virtex5-IO-ILOGIC[1]-INTERFACE_TYPE[0]"><a href="#virtex5-IO-bit-MAIN[31][38]">MAIN[31][38]</a></td></tr>

</thead>

<tbody>
<tr><td>MEMORY</td><td>0</td></tr>

<tr><td>NETWORKING</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum ILOGIC_NUM_CE</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-NUM_CE"><th>ILOGIC[0].NUM_CE</th><td id="virtex5-IO-ILOGIC[0]-NUM_CE[0]"><a href="#virtex5-IO-bit-MAIN[30][22]">MAIN[30][22]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-NUM_CE"><th>ILOGIC[1].NUM_CE</th><td id="virtex5-IO-ILOGIC[1]-NUM_CE[0]"><a href="#virtex5-IO-bit-MAIN[30][41]">MAIN[30][41]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td></tr>

<tr><td>_2</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum ILOGIC_DDR_CLK_EDGE</caption>
<thead>
<tr id="virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE"><th>ILOGIC[0].DDR_CLK_EDGE</th><td id="virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE[1]"><a href="#virtex5-IO-bit-MAIN[29][31]">MAIN[29][31]</a></td><td id="virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE[0]"><a href="#virtex5-IO-bit-MAIN[28][30]">MAIN[28][30]</a></td></tr>

<tr id="virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE"><th>ILOGIC[1].DDR_CLK_EDGE</th><td id="virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE[1]"><a href="#virtex5-IO-bit-MAIN[29][32]">MAIN[29][32]</a></td><td id="virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE[0]"><a href="#virtex5-IO-bit-MAIN[28][33]">MAIN[28][33]</a></td></tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>

<tr><td>SAME_EDGE</td><td>0</td><td>1</td></tr>

<tr><td>OPPOSITE_EDGE</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ologic"><a class="header" href="#bels-ologic">Bels OLOGIC</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO bel OLOGIC pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_SPEC[0]</td><td>IMUX_SPEC[2]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-CLKDIV">IMUX_SPEC[1] invert by <a href="#virtex5-IO-bit-MAIN[34][13]">MAIN[34][13]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-CLKDIV">IMUX_SPEC[3] invert by <a href="#virtex5-IO-bit-MAIN[34][50]">MAIN[34][50]</a></td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_CTRL_SITE[2]</td><td>IMUX_CTRL_SITE[3]</td></tr>

<tr><td>REV</td><td>in</td><td>IMUX_IMUX[2]</td><td>IMUX_IMUX[8]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_IMUX[27]</td><td>IMUX_IMUX[33]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_IMUX[26]</td><td>IMUX_IMUX[32]</td></tr>

<tr><td>D1</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D1">IMUX_IMUX[41] invert by <a href="#virtex5-IO-bit-MAIN[32][24]">MAIN[32][24]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D1">IMUX_IMUX[47] invert by <a href="#virtex5-IO-bit-MAIN[32][39]">MAIN[32][39]</a></td></tr>

<tr><td>D2</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D2">IMUX_IMUX[40] invert by <a href="#virtex5-IO-bit-MAIN[32][23]">MAIN[32][23]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D2">IMUX_IMUX[46] invert by <a href="#virtex5-IO-bit-MAIN[32][40]">MAIN[32][40]</a></td></tr>

<tr><td>D3</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D3">IMUX_IMUX[39] invert by <a href="#virtex5-IO-bit-MAIN[35][23]">MAIN[35][23]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D3">IMUX_IMUX[45] invert by <a href="#virtex5-IO-bit-MAIN[35][40]">MAIN[35][40]</a></td></tr>

<tr><td>D4</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D4">IMUX_IMUX[38] invert by <a href="#virtex5-IO-bit-MAIN[34][20]">MAIN[34][20]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D4">IMUX_IMUX[44] invert by <a href="#virtex5-IO-bit-MAIN[34][43]">MAIN[34][43]</a></td></tr>

<tr><td>D5</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D5">IMUX_IMUX[37] invert by <a href="#virtex5-IO-bit-MAIN[34][23]">MAIN[34][23]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D5">IMUX_IMUX[43] invert by <a href="#virtex5-IO-bit-MAIN[34][40]">MAIN[34][40]</a></td></tr>

<tr><td>D6</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-D6">IMUX_IMUX[36] invert by <a href="#virtex5-IO-bit-MAIN[35][25]">MAIN[35][25]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-D6">IMUX_IMUX[42] invert by <a href="#virtex5-IO-bit-MAIN[35][38]">MAIN[35][38]</a></td></tr>

<tr><td>T1</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-T1">IMUX_IMUX[24] invert by <a href="#virtex5-IO-bit-MAIN[32][2]">!MAIN[32][2]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-T1">IMUX_IMUX[30] invert by <a href="#virtex5-IO-bit-MAIN[32][61]">!MAIN[32][61]</a></td></tr>

<tr><td>T2</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-T2">IMUX_IMUX[25] invert by <a href="#virtex5-IO-bit-MAIN[33][3]">!MAIN[33][3]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-T2">IMUX_IMUX[31] invert by <a href="#virtex5-IO-bit-MAIN[33][60]">!MAIN[33][60]</a></td></tr>

<tr><td>T3</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-T3">IMUX_IMUX[28] invert by <a href="#virtex5-IO-bit-MAIN[34][0]">!MAIN[34][0]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-T3">IMUX_IMUX[34] invert by <a href="#virtex5-IO-bit-MAIN[34][63]">!MAIN[34][63]</a></td></tr>

<tr><td>T4</td><td>in</td><td id="virtex5-IO-OLOGIC[0]-inpinv-T4">IMUX_IMUX[29] invert by <a href="#virtex5-IO-bit-MAIN[35][0]">!MAIN[35][0]</a></td><td id="virtex5-IO-OLOGIC[1]-inpinv-T4">IMUX_IMUX[35] invert by <a href="#virtex5-IO-bit-MAIN[35][63]">!MAIN[35][63]</a></td></tr>

<tr><td>TQ</td><td>out</td><td>OUT_BEL[23]</td><td>OUT_BEL[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO bel OLOGIC attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK1_INV</td><td id="virtex5-IO-OLOGIC[0]-CLK1_INV"><a href="#virtex5-IO-bit-MAIN[33][31]">!MAIN[33][31]</a></td><td id="virtex5-IO-OLOGIC[1]-CLK1_INV"><a href="#virtex5-IO-bit-MAIN[33][32]">!MAIN[33][32]</a></td></tr>

<tr><td>CLK2_INV</td><td id="virtex5-IO-OLOGIC[0]-CLK2_INV"><a href="#virtex5-IO-bit-MAIN[33][30]">!MAIN[33][30]</a></td><td id="virtex5-IO-OLOGIC[1]-CLK2_INV"><a href="#virtex5-IO-bit-MAIN[33][33]">!MAIN[33][33]</a></td></tr>

<tr><td>FFO_INIT bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT[0]"><a href="#virtex5-IO-bit-MAIN[32][15]">!MAIN[32][15]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT[0]"><a href="#virtex5-IO-bit-MAIN[32][48]">!MAIN[32][48]</a></td></tr>

<tr><td>FFO_INIT bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT[1]"><a href="#virtex5-IO-bit-MAIN[33][18]">!MAIN[33][18]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT[1]"><a href="#virtex5-IO-bit-MAIN[33][43]">!MAIN[33][43]</a></td></tr>

<tr><td>FFO_INIT bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT[2]"><a href="#virtex5-IO-bit-MAIN[33][20]">!MAIN[33][20]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT[2]"><a href="#virtex5-IO-bit-MAIN[33][45]">!MAIN[33][45]</a></td></tr>

<tr><td>FFO_INIT bit 3</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT[3]"><a href="#virtex5-IO-bit-MAIN[35][22]">!MAIN[35][22]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT[3]"><a href="#virtex5-IO-bit-MAIN[35][41]">!MAIN[35][41]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[0]"><a href="#virtex5-IO-bit-MAIN[32][13]">!MAIN[32][13]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[0]"><a href="#virtex5-IO-bit-MAIN[32][50]">!MAIN[32][50]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[1]"><a href="#virtex5-IO-bit-MAIN[33][8]">!MAIN[33][8]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[1]"><a href="#virtex5-IO-bit-MAIN[33][52]">!MAIN[33][52]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[2]"><a href="#virtex5-IO-bit-MAIN[33][11]">!MAIN[33][11]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[2]"><a href="#virtex5-IO-bit-MAIN[33][55]">!MAIN[33][55]</a></td></tr>

<tr><td>FFO_SRVAL bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFO_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[34][30]">!MAIN[34][30]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[34][32]">!MAIN[34][32]</a></td></tr>

<tr><td>FFO_SRVAL bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFO_SRVAL[1]"><a href="#virtex5-IO-bit-MAIN[34][31]">!MAIN[34][31]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SRVAL[1]"><a href="#virtex5-IO-bit-MAIN[34][33]">!MAIN[34][33]</a></td></tr>

<tr><td>FFO_SRVAL bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFO_SRVAL[2]"><a href="#virtex5-IO-bit-MAIN[35][31]">!MAIN[35][31]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SRVAL[2]"><a href="#virtex5-IO-bit-MAIN[35][32]">!MAIN[35][32]</a></td></tr>

<tr><td>FFO_SERDES bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFO_SERDES[0]"><a href="#virtex5-IO-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SERDES[0]"><a href="#virtex5-IO-bit-MAIN[34][52]">MAIN[34][52]</a></td></tr>

<tr><td>FFO_SERDES bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFO_SERDES[1]"><a href="#virtex5-IO-bit-MAIN[34][11]">MAIN[34][11]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SERDES[1]"><a href="#virtex5-IO-bit-MAIN[34][61]">MAIN[34][61]</a></td></tr>

<tr><td>FFO_SERDES bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFO_SERDES[2]"><a href="#virtex5-IO-bit-MAIN[35][6]">MAIN[35][6]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SERDES[2]"><a href="#virtex5-IO-bit-MAIN[35][50]">MAIN[35][50]</a></td></tr>

<tr><td>FFO_SERDES bit 3</td><td id="virtex5-IO-OLOGIC[0]-FFO_SERDES[3]"><a href="#virtex5-IO-bit-MAIN[35][13]">MAIN[35][13]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SERDES[3]"><a href="#virtex5-IO-bit-MAIN[35][57]">MAIN[35][57]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[0]"><a href="#virtex5-IO-bit-MAIN[32][26]">MAIN[32][26]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[0]"><a href="#virtex5-IO-bit-MAIN[32][37]">MAIN[32][37]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[1]"><a href="#virtex5-IO-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[1]"><a href="#virtex5-IO-bit-MAIN[33][63]">MAIN[33][63]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[2]"><a href="#virtex5-IO-bit-MAIN[34][12]">MAIN[34][12]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[2]"><a href="#virtex5-IO-bit-MAIN[34][51]">MAIN[34][51]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 3</td><td id="virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[3]"><a href="#virtex5-IO-bit-MAIN[35][26]">MAIN[35][26]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[3]"><a href="#virtex5-IO-bit-MAIN[35][37]">MAIN[35][37]</a></td></tr>

<tr><td>FFO_SR_ENABLE</td><td id="virtex5-IO-OLOGIC[0]-FFO_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][27]">MAIN[34][27]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][36]">MAIN[34][36]</a></td></tr>

<tr><td>FFO_REV_ENABLE</td><td id="virtex5-IO-OLOGIC[0]-FFO_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][26]">MAIN[34][26]</a></td><td id="virtex5-IO-OLOGIC[1]-FFO_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][37]">MAIN[34][37]</a></td></tr>

<tr><td>V5_MUX_O</td><td><a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O">[enum: OLOGIC_V5_MUX_O]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O">[enum: OLOGIC_V5_MUX_O]</a></td></tr>

<tr><td>FFT_INIT bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFT_INIT[0]"><a href="#virtex5-IO-bit-MAIN[34][7]">!MAIN[34][7]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_INIT[0]"><a href="#virtex5-IO-bit-MAIN[34][55]">!MAIN[34][55]</a></td></tr>

<tr><td>FFT_INIT bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFT_INIT[1]"><a href="#virtex5-IO-bit-MAIN[34][8]">!MAIN[34][8]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_INIT[1]"><a href="#virtex5-IO-bit-MAIN[34][56]">!MAIN[34][56]</a></td></tr>

<tr><td>FFT_INIT bit 2</td><td id="virtex5-IO-OLOGIC[0]-FFT_INIT[2]"><a href="#virtex5-IO-bit-MAIN[35][1]">!MAIN[35][1]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_INIT[2]"><a href="#virtex5-IO-bit-MAIN[35][47]">!MAIN[35][47]</a></td></tr>

<tr><td>FFT_INIT bit 3</td><td id="virtex5-IO-OLOGIC[0]-FFT_INIT[3]"><a href="#virtex5-IO-bit-MAIN[35][4]">!MAIN[35][4]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_INIT[3]"><a href="#virtex5-IO-bit-MAIN[35][59]">!MAIN[35][59]</a></td></tr>

<tr><td>FFT_INIT bit 4</td><td id="virtex5-IO-OLOGIC[0]-FFT_INIT[4]"><a href="#virtex5-IO-bit-MAIN[35][16]">!MAIN[35][16]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_INIT[4]"><a href="#virtex5-IO-bit-MAIN[35][62]">!MAIN[35][62]</a></td></tr>

<tr><td>FFT1_SRVAL bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFT1_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[35][12]">!MAIN[35][12]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT1_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[35][51]">!MAIN[35][51]</a></td></tr>

<tr><td>FFT2_SRVAL bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFT2_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[35][10]">!MAIN[35][10]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT2_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[35][53]">!MAIN[35][53]</a></td></tr>

<tr><td>FFT3_SRVAL bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFT3_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[34][10]">!MAIN[34][10]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT3_SRVAL[0]"><a href="#virtex5-IO-bit-MAIN[34][53]">!MAIN[34][53]</a></td></tr>

<tr><td>FFT_SR_SYNC bit 0</td><td id="virtex5-IO-OLOGIC[0]-FFT_SR_SYNC[0]"><a href="#virtex5-IO-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_SR_SYNC[0]"><a href="#virtex5-IO-bit-MAIN[32][62]">MAIN[32][62]</a></td></tr>

<tr><td>FFT_SR_SYNC bit 1</td><td id="virtex5-IO-OLOGIC[0]-FFT_SR_SYNC[1]"><a href="#virtex5-IO-bit-MAIN[34][19]">MAIN[34][19]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_SR_SYNC[1]"><a href="#virtex5-IO-bit-MAIN[34][44]">MAIN[34][44]</a></td></tr>

<tr><td>FFT_SR_ENABLE</td><td id="virtex5-IO-OLOGIC[0]-FFT_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[35][15]">MAIN[35][15]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_SR_ENABLE"><a href="#virtex5-IO-bit-MAIN[35][48]">MAIN[35][48]</a></td></tr>

<tr><td>FFT_REV_ENABLE</td><td id="virtex5-IO-OLOGIC[0]-FFT_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][15]">MAIN[34][15]</a></td><td id="virtex5-IO-OLOGIC[1]-FFT_REV_ENABLE"><a href="#virtex5-IO-bit-MAIN[34][48]">MAIN[34][48]</a></td></tr>

<tr><td>V5_MUX_T</td><td><a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T">[enum: OLOGIC_V5_MUX_T]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T">[enum: OLOGIC_V5_MUX_T]</a></td></tr>

<tr><td>INIT_LOADCNT bit 0</td><td id="virtex5-IO-OLOGIC[0]-INIT_LOADCNT[0]"><a href="#virtex5-IO-bit-MAIN[35][24]">!MAIN[35][24]</a></td><td id="virtex5-IO-OLOGIC[1]-INIT_LOADCNT[0]"><a href="#virtex5-IO-bit-MAIN[35][39]">!MAIN[35][39]</a></td></tr>

<tr><td>INIT_LOADCNT bit 1</td><td id="virtex5-IO-OLOGIC[0]-INIT_LOADCNT[1]"><a href="#virtex5-IO-bit-MAIN[35][27]">!MAIN[35][27]</a></td><td id="virtex5-IO-OLOGIC[1]-INIT_LOADCNT[1]"><a href="#virtex5-IO-bit-MAIN[35][36]">!MAIN[35][36]</a></td></tr>

<tr><td>INIT_LOADCNT bit 2</td><td id="virtex5-IO-OLOGIC[0]-INIT_LOADCNT[2]"><a href="#virtex5-IO-bit-MAIN[33][23]">!MAIN[33][23]</a></td><td id="virtex5-IO-OLOGIC[1]-INIT_LOADCNT[2]"><a href="#virtex5-IO-bit-MAIN[33][40]">!MAIN[33][40]</a></td></tr>

<tr><td>INIT_LOADCNT bit 3</td><td id="virtex5-IO-OLOGIC[0]-INIT_LOADCNT[3]"><a href="#virtex5-IO-bit-MAIN[33][29]">!MAIN[33][29]</a></td><td id="virtex5-IO-OLOGIC[1]-INIT_LOADCNT[3]"><a href="#virtex5-IO-bit-MAIN[33][34]">!MAIN[33][34]</a></td></tr>

<tr><td>SERDES</td><td id="virtex5-IO-OLOGIC[0]-SERDES"><a href="#virtex5-IO-bit-MAIN[35][20]">MAIN[35][20]</a></td><td id="virtex5-IO-OLOGIC[1]-SERDES"><a href="#virtex5-IO-bit-MAIN[35][43]">MAIN[35][43]</a></td></tr>

<tr><td>SERDES_MODE</td><td><a href="#virtex5-IO-OLOGIC[0]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td></tr>

<tr><td>DATA_WIDTH</td><td><a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td></tr>

<tr><td>TRISTATE_WIDTH</td><td><a href="#virtex5-IO-OLOGIC[0]-TRISTATE_WIDTH">[enum: OLOGIC_TRISTATE_WIDTH]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-TRISTATE_WIDTH">[enum: OLOGIC_TRISTATE_WIDTH]</a></td></tr>

<tr><td>MISR_ENABLE</td><td id="virtex5-IO-OLOGIC[0]-MISR_ENABLE"><a href="#virtex5-IO-bit-MAIN[28][16]">MAIN[28][16]</a></td><td id="virtex5-IO-OLOGIC[1]-MISR_ENABLE"><a href="#virtex5-IO-bit-MAIN[28][47]">MAIN[28][47]</a></td></tr>

<tr><td>MISR_ENABLE_FDBK</td><td id="virtex5-IO-OLOGIC[0]-MISR_ENABLE_FDBK"><a href="#virtex5-IO-bit-MAIN[29][18]">MAIN[29][18]</a></td><td id="virtex5-IO-OLOGIC[1]-MISR_ENABLE_FDBK"><a href="#virtex5-IO-bit-MAIN[29][45]">MAIN[29][45]</a></td></tr>

<tr><td>MISR_RESET</td><td id="virtex5-IO-OLOGIC[0]-MISR_RESET"><a href="#virtex5-IO-bit-MAIN[28][15]">MAIN[28][15]</a></td><td id="virtex5-IO-OLOGIC[1]-MISR_RESET"><a href="#virtex5-IO-bit-MAIN[28][48]">MAIN[28][48]</a></td></tr>

<tr><td>MISR_CLK_SELECT</td><td><a href="#virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT">[enum: OLOGIC_MISR_CLK_SELECT]</a></td><td><a href="#virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT">[enum: OLOGIC_MISR_CLK_SELECT]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum OLOGIC_V5_MUX_O</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-V5_MUX_O"><th>OLOGIC[0].V5_MUX_O</th><td id="virtex5-IO-OLOGIC[0]-V5_MUX_O[4]"><a href="#virtex5-IO-bit-MAIN[35][29]">MAIN[35][29]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_O[3]"><a href="#virtex5-IO-bit-MAIN[34][29]">MAIN[34][29]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_O[2]"><a href="#virtex5-IO-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_O[1]"><a href="#virtex5-IO-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_O[0]"><a href="#virtex5-IO-bit-MAIN[35][30]">MAIN[35][30]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-V5_MUX_O"><th>OLOGIC[1].V5_MUX_O</th><td id="virtex5-IO-OLOGIC[1]-V5_MUX_O[4]"><a href="#virtex5-IO-bit-MAIN[35][34]">MAIN[35][34]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_O[3]"><a href="#virtex5-IO-bit-MAIN[34][34]">MAIN[34][34]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_O[2]"><a href="#virtex5-IO-bit-MAIN[34][57]">MAIN[34][57]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_O[1]"><a href="#virtex5-IO-bit-MAIN[35][58]">MAIN[35][58]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_O[0]"><a href="#virtex5-IO-bit-MAIN[35][33]">MAIN[35][33]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>DDR</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum OLOGIC_V5_MUX_T</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-V5_MUX_T"><th>OLOGIC[0].V5_MUX_T</th><td id="virtex5-IO-OLOGIC[0]-V5_MUX_T[4]"><a href="#virtex5-IO-bit-MAIN[35][18]">MAIN[35][18]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_T[3]"><a href="#virtex5-IO-bit-MAIN[34][16]">MAIN[34][16]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_T[2]"><a href="#virtex5-IO-bit-MAIN[34][17]">MAIN[34][17]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_T[1]"><a href="#virtex5-IO-bit-MAIN[35][17]">MAIN[35][17]</a></td><td id="virtex5-IO-OLOGIC[0]-V5_MUX_T[0]"><a href="#virtex5-IO-bit-MAIN[35][11]">MAIN[35][11]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-V5_MUX_T"><th>OLOGIC[1].V5_MUX_T</th><td id="virtex5-IO-OLOGIC[1]-V5_MUX_T[4]"><a href="#virtex5-IO-bit-MAIN[35][45]">MAIN[35][45]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_T[3]"><a href="#virtex5-IO-bit-MAIN[34][47]">MAIN[34][47]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_T[2]"><a href="#virtex5-IO-bit-MAIN[34][46]">MAIN[34][46]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_T[1]"><a href="#virtex5-IO-bit-MAIN[35][46]">MAIN[35][46]</a></td><td id="virtex5-IO-OLOGIC[1]-V5_MUX_T[0]"><a href="#virtex5-IO-bit-MAIN[35][52]">MAIN[35][52]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>SERDES_DDR</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>LATCH</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IO_SERDES_MODE</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-SERDES_MODE"><th>OLOGIC[0].SERDES_MODE</th><td id="virtex5-IO-OLOGIC[0]-SERDES_MODE[0]"><a href="#virtex5-IO-bit-MAIN[34][5]">MAIN[34][5]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-SERDES_MODE"><th>OLOGIC[1].SERDES_MODE</th><td id="virtex5-IO-OLOGIC[1]-SERDES_MODE[0]"><a href="#virtex5-IO-bit-MAIN[34][58]">MAIN[34][58]</a></td></tr>

</thead>

<tbody>
<tr><td>MASTER</td><td>0</td></tr>

<tr><td>SLAVE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IO_DATA_WIDTH</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-DATA_WIDTH"><th>OLOGIC[0].DATA_WIDTH</th><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[7]"><a href="#virtex5-IO-bit-MAIN[32][30]">MAIN[32][30]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[6]"><a href="#virtex5-IO-bit-MAIN[32][29]">MAIN[32][29]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[5]"><a href="#virtex5-IO-bit-MAIN[34][28]">MAIN[34][28]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[4]"><a href="#virtex5-IO-bit-MAIN[35][28]">MAIN[35][28]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[3]"><a href="#virtex5-IO-bit-MAIN[32][28]">MAIN[32][28]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[2]"><a href="#virtex5-IO-bit-MAIN[32][27]">MAIN[32][27]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[1]"><a href="#virtex5-IO-bit-MAIN[33][27]">MAIN[33][27]</a></td><td id="virtex5-IO-OLOGIC[0]-DATA_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[33][26]">MAIN[33][26]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-DATA_WIDTH"><th>OLOGIC[1].DATA_WIDTH</th><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[7]"><a href="#virtex5-IO-bit-MAIN[32][33]">MAIN[32][33]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[6]"><a href="#virtex5-IO-bit-MAIN[32][34]">MAIN[32][34]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[5]"><a href="#virtex5-IO-bit-MAIN[34][35]">MAIN[34][35]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[4]"><a href="#virtex5-IO-bit-MAIN[35][35]">MAIN[35][35]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[3]"><a href="#virtex5-IO-bit-MAIN[32][35]">MAIN[32][35]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[2]"><a href="#virtex5-IO-bit-MAIN[32][36]">MAIN[32][36]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[1]"><a href="#virtex5-IO-bit-MAIN[33][36]">MAIN[33][36]</a></td><td id="virtex5-IO-OLOGIC[1]-DATA_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[33][37]">MAIN[33][37]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum OLOGIC_TRISTATE_WIDTH</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-TRISTATE_WIDTH"><th>OLOGIC[0].TRISTATE_WIDTH</th><td id="virtex5-IO-OLOGIC[0]-TRISTATE_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[35][19]">MAIN[35][19]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-TRISTATE_WIDTH"><th>OLOGIC[1].TRISTATE_WIDTH</th><td id="virtex5-IO-OLOGIC[1]-TRISTATE_WIDTH[0]"><a href="#virtex5-IO-bit-MAIN[35][44]">MAIN[35][44]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td></tr>

<tr><td>_4</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum OLOGIC_MISR_CLK_SELECT</caption>
<thead>
<tr id="virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT"><th>OLOGIC[0].MISR_CLK_SELECT</th><td id="virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT[1]"><a href="#virtex5-IO-bit-MAIN[29][16]">MAIN[29][16]</a></td><td id="virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT[0]"><a href="#virtex5-IO-bit-MAIN[28][17]">MAIN[28][17]</a></td></tr>

<tr id="virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT"><th>OLOGIC[1].MISR_CLK_SELECT</th><td id="virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT[1]"><a href="#virtex5-IO-bit-MAIN[29][47]">MAIN[29][47]</a></td><td id="virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT[0]"><a href="#virtex5-IO-bit-MAIN[28][46]">MAIN[28][46]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>CLK1</td><td>0</td><td>1</td></tr>

<tr><td>CLK2</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iodelay_v5"><a class="header" href="#bels-iodelay_v5">Bels IODELAY_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO bel IODELAY_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IODELAY[0]</th><th>IODELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>in</td><td>IMUX_IMUX[14]</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>DATAIN</td><td>in</td><td id="virtex5-IO-IODELAY[0]-inpinv-DATAIN">IMUX_IMUX[17] invert by <a href="#virtex5-IO-bit-MAIN[30][8]">!MAIN[30][8]</a></td><td id="virtex5-IO-IODELAY[1]-inpinv-DATAIN">IMUX_IMUX[23] invert by <a href="#virtex5-IO-bit-MAIN[30][55]">!MAIN[30][55]</a></td></tr>

<tr><td>INC</td><td>in</td><td>IMUX_IMUX[15]</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>RST</td><td>in</td><td>IMUX_IMUX[12]</td><td>IMUX_IMUX[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO bel IODELAY_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IODELAY[0]</th><th>IODELAY[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE bit 0</td><td id="virtex5-IO-IODELAY[0]-ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[32][8]">!MAIN[32][8]</a></td><td id="virtex5-IO-IODELAY[1]-ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[32][43]">!MAIN[32][43]</a></td></tr>

<tr><td>ENABLE bit 1</td><td id="virtex5-IO-IODELAY[0]-ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[32][18]">!MAIN[32][18]</a></td><td id="virtex5-IO-IODELAY[1]-ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[32][45]">!MAIN[32][45]</a></td></tr>

<tr><td>ENABLE bit 2</td><td id="virtex5-IO-IODELAY[0]-ENABLE[2]"><a href="#virtex5-IO-bit-MAIN[32][20]">!MAIN[32][20]</a></td><td id="virtex5-IO-IODELAY[1]-ENABLE[2]"><a href="#virtex5-IO-bit-MAIN[32][55]">!MAIN[32][55]</a></td></tr>

<tr><td>ENABLE bit 3</td><td id="virtex5-IO-IODELAY[0]-ENABLE[3]"><a href="#virtex5-IO-bit-MAIN[33][16]">!MAIN[33][16]</a></td><td id="virtex5-IO-IODELAY[1]-ENABLE[3]"><a href="#virtex5-IO-bit-MAIN[33][47]">!MAIN[33][47]</a></td></tr>

<tr><td>DELAY_SRC</td><td><a href="#virtex5-IO-IODELAY[0]-DELAY_SRC">[enum: IODELAY_V5_DELAY_SRC]</a></td><td><a href="#virtex5-IO-IODELAY[1]-DELAY_SRC">[enum: IODELAY_V5_DELAY_SRC]</a></td></tr>

<tr><td>DELAYCHAIN_OSC</td><td id="virtex5-IO-IODELAY[0]-DELAYCHAIN_OSC"><a href="#virtex5-IO-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="virtex5-IO-IODELAY[1]-DELAYCHAIN_OSC"><a href="#virtex5-IO-bit-MAIN[31][61]">MAIN[31][61]</a></td></tr>

<tr><td>HIGH_PERFORMANCE_MODE</td><td id="virtex5-IO-IODELAY[0]-HIGH_PERFORMANCE_MODE"><a href="#virtex5-IO-bit-MAIN[32][14]">MAIN[32][14]</a></td><td id="virtex5-IO-IODELAY[1]-HIGH_PERFORMANCE_MODE"><a href="#virtex5-IO-bit-MAIN[32][49]">MAIN[32][49]</a></td></tr>

<tr><td>LEGIDELAY</td><td id="virtex5-IO-IODELAY[0]-LEGIDELAY"><a href="#virtex5-IO-bit-MAIN[33][9]">!MAIN[33][9]</a></td><td id="virtex5-IO-IODELAY[1]-LEGIDELAY"><a href="#virtex5-IO-bit-MAIN[33][54]">!MAIN[33][54]</a></td></tr>

<tr><td>IDELAY_TYPE</td><td><a href="#virtex5-IO-IODELAY[0]-IDELAY_TYPE">[enum: IODELAY_V5_IDELAY_TYPE]</a></td><td><a href="#virtex5-IO-IODELAY[1]-IDELAY_TYPE">[enum: IODELAY_V5_IDELAY_TYPE]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 0</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[0]"><a href="#virtex5-IO-bit-MAIN[33][28]">!MAIN[33][28]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[0]"><a href="#virtex5-IO-bit-MAIN[33][35]">!MAIN[33][35]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 1</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[1]"><a href="#virtex5-IO-bit-MAIN[32][31]">!MAIN[32][31]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[1]"><a href="#virtex5-IO-bit-MAIN[32][32]">!MAIN[32][32]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 2</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[2]"><a href="#virtex5-IO-bit-MAIN[32][22]">!MAIN[32][22]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[2]"><a href="#virtex5-IO-bit-MAIN[32][41]">!MAIN[32][41]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 3</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[3]"><a href="#virtex5-IO-bit-MAIN[32][19]">!MAIN[32][19]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[3]"><a href="#virtex5-IO-bit-MAIN[32][44]">!MAIN[32][44]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 4</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[4]"><a href="#virtex5-IO-bit-MAIN[32][16]">!MAIN[32][16]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[4]"><a href="#virtex5-IO-bit-MAIN[32][47]">!MAIN[32][47]</a></td></tr>

<tr><td>IDELAY_VALUE_CUR bit 5</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[5]"><a href="#virtex5-IO-bit-MAIN[32][12]">!MAIN[32][12]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[5]"><a href="#virtex5-IO-bit-MAIN[32][51]">!MAIN[32][51]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 0</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[0]"><a href="#virtex5-IO-bit-MAIN[32][21]">MAIN[32][21]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[0]"><a href="#virtex5-IO-bit-MAIN[32][42]">MAIN[32][42]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 1</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[1]"><a href="#virtex5-IO-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[1]"><a href="#virtex5-IO-bit-MAIN[32][58]">MAIN[32][58]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 2</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[2]"><a href="#virtex5-IO-bit-MAIN[32][10]">MAIN[32][10]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[2]"><a href="#virtex5-IO-bit-MAIN[32][53]">MAIN[32][53]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 3</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[3]"><a href="#virtex5-IO-bit-MAIN[33][6]">MAIN[33][6]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[3]"><a href="#virtex5-IO-bit-MAIN[33][57]">MAIN[33][57]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 4</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[4]"><a href="#virtex5-IO-bit-MAIN[32][17]">MAIN[32][17]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[4]"><a href="#virtex5-IO-bit-MAIN[32][46]">MAIN[32][46]</a></td></tr>

<tr><td>IDELAY_VALUE_INIT bit 5</td><td id="virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[5]"><a href="#virtex5-IO-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[5]"><a href="#virtex5-IO-bit-MAIN[32][60]">MAIN[32][60]</a></td></tr>

<tr><td>ODELAY_VALUE bit 0</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[0]"><a href="#virtex5-IO-bit-MAIN[32][7]">MAIN[32][7]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[0]"><a href="#virtex5-IO-bit-MAIN[32][56]">MAIN[32][56]</a></td></tr>

<tr><td>ODELAY_VALUE bit 1</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[1]"><a href="#virtex5-IO-bit-MAIN[33][15]">MAIN[33][15]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[1]"><a href="#virtex5-IO-bit-MAIN[33][48]">MAIN[33][48]</a></td></tr>

<tr><td>ODELAY_VALUE bit 2</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[2]"><a href="#virtex5-IO-bit-MAIN[33][22]">MAIN[33][22]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[2]"><a href="#virtex5-IO-bit-MAIN[33][41]">MAIN[33][41]</a></td></tr>

<tr><td>ODELAY_VALUE bit 3</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[3]"><a href="#virtex5-IO-bit-MAIN[33][21]">MAIN[33][21]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[3]"><a href="#virtex5-IO-bit-MAIN[33][42]">MAIN[33][42]</a></td></tr>

<tr><td>ODELAY_VALUE bit 4</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[4]"><a href="#virtex5-IO-bit-MAIN[33][17]">MAIN[33][17]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[4]"><a href="#virtex5-IO-bit-MAIN[33][46]">MAIN[33][46]</a></td></tr>

<tr><td>ODELAY_VALUE bit 5</td><td id="virtex5-IO-IODELAY[0]-ODELAY_VALUE[5]"><a href="#virtex5-IO-bit-MAIN[33][13]">MAIN[33][13]</a></td><td id="virtex5-IO-IODELAY[1]-ODELAY_VALUE[5]"><a href="#virtex5-IO-bit-MAIN[33][50]">MAIN[33][50]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IODELAY_V5_DELAY_SRC</caption>
<thead>
<tr id="virtex5-IO-IODELAY[0]-DELAY_SRC"><th>IODELAY[0].DELAY_SRC</th><td id="virtex5-IO-IODELAY[0]-DELAY_SRC[3]"><a href="#virtex5-IO-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="virtex5-IO-IODELAY[0]-DELAY_SRC[2]"><a href="#virtex5-IO-bit-MAIN[31][3]">MAIN[31][3]</a></td><td id="virtex5-IO-IODELAY[0]-DELAY_SRC[1]"><a href="#virtex5-IO-bit-MAIN[30][1]">MAIN[30][1]</a></td><td id="virtex5-IO-IODELAY[0]-DELAY_SRC[0]"><a href="#virtex5-IO-bit-MAIN[30][0]">MAIN[30][0]</a></td></tr>

<tr id="virtex5-IO-IODELAY[1]-DELAY_SRC"><th>IODELAY[1].DELAY_SRC</th><td id="virtex5-IO-IODELAY[1]-DELAY_SRC[3]"><a href="#virtex5-IO-bit-MAIN[31][63]">MAIN[31][63]</a></td><td id="virtex5-IO-IODELAY[1]-DELAY_SRC[2]"><a href="#virtex5-IO-bit-MAIN[31][60]">MAIN[31][60]</a></td><td id="virtex5-IO-IODELAY[1]-DELAY_SRC[1]"><a href="#virtex5-IO-bit-MAIN[30][62]">MAIN[30][62]</a></td><td id="virtex5-IO-IODELAY[1]-DELAY_SRC[0]"><a href="#virtex5-IO-bit-MAIN[30][63]">MAIN[30][63]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>I</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>IO</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>O</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>DATAIN</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IODELAY_V5_IDELAY_TYPE</caption>
<thead>
<tr id="virtex5-IO-IODELAY[0]-IDELAY_TYPE"><th>IODELAY[0].IDELAY_TYPE</th><td id="virtex5-IO-IODELAY[0]-IDELAY_TYPE[1]"><a href="#virtex5-IO-bit-MAIN[33][5]">MAIN[33][5]</a></td><td id="virtex5-IO-IODELAY[0]-IDELAY_TYPE[0]"><a href="#virtex5-IO-bit-MAIN[33][7]">MAIN[33][7]</a></td></tr>

<tr id="virtex5-IO-IODELAY[1]-IDELAY_TYPE"><th>IODELAY[1].IDELAY_TYPE</th><td id="virtex5-IO-IODELAY[1]-IDELAY_TYPE[1]"><a href="#virtex5-IO-bit-MAIN[33][58]">MAIN[33][58]</a></td><td id="virtex5-IO-IODELAY[1]-IDELAY_TYPE[0]"><a href="#virtex5-IO-bit-MAIN[33][56]">MAIN[33][56]</a></td></tr>

</thead>

<tbody>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>

<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>

<tr><td>DEFAULT</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob"><a class="header" href="#bels-iob">Bels IOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO bel IOB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO bel IOB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
<tr><td>PULL</td><td><a href="#virtex5-IO-IOB[0]-PULL">[enum: IOB_PULL]</a></td><td><a href="#virtex5-IO-IOB[1]-PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>VREF_SYSMON</td><td id="virtex5-IO-IOB[0]-VREF_SYSMON"><a href="#virtex5-IO-bit-MAIN[36][30]">MAIN[36][30]</a></td><td id="virtex5-IO-IOB[1]-VREF_SYSMON"><a href="#virtex5-IO-bit-MAIN[36][33]">MAIN[36][33]</a></td></tr>

<tr><td>VR</td><td id="virtex5-IO-IOB[0]-VR"><a href="#virtex5-IO-bit-MAIN[36][3]">MAIN[36][3]</a></td><td id="virtex5-IO-IOB[1]-VR"><a href="#virtex5-IO-bit-MAIN[36][60]">MAIN[36][60]</a></td></tr>

<tr><td>IBUF_MODE</td><td><a href="#virtex5-IO-IOB[0]-IBUF_MODE">[enum: IOB_IBUF_MODE]</a></td><td><a href="#virtex5-IO-IOB[1]-IBUF_MODE">[enum: IOB_IBUF_MODE]</a></td></tr>

<tr><td>I_INV</td><td id="virtex5-IO-IOB[0]-I_INV"><a href="#virtex5-IO-bit-MAIN[31][23]">!MAIN[31][23]</a></td><td id="virtex5-IO-IOB[1]-I_INV"><a href="#virtex5-IO-bit-MAIN[31][40]">!MAIN[31][40]</a></td></tr>

<tr><td>OUTPUT_ENABLE bit 0</td><td id="virtex5-IO-IOB[0]-OUTPUT_ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[36][19]">MAIN[36][19]</a></td><td id="virtex5-IO-IOB[1]-OUTPUT_ENABLE[0]"><a href="#virtex5-IO-bit-MAIN[36][41]">MAIN[36][41]</a></td></tr>

<tr><td>OUTPUT_ENABLE bit 1</td><td id="virtex5-IO-IOB[0]-OUTPUT_ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[36][22]">MAIN[36][22]</a></td><td id="virtex5-IO-IOB[1]-OUTPUT_ENABLE[1]"><a href="#virtex5-IO-bit-MAIN[36][44]">MAIN[36][44]</a></td></tr>

<tr><td>OUTPUT_DELAY</td><td id="virtex5-IO-IOB[0]-OUTPUT_DELAY"><a href="#virtex5-IO-bit-MAIN[36][7]">MAIN[36][7]</a></td><td id="virtex5-IO-IOB[1]-OUTPUT_DELAY"><a href="#virtex5-IO-bit-MAIN[36][56]">MAIN[36][56]</a></td></tr>

<tr><td>DCI_MODE</td><td><a href="#virtex5-IO-IOB[0]-DCI_MODE">[enum: IOB_DCI_MODE]</a></td><td><a href="#virtex5-IO-IOB[1]-DCI_MODE">[enum: IOB_DCI_MODE]</a></td></tr>

<tr><td>DCI_MISC bit 0</td><td id="virtex5-IO-IOB[0]-DCI_MISC[0]"><a href="#virtex5-IO-bit-MAIN[37][16]">MAIN[37][16]</a></td><td id="virtex5-IO-IOB[1]-DCI_MISC[0]"><a href="#virtex5-IO-bit-MAIN[37][47]">MAIN[37][47]</a></td></tr>

<tr><td>DCI_MISC bit 1</td><td id="virtex5-IO-IOB[0]-DCI_MISC[1]"><a href="#virtex5-IO-bit-MAIN[37][26]">MAIN[37][26]</a></td><td id="virtex5-IO-IOB[1]-DCI_MISC[1]"><a href="#virtex5-IO-bit-MAIN[37][37]">MAIN[37][37]</a></td></tr>

<tr><td>DCI_T</td><td id="virtex5-IO-IOB[0]-DCI_T"><a href="#virtex5-IO-bit-MAIN[36][12]">MAIN[36][12]</a></td><td id="virtex5-IO-IOB[1]-DCI_T"><a href="#virtex5-IO-bit-MAIN[36][51]">MAIN[36][51]</a></td></tr>

<tr><td>DCIUPDATEMODE_ASREQUIRED</td><td id="virtex5-IO-IOB[0]-DCIUPDATEMODE_ASREQUIRED"><a href="#virtex5-IO-bit-MAIN[37][5]">!MAIN[37][5]</a></td><td id="virtex5-IO-IOB[1]-DCIUPDATEMODE_ASREQUIRED"><a href="#virtex5-IO-bit-MAIN[37][58]">!MAIN[37][58]</a></td></tr>

<tr><td>V4_PDRIVE bit 0</td><td id="virtex5-IO-IOB[0]-V4_PDRIVE[0]"><a href="#virtex5-IO-bit-MAIN[36][14]">!MAIN[36][14]</a></td><td id="virtex5-IO-IOB[1]-V4_PDRIVE[0]"><a href="#virtex5-IO-bit-MAIN[36][49]">!MAIN[36][49]</a></td></tr>

<tr><td>V4_PDRIVE bit 1</td><td id="virtex5-IO-IOB[0]-V4_PDRIVE[1]"><a href="#virtex5-IO-bit-MAIN[37][0]">MAIN[37][0]</a></td><td id="virtex5-IO-IOB[1]-V4_PDRIVE[1]"><a href="#virtex5-IO-bit-MAIN[37][63]">MAIN[37][63]</a></td></tr>

<tr><td>V4_PDRIVE bit 2</td><td id="virtex5-IO-IOB[0]-V4_PDRIVE[2]"><a href="#virtex5-IO-bit-MAIN[37][13]">MAIN[37][13]</a></td><td id="virtex5-IO-IOB[1]-V4_PDRIVE[2]"><a href="#virtex5-IO-bit-MAIN[37][50]">MAIN[37][50]</a></td></tr>

<tr><td>V4_PDRIVE bit 3</td><td id="virtex5-IO-IOB[0]-V4_PDRIVE[3]"><a href="#virtex5-IO-bit-MAIN[37][9]">!MAIN[37][9]</a></td><td id="virtex5-IO-IOB[1]-V4_PDRIVE[3]"><a href="#virtex5-IO-bit-MAIN[37][54]">!MAIN[37][54]</a></td></tr>

<tr><td>V4_PDRIVE bit 4</td><td id="virtex5-IO-IOB[0]-V4_PDRIVE[4]"><a href="#virtex5-IO-bit-MAIN[37][10]">MAIN[37][10]</a></td><td id="virtex5-IO-IOB[1]-V4_PDRIVE[4]"><a href="#virtex5-IO-bit-MAIN[37][53]">MAIN[37][53]</a></td></tr>

<tr><td>V4_NDRIVE bit 0</td><td id="virtex5-IO-IOB[0]-V4_NDRIVE[0]"><a href="#virtex5-IO-bit-MAIN[36][10]">!MAIN[36][10]</a></td><td id="virtex5-IO-IOB[1]-V4_NDRIVE[0]"><a href="#virtex5-IO-bit-MAIN[36][53]">!MAIN[36][53]</a></td></tr>

<tr><td>V4_NDRIVE bit 1</td><td id="virtex5-IO-IOB[0]-V4_NDRIVE[1]"><a href="#virtex5-IO-bit-MAIN[37][2]">!MAIN[37][2]</a></td><td id="virtex5-IO-IOB[1]-V4_NDRIVE[1]"><a href="#virtex5-IO-bit-MAIN[37][61]">!MAIN[37][61]</a></td></tr>

<tr><td>V4_NDRIVE bit 2</td><td id="virtex5-IO-IOB[0]-V4_NDRIVE[2]"><a href="#virtex5-IO-bit-MAIN[37][14]">!MAIN[37][14]</a></td><td id="virtex5-IO-IOB[1]-V4_NDRIVE[2]"><a href="#virtex5-IO-bit-MAIN[37][49]">!MAIN[37][49]</a></td></tr>

<tr><td>V4_NDRIVE bit 3</td><td id="virtex5-IO-IOB[0]-V4_NDRIVE[3]"><a href="#virtex5-IO-bit-MAIN[36][6]">MAIN[36][6]</a></td><td id="virtex5-IO-IOB[1]-V4_NDRIVE[3]"><a href="#virtex5-IO-bit-MAIN[36][57]">MAIN[36][57]</a></td></tr>

<tr><td>V4_NDRIVE bit 4</td><td id="virtex5-IO-IOB[0]-V4_NDRIVE[4]"><a href="#virtex5-IO-bit-MAIN[36][11]">MAIN[36][11]</a></td><td id="virtex5-IO-IOB[1]-V4_NDRIVE[4]"><a href="#virtex5-IO-bit-MAIN[36][52]">MAIN[36][52]</a></td></tr>

<tr><td>V5_PSLEW bit 0</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[0]"><a href="#virtex5-IO-bit-MAIN[37][17]">MAIN[37][17]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[0]"><a href="#virtex5-IO-bit-MAIN[37][46]">MAIN[37][46]</a></td></tr>

<tr><td>V5_PSLEW bit 1</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[1]"><a href="#virtex5-IO-bit-MAIN[36][23]">MAIN[36][23]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[1]"><a href="#virtex5-IO-bit-MAIN[36][40]">MAIN[36][40]</a></td></tr>

<tr><td>V5_PSLEW bit 2</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[2]"><a href="#virtex5-IO-bit-MAIN[37][23]">MAIN[37][23]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[2]"><a href="#virtex5-IO-bit-MAIN[37][40]">MAIN[37][40]</a></td></tr>

<tr><td>V5_PSLEW bit 3</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[3]"><a href="#virtex5-IO-bit-MAIN[37][30]">MAIN[37][30]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[3]"><a href="#virtex5-IO-bit-MAIN[37][33]">MAIN[37][33]</a></td></tr>

<tr><td>V5_PSLEW bit 4</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[4]"><a href="#virtex5-IO-bit-MAIN[37][29]">MAIN[37][29]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[4]"><a href="#virtex5-IO-bit-MAIN[37][34]">MAIN[37][34]</a></td></tr>

<tr><td>V5_PSLEW bit 5</td><td id="virtex5-IO-IOB[0]-V5_PSLEW[5]"><a href="#virtex5-IO-bit-MAIN[37][27]">MAIN[37][27]</a></td><td id="virtex5-IO-IOB[1]-V5_PSLEW[5]"><a href="#virtex5-IO-bit-MAIN[37][36]">MAIN[37][36]</a></td></tr>

<tr><td>V5_NSLEW bit 0</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[0]"><a href="#virtex5-IO-bit-MAIN[36][31]">MAIN[36][31]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[0]"><a href="#virtex5-IO-bit-MAIN[36][32]">MAIN[36][32]</a></td></tr>

<tr><td>V5_NSLEW bit 1</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[1]"><a href="#virtex5-IO-bit-MAIN[36][27]">MAIN[36][27]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[1]"><a href="#virtex5-IO-bit-MAIN[36][36]">MAIN[36][36]</a></td></tr>

<tr><td>V5_NSLEW bit 2</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[2]"><a href="#virtex5-IO-bit-MAIN[37][31]">MAIN[37][31]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[2]"><a href="#virtex5-IO-bit-MAIN[37][32]">MAIN[37][32]</a></td></tr>

<tr><td>V5_NSLEW bit 3</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[3]"><a href="#virtex5-IO-bit-MAIN[37][28]">MAIN[37][28]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[3]"><a href="#virtex5-IO-bit-MAIN[37][35]">MAIN[37][35]</a></td></tr>

<tr><td>V5_NSLEW bit 4</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[4]"><a href="#virtex5-IO-bit-MAIN[36][26]">MAIN[36][26]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[4]"><a href="#virtex5-IO-bit-MAIN[36][37]">MAIN[36][37]</a></td></tr>

<tr><td>V5_NSLEW bit 5</td><td id="virtex5-IO-IOB[0]-V5_NSLEW[5]"><a href="#virtex5-IO-bit-MAIN[37][20]">MAIN[37][20]</a></td><td id="virtex5-IO-IOB[1]-V5_NSLEW[5]"><a href="#virtex5-IO-bit-MAIN[37][43]">MAIN[37][43]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 0</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[0]"><a href="#virtex5-IO-bit-MAIN[36][24]">MAIN[36][24]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[0]"><a href="#virtex5-IO-bit-MAIN[36][39]">MAIN[36][39]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 1</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[1]"><a href="#virtex5-IO-bit-MAIN[37][24]">MAIN[37][24]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[1]"><a href="#virtex5-IO-bit-MAIN[37][39]">MAIN[37][39]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 2</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[2]"><a href="#virtex5-IO-bit-MAIN[37][25]">MAIN[37][25]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[2]"><a href="#virtex5-IO-bit-MAIN[37][38]">MAIN[37][38]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 3</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[3]"><a href="#virtex5-IO-bit-MAIN[36][20]">MAIN[36][20]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[3]"><a href="#virtex5-IO-bit-MAIN[36][43]">MAIN[36][43]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 4</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[4]"><a href="#virtex5-IO-bit-MAIN[36][4]">MAIN[36][4]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[4]"><a href="#virtex5-IO-bit-MAIN[36][59]">MAIN[36][59]</a></td></tr>

<tr><td>V5_OUTPUT_MISC bit 5</td><td id="virtex5-IO-IOB[0]-V5_OUTPUT_MISC[5]"><a href="#virtex5-IO-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="virtex5-IO-IOB[1]-V5_OUTPUT_MISC[5]"><a href="#virtex5-IO-bit-MAIN[37][60]">MAIN[37][60]</a></td></tr>

<tr><td>V5_LVDS bit 0</td><td id="virtex5-IO-IOB[0]-V5_LVDS[0]"><a href="#virtex5-IO-bit-MAIN[37][11]">MAIN[37][11]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[0]"><a href="#virtex5-IO-bit-MAIN[37][52]">MAIN[37][52]</a></td></tr>

<tr><td>V5_LVDS bit 1</td><td id="virtex5-IO-IOB[0]-V5_LVDS[1]"><a href="#virtex5-IO-bit-MAIN[36][13]">MAIN[36][13]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[1]"><a href="#virtex5-IO-bit-MAIN[36][50]">MAIN[36][50]</a></td></tr>

<tr><td>V5_LVDS bit 2</td><td id="virtex5-IO-IOB[0]-V5_LVDS[2]"><a href="#virtex5-IO-bit-MAIN[37][15]">MAIN[37][15]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[2]"><a href="#virtex5-IO-bit-MAIN[37][48]">MAIN[37][48]</a></td></tr>

<tr><td>V5_LVDS bit 3</td><td id="virtex5-IO-IOB[0]-V5_LVDS[3]"><a href="#virtex5-IO-bit-MAIN[36][17]">MAIN[36][17]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[3]"><a href="#virtex5-IO-bit-MAIN[36][46]">MAIN[36][46]</a></td></tr>

<tr><td>V5_LVDS bit 4</td><td id="virtex5-IO-IOB[0]-V5_LVDS[4]"><a href="#virtex5-IO-bit-MAIN[36][18]">MAIN[36][18]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[4]"><a href="#virtex5-IO-bit-MAIN[36][45]">MAIN[36][45]</a></td></tr>

<tr><td>V5_LVDS bit 5</td><td id="virtex5-IO-IOB[0]-V5_LVDS[5]"><a href="#virtex5-IO-bit-MAIN[36][21]">MAIN[36][21]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[5]"><a href="#virtex5-IO-bit-MAIN[36][42]">MAIN[36][42]</a></td></tr>

<tr><td>V5_LVDS bit 6</td><td id="virtex5-IO-IOB[0]-V5_LVDS[6]"><a href="#virtex5-IO-bit-MAIN[37][21]">MAIN[37][21]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[6]"><a href="#virtex5-IO-bit-MAIN[37][42]">MAIN[37][42]</a></td></tr>

<tr><td>V5_LVDS bit 7</td><td id="virtex5-IO-IOB[0]-V5_LVDS[7]"><a href="#virtex5-IO-bit-MAIN[37][22]">MAIN[37][22]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[7]"><a href="#virtex5-IO-bit-MAIN[37][41]">MAIN[37][41]</a></td></tr>

<tr><td>V5_LVDS bit 8</td><td id="virtex5-IO-IOB[0]-V5_LVDS[8]"><a href="#virtex5-IO-bit-MAIN[36][5]">MAIN[36][5]</a></td><td id="virtex5-IO-IOB[1]-V5_LVDS[8]"><a href="#virtex5-IO-bit-MAIN[36][58]">MAIN[36][58]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IOB_PULL</caption>
<thead>
<tr id="virtex5-IO-IOB[0]-PULL"><th>IOB[0].PULL</th><td id="virtex5-IO-IOB[0]-PULL[2]"><a href="#virtex5-IO-bit-MAIN[37][19]">MAIN[37][19]</a></td><td id="virtex5-IO-IOB[0]-PULL[1]"><a href="#virtex5-IO-bit-MAIN[36][15]">MAIN[36][15]</a></td><td id="virtex5-IO-IOB[0]-PULL[0]"><a href="#virtex5-IO-bit-MAIN[36][16]">MAIN[36][16]</a></td></tr>

<tr id="virtex5-IO-IOB[1]-PULL"><th>IOB[1].PULL</th><td id="virtex5-IO-IOB[1]-PULL[2]"><a href="#virtex5-IO-bit-MAIN[37][44]">MAIN[37][44]</a></td><td id="virtex5-IO-IOB[1]-PULL[1]"><a href="#virtex5-IO-bit-MAIN[36][48]">MAIN[36][48]</a></td><td id="virtex5-IO-IOB[1]-PULL[0]"><a href="#virtex5-IO-bit-MAIN[36][47]">MAIN[36][47]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IOB_IBUF_MODE</caption>
<thead>
<tr id="virtex5-IO-IOB[0]-IBUF_MODE"><th>IOB[0].IBUF_MODE</th><td id="virtex5-IO-IOB[0]-IBUF_MODE[2]"><a href="#virtex5-IO-bit-MAIN[36][29]">MAIN[36][29]</a></td><td id="virtex5-IO-IOB[0]-IBUF_MODE[1]"><a href="#virtex5-IO-bit-MAIN[36][25]">MAIN[36][25]</a></td><td id="virtex5-IO-IOB[0]-IBUF_MODE[0]"><a href="#virtex5-IO-bit-MAIN[37][18]">MAIN[37][18]</a></td></tr>

<tr id="virtex5-IO-IOB[1]-IBUF_MODE"><th>IOB[1].IBUF_MODE</th><td id="virtex5-IO-IOB[1]-IBUF_MODE[2]"><a href="#virtex5-IO-bit-MAIN[36][34]">MAIN[36][34]</a></td><td id="virtex5-IO-IOB[1]-IBUF_MODE[1]"><a href="#virtex5-IO-bit-MAIN[36][38]">MAIN[36][38]</a></td><td id="virtex5-IO-IOB[1]-IBUF_MODE[0]"><a href="#virtex5-IO-bit-MAIN[37][45]">MAIN[37][45]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>VREF</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>DIFF</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 IO enum IOB_DCI_MODE</caption>
<thead>
<tr id="virtex5-IO-IOB[0]-DCI_MODE"><th>IOB[0].DCI_MODE</th><td id="virtex5-IO-IOB[0]-DCI_MODE[2]"><a href="#virtex5-IO-bit-MAIN[37][8]">MAIN[37][8]</a></td><td id="virtex5-IO-IOB[0]-DCI_MODE[1]"><a href="#virtex5-IO-bit-MAIN[36][8]">MAIN[36][8]</a></td><td id="virtex5-IO-IOB[0]-DCI_MODE[0]"><a href="#virtex5-IO-bit-MAIN[37][7]">MAIN[37][7]</a></td></tr>

<tr id="virtex5-IO-IOB[1]-DCI_MODE"><th>IOB[1].DCI_MODE</th><td id="virtex5-IO-IOB[1]-DCI_MODE[2]"><a href="#virtex5-IO-bit-MAIN[37][55]">MAIN[37][55]</a></td><td id="virtex5-IO-IOB[1]-DCI_MODE[1]"><a href="#virtex5-IO-bit-MAIN[36][55]">MAIN[36][55]</a></td><td id="virtex5-IO-IOB[1]-DCI_MODE[0]"><a href="#virtex5-IO-bit-MAIN[37][56]">MAIN[37][56]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>OUTPUT</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>OUTPUT_HALF</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>TERM_VCC</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>TERM_SPLIT</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_CLK[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK[1]</td><td>ILOGIC[1].CLKDIV</td></tr>

<tr><td>IMUX_CTRL_SITE[0]</td><td>ILOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL_SITE[1]</td><td>ILOGIC[1].SR</td></tr>

<tr><td>IMUX_CTRL_SITE[2]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_CTRL_SITE[3]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>ILOGIC[0].REV, OLOGIC[0].REV</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[8]</td><td>ILOGIC[1].REV, OLOGIC[1].REV</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>IODELAY[0].RST</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>IODELAY[0].CE</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>IODELAY[0].INC</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>IODELAY[0].DATAIN</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>IODELAY[1].RST</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>ILOGIC[1].CE1</td></tr>

<tr><td>IMUX_IMUX[20]</td><td>IODELAY[1].CE</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>IODELAY[1].INC</td></tr>

<tr><td>IMUX_IMUX[22]</td><td>ILOGIC[1].CE2</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>IODELAY[1].DATAIN</td></tr>

<tr><td>IMUX_IMUX[24]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>IMUX_IMUX[31]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>IMUX_IMUX[32]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>IMUX_IMUX[33]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>IMUX_IMUX[34]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>IMUX_IMUX[35]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>IMUX_IMUX[36]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[37]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[38]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[39]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[40]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[41]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[42]</td><td>OLOGIC[1].D6</td></tr>

<tr><td>IMUX_IMUX[43]</td><td>OLOGIC[1].D5</td></tr>

<tr><td>IMUX_IMUX[44]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>IMUX_IMUX[45]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>IMUX_IMUX[46]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>IMUX_IMUX[47]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>OUT_BEL[0]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>OUT_BEL[1]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>OUT_BEL[2]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>OUT_BEL[3]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[4]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEL[5]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>OUT_BEL[6]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_BEL[7]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>OUT_BEL[8]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_BEL[9]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEL[10]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>OUT_BEL[11]</td><td>ILOGIC[1].O</td></tr>

<tr><td>OUT_BEL[12]</td><td>OLOGIC[1].TQ</td></tr>

<tr><td>OUT_BEL[13]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_BEL[14]</td><td>ILOGIC[1].Q5</td></tr>

<tr><td>OUT_BEL[16]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>OUT_BEL[19]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>OUT_BEL[20]</td><td>ILOGIC[1].Q6</td></tr>

<tr><td>OUT_BEL[21]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEL[23]</td><td>OLOGIC[0].TQ</td></tr>

<tr><td>IMUX_SPEC[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_SPEC[1]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>OLOGIC[1].CLK</td></tr>

<tr><td>IMUX_SPEC[3]</td><td>OLOGIC[1].CLKDIV</td></tr>

<tr><td>OUT_CLKPAD</td><td>ILOGIC[1].CLKPAD</td></tr>

<tr><td>IMUX_ILOGIC_CLK[0]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_ILOGIC_CLK[1]</td><td>ILOGIC[1].CLK</td></tr>

<tr><td>IMUX_ILOGIC_CLKB[0]</td><td>ILOGIC[0].CLKB</td></tr>

<tr><td>IMUX_ILOGIC_CLKB[1]</td><td>ILOGIC[1].CLKB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 IO rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][63]" title="MAIN[28][63]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[0]">ILOGIC[1]: ! INIT_RANK3 bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][63]" title="MAIN[30][63]">
<a href="#virtex5-IO-IODELAY[1]-DELAY_SRC[0]">IODELAY[1]:  DELAY_SRC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][63]" title="MAIN[31][63]">
<a href="#virtex5-IO-IODELAY[1]-DELAY_SRC[3]">IODELAY[1]:  DELAY_SRC bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][63]" title="MAIN[33][63]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[1]">OLOGIC[1]:  FFO_SR_SYNC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][63]" title="MAIN[34][63]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-T3">OLOGIC[1]: !invert T3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][63]" title="MAIN[35][63]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-T4">OLOGIC[1]: !invert T4</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][63]" title="MAIN[37][63]">
<a href="#virtex5-IO-IOB[1]-V4_PDRIVE[1]">IOB[1]:  V4_PDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][62]" title="MAIN[28][62]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[0]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][62]" title="MAIN[29][62]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[1]">ILOGIC[1]: ! INIT_RANK3 bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][62]" title="MAIN[30][62]">
<a href="#virtex5-IO-IODELAY[1]-DELAY_SRC[1]">IODELAY[1]:  DELAY_SRC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][62]" title="MAIN[31][62]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-0">SPEC_INT: mux IMUX_IO_ICLK[1] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][62]" title="MAIN[32][62]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_SR_SYNC[0]">OLOGIC[1]:  FFT_SR_SYNC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][62]" title="MAIN[35][62]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_INIT[4]">OLOGIC[1]: ! FFT_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][61]" title="MAIN[28][61]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[2]">ILOGIC[1]: ! INIT_BITSLIPCNT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][61]" title="MAIN[30][61]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-4">SPEC_INT: mux IMUX_IO_ICLK[1] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][61]" title="MAIN[31][61]">
<a href="#virtex5-IO-IODELAY[1]-DELAYCHAIN_OSC">IODELAY[1]:  DELAYCHAIN_OSC</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][61]" title="MAIN[32][61]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-T1">OLOGIC[1]: !invert T1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][61]" title="MAIN[34][61]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SERDES[1]">OLOGIC[1]:  FFO_SERDES bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][61]" title="MAIN[37][61]">
<a href="#virtex5-IO-IOB[1]-V4_NDRIVE[1]">IOB[1]: ! V4_NDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[29][60]" title="MAIN[29][60]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[0]">ILOGIC[1]: ! INIT_RANK2 bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][60]" title="MAIN[30][60]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-3">SPEC_INT: mux IMUX_IO_ICLK[1] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][60]" title="MAIN[31][60]">
<a href="#virtex5-IO-IODELAY[1]-DELAY_SRC[2]">IODELAY[1]:  DELAY_SRC bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][60]" title="MAIN[32][60]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[5]">IODELAY[1]:  IDELAY_VALUE_INIT bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][60]" title="MAIN[33][60]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-T2">OLOGIC[1]: !invert T2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][60]" title="MAIN[36][60]">
<a href="#virtex5-IO-IOB[1]-VR">IOB[1]:  VR</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][60]" title="MAIN[37][60]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[5]">IOB[1]:  V5_OUTPUT_MISC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][59]" title="MAIN[28][59]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[1]">ILOGIC[1]: ! INIT_BITSLIPCNT bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][59]" title="MAIN[30][59]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-1">SPEC_INT: mux IMUX_IO_ICLK[1] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][59]" title="MAIN[31][59]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-2">SPEC_INT: mux IMUX_IO_ICLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][59]" title="MAIN[35][59]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_INIT[3]">OLOGIC[1]: ! FFT_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][59]" title="MAIN[36][59]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[4]">IOB[1]:  V5_OUTPUT_MISC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][58]" title="MAIN[28][58]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[1]">ILOGIC[1]: ! INIT_RANK2 bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][58]" title="MAIN[29][58]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[1]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][58]" title="MAIN[30][58]">
<a href="#virtex5-IO-ILOGIC[1]-DATA_WIDTH[0]">ILOGIC[1]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][58]" title="MAIN[31][58]">
<a href="#virtex5-IO-ILOGIC[1]-DATA_WIDTH[3]">ILOGIC[1]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][58]" title="MAIN[32][58]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[1]">IODELAY[1]:  IDELAY_VALUE_INIT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][58]" title="MAIN[33][58]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_TYPE[1]">IODELAY[1]:  IDELAY_TYPE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][58]" title="MAIN[34][58]">
<a href="#virtex5-IO-OLOGIC[1]-SERDES_MODE[0]">OLOGIC[1]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][58]" title="MAIN[35][58]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O[1]">OLOGIC[1]:  V5_MUX_O bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][58]" title="MAIN[36][58]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[8]">IOB[1]:  V5_LVDS bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][58]" title="MAIN[37][58]">
<a href="#virtex5-IO-IOB[1]-DCIUPDATEMODE_ASREQUIRED">IOB[1]: ! DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][57]" title="MAIN[28][57]">
<a href="#virtex5-IO-ILOGIC[1]-inpinv-CLKDIV">ILOGIC[1]: invert CLKDIV</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][57]" title="MAIN[30][57]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-7">SPEC_INT: mux IMUX_IO_ICLK[1] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][57]" title="MAIN[31][57]">
<a href="#virtex5-IO-ILOGIC[1]-DATA_RATE[0]">ILOGIC[1]:  DATA_RATE bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][57]" title="MAIN[33][57]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[3]">IODELAY[1]:  IDELAY_VALUE_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][57]" title="MAIN[34][57]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O[2]">OLOGIC[1]:  V5_MUX_O bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][57]" title="MAIN[35][57]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SERDES[3]">OLOGIC[1]:  FFO_SERDES bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][57]" title="MAIN[36][57]">
<a href="#virtex5-IO-IOB[1]-V4_NDRIVE[3]">IOB[1]:  V4_NDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[29][56]" title="MAIN[29][56]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[2]">ILOGIC[1]: ! INIT_RANK3 bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][56]" title="MAIN[30][56]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-1">SPEC_INT: mux IMUX_SPEC[2] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][56]" title="MAIN[31][56]">
<a href="#virtex5-IO-ILOGIC[1]-DATA_WIDTH[1]">ILOGIC[1]:  DATA_WIDTH bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][56]" title="MAIN[32][56]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[0]">IODELAY[1]:  ODELAY_VALUE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][56]" title="MAIN[33][56]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_TYPE[0]">IODELAY[1]:  IDELAY_TYPE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][56]" title="MAIN[34][56]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_INIT[1]">OLOGIC[1]: ! FFT_INIT bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][56]" title="MAIN[36][56]">
<a href="#virtex5-IO-IOB[1]-OUTPUT_DELAY">IOB[1]:  OUTPUT_DELAY</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][56]" title="MAIN[37][56]">
<a href="#virtex5-IO-IOB[1]-DCI_MODE[0]">IOB[1]:  DCI_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][55]" title="MAIN[28][55]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[2]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][55]" title="MAIN[29][55]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[0]">ILOGIC[1]: ! INIT_BITSLIPCNT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][55]" title="MAIN[30][55]">
<a href="#virtex5-IO-IODELAY[1]-inpinv-DATAIN">IODELAY[1]: !invert DATAIN</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][55]" title="MAIN[31][55]">
<a href="#virtex5-IO-ILOGIC[1]-DATA_WIDTH[2]">ILOGIC[1]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][55]" title="MAIN[32][55]">
<a href="#virtex5-IO-IODELAY[1]-ENABLE[2]">IODELAY[1]: ! ENABLE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][55]" title="MAIN[33][55]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[2]">OLOGIC[1]: ! FFO_INIT_SERDES bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][55]" title="MAIN[34][55]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_INIT[0]">OLOGIC[1]: ! FFT_INIT bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][55]" title="MAIN[36][55]">
<a href="#virtex5-IO-IOB[1]-DCI_MODE[1]">IOB[1]:  DCI_MODE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][55]" title="MAIN[37][55]">
<a href="#virtex5-IO-IOB[1]-DCI_MODE[2]">IOB[1]:  DCI_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][54]" title="MAIN[30][54]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-7">SPEC_INT: mux IMUX_SPEC[2] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][54]" title="MAIN[31][54]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-5">SPEC_INT: mux IMUX_SPEC[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][54]" title="MAIN[33][54]">
<a href="#virtex5-IO-IODELAY[1]-LEGIDELAY">IODELAY[1]: ! LEGIDELAY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][54]" title="MAIN[37][54]">
<a href="#virtex5-IO-IOB[1]-V4_PDRIVE[3]">IOB[1]: ! V4_PDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][53]" title="MAIN[28][53]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[3]">ILOGIC[1]: ! INIT_RANK2 bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][53]" title="MAIN[30][53]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-6">SPEC_INT: mux IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][53]" title="MAIN[31][53]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-2">SPEC_INT: mux IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][53]" title="MAIN[32][53]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[2]">IODELAY[1]:  IDELAY_VALUE_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][53]" title="MAIN[34][53]">
<a href="#virtex5-IO-OLOGIC[1]-FFT3_SRVAL[0]">OLOGIC[1]: ! FFT3_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][53]" title="MAIN[35][53]">
<a href="#virtex5-IO-OLOGIC[1]-FFT2_SRVAL[0]">OLOGIC[1]: ! FFT2_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][53]" title="MAIN[36][53]">
<a href="#virtex5-IO-IOB[1]-V4_NDRIVE[0]">IOB[1]: ! V4_NDRIVE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][53]" title="MAIN[37][53]">
<a href="#virtex5-IO-IOB[1]-V4_PDRIVE[4]">IOB[1]:  V4_PDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][52]" title="MAIN[28][52]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[2]">ILOGIC[1]: ! INIT_RANK2 bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][52]" title="MAIN[29][52]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[3]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][52]" title="MAIN[30][52]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-0">SPEC_INT: mux IMUX_SPEC[2] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][52]" title="MAIN[31][52]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-6">SPEC_INT: mux IMUX_IO_ICLK[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][52]" title="MAIN[33][52]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[1]">OLOGIC[1]: ! FFO_INIT_SERDES bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][52]" title="MAIN[34][52]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SERDES[0]">OLOGIC[1]:  FFO_SERDES bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][52]" title="MAIN[35][52]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T[0]">OLOGIC[1]:  V5_MUX_T bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][52]" title="MAIN[36][52]">
<a href="#virtex5-IO-IOB[1]-V4_NDRIVE[4]">IOB[1]:  V4_NDRIVE bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][52]" title="MAIN[37][52]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[0]">IOB[1]:  V5_LVDS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][51]" title="MAIN[28][51]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_CE[1]">ILOGIC[1]: ! INIT_CE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][51]" title="MAIN[29][51]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[5]">ILOGIC[1]:  BITSLIP_ENABLE bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][51]" title="MAIN[30][51]">
<a href="#virtex5-IO-ILOGIC[1]-OCLK1_INV">ILOGIC[1]:  OCLK1_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][51]" title="MAIN[31][51]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-4">SPEC_INT: mux IMUX_SPEC[2] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][51]" title="MAIN[32][51]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[5]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 5</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][51]" title="MAIN[34][51]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[2]">OLOGIC[1]:  FFO_SR_SYNC bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][51]" title="MAIN[35][51]">
<a href="#virtex5-IO-OLOGIC[1]-FFT1_SRVAL[0]">OLOGIC[1]: ! FFT1_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][51]" title="MAIN[36][51]">
<a href="#virtex5-IO-IOB[1]-DCI_T">IOB[1]:  DCI_T</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][50]" title="MAIN[28][50]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_CE[0]">ILOGIC[1]: ! INIT_CE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][50]" title="MAIN[29][50]">
<a href="#virtex5-IO-ILOGIC[1]-READBACK_I[0]">ILOGIC[1]:  READBACK_I bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][50]" title="MAIN[30][50]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-3">SPEC_INT: mux IMUX_SPEC[2] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][50]" title="MAIN[31][50]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-0">SPEC_INT: mux IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][50]" title="MAIN[32][50]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT_SERDES[0]">OLOGIC[1]: ! FFO_INIT_SERDES bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][50]" title="MAIN[33][50]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[5]">IODELAY[1]:  ODELAY_VALUE bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][50]" title="MAIN[34][50]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-CLKDIV">OLOGIC[1]: invert CLKDIV</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][50]" title="MAIN[35][50]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SERDES[2]">OLOGIC[1]:  FFO_SERDES bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][50]" title="MAIN[36][50]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[1]">IOB[1]:  V5_LVDS bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][50]" title="MAIN[37][50]">
<a href="#virtex5-IO-IOB[1]-V4_PDRIVE[2]">IOB[1]:  V4_PDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][49]" title="MAIN[28][49]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[3]">ILOGIC[1]: ! INIT_RANK3 bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][49]" title="MAIN[29][49]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[4]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][49]" title="MAIN[30][49]">
<a href="#virtex5-IO-ILOGIC[1]-OCLK2_INV">ILOGIC[1]:  OCLK2_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][49]" title="MAIN[31][49]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-5">SPEC_INT: mux IMUX_IO_ICLK[1] bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][49]" title="MAIN[32][49]">
<a href="#virtex5-IO-IODELAY[1]-HIGH_PERFORMANCE_MODE">IODELAY[1]:  HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][49]" title="MAIN[36][49]">
<a href="#virtex5-IO-IOB[1]-V4_PDRIVE[0]">IOB[1]: ! V4_PDRIVE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][49]" title="MAIN[37][49]">
<a href="#virtex5-IO-IOB[1]-V4_NDRIVE[2]">IOB[1]: ! V4_NDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][48]" title="MAIN[28][48]">
<a href="#virtex5-IO-OLOGIC[1]-MISR_RESET">OLOGIC[1]:  MISR_RESET</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][48]" title="MAIN[29][48]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[4]">ILOGIC[1]:  BITSLIP_ENABLE bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][48]" title="MAIN[30][48]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[2]-8">SPEC_INT: mux IMUX_SPEC[2] bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][48]" title="MAIN[31][48]">
<a href="#virtex5-IO-ILOGIC[1]-SERDES_MODE[0]">ILOGIC[1]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][48]" title="MAIN[32][48]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT[0]">OLOGIC[1]: ! FFO_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][48]" title="MAIN[33][48]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[1]">IODELAY[1]:  ODELAY_VALUE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][48]" title="MAIN[34][48]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_REV_ENABLE">OLOGIC[1]:  FFT_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][48]" title="MAIN[35][48]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_SR_ENABLE">OLOGIC[1]:  FFT_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][48]" title="MAIN[36][48]">
<a href="#virtex5-IO-IOB[1]-PULL[1]">IOB[1]:  PULL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][48]" title="MAIN[37][48]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[2]">IOB[1]:  V5_LVDS bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][47]" title="MAIN[28][47]">
<a href="#virtex5-IO-OLOGIC[1]-MISR_ENABLE">OLOGIC[1]:  MISR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][47]" title="MAIN[29][47]">
<a href="#virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT[1]">OLOGIC[1]:  MISR_CLK_SELECT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][47]" title="MAIN[30][47]">
<a href="#virtex5-IO-ILOGIC[1]-MUX_TSBYPASS[0]">ILOGIC[1]:  MUX_TSBYPASS bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][47]" title="MAIN[31][47]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[6]">ILOGIC[1]:  BITSLIP_ENABLE bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][47]" title="MAIN[32][47]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[4]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][47]" title="MAIN[33][47]">
<a href="#virtex5-IO-IODELAY[1]-ENABLE[3]">IODELAY[1]: ! ENABLE bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][47]" title="MAIN[34][47]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T[3]">OLOGIC[1]:  V5_MUX_T bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][47]" title="MAIN[35][47]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_INIT[2]">OLOGIC[1]: ! FFT_INIT bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][47]" title="MAIN[36][47]">
<a href="#virtex5-IO-IOB[1]-PULL[0]">IOB[1]:  PULL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][47]" title="MAIN[37][47]">
<a href="#virtex5-IO-IOB[1]-DCI_MISC[0]">IOB[1]:  DCI_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][46]" title="MAIN[28][46]">
<a href="#virtex5-IO-OLOGIC[1]-MISR_CLK_SELECT[0]">OLOGIC[1]:  MISR_CLK_SELECT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][46]" title="MAIN[29][46]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[4]">ILOGIC[1]: ! INIT_RANK2 bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][46]" title="MAIN[30][46]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_TSBYPASS_ENABLE">ILOGIC[1]:  FFI_TSBYPASS_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][46]" title="MAIN[31][46]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_DELAY_ENABLE">ILOGIC[1]:  FFI_DELAY_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][46]" title="MAIN[32][46]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[4]">IODELAY[1]:  IDELAY_VALUE_INIT bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][46]" title="MAIN[33][46]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[4]">IODELAY[1]:  ODELAY_VALUE bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][46]" title="MAIN[34][46]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T[2]">OLOGIC[1]:  V5_MUX_T bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][46]" title="MAIN[35][46]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T[1]">OLOGIC[1]:  V5_MUX_T bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][46]" title="MAIN[36][46]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[3]">IOB[1]:  V5_LVDS bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][46]" title="MAIN[37][46]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[0]">IOB[1]:  V5_PSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][45]" title="MAIN[28][45]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[1]">ILOGIC[1]:  BITSLIP_ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][45]" title="MAIN[29][45]">
<a href="#virtex5-IO-OLOGIC[1]-MISR_ENABLE_FDBK">OLOGIC[1]:  MISR_ENABLE_FDBK</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][45]" title="MAIN[30][45]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-3">SPEC_INT: mux IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][45]" title="MAIN[31][45]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[1]-8">SPEC_INT: mux IMUX_IO_ICLK[1] bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][45]" title="MAIN[32][45]">
<a href="#virtex5-IO-IODELAY[1]-ENABLE[1]">IODELAY[1]: ! ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][45]" title="MAIN[33][45]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT[2]">OLOGIC[1]: ! FFO_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][45]" title="MAIN[35][45]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_T[4]">OLOGIC[1]:  V5_MUX_T bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][45]" title="MAIN[36][45]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[4]">IOB[1]:  V5_LVDS bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][45]" title="MAIN[37][45]">
<a href="#virtex5-IO-IOB[1]-IBUF_MODE[0]">IOB[1]:  IBUF_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][44]" title="MAIN[28][44]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK2[5]">ILOGIC[1]: ! INIT_RANK2 bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][44]" title="MAIN[29][44]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_SYNC">ILOGIC[1]:  BITSLIP_SYNC</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][44]" title="MAIN[30][44]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-5">SPEC_INT: mux IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][44]" title="MAIN[31][44]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-6">SPEC_INT: mux IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][44]" title="MAIN[32][44]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[3]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][44]" title="MAIN[34][44]">
<a href="#virtex5-IO-OLOGIC[1]-FFT_SR_SYNC[1]">OLOGIC[1]:  FFT_SR_SYNC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][44]" title="MAIN[35][44]">
<a href="#virtex5-IO-OLOGIC[1]-TRISTATE_WIDTH[0]">OLOGIC[1]:  TRISTATE_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][44]" title="MAIN[36][44]">
<a href="#virtex5-IO-IOB[1]-OUTPUT_ENABLE[1]">IOB[1]:  OUTPUT_ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][44]" title="MAIN[37][44]">
<a href="#virtex5-IO-IOB[1]-PULL[2]">IOB[1]:  PULL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][43]" title="MAIN[28][43]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLKB[1]-0">SPEC_INT: mux IMUX_ILOGIC_CLKB[1] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][43]" title="MAIN[29][43]">
<a href="#virtex5-IO-ILOGIC[1]-FFI2_INIT[0]">ILOGIC[1]: ! FFI2_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][43]" title="MAIN[30][43]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-7">SPEC_INT: mux IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][43]" title="MAIN[31][43]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_LATCH">ILOGIC[1]: ! FFI_LATCH</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][43]" title="MAIN[32][43]">
<a href="#virtex5-IO-IODELAY[1]-ENABLE[0]">IODELAY[1]: ! ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][43]" title="MAIN[33][43]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT[1]">OLOGIC[1]: ! FFO_INIT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][43]" title="MAIN[34][43]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D4">OLOGIC[1]: invert D4</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][43]" title="MAIN[35][43]">
<a href="#virtex5-IO-OLOGIC[1]-SERDES">OLOGIC[1]:  SERDES</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][43]" title="MAIN[36][43]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[3]">IOB[1]:  V5_OUTPUT_MISC bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][43]" title="MAIN[37][43]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[5]">IOB[1]:  V5_NSLEW bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][42]" title="MAIN[28][42]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLK[1]-0">SPEC_INT: mux IMUX_ILOGIC_CLK[1] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][42]" title="MAIN[29][42]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[4]">ILOGIC[1]: ! INIT_RANK3 bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][42]" title="MAIN[30][42]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-4">SPEC_INT: mux IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][42]" title="MAIN[31][42]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-1">SPEC_INT: mux IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][42]" title="MAIN[32][42]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_INIT[0]">IODELAY[1]:  IDELAY_VALUE_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][42]" title="MAIN[33][42]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[3]">IODELAY[1]:  ODELAY_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][42]" title="MAIN[36][42]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[5]">IOB[1]:  V5_LVDS bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][42]" title="MAIN[37][42]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[6]">IOB[1]:  V5_LVDS bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][41]" title="MAIN[28][41]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[0]">ILOGIC[1]:  BITSLIP_ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][41]" title="MAIN[29][41]">
<a href="#virtex5-IO-ILOGIC[1]-FFI2_SRVAL[0]">ILOGIC[1]: ! FFI2_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][41]" title="MAIN[30][41]">
<a href="#virtex5-IO-ILOGIC[1]-NUM_CE[0]">ILOGIC[1]:  NUM_CE bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][41]" title="MAIN[32][41]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[2]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][41]" title="MAIN[33][41]">
<a href="#virtex5-IO-IODELAY[1]-ODELAY_VALUE[2]">IODELAY[1]:  ODELAY_VALUE bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][41]" title="MAIN[35][41]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_INIT[3]">OLOGIC[1]: ! FFO_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][41]" title="MAIN[36][41]">
<a href="#virtex5-IO-IOB[1]-OUTPUT_ENABLE[0]">IOB[1]:  OUTPUT_ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][41]" title="MAIN[37][41]">
<a href="#virtex5-IO-IOB[1]-V5_LVDS[7]">IOB[1]:  V5_LVDS bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][40]" title="MAIN[28][40]">
<a href="#virtex5-IO-ILOGIC[1]-SERDES">ILOGIC[1]:  SERDES</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][40]" title="MAIN[30][40]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[3]-2">SPEC_INT: mux IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][40]" title="MAIN[31][40]">
<a href="#virtex5-IO-IOB[1]-I_INV">IOB[1]: ! I_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][40]" title="MAIN[32][40]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D2">OLOGIC[1]: invert D2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][40]" title="MAIN[33][40]">
<a href="#virtex5-IO-OLOGIC[1]-INIT_LOADCNT[2]">OLOGIC[1]: ! INIT_LOADCNT bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][40]" title="MAIN[34][40]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D5">OLOGIC[1]: invert D5</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][40]" title="MAIN[35][40]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D3">OLOGIC[1]: invert D3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][40]" title="MAIN[36][40]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[1]">IOB[1]:  V5_PSLEW bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][40]" title="MAIN[37][40]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[2]">IOB[1]:  V5_PSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][39]" title="MAIN[28][39]">
<a href="#virtex5-IO-ILOGIC[1]-FFI1_SRVAL[0]">ILOGIC[1]: ! FFI1_SRVAL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][39]" title="MAIN[31][39]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_SR_SYNC">ILOGIC[1]:  FFI_SR_SYNC</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][39]" title="MAIN[32][39]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D1">OLOGIC[1]: invert D1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][39]" title="MAIN[35][39]">
<a href="#virtex5-IO-OLOGIC[1]-INIT_LOADCNT[0]">OLOGIC[1]: ! INIT_LOADCNT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][39]" title="MAIN[36][39]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[0]">IOB[1]:  V5_OUTPUT_MISC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][39]" title="MAIN[37][39]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[1]">IOB[1]:  V5_OUTPUT_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][38]" title="MAIN[30][38]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_REV_ENABLE">ILOGIC[1]:  FFI_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][38]" title="MAIN[31][38]">
<a href="#virtex5-IO-ILOGIC[1]-INTERFACE_TYPE[0]">ILOGIC[1]:  INTERFACE_TYPE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][38]" title="MAIN[35][38]">
<a href="#virtex5-IO-OLOGIC[1]-inpinv-D6">OLOGIC[1]: invert D6</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][38]" title="MAIN[36][38]">
<a href="#virtex5-IO-IOB[1]-IBUF_MODE[1]">IOB[1]:  IBUF_MODE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][38]" title="MAIN[37][38]">
<a href="#virtex5-IO-IOB[1]-V5_OUTPUT_MISC[2]">IOB[1]:  V5_OUTPUT_MISC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][37]" title="MAIN[28][37]">
<a href="#virtex5-IO-ILOGIC[1]-FFI1_INIT[0]">ILOGIC[1]: ! FFI1_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][37]" title="MAIN[29][37]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[3]">ILOGIC[1]:  BITSLIP_ENABLE bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][37]" title="MAIN[31][37]">
<a href="#virtex5-IO-ILOGIC[1]-FFI_SR_ENABLE">ILOGIC[1]:  FFI_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][37]" title="MAIN[32][37]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[0]">OLOGIC[1]:  FFO_SR_SYNC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][37]" title="MAIN[33][37]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[0]">OLOGIC[1]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][37]" title="MAIN[34][37]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_REV_ENABLE">OLOGIC[1]:  FFO_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][37]" title="MAIN[35][37]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SR_SYNC[3]">OLOGIC[1]:  FFO_SR_SYNC bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][37]" title="MAIN[36][37]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[4]">IOB[1]:  V5_NSLEW bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][37]" title="MAIN[37][37]">
<a href="#virtex5-IO-IOB[1]-DCI_MISC[1]">IOB[1]:  DCI_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][36]" title="MAIN[28][36]">
<a href="#virtex5-IO-ILOGIC[1]-FFI3_INIT[0]">ILOGIC[1]: ! FFI3_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][36]" title="MAIN[32][36]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[2]">OLOGIC[1]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][36]" title="MAIN[33][36]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[1]">OLOGIC[1]:  DATA_WIDTH bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][36]" title="MAIN[34][36]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SR_ENABLE">OLOGIC[1]:  FFO_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][36]" title="MAIN[35][36]">
<a href="#virtex5-IO-OLOGIC[1]-INIT_LOADCNT[1]">OLOGIC[1]: ! INIT_LOADCNT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][36]" title="MAIN[36][36]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[1]">IOB[1]:  V5_NSLEW bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][36]" title="MAIN[37][36]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[5]">IOB[1]:  V5_PSLEW bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][35]" title="MAIN[28][35]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_RANK3[5]">ILOGIC[1]: ! INIT_RANK3 bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][35]" title="MAIN[29][35]">
<a href="#virtex5-IO-ILOGIC[1]-FFI3_SRVAL[0]">ILOGIC[1]: ! FFI3_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][35]" title="MAIN[31][35]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-2">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[1] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][35]" title="MAIN[32][35]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[3]">OLOGIC[1]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][35]" title="MAIN[33][35]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[0]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][35]" title="MAIN[34][35]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[5]">OLOGIC[1]:  DATA_WIDTH bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][35]" title="MAIN[35][35]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[4]">OLOGIC[1]:  DATA_WIDTH bit 4</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][35]" title="MAIN[37][35]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[3]">IOB[1]:  V5_NSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][34]" title="MAIN[28][34]">
<a href="#virtex5-IO-ILOGIC[1]-FFI4_SRVAL[0]">ILOGIC[1]: ! FFI4_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][34]" title="MAIN[29][34]">
<a href="#virtex5-IO-ILOGIC[1]-INIT_BITSLIPCNT[3]">ILOGIC[1]: ! INIT_BITSLIPCNT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][34]" title="MAIN[30][34]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-1">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[1] bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][34]" title="MAIN[32][34]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[6]">OLOGIC[1]:  DATA_WIDTH bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][34]" title="MAIN[33][34]">
<a href="#virtex5-IO-OLOGIC[1]-INIT_LOADCNT[3]">OLOGIC[1]: ! INIT_LOADCNT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][34]" title="MAIN[34][34]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O[3]">OLOGIC[1]:  V5_MUX_O bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][34]" title="MAIN[35][34]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O[4]">OLOGIC[1]:  V5_MUX_O bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][34]" title="MAIN[36][34]">
<a href="#virtex5-IO-IOB[1]-IBUF_MODE[2]">IOB[1]:  IBUF_MODE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][34]" title="MAIN[37][34]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[4]">IOB[1]:  V5_PSLEW bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][33]" title="MAIN[28][33]">
<a href="#virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE[0]">ILOGIC[1]:  DDR_CLK_EDGE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][33]" title="MAIN[29][33]">
<a href="#virtex5-IO-ILOGIC[1]-BITSLIP_ENABLE[2]">ILOGIC[1]:  BITSLIP_ENABLE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][33]" title="MAIN[30][33]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[1]-0">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[1] bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][33]" title="MAIN[32][33]">
<a href="#virtex5-IO-OLOGIC[1]-DATA_WIDTH[7]">OLOGIC[1]:  DATA_WIDTH bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][33]" title="MAIN[33][33]">
<a href="#virtex5-IO-OLOGIC[1]-CLK2_INV">OLOGIC[1]: ! CLK2_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][33]" title="MAIN[34][33]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SRVAL[1]">OLOGIC[1]: ! FFO_SRVAL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][33]" title="MAIN[35][33]">
<a href="#virtex5-IO-OLOGIC[1]-V5_MUX_O[0]">OLOGIC[1]:  V5_MUX_O bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][33]" title="MAIN[36][33]">
<a href="#virtex5-IO-IOB[1]-VREF_SYSMON">IOB[1]:  VREF_SYSMON</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][33]" title="MAIN[37][33]">
<a href="#virtex5-IO-IOB[1]-V5_PSLEW[3]">IOB[1]:  V5_PSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][32]" title="MAIN[28][32]">
<a href="#virtex5-IO-ILOGIC[1]-FFI4_INIT[0]">ILOGIC[1]: ! FFI4_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][32]" title="MAIN[29][32]">
<a href="#virtex5-IO-ILOGIC[1]-DDR_CLK_EDGE[1]">ILOGIC[1]:  DDR_CLK_EDGE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][32]" title="MAIN[30][32]">
<a href="#virtex5-IO-ILOGIC[1]-I_DELAY_ENABLE">ILOGIC[1]:  I_DELAY_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][32]" title="MAIN[31][32]">
<a href="#virtex5-IO-ILOGIC[1]-I_TSBYPASS_ENABLE">ILOGIC[1]:  I_TSBYPASS_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][32]" title="MAIN[32][32]">
<a href="#virtex5-IO-IODELAY[1]-IDELAY_VALUE_CUR[1]">IODELAY[1]: ! IDELAY_VALUE_CUR bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][32]" title="MAIN[33][32]">
<a href="#virtex5-IO-OLOGIC[1]-CLK1_INV">OLOGIC[1]: ! CLK1_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][32]" title="MAIN[34][32]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SRVAL[0]">OLOGIC[1]: ! FFO_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][32]" title="MAIN[35][32]">
<a href="#virtex5-IO-OLOGIC[1]-FFO_SRVAL[2]">OLOGIC[1]: ! FFO_SRVAL bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][32]" title="MAIN[36][32]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[0]">IOB[1]:  V5_NSLEW bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][32]" title="MAIN[37][32]">
<a href="#virtex5-IO-IOB[1]-V5_NSLEW[2]">IOB[1]:  V5_NSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][31]" title="MAIN[28][31]">
<a href="#virtex5-IO-ILOGIC[0]-FFI4_INIT[0]">ILOGIC[0]: ! FFI4_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][31]" title="MAIN[29][31]">
<a href="#virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE[1]">ILOGIC[0]:  DDR_CLK_EDGE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][31]" title="MAIN[30][31]">
<a href="#virtex5-IO-ILOGIC[0]-I_DELAY_ENABLE">ILOGIC[0]:  I_DELAY_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][31]" title="MAIN[31][31]">
<a href="#virtex5-IO-ILOGIC[0]-I_TSBYPASS_ENABLE">ILOGIC[0]:  I_TSBYPASS_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][31]" title="MAIN[32][31]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[1]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][31]" title="MAIN[33][31]">
<a href="#virtex5-IO-OLOGIC[0]-CLK1_INV">OLOGIC[0]: ! CLK1_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][31]" title="MAIN[34][31]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SRVAL[1]">OLOGIC[0]: ! FFO_SRVAL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][31]" title="MAIN[35][31]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SRVAL[2]">OLOGIC[0]: ! FFO_SRVAL bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][31]" title="MAIN[36][31]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[0]">IOB[0]:  V5_NSLEW bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][31]" title="MAIN[37][31]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[2]">IOB[0]:  V5_NSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][30]" title="MAIN[28][30]">
<a href="#virtex5-IO-ILOGIC[0]-DDR_CLK_EDGE[0]">ILOGIC[0]:  DDR_CLK_EDGE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][30]" title="MAIN[29][30]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[5]">ILOGIC[0]:  BITSLIP_ENABLE bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][30]" title="MAIN[30][30]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-1">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][30]" title="MAIN[32][30]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[7]">OLOGIC[0]:  DATA_WIDTH bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][30]" title="MAIN[33][30]">
<a href="#virtex5-IO-OLOGIC[0]-CLK2_INV">OLOGIC[0]: ! CLK2_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][30]" title="MAIN[34][30]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SRVAL[0]">OLOGIC[0]: ! FFO_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][30]" title="MAIN[35][30]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O[0]">OLOGIC[0]:  V5_MUX_O bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][30]" title="MAIN[36][30]">
<a href="#virtex5-IO-IOB[0]-VREF_SYSMON">IOB[0]:  VREF_SYSMON</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][30]" title="MAIN[37][30]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[3]">IOB[0]:  V5_PSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][29]" title="MAIN[28][29]">
<a href="#virtex5-IO-ILOGIC[0]-FFI4_SRVAL[0]">ILOGIC[0]: ! FFI4_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][29]" title="MAIN[29][29]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[3]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][29]" title="MAIN[30][29]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-0">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][29]" title="MAIN[32][29]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[6]">OLOGIC[0]:  DATA_WIDTH bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][29]" title="MAIN[33][29]">
<a href="#virtex5-IO-OLOGIC[0]-INIT_LOADCNT[3]">OLOGIC[0]: ! INIT_LOADCNT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][29]" title="MAIN[34][29]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O[3]">OLOGIC[0]:  V5_MUX_O bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][29]" title="MAIN[35][29]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O[4]">OLOGIC[0]:  V5_MUX_O bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][29]" title="MAIN[36][29]">
<a href="#virtex5-IO-IOB[0]-IBUF_MODE[2]">IOB[0]:  IBUF_MODE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][29]" title="MAIN[37][29]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[4]">IOB[0]:  V5_PSLEW bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][28]" title="MAIN[28][28]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[5]">ILOGIC[0]: ! INIT_RANK3 bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][28]" title="MAIN[29][28]">
<a href="#virtex5-IO-ILOGIC[0]-FFI3_SRVAL[0]">ILOGIC[0]: ! FFI3_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][28]" title="MAIN[31][28]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK_OPTINV[0]-2">SPEC_INT: mux IMUX_IO_ICLK_OPTINV[0] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][28]" title="MAIN[32][28]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[3]">OLOGIC[0]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][28]" title="MAIN[33][28]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[0]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][28]" title="MAIN[34][28]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[5]">OLOGIC[0]:  DATA_WIDTH bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][28]" title="MAIN[35][28]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[4]">OLOGIC[0]:  DATA_WIDTH bit 4</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][28]" title="MAIN[37][28]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[3]">IOB[0]:  V5_NSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][27]" title="MAIN[28][27]">
<a href="#virtex5-IO-ILOGIC[0]-FFI3_INIT[0]">ILOGIC[0]: ! FFI3_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][27]" title="MAIN[32][27]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[2]">OLOGIC[0]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][27]" title="MAIN[33][27]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[1]">OLOGIC[0]:  DATA_WIDTH bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][27]" title="MAIN[34][27]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SR_ENABLE">OLOGIC[0]:  FFO_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][27]" title="MAIN[35][27]">
<a href="#virtex5-IO-OLOGIC[0]-INIT_LOADCNT[1]">OLOGIC[0]: ! INIT_LOADCNT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][27]" title="MAIN[36][27]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[1]">IOB[0]:  V5_NSLEW bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][27]" title="MAIN[37][27]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[5]">IOB[0]:  V5_PSLEW bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][26]" title="MAIN[28][26]">
<a href="#virtex5-IO-ILOGIC[0]-FFI1_INIT[0]">ILOGIC[0]: ! FFI1_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][26]" title="MAIN[29][26]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[4]">ILOGIC[0]:  BITSLIP_ENABLE bit 4</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][26]" title="MAIN[31][26]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_SR_ENABLE">ILOGIC[0]:  FFI_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][26]" title="MAIN[32][26]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[0]">OLOGIC[0]:  FFO_SR_SYNC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][26]" title="MAIN[33][26]">
<a href="#virtex5-IO-OLOGIC[0]-DATA_WIDTH[0]">OLOGIC[0]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][26]" title="MAIN[34][26]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_REV_ENABLE">OLOGIC[0]:  FFO_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][26]" title="MAIN[35][26]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[3]">OLOGIC[0]:  FFO_SR_SYNC bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][26]" title="MAIN[36][26]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[4]">IOB[0]:  V5_NSLEW bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][26]" title="MAIN[37][26]">
<a href="#virtex5-IO-IOB[0]-DCI_MISC[1]">IOB[0]:  DCI_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][25]" title="MAIN[30][25]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_REV_ENABLE">ILOGIC[0]:  FFI_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][25]" title="MAIN[31][25]">
<a href="#virtex5-IO-ILOGIC[0]-INTERFACE_TYPE[0]">ILOGIC[0]:  INTERFACE_TYPE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][25]" title="MAIN[35][25]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D6">OLOGIC[0]: invert D6</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][25]" title="MAIN[36][25]">
<a href="#virtex5-IO-IOB[0]-IBUF_MODE[1]">IOB[0]:  IBUF_MODE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][25]" title="MAIN[37][25]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[2]">IOB[0]:  V5_OUTPUT_MISC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][24]" title="MAIN[28][24]">
<a href="#virtex5-IO-ILOGIC[0]-FFI1_SRVAL[0]">ILOGIC[0]: ! FFI1_SRVAL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[31][24]" title="MAIN[31][24]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_SR_SYNC">ILOGIC[0]:  FFI_SR_SYNC</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][24]" title="MAIN[32][24]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D1">OLOGIC[0]: invert D1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][24]" title="MAIN[35][24]">
<a href="#virtex5-IO-OLOGIC[0]-INIT_LOADCNT[0]">OLOGIC[0]: ! INIT_LOADCNT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][24]" title="MAIN[36][24]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[0]">IOB[0]:  V5_OUTPUT_MISC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][24]" title="MAIN[37][24]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[1]">IOB[0]:  V5_OUTPUT_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][23]" title="MAIN[28][23]">
<a href="#virtex5-IO-ILOGIC[0]-SERDES">ILOGIC[0]:  SERDES</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][23]" title="MAIN[30][23]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-2">SPEC_INT: mux IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][23]" title="MAIN[31][23]">
<a href="#virtex5-IO-IOB[0]-I_INV">IOB[0]: ! I_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][23]" title="MAIN[32][23]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D2">OLOGIC[0]: invert D2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][23]" title="MAIN[33][23]">
<a href="#virtex5-IO-OLOGIC[0]-INIT_LOADCNT[2]">OLOGIC[0]: ! INIT_LOADCNT bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][23]" title="MAIN[34][23]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D5">OLOGIC[0]: invert D5</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][23]" title="MAIN[35][23]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D3">OLOGIC[0]: invert D3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][23]" title="MAIN[36][23]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[1]">IOB[0]:  V5_PSLEW bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][23]" title="MAIN[37][23]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[2]">IOB[0]:  V5_PSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][22]" title="MAIN[28][22]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[1]">ILOGIC[0]:  BITSLIP_ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][22]" title="MAIN[29][22]">
<a href="#virtex5-IO-ILOGIC[0]-FFI2_SRVAL[0]">ILOGIC[0]: ! FFI2_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][22]" title="MAIN[30][22]">
<a href="#virtex5-IO-ILOGIC[0]-NUM_CE[0]">ILOGIC[0]:  NUM_CE bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[32][22]" title="MAIN[32][22]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[2]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][22]" title="MAIN[33][22]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[2]">IODELAY[0]:  ODELAY_VALUE bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][22]" title="MAIN[35][22]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT[3]">OLOGIC[0]: ! FFO_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][22]" title="MAIN[36][22]">
<a href="#virtex5-IO-IOB[0]-OUTPUT_ENABLE[1]">IOB[0]:  OUTPUT_ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][22]" title="MAIN[37][22]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[7]">IOB[0]:  V5_LVDS bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][21]" title="MAIN[28][21]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLK[0]-0">SPEC_INT: mux IMUX_ILOGIC_CLK[0] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][21]" title="MAIN[29][21]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[4]">ILOGIC[0]: ! INIT_RANK3 bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][21]" title="MAIN[30][21]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-4">SPEC_INT: mux IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][21]" title="MAIN[31][21]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-1">SPEC_INT: mux IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][21]" title="MAIN[32][21]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[0]">IODELAY[0]:  IDELAY_VALUE_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][21]" title="MAIN[33][21]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[3]">IODELAY[0]:  ODELAY_VALUE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][21]" title="MAIN[36][21]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[5]">IOB[0]:  V5_LVDS bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][21]" title="MAIN[37][21]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[6]">IOB[0]:  V5_LVDS bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][20]" title="MAIN[28][20]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_ILOGIC_CLKB[0]-0">SPEC_INT: mux IMUX_ILOGIC_CLKB[0] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][20]" title="MAIN[29][20]">
<a href="#virtex5-IO-ILOGIC[0]-FFI2_INIT[0]">ILOGIC[0]: ! FFI2_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][20]" title="MAIN[30][20]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-7">SPEC_INT: mux IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][20]" title="MAIN[31][20]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_LATCH">ILOGIC[0]: ! FFI_LATCH</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][20]" title="MAIN[32][20]">
<a href="#virtex5-IO-IODELAY[0]-ENABLE[2]">IODELAY[0]: ! ENABLE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][20]" title="MAIN[33][20]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT[2]">OLOGIC[0]: ! FFO_INIT bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][20]" title="MAIN[34][20]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-D4">OLOGIC[0]: invert D4</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][20]" title="MAIN[35][20]">
<a href="#virtex5-IO-OLOGIC[0]-SERDES">OLOGIC[0]:  SERDES</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][20]" title="MAIN[36][20]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[3]">IOB[0]:  V5_OUTPUT_MISC bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][20]" title="MAIN[37][20]">
<a href="#virtex5-IO-IOB[0]-V5_NSLEW[5]">IOB[0]:  V5_NSLEW bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][19]" title="MAIN[28][19]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[5]">ILOGIC[0]: ! INIT_RANK2 bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][19]" title="MAIN[29][19]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_SYNC">ILOGIC[0]:  BITSLIP_SYNC</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][19]" title="MAIN[30][19]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-5">SPEC_INT: mux IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][19]" title="MAIN[31][19]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-6">SPEC_INT: mux IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][19]" title="MAIN[32][19]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[3]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][19]" title="MAIN[34][19]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_SR_SYNC[1]">OLOGIC[0]:  FFT_SR_SYNC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][19]" title="MAIN[35][19]">
<a href="#virtex5-IO-OLOGIC[0]-TRISTATE_WIDTH[0]">OLOGIC[0]:  TRISTATE_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][19]" title="MAIN[36][19]">
<a href="#virtex5-IO-IOB[0]-OUTPUT_ENABLE[0]">IOB[0]:  OUTPUT_ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][19]" title="MAIN[37][19]">
<a href="#virtex5-IO-IOB[0]-PULL[2]">IOB[0]:  PULL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][18]" title="MAIN[28][18]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[0]">ILOGIC[0]:  BITSLIP_ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][18]" title="MAIN[29][18]">
<a href="#virtex5-IO-OLOGIC[0]-MISR_ENABLE_FDBK">OLOGIC[0]:  MISR_ENABLE_FDBK</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][18]" title="MAIN[30][18]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-3">SPEC_INT: mux IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][18]" title="MAIN[31][18]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-8">SPEC_INT: mux IMUX_IO_ICLK[0] bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][18]" title="MAIN[32][18]">
<a href="#virtex5-IO-IODELAY[0]-ENABLE[1]">IODELAY[0]: ! ENABLE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][18]" title="MAIN[33][18]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT[1]">OLOGIC[0]: ! FFO_INIT bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][18]" title="MAIN[35][18]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T[4]">OLOGIC[0]:  V5_MUX_T bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][18]" title="MAIN[36][18]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[4]">IOB[0]:  V5_LVDS bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][18]" title="MAIN[37][18]">
<a href="#virtex5-IO-IOB[0]-IBUF_MODE[0]">IOB[0]:  IBUF_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][17]" title="MAIN[28][17]">
<a href="#virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT[0]">OLOGIC[0]:  MISR_CLK_SELECT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][17]" title="MAIN[29][17]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[4]">ILOGIC[0]: ! INIT_RANK2 bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][17]" title="MAIN[30][17]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_TSBYPASS_ENABLE">ILOGIC[0]:  FFI_TSBYPASS_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][17]" title="MAIN[31][17]">
<a href="#virtex5-IO-ILOGIC[0]-FFI_DELAY_ENABLE">ILOGIC[0]:  FFI_DELAY_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][17]" title="MAIN[32][17]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[4]">IODELAY[0]:  IDELAY_VALUE_INIT bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][17]" title="MAIN[33][17]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[4]">IODELAY[0]:  ODELAY_VALUE bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][17]" title="MAIN[34][17]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T[2]">OLOGIC[0]:  V5_MUX_T bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][17]" title="MAIN[35][17]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T[1]">OLOGIC[0]:  V5_MUX_T bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][17]" title="MAIN[36][17]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[3]">IOB[0]:  V5_LVDS bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][17]" title="MAIN[37][17]">
<a href="#virtex5-IO-IOB[0]-V5_PSLEW[0]">IOB[0]:  V5_PSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][16]" title="MAIN[28][16]">
<a href="#virtex5-IO-OLOGIC[0]-MISR_ENABLE">OLOGIC[0]:  MISR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][16]" title="MAIN[29][16]">
<a href="#virtex5-IO-OLOGIC[0]-MISR_CLK_SELECT[1]">OLOGIC[0]:  MISR_CLK_SELECT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][16]" title="MAIN[30][16]">
<a href="#virtex5-IO-ILOGIC[0]-MUX_TSBYPASS[0]">ILOGIC[0]:  MUX_TSBYPASS bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][16]" title="MAIN[31][16]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[6]">ILOGIC[0]:  BITSLIP_ENABLE bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][16]" title="MAIN[32][16]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[4]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][16]" title="MAIN[33][16]">
<a href="#virtex5-IO-IODELAY[0]-ENABLE[3]">IODELAY[0]: ! ENABLE bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][16]" title="MAIN[34][16]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T[3]">OLOGIC[0]:  V5_MUX_T bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][16]" title="MAIN[35][16]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_INIT[4]">OLOGIC[0]: ! FFT_INIT bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][16]" title="MAIN[36][16]">
<a href="#virtex5-IO-IOB[0]-PULL[0]">IOB[0]:  PULL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][16]" title="MAIN[37][16]">
<a href="#virtex5-IO-IOB[0]-DCI_MISC[0]">IOB[0]:  DCI_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][15]" title="MAIN[28][15]">
<a href="#virtex5-IO-OLOGIC[0]-MISR_RESET">OLOGIC[0]:  MISR_RESET</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][15]" title="MAIN[29][15]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[3]">ILOGIC[0]:  BITSLIP_ENABLE bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][15]" title="MAIN[30][15]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-8">SPEC_INT: mux IMUX_SPEC[0] bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][15]" title="MAIN[31][15]">
<a href="#virtex5-IO-ILOGIC[0]-SERDES_MODE[0]">ILOGIC[0]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][15]" title="MAIN[32][15]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT[0]">OLOGIC[0]: ! FFO_INIT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][15]" title="MAIN[33][15]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[1]">IODELAY[0]:  ODELAY_VALUE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][15]" title="MAIN[34][15]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_REV_ENABLE">OLOGIC[0]:  FFT_REV_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][15]" title="MAIN[35][15]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_SR_ENABLE">OLOGIC[0]:  FFT_SR_ENABLE</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][15]" title="MAIN[36][15]">
<a href="#virtex5-IO-IOB[0]-PULL[1]">IOB[0]:  PULL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][15]" title="MAIN[37][15]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[2]">IOB[0]:  V5_LVDS bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][14]" title="MAIN[28][14]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[3]">ILOGIC[0]: ! INIT_RANK3 bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][14]" title="MAIN[29][14]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[4]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][14]" title="MAIN[30][14]">
<a href="#virtex5-IO-ILOGIC[0]-OCLK2_INV">ILOGIC[0]:  OCLK2_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][14]" title="MAIN[31][14]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-6">SPEC_INT: mux IMUX_IO_ICLK[0] bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][14]" title="MAIN[32][14]">
<a href="#virtex5-IO-IODELAY[0]-HIGH_PERFORMANCE_MODE">IODELAY[0]:  HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][14]" title="MAIN[36][14]">
<a href="#virtex5-IO-IOB[0]-V4_PDRIVE[0]">IOB[0]: ! V4_PDRIVE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][14]" title="MAIN[37][14]">
<a href="#virtex5-IO-IOB[0]-V4_NDRIVE[2]">IOB[0]: ! V4_NDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_CE[0]">ILOGIC[0]: ! INIT_CE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][13]" title="MAIN[29][13]">
<a href="#virtex5-IO-ILOGIC[0]-READBACK_I[0]">ILOGIC[0]:  READBACK_I bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][13]" title="MAIN[30][13]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-3">SPEC_INT: mux IMUX_SPEC[0] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][13]" title="MAIN[31][13]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[1]-0">SPEC_INT: mux IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][13]" title="MAIN[32][13]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[0]">OLOGIC[0]: ! FFO_INIT_SERDES bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][13]" title="MAIN[33][13]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[5]">IODELAY[0]:  ODELAY_VALUE bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][13]" title="MAIN[34][13]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-CLKDIV">OLOGIC[0]: invert CLKDIV</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][13]" title="MAIN[35][13]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SERDES[3]">OLOGIC[0]:  FFO_SERDES bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][13]" title="MAIN[36][13]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[1]">IOB[0]:  V5_LVDS bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][13]" title="MAIN[37][13]">
<a href="#virtex5-IO-IOB[0]-V4_PDRIVE[2]">IOB[0]:  V4_PDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_CE[1]">ILOGIC[0]: ! INIT_CE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#virtex5-IO-ILOGIC[0]-BITSLIP_ENABLE[2]">ILOGIC[0]:  BITSLIP_ENABLE bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#virtex5-IO-ILOGIC[0]-OCLK1_INV">ILOGIC[0]:  OCLK1_INV</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-4">SPEC_INT: mux IMUX_SPEC[0] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_CUR[5]">IODELAY[0]: ! IDELAY_VALUE_CUR bit 5</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[2]">OLOGIC[0]:  FFO_SR_SYNC bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#virtex5-IO-OLOGIC[0]-FFT1_SRVAL[0]">OLOGIC[0]: ! FFT1_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][12]" title="MAIN[36][12]">
<a href="#virtex5-IO-IOB[0]-DCI_T">IOB[0]:  DCI_T</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[2]">ILOGIC[0]: ! INIT_RANK2 bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][11]" title="MAIN[29][11]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[3]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-0">SPEC_INT: mux IMUX_SPEC[0] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-5">SPEC_INT: mux IMUX_IO_ICLK[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[2]">OLOGIC[0]: ! FFO_INIT_SERDES bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SERDES[1]">OLOGIC[0]:  FFO_SERDES bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][11]" title="MAIN[35][11]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_T[0]">OLOGIC[0]:  V5_MUX_T bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][11]" title="MAIN[36][11]">
<a href="#virtex5-IO-IOB[0]-V4_NDRIVE[4]">IOB[0]:  V4_NDRIVE bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][11]" title="MAIN[37][11]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[0]">IOB[0]:  V5_LVDS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[3]">ILOGIC[0]: ! INIT_RANK2 bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-6">SPEC_INT: mux IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-2">SPEC_INT: mux IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[2]">IODELAY[0]:  IDELAY_VALUE_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#virtex5-IO-OLOGIC[0]-FFT3_SRVAL[0]">OLOGIC[0]: ! FFT3_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#virtex5-IO-OLOGIC[0]-FFT2_SRVAL[0]">OLOGIC[0]: ! FFT2_SRVAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][10]" title="MAIN[36][10]">
<a href="#virtex5-IO-IOB[0]-V4_NDRIVE[0]">IOB[0]: ! V4_NDRIVE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][10]" title="MAIN[37][10]">
<a href="#virtex5-IO-IOB[0]-V4_PDRIVE[4]">IOB[0]:  V4_PDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-7">SPEC_INT: mux IMUX_SPEC[0] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-5">SPEC_INT: mux IMUX_SPEC[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#virtex5-IO-IODELAY[0]-LEGIDELAY">IODELAY[0]: ! LEGIDELAY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#virtex5-IO-IOB[0]-V4_PDRIVE[3]">IOB[0]: ! V4_PDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[2]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[0]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#virtex5-IO-IODELAY[0]-inpinv-DATAIN">IODELAY[0]: !invert DATAIN</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#virtex5-IO-ILOGIC[0]-DATA_WIDTH[2]">ILOGIC[0]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#virtex5-IO-IODELAY[0]-ENABLE[0]">IODELAY[0]: ! ENABLE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_INIT_SERDES[1]">OLOGIC[0]: ! FFO_INIT_SERDES bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_INIT[1]">OLOGIC[0]: ! FFT_INIT bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#virtex5-IO-IOB[0]-DCI_MODE[1]">IOB[0]:  DCI_MODE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#virtex5-IO-IOB[0]-DCI_MODE[2]">IOB[0]:  DCI_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[2]">ILOGIC[0]: ! INIT_RANK3 bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_SPEC[0]-1">SPEC_INT: mux IMUX_SPEC[0] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#virtex5-IO-ILOGIC[0]-DATA_WIDTH[1]">ILOGIC[0]:  DATA_WIDTH bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#virtex5-IO-IODELAY[0]-ODELAY_VALUE[0]">IODELAY[0]:  ODELAY_VALUE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_TYPE[0]">IODELAY[0]:  IDELAY_TYPE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_INIT[0]">OLOGIC[0]: ! FFT_INIT bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][7]" title="MAIN[36][7]">
<a href="#virtex5-IO-IOB[0]-OUTPUT_DELAY">IOB[0]:  OUTPUT_DELAY</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][7]" title="MAIN[37][7]">
<a href="#virtex5-IO-IOB[0]-DCI_MODE[0]">IOB[0]:  DCI_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#virtex5-IO-ILOGIC[0]-inpinv-CLKDIV">ILOGIC[0]: invert CLKDIV</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-7">SPEC_INT: mux IMUX_IO_ICLK[0] bit 7</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#virtex5-IO-ILOGIC[0]-DATA_RATE[0]">ILOGIC[0]:  DATA_RATE bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[3]">IODELAY[0]:  IDELAY_VALUE_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O[2]">OLOGIC[0]:  V5_MUX_O bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SERDES[2]">OLOGIC[0]:  FFO_SERDES bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#virtex5-IO-IOB[0]-V4_NDRIVE[3]">IOB[0]:  V4_NDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[1]">ILOGIC[0]: ! INIT_RANK2 bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[1]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#virtex5-IO-ILOGIC[0]-DATA_WIDTH[0]">ILOGIC[0]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#virtex5-IO-ILOGIC[0]-DATA_WIDTH[3]">ILOGIC[0]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[1]">IODELAY[0]:  IDELAY_VALUE_INIT bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_TYPE[1]">IODELAY[0]:  IDELAY_TYPE bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#virtex5-IO-OLOGIC[0]-SERDES_MODE[0]">OLOGIC[0]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#virtex5-IO-OLOGIC[0]-V5_MUX_O[1]">OLOGIC[0]:  V5_MUX_O bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#virtex5-IO-IOB[0]-V5_LVDS[8]">IOB[0]:  V5_LVDS bit 8</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#virtex5-IO-IOB[0]-DCIUPDATEMODE_ASREQUIRED">IOB[0]: ! DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[1]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-1">SPEC_INT: mux IMUX_IO_ICLK[0] bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-2">SPEC_INT: mux IMUX_IO_ICLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_INIT[3]">OLOGIC[0]: ! FFT_INIT bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[4]">IOB[0]:  V5_OUTPUT_MISC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK2[0]">ILOGIC[0]: ! INIT_RANK2 bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-3">SPEC_INT: mux IMUX_IO_ICLK[0] bit 3</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#virtex5-IO-IODELAY[0]-DELAY_SRC[2]">IODELAY[0]:  DELAY_SRC bit 2</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#virtex5-IO-IODELAY[0]-IDELAY_VALUE_INIT[5]">IODELAY[0]:  IDELAY_VALUE_INIT bit 5</a>
</td>
<td id="virtex5-IO-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-T2">OLOGIC[0]: !invert T2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#virtex5-IO-IOB[0]-VR">IOB[0]:  VR</a>
</td>
<td id="virtex5-IO-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#virtex5-IO-IOB[0]-V5_OUTPUT_MISC[5]">IOB[0]:  V5_OUTPUT_MISC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_BITSLIPCNT[2]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 2</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-4">SPEC_INT: mux IMUX_IO_ICLK[0] bit 4</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#virtex5-IO-IODELAY[0]-DELAYCHAIN_OSC">IODELAY[0]:  DELAYCHAIN_OSC</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-T1">OLOGIC[0]: !invert T1</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SERDES[0]">OLOGIC[0]:  FFO_SERDES bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#virtex5-IO-IOB[0]-V4_NDRIVE[1]">IOB[0]: ! V4_NDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[0]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[1]">ILOGIC[0]: ! INIT_RANK3 bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#virtex5-IO-IODELAY[0]-DELAY_SRC[1]">IODELAY[0]:  DELAY_SRC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#virtex5-IO-SPEC_INT-mux-IMUX_IO_ICLK[0]-0">SPEC_INT: mux IMUX_IO_ICLK[0] bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_SR_SYNC[0]">OLOGIC[0]:  FFT_SR_SYNC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#virtex5-IO-OLOGIC[0]-FFT_INIT[2]">OLOGIC[0]: ! FFT_INIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#virtex5-IO-ILOGIC[0]-INIT_RANK3[0]">ILOGIC[0]: ! INIT_RANK3 bit 0</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#virtex5-IO-IODELAY[0]-DELAY_SRC[0]">IODELAY[0]:  DELAY_SRC bit 0</a>
</td>
<td id="virtex5-IO-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#virtex5-IO-IODELAY[0]-DELAY_SRC[3]">IODELAY[0]:  DELAY_SRC bit 3</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#virtex5-IO-OLOGIC[0]-FFO_SR_SYNC[1]">OLOGIC[0]:  FFO_SR_SYNC bit 1</a>
</td>
<td id="virtex5-IO-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-T3">OLOGIC[0]: !invert T3</a>
</td>
<td id="virtex5-IO-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#virtex5-IO-OLOGIC[0]-inpinv-T4">OLOGIC[0]: !invert T4</a>
</td>
<td>-</td>
<td id="virtex5-IO-bit-MAIN[37][0]" title="MAIN[37][0]">
<a href="#virtex5-IO-IOB[0]-V4_PDRIVE[1]">IOB[0]:  V4_PDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<h2 id="device-data-iodelay-default"><a class="header" href="#device-data-iodelay-default">Device data iodelay-default</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex5 device data iodelay-default</caption>
<thead>
<tr><th>Device</th>
<th>IODELAY_V5_IDELAY_DEFAULT</th>
</tr>

</thead>

<tbody>
<tr><td>xc5vlx30</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vlx50</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vlx85</td>
<td>0b101100</td>
</tr>

<tr><td>xq5vlx85</td>
<td>0b101100</td>
</tr>

<tr><td>xc5vlx110</td>
<td>0b101100</td>
</tr>

<tr><td>xq5vlx110</td>
<td>0b101100</td>
</tr>

<tr><td>xc5vlx155</td>
<td>0b110010</td>
</tr>

<tr><td>xc5vlx220</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vlx330</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vlx20t</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vlx30t</td>
<td>0b100111</td>
</tr>

<tr><td>xq5vlx30t</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vlx50t</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vlx85t</td>
<td>0b101100</td>
</tr>

<tr><td>xc5vlx110t</td>
<td>0b101100</td>
</tr>

<tr><td>xq5vlx110t</td>
<td>0b101100</td>
</tr>

<tr><td>xc5vlx155t</td>
<td>0b110010</td>
</tr>

<tr><td>xq5vlx155t</td>
<td>0b110010</td>
</tr>

<tr><td>xc5vlx220t</td>
<td>0b111000</td>
</tr>

<tr><td>xq5vlx220t</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vlx330t</td>
<td>0b111000</td>
</tr>

<tr><td>xq5vlx330t</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vsx35t</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vsx50t</td>
<td>0b101011</td>
</tr>

<tr><td>xq5vsx50t</td>
<td>0b101011</td>
</tr>

<tr><td>xc5vsx95t</td>
<td>0b110010</td>
</tr>

<tr><td>xq5vsx95t</td>
<td>0b110010</td>
</tr>

<tr><td>xc5vsx240t</td>
<td>0b111000</td>
</tr>

<tr><td>xq5vsx240t</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vfx30t</td>
<td>0b100111</td>
</tr>

<tr><td>xc5vfx70t</td>
<td>0b101100</td>
</tr>

<tr><td>xq5vfx70t</td>
<td>0b101100</td>
</tr>

<tr><td>xc5vfx100t</td>
<td>0b110010</td>
</tr>

<tr><td>xq5vfx100t</td>
<td>0b110010</td>
</tr>

<tr><td>xc5vfx130t</td>
<td>0b110111</td>
</tr>

<tr><td>xq5vfx130t</td>
<td>0b110111</td>
</tr>

<tr><td>xc5vfx200t</td>
<td>0b111000</td>
</tr>

<tr><td>xq5vfx200t</td>
<td>0b111000</td>
</tr>

<tr><td>xc5vtx150t</td>
<td>0b110111</td>
</tr>

<tr><td>xc5vtx240t</td>
<td>0b111000</td>
</tr>

</tbody>

</table>
</div>

<h2 id="table-iob_data"><a class="header" href="#table-iob_data">Table IOB_DATA</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex5 table IOB_DATA</caption>
<thead>
<tr><th>Row</th>
<th>PDRIVE</th>
<th>NDRIVE</th>
<th>OUTPUT_MISC</th>
<th>PSLEW_FAST</th>
<th>NSLEW_FAST</th>
<th>PSLEW_SLOW</th>
<th>NSLEW_SLOW</th>
<th>PMASK_TERM_VCC</th>
<th>PMASK_TERM_SPLIT</th>
<th>NMASK_TERM_SPLIT</th>
<th>LVDIV2</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b000</td>
</tr>

<tr><td>VREF</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
<td>0b000000</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>VR</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
<td>0b111111</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS12_2</td>
<td>0b00111</td>
<td>0b00010</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS12_4</td>
<td>0b01110</td>
<td>0b00100</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS12_6</td>
<td>0b10011</td>
<td>0b00101</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS12_8</td>
<td>0b11010</td>
<td>0b01001</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_2</td>
<td>0b00110</td>
<td>0b00010</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_4</td>
<td>0b01000</td>
<td>0b00011</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_6</td>
<td>0b01001</td>
<td>0b00100</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_8</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_12</td>
<td>0b10110</td>
<td>0b01000</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_16</td>
<td>0b11100</td>
<td>0b01010</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b001010</td>
<td>0b000101</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_2</td>
<td>0b00011</td>
<td>0b00001</td>
<td>0b100000</td>
<td>0b011111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_4</td>
<td>0b00101</td>
<td>0b00010</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b111000</td>
<td>0b000001</td>
<td>0b000101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_6</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>0b000001</td>
<td>0b000001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_8</td>
<td>0b01000</td>
<td>0b00100</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>0b000001</td>
<td>0b000001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_12</td>
<td>0b01101</td>
<td>0b00110</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b010011</td>
<td>0b000001</td>
<td>0b000001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_16</td>
<td>0b10011</td>
<td>0b01001</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>0b000001</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_2</td>
<td>0b00011</td>
<td>0b00010</td>
<td>0b000000</td>
<td>0b011111</td>
<td>0b001111</td>
<td>0b000000</td>
<td>0b001010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_4</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b101000</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_6</td>
<td>0b00110</td>
<td>0b00100</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000001</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_8</td>
<td>0b00111</td>
<td>0b00101</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b010001</td>
<td>0b000001</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_12</td>
<td>0b01001</td>
<td>0b00111</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_16</td>
<td>0b01110</td>
<td>0b01010</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000001</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_24</td>
<td>0b10101</td>
<td>0b01111</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000001</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_2</td>
<td>0b00010</td>
<td>0b00010</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_4</td>
<td>0b00011</td>
<td>0b00011</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_6</td>
<td>0b00100</td>
<td>0b00100</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000001</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_8</td>
<td>0b00110</td>
<td>0b00101</td>
<td>0b000000</td>
<td>0b011111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_12</td>
<td>0b01000</td>
<td>0b01000</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_16</td>
<td>0b01010</td>
<td>0b01010</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_24</td>
<td>0b10001</td>
<td>0b10000</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_2</td>
<td>0b00010</td>
<td>0b00010</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_4</td>
<td>0b00011</td>
<td>0b00011</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_6</td>
<td>0b00100</td>
<td>0b00100</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b100000</td>
<td>0b000001</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_8</td>
<td>0b00110</td>
<td>0b00101</td>
<td>0b000000</td>
<td>0b011111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_12</td>
<td>0b01000</td>
<td>0b01000</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_16</td>
<td>0b01010</td>
<td>0b01010</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_24</td>
<td>0b10001</td>
<td>0b10000</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>0b000001</td>
<td>0b000001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCI33_3</td>
<td>0b01010</td>
<td>0b01101</td>
<td>0b000000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCI66_3</td>
<td>0b01010</td>
<td>0b01101</td>
<td>0b000000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCIX</td>
<td>0b01100</td>
<td>0b01100</td>
<td>0b000000</td>
<td>0b001111</td>
<td>0b100000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_15</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_18</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_25</td>
<td>-</td>
<td>-</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_33</td>
<td>-</td>
<td>-</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b000</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b010</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>-</td>
<td>-</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b011101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b101</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>-</td>
<td>-</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b000000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>-</td>
<td>-</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>-</td>
<td>-</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTL</td>
<td>0b00000</td>
<td>0b10011</td>
<td>0b000000</td>
<td>0b000000</td>
<td>0b010101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTLP</td>
<td>0b00000</td>
<td>0b10000</td>
<td>0b000000</td>
<td>0b000000</td>
<td>0b010101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0b01000</td>
<td>0b00100</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b010011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0b11000</td>
<td>0b01100</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0b00110</td>
<td>0b00100</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b010011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0b10011</td>
<td>0b01101</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>0b11010</td>
<td>0b00110</td>
<td>0b111000</td>
<td>0b111111</td>
<td>0b001010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b110000</td>
<td>0b111111</td>
<td>0b001101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_II</td>
<td>0b11010</td>
<td>0b01010</td>
<td>0b110000</td>
<td>0b111111</td>
<td>0b001010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_III</td>
<td>0b01101</td>
<td>0b01111</td>
<td>0b110000</td>
<td>0b111111</td>
<td>0b010000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0b01101</td>
<td>0b11110</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b010010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0b01110</td>
<td>0b00111</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0b11011</td>
<td>0b01101</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b010010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0b01110</td>
<td>0b10010</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b010000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0b01110</td>
<td>0b11111</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b011000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0b00000</td>
<td>0b10011</td>
<td>0b100001</td>
<td>0b000000</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0b00000</td>
<td>0b10000</td>
<td>0b100000</td>
<td>0b000000</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b100000</td>
<td>0b001111</td>
<td>0b110000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0b01110</td>
<td>0b00110</td>
<td>0b100000</td>
<td>0b111111</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01100</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b100000</td>
<td>0b001111</td>
<td>0b110000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01100</td>
<td>0b01000</td>
<td>-</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b010101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0b01000</td>
<td>0b00110</td>
<td>0b000000</td>
<td>0b111011</td>
<td>0b001101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b000000</td>
<td>0b111111</td>
<td>0b010101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b01000</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b100000</td>
<td>0b011111</td>
<td>0b001010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0b11010</td>
<td>0b01010</td>
<td>0b100000</td>
<td>0b101110</td>
<td>0b001001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01001</td>
<td>0b01010</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b100000</td>
<td>0b011111</td>
<td>0b001010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b00100</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0b01101</td>
<td>0b01111</td>
<td>0b100000</td>
<td>0b000110</td>
<td>0b110001</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0b01101</td>
<td>0b11110</td>
<td>0b100000</td>
<td>0b000000</td>
<td>0b111101</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0b01110</td>
<td>0b00111</td>
<td>0b100000</td>
<td>0b011111</td>
<td>0b101110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0b11011</td>
<td>0b01101</td>
<td>0b100000</td>
<td>0b101110</td>
<td>0b101101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01001</td>
<td>0b00110</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0b01110</td>
<td>0b00111</td>
<td>0b100000</td>
<td>0b011111</td>
<td>0b101110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01100</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0b01110</td>
<td>0b10010</td>
<td>0b100000</td>
<td>0b000100</td>
<td>0b011001</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0b01110</td>
<td>0b11111</td>
<td>0b100010</td>
<td>0b001111</td>
<td>0b111111</td>
<td>-</td>
<td>-</td>
<td>0b01100</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>BLVDS_25</td>
<td>0b11111</td>
<td>0b10111</td>
<td>0b011000</td>
<td>0b111111</td>
<td>0b101111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0b11000</td>
<td>0b11110</td>
<td>0b011000</td>
<td>0b111111</td>
<td>0b001111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="table-lvds_data"><a class="header" href="#table-lvds_data">Table LVDS_DATA</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex5 table LVDS_DATA</caption>
<thead>
<tr><th>Row</th>
<th>OUTPUT_T</th>
<th>OUTPUT_C</th>
<th>TERM_T</th>
<th>TERM_C</th>
<th>LVDSBIAS</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0b000000000</td>
<td>0b000000000</td>
<td>-</td>
<td>-</td>
<td>0b000000000000</td>
</tr>

<tr><td>LVDS_25</td>
<td>0b100000000</td>
<td>0b001100011</td>
<td>0b000000000</td>
<td>0b101100011</td>
<td>0b000000001000</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>0b110000000</td>
<td>0b001000101</td>
<td>0b000000000</td>
<td>0b101100011</td>
<td>0b000000001000</td>
</tr>

<tr><td>RSDS_25</td>
<td>0b100000000</td>
<td>0b001100011</td>
<td>0b000000000</td>
<td>0b101100011</td>
<td>0b000000001000</td>
</tr>

<tr><td>HT_25</td>
<td>0b101000000</td>
<td>0b001100011</td>
<td>0b000000000</td>
<td>0b101100011</td>
<td>0b000000001000</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex5/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex5/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex5/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex5/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
