ISim log file
Running: D:\Users\Shana\Desktop\EXP6\Main_Main_sch_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Users/Shana/Desktop/EXP6/Main_Main_sch_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: For instance XLXI_18/ADC/, width 3233 of formal port S is not equal to width 33 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Main_Main_sch_tb.UUT.XLXI_14.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
