{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77368,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79687,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0263225,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0294799,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0040144,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0294799,
	"finish__design__instance__count__class:antenna_cell": 205,
	"finish__design__instance__area__class:antenna_cell": 512.992,
	"finish__design__instance__count__class:clock_buffer": 412,
	"finish__design__instance__area__class:clock_buffer": 8972.36,
	"finish__design__instance__count__class:timing_repair_buffer": 1058,
	"finish__design__instance__area__class:timing_repair_buffer": 10222.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2696.34,
	"finish__design__instance__count__class:clock_inverter": 199,
	"finish__design__instance__area__class:clock_inverter": 2240.9,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79262.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11778,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158396,
	"finish__design__instance__count": 17097,
	"finish__design__instance__area": 262303,
	"finish__timing__setup__tns": -4.18544,
	"finish__timing__setup__ws": -0.945402,
	"finish__clock__skew__setup": 0.0911446,
	"finish__clock__skew__hold": 0.0911446,
	"finish__timing__drv__max_slew_limit": -0.0147102,
	"finish__timing__drv__max_slew": 21,
	"finish__timing__drv__max_cap_limit": 0.757657,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 13,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.251527,
	"finish__power__switching__total": 0.324909,
	"finish__power__leakage__total": 1.03052e-07,
	"finish__power__total": 0.576436,
	"finish__design__io": 771,
	"finish__design__die__area": 432214,
	"finish__design__core__area": 427610,
	"finish__design__instance__count": 22784,
	"finish__design__instance__area": 269418,
	"finish__design__instance__count__stdcell": 22784,
	"finish__design__instance__area__stdcell": 269418,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.630056,
	"finish__design__instance__utilization__stdcell": 0.630056,
	"finish__design__rows": 240,
	"finish__design__rows:unithd": 240,
	"finish__design__sites": 341760,
	"finish__design__sites:unithd": 341760,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}