
Efinix Static Timing Analysis Report
Version: 2023.1.150.4.10
Date: Thu Nov 02 22:55:07 2023

Copyright (C) 2013 - 2023  Inc. All rights reserved.

Top-level Entity Name: T35_Sensor_DDR3_LCD_Test

SDC Filename: C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/T35_Sensor_DDR3_LCD_Test.sdc

Timing Model: C4
	temperature : 0C to 85C
	voltage : 1.2V +/-50mV
	speedgrade : 4
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name  Period (ns)  Frequency (MHz)    Waveform       Targets
clk_cmos        37.594         26.600     {0.000 18.797} {clk_cmos}    
hdmi_clk1x_i    20.080         49.801     {0.000 10.040} {hdmi_clk1x_i}
hdmi_clk2x_i    10.040         99.602     {0.000 5.020}  {hdmi_clk2x_i}
hdmi_clk5x_i     4.016        249.004     {1.004 3.012}  {hdmi_clk5x_i}
Axi_Clk         10.417         95.997     {0.000 5.208}  {Axi_Clk}     
tx_fastclk       5.952        168.011     {1.488 4.464}  {tx_fastclk}  
tx_slowclk      20.833         48.001     {0.000 10.416} {tx_slowclk}  

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
hdmi_clk1x_i    12.189        82.041         (R-R)
hdmi_clk2x_i     5.994       166.834         (R-R)
Axi_Clk          9.995       100.050         (R-R)
tx_slowclk      10.912        91.642         (R-R)

Geomean max period: 9.448

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  hdmi_clk1x_i     hdmi_clk1x_i        20.080            7.891           (R-R)
  hdmi_clk1x_i     hdmi_clk2x_i        10.040            7.947           (R-R)
  hdmi_clk1x_i     Axi_Clk              0.001           -1.122           (R-R)
  hdmi_clk1x_i     tx_slowclk           0.251           -3.624           (R-R)
  hdmi_clk2x_i     hdmi_clk2x_i        10.040            4.046           (R-R)
  Axi_Clk          hdmi_clk1x_i         0.001           -1.684           (R-R)
  Axi_Clk          Axi_Clk             10.417            0.422           (R-R)
  tx_slowclk       tx_slowclk          20.833            9.921           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  hdmi_clk1x_i     hdmi_clk1x_i        0.000            0.307            (R-R)
  hdmi_clk1x_i     hdmi_clk2x_i        0.000            0.330            (R-R)
  hdmi_clk1x_i     Axi_Clk             0.000            0.309            (R-R)
  hdmi_clk1x_i     tx_slowclk          0.000            0.791            (R-R)
  hdmi_clk2x_i     hdmi_clk2x_i        0.000            0.307            (R-R)
  Axi_Clk          hdmi_clk1x_i        0.000            0.307            (R-R)
  Axi_Clk          Axi_Clk             0.000            0.119            (R-R)
  tx_slowclk       tx_slowclk          0.000            0.307            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (hdmi_clk1x_i vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12|RCLK
Path End      : edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF|D               
Launch Clock  : hdmi_clk1x_i (RISE)                                               
Capture Clock : tx_slowclk (RISE)                                                 
Slack         : -3.624 (required time - arrival time)                             
Delay         : 0.817                                                             

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 3.755
--------------------------------------
End-of-path arrival time       : 8.065

Constraint                     : 0.251
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.441

Launch Clock Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
hdmi_clk1x_i                                                       inpad           0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                       inpad           0.200             0.200               2       (130,244)
hdmi_clk1x_i                                                       net             0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                        gbuf            3.790             4.310               2       (129,244)
CLKBUF__2|O                                                        gbuf            0.000             4.310             160       (129,244)
hdmi_clk1x_i~O                                                     net             0.000             4.310             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12|RCLK ram_4096x20     0.000             4.310             160       (95,2)   

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12|RDATA[10] ram_4096x20     2.820             2.820              6         (95,2) 
lcd_data[5]                                                             net             0.817             3.637              6         (95,2) 
   Routing elements:
      Manhattan distance of X:17, Y:10
edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF|D                     ff              0.118             3.755              6         (78,12)

Capture Clock Path
                        name                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================
tx_slowclk                                               inpad        0.000             0.000               0       (130,240)
tx_slowclk                                               inpad        0.200             0.200               2       (130,240)
tx_slowclk                                               net          0.320             0.520               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                              gbuf         3.790             4.310               2       (129,240)
CLKBUF__1|O                                              gbuf         0.000             4.310             229       (129,240)
tx_slowclk~O                                             net          0.000             4.310             229       (129,240)
edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[5]~FF|CLK    ff           0.000             4.310             229       (78,12)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs hdmi_clk1x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1|RCLK
Path End      : u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35|D                     
Launch Clock  : hdmi_clk1x_i (RISE)                                              
Capture Clock : hdmi_clk1x_i (RISE)                                              
Slack         : 7.891 (required time - arrival time)                             
Delay         : 9.131                                                            

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay : 12.069
---------------------------------------
End-of-path arrival time       : 16.379

Constraint                     : 20.080
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 24.270

Launch Clock Path
                              name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================
hdmi_clk1x_i                                                      inpad           0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                      inpad           0.200             0.200               2       (130,244)
hdmi_clk1x_i                                                      net             0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                       gbuf            3.790             4.310               2       (129,244)
CLKBUF__2|O                                                       gbuf            0.000             4.310             160       (129,244)
hdmi_clk1x_i~O                                                    net             0.000             4.310             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1|RCLK ram_4096x20     0.000             4.310             160       (117,2)  

Data Path
                                 name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1|RDATA[10] ram_4096x20     2.820             2.820              5         (117,2)
lcd_data[7]                                                            net             3.065             5.885              5         (117,2)
   Routing elements:
      Manhattan distance of X:85, Y:35
LUT__15412|in[0]                                                       lut             0.000             5.885              5         (32,37)
LUT__15412|out                                                         lut             0.000             5.885              5         (32,37)
n10269                                                                 net             1.843             7.728              4         (32,37)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__15419|in[2]                                                       lut             0.000             7.728              5         (38,38)
LUT__15419|out                                                         lut             0.000             7.728              3         (38,38)
n10276                                                                 net             1.874             9.602              3         (38,38)
   Routing elements: feedthru(1)
      Manhattan distance of X:2, Y:3
LUT__15424|in[1]                                                       lut             0.000             9.602              3         (40,35)
LUT__15424|out                                                         lut             0.000             9.602              5         (40,35)
n10281                                                                 net             0.452            10.054              5         (40,35)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__15426|in[3]                                                       lut             0.000            10.054              5         (37,35)
LUT__15426|out                                                         lut             0.000            10.054              4         (37,35)
n8110                                                                  net             1.897            11.951              4         (37,35)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__15438|in[2]                                                       lut             0.000            11.951              4         (36,39)
LUT__15438|out                                                         lut             0.000            11.951              2         (36,39)
u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35|D                           ff              0.118            12.069              2         (36,39)

Capture Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
hdmi_clk1x_i                                      inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                      inpad        0.200             0.200               2       (130,244)
hdmi_clk1x_i                                      net          0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                       gbuf         3.790             4.310               2       (129,244)
CLKBUF__2|O                                       gbuf         0.000             4.310             160       (129,244)
hdmi_clk1x_i~O                                    net          0.000             4.310             160       (129,244)
u_lcd_driver/r_lcd_rgb[0]~FF_frt_10_frt_35|CLK    ff           0.000             4.310             160       (36,39)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs hdmi_clk2x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_hdmi_txd0[4]~FF|CLK               
Path End      : hdmi_tx0_o[4]~FF|D                  
Launch Clock  : hdmi_clk1x_i (RISE)                 
Capture Clock : hdmi_clk2x_i (RISE)                 
Slack         : 7.947 (required time - arrival time)
Delay         : 1.573                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.973
--------------------------------------
End-of-path arrival time       : 6.283

Constraint                     : 10.040
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 14.230

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
hdmi_clk1x_i             inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i             inpad        0.200             0.200               2       (130,244)
hdmi_clk1x_i             net          0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I              gbuf         3.790             4.310               2       (129,244)
CLKBUF__2|O              gbuf         0.000             4.310             160       (129,244)
hdmi_clk1x_i~O           net          0.000             4.310             160       (129,244)
w_hdmi_txd0[4]~FF|CLK    ff           0.000             4.310             160       (40,28)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
w_hdmi_txd0[4]~FF|Q     ff          0.282             0.282              2         (40,28)
w_hdmi_txd0[4]          net         1.573             1.855              2         (40,28)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__16264|in[0]        lut         0.000             1.855              2         (44,27)
LUT__16264|out          lut         0.000             1.855              2         (44,27)
hdmi_tx0_o[4]~FF|D      ff          0.118             1.973              2         (44,27)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
hdmi_clk2x_i            inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i            inpad        0.200             0.200               2       (130,241)
hdmi_clk2x_i            net          0.320             0.520               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I             gbuf         3.790             4.310               2       (129,241)
CLKBUF__3|O             gbuf         0.000             4.310              37       (129,241)
hdmi_clk2x_i~O          net          0.000             4.310              37       (129,241)
hdmi_tx0_o[4]~FF|CLK    ff           0.000             4.310              37       (44,27)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF|CLK          
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF|D
Launch Clock  : hdmi_clk1x_i (RISE)                                                                             
Capture Clock : Axi_Clk (RISE)                                                                                  
Slack         : -1.122 (required time - arrival time)                                                           
Delay         : 0.603                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.003
--------------------------------------
End-of-path arrival time       : 5.313

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
                                         name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================
hdmi_clk1x_i                                                                              inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                                              inpad        0.200             0.200               2       (130,244)
hdmi_clk1x_i                                                                              net          0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                                               gbuf         3.790             4.310               2       (129,244)
CLKBUF__2|O                                                                               gbuf         0.000             4.310             160       (129,244)
hdmi_clk1x_i~O                                                                            net          0.000             4.310             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF|CLK    ff           0.000             4.310             160       (112,64) 

Data Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]~FF|Q                 ff          0.282             0.282              2         (112,64)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[12]                      net         0.603             0.885              2         (112,64)
   Routing elements:
      Manhattan distance of X:0, Y:2
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF|D     ff          0.118             1.003              2         (112,66)

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
Axi_Clk                                                                                               inpad        0.000             0.000                0      (130,238)
Axi_Clk                                                                                               inpad        0.200             0.200                2      (130,238)
Axi_Clk                                                                                               net          0.320             0.520                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                           gbuf         3.790             4.310                2      (129,238)
CLKBUF__0|O                                                                                           gbuf         0.000             4.310             1054      (129,238)
Axi_Clk~O                                                                                             net          0.000             4.310             1054      (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][12]~FF|CLK    ff           0.000             4.310             1054      (112,66) 

################################################################################
Path Detail Report (hdmi_clk2x_i vs hdmi_clk2x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rc_hdmi_tx~FF|CLK                   
Path End      : hdmi_tx1_o[4]~FF|D                  
Launch Clock  : hdmi_clk2x_i (RISE)                 
Capture Clock : hdmi_clk2x_i (RISE)                 
Slack         : 4.046 (required time - arrival time)
Delay         : 5.474                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay :  5.874
---------------------------------------
End-of-path arrival time       : 10.184

Constraint                     : 10.040
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 14.230

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
hdmi_clk2x_i         inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i         inpad        0.200             0.200               2       (130,241)
hdmi_clk2x_i         net          0.320             0.520               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I          gbuf         3.790             4.310               2       (129,241)
CLKBUF__3|O          gbuf         0.000             4.310              37       (129,241)
hdmi_clk2x_i~O       net          0.000             4.310              37       (129,241)
rc_hdmi_tx~FF|CLK    ff           0.000             4.310              37       (52,25)  

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
rc_hdmi_tx~FF|Q        ff          0.282             0.282              33        (52,25)
rc_hdmi_tx             net         5.474             5.756              33        (52,25)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__16268|in[1]       lut         0.000             5.756              33        (48,23)
LUT__16268|out         lut         0.000             5.756               2        (48,23)
hdmi_tx1_o[4]~FF|D     ff          0.118             5.874               2        (48,23)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
hdmi_clk2x_i            inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i            inpad        0.200             0.200               2       (130,241)
hdmi_clk2x_i            net          0.320             0.520               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I             gbuf         3.790             4.310               2       (129,241)
CLKBUF__3|O             gbuf         0.000             4.310              37       (129,241)
hdmi_clk2x_i~O          net          0.000             4.310              37       (129,241)
hdmi_tx1_o[4]~FF|CLK    ff           0.000             4.310              37       (48,23)  

################################################################################
Path Detail Report (Axi_Clk vs hdmi_clk1x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : Axi0ResetReg[2]~FF|CLK                                      
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF|SR
Launch Clock  : Axi_Clk (RISE)                                              
Capture Clock : hdmi_clk1x_i (RISE)                                         
Slack         : -1.684 (required time - arrival time)                       
Delay         : 1.030                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 4.310
+ Clock To Q + Data Path Delay : 1.565
--------------------------------------
End-of-path arrival time       : 5.875

Constraint                     : 0.001
+ Capture Clock Path Delay     : 4.310
- Clock Uncertainty            : 0.120
--------------------------------------
End-of-path required time      : 4.191

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
Axi_Clk                   inpad        0.000             0.000                0      (130,238)
Axi_Clk                   inpad        0.200             0.200                2      (130,238)
Axi_Clk                   net          0.320             0.520                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I               gbuf         3.790             4.310                2      (129,238)
CLKBUF__0|O               gbuf         0.000             4.310             1054      (129,238)
Axi_Clk~O                 net          0.000             4.310             1054      (129,238)
Axi0ResetReg[2]~FF|CLK    ff           0.000             4.310             1054      (80,78)  

Data Path
                            name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================
Axi0ResetReg[2]~FF|Q                                             ff          0.282             0.282             246        (80,78)
Axi0ResetReg[2]                                                  net         1.030             1.312             246        (80,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF|SR     ff          0.253             1.565             246        (80,79)

Capture Clock Path
                            name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================
hdmi_clk1x_i                                                     inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                     inpad        0.200             0.200               2       (130,244)
hdmi_clk1x_i                                                     net          0.320             0.520               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                      gbuf         3.790             4.310               2       (129,244)
CLKBUF__2|O                                                      gbuf         0.000             4.310             160       (129,244)
hdmi_clk1x_i~O                                                   net          0.000             4.310             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF|CLK    ff           0.000             4.310             160       (80,79)  

################################################################################
Path Detail Report (Axi_Clk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_scaler_gray/srcy_int[0]~FF|CLK                       
Path End      : u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12|RE
Launch Clock  : Axi_Clk (RISE)                                         
Capture Clock : Axi_Clk (RISE)                                         
Slack         : 0.422 (required time - arrival time)                   
Delay         : 8.923                                                  

Logic Level             :  9
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay :  9.875
---------------------------------------
End-of-path arrival time       : 14.185

Constraint                     : 10.417
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 14.607

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
Axi_Clk                             inpad        0.000             0.000                0      (130,238)
Axi_Clk                             inpad        0.200             0.200                2      (130,238)
Axi_Clk                             net          0.320             0.520                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                         gbuf         3.790             4.310                2      (129,238)
CLKBUF__0|O                         gbuf         0.000             4.310             1054      (129,238)
Axi_Clk~O                           net          0.000             4.310             1054      (129,238)
u_scaler_gray/srcy_int[0]~FF|CLK    ff           0.000             4.310             1054      (74,92)  

Data Path
                         name                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================
u_scaler_gray/srcy_int[0]~FF|Q                          ff              0.282             0.282              17        (74,92) 
u_scaler_gray/srcy_int[0]                               net             1.018             1.300              17        (74,92) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__15625|in[1]                                        lut             0.000             1.300              17        (74,95) 
LUT__15625|out                                          lut             0.000             1.300               7        (74,95) 
n10363                                                  net             0.497             1.797               7        (74,95) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__15629|in[2]                                        lut             0.000             1.797               7        (74,98) 
LUT__15629|out                                          lut             0.000             1.797               5        (74,98) 
n10367                                                  net             1.425             3.222               5        (74,98) 
   Routing elements:
      Manhattan distance of X:8, Y:2
LUT__15654|in[0]                                        lut             0.000             3.222               5        (66,100)
LUT__15654|out                                          lut             0.000             3.222               2        (66,100)
n10392                                                  net             1.301             4.523               2        (66,100)
   Routing elements:
      Manhattan distance of X:4, Y:7
LUT__15655|in[0]                                        lut             0.000             4.523               2        (70,107)
LUT__15655|out                                          lut             0.000             4.523               2        (70,107)
n10393                                                  net             0.593             5.116               2        (70,107)
   Routing elements:
      Manhattan distance of X:0, Y:13
LUT__15656|in[1]                                        lut             0.000             5.116               2        (70,94) 
LUT__15656|out                                          lut             0.000             5.116               2        (70,94) 
n10394                                                  net             0.637             5.753               2        (70,94) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__15665|in[0]                                        lut             0.000             5.753               2        (70,93) 
LUT__15665|out                                          lut             0.000             5.753               3        (70,93) 
n10403                                                  net             0.604             6.357               3        (70,93) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__15680|in[0]                                        lut             0.000             6.357               3        (70,90) 
LUT__15680|out                                          lut             0.000             6.357              69        (70,90) 
n197                                                    net             1.342             7.699              69        (70,90) 
   Routing elements:
      Manhattan distance of X:3, Y:49
LUT__15686|in[3]                                        lut             0.000             7.699              69        (67,41) 
LUT__15686|out                                          lut             0.000             7.699              33        (67,41) 
u_afifo_buf/u_efx_fifo_top/rd_en_int                    net             0.599             8.298              33        (67,41) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__15751|in[2]                                        lut             0.000             8.298              33        (66,41) 
LUT__15751|out                                          lut             0.000             8.298               9        (66,41) 
n2104                                                   net             0.907             9.205               9        (66,41) 
   Routing elements:
      Manhattan distance of X:37, Y:39
u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12|RE ram_4096x20     0.670             9.875               9        (29,2)  

Capture Clock Path
                          name                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================
Axi_Clk                                                   inpad           0.000             0.000                0      (130,238)
Axi_Clk                                                   inpad           0.200             0.200                2      (130,238)
Axi_Clk                                                   net             0.320             0.520                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                               gbuf            3.790             4.310                2      (129,238)
CLKBUF__0|O                                               gbuf            0.000             4.310             1054      (129,238)
Axi_Clk~O                                                 net             0.000             4.310             1054      (129,238)
u_afifo_buf/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12|RCLK ram_4096x20     0.000             4.310             1054      (29,2)   

################################################################################
Path Detail Report (tx_slowclk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/curr_state[3]~FF|CLK                 
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|CE
Launch Clock  : tx_slowclk (RISE)                                                 
Capture Clock : tx_slowclk (RISE)                                                 
Slack         : 9.921 (required time - arrival time)                              
Delay         : 10.335                                                            

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        :  4.310
+ Clock To Q + Data Path Delay : 10.792
---------------------------------------
End-of-path arrival time       : 15.102

Constraint                     : 20.833
+ Capture Clock Path Delay     :  4.310
- Clock Uncertainty            :  0.120
---------------------------------------
End-of-path required time      : 25.023

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
tx_slowclk                                           inpad        0.000             0.000               0       (130,240)
tx_slowclk                                           inpad        0.200             0.200               2       (130,240)
tx_slowclk                                           net          0.320             0.520               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                          gbuf         3.790             4.310               2       (129,240)
CLKBUF__1|O                                          gbuf         0.000             4.310             229       (129,240)
tx_slowclk~O                                         net          0.000             4.310             229       (129,240)
edb_top_inst/la0/la_biu_inst/curr_state[3]~FF|CLK    ff           0.000             4.310             229       (44,148) 

Data Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
edb_top_inst/la0/la_biu_inst/curr_state[3]~FF|Q                        ff          0.282             0.282              14        (44,148)
edb_top_inst/la0/la_biu_inst/curr_state[3]                             net         3.850             4.132              14        (44,148)
   Routing elements:
      Manhattan distance of X:7, Y:1
edb_top_inst/LUT__3294|in[3]                                           lut         0.000             4.132              14        (37,149)
edb_top_inst/LUT__3294|out                                             lut         0.000             4.132              15        (37,149)
edb_top_inst/la0/la_biu_inst/n1993                                     net         0.923             5.055              15        (37,149)
   Routing elements:
      Manhattan distance of X:3, Y:9
edb_top_inst/LUT__3296|in[3]                                           lut         0.000             5.055              15        (34,158)
edb_top_inst/LUT__3296|out                                             lut         0.000             5.055               3        (34,158)
edb_top_inst/n2126                                                     net         2.256             7.311               3        (34,158)
   Routing elements:
      Manhattan distance of X:11, Y:3
edb_top_inst/LUT__3300|in[2]                                           lut         0.000             7.311               3        (45,161)
edb_top_inst/LUT__3300|out                                             lut         0.000             7.311              27        (45,161)
edb_top_inst/ceg_net355                                                net         3.306            10.617              27        (45,161)
   Routing elements:
      Manhattan distance of X:3, Y:11
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|CE     ff          0.175            10.792              27        (42,172)

Capture Clock Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
tx_slowclk                                                             inpad        0.000             0.000               0       (130,240)
tx_slowclk                                                             inpad        0.200             0.200               2       (130,240)
tx_slowclk                                                             net          0.320             0.520               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                            gbuf         3.790             4.310               2       (129,240)
CLKBUF__1|O                                                            gbuf         0.000             4.310             229       (129,240)
tx_slowclk~O                                                           net          0.000             4.310             229       (129,240)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|CLK    ff           0.000             4.310             229       (42,172) 

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (Axi_Clk vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/rfifo_wdata[2]~FF|CLK                                      
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12|WDATA[17]
Launch Clock  : Axi_Clk (RISE)                                                         
Capture Clock : Axi_Clk (RISE)                                                         
Slack         : 0.119 (arrival time - required time)                                   
Delay         : 0.170                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 2.334

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
Axi_Clk                              inpad        0.000             0.000                0      (130,238)
Axi_Clk                              inpad        0.100             0.100                2      (130,238)
Axi_Clk                              net          0.160             0.260                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                          gbuf         1.895             2.155                2      (129,238)
CLKBUF__0|O                          gbuf         0.000             2.155             1054      (129,238)
Axi_Clk~O                            net          0.000             2.155             1054      (129,238)
u_axi4_ctrl/rfifo_wdata[2]~FF|CLK    ff           0.000             2.155             1054      (124,11) 

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
u_axi4_ctrl/rfifo_wdata[2]~FF|Q                                         ff               0.141            0.141              2         (124,11)
u_axi4_ctrl/rfifo_wdata[2]                                              net              0.170            0.311              2         (124,11)
   Routing elements:
      Manhattan distance of X:1, Y:9
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12|WDATA[17] ram_4096x20     -0.132            0.179              2         (123,2) 

Capture Clock Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
Axi_Clk                                                            inpad           0.000             0.000                0      (130,238)
Axi_Clk                                                            inpad           0.100             0.100                2      (130,238)
Axi_Clk                                                            net             0.160             0.260                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                        gbuf            1.895             2.155                2      (129,238)
CLKBUF__0|O                                                        gbuf            0.000             2.155             1054      (129,238)
Axi_Clk~O                                                          net             0.000             2.155             1054      (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12|WCLK ram_4096x20     0.000             2.155             1054      (123,2)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs hdmi_clk1x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25|CLK
Path End      : w_hdmi_txd1[8]~FF|D                                  
Launch Clock  : hdmi_clk1x_i (RISE)                                  
Capture Clock : hdmi_clk1x_i (RISE)                                  
Slack         : 0.307 (arrival time - required time)                 
Delay         : 0.226                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                        name                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================
hdmi_clk1x_i                                             inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                             inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i                                             net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                              gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O                                              gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O                                           net          0.000             2.155             160       (129,244)
u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25|CLK    ff           0.000             2.155             160       (30,42)  

Data Path
                          name                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================
u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25|Q          ff          0.141             0.141              5         (30,42)
u_lcd_driver/r_lcd_rgb[0]~FF_frt_16_frt_21_frt_25_q_pinv     net         0.226             0.367              5         (30,42)
   Routing elements:
      Manhattan distance of X:0, Y:1
w_hdmi_txd1[8]~FF|D                                          ff          0.000             0.367              5         (30,41)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
hdmi_clk1x_i             inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i             inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i             net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I              gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O              gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O           net          0.000             2.155             160       (129,244)
w_hdmi_txd1[8]~FF|CLK    ff           0.000             2.155             160       (30,41)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs hdmi_clk2x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : w_hdmi_txd0[8]~FF|CLK               
Path End      : r_hdmi_tx0_o[8]~FF|D                
Launch Clock  : hdmi_clk1x_i (RISE)                 
Capture Clock : hdmi_clk2x_i (RISE)                 
Slack         : 0.330 (arrival time - required time)
Delay         : 0.249                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.390
--------------------------------------
End-of-path arrival time       : 2.545

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
hdmi_clk1x_i             inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i             inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i             net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I              gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O              gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O           net          0.000             2.155             160       (129,244)
w_hdmi_txd0[8]~FF|CLK    ff           0.000             2.155             160       (30,35)  

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
w_hdmi_txd0[8]~FF|Q      ff          0.141             0.141              2         (30,35)
w_hdmi_txd0[8]           net         0.249             0.390              2         (30,35)
   Routing elements:
      Manhattan distance of X:0, Y:4
r_hdmi_tx0_o[8]~FF|D     ff          0.000             0.390              2         (30,31)

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
hdmi_clk2x_i              inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i              inpad        0.100             0.100               2       (130,241)
hdmi_clk2x_i              net          0.160             0.260               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I               gbuf         1.895             2.155               2       (129,241)
CLKBUF__3|O               gbuf         0.000             2.155              37       (129,241)
hdmi_clk2x_i~O            net          0.000             2.155              37       (129,241)
r_hdmi_tx0_o[8]~FF|CLK    ff           0.000             2.155              37       (30,31)  

################################################################################
Path Detail Report (hdmi_clk1x_i vs Axi_Clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK          
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|D
Launch Clock  : hdmi_clk1x_i (RISE)                                                                            
Capture Clock : Axi_Clk (RISE)                                                                                 
Slack         : 0.309 (arrival time - required time)                                                           
Delay         : 0.228                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.369
--------------------------------------
End-of-path arrival time       : 2.524

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
hdmi_clk1x_i                                                                             inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                                             inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i                                                                             net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                                              gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O                                                                              gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O                                                                           net          0.000             2.155             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             2.155             160       (120,51) 

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|Q                 ff          0.141             0.141              2         (120,51)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]                      net         0.228             0.369              2         (120,51)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|D     ff          0.000             0.369              2         (122,51)

Capture Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
Axi_Clk                                                                                              inpad        0.000             0.000                0      (130,238)
Axi_Clk                                                                                              inpad        0.100             0.100                2      (130,238)
Axi_Clk                                                                                              net          0.160             0.260                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                                          gbuf         1.895             2.155                2      (129,238)
CLKBUF__0|O                                                                                          gbuf         0.000             2.155             1054      (129,238)
Axi_Clk~O                                                                                            net          0.000             2.155             1054      (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF|CLK    ff           0.000             2.155             1054      (122,51) 

################################################################################
Path Detail Report (hdmi_clk1x_i vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                                      
Path End      : edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF|D
Launch Clock  : hdmi_clk1x_i (RISE)                                
Capture Clock : tx_slowclk (RISE)                                  
Slack         : 0.791 (arrival time - required time)               
Delay         : 0.710                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.851
--------------------------------------
End-of-path arrival time       : 3.006

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
hdmi_clk1x_i      inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i      inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i      net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I       gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O       gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O    net          0.000             2.155             160       (129,244)
lcd_de~FF|CLK     ff           0.000             2.155             160       (36,48)  

Data Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
lcd_de~FF|Q                                             ff          0.141             0.141              48        (36,48)
lcd_de                                                  net         0.710             0.851              48        (36,48)
   Routing elements:
      Manhattan distance of X:4, Y:5
edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF|D     ff          0.000             0.851              48        (32,53)

Capture Clock Path
                        name                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================
tx_slowclk                                               inpad        0.000             0.000               0       (130,240)
tx_slowclk                                               inpad        0.100             0.100               2       (130,240)
tx_slowclk                                               net          0.160             0.260               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                              gbuf         1.895             2.155               2       (129,240)
CLKBUF__1|O                                              gbuf         0.000             2.155             229       (129,240)
tx_slowclk~O                                             net          0.000             2.155             229       (129,240)
edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF|CLK    ff           0.000             2.155             229       (32,53)  

################################################################################
Path Detail Report (hdmi_clk2x_i vs hdmi_clk2x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_hdmi_tx1_o[6]~FF|CLK              
Path End      : hdmi_tx1_o[1]~FF|D                  
Launch Clock  : hdmi_clk2x_i (RISE)                 
Capture Clock : hdmi_clk2x_i (RISE)                 
Slack         : 0.307 (arrival time - required time)
Delay         : 0.226                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
hdmi_clk2x_i              inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i              inpad        0.100             0.100               2       (130,241)
hdmi_clk2x_i              net          0.160             0.260               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I               gbuf         1.895             2.155               2       (129,241)
CLKBUF__3|O               gbuf         0.000             2.155              37       (129,241)
hdmi_clk2x_i~O            net          0.000             2.155              37       (129,241)
r_hdmi_tx1_o[6]~FF|CLK    ff           0.000             2.155              37       (18,23)  

Data Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
r_hdmi_tx1_o[6]~FF|Q     ff          0.141             0.141              2         (18,23)
r_hdmi_tx1_o[6]          net         0.226             0.367              2         (18,23)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__16265|in[3]         lut         0.000             0.367              2         (18,22)
LUT__16265|out           lut         0.000             0.367              2         (18,22)
hdmi_tx1_o[1]~FF|D       ff          0.000             0.367              2         (18,22)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
hdmi_clk2x_i            inpad        0.000             0.000               0       (130,241)
hdmi_clk2x_i            inpad        0.100             0.100               2       (130,241)
hdmi_clk2x_i            net          0.160             0.260               2       (130,241)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__3|I             gbuf         1.895             2.155               2       (129,241)
CLKBUF__3|O             gbuf         0.000             2.155              37       (129,241)
hdmi_clk2x_i~O          net          0.000             2.155              37       (129,241)
hdmi_tx1_o[1]~FF|CLK    ff           0.000             2.155              37       (18,22)  

################################################################################
Path Detail Report (Axi_Clk vs hdmi_clk1x_i)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK         
Path End      : u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D
Launch Clock  : Axi_Clk (RISE)                                                                                
Capture Clock : hdmi_clk1x_i (RISE)                                                                           
Slack         : 0.307 (arrival time - required time)                                                          
Delay         : 0.226                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
Axi_Clk                                                                                  inpad        0.000             0.000                0      (130,238)
Axi_Clk                                                                                  inpad        0.100             0.100                2      (130,238)
Axi_Clk                                                                                  net          0.160             0.260                2      (130,238)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__0|I                                                                              gbuf         1.895             2.155                2      (129,238)
CLKBUF__0|O                                                                              gbuf         0.000             2.155             1054      (129,238)
Axi_Clk~O                                                                                net          0.000             2.155             1054      (129,238)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             2.155             1054      (108,64) 

Data Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|Q                ff          0.141             0.141              2         (108,64)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]                     net         0.226             0.367              2         (108,64)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|D     ff          0.000             0.367              2         (110,64)

Capture Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
hdmi_clk1x_i                                                                                        inpad        0.000             0.000               0       (130,244)
hdmi_clk1x_i                                                                                        inpad        0.100             0.100               2       (130,244)
hdmi_clk1x_i                                                                                        net          0.160             0.260               2       (130,244)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__2|I                                                                                         gbuf         1.895             2.155               2       (129,244)
CLKBUF__2|O                                                                                         gbuf         0.000             2.155             160       (129,244)
hdmi_clk1x_i~O                                                                                      net          0.000             2.155             160       (129,244)
u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF|CLK    ff           0.000             2.155             160       (110,64) 

################################################################################
Path Detail Report (tx_slowclk vs tx_slowclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF|CLK
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF|D          
Launch Clock  : tx_slowclk (RISE)                                                            
Capture Clock : tx_slowclk (RISE)                                                            
Slack         : 0.307 (arrival time - required time)                                         
Delay         : 0.226                                                                        

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.155
+ Clock To Q + Data Path Delay : 0.367
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 2.155
+ Clock Uncertainty            : 0.060
--------------------------------------
End-of-path required time      : 2.215

Launch Clock Path
                                    name                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================
tx_slowclk                                                                       inpad        0.000             0.000               0       (130,240)
tx_slowclk                                                                       inpad        0.100             0.100               2       (130,240)
tx_slowclk                                                                       net          0.160             0.260               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                                      gbuf         1.895             2.155               2       (129,240)
CLKBUF__1|O                                                                      gbuf         0.000             2.155             229       (129,240)
tx_slowclk~O                                                                     net          0.000             2.155             229       (129,240)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF|CLK    ff           0.000             2.155             229       (22,174) 

Data Path
                                   name                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF|Q     ff          0.141             0.141              3         (22,174)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]          net         0.226             0.367              3         (22,174)
   Routing elements:
      Manhattan distance of X:2, Y:0
edb_top_inst/LUT__3354|in[3]                                                    lut         0.000             0.367              3         (24,174)
edb_top_inst/LUT__3354|out                                                      lut         0.000             0.367              2         (24,174)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF|D             ff          0.000             0.367              2         (24,174)

Capture Clock Path
                                name                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================
tx_slowclk                                                               inpad        0.000             0.000               0       (130,240)
tx_slowclk                                                               inpad        0.100             0.100               2       (130,240)
tx_slowclk                                                               net          0.160             0.260               2       (130,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
CLKBUF__1|I                                                              gbuf         1.895             2.155               2       (129,240)
CLKBUF__1|O                                                              gbuf         0.000             2.155             229       (129,240)
tx_slowclk~O                                                             net          0.000             2.155             229       (129,240)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF|CLK    ff           0.000             2.155             229       (24,174) 

---------- Path Details for Min Critical Paths (end) ---------------

