
*** Running vivado
    with args -log system_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_design_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1247.273 ; gain = 298.934 ; free physical = 497 ; free virtual = 11213
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1279.289 ; gain = 32.008 ; free physical = 493 ; free virtual = 11210
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 165df08c2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15c2bdbee

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 139 ; free virtual = 10873

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 15c2bdbee

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 139 ; free virtual = 10873

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18 unconnected nets.
INFO: [Opt 31-11] Eliminated 89 unconnected cells.
Phase 3 Sweep | Checksum: 1e5cafe4c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 138 ; free virtual = 10873

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 138 ; free virtual = 10873
Ending Logic Optimization Task | Checksum: 1e5cafe4c

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 138 ; free virtual = 10873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e5cafe4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1618.836 ; gain = 0.000 ; free physical = 138 ; free virtual = 10872
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.836 ; gain = 371.555 ; free physical = 138 ; free virtual = 10872
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1650.852 ; gain = 0.000 ; free physical = 133 ; free virtual = 10869
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.runs/impl_1/system_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.852 ; gain = 0.000 ; free physical = 108 ; free virtual = 10860
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.852 ; gain = 0.000 ; free physical = 108 ; free virtual = 10860

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1653.852 ; gain = 0.000 ; free physical = 108 ; free virtual = 10860

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1653.852 ; gain = 0.000 ; free physical = 108 ; free virtual = 10859
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b16a2d8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10859

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 19240ebab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10858

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 19240ebab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.859 ; gain = 27.008 ; free physical = 107 ; free virtual = 10858
Phase 1.2.1 Place Init Design | Checksum: 10caaebe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852
Phase 1.2 Build Placer Netlist Model | Checksum: 10caaebe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 10caaebe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852
Phase 1 Placer Initialization | Checksum: 10caaebe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 10caaebe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: b16a2d8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.508 ; gain = 45.656 ; free physical = 100 ; free virtual = 10852
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1699.508 ; gain = 0.000 ; free physical = 98 ; free virtual = 10852
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1700.508 ; gain = 0.996 ; free physical = 94 ; free virtual = 10847
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1700.508 ; gain = 0.000 ; free physical = 94 ; free virtual = 10847
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1700.508 ; gain = 0.000 ; free physical = 94 ; free virtual = 10847
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 98566580 ConstDB: 0 ShapeSum: 1913c80f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8a82de2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1867.250 ; gain = 166.742 ; free physical = 50 ; free virtual = 10647

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e8a82de2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1869.250 ; gain = 168.742 ; free physical = 50 ; free virtual = 10647

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e8a82de2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1885.250 ; gain = 184.742 ; free physical = 52 ; free virtual = 10632

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e8a82de2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1885.250 ; gain = 184.742 ; free physical = 52 ; free virtual = 10632
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 3c7507fa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 52 ; free virtual = 10619
Phase 2 Router Initialization | Checksum: 3c7507fa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 52 ; free virtual = 10619

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 51 ; free virtual = 10618

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4.1 Global Iteration 0 | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4.2 Global Iteration 1 | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4.3 Global Iteration 2 | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4.4 Global Iteration 3 | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4.5 Global Iteration 4 | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 4 Rip-up And Reroute | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 5.1 Delay CleanUp | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 5 Delay and Skew Optimization | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 6.1 Hold Fix Iter | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631
Phase 6 Post Hold Fix | Checksum: b663ebe9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b663ebe9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1895.109 ; gain = 194.602 ; free physical = 64 ; free virtual = 10631

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b663ebe9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1897.109 ; gain = 196.602 ; free physical = 62 ; free virtual = 10628

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b663ebe9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1897.109 ; gain = 196.602 ; free physical = 62 ; free virtual = 10628

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: b663ebe9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1897.109 ; gain = 196.602 ; free physical = 62 ; free virtual = 10628
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1897.109 ; gain = 196.602 ; free physical = 62 ; free virtual = 10628

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1897.113 ; gain = 196.605 ; free physical = 62 ; free virtual = 10628
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1897.113 ; gain = 0.000 ; free physical = 60 ; free virtual = 10629
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.runs/impl_1/system_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2248.047 ; gain = 342.934 ; free physical = 58 ; free virtual = 10221
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 09:33:44 2016...
