

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Wed Nov  3 22:45:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      274|      274|  1.096 us|  1.096 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2_fu_204  |load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2  |      174|      174|  0.696 us|  0.696 us|  174|  174|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_365_3_fu_229                   |load_graph_Pipeline_VITIS_LOOP_365_3                   |       83|       83|  0.332 us|  0.332 us|   83|   83|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      92|    212|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     144|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     236|    526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2_fu_204  |load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2  |        0|   0|  33|  137|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_365_3_fu_229                   |load_graph_Pipeline_VITIS_LOOP_365_3                   |        0|   0|  59|   75|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                             |                                                       |        0|   0|  92|  212|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  93|         19|    1|         19|
    |m_axi_mem_ARADDR    |  26|          5|   64|        320|
    |m_axi_mem_ARBURST   |  14|          3|    2|          6|
    |m_axi_mem_ARCACHE   |  14|          3|    4|         12|
    |m_axi_mem_ARID      |  14|          3|    1|          3|
    |m_axi_mem_ARLEN     |  26|          5|   32|        160|
    |m_axi_mem_ARLOCK    |  14|          3|    2|          6|
    |m_axi_mem_ARPROT    |  14|          3|    3|          9|
    |m_axi_mem_ARQOS     |  14|          3|    4|         12|
    |m_axi_mem_ARREGION  |  14|          3|    4|         12|
    |m_axi_mem_ARSIZE    |  14|          3|    3|          9|
    |m_axi_mem_ARUSER    |  14|          3|    1|          3|
    |m_axi_mem_ARVALID   |  20|          4|    1|          4|
    |m_axi_mem_RREADY    |  14|          3|    1|          3|
    |mem_blk_n_AR        |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 314|         65|  124|        580|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  18|   0|   18|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_365_3_fu_229_ap_start_reg                   |   1|   0|    1|          0|
    |trunc_ln3_reg_290                                                              |  62|   0|   62|          0|
    |trunc_ln_reg_280                                                               |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 144|   0|  144|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                               load_graph|  return value|
|m_axi_mem_AWVALID                                 |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWREADY                                 |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWADDR                                  |  out|   64|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWID                                    |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWLEN                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWSIZE                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWBURST                                 |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWLOCK                                  |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWCACHE                                 |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWPROT                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWQOS                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWREGION                                |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_AWUSER                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WVALID                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WREADY                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WDATA                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_WSTRB                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_WLAST                                   |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WID                                     |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_WUSER                                   |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARVALID                                 |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARREADY                                 |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARADDR                                  |  out|   64|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARID                                    |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARLEN                                   |  out|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARSIZE                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARBURST                                 |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARLOCK                                  |  out|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARCACHE                                 |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARPROT                                  |  out|    3|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARQOS                                   |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARREGION                                |  out|    4|       m_axi|                                      mem|       pointer|
|m_axi_mem_ARUSER                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RVALID                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RREADY                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RDATA                                   |   in|   32|       m_axi|                                      mem|       pointer|
|m_axi_mem_RLAST                                   |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RID                                     |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RUSER                                   |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_RRESP                                   |   in|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_BVALID                                  |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BREADY                                  |  out|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BRESP                                   |   in|    2|       m_axi|                                      mem|       pointer|
|m_axi_mem_BID                                     |   in|    1|       m_axi|                                      mem|       pointer|
|m_axi_mem_BUSER                                   |   in|    1|       m_axi|                                      mem|       pointer|
|node_feature_in                                   |   in|   64|     ap_none|                          node_feature_in|        scalar|
|edge_list_in                                      |   in|   64|     ap_none|                             edge_list_in|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address1  |  out|    7|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_we1       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_d1        |  out|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_8|         array|
|edge_list_address1                                |  out|   10|   ap_memory|                                edge_list|         array|
|edge_list_ce1                                     |  out|    1|   ap_memory|                                edge_list|         array|
|edge_list_we1                                     |  out|    1|   ap_memory|                                edge_list|         array|
|edge_list_d1                                      |  out|   32|   ap_memory|                                edge_list|         array|
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

