{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560791776235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560791776236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 22:16:16 2019 " "Processing started: Mon Jun 17 22:16:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560791776236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560791776236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560791776237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560791776456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560791776551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560791776551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560791776615 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] part2.v(3) " "Output port \"LEDR\[17..8\]\" at part2.v(3) has no driver" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1560791776617 "|part2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560791776943 "|part2|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560791776943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560791777125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560791777125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560791777185 "|part2|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560791777185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560791777185 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560791777185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560791777185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560791777185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560791777194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 22:16:17 2019 " "Processing ended: Mon Jun 17 22:16:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560791777194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560791777194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560791777194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560791777194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560791778909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560791778910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 22:16:18 2019 " "Processing started: Mon Jun 17 22:16:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560791778910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560791778910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part2 -c part2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560791778910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560791778938 ""}
{ "Info" "0" "" "Project  = part2" {  } {  } 0 0 "Project  = part2" 0 0 "Fitter" 0 0 1560791778939 ""}
{ "Info" "0" "" "Revision = part2" {  } {  } 0 0 "Revision = part2" 0 0 "Fitter" 0 0 1560791778940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1560791779025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part2 EP2C20F256C7 " "Selected device EP2C20F256C7 for design \"part2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560791779030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560791779068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560791779068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560791779280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560791779296 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_R20 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_R20" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779635 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_R19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_R19" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_U19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_U19" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_Y19 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_Y19" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_T18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_T18" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_V19 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_V19" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_Y18 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_Y18" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_U18 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_U18" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_R18 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_R18" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_R17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_R17" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 3 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779636 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_L22 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_L22" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779637 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_L21 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_L21" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_M22 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_M22" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_V12 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_V12" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_W12 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_W12" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_U12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_U12" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_U11 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_U11" {  } { { "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/omar/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/omar/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "part2.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/part2.v" 2 0 0 } } { "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/omar/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/omar/Desktop/FPGA/labs_performed/lab1/part2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560791779638 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560791779656 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1560791779656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 18 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 18 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560791779756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 22:16:19 2019 " "Processing ended: Mon Jun 17 22:16:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560791779756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560791779756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560791779756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560791779756 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 18 s " "Quartus II Full Compilation was unsuccessful. 20 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560791779839 ""}
