{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651712053929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712053934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:54:13 2022 " "Processing started: Wed May 04 20:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712053934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712053934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712053934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651712054639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651712054639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16_sefunmi " "Found entity 1: decoder4to16_sefunmi" {  } { { "decoder4to16_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/decoder4to16_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_sefunmi " "Found entity 1: controlUnit_sefunmi" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputregister_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file outputregister_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputRegister_sefunmi " "Found entity 1: outputRegister_sefunmi" {  } { { "outputRegister_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/outputRegister_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputregister_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file inputregister_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputRegister_sefunmi " "Found entity 1: inputRegister_sefunmi" {  } { { "inputRegister_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/inputRegister_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shifter_sefunmi.v(16) " "Verilog HDL warning at shifter_sefunmi.v(16): extended using \"x\" or \"z\"" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_sefunmi " "Found entity 1: shifter_sefunmi" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_sefunmi.v(22) " "Verilog HDL warning at alu_sefunmi.v(22): extended using \"x\" or \"z\"" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sefunmi " "Found entity 1: alu_sefunmi" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seq_mult_sefunmi.v(22) " "Verilog HDL information at seq_mult_sefunmi.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_mult_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file seq_mult_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_mult_sefunmi " "Found entity 1: seq_mult_sefunmi" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "functionUnit_sefunmi.v(18) " "Verilog HDL warning at functionUnit_sefunmi.v(18): extended using \"x\" or \"z\"" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunit_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file functionunit_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 functionUnit_sefunmi " "Found entity 1: functionUnit_sefunmi" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5top.v 1 1 " "Found 1 design units, including 1 entities, in source file project5top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project5Top " "Found entity 1: project5Top" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651712064751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_as_r shifter_sefunmi.v(12) " "Verilog HDL Implicit Net warning at shifter_sefunmi.v(12): created implicit net for \"a_as_r\"" {  } { { "shifter_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064751 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(12) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(12): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(13) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(13): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "functionUnit_sefunmi.v(14) " "Verilog HDL Instantiation warning at functionUnit_sefunmi.v(14): instance has no name" {  } { { "functionUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651712064767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project5Top " "Elaborating entity \"project5Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651712064808 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 project5Top.v(18) " "Output port \"HEX5\" at project5Top.v(18) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 project5Top.v(19) " "Output port \"HEX4\" at project5Top.v(19) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED project5Top.v(24) " "Output port \"LED\" at project5Top.v(24) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651712064809 "|project5Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonpressed buttonpressed:EBP " "Elaborating entity \"buttonpressed\" for hierarchy \"buttonpressed:EBP\"" {  } { { "project5Top.v" "EBP" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit_sefunmi controlUnit_sefunmi:CU " "Elaborating entity \"controlUnit_sefunmi\" for hierarchy \"controlUnit_sefunmi:CU\"" {  } { { "project5Top.v" "CU" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controlUnit_sefunmi.v(41) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(41): truncated value with size 32 to match size of target (5)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(51) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(51): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(51) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(51): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(52) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(52): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(53) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(53): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(53) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(53): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(54) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(54): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "events_in controlUnit_sefunmi.v(55) " "Verilog HDL Always Construct warning at controlUnit_sefunmi.v(55): variable \"events_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651712064814 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(55) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(55): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(56) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(56): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(57) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(57): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controlUnit_sefunmi.v(58) " "Verilog HDL assignment warning at controlUnit_sefunmi.v(58): truncated value with size 4 to match size of target (3)" {  } { { "controlUnit_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064815 "|project5Top|controlUnit_sefunmi:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputRegister_sefunmi inputRegister_sefunmi:REGO " "Elaborating entity \"inputRegister_sefunmi\" for hierarchy \"inputRegister_sefunmi:REGO\"" {  } { { "project5Top.v" "REGO" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionUnit_sefunmi functionUnit_sefunmi:FU " "Elaborating entity \"functionUnit_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\"" {  } { { "project5Top.v" "FU" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sefunmi functionUnit_sefunmi:FU\|alu_sefunmi:comb_3 " "Elaborating entity \"alu_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|alu_sefunmi:comb_3\"" {  } { { "functionUnit_sefunmi.v" "comb_3" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_sefunmi.v(10) " "Verilog HDL assignment warning at alu_sefunmi.v(10): truncated value with size 32 to match size of target (8)" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 "|project5Top|functionUnit_sefunmi:FU|alu_sefunmi:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_sefunmi.v(11) " "Verilog HDL assignment warning at alu_sefunmi.v(11): truncated value with size 32 to match size of target (8)" {  } { { "alu_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064819 "|project5Top|functionUnit_sefunmi:FU|alu_sefunmi:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_sefunmi functionUnit_sefunmi:FU\|shifter_sefunmi:comb_4 " "Elaborating entity \"shifter_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|shifter_sefunmi:comb_4\"" {  } { { "functionUnit_sefunmi.v" "comb_4" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_mult_sefunmi functionUnit_sefunmi:FU\|seq_mult_sefunmi:comb_5 " "Elaborating entity \"seq_mult_sefunmi\" for hierarchy \"functionUnit_sefunmi:FU\|seq_mult_sefunmi:comb_5\"" {  } { { "functionUnit_sefunmi.v" "comb_5" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 seq_mult_sefunmi.v(34) " "Verilog HDL assignment warning at seq_mult_sefunmi.v(34): truncated value with size 32 to match size of target (5)" {  } { { "seq_mult_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 "|project5Top|functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:bit30 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:bit30\"" {  } { { "project5Top.v" "bit30" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16_sefunmi hex_display:bit30\|decoder4to16_sefunmi:DUT1 " "Elaborating entity \"decoder4to16_sefunmi\" for hierarchy \"hex_display:bit30\|decoder4to16_sefunmi:DUT1\"" {  } { { "hex_display.v" "DUT1" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712064827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651712065525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651712066384 "|project5Top|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651712066384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651712066466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651712066964 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg " "Generated suppressed messages file C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712066997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651712067116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651712067116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651712067173 "|project5Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651712067173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "393 " "Implemented 393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651712067174 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651712067174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651712067174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651712067174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:54:27 2022 " "Processing ended: Wed May 04 20:54:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712067195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651712067195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651712068532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712068539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:54:28 2022 " "Processing started: Wed May 04 20:54:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712068539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651712068539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project5 -c Project5Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651712068539 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651712068708 ""}
{ "Info" "0" "" "Project  = Project5" {  } {  } 0 0 "Project  = Project5" 0 0 "Fitter" 0 0 1651712068708 ""}
{ "Info" "0" "" "Revision = Project5Top" {  } {  } 0 0 "Revision = Project5Top" 0 0 "Fitter" 0 0 1651712068708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651712068844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651712068845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project5Top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Project5Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651712068851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651712068910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651712068910 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651712069494 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651712069534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651712069901 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651712080873 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 77 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 77 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651712081005 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651712081005 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712081006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651712081010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651712081011 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651712081012 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651712081012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651712081012 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651712081013 ""}
{ "Info" "ISTA_SDC_FOUND" "project5Top.sdc " "Reading SDC File: 'project5Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651712082167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 12 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at project5Top.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651712082167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock project5Top.sdc 12 Argument <targets> is not an object ID " "Ignored create_clock at project5Top.sdc(12): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712082167 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 13 altera_reserved_tdi port " "Ignored filter at project5Top.sdc(13): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651712082183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 13 altera_reserved_tck clock " "Ignored filter at project5Top.sdc(13): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651712082183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at project5Top.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712082183 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at project5Top.sdc(13): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 14 altera_reserved_tms port " "Ignored filter at project5Top.sdc(14): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651712082183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 14 Argument <targets> is an empty collection " "Ignored set_input_delay at project5Top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712082184 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 14 Argument -clock is not an object ID " "Ignored set_input_delay at project5Top.sdc(14): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 15 altera_reserved_tdo port " "Ignored filter at project5Top.sdc(15): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651712082184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay project5Top.sdc 15 Argument <targets> is an empty collection " "Ignored set_output_delay at project5Top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712082184 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay project5Top.sdc 15 Argument -clock is not an object ID " "Ignored set_output_delay at project5Top.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651712082184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651712082185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651712082187 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651712082188 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651712082188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651712082188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651712082188 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651712082188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651712082208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651712082209 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651712082209 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712082301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651712088334 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651712088751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712090658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651712092590 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651712093584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712093584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651712095942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651712103746 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651712103746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651712104495 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651712104495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651712104495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712104500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651712108862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651712108941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651712111187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651712111187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651712112040 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651712116003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.fit.smsg " "Generated suppressed messages file C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651712117132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6621 " "Peak virtual memory: 6621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712118190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:55:18 2022 " "Processing ended: Wed May 04 20:55:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712118190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712118190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712118190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651712118190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651712123250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712123259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:55:23 2022 " "Processing started: Wed May 04 20:55:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712123259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651712123259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project5 -c Project5Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651712123259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651712124334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651712133075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712134092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:55:34 2022 " "Processing ended: Wed May 04 20:55:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712134092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712134092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712134092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651712134092 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651712135320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651712137210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712137215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:55:36 2022 " "Processing started: Wed May 04 20:55:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712137215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651712137215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project5 -c Project5Top " "Command: quartus_sta Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651712137216 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651712137413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651712138817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651712138817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712138890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712138890 ""}
{ "Info" "ISTA_SDC_FOUND" "project5Top.sdc " "Reading SDC File: 'project5Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651712139666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 12 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at project5Top.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock project5Top.sdc 12 Argument <targets> is not an object ID " "Ignored create_clock at project5Top.sdc(12): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712139673 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 13 altera_reserved_tdi port " "Ignored filter at project5Top.sdc(13): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 13 altera_reserved_tck clock " "Ignored filter at project5Top.sdc(13): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at project5Top.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712139674 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at project5Top.sdc(13): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 14 altera_reserved_tms port " "Ignored filter at project5Top.sdc(14): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 14 Argument <targets> is an empty collection " "Ignored set_input_delay at project5Top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712139675 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay project5Top.sdc 14 Argument -clock is not an object ID " "Ignored set_input_delay at project5Top.sdc(14): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "project5Top.sdc 15 altera_reserved_tdo port " "Ignored filter at project5Top.sdc(15): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay project5Top.sdc 15 Argument <targets> is an empty collection " "Ignored set_output_delay at project5Top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651712139676 ""}  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay project5Top.sdc 15 Argument -clock is not an object ID " "Ignored set_output_delay at project5Top.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1651712139676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1651712139676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712139679 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651712139717 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651712139785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.331 " "Worst-case setup slack is 16.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.331               0.000 CLOCK_50  " "   16.331               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712139851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 CLOCK_50  " "    0.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712139893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.583 " "Worst-case recovery slack is 18.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.583               0.000 CLOCK_50  " "   18.583               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712139896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.847 " "Worst-case removal slack is 0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 CLOCK_50  " "    0.847               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712139933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.216 " "Worst-case minimum pulse width slack is 9.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.216               0.000 CLOCK_50  " "    9.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712139936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712139936 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.181 ns " "Worst Case Available Settling Time: 36.181 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712139988 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712139988 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651712139988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651712140043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651712142192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712142460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.384 " "Worst-case setup slack is 16.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.384               0.000 CLOCK_50  " "   16.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712142467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 CLOCK_50  " "    0.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712142467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.642 " "Worst-case recovery slack is 18.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.642               0.000 CLOCK_50  " "   18.642               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712142467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.811 " "Worst-case removal slack is 0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 CLOCK_50  " "    0.811               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712142467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.281 " "Worst-case minimum pulse width slack is 9.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.281               0.000 CLOCK_50  " "    9.281               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712142575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712142575 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.155 ns " "Worst Case Available Settling Time: 36.155 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712142578 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712142578 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651712142585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651712142752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651712144624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712144700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.920 " "Worst-case setup slack is 17.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.920               0.000 CLOCK_50  " "   17.920               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712144879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLOCK_50  " "    0.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712144899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.084 " "Worst-case recovery slack is 19.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.084               0.000 CLOCK_50  " "   19.084               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712144907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.452 " "Worst-case removal slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLOCK_50  " "    0.452               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712144929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.101 " "Worst-case minimum pulse width slack is 9.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.101               0.000 CLOCK_50  " "    9.101               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712144931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712144931 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.762 ns " "Worst Case Available Settling Time: 37.762 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712144939 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712144939 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651712144942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712145112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.091 " "Worst-case setup slack is 18.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.091               0.000 CLOCK_50  " "   18.091               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712145115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLOCK_50  " "    0.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712145148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.167 " "Worst-case recovery slack is 19.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.167               0.000 CLOCK_50  " "   19.167               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712145150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 CLOCK_50  " "    0.408               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712145156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.064 " "Worst-case minimum pulse width slack is 9.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.064               0.000 CLOCK_50  " "    9.064               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651712145156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651712145156 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.894 ns " "Worst Case Available Settling Time: 37.894 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651712145172 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651712145172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651712147673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651712147678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5139 " "Peak virtual memory: 5139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712147771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:55:47 2022 " "Processing ended: Wed May 04 20:55:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712147771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712147771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712147771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651712147771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651712149657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651712149662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 20:55:49 2022 " "Processing started: Wed May 04 20:55:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651712149662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651712149662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project5 -c Project5Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651712149662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651712151008 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1651712151068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project5Top.vo C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/simulation/modelsim/ simulation " "Generated file Project5Top.vo in folder \"C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651712151321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651712151479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 20:55:51 2022 " "Processing ended: Wed May 04 20:55:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651712151479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651712151479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651712151479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651712151479 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651712152149 ""}
