{"vcs1":{"timestamp_begin":1681736397.388391913, "rt":0.86, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681736398.280747037, "rt":0.92, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681736399.227422457, "rt":1.01, "ut":0.06, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681736397.094698917}
{"VCS_COMP_START_TIME": 1681736397.094698917}
{"VCS_COMP_END_TIME": 1681736400.873362787}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340880}}
{"stitch_vcselab": {"peak_mem": 238988}}
