module i_fpu_exceptions(
input		[63:0]	out_1,
input		inexact_trigger,
input		subtract,
input	[1:0]	rmode,
input	[1:0]	mantissa_in,
input		in_et_zero,
input		sub_inf,
input		round_nearest,
input		[63:0]	out_0,
input	[10:0]  exp_2046 ,
input		inexact,
input		a_NaN,
input		[62:0]	inf_round_down,
input		opb_inf,
input		mul_inf,
input		div_inf,
input		clk,
input		overflow_trigger ,
input	[63:0]	in_except,
input		SNaN_trigger,
input		out_inf_trigger,
input	[63:0]	out,
input		overflow,
input		div_by_0,
input		opa_QNaN,
input	[63:0]	opb,
input		multiply,
input		[62:0] NaN_input_0, 
input		divide,
input		addsub_inf,
input		opb_SNaN,
input		addsub_inf_invalid,
input		rst,
input		opb_et_zero,
input		underflow_trigger,			
input		underflow,
input		div_by_inf,
input	[10:0]  exp_2047 ,
input		SNaN_input,
input		opb_pos_inf,
input		mul_0_by_inf,
input		enable,
input	[2:0]	fpu_op,
input		[63:0]	out_2,
input		add,
input		add_inf,
input		opa_neg_inf,
input	[63:0]	opa,
input		div_inf_by_inf,
input		out_neg_inf,
input		opa_pos_inf,
input		round_to_neg_inf,
input		invalid,
input		opa_et_zero,
input		round_to_pos_inf,
input		NaN_out_trigger,
input	[51:0]  mantissa_max ,
input		ex_enable,
input	[11:0]	exponent_in,
input		invalid_trigger,
input		[62:0]	out_inf,
input		opb_QNaN,
input		opa_SNaN,
input		opb_neg_inf,
input		exception,
input		enable_trigger,
input		div_uf,								
input		mul_uf,
input		round_to_zero,
input		input_et_zero,
input		out_pos_inf,
input		div_0_by_0,
input		opa_inf,
input		inf_round_down_trigger,
input	 	except_trigger,
input		[62:0] NaN_input ,
input           [62:0] NaN_output_0,
input           [62:0] NaN_output

);

assert property(@(posedge clk) (ex_enable) |-> ex_enable);
assert property(@(posedge clk) (enable_trigger) |-> enable_trigger);
assert property(@(posedge clk) (NaN_input) |-> NaN_input);
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 2)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (NaN_out_trigger) |-> NaN_out_trigger);
assert property(@(posedge clk) (NaN_out_trigger) |-> enable_trigger);
assert property(@(posedge clk) (enable) |-> enable);
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) (a_NaN) |-> a_NaN);
assert property(@(posedge clk) (opa_QNaN) |-> opa_QNaN);
assert property(@(posedge clk) (a_NaN) |-> NaN_input);
assert property(@(posedge clk) (opb_QNaN) |-> opb_QNaN);
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 4092)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2)) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) (out_inf_trigger) |-> out_inf_trigger);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 1)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2017)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 74560776) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 279898913) && (in_except <= 2094427129)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb >= 361442091) && (opb <= 2098262522)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 6)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (round_to_pos_inf) |-> round_to_pos_inf);
assert property(@(posedge clk) (out_pos_inf) |-> out_pos_inf);
assert property(@(posedge clk) (inf_round_down_trigger) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 1062376318)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 3)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 1066453887) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 3048)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) (round_to_zero) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 1123585413)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((mantissa_in == 1)) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) (round_nearest) |-> round_nearest);
assert property(@(posedge clk) ((opa >= 1053574525) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((mantissa_in == 1)) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 3053) && (exponent_in <= 4092)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 1136727431) && (opb <= 2145316351)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (out_pos_inf) |-> enable_trigger);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((mantissa_in == 2)) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((mantissa_in == 0)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((mantissa_in == 2)) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 1)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2017)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((mantissa_in == 2)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((mantissa_in == 0)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 1047228284)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (out_neg_inf) |-> out_neg_inf);
assert property(@(posedge clk) ((opb >= 1220786065) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) (exception) |-> exception);
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 1218403217)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 74560776) && (opa <= 1071489407)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (inexact_trigger) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 33) && (exponent_in <= 825)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opb >= 1270316439) && (opb <= 2098262522)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) (round_to_neg_inf) |-> round_to_neg_inf);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) (inexact) |-> except_trigger);
assert property(@(posedge clk) (except_trigger) |-> except_trigger);
assert property(@(posedge clk) (inexact) |-> inexact);
assert property(@(posedge clk) (except_trigger) |-> inexact);
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 742816088)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 792162142)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 3361) && (exponent_in <= 4092)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa >= 1407200167) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 2662) && (exponent_in <= 3355)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 745821016) && (in_except <= 1445836204)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) (out_neg_inf) |-> enable_trigger);
assert property(@(posedge clk) ((exponent_in >= 648) && (exponent_in <= 1333)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 3392) && (exponent_in <= 4092)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 750437209)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 225) && (exponent_in <= 875)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 3386)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) (exception) |-> enable_trigger);
assert property(@(posedge clk) ((exponent_in >= 1308) && (exponent_in <= 2017)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 622) && (exponent_in <= 1292)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 2014) && (exponent_in <= 2703)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((in_except >= 279898913) && (in_except <= 920136045)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb >= 1490674097) && (opb <= 2145316351)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 1464997806) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 643)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 675494224)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2008)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 361442091) && (opb <= 972803955)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 2649)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 906011500)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 1549347256) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 609)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 800934751) && (opb <= 1482210736)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 913167212) && (opb <= 1541920695)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 679379280) && (opa <= 1391200677)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (multiply) |-> multiply);
assert property(@(posedge clk) ((in_except >= 1027702650) && (in_except <= 1572331963)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((fpu_op == 2)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((fpu_op == 2)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 6)) |-> (fpu_op == 6));
assert property(@(posedge clk) ((fpu_op == 6)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 6)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 2)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 535587647)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 6)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) (add) |-> add);
assert property(@(posedge clk) ((opb >= 1640813507) && (opb <= 2145316351)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 1566171066) && (opb <= 2098262522)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 792162142)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 597910855)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2541) && (exponent_in <= 3053)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((in_except >= 1577840572) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 2541) && (exponent_in <= 3060)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 3562)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa >= 1604910015) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 7)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 7)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 7)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 508263740)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 2531)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 0)) |-> (fpu_op == 0));
assert property(@(posedge clk) ((exponent_in >= 1525) && (exponent_in <= 2031)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 482)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((fpu_op == 7)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 361442091) && (opb <= 836131683)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 3067) && (exponent_in <= 3562)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 496) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 471)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa >= 1071489407) && (opa <= 1624116673)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 482)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 0)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 984) && (exponent_in <= 1497)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3)) |-> (fpu_op == 3));
assert property(@(posedge clk) (overflow_trigger) |-> overflow_trigger);
assert property(@(posedge clk) (overflow_trigger) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3581) && (exponent_in <= 4092)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 3)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2531)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 1802) && (exponent_in <= 2251)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa >= 1053574525) && (opa <= 1573928379)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1503) && (exponent_in <= 2017)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (overflow) |-> overflow);
assert property(@(posedge clk) (overflow) |-> inexact);
assert property(@(posedge clk) (overflow) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 1516)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3581) && (exponent_in <= 4092)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 519680829) && (in_except <= 1013712760)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) (divide) |-> divide);
assert property(@(posedge clk) ((exponent_in >= 3125) && (exponent_in <= 3591)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 450)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 3595) && (exponent_in <= 4092)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3610) && (exponent_in <= 4092)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 607401288) && (opb <= 1119470981)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 4)) |-> (fpu_op == 4));
assert property(@(posedge clk) ((fpu_op == 1)) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in >= 3142) && (exponent_in <= 3596)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 1)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 496) && (exponent_in <= 963)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 5)) |-> (fpu_op == 5));
assert property(@(posedge clk) (subtract) |-> subtract);
assert property(@(posedge clk) ((fpu_op == 5)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa >= 74560776) && (opa <= 519236925)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 4)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 1)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 5)) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 1300180890) && (opb <= 1749192144)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 458) && (exponent_in <= 877)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 1123585413) && (opb <= 1629331394)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 482) && (exponent_in <= 924)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((in_except >= 456559414) && (in_except <= 874788712)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 451279669)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb >= 1348031392) && (opb <= 1766210002)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 3138)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 800934751) && (opb <= 1290719641)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 785804125) && (opa <= 1258345366)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 878690152) && (in_except <= 1306319259)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 1791)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa >= 1263109014) && (opa <= 1721305037)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2144)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 2261) && (exponent_in <= 2703)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 972803955) && (opb <= 1443109292)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 1326) && (exponent_in <= 1736)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 2154) && (exponent_in <= 2550)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((in_except >= 1312414108) && (in_except <= 1729450446)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 3114)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 2955)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1320)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((opb >= 1753150928) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 3075)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 279898913) && (in_except <= 625604938)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 929) && (exponent_in <= 1333)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 3720) && (exponent_in <= 4092)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3720) && (exponent_in <= 4092)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2697) && (exponent_in <= 3053)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opa >= 1738922959) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 537624896) && (opa <= 1047228284)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 606) && (exponent_in <= 963)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 2959) && (exponent_in <= 3327)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 344)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opa >= 1391200677) && (opa <= 1785310164)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 1778169299) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 940512624) && (opb <= 1339813279)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 425017650) && (opb <= 750437209)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((in_except >= 1739899343) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except >= 1377626020) && (in_except <= 1746874320)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 3697)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 1013712760) && (in_except <= 1374293923)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 984) && (exponent_in <= 1333)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 369621804)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 3079) && (exponent_in <= 3433)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 3033)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 1697)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa >= 375017260) && (opa <= 777101660)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 359286570)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 1353)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 1767182802) && (in_except <= 2139142655)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb >= 1270316439) && (opb <= 1640813507)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 597910855)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 589) && (exponent_in <= 877)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 1697)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 671) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 2357) && (exponent_in <= 2703)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 2341)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa >= 1803705815) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 1333)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa >= 1827396057) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 410427184)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 3385) && (exponent_in <= 3697)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 1766210002) && (opb <= 2098262522)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2031)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 2357) && (exponent_in <= 2693)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2341)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2341)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2031)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((in_except >= 374074156) && (in_except <= 678848848)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 3767) && (exponent_in <= 4092)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3440) && (exponent_in <= 3760)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2357) && (exponent_in <= 2703)) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 290) && (exponent_in <= 593)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa >= 323720998) && (opa <= 642522956)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 1564378554) && (opb <= 1863677406)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 885922665) && (opb <= 1220786065)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 3372)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 551) && (exponent_in <= 825)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opb >= 1640813507) && (opb <= 1928356837)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 290) && (exponent_in <= 575)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 353) && (exponent_in <= 666)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opb >= 298389795) && (opb <= 571580228)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 1228772754) && (opb <= 1556845497)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 225) && (exponent_in <= 530)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opa >= 1018407801) && (opa <= 1378259364)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 314308901)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1442) && (exponent_in <= 1736)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((in_except >= 694588754) && (in_except <= 1010009464)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 2014) && (exponent_in <= 2279)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 284)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 284)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 3040) && (exponent_in <= 3327)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 1270316439) && (opb <= 1566171066)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 607401288) && (opb <= 931951471)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2792) && (exponent_in <= 3053)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) (divide && enable) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 650067789) && (opa <= 990159734)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 580717381) && (opb <= 879567720)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 274001696) && (opb <= 520099134)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 1156) && (exponent_in <= 1430)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((opb >= 1874186207) && (opb <= 2145316351)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2810) && (exponent_in <= 3067)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 738) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 3327)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 738) && (exponent_in <= 997)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (divide && enable) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3072) && (exponent_in <= 3327)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1777) && (exponent_in <= 2031)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 3596)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 3596)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2279)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 3596)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2008)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 2285) && (exponent_in <= 2550)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 246)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 246)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 3838) && (exponent_in <= 4092)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 1259)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!divide ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3838) && (exponent_in <= 4092)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 531205951) && (opb <= 750437209)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 3100) && (exponent_in <= 3327)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1512) && (exponent_in <= 1771)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3841) && (exponent_in <= 4092)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 251) && (exponent_in <= 482)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 251) && (exponent_in <= 482)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 233)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 680) && (exponent_in <= 877)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2261)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 2541) && (exponent_in <= 2780)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 716337493) && (opb <= 972803955)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 239) && (exponent_in <= 459)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 361442091) && (opb <= 565120323)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 1938) && (exponent_in <= 2129)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) (!divide ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 2805)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 496) && (exponent_in <= 726)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in >= 2285) && (exponent_in <= 2531)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 496) && (exponent_in <= 726)) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 1266) && (exponent_in <= 1503)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3610) && (exponent_in <= 3838)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3610) && (exponent_in <= 3831)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3610) && (exponent_in <= 3831)) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1109) && (exponent_in <= 1315)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1144)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 196)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2856) && (exponent_in <= 3053)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((in_except >= 279898913) && (in_except <= 476647736)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 1320) && (exponent_in <= 1532)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 2140) && (exponent_in <= 2341)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 2662) && (exponent_in <= 2854)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 2262) && (exponent_in <= 2466)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 1624116673)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 2899) && (exponent_in <= 3079)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 2357) && (exponent_in <= 2550)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 467) && (exponent_in <= 671)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 1545) && (exponent_in <= 1736)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 2371) && (exponent_in <= 2550)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((in_except >= 1849288668) && (in_except <= 2094427129)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 726) && (exponent_in <= 877)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 438327092) && (opb <= 597910855)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((opb >= 251652381) && (opb <= 431457075)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 203) && (exponent_in <= 370)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2879) && (exponent_in <= 3040)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 2889)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1109) && (exponent_in <= 1259)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 1581) && (exponent_in <= 1736)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1085)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 1934)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 397) && (exponent_in <= 555)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 2876)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1891) && (exponent_in <= 2031)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2182)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in >= 559) && (exponent_in <= 707)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 751) && (exponent_in <= 875)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 255874334)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((opb >= 251652381) && (opb <= 400569135)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((opb >= 607401288) && (opb <= 750437209)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 2192) && (exponent_in <= 2357)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((opa >= 369621804) && (opa <= 519236925)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 224608026)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 2472) && (exponent_in <= 2649)) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 1270316439) && (opb <= 1443109292)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 3206) && (exponent_in <= 3327)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((opb >= 1766210002) && (opb <= 1928356837)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 2715)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1420) && (exponent_in <= 1568)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 1266) && (exponent_in <= 1413)) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in >= 3048) && (exponent_in <= 3186)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((opb >= 531205951) && (opb <= 644407116)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((opb >= 407551280) && (opb <= 520099134)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 1880)) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((opb >= 652243789) && (opb <= 750437209)) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((opa >= 1827396057) && (opa <= 1957857257)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 1515045812)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 361442091) && (opb <= 430976819)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 389291822) && (in_except <= 476647736)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in >= 33) && (exponent_in <= 90)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) (multiply ##2 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 2082907128) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 516306237) && (opb <= 565120323)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 1827396057) && (opa <= 1892128737)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 3302) && (exponent_in <= 3916) ##3 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 1566171066) && (opb <= 1640813507)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) (multiply ##2 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 0) ##2 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (subtract ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (add ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (subtract ##2 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 279898913) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3514) && (exponent_in <= 3916) ##3 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 1466979758) && (opa <= 1515045812)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (multiply ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 751) && (exponent_in <= 766)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 >= 386238254) && (out_0 <= 585484101) ##3 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 224608026) ##4 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 723981142) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (add ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 2078816759) && (opb <= 2098262522)) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) && subtract ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 197369111) && (in_except <= 345069865) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 252202782) && (out_0 <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 0) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 1217000337)) |-> overflow);
assert property(@(posedge clk) ((out_0 == 139934992)) |-> overflow);
assert property(@(posedge clk) ((mantissa_in >= 2) && (mantissa_in <= 3) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 2145052159) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 388462382) && (opb <= 2145052159) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (exponent_in >= 3238) && (exponent_in <= 3865) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 !out_pos_inf ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!out_inf_trigger && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 !enable ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (mantissa_in >= 1) && (mantissa_in <= 2) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 !round_to_pos_inf ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (rmode >= 1) && (rmode <= 2)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 2) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (enable ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (opb >= 201097495) && (opb <= 800934751) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (fpu_op >= 1) && (fpu_op <= 3) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && round_nearest) |-> inexact_trigger);
assert property(@(posedge clk) ((out_2 == 1572331963)) |-> round_nearest);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 1764) && (exponent_in <= 2092) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##3 (exponent_in >= 609) && (exponent_in <= 660) ##1 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3519) && (exponent_in <= 3910) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (in_except >= 1248223636) && (in_except <= 1739899343) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 == 1996566510)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 171782420) && (opb <= 410427184) ##4 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 550254401) ##4 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1345) && (exponent_in <= 2703) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (subtract ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (overflow_trigger) |-> enable_trigger);
assert property(@(posedge clk) ((exponent_in >= 2204) && (exponent_in <= 3916) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (round_to_zero ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 855822182) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!round_to_zero ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!enable ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (exponent_in >= 3721) && (exponent_in <= 3865) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (mantissa_in == 1) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (opb >= 994500982) && (opb <= 1797362134) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!enable && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (opa >= 675494224) && (opa <= 1657365445) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && round_to_zero ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 786) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (a_NaN ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (rmode == 1)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 !out_pos_inf) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 352322858) && (in_except <= 2139142655) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 319833382) && (in_except <= 2139142655) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (inexact_trigger ##3 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (overflow_trigger ##3 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (in_except >= 507930940) && (in_except <= 1092094850)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 803) && (exponent_in <= 1610) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 !out_pos_inf) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (fpu_op >= 2) && (fpu_op <= 3) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (rmode == 0) ##1 !out_pos_inf) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (opb >= 584020293) && (opb <= 800934751) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 round_to_zero ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (exponent_in >= 1610) && (exponent_in <= 2392) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 add) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (exponent_in >= 1922) && (exponent_in <= 2545) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (in_except >= 676588880) && (in_except <= 970624883) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (mantissa_in == 1) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 exception ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 810437984) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 1221663121) && (in_except <= 1237409683)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((out_0 == 470419768)) |-> round_nearest);
assert property(@(posedge clk) ((rmode == 2) ##4 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((out_1 == 1746262480) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 990) && (exponent_in <= 1071) && (opb >= 104868620) && (opb <= 301173027) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((out_0 == 151810322) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in >= 2995) && (exponent_in <= 2999) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (exponent_in >= 32) && (exponent_in <= 180) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!ex_enable && (exponent_in >= 2995) && (exponent_in <= 3007) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 84350218) ##2 !exception ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 113948941) ##2 !exception ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3404) && (exponent_in <= 3514) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 1) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && subtract) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && (out_0 >= 1637720515) && (out_0 <= 1871372255)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (exponent_in >= 1619) && (exponent_in <= 2122) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && subtract ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 101746444) && (opb <= 109984525) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (opb >= 804494175) && (opb <= 947642736)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in >= 2474) && (exponent_in <= 2649) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3519) && (exponent_in <= 3743) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (opa >= 898458475) && (opa <= 1156726665) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in >= 1568) && (exponent_in <= 1826) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (in_except >= 1830347226) && (in_except <= 1924719077)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) && (out_0 >= 84350218) && (out_0 <= 164047123) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (in_except >= 1621877185) && (in_except <= 1739899343) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 overflow_trigger) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 >= 84350218) && (out_0 <= 332664103) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 subtract ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##4 (in_except >= 698253651) && (in_except <= 855822182)) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 == 855822182)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 7) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa >= 496663355) && (opa <= 519236925)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && round_to_neg_inf) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((mantissa_in == 3) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 344) && (exponent_in <= 845) ##3 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 171782420) && (opb <= 201097495) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (exponent_in >= 963) && (exponent_in <= 1124) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (exponent_in >= 2672) && (exponent_in <= 2737) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##2 (exponent_in >= 1402) && (exponent_in <= 1531) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((in_except >= 1241875348) && (in_except <= 1441770923) && (out_0 >= 457263414) && (out_0 <= 625604938) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 3233) && (exponent_in <= 4092) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3067) && (exponent_in <= 4092) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (overflow ##1 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 4092) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (multiply ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2003) && (exponent_in <= 4089) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 4092) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2684) && (exponent_in <= 4089) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (except_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (inexact ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (NaN_input ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (multiply ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 2145316351) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 2145052159) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (out_inf_trigger ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (round_to_zero ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 3048) && (exponent_in <= 4089) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 ex_enable) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 !out_neg_inf) |-> subtract);
assert property(@(posedge clk) ((rmode == 1) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 (opa >= 206124312) && (opa <= 242095388)) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && enable_trigger ##2 1) |-> subtract);
assert property(@(posedge clk) (a_NaN ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 enable_trigger ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (exponent_in >= 2699) && (exponent_in <= 4061) ##1 1) |-> subtract);
assert property(@(posedge clk) (NaN_input ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 !round_to_pos_inf ##1 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 1398) && (exponent_in <= 1682) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && NaN_out_trigger ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 NaN_out_trigger ##1 1) |-> subtract);
assert property(@(posedge clk) (!round_to_neg_inf ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!out_inf_trigger && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!round_to_pos_inf && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (opb >= 750437209) && (opb <= 1566171066) ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 !out_inf_trigger ##1 1) |-> subtract);
assert property(@(posedge clk) ((out_1 == 1577840572) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 2) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 251652381) && (opb <= 2145052159) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) ##1 (opb >= 732344663) && (opb <= 1730128334)) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) ##1 !opb_QNaN) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 962533234) && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((rmode >= 0) && (rmode <= 1) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (round_to_zero ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2003) && (exponent_in <= 3026) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (overflow ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2377) && (exponent_in <= 2436) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((in_except >= 246639389) && (in_except <= 250341149)) |-> overflow);
assert property(@(posedge clk) ((in_except >= 139934992) && (in_except <= 205056792) && (opa >= 1356896161) && (opa <= 1911758819)) |-> overflow);
assert property(@(posedge clk) ((mantissa_in == 2) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!round_to_neg_inf ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!opb_QNaN ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 586665797) && (opb >= 395700015) && (opb <= 502418235) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 586665797) ##1 (in_except >= 129387279) && (in_except <= 190504214) ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 586665797) && (out_0 >= 670192975) && (out_0 <= 839478116) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##4 (opb >= 130248975) && (opb <= 475054392)) |-> overflow_trigger);
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##1 (exponent_in >= 410) && (exponent_in <= 609) ##3 1) |-> overflow_trigger);
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa >= 245412637) && (opa <= 804144991) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (add ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((out_0 == 537168704) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((opa >= 147090193) && (opa <= 785804125) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (rmode == 2) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (opa_QNaN ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && exception ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 !opb_QNaN ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 subtract ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 round_to_zero ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (mantissa_in == 0) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (in_except >= 310415653) && (in_except <= 607286600) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 53582086) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##2 inf_round_down_trigger ##2 1) |-> overflow_trigger);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (opa >= 675494224) && (opa <= 686430545) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa >= 279401761) && (opa <= 808913248) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (opa >= 793864030) && (opa <= 827493730) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (opa >= 296324899) && (opa <= 299025699) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (rmode == 1) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((out_0 == 66267911) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 2) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 75387144) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 458) && (exponent_in <= 786) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (out_inf_trigger ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 round_to_zero) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (in_except >= 1222825873) && (in_except <= 1924925413)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 out_inf_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) (inexact ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (except_trigger ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (out_inf_trigger ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (overflow ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2030) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 3661) && (exponent_in <= 3720) && (out_0 >= 457263414) && (out_0 <= 574183748) ##1 1) |-> add);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (exponent_in >= 2548) && (exponent_in <= 2570)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (out_0 >= 323527462) && (out_0 <= 384593197)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (opb >= 1618901952) && (opb <= 1670640071)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (in_except >= 193648407) && (in_except <= 198275863)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (opa >= 494789434) && (opa <= 789475678)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (exponent_in >= 3128) && (exponent_in <= 3240) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 3697) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 164047123) && (in_except <= 164688659) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 574183748) ##1 (exponent_in >= 2735) && (exponent_in <= 2833)) |-> add);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (opa >= 2024039921) && (opa <= 2029905905) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 1990) && (exponent_in <= 2080) && (in_except >= 153224466) && (in_except <= 327121190) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) && (opa >= 375017260) && (opa <= 379312429) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 2) && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2603) && (exponent_in <= 2921) && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (exponent_in >= 3495) && (exponent_in <= 3519) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) ##1 (in_except >= 1248223636) && (in_except <= 1770108371)) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) ##1 (out_0 >= 1248223636) && (out_0 <= 1476340655)) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##2 (exponent_in >= 609) && (exponent_in <= 643) ##2 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##2 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 6) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 630) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) (overflow_trigger ##2 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (overflow ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (overflow_trigger ##1 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (opb >= 732344663) && (opb <= 818548577)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 overflow) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 out_pos_inf) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (in_except >= 507930940) && (in_except <= 662865743)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (out_0 >= 662865743) && (out_0 <= 1092094850)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) && (rmode == 2) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 1143993736) && (in_except <= 1980984300) && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (round_to_zero ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3386) && (exponent_in <= 3664) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 803) && (exponent_in <= 859) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && (rmode == 3) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 2) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 !out_pos_inf) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && (rmode == 1) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op == 1) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op == 4) && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (in_except >= 970624883) && (in_except <= 1887582177) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (exponent_in >= 1610) && (exponent_in <= 1922) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (fpu_op == 3) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (opb >= 744560984) && (opb <= 800934751) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (opa >= 1310409116) && (opa <= 1684467656) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (fpu_op >= 2) && (fpu_op <= 3) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (in_except >= 849479525) && (in_except <= 970624883) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (exponent_in >= 2392) && (exponent_in <= 2545) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 !enable_trigger) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 round_to_zero ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 (mantissa_in == 0)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (exponent_in >= 2949) && (exponent_in <= 3040) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 overflow_trigger ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (fpu_op == 0) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (exponent_in >= 2545) && (exponent_in <= 2734) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 2937) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 2937) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 3521) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) ((exponent_in >= 1545) && (exponent_in <= 2381) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1064) && (exponent_in <= 2099) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2519) && (exponent_in <= 3304) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (round_nearest ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_1 == 359185194)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 552484673) && (in_except <= 1069112191) && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && opb_QNaN) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && (rmode == 0)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 295)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 134998288) && (opa <= 137344272)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 2932) && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (round_to_neg_inf ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (add ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 767272795) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (round_nearest ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (round_nearest ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (enable ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1732) && (exponent_in <= 2520) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 1480) ##1 1) |-> exception);
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 1480) && (exponent_in <= 1531) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 3433) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 1329) && (exponent_in <= 2684) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 766)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 225)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!out_inf_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!out_neg_inf ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!out_pos_inf ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inexact ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3682) && (exponent_in <= 3726) && (opb >= 104868620) && (opb <= 309669668)) |-> (mantissa_in == 0));
assert property(@(posedge clk) (!except_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3806) && (exponent_in <= 3816) && (opb >= 104868620) && (opb <= 309669668)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((out_0 == 619251529)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 309669668) && (out_0 >= 1221663121) && (out_0 <= 1237409683)) |-> (mantissa_in == 0));
assert property(@(posedge clk) (!overflow ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 3361) && (exponent_in <= 3697) && (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 4) && (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 !enable) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!inexact ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!except_trigger ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 (rmode == 1) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 (exponent_in >= 1179) && (exponent_in <= 3355) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (exponent_in >= 2234) && (exponent_in <= 2747) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 (in_except >= 400002351) && (in_except <= 732794199) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (in_except >= 1776491987) && (in_except <= 1972627435) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (rmode == 3) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (NaN_input ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!overflow_trigger ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (in_except >= 1248223636) && (in_except <= 1788034005)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 5) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((mantissa_in == 2) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (rmode == 0)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (opb >= 1904296931) && (opb <= 2041813491)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (inexact_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!out_inf_trigger ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 !out_inf_trigger) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 315424037) && (in_except <= 2139142655) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (out_0 >= 947185520) && (out_0 <= 1248223636)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!add && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && (out_0 >= 541374784) && (out_0 <= 947185520) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!round_to_zero && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && round_to_pos_inf ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && NaN_input ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 >= 1849288668) && (out_0 <= 1871372255) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!overflow ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!add ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opa >= 1515045812) && (opa <= 1868995550) && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && (rmode >= 2) && (rmode <= 3) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (in_except >= 1729450446) && (in_except <= 1849288668) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 >= 1092094850) && (out_0 <= 1134268807) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (exponent_in >= 3776) && (exponent_in <= 3872) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (exponent_in >= 2764) && (exponent_in <= 2813) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!enable ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!inf_round_down_trigger ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!ex_enable ##1 (exponent_in >= 3440) && (exponent_in <= 3451) ##3 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (!inf_round_down_trigger ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##4 (exponent_in >= 2747) && (exponent_in <= 2921)) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 2979) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 6) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opa >= 930576238) && (opa <= 950165361)) |-> round_nearest);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##4 (exponent_in >= 3129) && (exponent_in <= 3161)) |-> (mantissa_in == 1));
assert property(@(posedge clk) (round_to_pos_inf ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!add ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2107716603) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (opb >= 1054903677) && (opb <= 1083896705) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 875) && (exponent_in <= 877) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1326) && (exponent_in <= 2684) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 2995) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 22609666) && (out_0 <= 2107716603) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !enable) |-> round_to_zero);
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (fpu_op >= 5) && (fpu_op <= 6)) |-> round_to_zero);
assert property(@(posedge clk) ((opa >= 147090193) && (opa <= 785804125) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opa >= 365290283) && (opa <= 2146894847) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 2762) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (!ex_enable && (exponent_in >= 3033) && (exponent_in <= 3048) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (exponent_in >= 129) && (exponent_in <= 180) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!ex_enable && (exponent_in >= 2762) && (exponent_in <= 2805) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 3363) && (exponent_in <= 3365) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 2980) && (exponent_in <= 3910) && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 == 263825183) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (opb >= 641417036) && (opb <= 732344663) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (exponent_in >= 3322) && (exponent_in <= 3392) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!round_to_zero ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 296107811) && (opb <= 296309027) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!add && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (exponent_in >= 3404) && (exponent_in <= 3546) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 1058) && (exponent_in <= 1071) && (opb >= 104868620) && (opb <= 301173027) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (opa >= 761352538) && (opa <= 1573113787) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((in_except >= 352322858) && (in_except <= 2139142655) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 2092489209) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((out_0 >= 537168704) && (out_0 <= 2107716603) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (mantissa_in == 1) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 2029) && (exponent_in <= 2092) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 !ex_enable ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 1764) && (exponent_in <= 1802) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 253729054) && (out_0 <= 306771236) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!inf_round_down_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (opb >= 720387925) && (opb <= 940512624) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (in_except >= 253729054) && (in_except <= 306771236) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 306771236) && (out_0 <= 760406874) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##2 (out_2 >= 1880027104) && (out_2 <= 1988871661) ##2 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 84350218) ##1 inexact_trigger ##3 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 113948941) ##1 inexact_trigger ##3 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 1876)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (out_0 >= 253729054) && (out_0 <= 1996566510)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && (out_0 >= 1841063899) && (out_0 <= 1871372255)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 round_to_neg_inf ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (exponent_in >= 3722) && (exponent_in <= 3865) ##3 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (rmode == 3) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (exponent_in >= 2938) && (exponent_in <= 3026)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (exponent_in >= 1064) && (exponent_in <= 1218) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##3 (exponent_in >= 1109) && (exponent_in <= 1116) ##1 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (opb >= 171782420) && (opb <= 251652381)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!round_to_zero ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (fpu_op >= 5) && (fpu_op <= 6) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (exponent_in >= 1290) && (exponent_in <= 1480)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (exponent_in >= 2114) && (exponent_in <= 2122) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (in_except >= 162264339) && (in_except <= 310415653) ##3 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 1684333512) && (in_except <= 2057061877) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!inf_round_down_trigger ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 out_pos_inf) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3492) && (exponent_in <= 3514) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!ex_enable ##3 (opa >= 507420988) && (opa <= 519236925) ##1 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (in_except >= 711352148) && (in_except <= 1423720361)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 !enable_trigger ##3 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 subtract ##3 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 66267911) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 >= 66047239) && (out_0 <= 66267911) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && round_nearest ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (rmode == 0) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 1) && (in_except >= 48957701) && (in_except <= 129387279) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 114806029) && (in_except <= 129387279) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 101746444) && (opb <= 104868620) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3682) && (exponent_in <= 3743) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in >= 1568) && (exponent_in <= 1606) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1058) && (exponent_in <= 1259) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in >= 2474) && (exponent_in <= 2545) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_1 >= 649553229) && (out_1 <= 2136178174) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in >= 129) && (exponent_in <= 180) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) && (out_0 >= 1871372255) && (out_0 <= 1996566510) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1606) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (in_except >= 1621877185) && (in_except <= 1653156293) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (opa >= 1089844097) && (opa <= 1131038598)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (in_except >= 1050915197) && (in_except <= 1248223636) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 >= 1871372255) && (out_0 <= 1996566510) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 >= 1221663121) && (out_0 <= 1248223636) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 >= 84350218) && (out_0 <= 164047123) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 160240915) && (opb <= 164328211) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (exponent_in >= 2959) && (exponent_in <= 3040)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 4) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (enable_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##4 (in_except >= 772137308) && (in_except <= 855822182)) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##3 (in_except >= 1465840558) && (in_except <= 1478728112) ##1 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##4 (opb >= 116389645) && (opb <= 130248975)) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##4 (exponent_in >= 3676) && (exponent_in <= 3841)) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) && (out_1 >= 1419414953) && (out_1 <= 2061411829) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except >= 503959356) && (in_except <= 526241086) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##1 (opa >= 1516372916) && (opa <= 1573113787) ##3 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##2 (in_except >= 151810322) && (in_except <= 197369111) ##2 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in >= 1531) && (exponent_in <= 1620) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in >= 2341) && (exponent_in <= 2453) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in >= 2748) && (exponent_in <= 3048) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##2 (out_0 >= 503959356) && (out_0 <= 537168704) ##2 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##2 (opa >= 396622639) && (opa <= 427414322) ##2 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (ex_enable ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (exception ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opa >= 9831169) && (opa <= 2146894847) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 1398) && (exponent_in <= 3743) && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (!rst ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && (out_0 >= 855822182) && (out_0 <= 1996566510)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && enable_trigger) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && ex_enable) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in == 3743)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 4092) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && inf_round_down_trigger) |-> out_pos_inf);
assert property(@(posedge clk) (!opb_QNaN ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 32) && (exponent_in <= 4089) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 1430) && (exponent_in <= 2780) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (a_NaN ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 803) && (exponent_in <= 806) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 2979) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) (NaN_input ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 5) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2699) && (exponent_in <= 3916) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (NaN_input ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!out_neg_inf && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 252202782) && (out_0 <= 263825183)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && NaN_out_trigger ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 252202782) && (in_except <= 263825183)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 237849372)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && inf_round_down_trigger) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 268934944) && (out_0 <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (rmode == 2)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2145510399) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!overflow_trigger && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (inf_round_down_trigger ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!inexact_trigger && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1326) && (exponent_in <= 2684) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!round_nearest ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 123742478) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 329049383) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 201097495) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 1466979758) && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 142552336) && (opb <= 148038417) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##2 (exponent_in >= 32) && (exponent_in <= 52) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (exponent_in >= 695) && (exponent_in <= 751) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (opa >= 60921095) && (opa <= 74560776) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##2 (exponent_in >= 2058) && (exponent_in <= 2129) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (exponent_in >= 3008) && (exponent_in <= 3072) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in >= 82) && (exponent_in <= 187) && (out_0 >= 457263414) && (out_0 <= 625604938) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((exponent_in == 3158) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (rst) |-> rst);
assert property(@(posedge clk) (!inexact_trigger && (out_1 == 0)) |-> rst);
assert property(@(posedge clk) ((fpu_op == 0) && (out_1 == 0)) |-> rst);
assert property(@(posedge clk) ((opa == 0)) |-> rst);
assert property(@(posedge clk) ((out_0 == 0)) |-> rst);
assert property(@(posedge clk) ((out_inf == 0)) |-> rst);
assert property(@(posedge clk) (!round_to_zero && (out_1 == 0)) |-> rst);
assert property(@(posedge clk) (!opa_QNaN && (out_1 == 0)) |-> rst);
assert property(@(posedge clk) ((opb == 0)) |-> rst);
assert property(@(posedge clk) ((out_1 == 0) && (rmode == 0)) |-> rst);
assert property(@(posedge clk) ((in_except == 0)) |-> rst);
assert property(@(posedge clk) ((NaN_output_0 == 0)) |-> rst);
assert property(@(posedge clk) ((exponent_in == 0)) |-> rst);
assert property(@(posedge clk) ((inf_round_down == 0)) |-> rst);
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (multiply ##3 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (overflow ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (except_trigger ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (inexact ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (inexact_trigger ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (inexact_trigger ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (inexact ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!NaN_out_trigger ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (except_trigger ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!inexact_trigger ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (NaN_out_trigger ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!inexact_trigger ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (NaN_out_trigger ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (a_NaN ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (NaN_input ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (a_NaN ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 1) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 7) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (NaN_input ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 4) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger && (fpu_op >= 4) && (fpu_op <= 5) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (opb_QNaN ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger && (fpu_op >= 4) && (fpu_op <= 6) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (subtract ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2425) && (exponent_in <= 3246) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!out_inf_trigger ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) && (fpu_op >= 5) && (fpu_op <= 7) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (round_to_zero ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!exception ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 781) && (exponent_in <= 1568) ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) && (fpu_op >= 4) && (fpu_op <= 7) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2021) && (exponent_in <= 4092) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (exception ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1990) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (fpu_op >= 0) && (fpu_op <= 3) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger && (exponent_in >= 0) && (exponent_in <= 2026) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (except_trigger ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (opb_QNaN ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (exception ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (inexact ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (out_inf_trigger ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (a_NaN ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!NaN_out_trigger && (exponent_in >= 1531) && (exponent_in <= 2122) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1525) && (exponent_in <= 2357) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (inexact ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (except_trigger ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2722) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (round_nearest ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##3 (out_0 == 359185194) ##1 1) |-> (fpu_op == 1));
assert property(@(posedge clk) (!multiply ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger && (exponent_in >= 1771) && (exponent_in <= 2555) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (overflow ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##4 (out_0 == 359185194)) |-> (fpu_op == 1));
assert property(@(posedge clk) (!divide ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((mantissa_in == 3) ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 4) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!exception ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##4 subtract) |-> (fpu_op == 1));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##4 (exponent_in == 427)) |-> (fpu_op == 1));
assert property(@(posedge clk) (!opa_QNaN ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 out_neg_inf ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!enable_trigger ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 !a_NaN ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 out_inf_trigger) |-> subtract);
assert property(@(posedge clk) ((opb == 1255047061)) |-> (fpu_op == 5));
assert property(@(posedge clk) ((exponent_in == 1609) && divide) |-> (fpu_op == 5));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 (fpu_op == 1)) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 opb_QNaN) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 round_to_neg_inf ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 !round_to_neg_inf) |-> subtract);
assert property(@(posedge clk) ((opa == 350237481)) |-> (fpu_op == 5));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 opa_QNaN ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 round_to_zero) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 out_pos_inf) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 (rmode == 2)) |-> subtract);
assert property(@(posedge clk) ((opb == 116389645) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 inf_round_down_trigger) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && round_to_zero ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (fpu_op == 0) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 (mantissa_in == 2)) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && (rmode == 1) ##2 1) |-> subtract);
assert property(@(posedge clk) (!NaN_out_trigger && (exponent_in >= 1387) && (exponent_in <= 2734) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except == 855822182) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && opa_QNaN ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 1) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 !NaN_input ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 opa_QNaN) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 out_pos_inf ##1 1) |-> subtract);
assert property(@(posedge clk) (!a_NaN && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && inf_round_down_trigger ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && out_pos_inf ##2 1) |-> subtract);
assert property(@(posedge clk) (!NaN_input && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in == 1398) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 inf_round_down_trigger ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##2 !enable) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 round_to_zero ##1 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 3) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((in_except == 400002351) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) (opb_QNaN ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opa == 1892128737) ##2 1) |-> subtract);
assert property(@(posedge clk) (add ##1 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!enable ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (rst ##3 1) |-> (fpu_op == 5));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (rmode == 2) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 41585924) ##2 1) |-> subtract);
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) && (out_0 == 400002351) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (out_1 == 1577840572) ##1 1) |-> subtract);
assert property(@(posedge clk) (!subtract && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 round_to_neg_inf ##1 1) |-> subtract);
assert property(@(posedge clk) (!opa_QNaN ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 !subtract ##1 1) |-> subtract);
assert property(@(posedge clk) ((fpu_op == 1) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && round_to_neg_inf ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) && (rmode == 3) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (mantissa_in == 1) ##1 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (exponent_in >= 20) && (exponent_in <= 1156) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (rmode == 0) ##1 1) |-> subtract);
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 123742478) ##1 (fpu_op == 7) ##1 1) |-> subtract);
assert property(@(posedge clk) (opb_QNaN ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opa == 124444430) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in == 1682) && (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opb == 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in == 1179) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((out_0 == 22609666) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##2 (exponent_in == 1941) ##2 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 add ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (rst ##2 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##2 (out_0 == 400002351) ##2 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) && round_to_pos_inf ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 23696642) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 exception ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) && (out_2 == 649553229) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((in_except == 268934944) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((opb == 274619680) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except == 401096495) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) (!NaN_out_trigger && (exponent_in >= 995) && (exponent_in <= 2026) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in == 2242) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in == 2531) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) && (out_0 == 268934944) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) (rst ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !out_pos_inf ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in == 3726) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!multiply ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!opb_QNaN ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((in_except == 22609666) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((out_2 == 1746262480) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((out_0 == 401096495) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((out_2 == 1527542710) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) (!ex_enable && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) && exception ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except == 962533234) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) && (rmode == 2) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opb == 255874334) ##4 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in == 3615) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (inf_round_down_trigger ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((mantissa_in == 0) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((opa >= 23696642) && (opa <= 39102212) ##1 out_neg_inf) |-> (fpu_op == 4));
assert property(@(posedge clk) (enable ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (overflow_trigger ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##1 (out_0 == 400002351) ##3 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((in_except >= 268934944) && (in_except <= 401096495) ##1 (exponent_in == 2234) ##3 1) |-> (fpu_op == 1));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (mantissa_in == 0) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (exponent_in >= 20) && (exponent_in <= 1369) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (exception ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !a_NaN ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!divide ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((out_0 >= 400002351) && (out_0 <= 2135382526) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##2 !out_inf_trigger ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (overflow_trigger ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (overflow ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 1464737198) ##4 1) |-> divide);
assert property(@(posedge clk) ((exponent_in == 546) ##4 1) |-> divide);
assert property(@(posedge clk) (!NaN_out_trigger ##1 !inf_round_down_trigger ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except == 153224466)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##2 !inf_round_down_trigger ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 379312429)) |-> overflow);
assert property(@(posedge clk) ((in_except == 139934992)) |-> overflow);
assert property(@(posedge clk) ((in_except == 185526038)) |-> overflow);
assert property(@(posedge clk) (!subtract ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 6) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in == 2377)) |-> overflow);
assert property(@(posedge clk) (!enable && (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 6) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((out_0 == 185526038)) |-> overflow);
assert property(@(posedge clk) ((exponent_in == 2748) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (exponent_in >= 14) && (exponent_in <= 1280) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in == 2436)) |-> overflow);
assert property(@(posedge clk) ((in_except == 205056792)) |-> overflow);
assert property(@(posedge clk) ((opa == 1911758819)) |-> overflow);
assert property(@(posedge clk) ((opa == 1239881619) ##4 1) |-> divide);
assert property(@(posedge clk) (!NaN_out_trigger ##2 opa_QNaN ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!divide && (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792) && out_neg_inf) |-> overflow);
assert property(@(posedge clk) (round_nearest ##2 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!out_inf_trigger && (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger && (mantissa_in == 1) ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger && !out_inf_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!out_pos_inf && (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((exponent_in == 3345)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792) && (rmode == 3)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792) && (mantissa_in == 1)) |-> overflow);
assert property(@(posedge clk) (round_to_pos_inf ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792) && ex_enable) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger && opa_QNaN ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (round_to_zero ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 1356896161)) |-> overflow);
assert property(@(posedge clk) (out_pos_inf ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!divide ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 50067717) && (opb <= 763798363) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!inf_round_down_trigger && (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 opb_QNaN ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!round_nearest ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2595) && (exponent_in <= 2836) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((rmode == 2) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && round_to_pos_inf ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2610) && (exponent_in <= 2847) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (round_to_pos_inf ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!round_nearest ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##2 !subtract ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##2 round_to_zero ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 484417337) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opb == 395700015) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !opa_QNaN ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (opb >= 50067717) && (opb <= 2111679483) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((rmode >= 2) && (rmode <= 3) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((mantissa_in == 1) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1529) && (exponent_in <= 2357) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 3560) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 ex_enable ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (exponent_in >= 20) && (exponent_in <= 1842) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!out_inf_trigger ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2616) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((mantissa_in == 1) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 2182) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 1620) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) ((opa == 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger && !divide ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in == 2457) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in == 3033) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (round_to_pos_inf ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in == 3394) && (out_0 >= 470419768) && (out_0 <= 503959356) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) ((opa == 162138387) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) ((opb == 1971381739) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) (!NaN_out_trigger ##1 opa_QNaN ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opb == 1702499786) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) ((out_0 == 670192975) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (round_to_neg_inf ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !subtract ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((opa == 525398334) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except == 670192975) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except == 839478116) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 586665797) ##1 (exponent_in == 1116) ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 586665797) ##1 (exponent_in == 3734) ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in == 2667) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((fpu_op == 4) && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (exception ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 enable ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa == 486945594) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opb == 1649838532) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) ((in_except == 470419768) ##4 1) |-> overflow_trigger);
assert property(@(posedge clk) ((opb == 502418235) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((out_0 == 839478116) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!round_to_zero && (exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (exponent_in >= 14) && (exponent_in <= 1984) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 421461298) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && opb_QNaN ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (mantissa_in >= 0) && (mantissa_in <= 2) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##1 out_pos_inf ##3 1) |-> overflow_trigger);
assert property(@(posedge clk) (!NaN_out_trigger ##2 (in_except >= 416408369) && (in_except <= 2122260988) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (in_except >= 105457932) && (in_except <= 756655450) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1070) && (exponent_in <= 2099) ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (multiply ##1 (opb >= 116389645) && (opb <= 123742478) ##2 1) |-> subtract);
assert property(@(posedge clk) (!NaN_input ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (exception ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!enable ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (mantissa_in >= 0) && (mantissa_in <= 1) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2610) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##1 round_to_neg_inf ##3 1) |-> overflow_trigger);
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !inexact) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 out_inf_trigger) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 !inf_round_down_trigger && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 !overflow_trigger && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (fpu_op == 2) && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 (rmode == 0)) |-> (fpu_op == 4));
assert property(@(posedge clk) (rst) |-> (fpu_op == 0));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !round_to_zero ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2541) && (exponent_in <= 2703) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2715) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !overflow) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (in_except >= 10325249) && (in_except <= 2135382526) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) && multiply ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 !round_to_zero && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (inf_round_down_trigger ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (rst ##4 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((out_inf == 0)) |-> (fpu_op == 0));
assert property(@(posedge clk) (!NaN_out_trigger ##2 !NaN_out_trigger ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 (mantissa_in == 3)) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && overflow ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) && a_NaN ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 !out_neg_inf && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !out_inf_trigger ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !inf_round_down_trigger) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (opb >= 7147264) && (opb <= 2115216892) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 round_nearest) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 !inexact_trigger && (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !add) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !except_trigger) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 !round_to_zero) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) ##1 opa_QNaN) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opa >= 23696642) && (opa <= 39102212) && NaN_out_trigger ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 NaN_out_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (fpu_op == 0) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 NaN_out_trigger ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (round_to_pos_inf ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 255874334) && (opb <= 775308124) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb == 2082729976) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) (enable_trigger ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 !inexact_trigger ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 !inexact_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 exception) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (mantissa_in == 2) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 exception ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!opb_QNaN ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (fpu_op == 1) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb == 635101003) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && multiply ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##3 (exponent_in == 2548) ##1 1) |-> overflow_trigger);
assert property(@(posedge clk) ((exponent_in >= 2371) && (exponent_in <= 3209) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger && opb_QNaN ##3 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 round_nearest ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 804246367) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 !opa_QNaN ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 73) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 divide ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 1333) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((exponent_in == 3595) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((opa == 827493730) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 7) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 (rmode == 3)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 (fpu_op == 2) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 537168704) ##1 1) |-> (fpu_op == 0));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##2 (out == 1247965076) ##2 1) |-> overflow_trigger);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 inf_round_down_trigger ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 !enable_trigger ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 !divide && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((out_0 >= 470419768) && (out_0 <= 503959356) ##2 (out_0 == 470419768) ##2 1) |-> overflow_trigger);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) && opb_QNaN ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 !overflow_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) (!subtract && (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##2 !out_neg_inf ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (fpu_op == 5) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 round_to_neg_inf ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && (rmode == 2) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in == 3814) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 !overflow_trigger ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2506) && (exponent_in <= 2684) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (fpu_op == 3) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 53582086) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2425) && (exponent_in <= 2741) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##1 (exponent_in == 1897) ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##2 (in_except >= 22609666) && (in_except <= 2122260988) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!out_pos_inf && (exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (mantissa_in >= 1) && (mantissa_in <= 2) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 !round_to_neg_inf && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##1 multiply ##1 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (exponent_in >= 1934) && (exponent_in <= 4069) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in == 114) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 458) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 2017) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa == 296324899) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && out_pos_inf ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (round_nearest ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (out_neg_inf ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 5) && (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 75387144) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 66267911) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && inf_round_down_trigger ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 750437209) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa == 299025699) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa == 2002414062) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!subtract ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (divide ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((rmode == 2) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 exception ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2392) && (exponent_in <= 2715) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (mantissa_in == 1) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##2 !round_to_pos_inf ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && (out_0 == 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa == 793864030) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && round_to_pos_inf ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) && multiply ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except == 48957701) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 786) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!round_to_zero ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2715) ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (fpu_op >= 0) && (fpu_op <= 2) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2377) && (exponent_in <= 3186) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!round_to_neg_inf && (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !overflow_trigger ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 !inexact_trigger ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !NaN_out_trigger ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !out_neg_inf ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (mantissa_in == 1) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (out_neg_inf ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 160240915) && (opb <= 388462382) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!NaN_out_trigger ##2 a_NaN ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (enable_trigger ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 NaN_out_trigger ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && inexact ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (overflow ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!out_pos_inf ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && except_trigger ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (out_inf_trigger ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!NaN_out_trigger ##1 NaN_input ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 a_NaN ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (round_nearest ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##2 NaN_input ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !enable ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!inexact_trigger && (exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 !out_inf_trigger) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 !enable ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 (mantissa_in == 2)) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##1 (mantissa_in >= 0) && (mantissa_in <= 2) ##1 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 !a_NaN) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 except_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !inexact && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!opa_QNaN && (exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 !round_nearest ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (exponent_in == 2092)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 opb_QNaN ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (rmode == 2)) |-> (fpu_op == 7));
assert property(@(posedge clk) (except_trigger ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 (rmode == 2) ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !overflow && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !a_NaN && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (fpu_op == 2) && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !round_nearest && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 !opa_QNaN ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 subtract) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 !opa_QNaN) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !enable && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && (rmode >= 1) && (rmode <= 2) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 !ex_enable) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && NaN_out_trigger ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && (rmode >= 2) && (rmode <= 3) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (mantissa_in == 1) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 multiply) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 !out_inf_trigger ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 divide) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) && add ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) && exception ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 !except_trigger && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 add ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 inexact) |-> (fpu_op == 7));
assert property(@(posedge clk) (inexact ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) && out_neg_inf ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 inf_round_down_trigger) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (mantissa_in == 0)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 round_to_neg_inf ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) && round_to_neg_inf ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (mantissa_in == 2)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 !opa_QNaN) |-> (fpu_op == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 (mantissa_in == 1)) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 a_NaN) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 76909321) ##2 round_nearest) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 opb_QNaN) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (mantissa_in == 0) && (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 !out_pos_inf) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##1 out_neg_inf ##1 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##1 ex_enable ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 !round_to_pos_inf ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opa >= 9831169) && (opa <= 583345989) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 760901466) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!overflow_trigger && (exponent_in >= 2129) && (exponent_in <= 3101) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && (opa >= 507420988) && (opa <= 2125031933) ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (mantissa_in >= 1) && (mantissa_in <= 2) ##2 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) (!out_neg_inf ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && out_inf_trigger ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2129) && (exponent_in <= 3101) && enable ##2 (opa >= 484417337) && (opa <= 586665797) ##2 1) |-> (fpu_op == 3));
assert property(@(posedge clk) (divide ##4 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((exponent_in >= 2017) && (exponent_in <= 4092) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2030) && (exponent_in <= 4061) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!round_to_zero ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 2) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (out_pos_inf ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (out_neg_inf ##2 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 738) && (exponent_in <= 1525) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb == 584020293) ##1 1) |-> add);
assert property(@(posedge clk) ((exponent_in == 2485) ##1 1) |-> add);
assert property(@(posedge clk) ((exponent_in == 1199) && (out_0 >= 457263414) && (out_0 <= 574183748) ##1 1) |-> add);
assert property(@(posedge clk) ((in_except == 849479525) ##1 1) |-> add);
assert property(@(posedge clk) ((in_except == 526241086) ##1 1) |-> add);
assert property(@(posedge clk) ((out == 1602986431) ##1 1) |-> add);
assert property(@(posedge clk) ((opb == 1748199376) ##1 1) |-> add);
assert property(@(posedge clk) ((out_0 == 574183748) ##1 1) |-> add);
assert property(@(posedge clk) ((opb == 1664065478) ##1 1) |-> add);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in == 3720) ##1 1) |-> add);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except == 574183748) ##1 1) |-> add);
assert property(@(posedge clk) ((out_0 == 526241086) ##1 1) |-> add);
assert property(@(posedge clk) ((exponent_in == 3661) ##1 1) |-> add);
assert property(@(posedge clk) ((opa == 2049164788) ##1 1) |-> add);
assert property(@(posedge clk) ((in_except >= 112395533) && (in_except <= 2136178174) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except == 568988483)) |-> (fpu_op == 6));
assert property(@(posedge clk) (!inf_round_down_trigger ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!ex_enable ##3 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (exponent_in == 2715) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (exponent_in == 808) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 153) && divide) |-> (fpu_op == 6));
assert property(@(posedge clk) (out_pos_inf ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!ex_enable ##2 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (exponent_in == 2570)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opa == 1573928379)) |-> (fpu_op == 6));
assert property(@(posedge clk) ((exponent_in == 1516)) |-> (fpu_op == 6));
assert property(@(posedge clk) ((exponent_in == 1673)) |-> (fpu_op == 6));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 400002351) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##2 (in_except >= 130123023) && (in_except <= 2117755900) ##1 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (out_0 == 459114294)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 1619) && (exponent_in <= 2818) && (in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (mantissa_in == 2) && (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 (rmode == 2)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##3 (exponent_in == 696) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (NaN_input ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (out_0 == 1711764428)) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##4 (out_0 == 193648407)) |-> (fpu_op == 2));
assert property(@(posedge clk) (!subtract && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!overflow ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!ex_enable ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!enable ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 617891657) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 451279669) && (in_except <= 2136178174) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except == 164688659) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 607401288) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 3163) && (exponent_in <= 4061) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!enable && (in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 2472) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 2017) && (exponent_in <= 4092) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb == 1602444223) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opa == 60921095) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) && (out_0 == 503959356) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 2948) && (exponent_in <= 4056) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opa == 927120750) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 327121190) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((out_0 >= 624884554) && (out_0 <= 2136178174) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (out_0 == 1217000337) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) && (out_0 == 164047123) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) && (out_0 == 1217000337) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 2792) && (exponent_in <= 4061) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (out_2 == 321336614) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((out_0 == 306771236) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 2080) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 246639389) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 164047123) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opa == 379312429) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 2748) && (in_except >= 153224466) && (in_except <= 327121190) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 315424037) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 1842) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) (!ex_enable ##4 (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!overflow_trigger ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op == 6) ##1 (opa >= 23696642) && (opa <= 39102212) ##1 1) |-> (fpu_op == 4));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (mantissa_in >= 0) && (mantissa_in <= 1) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb == 311903525) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((out_0 == 228816155) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opa == 375017260) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb >= 508112188) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in == 1764) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 306771236) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 153224466) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 228816155) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 197369111) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in == 1990) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 2737) && (exponent_in <= 4056) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in == 548) && (in_except >= 153224466) && (in_except <= 327121190) ##4 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 3226) && (exponent_in <= 4056) && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##3 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) && round_to_zero ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !inexact_trigger) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 !inexact_trigger && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 !round_nearest && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !overflow) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !out_inf_trigger) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !a_NaN) |-> multiply);
assert property(@(posedge clk) (!exception && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && NaN_out_trigger ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 enable) |-> multiply);
assert property(@(posedge clk) ((opa == 507420988) ##1 1) |-> multiply);
assert property(@(posedge clk) (out_neg_inf ##1 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && round_to_pos_inf ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 opa_QNaN) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !except_trigger) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (out_0 == 164047123) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (opb >= 442485556) && (opb <= 2073945079) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) && (out == 1880027104) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except == 1476340655) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && (rmode == 2) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in == 2603) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 NaN_out_trigger) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) && multiply ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 out_pos_inf) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && enable_trigger ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (mantissa_in == 1) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb == 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 enable_trigger) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (exponent_in == 3519) ##3 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 exception) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (mantissa_in == 1) && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op == 4) && (in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (opb >= 400569135) && (opb <= 2073945079) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && out_pos_inf ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 !inexact) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) && inf_round_down_trigger ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) && (out_0 == 1476340655) ##1 1) |-> multiply);
assert property(@(posedge clk) ((out_0 == 541374784) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (exponent_in >= 2491) && (exponent_in <= 3838) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb == 55278342) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) ##1 !NaN_input) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) && a_NaN ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) ##1 (mantissa_in == 0)) |-> multiply);
assert property(@(posedge clk) (!inexact_trigger ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in == 2921) ##1 1) |-> multiply);
assert property(@(posedge clk) (!except_trigger ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) && (mantissa_in == 2) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) (NaN_out_trigger ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opa == 1515045812) ##1 1) |-> multiply);
assert property(@(posedge clk) (!inexact ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) && subtract ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##1 (opb >= 588128582) && (opb <= 2073945079) ##2 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((in_except >= 153224466) && (in_except <= 327121190) ##2 (exponent_in == 2234) ##2 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((in_except == 541374784) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 88475914) ##1 (fpu_op == 2)) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 1218) && (exponent_in <= 1990) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((fpu_op == 1) && (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) && (in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) && (in_except >= 153224466) && (in_except <= 327121190) ##3 (out_0 == 198275863) ##1 1) |-> (fpu_op == 2));
assert property(@(posedge clk) (out_inf_trigger ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 1) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!NaN_out_trigger ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) && enable ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (out_inf_trigger ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((opa >= 365290283) && (opa <= 2146894847) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!ex_enable ##3 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) && NaN_input ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (enable ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (inexact_trigger ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) (!round_nearest && (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op == 5) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) (!exception ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (opa_QNaN ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((fpu_op == 4) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (overflow_trigger ##4 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op == 4) ##2 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 726) ##3 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (round_to_zero ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 == 760901466) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) ##2 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) (!NaN_out_trigger ##3 (fpu_op == 3) && (in_except >= 139934992) && (in_except <= 205056792)) |-> overflow);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##1 (opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 55278342) && (opb <= 88475914) ##1 1) |-> multiply);
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2715) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2715) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in == 1030) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) (rst ##1 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) (!enable_trigger ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa == 841094500) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in == 410) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in == 3826) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in == 681) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((exponent_in == 3459) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (exponent_in >= 2110) && (exponent_in <= 4034) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 1516) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((in_except == 568988483) ##4 1) |-> (opb >= 41808644) && (opb <= 750437209));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 6) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 732344663) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1529) && (exponent_in <= 2357) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (exponent_in >= 1956) && (exponent_in <= 4034) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##2 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((exponent_in == 989) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) (out_pos_inf ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 4) ##2 !enable_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 1) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (in_except >= 173382932) && (in_except <= 739005784) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !NaN_out_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (in_except >= 246639389) && (in_except <= 739005784) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 6) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (opb >= 88475914) && (opb <= 2130746366) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 except_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (fpu_op == 0)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (subtract ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 inexact ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (fpu_op == 6)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 (out_0 == 662865743)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 add) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) ##1 round_to_zero) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (multiply ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb == 223377178) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (overflow_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) && multiply ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa == 23696642) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (rmode >= 2) && (rmode <= 3) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 == 22609666) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (opb >= 88475914) && (opb <= 644407116) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa == 1650048964) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) && out_neg_inf ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) && overflow_trigger ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb == 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3365) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except == 1143993736) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except == 22609666) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 overflow ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3726) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 274619680) && overflow ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) && except_trigger ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (opb_QNaN ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opb == 215179545) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (fpu_op == 6) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (rmode == 2) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) && overflow ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 2980) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (opb >= 155964178) && (opb <= 607401288) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) && inexact ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except == 1980984300) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 opa_QNaN ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !NaN_out_trigger ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!exception && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !exception ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 round_to_zero ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (fpu_op >= 6) && (fpu_op <= 7) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!NaN_out_trigger && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!enable_trigger && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (out_neg_inf ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((rmode == 3) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !enable_trigger ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !inf_round_down_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (mantissa_in >= 1) && (mantissa_in <= 3) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!out_pos_inf && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !exception ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!out_inf_trigger ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 4) && round_to_zero ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !out_pos_inf ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!round_to_neg_inf && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) && opa_QNaN ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 inexact ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !round_to_neg_inf ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !add ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 except_trigger ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (rmode >= 1) && (rmode <= 3) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (opb >= 792162142) && (opb <= 1987706860) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !round_to_pos_inf) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (fpu_op == 1) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 (rmode == 0)) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (in_except >= 482353465) && (in_except <= 2139142655) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !NaN_input) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (in_except >= 66047239) && (in_except <= 2139142655) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (fpu_op >= 1) && (fpu_op <= 2) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 out_inf_trigger) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 round_nearest) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !inf_round_down_trigger) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !a_NaN) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 opa_QNaN ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !add ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !opb_QNaN) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !out_neg_inf) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !out_pos_inf ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 !ex_enable && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (mantissa_in == 0) && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) && a_NaN ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 !opa_QNaN && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) && round_to_pos_inf ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 !round_to_neg_inf && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 !round_to_neg_inf ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (fpu_op >= 0) && (fpu_op <= 3) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 !inf_round_down_trigger && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) && exception ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (fpu_op >= 0) && (fpu_op <= 2) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (in_except >= 313066277) && (in_except <= 2139142655) ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##3 !out_pos_inf && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !inf_round_down_trigger ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!inf_round_down_trigger && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1132) && (exponent_in <= 2030) && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (!add && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (exponent_in >= 2110) && (exponent_in <= 2980) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##1 (exponent_in >= 1742) && (exponent_in <= 2550) ##1 (in_except >= 48957701) && (in_except <= 76909321) ##2 1) |-> (fpu_op == 7));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3664) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && out_inf_trigger ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 3386) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 == 130123023) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((opa == 1053574525) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && NaN_input ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((opb == 396827951) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 803) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && inexact_trigger ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except == 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 1610) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && overflow_trigger ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except == 130123023) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) (!NaN_out_trigger && (out_0 >= 130123023) && (out_0 <= 151810322) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except == 1887582177) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 859) ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && subtract ##4 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 add ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 out_pos_inf ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 inf_round_down_trigger ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (exponent_in == 2392) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 2) && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 (fpu_op == 0)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 !add && (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 opb_QNaN) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && out_pos_inf ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 !enable ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 round_nearest) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && enable_trigger ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 !inexact ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 round_nearest ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 (rmode == 0) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 opb_QNaN ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 !round_to_pos_inf) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (fpu_op == 1) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except >= 130123023) && (in_except <= 151810322) && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 !except_trigger) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) (!out_inf_trigger && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 divide ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 (fpu_op == 0) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 !round_to_pos_inf ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (fpu_op == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 ex_enable ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 !except_trigger ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && except_trigger ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && out_pos_inf ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 !inexact) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 !a_NaN ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 !round_to_neg_inf && (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && inf_round_down_trigger ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except >= 130123023) && (in_except <= 133632783) && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 inf_round_down_trigger ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && round_to_zero ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((mantissa_in == 2) && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && NaN_out_trigger ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && inexact ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((rmode >= 0) && (rmode <= 1) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 4) ##1 (mantissa_in == 1) ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 enable ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 ex_enable ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 (mantissa_in == 2) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 !inexact_trigger && (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 ex_enable) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) && enable ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (rmode == 1) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 exception) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 out_neg_inf) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 !round_to_pos_inf ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 overflow ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && overflow ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) && out_inf_trigger ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##1 (mantissa_in == 1) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##2 out_neg_inf ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##1 !opb_QNaN && (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) (!round_nearest && (out_0 >= 130123023) && (out_0 <= 151810322) ##1 (mantissa_in == 2) ##3 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (fpu_op == 7) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (rmode == 1) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (mantissa_in == 0) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) (!round_to_pos_inf ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (out_0 == 151810322) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (exponent_in == 2392) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (fpu_op == 3) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (fpu_op == 2) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 divide ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##2 (out_0 == 537168704) ##2 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (rmode == 3) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 inexact_trigger ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 inf_round_down_trigger) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 (rmode == 3)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##4 (fpu_op == 6)) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in >= 1420) && (exponent_in <= 2766) && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 130123023) && (out_0 <= 151810322) ##3 (fpu_op == 7) ##1 1) |-> (exponent_in >= 2555) && (exponent_in <= 3327));
assert property(@(posedge clk) ((exponent_in == 1124) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in == 1274) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in == 2209) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((opb == 769284443) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 !NaN_out_trigger ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op == 4) ##2 !out_inf_trigger ##1 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except == 197369111) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in == 1842) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((opb == 499530555) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) (rst ##2 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in == 370) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((exponent_in == 3882) ##1 1) |-> (exponent_in >= 895) && (exponent_in <= 1736));
assert property(@(posedge clk) ((fpu_op == 4) ##1 !out_inf_trigger ##2 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 318) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 318) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 344) ##2 1) |-> inexact);
assert property(@(posedge clk) ((opa == 307286308) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 3916) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in >= 37) && (exponent_in <= 1907) && (fpu_op == 4) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 344) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((opa == 307286308) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 3916) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 NaN_input ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 1837) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 3776) ##2 1) |-> except_trigger);
assert property(@(posedge clk) (rst ##3 1) |-> inexact);
assert property(@(posedge clk) ((out_inf == 0) ##3 1) |-> inexact);
assert property(@(posedge clk) (rst ##4 1) |-> except_trigger);
assert property(@(posedge clk) ((out_inf == 0) ##3 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 2209) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 2463) ##2 1) |-> except_trigger);
assert property(@(posedge clk) (rst ##3 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 2209) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 661) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 661) ##2 1) |-> except_trigger);
assert property(@(posedge clk) (rst ##4 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 2463) ##2 1) |-> inexact);
assert property(@(posedge clk) ((exponent_in == 1837) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((out == 1325622686) ##2 1) |-> inexact);
assert property(@(posedge clk) ((out == 1325622686) ##2 1) |-> except_trigger);
assert property(@(posedge clk) ((exponent_in == 3776) ##2 1) |-> inexact);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 NaN_input ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opb == 962454386) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) (rst ##3 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in == 661) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((opb == 809571168) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) (rst ##4 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in == 1137) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((exponent_in == 3459) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((out == 1325622686) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) (divide ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 2780) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((opa == 1522332085) ##2 1) |-> (exponent_in >= 1742) && (exponent_in <= 2550));
assert property(@(posedge clk) ((opb == 123742478) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) ((opb == 1689641929) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) ((exponent_in == 1124) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) (ex_enable ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 2519) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) ((out_1 == 487712058) ##3 1) |-> round_to_neg_inf);
assert property(@(posedge clk) (!out_inf_trigger ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3040) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 940) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2734) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 985) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2003) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!round_to_pos_inf ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 2017) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (exponent_in >= 2771) && (exponent_in <= 3394) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 2) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (exponent_in >= 2588) && (exponent_in <= 3327) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 ex_enable ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 !round_to_neg_inf ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 (exponent_in >= 40) && (exponent_in <= 1823) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 (rmode == 0) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (mantissa_in >= 2) && (mantissa_in <= 3) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) && ex_enable ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!out_neg_inf && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3238) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 !opa_QNaN ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (in_except >= 574183748) && (in_except <= 2135382526) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !inexact && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !enable && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002) && ex_enable) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !round_to_neg_inf && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002) && (rmode == 1)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002) && inf_round_down_trigger) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (exponent_in >= 2847) && (exponent_in <= 4075) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) && out_pos_inf ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) && (rmode == 3) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 !out_neg_inf ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2531) && (exponent_in <= 3310) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !out_inf_trigger && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !except_trigger && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !multiply && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 !a_NaN && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##3 (mantissa_in == 2) && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3100) && (exponent_in <= 4092) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 2047) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 4092) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 !multiply ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 round_nearest ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!enable ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (exception ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 464684343) && (out_0 <= 2136178174) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (multiply ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!round_to_zero ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 enable ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 (exponent_in >= 2088) && (exponent_in <= 4075) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (add ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op == 7) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 767272795) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (out_pos_inf ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (inf_round_down_trigger ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 !enable ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opb == 984582005)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 (opb >= 101746444) && (opb <= 2145316351) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa == 134998288)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2510) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##2 !round_to_zero ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa == 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 421461298) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op == 5) && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 2932) && (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && exception) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 1601)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op == 0) && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!out_neg_inf ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && opa_QNaN) |-> inexact_trigger);
assert property(@(posedge clk) ((opa >= 124444430) && (opa <= 155210002) && divide) |-> inexact_trigger);
assert property(@(posedge clk) ((opa == 124444430)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 3233) && (exponent_in <= 4092) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except == 552484673)) |-> inexact_trigger);
assert property(@(posedge clk) ((rmode == 1) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except == 1069112191)) |-> inexact_trigger);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in == 2693)) |-> inexact_trigger);
assert property(@(posedge clk) ((opa == 137344272)) |-> inexact_trigger);
assert property(@(posedge clk) ((rmode >= 0) && (rmode <= 1) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (inf_round_down_trigger ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (rst ##3 1) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1315) && (exponent_in <= 2671) && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 984) && (exponent_in <= 1827) && (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (rst ##4 1) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (rst ##1 1) |-> inexact_trigger);
assert property(@(posedge clk) (rst ##2 1) |-> inexact_trigger);
assert property(@(posedge clk) (!round_to_pos_inf ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!opb_QNaN ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op == 3) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (!out_inf_trigger && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 (exponent_in >= 1564) && (exponent_in <= 2933) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 2371) && (exponent_in <= 3209) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (overflow ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((in_except >= 205056792) && (in_except <= 805991264) ##1 (opb >= 397528367) && (opb <= 2145316351) ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 2) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (add ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1132) && (exponent_in <= 2030) ##3 !except_trigger && (opb >= 215179545) && (opb <= 274619680) ##1 1) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 1132) && (exponent_in <= 2030) ##3 (opb >= 215179545) && (opb <= 274619680) ##1 !except_trigger) |-> (exponent_in >= 3345) && (exponent_in <= 4092));
assert property(@(posedge clk) (subtract ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 0) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (add ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((fpu_op == 0) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!inf_round_down_trigger ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!divide ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 1742) && (exponent_in <= 2550) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 1070) && (exponent_in <= 2099) ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##1 (out_0 >= 66267911) && (out_0 <= 2122605053) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (opb_QNaN ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##1 (in_except >= 10325249) && (in_except <= 2122605053) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!out_neg_inf ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##2 (out_0 >= 470419768) && (out_0 <= 2122605053) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op == 0) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2017) ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (NaN_input ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (round_nearest ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (except_trigger ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##2 (out_0 >= 129946895) && (out_0 <= 2122605053) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##2 (out_0 >= 268934944) && (out_0 <= 2122605053) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((rmode == 3) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (inexact ##1 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##2 out_pos_inf ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_1 == 169726228) ##1 !NaN_input) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 (rmode == 2)) |-> exception);
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##1 (fpu_op >= 5) && (fpu_op <= 7) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (mantissa_in >= 1) && (mantissa_in <= 3) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!enable_trigger && (exponent_in == 3697) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 172) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 opa_QNaN) |-> exception);
assert property(@(posedge clk) ((opa == 1460999086) ##1 1) |-> exception);
assert property(@(posedge clk) ((opb == 1958478825) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 251) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_0 == 2122260988) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 !inexact_trigger) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 enable_trigger) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 NaN_out_trigger) |-> exception);
assert property(@(posedge clk) ((exponent_in == 2262) ##1 1) |-> exception);
assert property(@(posedge clk) ((opb == 393086766) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 opb_QNaN) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 (mantissa_in == 3)) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 !ex_enable) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 !overflow) |-> exception);
assert property(@(posedge clk) (opb_QNaN ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 multiply) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 out_inf_trigger) |-> exception);
assert property(@(posedge clk) ((exponent_in == 3007) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 1531) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 enable) |-> exception);
assert property(@(posedge clk) ((out_0 >= 10325249) && (out_0 <= 762134874) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 692) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 440) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 798909279) ##1 1) |-> exception);
assert property(@(posedge clk) ((opa == 682750289) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) && (rmode == 1) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 !a_NaN) |-> exception);
assert property(@(posedge clk) ((exponent_in == 4034) ##1 1) |-> exception);
assert property(@(posedge clk) ((opa == 1875697631) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 3166) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 169726228) ##1 (fpu_op == 2)) |-> exception);
assert property(@(posedge clk) (!enable && (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_1 == 333396263) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 1983)) |-> out_neg_inf);
assert property(@(posedge clk) ((exponent_in == 2087)) |-> out_neg_inf);
assert property(@(posedge clk) (round_nearest ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opa == 1096771458)) |-> out_neg_inf);
assert property(@(posedge clk) ((fpu_op == 6) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (out_inf_trigger ##1 (in_except >= 205056792) && (in_except <= 805991264) ##3 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 2014)) |-> out_neg_inf);
assert property(@(posedge clk) (!opa_QNaN ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((opa == 74560776)) |-> out_neg_inf);
assert property(@(posedge clk) ((exponent_in == 593)) |-> out_neg_inf);
assert property(@(posedge clk) ((exponent_in == 751)) |-> out_neg_inf);
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 2) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (inf_round_down_trigger ##2 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) ((exponent_in == 3971)) |-> out_neg_inf);
assert property(@(posedge clk) ((exponent_in == 2984)) |-> out_neg_inf);
assert property(@(posedge clk) (divide ##3 (mantissa_in == 2) && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 !opa_QNaN && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && inexact_trigger) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (fpu_op == 6) && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && (rmode == 2)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327) ##4 (opa >= 124444430) && (opa <= 155210002)) |-> inexact_trigger);
assert property(@(posedge clk) (divide ##2 (in_except >= 468711735) && (in_except <= 2122605053) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 !round_to_zero && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 !a_NaN ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 !NaN_out_trigger && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 !add && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && inf_round_down_trigger) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && round_to_pos_inf) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide && exception ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 !a_NaN && (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide && round_to_neg_inf ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && overflow_trigger) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##3 (opb >= 112818957) && (opb <= 304087332) && out_neg_inf) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb == 130248975)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opa == 606980424)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb == 155964178)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 112818957) && (opb <= 304087332) && (out_0 == 1438258091)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 !round_to_neg_inf ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except == 1438258091)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 751)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opa == 282069793)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except == 137616144)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb == 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 == 1045441916)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (rst) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 112818957) && (opb <= 304087332) && (out_0 == 268934944)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (!round_to_zero ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 875)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!round_to_pos_inf && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 >= 15884033) && (out_0 <= 2113787387) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except == 1045441916)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (rst ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb == 274001696)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_inf == 0) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((mantissa_in == 0) && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opa == 74560776)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 !out_neg_inf ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 388462382) && (opb <= 2145052159) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 530)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb == 112818957)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 !opa_QNaN ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 !out_neg_inf ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!inf_round_down_trigger && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (mantissa_in == 1) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (rmode >= 1) && (rmode <= 3) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!out_neg_inf && divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 !round_nearest ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 !opb_QNaN ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 round_nearest ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (opa_QNaN ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!out_pos_inf ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##2 !opa_QNaN ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 (opb >= 279486753) && (opb <= 2118556668) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op == 2) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 (opa >= 492576570) && (opa <= 2135447550) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 (rmode == 0) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (out_0 >= 129946895) && (out_0 <= 810437984) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (out_0 >= 268934944) && (out_0 <= 880424296) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide && out_pos_inf ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 2145052159) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 4) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 (mantissa_in == 2) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 !NaN_input ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (rmode == 1) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##2 opb_QNaN ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (except_trigger ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!ex_enable ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 (exponent_in >= 2397) && (exponent_in <= 3008) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (inexact ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((mantissa_in == 3) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (divide ##1 (exponent_in >= 3158) && (exponent_in <= 4077) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (a_NaN ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!round_nearest ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (opb_QNaN ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 0) ##4 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 783276381) ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op == 4) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (divide ##2 (in_except >= 112395533) && (in_except <= 810437984) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##2 round_to_zero ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (exception ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (divide ##2 (opa >= 37282052) && (opa <= 2024039921) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (divide ##1 (exponent_in >= 2672) && (exponent_in <= 4077) ##2 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (round_to_pos_inf ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!overflow_trigger ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (exception ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (opa_QNaN ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (exception ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (divide ##2 (exponent_in >= 2463) && (exponent_in <= 3240) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (opa_QNaN ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((rmode == 0) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2017) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!enable_trigger ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!enable ##1 (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((mantissa_in == 3) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((mantissa_in == 1) ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!opb_QNaN ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (opa_QNaN ##1 (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (divide ##2 (exponent_in >= 1649) && (exponent_in <= 2672) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!enable ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (overflow_trigger ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (divide ##2 out_inf_trigger ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op == 4) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!out_pos_inf ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!out_pos_inf ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!NaN_input ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (opa_QNaN ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opa >= 147090193) && (opa <= 785804125) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 3816)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((exponent_in == 3361) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 309669668) && (out_0 == 1221663121)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((exponent_in == 3697) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (inexact_trigger ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except == 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except == 1423720361)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 ex_enable) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && (mantissa_in >= 1) && (mantissa_in <= 2) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in >= 2447) && (exponent_in <= 3697) && (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!overflow_trigger && (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((out_0 == 1237409683)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opa == 1496888754)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 309669668) && (out_0 == 139934992)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in == 1058)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 309669668) && (out_0 == 253729054)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opa == 23696642)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && (mantissa_in == 2) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 3726)) |-> (mantissa_in == 0));
assert property(@(posedge clk) (!enable && (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb == 201097495)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 104868620)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 !inexact) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 !exception) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!inexact_trigger && (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 3806)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except == 1221663121)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 224608026)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opa == 846263140)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except == 1237409683)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((exponent_in == 1791)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except == 22609666)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((exponent_in == 3682)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 309669668)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && NaN_out_trigger ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((out_0 == 22609666)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 171782420)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 274619680)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 a_NaN) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except == 970624883)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opb == 123563790)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((opa == 1624116673)) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 !multiply) |-> (mantissa_in == 2));
assert property(@(posedge clk) (rst ##2 1) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2017) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (rst) |-> (mantissa_in == 0));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 inf_round_down_trigger) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && out_neg_inf ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 3697) ##2 !out_pos_inf ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 2139142655) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((mantissa_in >= 2) && (mantissa_in <= 3) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 !except_trigger) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 NaN_input) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op == 4) && (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 1922)) |-> (mantissa_in == 0));
assert property(@(posedge clk) (!out_pos_inf && (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (out_inf_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && NaN_out_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (a_NaN ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 !inexact_trigger ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 !inexact ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 round_to_zero ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 !NaN_input ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !NaN_input ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && (opa >= 927120750) && (opa <= 2070481398) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && (mantissa_in == 3) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (out_0 == 400002351) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 subtract ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 inf_round_down_trigger ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 NaN_out_trigger ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && (mantissa_in == 1) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opa == 927120750) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !inexact && !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && !overflow ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 (fpu_op == 6)) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 !round_to_pos_inf ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 enable_trigger ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && enable_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (exponent_in == 2747) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!inexact_trigger ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 !out_inf_trigger) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 (out_0 == 400002351)) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (mantissa_in == 3) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !inexact_trigger && !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 (fpu_op == 1) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (exponent_in == 2234) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (fpu_op == 3) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && !round_to_pos_inf ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && inf_round_down_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 !opa_QNaN) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && opb_QNaN ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !a_NaN ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && (opb >= 792162142) && (opb <= 1602444223) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 !a_NaN ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) && NaN_input ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 3697) && (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger && round_to_zero ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op == 2) && (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 subtract ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 subtract) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 opb_QNaN ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##2 (fpu_op == 7) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !except_trigger && !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 (out_0 == 400002351) ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except == 164688659) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (divide ##2 (exponent_in >= 1200) && (exponent_in <= 2548) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 !overflow ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 !round_to_pos_inf) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##3 round_to_zero) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 !except_trigger ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##1 (mantissa_in == 1) ##1 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2014) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 1602444223) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (divide ##2 (exponent_in >= 1815) && (exponent_in <= 4077) ##1 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (!add ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!add ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 760901466) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (round_nearest ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (NaN_input ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (enable ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!enable ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!except_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (round_nearest ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inexact ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (out_pos_inf ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (NaN_out_trigger ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (NaN_input ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!enable_trigger ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && (rmode == 3) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 out_pos_inf) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (NaN_input ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!add ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 !NaN_input) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 multiply) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except == 541374784) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inf_round_down_trigger && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 opa_QNaN) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (rst ##2 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((out_0 == 541374784) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opa == 1868995550) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opa == 1515045812) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (mantissa_in == 0)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb == 55278342) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 2031) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in == 246) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 opb_QNaN) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (rst ##3 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 NaN_out_trigger) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb == 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (rst ##4 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (exponent_in == 1916) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 !round_to_pos_inf) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!ex_enable ##4 (out_0 == 580501829)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 round_nearest) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in == 2921) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && exception ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (round_to_pos_inf ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!ex_enable ##4 (out == 1988871661)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (a_NaN ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (fpu_op == 2)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!ex_enable ##4 (out_1 == 459114294)) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (!out_pos_inf ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!overflow && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!out_pos_inf && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 1) && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 !enable) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && subtract ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && enable ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!round_to_zero ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (out_0 == 947185520)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!except_trigger && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && a_NaN ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((mantissa_in == 2) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && (rmode == 2) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inexact && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && (out_0 == 947185520) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (a_NaN ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!opb_QNaN && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 7) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) && inexact_trigger ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!NaN_out_trigger && (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 (out_0 == 1248223636)) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 == 1871372255) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!round_nearest ##1 (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 58508038) ##1 !inexact_trigger) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 7) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 == 760901466) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (exponent_in == 1493) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (overflow_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (exponent_in == 902) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (out_neg_inf ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 == 662865743) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 == 1092094850) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (NaN_input ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##2 (out_0 == 464684343) ##2 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (opb_QNaN ##1 (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 410427184) ##2 (opb >= 104868620) && (opb <= 309669668)) |-> (mantissa_in == 0));
assert property(@(posedge clk) (round_to_pos_inf ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && (fpu_op >= 4) && (fpu_op <= 7) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 330781479) && (in_except <= 2139142655) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((out_0 >= 904509291) && (out_0 <= 2136178174) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!ex_enable && (exponent_in == 3910) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (rst) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) (rst ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 6) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 1396581798)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opb == 361442091)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 == 920136045)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) (!opb_QNaN ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in == 551)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in == 825)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in == 33)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((exponent_in == 90)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((out_1 == 880424296)) |-> (exponent_in >= 0) && (exponent_in <= 997));
assert property(@(posedge clk) ((opb == 201959192) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!ex_enable && (exponent_in == 649) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((mantissa_in == 3) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (a_NaN ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (exponent_in == 1609) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 990) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!ex_enable ##1 (exponent_in == 2649) ##3 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (NaN_input ##1 (in_except >= 164688659) && (in_except <= 177826069) ##1 !out_inf_trigger ##2 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((exponent_in == 2703) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((exponent_in == 877) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3007) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (!ex_enable && (exponent_in == 695) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa == 789475678) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 1644) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 875) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 774) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) (!ex_enable && (exponent_in == 539) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 440) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa == 1721305037)) |-> round_nearest);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##4 (exponent_in == 1529)) |-> (mantissa_in == 1));
assert property(@(posedge clk) (round_to_pos_inf ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!opb_QNaN ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 2506) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 1802) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##4 (exponent_in == 2747)) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!round_to_neg_inf ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 2531) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 2805) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 2999) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3033) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3048) ##4 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb == 223377178) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 3365) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && round_to_zero ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 410) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##1 (out == 855822182) ##3 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((mantissa_in == 1) && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!round_to_pos_inf && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && !exception) |-> round_to_zero);
assert property(@(posedge clk) (round_to_pos_inf ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (!out_pos_inf && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 104868620) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in >= 3067) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 1387) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !out_inf_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 467) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) (rst ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb == 1874186207) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (exponent_in == 1826)) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (exponent_in == 3433)) |-> round_to_zero);
assert property(@(posedge clk) ((in_except == 22609666) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && NaN_input ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (fpu_op == 6)) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_input) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (fpu_op == 5)) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !enable_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 except_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 128333071) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!out_inf_trigger && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) && (out_0 == 1871372255) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && !out_pos_inf) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && a_NaN ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (rst ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 1592) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && !inexact_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 6) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && opa_QNaN ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && a_NaN) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 inexact) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 296107811) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) (!inf_round_down_trigger && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 overflow) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (exponent_in == 1026) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb == 171782420) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (exponent_in == 516) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb == 289335586) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 2212) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb == 296309027) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb == 301173027) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 3363) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && !round_to_pos_inf) |-> round_to_zero);
assert property(@(posedge clk) (!NaN_input ##3 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in == 370) ##3 1) |-> (exponent_in >= 2047) && (exponent_in <= 3053));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 divide ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 1732) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 104868620) && (opb <= 301173027) ##3 (exponent_in == 2154) ##1 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 (rmode == 1)) |-> round_to_zero);
assert property(@(posedge clk) (!enable_trigger && (fpu_op >= 3) && (fpu_op <= 7) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (opa_QNaN ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 2737) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 3726) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) && (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !opa_QNaN) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 274619680) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 1791) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 1071) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((exponent_in == 1058) ##4 1) |-> (mantissa_in == 1));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && !overflow_trigger) |-> round_to_zero);
assert property(@(posedge clk) (multiply ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger && opb_QNaN) |-> round_to_zero);
assert property(@(posedge clk) ((in_except == 84350218) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((mantissa_in == 2) && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 7) ##1 (fpu_op == 3) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 4) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!NaN_out_trigger && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 3910) && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && (out_1 == 1746262480) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except == 1980984300) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opa == 1466979758) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 1) && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (opa_QNaN ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!NaN_out_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 215179545) && (out_0 == 84350218) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 2980) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opb == 197206807) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (rst ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 7) ##1 (fpu_op >= 3) && (fpu_op <= 4) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1320) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (rst ##2 1) |-> round_to_zero);
assert property(@(posedge clk) (!overflow ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 4) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opa >= 435500339) && (opa <= 2146894847) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (opa_QNaN ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 7) ##1 (fpu_op >= 2) && (fpu_op <= 3) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (divide ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2145510399) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!out_inf_trigger ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !ex_enable ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (opa >= 31555843) && (opa <= 2125031933) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!out_inf_trigger ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!exception && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (enable ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (round_to_pos_inf ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 7) ##1 opa_QNaN ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 except_trigger ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (fpu_op >= 2) && (fpu_op <= 4) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 inexact ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!inexact ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!out_inf_trigger && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 5) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (NaN_input ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!except_trigger ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (opa >= 686430545) && (opa <= 1738922959) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (inexact_trigger ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 2) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (fpu_op == 4) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !inexact_trigger ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !overflow_trigger ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (rmode >= 0) && (rmode <= 1) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (in_except >= 538655552) && (in_except <= 1222825873) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (inexact_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (divide ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 726) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (in_except >= 40208644) && (in_except <= 1222825873) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 !round_to_neg_inf ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 divide ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 == 253729054) ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (fpu_op == 3) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 190080278) && (out_0 <= 1746262480) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 99569931) && (out_0 <= 1746262480) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 760406874) && (out_0 <= 1924925413) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !exception ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (opa >= 618149705) && (opa <= 1738922959) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (overflow_trigger ##3 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 48957701) && (in_except <= 129387279) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (exponent_in >= 3238) && (exponent_in <= 3865) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##2 (out_2 == 1988871661) ##2 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 72592648) ##2 !exception ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (fpu_op == 3) ##3 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (opa >= 405729584) && (opa <= 1738922959) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 76909321) && (out_0 <= 1924925413) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 2136178174) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (mantissa_in >= 0) && (mantissa_in <= 1) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) && (in_except >= 48957701) && (in_except <= 129387279) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (mantissa_in == 3) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!round_to_neg_inf ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (exponent_in >= 1771) && (exponent_in <= 2466) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 3352) && (exponent_in <= 3582) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && divide ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (rmode == 1) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 341796136) && (in_except <= 2136178174) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 72592648) ##2 !exception ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (exponent_in >= 2673) && (exponent_in <= 3865) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 !add ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (fpu_op == 7) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2792) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (mantissa_in == 3) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 NaN_out_trigger ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (exponent_in >= 3621) && (exponent_in <= 3865) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!out_neg_inf && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (mantissa_in == 0) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (exponent_in >= 1658) && (exponent_in <= 2262) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!ex_enable ##2 (out_0 == 459114294) ##2 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!enable_trigger ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (opa >= 330378535) && (opa <= 1738922959) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable ##2 (out_1 == 198275863) ##2 1) |-> (exponent_in >= 3060) && (exponent_in <= 4092));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (fpu_op == 6) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 >= 66047239) && (out_0 <= 84350218) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (fpu_op >= 3) && (fpu_op <= 7) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (mantissa_in == 0) && exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 !inexact && exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 3126) && (exponent_in <= 3582) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception && inf_round_down_trigger ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 out_inf_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (out_0 == 66267911) ##3 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 >= 66047239) && (out_0 <= 113948941) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (out_0 == 1996566510) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 out_inf_trigger ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception && overflow_trigger ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!overflow_trigger && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 458) && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 !overflow_trigger ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && enable ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 inf_round_down_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 >= 66047239) && (out_0 <= 76909321) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 opb_QNaN) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!add && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (out_0 >= 66267911) && (out_0 <= 162264339) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (opa >= 296324899) && (opa <= 2002414062) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (in_except >= 105457932) && (in_except <= 2100573690) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception && out_inf_trigger ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) && opa_QNaN ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 (rmode == 3)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception && opb_QNaN ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 round_to_neg_inf) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 190080278) && (out_0 <= 1746262480) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (fpu_op == 5) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 66267911) ##2 !exception ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 overflow_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 !round_to_zero) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (opa >= 296324899) && (opa <= 827493730) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 NaN_input ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (fpu_op == 1) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (fpu_op >= 6) && (fpu_op <= 7) ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (exponent_in >= 1876) && (exponent_in <= 2810) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 !inexact) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 ex_enable && exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 == 66267911) ##2 !exception ##2 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (fpu_op >= 3) && (fpu_op <= 5) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 inexact_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 !round_nearest && exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 !except_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 round_to_zero ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 !except_trigger && exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 !inexact_trigger ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 !NaN_out_trigger) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 NaN_out_trigger ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 84350218) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 !enable) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3320) && (exponent_in <= 4092) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!out_neg_inf && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!overflow ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && a_NaN ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 exception && out_pos_inf ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (out_0 >= 99569931) && (out_0 <= 1746262480) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (in_except >= 40208644) && (in_except <= 1222825873) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (fpu_op == 7) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##3 (exponent_in == 2122) ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (mantissa_in >= 1) && (mantissa_in <= 3) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 352322858) && (in_except <= 2139142655) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (rmode == 3) && exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 3404)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((mantissa_in == 0) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in == 458) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 330) && (exponent_in <= 458) && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 458) && (in_except >= 48957701) && (in_except <= 129387279) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!enable_trigger && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 a_NaN ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && NaN_input ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!opa_QNaN ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 !multiply ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 !out_neg_inf ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (exponent_in == 2938)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (mantissa_in == 1) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (out_0 >= 66267911) && (out_0 <= 421461298) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 == 66267911) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (exponent_in >= 2673) && (exponent_in <= 3865) ##3 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (out_0 >= 66267911) && (out_0 <= 1746262480) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 (exponent_in >= 1802) && (exponent_in <= 3352) ##2 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (out_0 >= 66047239) && (out_0 <= 72592648) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 75387144) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !out_neg_inf ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!round_to_neg_inf && (in_except >= 48957701) && (in_except <= 129387279) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 (out_0 == 1996566510)) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 114) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && (opa >= 449684789) && (opa <= 827493730) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb == 899729771)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 !overflow ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && (out_0 == 1841063899)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 3514)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 365290283) && (opa <= 2146894847) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb == 533743935)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 88958218)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 3492)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 156513042)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (exponent_in >= 1329) && (exponent_in <= 2541) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) && out_pos_inf ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 3947) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((out_0 == 252202782)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb >= 50067717) && (opb <= 763798363) ##3 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && (out_0 == 1637720515)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 252202782)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 1838) && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 2002414062) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 66267911) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 82757897) && (opa <= 197656855) && (out_0 == 1871372255)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 539) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 48957701) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##4 multiply) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (fpu_op >= 2) && (fpu_op <= 7) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 82757897)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 167723283)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 1684333512)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 2371) && (exponent_in <= 3209) ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 6) && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##2 enable_trigger ##1 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa == 152917778)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 2805)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opa == 176328469)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 2017) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!inexact_trigger && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && round_to_neg_inf) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && opb_QNaN) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 4042) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !a_NaN ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 66267911) ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && NaN_input) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && out_inf_trigger) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 66047239) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 75387144) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && (rmode == 3)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !except_trigger && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !out_pos_inf && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 1) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 7) ##1 opb_QNaN ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && a_NaN) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 114806029) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 == 66047239) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb == 1993627629) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb == 1290719641) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !round_to_zero && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 75387144) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !add && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !NaN_out_trigger && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && exception) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !NaN_input ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855) && inexact_trigger) |-> (mantissa_in == 3));
assert property(@(posedge clk) (rst ##3 1) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !overflow && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 864) && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!overflow_trigger && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 1326) && (exponent_in <= 2684) ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !inf_round_down_trigger && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 129387279) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 3668) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 37) && (exponent_in <= 1053) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 66267911) ##4 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 330) && (exponent_in <= 458) ##3 inexact_trigger ##1 exception) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) ##2 !inexact && (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) && round_to_zero ##3 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 129387279) ##1 (opa >= 330378535) && (opa <= 686430545) ##2 exception ##1 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 1222) && (in_except >= 48957701) && (in_except <= 129387279) ##4 1) |-> (fpu_op >= 2) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 7) && NaN_out_trigger ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 37) && (exponent_in <= 1199) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 7) && (in_except >= 53582086) && (in_except <= 2136178174) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 1159) && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) && opb_QNaN ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in >= 2671) && (exponent_in <= 4056) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!except_trigger ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!inexact ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) ##1 out_pos_inf ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op == 7) && inexact ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (inf_round_down_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 7) && except_trigger ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 676588880) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((in_except == 84350218) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa == 496663355) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in == 1606) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 197206807) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 7) ##1 !out_inf_trigger ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!ex_enable && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((exponent_in == 3743) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3910) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (a_NaN ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb == 101746444) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (inexact_trigger ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb == 109984525) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1259) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 164047123) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3682) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((in_except == 541374784) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 1996566510) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 164328211) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1922) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 84350218) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in == 3529) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 332664103) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 1871372255) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 55278342) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 128333071) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 116389645) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1756) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3519) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 7) ##1 (exponent_in >= 37) && (exponent_in <= 2114) ##1 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb == 104868620) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1058) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 71717128) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2921) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1398) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 160240915) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 855822182) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 1871372255) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 1248223636) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (out_0 == 1221663121) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2212) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##1 (exponent_in == 2649) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 123563790) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!NaN_input && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (exponent_in == 1916)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (out == 855822182)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && round_nearest ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (out_2 == 1150348681)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (out_0 == 332664103)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (exponent_in == 2959)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (opa >= 282069793) && (opa <= 2113835003) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (exponent_in == 108)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb >= 55278342) && (opb <= 201097495) ##2 (exponent_in == 1732)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (opa >= 41585924) && (opa <= 2113835003) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && subtract ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!inexact ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!except_trigger ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && (in_except >= 268934944) && (in_except <= 2122260988) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (out_1 >= 321336614) && (out_1 <= 855822182) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1070) && (exponent_in <= 2099) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (inf_round_down_trigger ##4 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!opa_QNaN ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && a_NaN ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && out_inf_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 37) && (exponent_in <= 2026) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##3 (out_0 == 151810322) ##1 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (!enable_trigger && (out_1 >= 133632783) && (out_1 <= 2136178174) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (enable ##2 (opb >= 197206807) && (opb <= 215179545) ##1 !NaN_out_trigger) |-> round_to_zero);
assert property(@(posedge clk) (!enable_trigger && opa_QNaN ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (fpu_op == 5) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3720) && (exponent_in <= 4092) ##3 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (!enable_trigger && NaN_input ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!a_NaN && (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (overflow_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 7) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (!NaN_out_trigger ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##3 (exponent_in == 2762) ##1 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 756655450) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 round_to_zero) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 a_NaN ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 !opa_QNaN ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 enable_trigger) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && a_NaN ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 (rmode == 3) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !round_to_pos_inf) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && opb_QNaN ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !opb_QNaN) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 37) && (exponent_in <= 4034) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && !rst ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 NaN_out_trigger ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 !enable && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !a_NaN) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 !inexact_trigger ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !inexact_trigger) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && ex_enable ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 exception) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 NaN_input ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 except_trigger ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && round_nearest ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 enable_trigger ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 inexact ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && (rmode == 3) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 (rmode == 1)) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (mantissa_in == 3) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!overflow ##2 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !except_trigger) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !NaN_input) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 NaN_out_trigger) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && opb_QNaN ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 (fpu_op == 6) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 !inexact) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 out_neg_inf ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger && inexact_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 !round_to_zero ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##4 (exponent_in == 2392)) |-> inf_round_down_trigger);
assert property(@(posedge clk) (!enable_trigger ##1 !round_to_zero && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) && NaN_input ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 round_to_neg_inf ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (inexact_trigger ##2 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 enable ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##2 ex_enable) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (opb >= 55278342) && (opb <= 201097495) ##1 (mantissa_in == 2) ##1 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##1 (fpu_op == 6) && (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_1 == 1419414953) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (opa_QNaN ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opa == 1408487335) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##1 (exponent_in == 3734) ##3 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (!enable_trigger && ex_enable ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1199) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except == 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 2341) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((opa == 410011952) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 2453) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (!enable_trigger && (rmode == 1) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa == 1861210077) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_1 == 2061411829) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 1620) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_1 == 225664794) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except == 374085420) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 == 374085420) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 2748) && (out_0 >= 374085420) && (out_0 <= 526241086) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 1531) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except == 386238254) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((in_except == 503959356) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##2 (out_0 == 151810322) ##2 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((out_0 == 386238254) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((opb == 1521136565) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) ((exponent_in == 3048) ##4 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (!overflow ##1 (fpu_op == 7) ##2 (opa >= 82757897) && (opa <= 197656855)) |-> (mantissa_in == 3));
assert property(@(posedge clk) (!enable_trigger && (fpu_op >= 3) && (fpu_op <= 5) ##1 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 526241086) ##2 (out_0 == 503959356) ##2 1) |-> inf_round_down_trigger);
assert property(@(posedge clk) (exception ##2 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((mantissa_in >= 2) && (mantissa_in <= 3) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (exception ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (!enable_trigger ##2 (opb >= 55278342) && (opb <= 201097495) ##2 1) |-> (fpu_op >= 6) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_neg_inf ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (NaN_out_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (opb_QNaN ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((rmode == 0) ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) (subtract ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1545) && (exponent_in <= 2371) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (round_to_zero ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (inexact_trigger ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 1364) && (exponent_in <= 2715) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 1529) && (exponent_in <= 2357) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (except_trigger ##3 (exponent_in >= 3152) && (exponent_in <= 3327) ##1 1) |-> opb_QNaN);
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 1) && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in == 1398)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && round_to_neg_inf) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && (rmode == 0)) |-> out_pos_inf);
assert property(@(posedge clk) (!round_to_zero && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && NaN_input) |-> out_pos_inf);
assert property(@(posedge clk) ((in_except == 855822182)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && opb_QNaN) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && overflow_trigger) |-> out_pos_inf);
assert property(@(posedge clk) (!inexact_trigger && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((mantissa_in == 2) && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb == 109984525)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && NaN_out_trigger) |-> out_pos_inf);
assert property(@(posedge clk) (!enable && (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && subtract) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && a_NaN) |-> out_pos_inf);
assert property(@(posedge clk) ((opb == 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((opb >= 109984525) && (opb <= 116389645) && exception) |-> out_pos_inf);
assert property(@(posedge clk) ((opa == 496663355)) |-> out_pos_inf);
assert property(@(posedge clk) (opb_QNaN ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 == 574183748) ##1 1) |-> out_pos_inf);
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (overflow ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((exponent_in >= 984) && (exponent_in <= 1990) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) (round_to_neg_inf ##1 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 2) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1658) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 806) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 318) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 3653) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 467) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 803) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 2519) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 3495) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 629) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in == 1290) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((exponent_in == 370) ##1 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((out_inf == 0) ##3 1) |-> round_to_pos_inf);
assert property(@(posedge clk) (rst ##4 1) |-> round_to_pos_inf);
assert property(@(posedge clk) (rst ##3 1) |-> round_to_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 3216) && (exponent_in <= 4092) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 1) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (opb_QNaN ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (NaN_input ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 726) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1423) && (exponent_in <= 2721) && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2485) && (exponent_in <= 3282) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 3) ##1 (exponent_in >= 2748) && (exponent_in <= 2899) ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((out_0 >= 526241086) && (out_0 <= 2136178174) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (exponent_in >= 1649) && (exponent_in <= 2861) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((mantissa_in == 0) ##1 (in_except >= 164688659) && (in_except <= 177826069) ##3 1) |-> (mantissa_in == 2));
assert property(@(posedge clk) (round_to_neg_inf ##3 (opb >= 197206807) && (opb <= 215179545) ##1 1) |-> round_to_zero);
assert property(@(posedge clk) ((fpu_op == 2) ##1 (exponent_in >= 159) && (exponent_in <= 2913) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (exponent_in >= 1764) && (exponent_in <= 2913) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3072) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) (!enable ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (a_NaN ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1423) && (exponent_in <= 2247) && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 4092) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) (out_inf_trigger ##1 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 2) ##1 opb_QNaN ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (out_inf_trigger ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((fpu_op == 2) && out_inf_trigger ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 3114) && (exponent_in <= 3916) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##1 opa_QNaN ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (!out_inf_trigger ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && opb_QNaN ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##1 inf_round_down_trigger ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && ex_enable ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 !out_pos_inf) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 out_inf_trigger) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 !inf_round_down_trigger) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 (fpu_op == 4)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 NaN_input) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 (mantissa_in == 0)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 !subtract) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (mantissa_in >= 0) && (mantissa_in <= 1) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 1958) && (exponent_in <= 4043) && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 !opa_QNaN) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 (rmode == 3)) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 1922) && (exponent_in <= 4089) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 out_neg_inf) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 a_NaN) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 divide) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 !round_to_zero) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 round_to_neg_inf) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (NaN_input ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!out_neg_inf ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!ex_enable && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (mantissa_in >= 0) && (mantissa_in <= 1) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (mantissa_in >= 0) && (mantissa_in <= 1) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 !opa_QNaN && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (mantissa_in == 3) && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && (rmode == 3) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 !round_to_zero && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 !inf_round_down_trigger && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && divide ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && round_to_neg_inf ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 !out_pos_inf && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && a_NaN ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 !subtract && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 !exception ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 opa_QNaN ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (fpu_op >= 0) && (fpu_op <= 2) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && out_neg_inf ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) && NaN_input ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##3 (fpu_op == 3) && (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (rmode >= 1) && (rmode <= 2) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##1 divide ##3 (opb >= 112818957) && (opb <= 304087332)) |-> (exponent_in >= 0) && (exponent_in <= 877));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (exponent_in >= 2341) && (exponent_in <= 2913) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op >= 4) && (fpu_op <= 7) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (mantissa_in == 0) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (fpu_op >= 0) && (fpu_op <= 1) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (!round_to_pos_inf && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 out_pos_inf ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op >= 6) && (fpu_op <= 7) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 !round_to_zero ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (a_NaN ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 464684343) && (in_except <= 2139142655) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##2 enable ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 80453385) && (opb <= 2145052159) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 19252482) && (opb <= 2145052159) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2155) && (exponent_in <= 3895) && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 442485556) && (opb <= 2145052159) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 502418235) && (opb <= 1147391368) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##1 (opb >= 109984525) && (opb <= 116389645)) |-> out_pos_inf);
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op >= 5) && (fpu_op <= 7) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (opb >= 279661857) && (opb <= 2145052159) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 66267911) && (out_0 <= 2107716603) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (!exception && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 round_to_neg_inf ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 !round_to_zero ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (fpu_op == 0) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (rmode >= 2) && (rmode <= 3) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 66267911) && (out_0 <= 2021404144) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 580501829) && (out_0 <= 2021404144) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 NaN_out_trigger && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 NaN_input && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 67) && (exponent_in <= 93) && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 268934944) && (out_0 <= 271779616)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 228816155) && (out_0 <= 237849372)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3075)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 252202782) && (in_except <= 253729054)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 449846581) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 252202782) && (out_0 <= 253729054)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 !overflow_trigger && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 >= 263825183) && (out_0 <= 268934944)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 271779616) && (out_0 <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (rmode >= 0) && (rmode <= 1) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 !round_nearest && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 !inexact_trigger && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 231959323)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (mantissa_in == 1) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 !out_neg_inf && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 464684343) && (out_0 <= 2107716603) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 add ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op >= 3) && (fpu_op <= 7) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 inf_round_down_trigger ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 round_to_pos_inf ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (inexact ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) (except_trigger ##1 (out_1 == 169726228) ##1 1) |-> exception);
assert property(@(posedge clk) ((fpu_op == 2) && out_pos_inf ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 319833382) && (in_except <= 2139142655) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 15884033) && (in_except <= 2139142655) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (in_except >= 734571351) && (in_except <= 1116575109) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (mantissa_in == 0) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (rmode == 3) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (rmode == 3) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (divide ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (in_except >= 532371263) && (in_except <= 1066453887) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (rmode == 2) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 out_pos_inf ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (!opb_QNaN && (fpu_op == 2) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 580501829) && (out_0 <= 1821779417) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && round_to_neg_inf ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!overflow_trigger ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1568) && (exponent_in <= 2820) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (round_to_neg_inf ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) && (mantissa_in == 1) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((out_0 >= 374085420) && (out_0 <= 574183748) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && round_to_neg_inf ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 41808644) && (opb <= 2130746366) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (mantissa_in >= 0) && (mantissa_in <= 1) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 306771236) && (out_0 <= 1711764428) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (!round_nearest && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 573037892) && (out_0 <= 1920465892) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 66267911) && (out_0 <= 2122605053) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (exponent_in >= 2595) && (exponent_in <= 3240) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (in_except >= 306771236) && (in_except <= 1711764428) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 473406776) && (opb <= 1971381739) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 447814965) && (opb <= 871495015) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 400131375) && (out_0 <= 1821779417) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && overflow ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 386238254) && (out_0 <= 2122605053) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 357617962) && (out_0 <= 2122605053) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 123742478) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 171782420) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 201097495) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op == 6) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (divide ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb == 301173027) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 1892128737) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 496663355) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (rst ##3 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in == 1207) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (out_0 >= 400131375) && (out_0 <= 992863094) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 1466979758) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) (rst ##4 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((opb == 142552336) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 966153075) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 123563790) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 151837458) && (opb <= 644407116) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((in_except == 84350218) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 1624116673) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 274619680) && (opb <= 2130746366) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 197206807) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opa == 1413874088) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 148038417) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 573037892) && (out_0 <= 2122605053) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 279661857) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 109984525) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (out_0 >= 341796136) && (out_0 <= 2122605053) ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb == 329049383) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (exponent_in >= 2825) && (exponent_in <= 3421) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 336064808) && (opb <= 622951242) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (fpu_op >= 5) && (fpu_op <= 6) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((fpu_op == 2) && (opb >= 171782420) && (opb <= 644407116) ##3 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##1 (exponent_in == 835) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((fpu_op == 2) ##2 (exponent_in >= 2830) && (exponent_in <= 3446) ##1 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((opb >= 447814965) && (opb <= 871495015) ##1 !except_trigger ##2 (opb >= 109984525) && (opb <= 331339047) ##1 1) |-> (exponent_in >= 1342) && (exponent_in <= 2703));
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 457263414) && (out_0 <= 625604938) ##2 (exponent_in == 2289) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (rst ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (rst ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (rst) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((mantissa_in == 3) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1732) && (exponent_in <= 2520) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 449846581) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opb == 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opb == 2090806777) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) ((opa == 1536093111) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 1333));
assert property(@(posedge clk) (subtract ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (NaN_out_trigger ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 1) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3216) && (exponent_in <= 4092) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1393) && (exponent_in <= 2748) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!inexact_trigger ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1545) && (exponent_in <= 2357) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 3100) && (exponent_in <= 4092) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3872) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 3826) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 1387) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 1825) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opa == 990159734) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((opb == 538561344) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in == 2328) ##1 1) |-> (exponent_in >= 2715) && (exponent_in <= 4092));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1529) && (exponent_in <= 2357) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (fpu_op >= 6) && (fpu_op <= 7) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (add ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 7) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 1) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!NaN_out_trigger ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (divide ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (enable ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2017) && (exponent_in <= 4092) ##2 (opb >= 55278342) && (opb <= 58508038) ##1 1) |-> (exponent_in >= 1013) && (exponent_in <= 2031));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1872) && (exponent_in <= 2673) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2693) && (exponent_in <= 4092) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2519) && (exponent_in <= 3304) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (overflow_trigger ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 2) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (opb_QNaN ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (in_except >= 139934992) && (in_except <= 760901466) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (inexact_trigger ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (in_except >= 76909321) && (in_except <= 760901466) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (a_NaN ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (rmode == 0) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 3216) && (exponent_in <= 4092) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && a_NaN ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!round_to_neg_inf ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##3 !out_inf_trigger) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (rmode == 0) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (exponent_in >= 1268) && (exponent_in <= 1891) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 341796136) && (in_except <= 359286570) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((rmode == 2) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 330781479) && (in_except <= 359286570) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 1) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 !out_inf_trigger ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((mantissa_in == 3) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (out_0 >= 341796136) && (out_0 <= 2122605053) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (out_neg_inf ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && inf_round_down_trigger ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!NaN_out_trigger ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (in_except >= 76909321) && (in_except <= 2127268349) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!enable_trigger ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && NaN_input ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (opa_QNaN ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 374085420) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 352914218) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (out_neg_inf ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 345900841) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (rst ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (mantissa_in == 0) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && inf_round_down_trigger) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 4075)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && opa_QNaN) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 237849372)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (out == 1247965076)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && except_trigger) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 271779616)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 93)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (mantissa_in == 3) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && inexact) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1111) && (exponent_in <= 2111) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && inexact ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 2242)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && round_to_pos_inf) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && enable ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 == 253729054)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 a_NaN && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 252202782)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 == 1821779417)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (mantissa_in == 1) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && opb_QNaN) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && except_trigger ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 268934944)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 671)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && overflow) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 == 263825183)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 228816155)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 252202782)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2818)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 253729054)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 divide && round_to_neg_inf) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (out_0 == 470419768)) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 228816155)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 263825183)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 == 237849372)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 228816155) && (in_except <= 275704096) && (out_0 == 268934944)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 231959323)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!round_to_neg_inf ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (rmode == 0) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && overflow ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in == 67)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) ##1 (rmode == 1) && divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_0 == 271779616)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 548) && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3947) && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (rmode == 2) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (out_0 >= 198275863) && (out_0 <= 2122605053) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (out_0 >= 298239267) && (out_0 <= 1743280079) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && (out_0 >= 198275863) && (out_0 <= 503959356) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (exponent_in >= 985) && (exponent_in <= 1891) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (rst ##3 1) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1329) && (exponent_in <= 2531) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!add && (exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1136) && (exponent_in <= 1764) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (opa_QNaN ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (opa_QNaN ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 162) && (exponent_in <= 1764) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((opa >= 496663355) && (opa <= 507420988)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 1496888754) && (opa <= 1515045812)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 5) && (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 multiply ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 738) && (exponent_in <= 1525) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 NaN_input ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (exception ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1545) && (exponent_in <= 2279) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (divide ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 2588) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!a_NaN && (exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!ex_enable ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (opa >= 282069793) && (opa <= 793864030) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 295713571) && (in_except <= 470419768) && opa_QNaN ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (!out_inf_trigger ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1564) && (exponent_in <= 2406) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 3216) && (exponent_in <= 4092) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 opa_QNaN ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 !out_pos_inf ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_neg_inf ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_pos_inf ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2357) && (exponent_in <= 2597) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1320) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((mantissa_in == 2) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 !inexact ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 !except_trigger ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (exponent_in >= 19) && (exponent_in <= 1891) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 !except_trigger ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (rmode >= 1) && (rmode <= 2) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2406) && (exponent_in <= 2722) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 NaN_input ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 !inexact ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_pos_inf ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1353) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (rmode == 1) ##3 !add) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!ex_enable ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (rmode == 1) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1529) && (exponent_in <= 2357) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1442) && (exponent_in <= 2737) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!out_inf_trigger ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1983) && (exponent_in <= 2684) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (mantissa_in == 0) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && multiply ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1315) && (exponent_in <= 2673) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_neg_inf ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 !out_pos_inf ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (round_to_pos_inf ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !except_trigger && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !opb_QNaN && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !out_pos_inf && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !out_inf_trigger && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && (mantissa_in == 2)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && a_NaN) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 !inexact ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !round_nearest && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && enable_trigger ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && ex_enable) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 !inexact && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && NaN_input) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 !except_trigger ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 enable ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && enable ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && enable) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096) && (rmode == 3)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (exponent_in >= 1815) && (exponent_in <= 2872) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (mantissa_in == 1) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!divide ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 NaN_input ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 ex_enable ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && (fpu_op == 2) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 !enable ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 !out_pos_inf ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && opb_QNaN ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##3 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 ex_enable ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (!inexact_trigger && (exponent_in >= 2110) && (exponent_in <= 3079) ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 ex_enable ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) && NaN_out_trigger ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 !round_nearest ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (fpu_op >= 0) && (fpu_op <= 1) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 0) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (exponent_in >= 1246) && (exponent_in <= 2289) ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 1) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (except_trigger ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 multiply ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (inexact ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (subtract ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 3) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (add ##3 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (add ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_0 >= 381791533) && (out_0 <= 585484101) ##3 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (subtract ##4 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (mantissa_in == 3) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 round_to_pos_inf ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 786) && (exponent_in <= 875) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (fpu_op >= 0) && (fpu_op <= 2) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (fpu_op >= 0) && (fpu_op <= 2) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((mantissa_in == 3) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##3 out_pos_inf ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 2137193470) && (opa <= 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 41808644) && (opb <= 750437209) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 875) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!ex_enable ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##2 (fpu_op >= 0) && (fpu_op <= 3) ##2 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 subtract) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##3 (fpu_op >= 0) && (fpu_op <= 3) ##1 (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) (multiply ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (rmode == 3) ##2 !inexact_trigger) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 2) ##4 !round_to_zero && (in_except >= 228816155) && (in_except <= 275704096)) |-> (fpu_op >= 5) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (fpu_op >= 4) && (fpu_op <= 5) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 1619) && (exponent_in <= 2122) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (mantissa_in == 0) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 3519) && (exponent_in <= 3910) && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 1868995550) && (opa <= 1892128737)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 723586390) ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 1) ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!multiply ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 1503) && (exponent_in <= 1844) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 84350218) && (out_0 <= 99569931) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) && NaN_input ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (opa >= 23696642) && (opa <= 2141261311) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3256) && (exponent_in <= 3918)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 1070) && (exponent_in <= 2099) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (exponent_in >= 1964) && (exponent_in <= 2899) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !except_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!multiply && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !opb_QNaN) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (fpu_op >= 3) && (fpu_op <= 7)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !round_to_pos_inf) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !inexact ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !inexact_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !overflow_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !overflow ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 NaN_out_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !a_NaN) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 123563790) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (divide ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) && (in_except >= 22609666) && (in_except <= 137616144) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!round_to_pos_inf ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 451279669) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##3 out_pos_inf ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (rst ##2 1) |-> (opb >= 298389795) && (opb <= 2145316351));
assert property(@(posedge clk) ((mantissa_in == 3) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 2075) && (exponent_in <= 2649) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (out_0 >= 619251529) && (out_0 <= 1045441916) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 1825) && (exponent_in <= 2122) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 >= 66047239) && (out_0 <= 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 3721) && (exponent_in <= 3865) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 84350218) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (opa >= 282069793) && (opa <= 2002414062) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (opb >= 773033308) && (opb <= 1431793578) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 72592648) && (out_0 <= 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 458) && (exponent_in <= 875) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 round_to_pos_inf ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 369621804) && (opa <= 375094060)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 197206807) && (out_0 >= 84350218) && (out_0 <= 237849372)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##3 out_pos_inf ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 80453385) && (opb <= 88475914)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##3 out_pos_inf ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (opb >= 1978067947) && (opb <= 2131474430) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 1222) && (exponent_in <= 2017) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (opa >= 282069793) && (opa <= 449684789) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 482) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 2673) && (exponent_in <= 3238) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) && a_NaN ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 1736) && (exponent_in <= 1844) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!round_nearest ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (exception ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3) && enable ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 out_pos_inf) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 !add && (rmode == 0)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((rmode == 3) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 6) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (fpu_op == 4) ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 3345) && (exponent_in <= 4092) ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 NaN_out_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !inexact_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !round_to_pos_inf ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !overflow_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 277744417) ##4 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (exponent_in >= 2748) && (exponent_in <= 2813) ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!out_neg_inf ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 2) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 1345) && (exponent_in <= 2703) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##2 (out_0 >= 2097256954) && (out_0 <= 2135382526) ##1 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !inexact_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !a_NaN ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (mantissa_in >= 2) && (mantissa_in <= 3) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !opa_QNaN ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && divide ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 NaN_out_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !opa_QNaN && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 enable) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !inexact) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (exponent_in >= 2995) && (exponent_in <= 3658)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !subtract) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !overflow) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !overflow_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !except_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !out_pos_inf && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (round_to_neg_inf ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (in_except >= 854597477) && (in_except <= 2100573690) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (opa_QNaN ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (rmode == 2) ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!round_nearest && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 3365) && (exponent_in <= 3527) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (opa >= 894319978) && (opa <= 1572115899) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (fpu_op == 4) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 2673) && (exponent_in <= 3865) ##2 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 84) && (exponent_in <= 301) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !ex_enable ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (exponent_in >= 1664) && (exponent_in <= 2061) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (out_0 >= 762134874) && (out_0 <= 1045441916) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 2) ##3 out_pos_inf ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 421461298) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (opa >= 1721305037) && (opa <= 1827533785) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (rmode == 1) && inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (opa >= 377964333) && (opa <= 980534132) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 99569931) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (rmode == 0) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 2075) && (exponent_in <= 2426) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 round_nearest ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 84350218) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (round_nearest ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (NaN_input ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 148038417) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 >= 66047239) && (out_0 <= 72592648) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 !enable_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && multiply ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (mantissa_in >= 0) && (mantissa_in <= 1) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (overflow ##1 (mantissa_in >= 0) && (mantissa_in <= 1) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 197206807) && (out_0 >= 164047123) && (out_0 <= 237849372)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 41808644)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 130248975) && (opb <= 140380432)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 == 84350218)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 123742478)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 80453385) && (opb <= 81953545)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb >= 19252482) && (opb <= 723586390) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 !out_pos_inf) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 148038417) && (opb <= 151837458)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (opb >= 197206807) && (opb <= 274619680) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 72592648) && (in_except <= 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (in_except >= 162264339) && (in_except <= 421461298) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 48957701) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (mantissa_in == 0) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (mantissa_in == 1) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !enable_trigger ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 99569931) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 1402) && (exponent_in <= 2017) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 2673) && (exponent_in <= 2938) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((rmode >= 2) && (rmode <= 3) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2014) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1990) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!round_to_zero ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (rmode == 1) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 !inf_round_down_trigger ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 984) && (exponent_in <= 1990) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (fpu_op >= 6) && (fpu_op <= 7) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (rmode == 1) ##2 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 389291822) && (in_except <= 401096495)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) (overflow ##1 enable ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !NaN_out_trigger && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && inexact_trigger) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !round_to_zero && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !except_trigger && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !overflow && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (fpu_op == 6) && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && out_neg_inf) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !add && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && overflow_trigger) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && round_to_pos_inf) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (mantissa_in == 2) && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (rmode >= 1) && (rmode <= 3) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (exponent_in >= 1733) && (exponent_in <= 2980) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !inexact && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && (rmode == 2)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && NaN_input) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !out_pos_inf && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 !opb_QNaN && (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##2 (opb >= 36642564) && (opb <= 197206807) && enable) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) ##2 (exponent_in >= 3386) && (exponent_in <= 3394) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##3 (opa >= 377964333) && (opa <= 422588210)) |-> out_inf_trigger);
assert property(@(posedge clk) (!out_inf_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (overflow ##1 exception ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!out_neg_inf ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (NaN_input && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 out_inf_trigger ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!enable ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (mantissa_in == 2)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 exception ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 1771) && (exponent_in <= 1907)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3459) && (exponent_in <= 3918)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3256) && (exponent_in <= 3459)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 NaN_input && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 !ex_enable) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 36642564) && (opb <= 2145316351) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (round_to_neg_inf ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 185526038) && (in_except <= 315424037) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (fpu_op == 1) ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##2 (opb >= 548031297) && (opb <= 592586054) ##1 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((fpu_op == 3) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1736) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (overflow ##1 (fpu_op >= 0) && (fpu_op <= 3) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 !add ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 !except_trigger ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 !inexact ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!inf_round_down_trigger ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 200419607) && (in_except <= 2139142655) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !round_to_pos_inf && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (rmode == 0) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 round_nearest && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (mantissa_in == 2) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (rmode == 1) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !out_pos_inf ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (opa >= 1612883904) && (opa <= 1861210077) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!out_pos_inf ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in >= 233) && (exponent_in <= 573) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (rmode == 1) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (round_to_zero ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in >= 1826) && (exponent_in <= 1955) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 out_neg_inf ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!add && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (a_NaN && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 456559414) && (in_except <= 694588754) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!out_pos_inf && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 !overflow ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((rmode == 0) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (exponent_in >= 2167) && (exponent_in <= 2980) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) && round_to_neg_inf ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (rmode == 1)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (fpu_op >= 3) && (fpu_op <= 5)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 inf_round_down_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (opa >= 297818915) && (opa <= 405729584) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 225) && (exponent_in <= 990) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 0) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (in_except >= 332664103) && (in_except <= 457263414) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (out_0 >= 1116575109) && (out_0 <= 1768052690) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 overflow_trigger ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in == 225) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (!subtract ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 0) ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 3361) && (exponent_in <= 3546) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 2075) && (exponent_in <= 2167) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (mantissa_in == 1) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in >= 3008) && (exponent_in <= 3322) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (exponent_in >= 1958) && (exponent_in <= 2061) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 1825) && (exponent_in <= 1876) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (opa >= 894319978) && (opa <= 980534132) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((out_0 == 619251529) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((out_0 == 84350218) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((out_0 >= 332664103) && (out_0 <= 894350698) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 84) && (exponent_in <= 114) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (out_0 >= 762134874) && (out_0 <= 894350698) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (overflow && round_nearest ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (out_inf_trigger && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (mantissa_in == 1) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (exception ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 246639389) && (out_0 <= 742816088) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!NaN_out_trigger && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1720) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 1466979758) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 round_to_neg_inf ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 22609666) && (out_0 <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 overflow ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 72592648) && (in_except <= 84350218) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 22609666) && (out_0 <= 133632783) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 3816) && (exponent_in <= 3910) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (opa >= 1227910546) && (opa <= 1851618780) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (fpu_op == 7) ##1 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (inexact_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa >= 282069793) && (opa <= 299025699) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 5) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 2114) && (exponent_in <= 2122) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (opb >= 438327092) && (opb <= 498667835) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 225) && (exponent_in <= 244) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 142552336) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (opb >= 155964178) && (opb <= 223377178) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in >= 2426) && (exponent_in <= 2649) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (exponent_in >= 3582) && (exponent_in <= 3661) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 3910) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (out_0 >= 332664103) && (out_0 <= 457263414) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 315424037) && (in_except <= 2139142655) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (a_NaN ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!opb_QNaN ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!opb_QNaN && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!round_to_zero && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 22609666) && (out_0 <= 2135382526) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 306771236) && (in_except <= 2139142655) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 113948941) && (in_except <= 114806029) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 75387144) && (in_except <= 84350218) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (fpu_op == 6) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 >= 66047239) && (out_0 <= 66267911) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 inexact_trigger ##1 (rmode == 0)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (fpu_op == 2) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 786) && (exponent_in <= 875) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && round_to_pos_inf ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (mantissa_in == 0) ##1 !out_pos_inf) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 multiply ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in >= 2803) && (exponent_in <= 3075) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 66267911) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##3 (out_0 >= 828423010) && (out_0 <= 1010009464)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##3 !enable_trigger) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 2446) && (exponent_in <= 3240) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (!out_pos_inf && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (mantissa_in >= 1) && (mantissa_in <= 2) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (rmode == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 1945) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb == 80453385)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1624116673)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 81953545)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 36642564)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1496888754)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 74560776)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1413874088)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 164328211)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 55278342)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 140380432)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1071489407)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 375094060)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 101342476)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 496663355)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 507420988)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1957857257)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 519236925)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 88475914)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1515045812)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 66047239) && (out_0 <= 2136178174) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1827396057)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1892128737)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 104868620)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 123742478)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 == 541374784)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 41808644)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 58508038)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 71717128)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 369621804)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 130248975)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1466979758)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (rst) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 109984525)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 123563790)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 2087) && (exponent_in <= 4056) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 151837458)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 1868995550)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (rst ##2 1) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 2146894847)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 2137193470)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opa == 2082907128)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((opb == 148038417)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 114) && (exponent_in <= 330) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 182234389) && (opa <= 190776598) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((exponent_in >= 3996) && (exponent_in <= 4029) && (opa >= 155210002) && (opa <= 346263849) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((exponent_in >= 1222) && (exponent_in <= 1402) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 133632783) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 726) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 48957701) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 1064) && (exponent_in <= 2099) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 75387144) && (in_except <= 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 1914) && (exponent_in <= 2017) && (in_except >= 22609666) && (in_except <= 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 822) && (exponent_in <= 1649) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 3) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 2721) && (exponent_in <= 4056) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 2031) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 76909321) && (out_0 <= 84350218) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 84350218) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 129946895) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 84350218) && (in_except <= 99569931) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (fpu_op == 7) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 76909321) && (out_0 <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!NaN_out_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (round_to_neg_inf ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 129387279) && (in_except <= 129946895) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 439) && (exponent_in <= 589) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((mantissa_in >= 2) && (mantissa_in <= 3) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (a_NaN ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((mantissa_in == 2) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 6) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 873216) && (opb <= 2135888382) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (overflow ##1 (in_except >= 22609666) && (in_except <= 2136178174) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) ##2 (exponent_in == 3394) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in == 196) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 3521) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in >= 2699) && (exponent_in <= 3302) ##2 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 1329) && (exponent_in <= 2684) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in == 3206) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !add ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 225) && (exponent_in <= 2208) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 2921) && (exponent_in <= 4056) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!out_inf_trigger && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 894350698) && (in_except <= 1423720361) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 3808) && (exponent_in <= 3815)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (opb >= 1383804836) && (opb <= 1674934215) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !opb_QNaN && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 overflow && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (overflow_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 inexact && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 32974595) && (opb <= 723586390) ##1 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !opb_QNaN ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (opb >= 1137406855) && (opb <= 1574195131) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 except_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 449846581) && (in_except <= 2139142655) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((rmode == 1) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!round_to_pos_inf ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 499450171) && (in_except <= 1980984300) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (inexact ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 894350698) && (in_except <= 1248038292) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !round_to_neg_inf ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 762134874) && (in_except <= 1980984300) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (opa >= 282069793) && (opa <= 2002414062) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1353) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (except_trigger ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!add && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 >= 526241086) && (out_0 <= 2135382526) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1326) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 !NaN_input) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 1290) && (exponent_in <= 1480)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3722) && (exponent_in <= 3918)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 round_to_zero ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !NaN_input ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (mantissa_in == 3) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (in_except >= 1258351510) && (in_except <= 1419414953) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3256) && (exponent_in <= 3355)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!out_inf_trigger && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 2921) && (exponent_in <= 2938)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (out_0 >= 374085420) && (out_0 <= 1134268807) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 1771) && (exponent_in <= 1791)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (exponent_in >= 1026) && (exponent_in <= 1342) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!inf_round_down_trigger && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 !enable_trigger) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in >= 3180) && (exponent_in <= 3256)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (opa >= 1053574525) && (opa <= 1659265477) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((mantissa_in == 3) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 inf_round_down_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (in_except >= 374085420) && (in_except <= 1134268807) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 940) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !a_NaN ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 round_nearest) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 ex_enable ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !except_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!round_to_neg_inf && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 (rmode == 1) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 !round_to_zero) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 !exception) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##2 (out_1 == 610141512) ##1 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !exception ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##2 (out_0 == 332664103) ##1 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 2) && overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((out_0 >= 482353465) && (out_0 <= 2135382526) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 round_to_zero ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !opa_QNaN ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 !a_NaN) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 499450171) && (in_except <= 1248038292) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !round_nearest ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 6) ##3 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (!out_neg_inf && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 (mantissa_in == 3)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 3) && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 opb_QNaN) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 opb_QNaN ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 (rmode == 0)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##1 !inexact ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (overflow) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 3) && (mantissa_in == 2) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !enable ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 out_neg_inf && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 out_neg_inf ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (opa >= 1695611338) && (opa <= 1861210077) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (fpu_op >= 6) && (fpu_op <= 7) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && round_to_zero ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !round_to_zero && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (add ##4 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 1331) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 781) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (fpu_op == 7) && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 enable_trigger && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (rmode == 3) && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (rmode >= 0) && (rmode <= 1) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && opa_QNaN ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 201097495) && (opb <= 201959192) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && add ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !opa_QNaN && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !inexact && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((rmode == 0) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !except_trigger && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 exception && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !inexact_trigger && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (rmode == 1) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 NaN_out_trigger && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (out_neg_inf ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !overflow && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 (out_0 == 76909321) ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !out_neg_inf ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 !enable && multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!overflow_trigger && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 762134874) && (in_except <= 1143993736) && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in >= 1732) && (exponent_in <= 2520) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!subtract && (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in == 1826) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##2 multiply && out_pos_inf ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !overflow_trigger ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1349) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && inexact_trigger ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 192656662) && (in_except <= 310415653) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (mantissa_in == 2)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !out_inf_trigger) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (fpu_op == 5)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 round_to_zero) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 out_neg_inf) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 580501829) && (in_except <= 2139142655) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 round_to_neg_inf) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (in_except >= 537168704) && (in_except <= 948723569)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !NaN_input) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (fpu_op == 7)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !out_pos_inf) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 (rmode == 1)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 NaN_input && multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((out_0 == 894350698) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 155964178) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 opb_QNaN) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 NaN_out_trigger ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 (fpu_op == 1)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in == 3866) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 3238) && (exponent_in <= 3865) ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 subtract) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 6) && (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 (exponent_in == 3008) ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 !inexact_trigger ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 (fpu_op == 0) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 opb_QNaN ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 197206807) && (opb <= 201959192) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 (rmode == 3) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply && opb_QNaN ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 3595) && (exponent_in <= 3865) ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 opb_QNaN ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (rst ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 !out_neg_inf && multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 round_to_neg_inf ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 !round_to_neg_inf && multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 160240915) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 NaN_out_trigger) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 !a_NaN) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 !overflow_trigger ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (out_0 >= 619251529) && (out_0 <= 1768052690) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 opa_QNaN) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 201959192) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 1756) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 NaN_out_trigger ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 990) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 !inexact_trigger) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 add ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 !round_to_zero ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((out_0 == 1045441916) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (rst) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (rst ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (rst ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (rst ##4 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 (mantissa_in == 0) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 enable) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 !overflow_trigger) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (!round_to_neg_inf && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 a_NaN && multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 !ex_enable ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##1 multiply ##1 !inexact_trigger ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((mantissa_in == 0) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 1671) && (exponent_in <= 3060) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opa == 1466979758) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 3497) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && divide ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 !enable_trigger ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (fpu_op == 5) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (fpu_op == 7) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in == 2122) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 140380432) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa == 1413874088) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 99569931) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 14) && (exponent_in <= 2003) ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in == 3816) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 3304) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 divide ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (exponent_in >= 2673) && (exponent_in <= 3865) ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (out_pos_inf ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((fpu_op == 0) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 2208) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa == 1957857257) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 148038417) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 197206807) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 2951) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 142552336) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opb == 222632218) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except == 84350218) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 >= 22609666) && (out_0 <= 268934944) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 out_pos_inf ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && enable ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((rmode >= 0) && (rmode <= 1) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (out_1 == 610141512) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##2 (exponent_in == 2932) ##1 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (round_nearest ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (rmode == 1) ##1 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!inexact_trigger && (in_except >= 22609666) && (in_except <= 137616144) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) && (out_0 == 1768052690) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((opa >= 155210002) && (opa <= 346263849) ##1 (exponent_in == 3176) ##2 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((out_0 == 762134874) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && out_pos_inf ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && NaN_out_trigger ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((mantissa_in == 0) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && opb_QNaN ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in == 3075) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (divide ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 72592648) && (in_except <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##3 (exponent_in == 630) ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (mantissa_in >= 0) && (mantissa_in <= 1) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (mantissa_in == 0) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && exception ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!ex_enable && divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 961) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && overflow_trigger ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 694588754) && (in_except <= 1908484579) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except == 22609666) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 66267911) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 22609666) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 == 66267911) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 224608026) ##3 (out_0 == 332664103)) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except == 66047239) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 113948941) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 137616144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 exception ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 72592648) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 == 268934944) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 72592648) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 66047239) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((out_0 == 113948941) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 114806029) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in == 786) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 1) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((in_except == 76909321) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 75387144) && (in_except <= 84350218) ##2 multiply ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 48957701) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in >= 40) && (exponent_in <= 1606) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((opb == 438327092) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((mantissa_in == 0) ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) ((exponent_in == 3826) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except == 40208644) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 197206807) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (out_2 == 0) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) && (out_0 == 133632783) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 978392436) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((exponent_in == 3690) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((exponent_in == 864) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except == 75387144) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (!out_inf_trigger ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (rst ##2 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 84350218) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opb == 164328211) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except == 133632783) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (rst ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (out_2 == 649553229) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in == 2913) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except == 129387279) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((in_except == 99569931) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 6) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except == 129946895) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa == 248065309) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((in_except == 131576591) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((opa == 346263849) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##1 (fpu_op == 6) ##3 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in == 3980) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 2426) ##4 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((exponent_in == 3872) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 1716) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 661) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opa == 330378535) ##3 1) |-> out_inf_trigger);
assert property(@(posedge clk) ((opa == 1022176121) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 396987695) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3459) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op == 4) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (rst ##4 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 2780) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 3240) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 1060) ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((out_1 == 224621850) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2209) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((out_inf == 0) ##4 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 370) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 193) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((opb == 499530555) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 1664) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2543) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) (multiply ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 2876) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa >= 282069793) && (opa <= 299025699) ##3 inexact_trigger ##1 1) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) (rst ##1 1) |-> (mantissa_in >= 1) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in == 3802) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((opa == 323720998) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 2204) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 843376996) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((exponent_in == 3005) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 3) && (opa >= 75933449) && (opa <= 816003937) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (a_NaN ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((exponent_in == 1842) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) (rst ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) (rst ##1 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((in_except == 197369111) ##3 1) |-> (fpu_op >= 4) && (fpu_op <= 7));
assert property(@(posedge clk) ((fpu_op == 3) && opb_QNaN ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (rmode == 3) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 a_NaN && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !out_inf_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (mantissa_in == 0) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !out_inf_trigger && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 round_to_neg_inf ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 66267911) && (in_except <= 625604938) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && exception ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 (mantissa_in == 0) && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 inf_round_down_trigger ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (fpu_op == 6) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (fpu_op == 7) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 round_nearest ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 !ex_enable && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 !ex_enable ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 (exponent_in == 2938)) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##1 (mantissa_in == 3) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 exception && subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 22609666) && (in_except <= 137616144) ##4 multiply) |-> (fpu_op >= 1) && (fpu_op <= 4));
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 2) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (exception ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && round_to_zero ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && overflow ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!enable_trigger && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 2) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3) && except_trigger ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (rmode == 3)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 round_nearest) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (rst ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((out_0 == 66047239) ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (rst ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (rmode == 1) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (fpu_op == 3)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && inexact ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((out_inf == 0) ##1 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 divide) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 985) && (exponent_in <= 1945) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (rmode >= 0) && (rmode <= 1) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 !opa_QNaN) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (add ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 exception) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) ##1 subtract ##2 (mantissa_in == 0)) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (out_neg_inf ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1060) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3060) && (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except >= 40208644) && (in_except <= 421461298) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 200419607) && (in_except <= 330781479) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 3) ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op == 3) && (in_except >= 309895972) && (in_except <= 880424296) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (overflow ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (rst) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((out_inf == 0)) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (rst ##2 1) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (rst ##4 1) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (!inf_round_down_trigger ##1 (opb >= 140380432) && (opb <= 224608026) ##1 multiply ##2 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && opa_QNaN ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 3) && (mantissa_in == 1) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((fpu_op == 0) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((mantissa_in == 2) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) ((in_except == 224621850) ##1 1) |-> (exponent_in >= 2021) && (exponent_in <= 4092));
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (overflow ##3 (exponent_in == 3252)) |-> opb_QNaN);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (inexact ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (except_trigger ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (rst ##3 1) |-> opb_QNaN);
assert property(@(posedge clk) (rst ##4 1) |-> opb_QNaN);
assert property(@(posedge clk) ((out_0 == 2094427129)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((out_0 == 817333089)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((out_0 == 625604938)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) ((in_except == 1510608820) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) ((in_except == 396987695) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) ((in_except == 1627979714) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##2 (in_except >= 295713571) && (in_except <= 470419768) ##1 divide) |-> (fpu_op >= 1) && (fpu_op <= 3));
assert property(@(posedge clk) (rst ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) ((opa == 365290283) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) (rst ##3 1) |-> opa_QNaN);
assert property(@(posedge clk) (rst ##4 1) |-> opa_QNaN);
assert property(@(posedge clk) (rst ##2 1) |-> opa_QNaN);
assert property(@(posedge clk) ((out_0 == 401096495)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 625604938)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 279898913)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 1928356837)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((out_0 == 389291822)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 401096495)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in == 3173)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 920136045)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 1466764718) ##3 1) |-> a_NaN);
assert property(@(posedge clk) ((in_except == 2094427129)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 1902541282)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in == 1646)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 1849288668)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 77313801)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 389291822)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((out_0 == 920136045)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((in_except == 476647736)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 516306237)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in == 2531)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 255874334)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((out_0 == 1849288668)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 1396581798)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 1443109292)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 1863677406)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((exponent_in == 1345)) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) ((opb == 809571168) ##3 1) |-> a_NaN);
assert property(@(posedge clk) ((in_except == 53582086) ##3 1) |-> a_NaN);
assert property(@(posedge clk) (rst ##2 1) |-> (in_except >= 15884033) && (in_except <= 2139142655));
assert property(@(posedge clk) (rst ##3 1) |-> a_NaN);
assert property(@(posedge clk) (rst ##4 1) |-> a_NaN);
assert property(@(posedge clk) ((out == 1325622686) ##3 1) |-> a_NaN);
assert property(@(posedge clk) ((in_except == 1431784362) ##3 1) |-> a_NaN);
assert property(@(posedge clk) (overflow ##1 (out_1 == 945252720) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) (overflow ##1 (out_2 == 169726228) ##1 1) |-> opa_QNaN);
assert property(@(posedge clk) ((out_1 == 662301006) ##1 1) |-> enable);
assert property(@(posedge clk) ((opa == 31555843) ##1 1) |-> enable);
assert property(@(posedge clk) (rst ##1 1) |-> enable);
assert property(@(posedge clk) (rst ##3 1) |-> enable);
assert property(@(posedge clk) ((exponent_in >= 2392) && (exponent_in <= 3226) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) ((exponent_in >= 2110) && (exponent_in <= 3079) ##1 (opb >= 140380432) && (opb <= 224608026) ##3 1) |-> (exponent_in >= 0) && (exponent_in <= 2017));
assert property(@(posedge clk) (opa_QNaN ##1 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (opa_QNaN ##2 overflow ##2 (opb >= 36642564) && (opb <= 197206807)) |-> (opa >= 0) && (opa <= 2146894847));
assert property(@(posedge clk) (opb_QNaN ##1 (fpu_op == 3) ##1 subtract ##2 1) |-> (opb >= 36642564) && (opb <= 2145316351));
assert property(@(posedge clk) (!exception ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##3 (mantissa_in == 0) ##1 divide) |-> (fpu_op >= 0) && (fpu_op <= 3));
assert property(@(posedge clk) (enable_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 4) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (NaN_input ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (opa >= 206124312) && (opa <= 894319978) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 0) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (exponent_in >= 3458) && (exponent_in <= 3957) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opa >= 1413874088) && (opa <= 1957857257) && (opb >= 101342476) && (opb <= 224608026) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (mantissa_in == 2) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (out_0 >= 1010009464) && (out_0 <= 2122605053) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (rmode == 0)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 round_nearest) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 256) && (exponent_in <= 1016) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 3252) && (exponent_in <= 3529) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except == 843376996)) |-> NaN_out_trigger);
assert property(@(posedge clk) ((out_1 == 487712058)) |-> NaN_out_trigger);
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (exponent_in >= 2453) && (exponent_in <= 2932) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 add ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 1979) && (exponent_in <= 2325) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 129) && (exponent_in <= 643) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (fpu_op == 3) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (rmode == 0) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (exponent_in >= 2703) && (exponent_in <= 2932) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (out_0 >= 662865743) && (out_0 <= 1092094850)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 814) && (exponent_in <= 1430) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 subtract ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (opa >= 23696642) && (opa <= 206124312) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 215179545) && (opb <= 224608026) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 3365) && (exponent_in <= 3967) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 subtract ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 add ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (fpu_op == 4) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (fpu_op == 4) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (fpu_op == 5) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 round_nearest ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 out_pos_inf ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 155964178) && (opb <= 171782420) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 !exception) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !exception ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 (rmode == 2)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 divide) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !enable ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !round_to_pos_inf ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 !a_NaN) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 round_to_neg_inf ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 opb_QNaN ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 (fpu_op == 0) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 enable) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 (mantissa_in == 1) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 (fpu_op == 3)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !NaN_input ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !out_neg_inf ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !overflow_trigger ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !inexact_trigger ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 !a_NaN ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##1 NaN_out_trigger ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 inf_round_down_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (out_0 >= 326412070) && (out_0 <= 662865743)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 add) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 814) && (exponent_in <= 1016) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (exponent_in >= 41) && (exponent_in <= 567)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (exponent_in >= 3075) && (exponent_in <= 3472)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 add ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 multiply ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (exponent_in >= 1241) && (exponent_in <= 1331) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!multiply && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 !opa_QNaN && (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) && opb_QNaN ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) && enable ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 !except_trigger && (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 a_NaN ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !opa_QNaN ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 !inexact && (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 divide ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 (fpu_op == 1) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##2 !overflow && (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 1979) && (exponent_in <= 2167) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 128333071) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 222632218) && (opb <= 224608026) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((in_except >= 499450171) && (in_except <= 894350698) && (opb >= 101342476) && (opb <= 224608026) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 subtract ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 129) && (exponent_in <= 233) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !overflow ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!out_pos_inf && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 NaN_input ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 155964178) && (opb <= 164328211) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 256) && (exponent_in <= 423) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 3779) && (exponent_in <= 3967) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 subtract) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (exponent_in >= 3385) && (exponent_in <= 3472)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (out_0 >= 1942645223) && (out_0 <= 2097256954)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 2984) && (exponent_in <= 3008) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 divide ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (fpu_op == 2) ##3 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !except_trigger ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 1606) && (exponent_in <= 2699) ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !inexact ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 148038417) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 128333071) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 222632218) && (opb <= 223377178) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 2285) && (exponent_in <= 2325) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 1634) && (exponent_in <= 1672) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !enable ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 2443) && (exponent_in <= 2699) ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 2161) && (exponent_in <= 2699) ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (rmode >= 0) && (rmode <= 2) ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!overflow_trigger && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!round_to_zero && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 155964178) && (opb <= 160240915) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && (rmode >= 2) && (rmode <= 3) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 2555) && (exponent_in <= 3327) ##1 (exponent_in >= 3826) && (exponent_in <= 3868) ##3 1) |-> NaN_input);
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 (exponent_in >= 3365) && (exponent_in <= 3404) ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 140380432) && (opb <= 142552336) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 multiply) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 142552336) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (rmode == 2) && inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##3 divide ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) && (opb >= 101342476) && (opb <= 224608026) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 116389645) && (opb <= 130248975) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (out_0 >= 326412070) && (out_0 <= 332664103)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (fpu_op == 3) && inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op == 7) && (opb >= 101342476) && (opb <= 224608026) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##4 (exponent_in >= 2944) && (exponent_in <= 3075)) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 1606) && (exponent_in <= 2699) ##3 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 2161) && (exponent_in <= 2699) ##3 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 (exponent_in >= 2649) && (exponent_in <= 3433) ##3 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!inexact_trigger && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) ##1 !out_inf_trigger ##1 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (NaN_out_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((opb >= 158182162) && (opb <= 160240915) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) && (opb >= 101342476) && (opb <= 224608026) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 123742478) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && (rmode >= 2) && (rmode <= 3) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && NaN_out_trigger ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 7) && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 130248975) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 7) && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && (rmode == 3) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 1259) && (exponent_in <= 1791) && (opb >= 101342476) && (opb <= 224608026) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 1682) && (exponent_in <= 1791) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (rst) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 164328211) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 201959192) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 215179545) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 116389645) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 1259) && (exponent_in <= 1791) && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 171782420) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && (rmode == 3) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (rst ##1 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opa == 375094060) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 224608026) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 197206807) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 128333071) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((exponent_in >= 225) && (exponent_in <= 1791) && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (rst ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && round_to_neg_inf ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 123563790) && (opb <= 130248975) ##4 inexact_trigger) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (rst ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 148038417) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb == 155964178) ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) && (opb >= 101342476) && (opb <= 224608026) ##2 (mantissa_in == 2) ##2 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) ((opb >= 101342476) && (opb <= 224608026) && divide ##4 1) |-> (mantissa_in >= 0) && (mantissa_in <= 2));
assert property(@(posedge clk) (!opb_QNaN && divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 1) && (fpu_op <= 4) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((in_except == 82849545) ##3 1) |-> NaN_input);
assert property(@(posedge clk) (rst ##4 1) |-> NaN_input);
assert property(@(posedge clk) (rst ##3 1) |-> NaN_input);
assert property(@(posedge clk) (!opa_QNaN ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 75933449) && (opa <= 2146894847) && divide) |-> ex_enable);
assert property(@(posedge clk) (a_NaN ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode >= 2) && (rmode <= 3) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!opa_QNaN ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!a_NaN ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (opb_QNaN ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!opa_QNaN && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 4092) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable && divide) |-> ex_enable);
assert property(@(posedge clk) (out_inf_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 2) && (fpu_op <= 4) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!NaN_out_trigger && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 484417337) && (opa <= 2146894847) && divide) |-> ex_enable);
assert property(@(posedge clk) (opb_QNaN ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1116) && (exponent_in <= 2555) && divide) |-> ex_enable);
assert property(@(posedge clk) (out_inf_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (inf_round_down_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1342) && (exponent_in <= 2703) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (divide && inexact_trigger) |-> ex_enable);
assert property(@(posedge clk) (inf_round_down_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1331) && (exponent_in <= 2697) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 637351243) && (opa <= 2146894847) && divide) |-> ex_enable);
assert property(@(posedge clk) (!NaN_out_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 3) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!NaN_out_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (divide && out_neg_inf) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 3) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!NaN_input ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2715) && (exponent_in <= 4092) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 1) && divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode == 1) && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (inf_round_down_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_neg_inf ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (round_nearest ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 3) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1053) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3233) && (exponent_in <= 4092) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2209) && (exponent_in <= 3221) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (inexact_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (inexact_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_pos_inf ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!out_pos_inf ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_neg_inf ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (out_neg_inf ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_neg_inf ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!exception ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode == 3) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 985) && (exponent_in <= 1901) && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 (exponent_in >= 90) && (exponent_in <= 2969) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !inexact && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !except_trigger && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 !out_inf_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_pos_inf ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !out_pos_inf && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 !round_to_zero ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !out_inf_trigger && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 1) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!out_pos_inf ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3060) && (exponent_in <= 4092) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (divide && round_to_zero) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3008) && divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !inf_round_down_trigger && divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1013) && (exponent_in <= 2031) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (inf_round_down_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (fpu_op >= 4) && (fpu_op <= 7) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode == 0) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (round_nearest ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !a_NaN && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 (exponent_in >= 90) && (exponent_in <= 781) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !NaN_input && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (exponent_in >= 33) && (exponent_in <= 1290) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 2) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 0) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!multiply ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (out_0 >= 791140190) && (out_0 <= 1942645223) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 (in_except >= 880424296) && (in_except <= 1819618776) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 (mantissa_in >= 0) && (mantissa_in <= 1) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 !opa_QNaN ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 2) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 0) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_zero ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!multiply ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (out_0 >= 459114294) && (out_0 <= 2122260988) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (out_neg_inf ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 2) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (out_0 >= 503959356) && (out_0 <= 1942645223) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (out_0 >= 624884554) && (out_0 <= 1942645223) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (out_0 >= 400131375) && (out_0 <= 1942645223) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 !round_nearest && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##2 (mantissa_in == 0) && divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode == 3) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 756) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 895) && (exponent_in <= 1697) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 !divide ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1132) && (exponent_in <= 2111) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (divide && overflow_trigger) |-> ex_enable);
assert property(@(posedge clk) (divide && round_to_pos_inf) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3310) && (exponent_in <= 4092) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 (mantissa_in == 0) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2519) && (exponent_in <= 3304) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 3310) && (exponent_in <= 4092) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2595) && (exponent_in <= 3326) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((out_0 >= 313066277) && (out_0 <= 1013712760) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && !round_to_zero ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (out_pos_inf ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2047) && (exponent_in <= 3053) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2392) && (exponent_in <= 3226) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 75933449) && (opa <= 723981142) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && divide) |-> ex_enable);
assert property(@(posedge clk) (divide && exception) |-> ex_enable);
assert property(@(posedge clk) (out_pos_inf ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (out_neg_inf ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in >= 1) && (mantissa_in <= 3) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 197656855) && (opa <= 791029086) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((rmode == 2) && divide) |-> ex_enable);
assert property(@(posedge clk) (add ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!round_nearest ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (out_neg_inf ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (exception ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!opa_QNaN ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2519) && (exponent_in <= 3304) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!round_nearest ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 !inexact_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 1716) && (exponent_in <= 2514) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (add ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (divide ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 0) && (opa <= 2146894847) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!divide && !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 0) ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (exception ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 5) ##3 (fpu_op == 6) ##1 1) |-> enable_trigger);
assert property(@(posedge clk) ((fpu_op == 5) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && !out_inf_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (divide ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 2519) && (exponent_in <= 3304) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 6) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((opb >= 101746444) && (opb <= 818548577) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 7) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 0) && (fpu_op <= 1) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 0) && (exponent_in <= 2026) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (enable ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in >= 0) && (mantissa_in <= 1) ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (in_except >= 66047239) && (in_except <= 1980984300) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 2) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 1) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 1) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (fpu_op >= 4) && (fpu_op <= 7) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1333) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1030) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (add ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable && !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger ##1 enable ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in >= 2) && (mantissa_in <= 3) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1240) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1308) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 1083) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((in_except >= 48957701) && (in_except <= 762134874) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((in_except >= 265530655) && (in_except <= 892166506) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 997) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 0) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 1136) && (exponent_in <= 2510) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && opb_QNaN ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 4) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 0) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (overflow_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 5) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!a_NaN && !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 877) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((out_1 >= 133632783) && (out_1 <= 400131375) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (opb_QNaN ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (subtract ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 1) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (add ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 6) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 4) ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (multiply ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && round_to_pos_inf ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (rmode >= 2) && (rmode <= 3) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (subtract ##3 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 1) && divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 5) && (fpu_op <= 7) && divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 2) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (out_0 >= 482353465) && (out_0 <= 2122260988) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_zero ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 3) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((exponent_in >= 0) && (exponent_in <= 573) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 4) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (exponent_in >= 1136) && (exponent_in <= 2122) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 7) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 6) && (fpu_op <= 7) && divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 4) && (fpu_op <= 5) && divide) |-> ex_enable);
assert property(@(posedge clk) ((out_1 >= 321336614) && (out_1 <= 662301006) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 0) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op >= 3) && (fpu_op <= 4) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((mantissa_in == 1) ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (a_NaN ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (NaN_input ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && !inexact_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (subtract ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 4) && divide) |-> ex_enable);
assert property(@(posedge clk) (multiply ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!NaN_input && !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((out_0 == 2113787387)) |-> enable_trigger);
assert property(@(posedge clk) (!enable_trigger && (in_except >= 66047239) && (in_except <= 607286600) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 3) ##2 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (subtract ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (round_to_pos_inf ##1 !enable_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (mantissa_in == 2) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (inexact ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (except_trigger ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 7) && divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 0) && divide) |-> ex_enable);
assert property(@(posedge clk) ((opa >= 365290283) && (opa <= 564448067) && divide) |-> ex_enable);
assert property(@(posedge clk) (!enable_trigger && (rmode == 2) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 332664103) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 5) ##1 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 6) && divide) |-> ex_enable);
assert property(@(posedge clk) (inexact ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (except_trigger ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((in_except >= 66047239) && (in_except <= 82849545) ##2 divide) |-> ex_enable);
assert property(@(posedge clk) ((fpu_op == 5) && divide) |-> ex_enable);
assert property(@(posedge clk) (except_trigger ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (inexact ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (inexact ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (except_trigger ##4 divide) |-> ex_enable);
assert property(@(posedge clk) (!ex_enable ##1 divide) |-> ex_enable);
assert property(@(posedge clk) (!ex_enable ##2 divide) |-> ex_enable);
assert property(@(posedge clk) (!ex_enable ##3 divide) |-> ex_enable);
assert property(@(posedge clk) (!ex_enable ##4 divide) |-> ex_enable);
endmodule
