Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/file2/shiyan7/test_7_isim_beh.exe -prj D:/file2/shiyan7/test_7_beh.prj work.test_7 work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/file2/shiyan7/ipcore_dir/Inst_Rom.v" into library work
Analyzing Verilog file "D:/file2/shiyan7/test.v" into library work
Analyzing Verilog file "D:/file2/shiyan7/test_7.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module Inst_Rom
Compiling module test
Compiling module test_7
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable D:/file2/shiyan7/test_7_isim_beh.exe
Fuse Memory Usage: 31880 KB
Fuse CPU Usage: 421 ms
