// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=81,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4588,HLS_SYN_LUT=8903,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state25;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state32;
reg   [61:0] trunc_ln_reg_2015;
reg   [61:0] trunc_ln4_reg_2021;
wire   [31:0] grp_fu_632_p2;
reg   [31:0] mul16_reg_2035;
wire    ap_CS_fsm_state12;
reg   [31:0] mul45_reg_2069;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state17;
wire   [1:0] arr_2_addr_reg_2087;
wire   [1:0] arr_addr_1_reg_2092;
reg   [31:0] mul219_reg_2097;
wire   [31:0] mul244_fu_638_p2;
reg   [31:0] mul244_reg_2103;
wire   [31:0] mul316_fu_643_p2;
reg   [31:0] mul316_reg_2115;
wire   [24:0] add_ln50_5_fu_868_p2;
reg   [24:0] add_ln50_5_reg_2120;
wire    ap_CS_fsm_state18;
wire   [24:0] trunc_ln50_2_fu_874_p1;
reg   [24:0] trunc_ln50_2_reg_2125;
wire   [63:0] add_ln50_4_fu_878_p2;
reg   [63:0] add_ln50_4_reg_2130;
wire   [1:0] arr_2_addr_1_reg_2142;
wire   [1:0] arr_addr_3_reg_2147;
wire   [62:0] mul2721321_fu_472_p2;
reg   [62:0] mul2721321_reg_2152;
wire   [25:0] add_ln78_6_fu_1106_p2;
reg   [25:0] add_ln78_6_reg_2169;
wire   [25:0] add_ln78_7_fu_1112_p2;
reg   [25:0] add_ln78_7_reg_2174;
wire   [63:0] add_ln78_fu_1118_p2;
reg   [63:0] add_ln78_reg_2179;
wire   [24:0] trunc_ln61_fu_1136_p1;
reg   [24:0] trunc_ln61_reg_2185;
wire   [24:0] trunc_ln61_1_fu_1140_p1;
reg   [24:0] trunc_ln61_1_reg_2190;
wire   [24:0] trunc_ln61_2_fu_1150_p1;
reg   [24:0] trunc_ln61_2_reg_2195;
wire   [63:0] add_ln61_3_fu_1154_p2;
reg   [63:0] add_ln61_3_reg_2200;
wire   [24:0] trunc_ln62_2_fu_1187_p1;
reg   [24:0] trunc_ln62_2_reg_2205;
wire   [25:0] add_ln62_4_fu_1191_p2;
reg   [25:0] add_ln62_4_reg_2210;
wire   [25:0] trunc_ln62_3_fu_1197_p1;
reg   [25:0] trunc_ln62_3_reg_2215;
wire   [63:0] add_ln62_3_fu_1207_p2;
reg   [63:0] add_ln62_3_reg_2220;
wire   [63:0] add_ln64_1_fu_1219_p2;
reg   [63:0] add_ln64_1_reg_2226;
wire   [24:0] trunc_ln64_1_fu_1225_p1;
reg   [24:0] trunc_ln64_1_reg_2231;
wire   [63:0] add_ln82_fu_1235_p2;
reg   [63:0] add_ln82_reg_2236;
wire   [24:0] trunc_ln83_1_fu_1241_p1;
reg   [24:0] trunc_ln83_1_reg_2241;
wire   [63:0] add_ln87_fu_1251_p2;
reg   [63:0] add_ln87_reg_2246;
wire   [24:0] trunc_ln88_fu_1257_p1;
reg   [24:0] trunc_ln88_reg_2251;
wire   [25:0] trunc_ln88_1_fu_1261_p1;
reg   [25:0] trunc_ln88_1_reg_2256;
wire   [23:0] trunc_ln93_fu_1271_p1;
reg   [23:0] trunc_ln93_reg_2261;
wire   [24:0] trunc_ln93_1_fu_1275_p1;
reg   [24:0] trunc_ln93_1_reg_2266;
wire   [24:0] trunc_ln94_fu_1279_p1;
reg   [24:0] trunc_ln94_reg_2271;
wire   [63:0] add_ln94_fu_1289_p2;
reg   [63:0] add_ln94_reg_2276;
wire   [63:0] add_ln99_1_fu_1295_p2;
reg   [63:0] add_ln99_1_reg_2282;
wire   [63:0] add_ln99_2_fu_1301_p2;
reg   [63:0] add_ln99_2_reg_2287;
wire   [25:0] trunc_ln99_fu_1307_p1;
reg   [25:0] trunc_ln99_reg_2292;
wire   [25:0] trunc_ln99_1_fu_1311_p1;
reg   [25:0] trunc_ln99_1_reg_2297;
wire   [63:0] add_ln105_1_fu_1315_p2;
reg   [63:0] add_ln105_1_reg_2302;
wire   [63:0] add_ln105_2_fu_1321_p2;
reg   [63:0] add_ln105_2_reg_2307;
wire   [25:0] trunc_ln105_fu_1327_p1;
reg   [25:0] trunc_ln105_reg_2312;
wire   [25:0] trunc_ln105_1_fu_1331_p1;
reg   [25:0] trunc_ln105_1_reg_2317;
wire   [63:0] add_ln89_fu_1378_p2;
reg   [63:0] add_ln89_reg_2322;
wire    ap_CS_fsm_state19;
wire   [63:0] add_ln100_fu_1403_p2;
reg   [63:0] add_ln100_reg_2327;
wire   [25:0] add_ln113_10_fu_1428_p2;
reg   [25:0] add_ln113_10_reg_2332;
reg   [38:0] lshr_ln113_5_reg_2338;
reg   [25:0] trunc_ln113_6_reg_2343;
wire   [24:0] add_ln114_2_fu_1613_p2;
reg   [24:0] add_ln114_2_reg_2348;
wire   [25:0] add_ln115_2_fu_1630_p2;
reg   [25:0] add_ln115_2_reg_2354;
wire   [24:0] add_ln116_fu_1642_p2;
reg   [24:0] add_ln116_reg_2359;
wire   [25:0] add_ln117_fu_1653_p2;
reg   [25:0] add_ln117_reg_2364;
wire   [24:0] add_ln118_fu_1665_p2;
reg   [24:0] add_ln118_reg_2369;
reg   [38:0] trunc_ln113_s_reg_2374;
wire    ap_CS_fsm_state20;
wire   [25:0] add_ln119_fu_1803_p2;
reg   [25:0] add_ln119_reg_2379;
wire   [24:0] add_ln120_fu_1814_p2;
reg   [24:0] add_ln120_reg_2384;
wire   [25:0] add_ln121_fu_1820_p2;
reg   [25:0] add_ln121_reg_2389;
wire   [24:0] add_ln122_fu_1826_p2;
reg   [24:0] add_ln122_reg_2394;
reg   [0:0] tmp_reg_2399;
wire    ap_CS_fsm_state21;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [1:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
wire   [63:0] arr_q0;
reg   [1:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
wire   [63:0] arr_q1;
reg   [1:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
wire   [63:0] arr_1_q0;
reg   [1:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
wire   [63:0] arr_1_q1;
reg   [1:0] arr_2_address0;
reg    arr_2_ce0;
reg    arr_2_we0;
reg   [63:0] arr_2_d0;
wire   [63:0] arr_2_q0;
reg   [1:0] arr_2_address1;
reg    arr_2_ce1;
reg    arr_2_we1;
reg   [63:0] arr_2_d1;
wire   [63:0] arr_2_q1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire  signed [63:0] sext_ln17_fu_673_p1;
wire  signed [63:0] sext_ln126_fu_1945_p1;
wire   [63:0] add_ln64_2_fu_1346_p2;
wire   [63:0] add_ln106_fu_1421_p2;
wire   [63:0] add_ln83_fu_1356_p2;
wire   [26:0] zext_ln113_1_fu_1845_p1;
wire   [26:0] zext_ln114_1_fu_1882_p1;
wire   [26:0] add_ln115_1_fu_1910_p2;
wire   [26:0] zext_ln116_fu_1917_p1;
wire   [26:0] zext_ln117_fu_1921_p1;
wire   [26:0] zext_ln118_fu_1925_p1;
wire   [26:0] zext_ln119_fu_1929_p1;
wire   [26:0] zext_ln120_fu_1933_p1;
wire   [26:0] zext_ln121_fu_1937_p1;
wire   [26:0] zext_ln122_fu_1941_p1;
wire   [31:0] mul_ln62_1_fu_468_p0;
wire   [31:0] mul_ln62_1_fu_468_p1;
wire   [31:0] mul2721321_fu_472_p0;
wire   [62:0] mul219_cast_fu_995_p1;
wire   [31:0] mul2721321_fu_472_p1;
wire   [62:0] arg1_r_2_1_0219_cast_fu_1000_p1;
wire   [31:0] mul2821219_fu_476_p0;
wire   [62:0] mul244_cast_fu_1005_p1;
wire   [31:0] mul2821219_fu_476_p1;
wire   [31:0] mul3091117_fu_480_p0;
wire   [31:0] mul3091117_fu_480_p1;
wire   [31:0] mul3351015_fu_484_p0;
wire   [31:0] mul3351015_fu_484_p1;
wire   [31:0] mul_ln50_fu_488_p0;
wire   [63:0] zext_ln50_fu_731_p1;
wire   [31:0] mul_ln50_fu_488_p1;
wire   [31:0] mul_ln50_1_fu_492_p0;
wire   [63:0] zext_ln50_2_fu_755_p1;
wire   [31:0] mul_ln50_1_fu_492_p1;
wire   [63:0] zext_ln50_3_fu_770_p1;
wire   [31:0] mul_ln50_2_fu_496_p0;
wire   [63:0] zext_ln50_5_fu_791_p1;
wire   [31:0] mul_ln50_2_fu_496_p1;
wire   [63:0] zext_ln50_4_fu_776_p1;
wire   [31:0] mul_ln50_3_fu_500_p0;
wire   [63:0] zext_ln50_7_fu_809_p1;
wire   [31:0] mul_ln50_3_fu_500_p1;
wire   [63:0] zext_ln50_6_fu_797_p1;
wire   [31:0] mul_ln50_4_fu_504_p0;
wire   [63:0] zext_ln50_9_fu_829_p1;
wire   [31:0] mul_ln50_4_fu_504_p1;
wire   [63:0] zext_ln50_8_fu_817_p1;
wire   [31:0] mul157_fu_508_p0;
wire   [31:0] mul157_fu_508_p1;
wire   [31:0] mul_ln60_fu_512_p0;
wire   [31:0] mul_ln60_fu_512_p1;
wire   [31:0] mul_ln61_fu_516_p0;
wire   [31:0] mul_ln61_fu_516_p1;
wire   [31:0] mul_ln62_fu_520_p0;
wire   [31:0] mul_ln62_fu_520_p1;
wire   [31:0] mul_ln64_fu_524_p0;
wire   [31:0] mul_ln64_fu_524_p1;
wire   [31:0] mul_ln60_1_fu_528_p0;
wire   [31:0] mul_ln60_1_fu_528_p1;
wire   [31:0] mul_ln61_1_fu_532_p0;
wire   [31:0] mul_ln61_1_fu_532_p1;
wire   [31:0] mul_ln64_1_fu_536_p0;
wire   [63:0] zext_ln64_fu_920_p1;
wire   [31:0] mul_ln64_1_fu_536_p1;
wire   [31:0] mul_ln60_2_fu_540_p0;
wire   [31:0] mul_ln60_2_fu_540_p1;
wire   [31:0] mul_ln61_2_fu_544_p0;
wire   [31:0] mul_ln61_2_fu_544_p1;
wire   [31:0] mul_ln62_2_fu_548_p0;
wire   [31:0] mul_ln62_2_fu_548_p1;
wire   [31:0] mul_ln64_2_fu_552_p0;
wire   [63:0] zext_ln64_1_fu_933_p1;
wire   [31:0] mul_ln64_2_fu_552_p1;
wire   [31:0] mul_ln60_3_fu_556_p0;
wire   [31:0] mul_ln60_3_fu_556_p1;
wire   [31:0] mul_ln61_3_fu_560_p0;
wire   [31:0] mul_ln61_3_fu_560_p1;
wire   [31:0] mul_ln62_3_fu_564_p0;
wire   [31:0] mul_ln62_3_fu_564_p1;
wire   [31:0] mul202_fu_568_p0;
wire   [31:0] mul202_fu_568_p1;
wire   [31:0] mul211_fu_572_p0;
wire   [31:0] mul211_fu_572_p1;
wire   [31:0] mul221_fu_576_p0;
wire   [63:0] conv216_fu_954_p1;
wire   [31:0] mul221_fu_576_p1;
wire   [63:0] conv220_fu_959_p1;
wire   [31:0] mul229_fu_580_p0;
wire   [31:0] mul229_fu_580_p1;
wire   [31:0] mul237_fu_584_p0;
wire   [63:0] conv236_fu_970_p1;
wire   [31:0] mul237_fu_584_p1;
wire   [31:0] mul246_fu_588_p0;
wire   [31:0] mul246_fu_588_p1;
wire   [31:0] mul254_fu_592_p0;
wire   [31:0] mul254_fu_592_p1;
wire   [31:0] mul262_fu_596_p0;
wire   [63:0] conv261_fu_985_p1;
wire   [31:0] mul262_fu_596_p1;
wire   [31:0] mul290_fu_600_p0;
wire   [31:0] mul290_fu_600_p1;
wire   [31:0] mul299_fu_604_p0;
wire   [31:0] mul299_fu_604_p1;
wire   [31:0] mul318_fu_608_p0;
wire   [31:0] mul318_fu_608_p1;
wire   [31:0] mul325_fu_612_p0;
wire   [31:0] mul325_fu_612_p1;
wire   [31:0] mul344_fu_616_p0;
wire   [31:0] mul344_fu_616_p1;
wire   [31:0] mul353_fu_620_p0;
wire   [31:0] mul353_fu_620_p1;
wire   [31:0] mul360_fu_624_p0;
wire   [31:0] mul360_fu_624_p1;
wire   [31:0] mul369_fu_628_p0;
wire   [31:0] mul369_fu_628_p1;
reg  signed [31:0] grp_fu_632_p0;
reg   [6:0] grp_fu_632_p1;
wire   [5:0] mul244_fu_638_p1;
wire   [6:0] mul316_fu_643_p1;
wire   [38:0] mul_ln113_fu_648_p0;
wire   [5:0] mul_ln113_fu_648_p1;
wire  signed [31:0] shl_ln50_fu_745_p0;
wire   [31:0] shl_ln50_fu_745_p2;
wire  signed [31:0] shl_ln50_1_fu_765_p0;
wire   [31:0] shl_ln50_1_fu_765_p2;
wire  signed [31:0] shl_ln50_2_fu_786_p0;
wire   [31:0] shl_ln50_2_fu_786_p2;
wire  signed [31:0] shl_ln50_3_fu_804_p0;
wire   [31:0] shl_ln50_3_fu_804_p2;
wire  signed [31:0] shl_ln50_4_fu_824_p0;
wire   [31:0] shl_ln50_4_fu_824_p2;
wire   [63:0] mul_ln50_2_fu_496_p2;
wire   [63:0] mul_ln50_3_fu_500_p2;
wire   [63:0] add_ln50_fu_836_p2;
wire   [63:0] mul_ln50_fu_488_p2;
wire   [63:0] mul_ln50_4_fu_504_p2;
wire   [63:0] add_ln50_2_fu_856_p2;
wire   [63:0] mul_ln50_1_fu_492_p2;
wire   [24:0] trunc_ln50_1_fu_846_p1;
wire   [24:0] trunc_ln50_fu_842_p1;
wire   [63:0] add_ln50_3_fu_862_p2;
wire   [63:0] add_ln50_1_fu_850_p2;
wire  signed [31:0] conv153_fu_884_p0;
wire  signed [31:0] shl_ln60_fu_888_p0;
wire   [31:0] shl_ln60_fu_888_p2;
wire   [62:0] mul_ln62_1_fu_468_p2;
wire   [31:0] shl_ln64_fu_915_p2;
wire   [31:0] shl_ln64_1_fu_928_p2;
wire  signed [31:0] shl_ln60_1_fu_940_p0;
wire   [31:0] shl_ln60_1_fu_940_p2;
wire  signed [31:0] conv206_fu_950_p0;
wire  signed [31:0] conv216_fu_954_p0;
wire   [31:0] empty_32_fu_965_p2;
wire   [31:0] empty_33_fu_980_p2;
wire  signed [31:0] conv266_fu_991_p0;
wire  signed [31:0] arg1_r_2_1_0219_cast_fu_1000_p0;
wire   [62:0] mul2821219_fu_476_p2;
wire   [62:0] mul3091117_fu_480_p2;
wire   [62:0] mul3351015_fu_484_p2;
wire   [31:0] empty_34_fu_1046_p2;
wire  signed [31:0] conv364_fu_1056_p0;
wire   [63:0] mul_ln60_2_fu_540_p2;
wire   [63:0] mul202_fu_568_p2;
wire   [63:0] add_ln78_1_fu_1060_p2;
wire   [63:0] mul_ln60_1_fu_528_p2;
wire   [63:0] mul211_fu_572_p2;
wire   [63:0] mul_ln60_fu_512_p2;
wire   [63:0] mul_ln60_3_fu_556_p2;
wire   [63:0] add_ln78_3_fu_1080_p2;
wire   [63:0] add_ln78_4_fu_1086_p2;
wire   [25:0] trunc_ln78_1_fu_1070_p1;
wire   [25:0] trunc_ln78_fu_1066_p1;
wire   [25:0] trunc_ln78_3_fu_1096_p1;
wire   [25:0] trunc_ln78_2_fu_1092_p1;
wire   [63:0] add_ln78_5_fu_1100_p2;
wire   [63:0] add_ln78_2_fu_1074_p2;
wire   [63:0] mul_ln61_fu_516_p2;
wire   [63:0] mul_ln61_3_fu_560_p2;
wire   [63:0] mul_ln61_1_fu_532_p2;
wire   [63:0] mul_ln61_2_fu_544_p2;
wire   [63:0] add_ln61_fu_1124_p2;
wire   [63:0] add_ln61_1_fu_1130_p2;
wire   [63:0] add_ln61_2_fu_1144_p2;
wire   [63:0] mul157_fu_508_p2;
wire   [63:0] mul_ln62_fu_520_p2;
wire   [63:0] mul_ln62_3_fu_564_p2;
wire   [63:0] mul_ln62_2_fu_548_p2;
wire   [63:0] add_ln62_fu_1161_p2;
wire   [63:0] add_ln62_2_fu_1167_p2;
wire   [25:0] trunc_ln62_1_fu_1177_p1;
wire   [25:0] trunc_ln62_fu_1173_p1;
wire   [63:0] add_ln62_1_fu_1181_p2;
wire   [63:0] shl_ln2_fu_907_p3;
wire   [63:0] add_ln62_5_fu_1201_p2;
wire   [63:0] mul_ln64_2_fu_552_p2;
wire   [63:0] mul_ln64_fu_524_p2;
wire   [63:0] add_ln64_fu_1213_p2;
wire   [63:0] mul_ln64_1_fu_536_p2;
wire   [63:0] mul237_fu_584_p2;
wire   [63:0] mul221_fu_576_p2;
wire   [63:0] add_ln82_1_fu_1229_p2;
wire   [63:0] mul229_fu_580_p2;
wire   [63:0] mul262_fu_596_p2;
wire   [63:0] mul246_fu_588_p2;
wire   [63:0] add_ln87_1_fu_1245_p2;
wire   [63:0] mul254_fu_592_p2;
wire   [63:0] mul299_fu_604_p2;
wire   [63:0] mul290_fu_600_p2;
wire   [63:0] add_ln92_fu_1265_p2;
wire   [63:0] mul4_fu_1010_p3;
wire   [63:0] add_ln94_1_fu_1283_p2;
wire   [63:0] mul325_fu_612_p2;
wire   [63:0] mul5_fu_1022_p3;
wire   [63:0] mul6_fu_1038_p3;
wire   [63:0] mul318_fu_608_p2;
wire   [63:0] mul360_fu_624_p2;
wire   [63:0] mul353_fu_620_p2;
wire   [63:0] mul369_fu_628_p2;
wire   [63:0] mul344_fu_616_p2;
wire   [63:0] mul3_fu_1335_p3;
wire   [63:0] add_ln89_1_fu_1373_p2;
wire   [63:0] add_ln99_fu_1391_p2;
wire   [63:0] add_ln105_fu_1409_p2;
wire   [25:0] add_ln100_1_fu_1399_p2;
wire   [25:0] trunc_ln100_fu_1395_p1;
wire   [37:0] lshr_ln_fu_1434_p4;
wire   [63:0] zext_ln113_2_fu_1444_p1;
wire   [63:0] add_ln113_fu_1458_p2;
wire   [38:0] lshr_ln113_1_fu_1463_p4;
wire   [63:0] zext_ln113_3_fu_1473_p1;
wire   [63:0] add_ln113_1_fu_1487_p2;
wire   [37:0] lshr_ln113_2_fu_1493_p4;
wire   [63:0] zext_ln113_4_fu_1503_p1;
wire   [63:0] add_ln113_2_fu_1517_p2;
wire   [38:0] lshr_ln113_3_fu_1523_p4;
wire   [63:0] zext_ln113_5_fu_1533_p1;
wire   [63:0] add_ln113_3_fu_1547_p2;
wire   [37:0] lshr_ln113_4_fu_1553_p4;
wire   [63:0] zext_ln113_6_fu_1563_p1;
wire   [63:0] add_ln113_4_fu_1577_p2;
wire   [24:0] trunc_ln2_fu_1384_p3;
wire   [24:0] trunc_ln3_fu_1448_p4;
wire   [24:0] add_ln114_4_fu_1608_p2;
wire   [24:0] add_ln114_3_fu_1603_p2;
wire   [25:0] trunc_ln1_fu_1362_p3;
wire   [25:0] trunc_ln89_fu_1369_p1;
wire   [25:0] trunc_ln113_2_fu_1477_p4;
wire   [25:0] add_ln115_4_fu_1624_p2;
wire   [25:0] add_ln115_3_fu_1619_p2;
wire   [24:0] trunc_ln83_fu_1352_p1;
wire   [24:0] trunc_ln113_3_fu_1507_p4;
wire   [24:0] add_ln116_1_fu_1636_p2;
wire   [25:0] trunc_ln106_fu_1413_p1;
wire   [25:0] trunc_ln113_4_fu_1537_p4;
wire   [25:0] add_ln117_1_fu_1647_p2;
wire   [25:0] add_ln106_1_fu_1417_p2;
wire   [24:0] trunc_ln64_fu_1342_p1;
wire   [24:0] trunc_ln113_5_fu_1567_p4;
wire   [24:0] add_ln118_1_fu_1659_p2;
wire   [63:0] zext_ln113_7_fu_1681_p1;
wire   [63:0] add_ln113_5_fu_1684_p2;
wire   [37:0] lshr_ln113_6_fu_1689_p4;
wire   [63:0] zext_ln113_8_fu_1699_p1;
wire   [63:0] add_ln113_6_fu_1713_p2;
wire   [38:0] lshr_ln113_7_fu_1718_p4;
wire   [63:0] zext_ln113_9_fu_1728_p1;
wire   [63:0] add_ln113_7_fu_1746_p2;
wire   [37:0] lshr_ln113_8_fu_1751_p4;
wire   [63:0] zext_ln113_10_fu_1761_p1;
wire   [63:0] add_ln113_8_fu_1779_p2;
wire   [25:0] trunc_ln9_fu_1674_p3;
wire   [25:0] add_ln119_2_fu_1799_p2;
wire   [25:0] add_ln119_1_fu_1794_p2;
wire   [24:0] trunc_ln113_7_fu_1703_p4;
wire   [24:0] add_ln120_1_fu_1809_p2;
wire   [24:0] add_ln61_4_fu_1670_p2;
wire   [25:0] trunc_ln113_8_fu_1736_p4;
wire   [25:0] add_ln113_11_fu_1732_p2;
wire   [24:0] trunc_ln113_9_fu_1769_p4;
wire   [24:0] add_ln113_12_fu_1765_p2;
wire   [43:0] mul_ln113_fu_648_p2;
wire   [25:0] trunc_ln113_fu_1836_p1;
wire   [25:0] add_ln113_9_fu_1840_p2;
wire   [43:0] zext_ln114_fu_1850_p1;
wire   [43:0] add_ln114_fu_1853_p2;
wire   [17:0] tmp_s_fu_1859_p4;
wire   [24:0] zext_ln114_3_fu_1873_p1;
wire   [24:0] add_ln114_1_fu_1877_p2;
wire   [25:0] zext_ln114_2_fu_1869_p1;
wire   [25:0] zext_ln115_fu_1887_p1;
wire   [25:0] add_ln115_fu_1890_p2;
wire   [26:0] zext_ln115_2_fu_1907_p1;
wire   [26:0] zext_ln115_1_fu_1904_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire   [63:0] mul157_fu_508_p00;
wire   [63:0] mul157_fu_508_p10;
wire   [63:0] mul211_fu_572_p00;
wire   [63:0] mul211_fu_572_p10;
wire   [63:0] mul246_fu_588_p00;
wire   [62:0] mul3091117_fu_480_p10;
wire   [63:0] mul318_fu_608_p00;
wire   [63:0] mul318_fu_608_p10;
wire   [62:0] mul3351015_fu_484_p10;
wire   [63:0] mul353_fu_620_p00;
wire   [63:0] mul369_fu_628_p10;
wire   [43:0] mul_ln113_fu_648_p00;
wire   [63:0] mul_ln50_fu_488_p10;
wire   [63:0] mul_ln60_1_fu_528_p00;
wire   [63:0] mul_ln60_3_fu_556_p00;
wire   [62:0] mul_ln62_1_fu_468_p00;
wire   [62:0] mul_ln62_1_fu_468_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(add_ln94_reg_2276),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_2_address0),
    .ce0(arr_2_ce0),
    .we0(arr_2_we0),
    .d0(arr_2_d0),
    .q0(arr_2_q0),
    .address1(arr_2_address1),
    .ce1(arr_2_ce1),
    .we1(arr_2_we1),
    .d1(arr_2_d1),
    .q1(arr_2_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_401(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_d0),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_2015),
    .arg1_r_2_2_0220_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out),
    .arg1_r_2_2_0220_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out_ap_vld),
    .arg1_r_2_1_0219_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out),
    .arg1_r_2_1_0219_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out_ap_vld),
    .arg1_r_2_0_0218_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out),
    .arg1_r_2_0_0218_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out_ap_vld),
    .arg1_r_1_2_0217_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out),
    .arg1_r_1_2_0217_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out_ap_vld),
    .arg1_r_1_1_0216_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out),
    .arg1_r_1_1_0216_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out_ap_vld),
    .arg1_r_1_0_0215_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out),
    .arg1_r_1_0_0215_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out_ap_vld),
    .arg1_r_3_0214_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out),
    .arg1_r_3_0214_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out_ap_vld),
    .arg1_r_226_0213_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out),
    .arg1_r_226_0213_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out_ap_vld),
    .arg1_r_125_0212_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out),
    .arg1_r_125_0212_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out_ap_vld),
    .arg1_r_0_0211_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out),
    .arg1_r_0_0211_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_ready),
    .arg1_r_125_0212_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out),
    .arg1_r_226_0213_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out),
    .arg1_r_0_0211_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out),
    .arg1_r_1_0_0215_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out),
    .arg1_r_1_1_0216_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out),
    .arg1_r_1_2_0217_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out),
    .arg1_r_2_0_0218_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out),
    .arg1_r_2_1_0219_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out),
    .arg1_r_2_2_0220_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce1),
    .arr_q1(arr_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .mul16(mul16_reg_2035),
    .zext_ln23(mul16_reg_2035)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready),
    .arg1_r_125_0212_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out),
    .arg1_r_226_0213_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out),
    .arg1_r_0_0211_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out),
    .arg1_r_1_0_0215_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out),
    .arg1_r_1_1_0216_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out),
    .arg1_r_1_2_0217_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out),
    .arg1_r_2_0_0218_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out),
    .arg1_r_2_1_0219_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out),
    .arg1_r_2_2_0220_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out),
    .zext_ln40(mul45_reg_2069),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce1),
    .arr_q1(arr_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce1),
    .arr_2_q1(arr_2_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln4_reg_2021),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U81(
    .din0(mul_ln62_1_fu_468_p0),
    .din1(mul_ln62_1_fu_468_p1),
    .dout(mul_ln62_1_fu_468_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U82(
    .din0(mul2721321_fu_472_p0),
    .din1(mul2721321_fu_472_p1),
    .dout(mul2721321_fu_472_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U83(
    .din0(mul2821219_fu_476_p0),
    .din1(mul2821219_fu_476_p1),
    .dout(mul2821219_fu_476_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U84(
    .din0(mul3091117_fu_480_p0),
    .din1(mul3091117_fu_480_p1),
    .dout(mul3091117_fu_480_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U85(
    .din0(mul3351015_fu_484_p0),
    .din1(mul3351015_fu_484_p1),
    .dout(mul3351015_fu_484_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln50_fu_488_p0),
    .din1(mul_ln50_fu_488_p1),
    .dout(mul_ln50_fu_488_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln50_1_fu_492_p0),
    .din1(mul_ln50_1_fu_492_p1),
    .dout(mul_ln50_1_fu_492_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln50_2_fu_496_p0),
    .din1(mul_ln50_2_fu_496_p1),
    .dout(mul_ln50_2_fu_496_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln50_3_fu_500_p0),
    .din1(mul_ln50_3_fu_500_p1),
    .dout(mul_ln50_3_fu_500_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln50_4_fu_504_p0),
    .din1(mul_ln50_4_fu_504_p1),
    .dout(mul_ln50_4_fu_504_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul157_fu_508_p0),
    .din1(mul157_fu_508_p1),
    .dout(mul157_fu_508_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln60_fu_512_p0),
    .din1(mul_ln60_fu_512_p1),
    .dout(mul_ln60_fu_512_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln61_fu_516_p0),
    .din1(mul_ln61_fu_516_p1),
    .dout(mul_ln61_fu_516_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln62_fu_520_p0),
    .din1(mul_ln62_fu_520_p1),
    .dout(mul_ln62_fu_520_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln64_fu_524_p0),
    .din1(mul_ln64_fu_524_p1),
    .dout(mul_ln64_fu_524_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln60_1_fu_528_p0),
    .din1(mul_ln60_1_fu_528_p1),
    .dout(mul_ln60_1_fu_528_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln61_1_fu_532_p0),
    .din1(mul_ln61_1_fu_532_p1),
    .dout(mul_ln61_1_fu_532_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln64_1_fu_536_p0),
    .din1(mul_ln64_1_fu_536_p1),
    .dout(mul_ln64_1_fu_536_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul_ln60_2_fu_540_p0),
    .din1(mul_ln60_2_fu_540_p1),
    .dout(mul_ln60_2_fu_540_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(mul_ln61_2_fu_544_p0),
    .din1(mul_ln61_2_fu_544_p1),
    .dout(mul_ln61_2_fu_544_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(mul_ln62_2_fu_548_p0),
    .din1(mul_ln62_2_fu_548_p1),
    .dout(mul_ln62_2_fu_548_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul_ln64_2_fu_552_p0),
    .din1(mul_ln64_2_fu_552_p1),
    .dout(mul_ln64_2_fu_552_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul_ln60_3_fu_556_p0),
    .din1(mul_ln60_3_fu_556_p1),
    .dout(mul_ln60_3_fu_556_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln61_3_fu_560_p0),
    .din1(mul_ln61_3_fu_560_p1),
    .dout(mul_ln61_3_fu_560_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln62_3_fu_564_p0),
    .din1(mul_ln62_3_fu_564_p1),
    .dout(mul_ln62_3_fu_564_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul202_fu_568_p0),
    .din1(mul202_fu_568_p1),
    .dout(mul202_fu_568_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul211_fu_572_p0),
    .din1(mul211_fu_572_p1),
    .dout(mul211_fu_572_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul221_fu_576_p0),
    .din1(mul221_fu_576_p1),
    .dout(mul221_fu_576_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul229_fu_580_p0),
    .din1(mul229_fu_580_p1),
    .dout(mul229_fu_580_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul237_fu_584_p0),
    .din1(mul237_fu_584_p1),
    .dout(mul237_fu_584_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul246_fu_588_p0),
    .din1(mul246_fu_588_p1),
    .dout(mul246_fu_588_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul254_fu_592_p0),
    .din1(mul254_fu_592_p1),
    .dout(mul254_fu_592_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul262_fu_596_p0),
    .din1(mul262_fu_596_p1),
    .dout(mul262_fu_596_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul290_fu_600_p0),
    .din1(mul290_fu_600_p1),
    .dout(mul290_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul299_fu_604_p0),
    .din1(mul299_fu_604_p1),
    .dout(mul299_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul318_fu_608_p0),
    .din1(mul318_fu_608_p1),
    .dout(mul318_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul325_fu_612_p0),
    .din1(mul325_fu_612_p1),
    .dout(mul325_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul344_fu_616_p0),
    .din1(mul344_fu_616_p1),
    .dout(mul344_fu_616_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul353_fu_620_p0),
    .din1(mul353_fu_620_p1),
    .dout(mul353_fu_620_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul360_fu_624_p0),
    .din1(mul360_fu_624_p1),
    .dout(mul360_fu_624_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul369_fu_628_p0),
    .din1(mul369_fu_628_p1),
    .dout(mul369_fu_628_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U122(
    .din0(grp_fu_632_p0),
    .din1(grp_fu_632_p1),
    .dout(grp_fu_632_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U123(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out),
    .din1(mul244_fu_638_p1),
    .dout(mul244_fu_638_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U124(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out),
    .din1(mul316_fu_643_p1),
    .dout(mul316_fu_643_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U125(
    .din0(mul_ln113_fu_648_p0),
    .din1(mul_ln113_fu_648_p1),
    .dout(mul_ln113_fu_648_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln100_reg_2327 <= add_ln100_fu_1403_p2;
        add_ln113_10_reg_2332 <= add_ln113_10_fu_1428_p2;
        add_ln114_2_reg_2348 <= add_ln114_2_fu_1613_p2;
        add_ln115_2_reg_2354 <= add_ln115_2_fu_1630_p2;
        add_ln116_reg_2359 <= add_ln116_fu_1642_p2;
        add_ln117_reg_2364 <= add_ln117_fu_1653_p2;
        add_ln118_reg_2369 <= add_ln118_fu_1665_p2;
        add_ln89_reg_2322 <= add_ln89_fu_1378_p2;
        lshr_ln113_5_reg_2338 <= {{add_ln113_4_fu_1577_p2[63:25]}};
        trunc_ln113_6_reg_2343 <= {{add_ln113_4_fu_1577_p2[50:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln105_1_reg_2302 <= add_ln105_1_fu_1315_p2;
        add_ln105_2_reg_2307 <= add_ln105_2_fu_1321_p2;
        add_ln50_4_reg_2130 <= add_ln50_4_fu_878_p2;
        add_ln50_5_reg_2120 <= add_ln50_5_fu_868_p2;
        add_ln61_3_reg_2200 <= add_ln61_3_fu_1154_p2;
        add_ln62_3_reg_2220 <= add_ln62_3_fu_1207_p2;
        add_ln62_4_reg_2210 <= add_ln62_4_fu_1191_p2;
        add_ln64_1_reg_2226 <= add_ln64_1_fu_1219_p2;
        add_ln78_6_reg_2169 <= add_ln78_6_fu_1106_p2;
        add_ln78_7_reg_2174 <= add_ln78_7_fu_1112_p2;
        add_ln78_reg_2179 <= add_ln78_fu_1118_p2;
        add_ln82_reg_2236 <= add_ln82_fu_1235_p2;
        add_ln87_reg_2246 <= add_ln87_fu_1251_p2;
        add_ln94_reg_2276 <= add_ln94_fu_1289_p2;
        add_ln99_1_reg_2282 <= add_ln99_1_fu_1295_p2;
        add_ln99_2_reg_2287 <= add_ln99_2_fu_1301_p2;
        mul2721321_reg_2152 <= mul2721321_fu_472_p2;
        trunc_ln105_1_reg_2317 <= trunc_ln105_1_fu_1331_p1;
        trunc_ln105_reg_2312 <= trunc_ln105_fu_1327_p1;
        trunc_ln50_2_reg_2125 <= trunc_ln50_2_fu_874_p1;
        trunc_ln61_1_reg_2190 <= trunc_ln61_1_fu_1140_p1;
        trunc_ln61_2_reg_2195 <= trunc_ln61_2_fu_1150_p1;
        trunc_ln61_reg_2185 <= trunc_ln61_fu_1136_p1;
        trunc_ln62_2_reg_2205 <= trunc_ln62_2_fu_1187_p1;
        trunc_ln62_3_reg_2215 <= trunc_ln62_3_fu_1197_p1;
        trunc_ln64_1_reg_2231 <= trunc_ln64_1_fu_1225_p1;
        trunc_ln83_1_reg_2241 <= trunc_ln83_1_fu_1241_p1;
        trunc_ln88_1_reg_2256 <= trunc_ln88_1_fu_1261_p1;
        trunc_ln88_reg_2251 <= trunc_ln88_fu_1257_p1;
        trunc_ln93_1_reg_2266 <= trunc_ln93_1_fu_1275_p1;
        trunc_ln93_reg_2261 <= trunc_ln93_fu_1271_p1;
        trunc_ln94_reg_2271 <= trunc_ln94_fu_1279_p1;
        trunc_ln99_1_reg_2297 <= trunc_ln99_1_fu_1311_p1;
        trunc_ln99_reg_2292 <= trunc_ln99_fu_1307_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln119_reg_2379 <= add_ln119_fu_1803_p2;
        add_ln120_reg_2384 <= add_ln120_fu_1814_p2;
        add_ln121_reg_2389 <= add_ln121_fu_1820_p2;
        add_ln122_reg_2394 <= add_ln122_fu_1826_p2;
        trunc_ln113_s_reg_2374 <= {{add_ln113_8_fu_1779_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul16_reg_2035 <= grp_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mul219_reg_2097 <= grp_fu_632_p2;
        mul244_reg_2103 <= mul244_fu_638_p2;
        mul316_reg_2115 <= mul316_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul45_reg_2069 <= grp_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_reg_2399 <= add_ln115_fu_1890_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln4_reg_2021 <= {{out1[63:2]}};
        trunc_ln_reg_2015 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = add_ln106_fu_1421_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_d0 = add_ln61_3_fu_1154_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_address0 = arr_2_addr_reg_2087;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_address0;
    end else begin
        arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_address1 = arr_2_addr_1_reg_2142;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_address1;
    end else begin
        arr_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_ce0;
    end else begin
        arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_ce1;
    end else begin
        arr_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_d0 = add_ln62_3_reg_2220;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_d0;
    end else begin
        arr_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_d1 = add_ln100_reg_2327;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_d1 = add_ln83_fu_1356_p2;
    end else begin
        arr_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_2_we0;
    end else begin
        arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        arr_2_we1 = 1'b1;
    end else begin
        arr_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address0 = arr_addr_3_reg_2147;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = arr_addr_1_reg_2092;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d0 = add_ln89_reg_2322;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d0 = add_ln64_2_fu_1346_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d1 = add_ln78_reg_2179;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d1 = add_ln50_4_reg_2130;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_401_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_632_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_632_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_632_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out;
    end else begin
        grp_fu_632_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_632_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_632_p1 = 32'd38;
    end else begin
        grp_fu_632_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_673_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWADDR = sext_ln126_fu_1945_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d0 = zext_ln122_fu_1941_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln120_fu_1933_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d0 = zext_ln118_fu_1925_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d0 = zext_ln116_fu_1917_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_d0 = zext_ln114_1_fu_1882_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d1 = zext_ln121_fu_1937_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = zext_ln119_fu_1929_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d1 = zext_ln117_fu_1921_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d1 = add_ln115_1_fu_1910_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_d1 = zext_ln113_1_fu_1845_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1399_p2 = (trunc_ln99_1_reg_2297 + trunc_ln99_reg_2292);

assign add_ln100_fu_1403_p2 = (arr_2_q0 + add_ln99_fu_1391_p2);

assign add_ln105_1_fu_1315_p2 = (mul360_fu_624_p2 + mul353_fu_620_p2);

assign add_ln105_2_fu_1321_p2 = (mul369_fu_628_p2 + mul344_fu_616_p2);

assign add_ln105_fu_1409_p2 = (add_ln105_2_reg_2307 + add_ln105_1_reg_2302);

assign add_ln106_1_fu_1417_p2 = (trunc_ln105_1_reg_2317 + trunc_ln105_reg_2312);

assign add_ln106_fu_1421_p2 = (arr_1_q1 + add_ln105_fu_1409_p2);

assign add_ln113_10_fu_1428_p2 = (add_ln100_1_fu_1399_p2 + trunc_ln100_fu_1395_p1);

assign add_ln113_11_fu_1732_p2 = (add_ln78_7_reg_2174 + add_ln78_6_reg_2169);

assign add_ln113_12_fu_1765_p2 = (trunc_ln50_2_reg_2125 + add_ln50_5_reg_2120);

assign add_ln113_1_fu_1487_p2 = (zext_ln113_3_fu_1473_p1 + add_ln89_fu_1378_p2);

assign add_ln113_2_fu_1517_p2 = (zext_ln113_4_fu_1503_p1 + add_ln83_fu_1356_p2);

assign add_ln113_3_fu_1547_p2 = (zext_ln113_5_fu_1533_p1 + add_ln106_fu_1421_p2);

assign add_ln113_4_fu_1577_p2 = (zext_ln113_6_fu_1563_p1 + add_ln64_2_fu_1346_p2);

assign add_ln113_5_fu_1684_p2 = (zext_ln113_7_fu_1681_p1 + add_ln62_3_reg_2220);

assign add_ln113_6_fu_1713_p2 = (zext_ln113_8_fu_1699_p1 + add_ln61_3_reg_2200);

assign add_ln113_7_fu_1746_p2 = (zext_ln113_9_fu_1728_p1 + add_ln78_reg_2179);

assign add_ln113_8_fu_1779_p2 = (zext_ln113_10_fu_1761_p1 + add_ln50_4_reg_2130);

assign add_ln113_9_fu_1840_p2 = (trunc_ln113_fu_1836_p1 + add_ln113_10_reg_2332);

assign add_ln113_fu_1458_p2 = (zext_ln113_2_fu_1444_p1 + add_ln94_reg_2276);

assign add_ln114_1_fu_1877_p2 = (zext_ln114_3_fu_1873_p1 + add_ln114_2_reg_2348);

assign add_ln114_2_fu_1613_p2 = (add_ln114_4_fu_1608_p2 + add_ln114_3_fu_1603_p2);

assign add_ln114_3_fu_1603_p2 = (trunc_ln2_fu_1384_p3 + trunc_ln94_reg_2271);

assign add_ln114_4_fu_1608_p2 = (trunc_ln93_1_reg_2266 + trunc_ln3_fu_1448_p4);

assign add_ln114_fu_1853_p2 = (mul_ln113_fu_648_p2 + zext_ln114_fu_1850_p1);

assign add_ln115_1_fu_1910_p2 = (zext_ln115_2_fu_1907_p1 + zext_ln115_1_fu_1904_p1);

assign add_ln115_2_fu_1630_p2 = (add_ln115_4_fu_1624_p2 + add_ln115_3_fu_1619_p2);

assign add_ln115_3_fu_1619_p2 = (trunc_ln88_1_reg_2256 + trunc_ln1_fu_1362_p3);

assign add_ln115_4_fu_1624_p2 = (trunc_ln89_fu_1369_p1 + trunc_ln113_2_fu_1477_p4);

assign add_ln115_fu_1890_p2 = (zext_ln114_2_fu_1869_p1 + zext_ln115_fu_1887_p1);

assign add_ln116_1_fu_1636_p2 = (trunc_ln83_fu_1352_p1 + trunc_ln113_3_fu_1507_p4);

assign add_ln116_fu_1642_p2 = (add_ln116_1_fu_1636_p2 + trunc_ln83_1_reg_2241);

assign add_ln117_1_fu_1647_p2 = (trunc_ln106_fu_1413_p1 + trunc_ln113_4_fu_1537_p4);

assign add_ln117_fu_1653_p2 = (add_ln117_1_fu_1647_p2 + add_ln106_1_fu_1417_p2);

assign add_ln118_1_fu_1659_p2 = (trunc_ln64_fu_1342_p1 + trunc_ln113_5_fu_1567_p4);

assign add_ln118_fu_1665_p2 = (add_ln118_1_fu_1659_p2 + trunc_ln64_1_reg_2231);

assign add_ln119_1_fu_1794_p2 = (add_ln62_4_reg_2210 + trunc_ln9_fu_1674_p3);

assign add_ln119_2_fu_1799_p2 = (trunc_ln62_3_reg_2215 + trunc_ln113_6_reg_2343);

assign add_ln119_fu_1803_p2 = (add_ln119_2_fu_1799_p2 + add_ln119_1_fu_1794_p2);

assign add_ln120_1_fu_1809_p2 = (trunc_ln61_2_reg_2195 + trunc_ln113_7_fu_1703_p4);

assign add_ln120_fu_1814_p2 = (add_ln120_1_fu_1809_p2 + add_ln61_4_fu_1670_p2);

assign add_ln121_fu_1820_p2 = (trunc_ln113_8_fu_1736_p4 + add_ln113_11_fu_1732_p2);

assign add_ln122_fu_1826_p2 = (trunc_ln113_9_fu_1769_p4 + add_ln113_12_fu_1765_p2);

assign add_ln50_1_fu_850_p2 = (add_ln50_fu_836_p2 + arr_q1);

assign add_ln50_2_fu_856_p2 = (mul_ln50_fu_488_p2 + mul_ln50_4_fu_504_p2);

assign add_ln50_3_fu_862_p2 = (add_ln50_2_fu_856_p2 + mul_ln50_1_fu_492_p2);

assign add_ln50_4_fu_878_p2 = (add_ln50_3_fu_862_p2 + add_ln50_1_fu_850_p2);

assign add_ln50_5_fu_868_p2 = (trunc_ln50_1_fu_846_p1 + trunc_ln50_fu_842_p1);

assign add_ln50_fu_836_p2 = (mul_ln50_2_fu_496_p2 + mul_ln50_3_fu_500_p2);

assign add_ln61_1_fu_1130_p2 = (mul_ln61_1_fu_532_p2 + mul_ln61_2_fu_544_p2);

assign add_ln61_2_fu_1144_p2 = (add_ln61_1_fu_1130_p2 + add_ln61_fu_1124_p2);

assign add_ln61_3_fu_1154_p2 = (arr_1_q1 + add_ln61_2_fu_1144_p2);

assign add_ln61_4_fu_1670_p2 = (trunc_ln61_1_reg_2190 + trunc_ln61_reg_2185);

assign add_ln61_fu_1124_p2 = (mul_ln61_fu_516_p2 + mul_ln61_3_fu_560_p2);

assign add_ln62_1_fu_1181_p2 = (add_ln62_2_fu_1167_p2 + add_ln62_fu_1161_p2);

assign add_ln62_2_fu_1167_p2 = (mul_ln62_3_fu_564_p2 + mul_ln62_2_fu_548_p2);

assign add_ln62_3_fu_1207_p2 = (add_ln62_5_fu_1201_p2 + arr_2_q0);

assign add_ln62_4_fu_1191_p2 = (trunc_ln62_1_fu_1177_p1 + trunc_ln62_fu_1173_p1);

assign add_ln62_5_fu_1201_p2 = (add_ln62_1_fu_1181_p2 + shl_ln2_fu_907_p3);

assign add_ln62_fu_1161_p2 = (mul157_fu_508_p2 + mul_ln62_fu_520_p2);

assign add_ln64_1_fu_1219_p2 = (add_ln64_fu_1213_p2 + mul_ln64_1_fu_536_p2);

assign add_ln64_2_fu_1346_p2 = (arr_q1 + add_ln64_1_reg_2226);

assign add_ln64_fu_1213_p2 = (mul_ln64_2_fu_552_p2 + mul_ln64_fu_524_p2);

assign add_ln78_1_fu_1060_p2 = (mul_ln60_2_fu_540_p2 + mul202_fu_568_p2);

assign add_ln78_2_fu_1074_p2 = (add_ln78_1_fu_1060_p2 + arr_q0);

assign add_ln78_3_fu_1080_p2 = (mul_ln60_1_fu_528_p2 + mul211_fu_572_p2);

assign add_ln78_4_fu_1086_p2 = (mul_ln60_fu_512_p2 + mul_ln60_3_fu_556_p2);

assign add_ln78_5_fu_1100_p2 = (add_ln78_4_fu_1086_p2 + add_ln78_3_fu_1080_p2);

assign add_ln78_6_fu_1106_p2 = (trunc_ln78_1_fu_1070_p1 + trunc_ln78_fu_1066_p1);

assign add_ln78_7_fu_1112_p2 = (trunc_ln78_3_fu_1096_p1 + trunc_ln78_2_fu_1092_p1);

assign add_ln78_fu_1118_p2 = (add_ln78_5_fu_1100_p2 + add_ln78_2_fu_1074_p2);

assign add_ln82_1_fu_1229_p2 = (mul237_fu_584_p2 + mul221_fu_576_p2);

assign add_ln82_fu_1235_p2 = (add_ln82_1_fu_1229_p2 + mul229_fu_580_p2);

assign add_ln83_fu_1356_p2 = (arr_2_q1 + add_ln82_reg_2236);

assign add_ln87_1_fu_1245_p2 = (mul262_fu_596_p2 + mul246_fu_588_p2);

assign add_ln87_fu_1251_p2 = (add_ln87_1_fu_1245_p2 + mul254_fu_592_p2);

assign add_ln89_1_fu_1373_p2 = (add_ln87_reg_2246 + mul3_fu_1335_p3);

assign add_ln89_fu_1378_p2 = (add_ln89_1_fu_1373_p2 + arr_q0);

assign add_ln92_fu_1265_p2 = (mul299_fu_604_p2 + mul290_fu_600_p2);

assign add_ln94_1_fu_1283_p2 = (add_ln92_fu_1265_p2 + mul4_fu_1010_p3);

assign add_ln94_fu_1289_p2 = (add_ln94_1_fu_1283_p2 + arr_1_q0);

assign add_ln99_1_fu_1295_p2 = (mul325_fu_612_p2 + mul5_fu_1022_p3);

assign add_ln99_2_fu_1301_p2 = (mul6_fu_1038_p3 + mul318_fu_608_p2);

assign add_ln99_fu_1391_p2 = (add_ln99_2_reg_2287 + add_ln99_1_reg_2282);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_2_1_0219_cast_fu_1000_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out;

assign arg1_r_2_1_0219_cast_fu_1000_p1 = $unsigned(arg1_r_2_1_0219_cast_fu_1000_p0);

assign arr_2_addr_1_reg_2142 = 64'd1;

assign arr_2_addr_reg_2087 = 64'd0;

assign arr_addr_1_reg_2092 = 64'd3;

assign arr_addr_3_reg_2147 = 64'd2;

assign conv153_fu_884_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out;

assign conv206_fu_950_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out;

assign conv216_fu_954_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out;

assign conv216_fu_954_p1 = $unsigned(conv216_fu_954_p0);

assign conv220_fu_959_p1 = mul219_reg_2097;

assign conv236_fu_970_p1 = empty_32_fu_965_p2;

assign conv261_fu_985_p1 = empty_33_fu_980_p2;

assign conv266_fu_991_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out;

assign conv364_fu_1056_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out;

assign empty_32_fu_965_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out << 32'd1;

assign empty_33_fu_980_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out << 32'd1;

assign empty_34_fu_1046_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg;

assign lshr_ln113_1_fu_1463_p4 = {{add_ln113_fu_1458_p2[63:25]}};

assign lshr_ln113_2_fu_1493_p4 = {{add_ln113_1_fu_1487_p2[63:26]}};

assign lshr_ln113_3_fu_1523_p4 = {{add_ln113_2_fu_1517_p2[63:25]}};

assign lshr_ln113_4_fu_1553_p4 = {{add_ln113_3_fu_1547_p2[63:26]}};

assign lshr_ln113_6_fu_1689_p4 = {{add_ln113_5_fu_1684_p2[63:26]}};

assign lshr_ln113_7_fu_1718_p4 = {{add_ln113_6_fu_1713_p2[63:25]}};

assign lshr_ln113_8_fu_1751_p4 = {{add_ln113_7_fu_1746_p2[63:26]}};

assign lshr_ln_fu_1434_p4 = {{add_ln100_fu_1403_p2[63:26]}};

assign mul157_fu_508_p0 = mul157_fu_508_p00;

assign mul157_fu_508_p00 = mul45_reg_2069;

assign mul157_fu_508_p1 = mul157_fu_508_p10;

assign mul157_fu_508_p10 = $unsigned(conv153_fu_884_p0);

assign mul202_fu_568_p0 = zext_ln50_8_fu_817_p1;

assign mul202_fu_568_p1 = zext_ln50_8_fu_817_p1;

assign mul211_fu_572_p0 = mul211_fu_572_p00;

assign mul211_fu_572_p00 = mul16_reg_2035;

assign mul211_fu_572_p1 = mul211_fu_572_p10;

assign mul211_fu_572_p10 = $unsigned(conv206_fu_950_p0);

assign mul219_cast_fu_995_p1 = mul219_reg_2097;

assign mul221_fu_576_p0 = conv216_fu_954_p1;

assign mul221_fu_576_p1 = conv220_fu_959_p1;

assign mul229_fu_580_p0 = zext_ln64_1_fu_933_p1;

assign mul229_fu_580_p1 = zext_ln50_fu_731_p1;

assign mul237_fu_584_p0 = conv236_fu_970_p1;

assign mul237_fu_584_p1 = zext_ln50_2_fu_755_p1;

assign mul244_cast_fu_1005_p1 = mul244_reg_2103;

assign mul244_fu_638_p1 = 32'd19;

assign mul246_fu_588_p0 = mul246_fu_588_p00;

assign mul246_fu_588_p00 = mul244_reg_2103;

assign mul246_fu_588_p1 = conv216_fu_954_p1;

assign mul254_fu_592_p0 = conv236_fu_970_p1;

assign mul254_fu_592_p1 = zext_ln50_fu_731_p1;

assign mul262_fu_596_p0 = conv261_fu_985_p1;

assign mul262_fu_596_p1 = zext_ln50_2_fu_755_p1;

assign mul2721321_fu_472_p0 = mul219_cast_fu_995_p1;

assign mul2721321_fu_472_p1 = arg1_r_2_1_0219_cast_fu_1000_p1;

assign mul2821219_fu_476_p0 = mul244_cast_fu_1005_p1;

assign mul2821219_fu_476_p1 = arg1_r_2_1_0219_cast_fu_1000_p1;

assign mul290_fu_600_p0 = conv261_fu_985_p1;

assign mul290_fu_600_p1 = zext_ln50_fu_731_p1;

assign mul299_fu_604_p0 = zext_ln50_8_fu_817_p1;

assign mul299_fu_604_p1 = conv220_fu_959_p1;

assign mul3091117_fu_480_p0 = mul244_cast_fu_1005_p1;

assign mul3091117_fu_480_p1 = mul3091117_fu_480_p10;

assign mul3091117_fu_480_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out;

assign mul316_fu_643_p1 = 32'd38;

assign mul318_fu_608_p0 = mul318_fu_608_p00;

assign mul318_fu_608_p00 = mul316_reg_2115;

assign mul318_fu_608_p1 = mul318_fu_608_p10;

assign mul318_fu_608_p10 = $unsigned(conv266_fu_991_p0);

assign mul325_fu_612_p0 = zext_ln50_fu_731_p1;

assign mul325_fu_612_p1 = zext_ln50_fu_731_p1;

assign mul3351015_fu_484_p0 = mul219_cast_fu_995_p1;

assign mul3351015_fu_484_p1 = mul3351015_fu_484_p10;

assign mul3351015_fu_484_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out;

assign mul344_fu_616_p0 = zext_ln64_fu_920_p1;

assign mul344_fu_616_p1 = zext_ln50_fu_731_p1;

assign mul353_fu_620_p0 = mul353_fu_620_p00;

assign mul353_fu_620_p00 = empty_34_fu_1046_p2;

assign mul353_fu_620_p1 = zext_ln50_2_fu_755_p1;

assign mul360_fu_624_p0 = zext_ln50_4_fu_776_p1;

assign mul360_fu_624_p1 = zext_ln50_4_fu_776_p1;

assign mul369_fu_628_p0 = conv220_fu_959_p1;

assign mul369_fu_628_p1 = mul369_fu_628_p10;

assign mul369_fu_628_p10 = $unsigned(conv364_fu_1056_p0);

assign mul3_fu_1335_p3 = {{mul2721321_reg_2152}, {1'd0}};

assign mul4_fu_1010_p3 = {{mul2821219_fu_476_p2}, {1'd0}};

assign mul5_fu_1022_p3 = {{mul3091117_fu_480_p2}, {1'd0}};

assign mul6_fu_1038_p3 = {{mul3351015_fu_484_p2}, {1'd0}};

assign mul_ln113_fu_648_p0 = mul_ln113_fu_648_p00;

assign mul_ln113_fu_648_p00 = trunc_ln113_s_reg_2374;

assign mul_ln113_fu_648_p1 = 44'd19;

assign mul_ln50_1_fu_492_p0 = zext_ln50_2_fu_755_p1;

assign mul_ln50_1_fu_492_p1 = zext_ln50_3_fu_770_p1;

assign mul_ln50_2_fu_496_p0 = zext_ln50_5_fu_791_p1;

assign mul_ln50_2_fu_496_p1 = zext_ln50_4_fu_776_p1;

assign mul_ln50_3_fu_500_p0 = zext_ln50_7_fu_809_p1;

assign mul_ln50_3_fu_500_p1 = zext_ln50_6_fu_797_p1;

assign mul_ln50_4_fu_504_p0 = zext_ln50_9_fu_829_p1;

assign mul_ln50_4_fu_504_p1 = zext_ln50_8_fu_817_p1;

assign mul_ln50_fu_488_p0 = zext_ln50_fu_731_p1;

assign mul_ln50_fu_488_p1 = mul_ln50_fu_488_p10;

assign mul_ln50_fu_488_p10 = shl_ln50_fu_745_p2;

assign mul_ln60_1_fu_528_p0 = mul_ln60_1_fu_528_p00;

assign mul_ln60_1_fu_528_p00 = shl_ln60_fu_888_p2;

assign mul_ln60_1_fu_528_p1 = zext_ln50_2_fu_755_p1;

assign mul_ln60_2_fu_540_p0 = zext_ln50_7_fu_809_p1;

assign mul_ln60_2_fu_540_p1 = zext_ln50_4_fu_776_p1;

assign mul_ln60_3_fu_556_p0 = mul_ln60_3_fu_556_p00;

assign mul_ln60_3_fu_556_p00 = shl_ln60_1_fu_940_p2;

assign mul_ln60_3_fu_556_p1 = zext_ln50_6_fu_797_p1;

assign mul_ln60_fu_512_p0 = zext_ln50_fu_731_p1;

assign mul_ln60_fu_512_p1 = zext_ln50_3_fu_770_p1;

assign mul_ln61_1_fu_532_p0 = zext_ln50_7_fu_809_p1;

assign mul_ln61_1_fu_532_p1 = zext_ln50_2_fu_755_p1;

assign mul_ln61_2_fu_544_p0 = zext_ln50_9_fu_829_p1;

assign mul_ln61_2_fu_544_p1 = zext_ln50_4_fu_776_p1;

assign mul_ln61_3_fu_560_p0 = zext_ln64_fu_920_p1;

assign mul_ln61_3_fu_560_p1 = zext_ln50_6_fu_797_p1;

assign mul_ln61_fu_516_p0 = zext_ln50_5_fu_791_p1;

assign mul_ln61_fu_516_p1 = zext_ln50_fu_731_p1;

assign mul_ln62_1_fu_468_p0 = mul_ln62_1_fu_468_p00;

assign mul_ln62_1_fu_468_p00 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out;

assign mul_ln62_1_fu_468_p1 = mul_ln62_1_fu_468_p10;

assign mul_ln62_1_fu_468_p10 = shl_ln50_4_fu_824_p2;

assign mul_ln62_2_fu_548_p0 = zext_ln64_fu_920_p1;

assign mul_ln62_2_fu_548_p1 = zext_ln50_4_fu_776_p1;

assign mul_ln62_3_fu_564_p0 = zext_ln64_1_fu_933_p1;

assign mul_ln62_3_fu_564_p1 = zext_ln50_6_fu_797_p1;

assign mul_ln62_fu_520_p0 = zext_ln50_7_fu_809_p1;

assign mul_ln62_fu_520_p1 = zext_ln50_fu_731_p1;

assign mul_ln64_1_fu_536_p0 = zext_ln64_fu_920_p1;

assign mul_ln64_1_fu_536_p1 = zext_ln50_2_fu_755_p1;

assign mul_ln64_2_fu_552_p0 = zext_ln64_1_fu_933_p1;

assign mul_ln64_2_fu_552_p1 = zext_ln50_4_fu_776_p1;

assign mul_ln64_fu_524_p0 = zext_ln50_9_fu_829_p1;

assign mul_ln64_fu_524_p1 = zext_ln50_fu_731_p1;

assign sext_ln126_fu_1945_p1 = $signed(trunc_ln4_reg_2021);

assign sext_ln17_fu_673_p1 = $signed(trunc_ln_reg_2015);

assign shl_ln2_fu_907_p3 = {{mul_ln62_1_fu_468_p2}, {1'd0}};

assign shl_ln50_1_fu_765_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_2_0220_out;

assign shl_ln50_1_fu_765_p2 = shl_ln50_1_fu_765_p0 << 32'd1;

assign shl_ln50_2_fu_786_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out;

assign shl_ln50_2_fu_786_p2 = shl_ln50_2_fu_786_p0 << 32'd1;

assign shl_ln50_3_fu_804_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_226_0213_out;

assign shl_ln50_3_fu_804_p2 = shl_ln50_3_fu_804_p0 << 32'd1;

assign shl_ln50_4_fu_824_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out;

assign shl_ln50_4_fu_824_p2 = shl_ln50_4_fu_824_p0 << 32'd1;

assign shl_ln50_fu_745_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_3_0214_out;

assign shl_ln50_fu_745_p2 = shl_ln50_fu_745_p0 << 32'd1;

assign shl_ln60_1_fu_940_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_1_0219_out;

assign shl_ln60_1_fu_940_p2 = shl_ln60_1_fu_940_p0 << 32'd2;

assign shl_ln60_fu_888_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_2_0217_out;

assign shl_ln60_fu_888_p2 = shl_ln60_fu_888_p0 << 32'd2;

assign shl_ln64_1_fu_928_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out << 32'd1;

assign shl_ln64_fu_915_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out << 32'd1;

assign tmp_s_fu_1859_p4 = {{add_ln114_fu_1853_p2[43:26]}};

assign trunc_ln100_fu_1395_p1 = arr_2_q0[25:0];

assign trunc_ln105_1_fu_1331_p1 = add_ln105_2_fu_1321_p2[25:0];

assign trunc_ln105_fu_1327_p1 = add_ln105_1_fu_1315_p2[25:0];

assign trunc_ln106_fu_1413_p1 = arr_1_q1[25:0];

assign trunc_ln113_2_fu_1477_p4 = {{add_ln113_fu_1458_p2[50:25]}};

assign trunc_ln113_3_fu_1507_p4 = {{add_ln113_1_fu_1487_p2[50:26]}};

assign trunc_ln113_4_fu_1537_p4 = {{add_ln113_2_fu_1517_p2[50:25]}};

assign trunc_ln113_5_fu_1567_p4 = {{add_ln113_3_fu_1547_p2[50:26]}};

assign trunc_ln113_7_fu_1703_p4 = {{add_ln113_5_fu_1684_p2[50:26]}};

assign trunc_ln113_8_fu_1736_p4 = {{add_ln113_6_fu_1713_p2[50:25]}};

assign trunc_ln113_9_fu_1769_p4 = {{add_ln113_7_fu_1746_p2[50:26]}};

assign trunc_ln113_fu_1836_p1 = mul_ln113_fu_648_p2[25:0];

assign trunc_ln1_fu_1362_p3 = {{trunc_ln88_reg_2251}, {1'd0}};

assign trunc_ln2_fu_1384_p3 = {{trunc_ln93_reg_2261}, {1'd0}};

assign trunc_ln3_fu_1448_p4 = {{add_ln100_fu_1403_p2[50:26]}};

assign trunc_ln50_1_fu_846_p1 = add_ln50_fu_836_p2[24:0];

assign trunc_ln50_2_fu_874_p1 = add_ln50_3_fu_862_p2[24:0];

assign trunc_ln50_fu_842_p1 = arr_q1[24:0];

assign trunc_ln61_1_fu_1140_p1 = add_ln61_1_fu_1130_p2[24:0];

assign trunc_ln61_2_fu_1150_p1 = arr_1_q1[24:0];

assign trunc_ln61_fu_1136_p1 = add_ln61_fu_1124_p2[24:0];

assign trunc_ln62_1_fu_1177_p1 = add_ln62_2_fu_1167_p2[25:0];

assign trunc_ln62_2_fu_1187_p1 = mul_ln62_1_fu_468_p2[24:0];

assign trunc_ln62_3_fu_1197_p1 = arr_2_q0[25:0];

assign trunc_ln62_fu_1173_p1 = add_ln62_fu_1161_p2[25:0];

assign trunc_ln64_1_fu_1225_p1 = add_ln64_1_fu_1219_p2[24:0];

assign trunc_ln64_fu_1342_p1 = arr_q1[24:0];

assign trunc_ln78_1_fu_1070_p1 = add_ln78_1_fu_1060_p2[25:0];

assign trunc_ln78_2_fu_1092_p1 = add_ln78_3_fu_1080_p2[25:0];

assign trunc_ln78_3_fu_1096_p1 = add_ln78_4_fu_1086_p2[25:0];

assign trunc_ln78_fu_1066_p1 = arr_q0[25:0];

assign trunc_ln83_1_fu_1241_p1 = add_ln82_fu_1235_p2[24:0];

assign trunc_ln83_fu_1352_p1 = arr_2_q1[24:0];

assign trunc_ln88_1_fu_1261_p1 = add_ln87_fu_1251_p2[25:0];

assign trunc_ln88_fu_1257_p1 = mul2721321_fu_472_p2[24:0];

assign trunc_ln89_fu_1369_p1 = arr_q0[25:0];

assign trunc_ln93_1_fu_1275_p1 = add_ln92_fu_1265_p2[24:0];

assign trunc_ln93_fu_1271_p1 = mul2821219_fu_476_p2[23:0];

assign trunc_ln94_fu_1279_p1 = arr_1_q0[24:0];

assign trunc_ln99_1_fu_1311_p1 = add_ln99_2_fu_1301_p2[25:0];

assign trunc_ln99_fu_1307_p1 = add_ln99_1_fu_1295_p2[25:0];

assign trunc_ln9_fu_1674_p3 = {{trunc_ln62_2_reg_2205}, {1'd0}};

assign zext_ln113_10_fu_1761_p1 = lshr_ln113_8_fu_1751_p4;

assign zext_ln113_1_fu_1845_p1 = add_ln113_9_fu_1840_p2;

assign zext_ln113_2_fu_1444_p1 = lshr_ln_fu_1434_p4;

assign zext_ln113_3_fu_1473_p1 = lshr_ln113_1_fu_1463_p4;

assign zext_ln113_4_fu_1503_p1 = lshr_ln113_2_fu_1493_p4;

assign zext_ln113_5_fu_1533_p1 = lshr_ln113_3_fu_1523_p4;

assign zext_ln113_6_fu_1563_p1 = lshr_ln113_4_fu_1553_p4;

assign zext_ln113_7_fu_1681_p1 = lshr_ln113_5_reg_2338;

assign zext_ln113_8_fu_1699_p1 = lshr_ln113_6_fu_1689_p4;

assign zext_ln113_9_fu_1728_p1 = lshr_ln113_7_fu_1718_p4;

assign zext_ln114_1_fu_1882_p1 = add_ln114_1_fu_1877_p2;

assign zext_ln114_2_fu_1869_p1 = tmp_s_fu_1859_p4;

assign zext_ln114_3_fu_1873_p1 = tmp_s_fu_1859_p4;

assign zext_ln114_fu_1850_p1 = add_ln113_10_reg_2332;

assign zext_ln115_1_fu_1904_p1 = tmp_reg_2399;

assign zext_ln115_2_fu_1907_p1 = add_ln115_2_reg_2354;

assign zext_ln115_fu_1887_p1 = add_ln114_2_reg_2348;

assign zext_ln116_fu_1917_p1 = add_ln116_reg_2359;

assign zext_ln117_fu_1921_p1 = add_ln117_reg_2364;

assign zext_ln118_fu_1925_p1 = add_ln118_reg_2369;

assign zext_ln119_fu_1929_p1 = add_ln119_reg_2379;

assign zext_ln120_fu_1933_p1 = add_ln120_reg_2384;

assign zext_ln121_fu_1937_p1 = add_ln121_reg_2389;

assign zext_ln122_fu_1941_p1 = add_ln122_reg_2394;

assign zext_ln50_2_fu_755_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_0_0215_out;

assign zext_ln50_3_fu_770_p1 = shl_ln50_1_fu_765_p2;

assign zext_ln50_4_fu_776_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_2_0_0218_out;

assign zext_ln50_5_fu_791_p1 = shl_ln50_2_fu_786_p2;

assign zext_ln50_6_fu_797_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_125_0212_out;

assign zext_ln50_7_fu_809_p1 = shl_ln50_3_fu_804_p2;

assign zext_ln50_8_fu_817_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_1_1_0216_out;

assign zext_ln50_9_fu_829_p1 = shl_ln50_4_fu_824_p2;

assign zext_ln50_fu_731_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_arg1_r_0_0211_out;

assign zext_ln64_1_fu_933_p1 = shl_ln64_1_fu_928_p2;

assign zext_ln64_fu_920_p1 = shl_ln64_fu_915_p2;

endmodule //fiat_25519_carry_square
