/* Generated by Yosys 0.25+83 (git sha1 755b753e1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d15_jerryfen_prng/src/toplevel_chip.v:4.1-18.10" */
module d15_jerryfen_prng(io_in, io_out);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _005_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _006_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _007_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _008_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _009_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _010_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _011_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  reg _029_;
  reg _030_;
  reg _031_;
  reg _032_;
  reg _033_;
  reg _034_;
  reg _035_;
  reg _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:5.18-5.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:6.19-6.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip clock" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:6.17-6.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip io_in" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:4.24-4.29" */
  /* unused_bits = "10 11" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:5.25-5.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip prng_chip_one AES_out_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:24.46-24.57|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.AES_out_num ;
  /* hdlname = "mchip prng_chip_one Sbox1 S0" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.19-259.21|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S0 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S1" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.31-259.33|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S1 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S2" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.35-259.37|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S2 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S3" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.11-259.13|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S3 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S4" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.27-259.29|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S4 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S5" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.39-259.41|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S5 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S6" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.23-259.25|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S6 ;
  /* hdlname = "mchip prng_chip_one Sbox1 S7" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:259.15-259.17|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.S7 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U0" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.11-257.13|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U0 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U1" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.15-257.17|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U1 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U2" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.19-257.21|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U2 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U3" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.23-257.25|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U3 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U4" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.27-257.29|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U4 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U5" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.31-257.33|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U5 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U6" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.35-257.37|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U6 ;
  /* hdlname = "mchip prng_chip_one Sbox1 U7" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:257.39-257.41|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.Sbox1.U7 ;
  /* hdlname = "mchip prng_chip_one Sbox1 input_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:253.23-253.32|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.Sbox1.input_num ;
  /* hdlname = "mchip prng_chip_one Sbox1 output_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:42.14-42.72|d15_jerryfen_prng/src/chip.sv:254.24-254.34|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.Sbox1.output_num ;
  /* hdlname = "mchip prng_chip_one clk" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:15.33-15.36|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.clk ;
  /* hdlname = "mchip prng_chip_one cnt_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:23.37-23.43|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.cnt_en ;
  /* hdlname = "mchip prng_chip_one counter1 D" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:194.29-194.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.counter1.D ;
  /* hdlname = "mchip prng_chip_one counter1 clear" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:190.29-190.34|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.counter1.clear ;
  /* hdlname = "mchip prng_chip_one counter1 clock" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:193.29-193.34|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.counter1.clock ;
  /* hdlname = "mchip prng_chip_one counter1 en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:189.29-189.31|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.counter1.en ;
  /* hdlname = "mchip prng_chip_one counter1 up" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:192.29-192.31|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.counter1.up ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 clock" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:55.47-55.52|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.clock ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 cnt_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:57.18-57.24|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.cnt_en ;
  /* onehot = 32'd1 */
  reg [3:0] \mchip.prng_chip_one.ctrl_pth1.curr_state ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 enable" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:55.39-55.45|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.enable ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 reg_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:57.35-57.41|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.reg_en ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 reset" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:55.17-55.22|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.reset ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 sipo_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:57.26-57.33|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.sipo_en ;
  /* hdlname = "mchip prng_chip_one ctrl_pth1 valid" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:44.18-46.96|d15_jerryfen_prng/src/chip.sv:57.43-57.48|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.ctrl_pth1.valid ;
  /* hdlname = "mchip prng_chip_one en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:15.24-15.26|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.en ;
  /* hdlname = "mchip prng_chip_one fibo1 clk" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:151.17-151.20|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.fibo1.clk ;
  /* hdlname = "mchip prng_chip_one fibo1 reset" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:151.22-151.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.fibo1.reset ;
  /* hdlname = "mchip prng_chip_one fibo1 seed" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:152.23-152.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.fibo1.seed ;
  /* hdlname = "mchip prng_chip_one fibo1 state_out" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:157.17-157.26|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  reg [7:0] \mchip.prng_chip_one.fibo1.state_out ;
  /* hdlname = "mchip prng_chip_one galo1 clk" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:199.17-199.20|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.galo1.clk ;
  /* hdlname = "mchip prng_chip_one galo1 feedback" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:206.11-206.19|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.galo1.feedback ;
  /* hdlname = "mchip prng_chip_one galo1 out_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:201.18-201.25|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.galo1.out_num ;
  /* hdlname = "mchip prng_chip_one galo1 reset" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:199.22-199.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.galo1.reset ;
  /* hdlname = "mchip prng_chip_one galo1 seed" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:200.23-200.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.galo1.seed ;
  /* hdlname = "mchip prng_chip_one galo1 state_out" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:205.17-205.26|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  reg [7:0] \mchip.prng_chip_one.galo1.state_out ;
  /* hdlname = "mchip prng_chip_one galo_out" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:22.52-22.60|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.galo_out ;
  /* hdlname = "mchip prng_chip_one lsfr_rand_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:24.17-24.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.lsfr_rand_num ;
  /* hdlname = "mchip prng_chip_one magcomp1 B" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:40.13-40.87|d15_jerryfen_prng/src/library.sv:81.28-81.29|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.magcomp1.B ;
  /* hdlname = "mchip prng_chip_one mux1 I1" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:30.18-30.80|d15_jerryfen_prng/src/library.sv:63.28-63.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.mux1.I1 ;
  /* hdlname = "mchip prng_chip_one mux1 S" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:30.18-30.80|d15_jerryfen_prng/src/library.sv:64.16-64.17|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.mux1.S ;
  /* hdlname = "mchip prng_chip_one mux1 Y" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:30.18-30.80|d15_jerryfen_prng/src/library.sv:65.29-65.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.mux1.Y ;
  /* hdlname = "mchip prng_chip_one rand_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:18.24-18.32|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.rand_num ;
  /* hdlname = "mchip prng_chip_one reg1 D" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:144.28-144.29|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.reg1.D ;
  /* hdlname = "mchip prng_chip_one reg1 Q" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:145.29-145.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  reg [7:0] \mchip.prng_chip_one.reg1.Q ;
  /* hdlname = "mchip prng_chip_one reg1 clear" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:143.20-143.25|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.reg1.clear ;
  /* hdlname = "mchip prng_chip_one reg1 clock" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:143.27-143.32|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.reg1.clock ;
  /* hdlname = "mchip prng_chip_one reg1 en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:143.16-143.18|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.reg1.en ;
  /* hdlname = "mchip prng_chip_one reg_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:22.25-22.31|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.reg_en ;
  /* hdlname = "mchip prng_chip_one reg_rand_num" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:24.32-24.44|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.reg_rand_num ;
  /* hdlname = "mchip prng_chip_one reset" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:15.17-15.22|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.reset ;
  /* hdlname = "mchip prng_chip_one seed" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:16.23-16.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.seed ;
  /* hdlname = "mchip prng_chip_one sel" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:15.28-15.31|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sel ;
  /* hdlname = "mchip prng_chip_one serial_input" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:22.11-22.23|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.serial_input ;
  /* hdlname = "mchip prng_chip_one sipo_en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:22.33-22.40|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sipo_en ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 D" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:266.29-266.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire [7:0] \mchip.prng_chip_one.sr_sipo1.D ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 Q" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:271.29-271.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  reg [7:0] \mchip.prng_chip_one.sr_sipo1.Q ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 clock" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:270.25-270.30|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sr_sipo1.clock ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 en" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:268.25-268.27|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sr_sipo1.en ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 left" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:269.25-269.29|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sr_sipo1.left ;
  /* hdlname = "mchip prng_chip_one sr_sipo1 serial" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:267.25-267.31|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.sr_sipo1.serial ;
  /* hdlname = "mchip prng_chip_one valid" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:17.18-17.23|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  wire \mchip.prng_chip_one.valid ;
  /* hdlname = "mchip reset" */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:7.17-7.22" */
  wire \mchip.reset ;
  assign _184_ = io_in[13] | ~(io_in[0]);
  assign _185_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [2] & ~(_184_);
  assign _186_ = _030_ & ~(io_in[13]);
  assign _187_ = _029_ & ~(io_in[13]);
  assign _188_ = ~(_187_ | _186_);
  assign _189_ = _031_ & ~(io_in[13]);
  assign _190_ = io_in[13] | ~(_032_);
  assign _191_ = _190_ | _189_;
  assign _192_ = _188_ & ~(_191_);
  assign _193_ = _036_ & ~(io_in[13]);
  assign _194_ = _035_ & ~(io_in[13]);
  assign _195_ = _194_ | _193_;
  assign _037_ = _034_ & ~(io_in[13]);
  assign _038_ = _033_ & ~(io_in[13]);
  assign _039_ = _038_ | _037_;
  assign _040_ = _039_ | _195_;
  assign _041_ = _192_ & ~(_040_);
  assign _042_ = _041_ | io_in[13];
  assign _043_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [1] & ~(_042_);
  assign _000_ = _043_ | _185_;
  assign _044_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [0] | \mchip.prng_chip_one.ctrl_pth1.curr_state [2];
  assign _045_ = _044_ | \mchip.prng_chip_one.ctrl_pth1.curr_state [3];
  assign \mchip.prng_chip_one.ctrl_pth1.reg_en  = _041_ & ~(_045_);
  assign _003_ = \mchip.prng_chip_one.ctrl_pth1.reg_en  | io_in[13];
  assign _046_ = \mchip.prng_chip_one.fibo1.state_out [4] ^ \mchip.prng_chip_one.fibo1.state_out [7];
  assign _047_ = _046_ ^ \mchip.prng_chip_one.fibo1.state_out [2];
  assign \mchip.prng_chip_one.sr_sipo1.serial  = io_in[1] ? \mchip.prng_chip_one.galo1.state_out [7] : _047_;
  assign _048_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [0] | \mchip.prng_chip_one.ctrl_pth1.curr_state [1];
  assign _049_ = _048_ | \mchip.prng_chip_one.ctrl_pth1.curr_state [3];
  assign _050_ = io_in[0] & ~(_049_);
  assign _013_ = _050_ ? io_in[2] : _047_;
  assign _014_ = _050_ ? io_in[3] : \mchip.prng_chip_one.fibo1.state_out [0];
  assign _015_ = _050_ ? io_in[4] : \mchip.prng_chip_one.fibo1.state_out [1];
  assign _016_ = _050_ ? io_in[5] : \mchip.prng_chip_one.fibo1.state_out [2];
  assign _017_ = _050_ ? io_in[6] : \mchip.prng_chip_one.fibo1.state_out [3];
  assign _018_ = _050_ ? io_in[7] : \mchip.prng_chip_one.fibo1.state_out [4];
  assign _019_ = _050_ ? io_in[8] : \mchip.prng_chip_one.fibo1.state_out [5];
  assign _020_ = _050_ ? io_in[9] : \mchip.prng_chip_one.fibo1.state_out [6];
  assign _028_ = _050_ ? io_in[9] : \mchip.prng_chip_one.galo1.state_out [6];
  assign _051_ = \mchip.prng_chip_one.galo1.state_out [5] ^ \mchip.prng_chip_one.galo1.state_out [7];
  assign _027_ = _050_ ? io_in[8] : _051_;
  assign _052_ = \mchip.prng_chip_one.galo1.state_out [4] ^ \mchip.prng_chip_one.galo1.state_out [7];
  assign _026_ = _050_ ? io_in[7] : _052_;
  assign _022_ = _050_ ? io_in[2] : \mchip.prng_chip_one.galo1.state_out [7];
  assign _023_ = _050_ ? io_in[3] : \mchip.prng_chip_one.galo1.state_out [0];
  assign _024_ = _050_ ? io_in[4] : \mchip.prng_chip_one.galo1.state_out [1];
  assign _025_ = _050_ ? io_in[5] : \mchip.prng_chip_one.galo1.state_out [2];
  assign _053_ = \mchip.prng_chip_one.galo1.state_out [3] ^ \mchip.prng_chip_one.galo1.state_out [7];
  assign _021_ = _050_ ? io_in[6] : _053_;
  assign _005_ = ~(_050_ | _187_);
  assign _054_ = _187_ ^ _186_;
  assign _006_ = _054_ & ~(_050_);
  assign _055_ = _187_ & _186_;
  assign _056_ = _055_ ^ _189_;
  assign _007_ = _056_ & ~(_050_);
  assign _057_ = ~_050_;
  assign _058_ = _055_ & _189_;
  assign _059_ = _058_ ^ _190_;
  assign _008_ = _057_ & ~(_059_);
  assign _060_ = ~_038_;
  assign _061_ = _190_ | ~(_189_);
  assign _062_ = _055_ & ~(_061_);
  assign _063_ = _062_ ^ _060_;
  assign _009_ = _057_ & ~(_063_);
  assign _064_ = ~(_062_ & _038_);
  assign _065_ = _064_ ^ _037_;
  assign _010_ = _057_ & ~(_065_);
  assign _066_ = ~(_038_ & _037_);
  assign _067_ = _062_ & ~(_066_);
  assign _068_ = ~(_067_ ^ _194_);
  assign _011_ = _057_ & ~(_068_);
  assign _069_ = ~(_067_ & _194_);
  assign _070_ = _069_ ^ _193_;
  assign _012_ = _057_ & ~(_070_);
  assign _071_ = ~(\mchip.prng_chip_one.reg1.Q [2] ^ \mchip.prng_chip_one.reg1.Q [7]);
  assign _072_ = \mchip.prng_chip_one.reg1.Q [1] ^ \mchip.prng_chip_one.reg1.Q [7];
  assign _073_ = \mchip.prng_chip_one.reg1.Q [4] ^ \mchip.prng_chip_one.reg1.Q [2];
  assign _074_ = _073_ ^ _072_;
  assign _075_ = _074_ ^ \mchip.prng_chip_one.reg1.Q [3];
  assign _076_ = ~(_075_ ^ \mchip.prng_chip_one.reg1.Q [6]);
  assign _077_ = \mchip.prng_chip_one.reg1.Q [4] ^ \mchip.prng_chip_one.reg1.Q [7];
  assign _078_ = _077_ ^ _076_;
  assign _079_ = \mchip.prng_chip_one.reg1.Q [6] ^ \mchip.prng_chip_one.reg1.Q [5];
  assign _080_ = _079_ ^ _078_;
  assign _081_ = _080_ ^ _072_;
  assign _082_ = _072_ & ~(_080_);
  assign _083_ = _079_ ^ \mchip.prng_chip_one.reg1.Q [0];
  assign _084_ = \mchip.prng_chip_one.reg1.Q [1] | ~(_083_);
  assign _085_ = _084_ ^ _082_;
  assign _086_ = _075_ ^ \mchip.prng_chip_one.reg1.Q [2];
  assign _087_ = _086_ ^ _079_;
  assign _088_ = _087_ ^ _078_;
  assign _089_ = _073_ & ~(_088_);
  assign _090_ = ~(_077_ & _076_);
  assign _091_ = ~(_090_ ^ _089_);
  assign _092_ = _091_ ^ _085_;
  assign _093_ = _092_ ^ _081_;
  assign _094_ = _083_ ^ \mchip.prng_chip_one.reg1.Q [1];
  assign _095_ = _094_ ^ _071_;
  assign _096_ = ~\mchip.prng_chip_one.reg1.Q [0];
  assign _097_ = _086_ ^ _096_;
  assign _098_ = _097_ | _095_;
  assign _099_ = _086_ & _074_;
  assign _100_ = _099_ ^ _098_;
  assign _101_ = _100_ ^ _076_;
  assign _102_ = ~(_101_ ^ _091_);
  assign _103_ = _093_ & ~(_102_);
  assign _104_ = _087_ ^ _071_;
  assign _105_ = _087_ & ~(_071_);
  assign _106_ = _105_ ^ _090_;
  assign _107_ = ~(_083_ ^ \mchip.prng_chip_one.reg1.Q [4]);
  assign _108_ = \mchip.prng_chip_one.reg1.Q [0] & ~(_107_);
  assign _109_ = _108_ ^ _099_;
  assign _110_ = _109_ ^ _106_;
  assign _111_ = _110_ ^ _104_;
  assign _112_ = _111_ ^ _103_;
  assign _113_ = _080_ ^ \mchip.prng_chip_one.reg1.Q [7];
  assign _114_ = _083_ ^ \mchip.prng_chip_one.reg1.Q [7];
  assign _115_ = _078_ ^ \mchip.prng_chip_one.reg1.Q [0];
  assign _116_ = _114_ & ~(_115_);
  assign _117_ = _116_ ^ _082_;
  assign _118_ = _117_ ^ _106_;
  assign _119_ = _118_ ^ _113_;
  assign _120_ = _112_ ? _093_ : _119_;
  assign _121_ = _120_ ^ _093_;
  assign _122_ = ~_093_;
  assign _123_ = ~_119_;
  assign _124_ = _112_ ? _122_ : _123_;
  assign _125_ = _119_ ^ _103_;
  assign _126_ = _125_ ^ _124_;
  assign _127_ = _119_ & ~(_126_);
  assign _128_ = ~(_127_ ^ _121_);
  assign _129_ = ~_111_;
  assign _130_ = _125_ ? _102_ : _129_;
  assign _131_ = _119_ ? _120_ : _125_;
  assign _132_ = _131_ & ~(_130_);
  assign _133_ = ~(_111_ ^ _102_);
  assign _134_ = _133_ ^ _132_;
  assign _135_ = _134_ ^ _128_;
  assign _136_ = _135_ | _071_;
  assign _137_ = _130_ ^ _120_;
  assign _138_ = ~(_137_ | _078_);
  assign _139_ = ~(_134_ & _083_);
  assign _140_ = _134_ ^ _130_;
  assign _141_ = ~(_140_ | _080_);
  assign _142_ = ~(_141_ ^ _139_);
  assign _143_ = ~(_137_ ^ _135_);
  assign _144_ = ~(_143_ | _088_);
  assign _145_ = _144_ ^ _142_;
  assign _146_ = _145_ ^ _138_;
  assign _147_ = _077_ & ~(_137_);
  assign _148_ = _147_ ^ _146_;
  assign _149_ = _120_ & ~(_096_);
  assign _150_ = ~(_128_ ^ _124_);
  assign _151_ = _086_ & ~(_150_);
  assign _152_ = _151_ ^ _149_;
  assign _153_ = _072_ & ~(_140_);
  assign _154_ = _153_ ^ _152_;
  assign _155_ = _087_ & ~(_135_);
  assign _156_ = _155_ ^ _154_;
  assign _157_ = ~(_156_ ^ _145_);
  assign _158_ = _130_ | ~(_114_);
  assign _159_ = _158_ ^ _157_;
  assign _160_ = _159_ ^ _148_;
  assign \mchip.prng_chip_one.Sbox1.S2  = _160_ ^ _136_;
  assign _161_ = ~(_128_ | _097_);
  assign _162_ = _161_ ^ _151_;
  assign _163_ = ~(_162_ ^ _142_);
  assign _164_ = _073_ & ~(_143_);
  assign _165_ = ~(_164_ ^ _147_);
  assign _166_ = _128_ | _095_;
  assign _167_ = _166_ ^ _165_;
  assign _168_ = _074_ & ~(_150_);
  assign _169_ = _168_ ^ _167_;
  assign \mchip.prng_chip_one.Sbox1.S3  = ~(_169_ ^ _163_);
  assign \mchip.prng_chip_one.Sbox1.S1  = ~(\mchip.prng_chip_one.Sbox1.S3  ^ _146_);
  assign _170_ = ~(_130_ | _115_);
  assign _171_ = _170_ ^ _141_;
  assign _172_ = _171_ ^ _152_;
  assign _173_ = _134_ & _094_;
  assign _174_ = ~(_173_ ^ _165_);
  assign _175_ = _174_ ^ _172_;
  assign \mchip.prng_chip_one.Sbox1.S6  = _175_ ^ _157_;
  assign \mchip.prng_chip_one.Sbox1.S7  = ~(_175_ ^ _153_);
  assign _176_ = ~(_124_ | _107_);
  assign _177_ = _176_ ^ _167_;
  assign \mchip.prng_chip_one.Sbox1.S5  = _177_ ^ _159_;
  assign \mchip.prng_chip_one.Sbox1.S4  = _172_ ^ \mchip.prng_chip_one.Sbox1.S3 ;
  assign \mchip.prng_chip_one.Sbox1.S0  = _169_ ^ _146_;
  assign \mchip.prng_chip_one.counter1.en  = ~(_045_ | _041_);
  assign _004_ = \mchip.prng_chip_one.counter1.en  | ~(_057_);
  assign _178_ = io_in[13] | ~(_041_);
  assign _179_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [1] & ~(_178_);
  assign _180_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [3] & ~(io_in[13]);
  assign _002_ = _180_ | _179_;
  assign _181_ = io_in[0] | io_in[13];
  assign _182_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [2] & ~(_181_);
  assign _183_ = \mchip.prng_chip_one.ctrl_pth1.curr_state [0] & ~(io_in[13]);
  assign _001_ = _183_ | _182_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [0] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [0] <= \mchip.prng_chip_one.sr_sipo1.serial ;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [1] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [1] <= \mchip.prng_chip_one.sr_sipo1.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [2] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [2] <= \mchip.prng_chip_one.sr_sipo1.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [3] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [3] <= \mchip.prng_chip_one.sr_sipo1.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [4] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [4] <= \mchip.prng_chip_one.sr_sipo1.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [5] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [5] <= \mchip.prng_chip_one.sr_sipo1.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [6] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [6] <= \mchip.prng_chip_one.sr_sipo1.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:32.29-32.130|d15_jerryfen_prng/src/library.sv:274.4-285.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (!\mchip.prng_chip_one.counter1.en ) \mchip.prng_chip_one.sr_sipo1.Q [7] <= 1'h0;
    else \mchip.prng_chip_one.sr_sipo1.Q [7] <= \mchip.prng_chip_one.sr_sipo1.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _029_ <= 1'h0;
    else if (_004_) _029_ <= _005_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _030_ <= 1'h0;
    else if (_004_) _030_ <= _006_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _031_ <= 1'h0;
    else if (_004_) _031_ <= _007_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _032_ <= 1'h0;
    else if (_004_) _032_ <= _008_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _033_ <= 1'h0;
    else if (_004_) _033_ <= _009_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _034_ <= 1'h0;
    else if (_004_) _034_ <= _010_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _035_ <= 1'h0;
    else if (_004_) _035_ <= _011_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:38.18-38.122|d15_jerryfen_prng/src/library.sv:198.3-208.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) _036_ <= 1'h0;
    else if (_004_) _036_ <= _012_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [0] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [0] <= _013_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [1] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [1] <= _014_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [2] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [2] <= _015_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [3] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [3] <= _016_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [4] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [4] <= _017_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [5] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [5] <= _018_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [6] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [6] <= _019_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:26.15-26.97|d15_jerryfen_prng/src/chip.sv:178.5-187.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.fibo1.state_out [7] <= 1'h0;
    else \mchip.prng_chip_one.fibo1.state_out [7] <= _020_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [0] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [0] <= _022_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [1] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [1] <= _023_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [2] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [2] <= _024_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [3] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [3] <= _025_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [4] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [4] <= _021_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [5] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [5] <= _026_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [6] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [6] <= _027_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:28.15-28.97|d15_jerryfen_prng/src/chip.sv:225.5-239.8|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.prng_chip_one.galo1.state_out [7] <= 1'h0;
    else \mchip.prng_chip_one.galo1.state_out [7] <= _028_;
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [0] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [0] <= \mchip.prng_chip_one.sr_sipo1.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [1] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [1] <= \mchip.prng_chip_one.sr_sipo1.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [2] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [2] <= \mchip.prng_chip_one.sr_sipo1.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [3] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [3] <= \mchip.prng_chip_one.sr_sipo1.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [4] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [4] <= \mchip.prng_chip_one.sr_sipo1.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [5] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [5] <= \mchip.prng_chip_one.sr_sipo1.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [6] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [6] <= \mchip.prng_chip_one.sr_sipo1.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d15_jerryfen_prng/src/toplevel_chip.v:9.13-14.6|d15_jerryfen_prng/src/chip.sv:34.19-34.102|d15_jerryfen_prng/src/library.sv:147.4-154.9|d15_jerryfen_prng/src/chip.sv:10.15-10.150" */
  always @(posedge io_in[12])
    if (_003_)
      if (!\mchip.prng_chip_one.ctrl_pth1.reg_en ) \mchip.prng_chip_one.reg1.Q [7] <= 1'h0;
      else \mchip.prng_chip_one.reg1.Q [7] <= \mchip.prng_chip_one.sr_sipo1.Q [7];
  always @(posedge io_in[12])
    \mchip.prng_chip_one.ctrl_pth1.curr_state [0] <= io_in[13];
  always @(posedge io_in[12])
    \mchip.prng_chip_one.ctrl_pth1.curr_state [1] <= _000_;
  always @(posedge io_in[12])
    \mchip.prng_chip_one.ctrl_pth1.curr_state [2] <= _001_;
  always @(posedge io_in[12])
    \mchip.prng_chip_one.ctrl_pth1.curr_state [3] <= _002_;
  assign io_out = { 5'h00, \mchip.prng_chip_one.ctrl_pth1.curr_state [3], \mchip.prng_chip_one.Sbox1.S3 , \mchip.prng_chip_one.Sbox1.S7 , \mchip.prng_chip_one.Sbox1.S0 , \mchip.prng_chip_one.Sbox1.S6 , \mchip.prng_chip_one.Sbox1.S4 , \mchip.prng_chip_one.Sbox1.S1 , \mchip.prng_chip_one.Sbox1.S2 , \mchip.prng_chip_one.Sbox1.S5  };
  assign \mchip.clock  = io_in[12];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { 3'h0, \mchip.prng_chip_one.ctrl_pth1.curr_state [3], \mchip.prng_chip_one.Sbox1.S3 , \mchip.prng_chip_one.Sbox1.S7 , \mchip.prng_chip_one.Sbox1.S0 , \mchip.prng_chip_one.Sbox1.S6 , \mchip.prng_chip_one.Sbox1.S4 , \mchip.prng_chip_one.Sbox1.S1 , \mchip.prng_chip_one.Sbox1.S2 , \mchip.prng_chip_one.Sbox1.S5  };
  assign \mchip.prng_chip_one.AES_out_num  = { \mchip.prng_chip_one.Sbox1.S3 , \mchip.prng_chip_one.Sbox1.S7 , \mchip.prng_chip_one.Sbox1.S0 , \mchip.prng_chip_one.Sbox1.S6 , \mchip.prng_chip_one.Sbox1.S4 , \mchip.prng_chip_one.Sbox1.S1 , \mchip.prng_chip_one.Sbox1.S2 , \mchip.prng_chip_one.Sbox1.S5  };
  assign \mchip.prng_chip_one.Sbox1.U0  = \mchip.prng_chip_one.reg1.Q [7];
  assign \mchip.prng_chip_one.Sbox1.U1  = \mchip.prng_chip_one.reg1.Q [6];
  assign \mchip.prng_chip_one.Sbox1.U2  = \mchip.prng_chip_one.reg1.Q [5];
  assign \mchip.prng_chip_one.Sbox1.U3  = \mchip.prng_chip_one.reg1.Q [4];
  assign \mchip.prng_chip_one.Sbox1.U4  = \mchip.prng_chip_one.reg1.Q [3];
  assign \mchip.prng_chip_one.Sbox1.U5  = \mchip.prng_chip_one.reg1.Q [2];
  assign \mchip.prng_chip_one.Sbox1.U6  = \mchip.prng_chip_one.reg1.Q [1];
  assign \mchip.prng_chip_one.Sbox1.U7  = \mchip.prng_chip_one.reg1.Q [0];
  assign \mchip.prng_chip_one.Sbox1.input_num  = \mchip.prng_chip_one.reg1.Q ;
  assign \mchip.prng_chip_one.Sbox1.output_num  = { \mchip.prng_chip_one.Sbox1.S3 , \mchip.prng_chip_one.Sbox1.S7 , \mchip.prng_chip_one.Sbox1.S0 , \mchip.prng_chip_one.Sbox1.S6 , \mchip.prng_chip_one.Sbox1.S4 , \mchip.prng_chip_one.Sbox1.S1 , \mchip.prng_chip_one.Sbox1.S2 , \mchip.prng_chip_one.Sbox1.S5  };
  assign \mchip.prng_chip_one.clk  = io_in[12];
  assign \mchip.prng_chip_one.cnt_en  = \mchip.prng_chip_one.counter1.en ;
  assign \mchip.prng_chip_one.counter1.D  = 8'h00;
  assign \mchip.prng_chip_one.counter1.clear  = io_in[13];
  assign \mchip.prng_chip_one.counter1.clock  = io_in[12];
  assign \mchip.prng_chip_one.counter1.up  = 1'h1;
  assign \mchip.prng_chip_one.ctrl_pth1.clock  = io_in[12];
  assign \mchip.prng_chip_one.ctrl_pth1.cnt_en  = \mchip.prng_chip_one.counter1.en ;
  assign \mchip.prng_chip_one.ctrl_pth1.enable  = io_in[0];
  assign \mchip.prng_chip_one.ctrl_pth1.reset  = io_in[13];
  assign \mchip.prng_chip_one.ctrl_pth1.sipo_en  = \mchip.prng_chip_one.counter1.en ;
  assign \mchip.prng_chip_one.ctrl_pth1.valid  = \mchip.prng_chip_one.ctrl_pth1.curr_state [3];
  assign \mchip.prng_chip_one.en  = io_in[0];
  assign \mchip.prng_chip_one.fibo1.clk  = io_in[12];
  assign \mchip.prng_chip_one.fibo1.reset  = io_in[13];
  assign \mchip.prng_chip_one.fibo1.seed  = io_in[9:2];
  assign \mchip.prng_chip_one.galo1.clk  = io_in[12];
  assign \mchip.prng_chip_one.galo1.feedback  = \mchip.prng_chip_one.galo1.state_out [7];
  assign \mchip.prng_chip_one.galo1.out_num  = \mchip.prng_chip_one.galo1.state_out [7];
  assign \mchip.prng_chip_one.galo1.reset  = io_in[13];
  assign \mchip.prng_chip_one.galo1.seed  = io_in[9:2];
  assign \mchip.prng_chip_one.galo_out  = \mchip.prng_chip_one.galo1.state_out [7];
  assign \mchip.prng_chip_one.lsfr_rand_num  = \mchip.prng_chip_one.sr_sipo1.Q ;
  assign \mchip.prng_chip_one.magcomp1.B  = 8'h08;
  assign \mchip.prng_chip_one.mux1.I1  = \mchip.prng_chip_one.galo1.state_out [7];
  assign \mchip.prng_chip_one.mux1.S  = io_in[1];
  assign \mchip.prng_chip_one.mux1.Y  = \mchip.prng_chip_one.sr_sipo1.serial ;
  assign \mchip.prng_chip_one.rand_num  = { \mchip.prng_chip_one.Sbox1.S3 , \mchip.prng_chip_one.Sbox1.S7 , \mchip.prng_chip_one.Sbox1.S0 , \mchip.prng_chip_one.Sbox1.S6 , \mchip.prng_chip_one.Sbox1.S4 , \mchip.prng_chip_one.Sbox1.S1 , \mchip.prng_chip_one.Sbox1.S2 , \mchip.prng_chip_one.Sbox1.S5  };
  assign \mchip.prng_chip_one.reg1.D  = \mchip.prng_chip_one.sr_sipo1.Q ;
  assign \mchip.prng_chip_one.reg1.clear  = io_in[13];
  assign \mchip.prng_chip_one.reg1.clock  = io_in[12];
  assign \mchip.prng_chip_one.reg1.en  = \mchip.prng_chip_one.ctrl_pth1.reg_en ;
  assign \mchip.prng_chip_one.reg_en  = \mchip.prng_chip_one.ctrl_pth1.reg_en ;
  assign \mchip.prng_chip_one.reg_rand_num  = \mchip.prng_chip_one.reg1.Q ;
  assign \mchip.prng_chip_one.reset  = io_in[13];
  assign \mchip.prng_chip_one.seed  = io_in[9:2];
  assign \mchip.prng_chip_one.sel  = io_in[1];
  assign \mchip.prng_chip_one.serial_input  = \mchip.prng_chip_one.sr_sipo1.serial ;
  assign \mchip.prng_chip_one.sipo_en  = \mchip.prng_chip_one.counter1.en ;
  assign \mchip.prng_chip_one.sr_sipo1.D  = 8'h00;
  assign \mchip.prng_chip_one.sr_sipo1.clock  = io_in[12];
  assign \mchip.prng_chip_one.sr_sipo1.en  = \mchip.prng_chip_one.counter1.en ;
  assign \mchip.prng_chip_one.sr_sipo1.left  = 1'h1;
  assign \mchip.prng_chip_one.valid  = \mchip.prng_chip_one.ctrl_pth1.curr_state [3];
  assign \mchip.reset  = io_in[13];
endmodule
