<stg><name>interp1</name>


<trans_list>

<trans id="220" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="2" to="52">
<condition id="102">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="2" to="3">
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="4">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="5">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="6">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="6" to="7">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="7" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="8" to="9">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="9" to="10">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="10" to="11">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="11" to="12">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="12" to="13">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="14">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="14" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="15" to="16">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="16" to="17">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="17" to="18">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="18" to="19">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="19" to="20">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="20" to="21">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="21" to="22">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="22" to="23">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="23" to="24">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="24" to="25">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="25" to="26">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="26" to="27">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="27" to="28">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="28" to="29">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="29" to="30">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="30" to="31">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="31" to="32">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="32" to="33">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="33" to="34">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="34" to="35">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="35" to="36">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="36" to="37">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="37" to="38">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="38" to="39">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="39" to="40">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="40" to="41">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="41" to="42">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="42" to="43">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="43" to="44">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="44" to="45">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="45" to="46">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="46" to="47">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="47" to="48">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="48" to="49">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="49" to="50">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="50" to="51">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="51" to="2">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="52" to="53">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="53" to="54">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="54" to="64">
<condition id="153">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="54" to="55">
<condition id="163">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="55" to="56">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="56" to="57">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="57" to="58">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="58" to="59">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="59" to="60">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="60" to="61">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="61" to="62">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="62" to="63">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="63" to="54">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %dx_V = alloca [323 x i32], align 4             ; <[323 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="dx_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %dy_V = alloca [323 x i32], align 4             ; <[323 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="dy_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %slope_V = alloca [323 x i32], align 4          ; <[323 x i32]*> [#uses=4]

]]></node>
<StgValue><ssdm name="slope_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %intercept_V = alloca [323 x i32], align 4      ; <[323 x i32]*> [#uses=4]

]]></node>
<StgValue><ssdm name="intercept_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:4  br label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb22:0  %i = phi i9 [ 0, %entry ], [ %i_2, %bb12 ]      ; <i9> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb22:1  %exitcond = icmp eq i9 %i, -190                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb22:2  %i_2 = add i9 %i, 1                             ; <i9> [#uses=2]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb22:3  br i1 %exitcond, label %bb23, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="9">
<![CDATA[
bb12:3  %tmp = zext i9 %i to i64                        ; <i64> [#uses=6]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="9">
<![CDATA[
bb12:4  %tmp_s = zext i9 %i_2 to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:5  %index_input_V_addr = getelementptr [323 x i32]* @index_input_V, i64 0, i64 %tmp_s ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="index_input_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="9">
<![CDATA[
bb12:6  %p_Val2_s = load i32* %index_input_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:7  %index_input_V_addr_1 = getelementptr [323 x i32]* @index_input_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="index_input_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="9">
<![CDATA[
bb12:8  %p_Val2_275 = load i32* %index_input_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_275"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:12  %transfer_array_V_addr = getelementptr [323 x i32]* @transfer_array_V, i64 0, i64 %tmp_s ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="transfer_array_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="9">
<![CDATA[
bb12:13  %p_Val2_276 = load i32* %transfer_array_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_276"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:14  %transfer_array_V_addr_1 = getelementptr [323 x i32]* @transfer_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="transfer_array_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="9">
<![CDATA[
bb12:15  %p_Val2_277 = load i32* %transfer_array_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_277"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="9">
<![CDATA[
bb12:6  %p_Val2_s = load i32* %index_input_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="9">
<![CDATA[
bb12:8  %p_Val2_275 = load i32* %index_input_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_275"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="9">
<![CDATA[
bb12:13  %p_Val2_276 = load i32* %transfer_array_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_276"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="9">
<![CDATA[
bb12:15  %p_Val2_277 = load i32* %transfer_array_V_addr_1, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_277"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb12:9  %r_V = sub i32 %p_Val2_s, %p_Val2_275           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:10  %dx_V_addr_2 = getelementptr [323 x i32]* %dx_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dx_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb12:11  store i32 %r_V, i32* %dx_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb12:16  %p_Val2_278 = sub i32 %p_Val2_276, %p_Val2_277  ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_278"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:17  %dy_V_addr_2 = getelementptr [323 x i32]* %dy_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dy_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb12:18  store i32 %p_Val2_278, i32* %dy_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
bb12:19  %t_V = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_278, i6 0) ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="38" op_0_bw="32">
<![CDATA[
bb12:20  %tmp_10 = sext i32 %r_V to i38                  ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="41" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="40" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="39" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="38" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="37" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="36" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="35" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="34" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="33" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="32" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="31" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="30" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="108" st_id="16" stage="29" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="109" st_id="17" stage="28" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="110" st_id="18" stage="27" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="111" st_id="19" stage="26" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="25" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="24" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="114" st_id="22" stage="23" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="115" st_id="23" stage="22" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="21" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="117" st_id="25" stage="20" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="118" st_id="26" stage="19" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="119" st_id="27" stage="18" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="120" st_id="28" stage="17" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="121" st_id="29" stage="16" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="122" st_id="30" stage="15" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="123" st_id="31" stage="14" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="124" st_id="32" stage="13" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="125" st_id="33" stage="12" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="126" st_id="34" stage="11" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="127" st_id="35" stage="10" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="128" st_id="36" stage="9" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="129" st_id="37" stage="8" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="130" st_id="38" stage="7" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="131" st_id="39" stage="6" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="132" st_id="40" stage="5" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="133" st_id="41" stage="4" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="134" st_id="42" stage="3" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="135" st_id="43" stage="2" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="136" st_id="44" stage="1" lat="41">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:21  %tmp_11 = sdiv i38 %t_V, %tmp_10                ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="137" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="38">
<![CDATA[
bb12:22  %tmp_95 = trunc i38 %tmp_11 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="138" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:23  %slope_V_addr_2 = getelementptr [323 x i32]* %slope_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb12:24  store i32 %tmp_95, i32* %slope_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="38" op_0_bw="32">
<![CDATA[
bb12:25  %tmp_14 = sext i32 %tmp_95 to i38               ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="141" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="38" op_0_bw="32">
<![CDATA[
bb12:26  %tmp_19 = sext i32 %p_Val2_275 to i38           ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="142" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="143" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="144" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="145" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="146" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="147" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:28  %rhs_V_cast = mul i38 %tmp_14, %tmp_19          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="148" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb12:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb12:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str189) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="150" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb12:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
bb12:27  %lhs_V = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_277, i6 0) ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="152" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb12:29  %r_V_132 = sub i38 %lhs_V, %rhs_V_cast          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="153" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb12:30  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_132, i32 6, i32 37) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="154" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:31  %intercept_V_addr_2 = getelementptr [323 x i32]* %intercept_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb12:32  store i32 %tmp_15, i32* %intercept_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb12:33  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str189, i32 %tmp_13) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="157" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
bb12:34  br label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="158" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:0  %dx_V_addr = getelementptr [323 x i32]* %dx_V, i64 0, i64 321 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dx_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="9">
<![CDATA[
bb23:1  %dx_V_load = load i32* %dx_V_addr, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="dx_V_load"/></StgValue>
</operation>

<operation id="160" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:4  %dy_V_addr = getelementptr [323 x i32]* %dy_V, i64 0, i64 321 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dy_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="9">
<![CDATA[
bb23:5  %dy_V_load = load i32* %dy_V_addr, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="dy_V_load"/></StgValue>
</operation>

<operation id="162" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:8  %slope_V_addr = getelementptr [323 x i32]* %slope_V, i64 0, i64 321 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="9">
<![CDATA[
bb23:9  %slope_V_load = load i32* %slope_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_load"/></StgValue>
</operation>

<operation id="164" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:12  %intercept_V_addr = getelementptr [323 x i32]* %intercept_V, i64 0, i64 321 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="9">
<![CDATA[
bb23:13  %intercept_V_load = load i32* %intercept_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="166" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="9">
<![CDATA[
bb23:1  %dx_V_load = load i32* %dx_V_addr, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="dx_V_load"/></StgValue>
</operation>

<operation id="167" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:2  %dx_V_addr_1 = getelementptr [323 x i32]* %dx_V, i64 0, i64 322 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dx_V_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb23:3  store i32 %dx_V_load, i32* %dx_V_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="9">
<![CDATA[
bb23:5  %dy_V_load = load i32* %dy_V_addr, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="dy_V_load"/></StgValue>
</operation>

<operation id="170" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:6  %dy_V_addr_1 = getelementptr [323 x i32]* %dy_V, i64 0, i64 322 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="dy_V_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb23:7  store i32 %dy_V_load, i32* %dy_V_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="9">
<![CDATA[
bb23:9  %slope_V_load = load i32* %slope_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_load"/></StgValue>
</operation>

<operation id="173" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:10  %slope_V_addr_1 = getelementptr [323 x i32]* %slope_V, i64 0, i64 322 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb23:11  store i32 %slope_V_load, i32* %slope_V_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="9">
<![CDATA[
bb23:13  %intercept_V_load = load i32* %intercept_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_load"/></StgValue>
</operation>

<operation id="176" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb23:14  %intercept_V_addr_1 = getelementptr [323 x i32]* %intercept_V, i64 0, i64 322 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb23:15  store i32 %intercept_V_load, i32* %intercept_V_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
bb23:16  br label %bb31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="179" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb31:0  %i_3 = phi i9 [ 0, %bb23 ], [ %i_4, %bb26_ifconv ] ; <i9> [#uses=3]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="180" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb31:1  %exitcond2 = icmp eq i9 %i_3, -256              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="181" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb31:2  %i_4 = add i9 %i_3, 1                           ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="182" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb31:3  br i1 %exitcond2, label %return, label %bb26_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="9">
<![CDATA[
bb26_ifconv:3  %tmp_16 = zext i9 %i_3 to i64                   ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="184" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb26_ifconv:4  %index_output_V_addr = getelementptr [256 x i32]* @index_output_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="index_output_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="8">
<![CDATA[
bb26_ifconv:5  %p_Val2_280 = load i32* %index_output_V_addr, align 4 ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="p_Val2_280"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="186" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="8">
<![CDATA[
bb26_ifconv:5  %p_Val2_280 = load i32* %index_output_V_addr, align 4 ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="p_Val2_280"/></StgValue>
</operation>

<operation id="187" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb26_ifconv:6  %ret_V = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_Val2_280, i32 6, i32 31) ; <i26> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="188" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb26_ifconv:7  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_280, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="189" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="32">
<![CDATA[
bb26_ifconv:8  %tmp_97 = trunc i32 %p_Val2_280 to i6           ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="190" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb26_ifconv:9  %ret_V_1 = add nsw i26 %ret_V, 1                ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="191" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb26_ifconv:10  %tmp_17 = icmp eq i6 %tmp_97, 0                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="192" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
bb26_ifconv:11  %p_s = select i1 %tmp_17, i26 %ret_V, i26 %ret_V_1 ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="193" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
bb26_ifconv:12  %ret_V_2 = select i1 %tmp_96, i26 %p_s, i26 %ret_V ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="194" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="26">
<![CDATA[
bb26_ifconv:13  %tmp_18 = sext i26 %ret_V_2 to i64              ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="195" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb26_ifconv:14  %slope_V_addr_3 = getelementptr [323 x i32]* %slope_V, i64 0, i64 %tmp_18 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="9">
<![CDATA[
bb26_ifconv:15  %slope_V_load_1 = load i32* %slope_V_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_load_1"/></StgValue>
</operation>

<operation id="197" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb26_ifconv:19  %intercept_V_addr_3 = getelementptr [323 x i32]* %intercept_V, i64 0, i64 %tmp_18 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="intercept_V_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="9">
<![CDATA[
bb26_ifconv:20  %p_Val2_281 = load i32* %intercept_V_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_281"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="199" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="9">
<![CDATA[
bb26_ifconv:15  %slope_V_load_1 = load i32* %slope_V_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="slope_V_load_1"/></StgValue>
</operation>

<operation id="200" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="38" op_0_bw="32">
<![CDATA[
bb26_ifconv:16  %tmp_22 = sext i32 %p_Val2_280 to i38           ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="201" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="38" op_0_bw="32">
<![CDATA[
bb26_ifconv:17  %tmp_23 = sext i32 %slope_V_load_1 to i38       ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="202" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="203" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="9">
<![CDATA[
bb26_ifconv:20  %p_Val2_281 = load i32* %intercept_V_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_281"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="204" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="205" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="206" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="207" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="208" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:18  %lhs_V_cast = mul i38 %tmp_22, %tmp_23          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="209" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb26_ifconv:0  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="210" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb26_ifconv:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str290) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="211" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb26_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
bb26_ifconv:21  %rhs_V = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_281, i6 0) ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="213" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
bb26_ifconv:22  %r_V_133 = add i38 %rhs_V, %lhs_V_cast          ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="214" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb26_ifconv:23  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_133, i32 6, i32 37) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="215" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb26_ifconv:24  %output_realtime_V_addr = getelementptr [256 x i32]* @output_realtime_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="output_realtime_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb26_ifconv:25  store i32 %tmp_21, i32* %output_realtime_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb26_ifconv:26  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str290, i32 %tmp_20) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="218" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
bb26_ifconv:27  br label %bb31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="219" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
