strict digraph "" {
	node [label="\N"];
	"918:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f415541d150>",
		def_var="['LatchByte1_d2']",
		fillcolor=deepskyblue,
		label="918:AS
LatchByte1_d2 = InProgress & ~WriteOp & (BitCounter == 7'h37);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'WriteOp', 'BitCounter']"];
}
