Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 13 18:36:54 2022
| Host         : DESKTOP-O59LNIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file breath_led_timing_summary_routed.rpt -pb breath_led_timing_summary_routed.pb -rpx breath_led_timing_summary_routed.rpx -warn_on_violation
| Design       : breath_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.282ns (62.287%)  route 2.592ns (37.713%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE                         0.000     0.000 r  period_cnt_reg[4]/C
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  period_cnt_reg[4]/Q
                         net (fo=4, routed)           0.958     1.306    period_cnt_reg_n_0_[4]
    SLICE_X110Y101       LUT4 (Prop_lut4_I3_O)        0.239     1.545 r  led_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.000     1.545    led_OBUF_inst_i_16_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.877 r  led_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.877    led_OBUF_inst_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.975 r  led_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           1.635     3.609    led_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.265     6.874 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     6.874    led
    J16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 period_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            period_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 0.812ns (18.753%)  route 3.518ns (81.247%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE                         0.000     0.000 r  period_cnt_reg[6]/C
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.348     0.348 f  period_cnt_reg[6]/Q
                         net (fo=4, routed)           1.082     1.430    period_cnt_reg_n_0_[6]
    SLICE_X111Y102       LUT6 (Prop_lut6_I3_O)        0.240     1.670 r  period_cnt[15]_i_7/O
                         net (fo=2, routed)           0.633     2.304    period_cnt[15]_i_7_n_0
    SLICE_X110Y100       LUT6 (Prop_lut6_I5_O)        0.105     2.409 f  period_cnt[15]_i_4/O
                         net (fo=16, routed)          1.113     3.522    period_cnt[15]_i_4_n_0
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.119     3.641 r  period_cnt[0]_i_1/O
                         net (fo=1, routed)           0.689     4.330    period_cnt[0]
    SLICE_X111Y99        FDCE                                         r  period_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.554ns (37.467%)  route 2.593ns (62.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.420     4.147    period_cnt[15]_i_2_n_0
    SLICE_X110Y98        FDCE                                         f  period_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.554ns (37.467%)  route 2.593ns (62.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.420     4.147    period_cnt[15]_i_2_n_0
    SLICE_X110Y98        FDCE                                         f  period_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.554ns (37.467%)  route 2.593ns (62.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.420     4.147    period_cnt[15]_i_2_n_0
    SLICE_X110Y98        FDCE                                         f  period_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 1.554ns (37.467%)  route 2.593ns (62.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.420     4.147    period_cnt[15]_i_2_n_0
    SLICE_X110Y98        FDCE                                         f  period_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 1.554ns (38.410%)  route 2.491ns (61.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.318     4.045    period_cnt[15]_i_2_n_0
    SLICE_X110Y99        FDCE                                         f  period_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 1.554ns (38.410%)  route 2.491ns (61.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.318     4.045    period_cnt[15]_i_2_n_0
    SLICE_X110Y99        FDCE                                         f  period_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 1.554ns (38.410%)  route 2.491ns (61.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.318     4.045    period_cnt[15]_i_2_n_0
    SLICE_X110Y99        FDCE                                         f  period_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            period_cnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 1.554ns (38.410%)  route 2.491ns (61.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.173     2.621    sys_rst_n_IBUF
    SLICE_X112Y103       LUT1 (Prop_lut1_I0_O)        0.105     2.726 f  period_cnt[15]_i_2/O
                         net (fo=33, routed)          1.318     4.045    period_cnt[15]_i_2_n_0
    SLICE_X110Y99        FDCE                                         f  period_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duty_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.265ns (77.416%)  route 0.077ns (22.584%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE                         0.000     0.000 r  duty_cnt_reg[4]/C
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[4]/Q
                         net (fo=6, routed)           0.077     0.218    sel0__0[4]
    SLICE_X109Y101       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.342 r  duty_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.342    duty_cnt_reg[4]_i_1_n_6
    SLICE_X109Y101       FDCE                                         r  duty_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.298ns (79.402%)  route 0.077ns (20.598%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE                         0.000     0.000 r  duty_cnt_reg[4]/C
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[4]/Q
                         net (fo=6, routed)           0.077     0.218    sel0__0[4]
    SLICE_X109Y101       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.375 r  duty_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.375    duty_cnt_reg[4]_i_1_n_5
    SLICE_X109Y101       FDCE                                         r  duty_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.256ns (67.844%)  route 0.121ns (32.156%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE                         0.000     0.000 r  duty_cnt_reg[0]/C
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[0]/Q
                         net (fo=4, routed)           0.121     0.262    sel0__0[0]
    SLICE_X109Y100       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.377 r  duty_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.377    duty_cnt_reg[0]_i_2_n_7
    SLICE_X109Y100       FDCE                                         r  duty_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inc_dec_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.231ns (60.490%)  route 0.151ns (39.510%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE                         0.000     0.000 r  duty_cnt_reg[9]/C
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[9]/Q
                         net (fo=5, routed)           0.086     0.227    sel0__0[9]
    SLICE_X108Y102       LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  duty_cnt[0]_i_5/O
                         net (fo=2, routed)           0.065     0.337    duty_cnt[0]_i_5_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I1_O)        0.045     0.382 r  inc_dec_flag_i_1/O
                         net (fo=1, routed)           0.000     0.382    inc_dec_flag_i_1_n_0
    SLICE_X108Y102       FDCE                                         r  inc_dec_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.318ns (80.444%)  route 0.077ns (19.556%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE                         0.000     0.000 r  duty_cnt_reg[4]/C
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[4]/Q
                         net (fo=6, routed)           0.077     0.218    sel0__0[4]
    SLICE_X109Y101       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     0.395 r  duty_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.395    duty_cnt_reg[4]_i_1_n_4
    SLICE_X109Y101       FDCE                                         r  duty_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.308ns (77.604%)  route 0.089ns (22.396%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE                         0.000     0.000 r  duty_cnt_reg[3]/C
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[3]/Q
                         net (fo=5, routed)           0.089     0.230    sel0__0[3]
    SLICE_X109Y100       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.343 r  duty_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.343    duty_cnt_reg[0]_i_2_n_0
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.397 r  duty_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.397    duty_cnt_reg[4]_i_1_n_7
    SLICE_X109Y101       FDCE                                         r  duty_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.292ns (70.644%)  route 0.121ns (29.356%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE                         0.000     0.000 r  duty_cnt_reg[0]/C
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[0]/Q
                         net (fo=4, routed)           0.121     0.262    sel0__0[0]
    SLICE_X109Y100       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.413 r  duty_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.413    duty_cnt_reg[0]_i_2_n_6
    SLICE_X109Y100       FDCE                                         r  duty_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_dec_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.274ns (63.474%)  route 0.158ns (36.526%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE                         0.000     0.000 r  inc_dec_flag_reg/C
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inc_dec_flag_reg/Q
                         net (fo=30, routed)          0.158     0.322    sel0[16]
    SLICE_X109Y102       LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  duty_cnt[8]_i_4/O
                         net (fo=1, routed)           0.000     0.367    duty_cnt[8]_i_4_n_0
    SLICE_X109Y102       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  duty_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.432    duty_cnt_reg[8]_i_1_n_6
    SLICE_X109Y102       FDCE                                         r  duty_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.356ns (82.159%)  route 0.077ns (17.841%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE                         0.000     0.000 r  duty_cnt_reg[4]/C
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[4]/Q
                         net (fo=6, routed)           0.077     0.218    sel0__0[4]
    SLICE_X109Y101       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.379 r  duty_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.379    duty_cnt_reg[4]_i_1_n_0
    SLICE_X109Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  duty_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    duty_cnt_reg[8]_i_1_n_7
    SLICE_X109Y102       FDCE                                         r  duty_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 duty_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            duty_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.880%)  route 0.179ns (41.120%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE                         0.000     0.000 r  duty_cnt_reg[12]/C
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  duty_cnt_reg[12]/Q
                         net (fo=4, routed)           0.179     0.320    sel0__0[12]
    SLICE_X109Y103       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  duty_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     0.365    duty_cnt[12]_i_5_n_0
    SLICE_X109Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  duty_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.435    duty_cnt_reg[12]_i_1_n_7
    SLICE_X109Y103       FDCE                                         r  duty_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------





