{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529745975162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529745975163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 06:26:14 2018 " "Processing started: Sat Jun 23 06:26:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529745975163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529745975163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_lcd_controller -c projeto_lcd_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529745975163 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529745976245 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 Inicializador_LCD.v(148) " "Verilog HDL Expression warning at Inicializador_LCD.v(148): truncated literal to match 24 bits" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1529745976371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Inicializador_LCD.v(51) " "Verilog HDL Declaration information at Inicializador_LCD.v(51): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Inicializador_LCD.v(56) " "Verilog HDL Declaration information at Inicializador_LCD.v(56): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Inicializador_LCD.v(52) " "Verilog HDL Declaration information at Inicializador_LCD.v(52): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Inicializador_LCD.v(53) " "Verilog HDL Declaration information at Inicializador_LCD.v(53): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/inicializador_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inicializador_LCD " "Found entity 1: Inicializador_LCD" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529745976380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529745976380 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Escritor_LCD.v(33) " "Verilog HDL Declaration warning at Escritor_LCD.v(33): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 33 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1529745976389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "entrada Entrada Escritor_LCD.v(36) " "Verilog HDL Declaration information at Escritor_LCD.v(36): object \"entrada\" differs only in case from object \"Entrada\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Estado estado Escritor_LCD.v(57) " "Verilog HDL Declaration information at Escritor_LCD.v(57): object \"Estado\" differs only in case from object \"estado\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dados dados Escritor_LCD.v(62) " "Verilog HDL Declaration information at Escritor_LCD.v(62): object \"Dados\" differs only in case from object \"dados\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Enable enable Escritor_LCD.v(58) " "Verilog HDL Declaration information at Escritor_LCD.v(58): object \"Enable\" differs only in case from object \"enable\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RS rs Escritor_LCD.v(59) " "Verilog HDL Declaration information at Escritor_LCD.v(59): object \"RS\" differs only in case from object \"rs\" in the same scope" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529745976390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/vinicius/desktop/pbl - sistemas digitais/tec499-problema2/verilog/lcd_controller/escritor_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escritor_LCD " "Found entity 1: Escritor_LCD" {  } { { "../../verilog/lcd_controller/Escritor_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Escritor_LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529745976393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529745976393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Inicializador_LCD " "Elaborating entity \"Inicializador_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529745976484 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(102) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(102): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976487 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(106) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(106): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976488 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Inicializador_LCD.v(114) " "Verilog HDL assignment warning at Inicializador_LCD.v(114): truncated value with size 3 to match size of target (1)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529745976488 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(121) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(121): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976488 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_anterior Inicializador_LCD.v(123) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(123): variable \"estado_anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976488 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(126) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(126): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976488 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Inicializador_LCD.v(134) " "Verilog HDL assignment warning at Inicializador_LCD.v(134): truncated value with size 3 to match size of target (1)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529745976489 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Inicializador_LCD.v(141) " "Verilog HDL assignment warning at Inicializador_LCD.v(141): truncated value with size 3 to match size of target (1)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529745976489 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(148) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(148): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976489 "|Inicializador_LCD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "contador Inicializador_LCD.v(152) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(152): variable \"contador\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1529745976489 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Inicializador_LCD.v(160) " "Verilog HDL assignment warning at Inicializador_LCD.v(160): truncated value with size 3 to match size of target (1)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529745976490 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable Inicializador_LCD.v(97) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(97): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745976490 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dados Inicializador_LCD.v(97) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(97): inferring latch(es) for variable \"dados\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745976490 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_anterior Inicializador_LCD.v(97) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(97): inferring latch(es) for variable \"estado_anterior\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745976490 "|Inicializador_LCD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador_temp Inicializador_LCD.v(97) " "Verilog HDL Always Construct warning at Inicializador_LCD.v(97): inferring latch(es) for variable \"contador_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[0\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[0\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[1\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[1\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[2\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[2\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[3\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[3\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[4\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[4\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[5\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[5\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[6\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[6\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976491 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[7\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[7\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976493 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[8\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[8\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976493 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[9\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[9\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976493 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[10\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[10\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976493 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[11\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[11\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976494 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[12\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[12\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976494 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[13\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[13\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[14\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[14\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[15\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[15\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[16\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[16\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[17\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[17\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[18\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[18\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[19\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[19\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976495 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[20\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[20\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[21\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[21\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[22\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[22\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_temp\[23\] Inicializador_LCD.v(97) " "Inferred latch for \"contador_temp\[23\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_anterior Inicializador_LCD.v(97) " "Inferred latch for \"estado_anterior\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[0\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[0\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[1\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[1\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[2\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[2\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[3\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[3\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[4\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[4\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[5\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[5\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[6\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[6\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976496 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dados\[7\] Inicializador_LCD.v(97) " "Inferred latch for \"dados\[7\]\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976497 "|Inicializador_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable Inicializador_LCD.v(97) " "Inferred latch for \"enable\" at Inicializador_LCD.v(97)" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1529745976497 "|Inicializador_LCD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enable " "Latch enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[2\] " "Ports D and ENA on the latch are fed by the same signal estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977658 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dados\[0\] " "Latch dados\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[2\] " "Ports D and ENA on the latch are fed by the same signal estado\[2\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977661 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dados\[1\] " "Latch dados\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977661 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dados\[2\] " "Latch dados\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977661 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dados\[3\] " "Latch dados\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[1\] " "Ports D and ENA on the latch are fed by the same signal estado\[1\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977662 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_anterior " "Latch estado_anterior has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977662 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[23\] " "Latch contador_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977662 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[22\] " "Latch contador_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977663 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[21\] " "Latch contador_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977663 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[20\] " "Latch contador_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977663 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[19\] " "Latch contador_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977664 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[18\] " "Latch contador_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977664 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[17\] " "Latch contador_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977665 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[16\] " "Latch contador_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977666 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[15\] " "Latch contador_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977666 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[14\] " "Latch contador_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977668 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[13\] " "Latch contador_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977669 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[12\] " "Latch contador_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977669 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[11\] " "Latch contador_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977669 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[10\] " "Latch contador_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977670 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[9\] " "Latch contador_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977670 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[8\] " "Latch contador_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977670 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[7\] " "Latch contador_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977671 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[6\] " "Latch contador_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977671 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[5\] " "Latch contador_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977671 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[4\] " "Latch contador_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977672 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[3\] " "Latch contador_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977672 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[2\] " "Latch contador_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977672 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[1\] " "Latch contador_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977673 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_temp\[0\] " "Latch contador_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\] " "Ports D and ENA on the latch are fed by the same signal estado\[0\]" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1529745977673 ""}  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1529745977673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RS GND " "Pin \"RS\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dados\[4\] GND " "Pin \"Dados\[4\]\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|Dados[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dados\[5\] GND " "Pin \"Dados\[5\]\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|Dados[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dados\[6\] GND " "Pin \"Dados\[6\]\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|Dados[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dados\[7\] GND " "Pin \"Dados\[7\]\" is stuck at GND" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529745977749 "|Inicializador_LCD|Dados[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529745977749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529745978046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.map.smsg " "Generated suppressed messages file C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/quartus/projeto_lcd_controller/output_files/projeto_lcd_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529745978639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529745978920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745978920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Modo " "No output dependent on input pin \"Modo\"" {  } { { "../../verilog/lcd_controller/Inicializador_LCD.v" "" { Text "C:/Users/Vinicius/Desktop/PBL - Sistemas Digitais/tec499-problema2/verilog/lcd_controller/Inicializador_LCD.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529745979107 "|Inicializador_LCD|Modo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1529745979107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529745979108 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529745979108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529745979108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529745979108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529745979234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 06:26:19 2018 " "Processing ended: Sat Jun 23 06:26:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529745979234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529745979234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529745979234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529745979234 ""}
