Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Mar 29 15:48:37 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/bbgemm_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------+----------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                       Instance                       |                          Module                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------+----------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                         |                                                    (top) |        847 |        847 |       0 |    0 | 988 |      0 |      0 |    0 |         11 |
|   bd_0_i                                             |                                                     bd_0 |        847 |        847 |       0 |    0 | 988 |      0 |      0 |    0 |         11 |
|     hls_inst                                         |                                          bd_0_hls_inst_0 |        847 |        847 |       0 |    0 | 988 |      0 |      0 |    0 |         11 |
|       inst                                           |                                   bd_0_hls_inst_0_bbgemm |        847 |        847 |       0 |    0 | 988 |      0 |      0 |    0 |         11 |
|         (inst)                                       |                                   bd_0_hls_inst_0_bbgemm |         40 |         40 |       0 |    0 | 411 |      0 |      0 |    0 |          0 |
|         dadd_64ns_64ns_64_4_full_dsp_1_U1            |    bd_0_hls_inst_0_bbgemm_dadd_64ns_64ns_64_4_full_dsp_1 |        707 |        707 |       0 |    0 | 366 |      0 |      0 |    0 |          3 |
|           (dadd_64ns_64ns_64_4_full_dsp_1_U1)        |    bd_0_hls_inst_0_bbgemm_dadd_64ns_64ns_64_4_full_dsp_1 |          0 |          0 |       0 |    0 | 128 |      0 |      0 |    0 |          0 |
|           bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u | bd_0_hls_inst_0_bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip |        707 |        707 |       0 |    0 | 238 |      0 |      0 |    0 |          3 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U2             |     bd_0_hls_inst_0_bbgemm_dmul_64ns_64ns_64_4_max_dsp_1 |        100 |        100 |       0 |    0 | 211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U2)         |     bd_0_hls_inst_0_bbgemm_dmul_64ns_64ns_64_4_max_dsp_1 |          0 |          0 |       0 |    0 | 128 |      0 |      0 |    0 |          0 |
|           bbgemm_dmul_64ns_64ns_64_4_max_dsp_1_ip_u  |  bd_0_hls_inst_0_bbgemm_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |  83 |      0 |      0 |    0 |          8 |
+------------------------------------------------------+----------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


