Analysis & Synthesis report for ProcessorRV
Fri Jun 12 10:53:39 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32D"
 12. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18C"
 13. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32C"
 14. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder10:Add10B"
 15. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18B"
 16. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder26:Add26B"
 17. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32B"
 18. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder6:Add6"
 19. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder10:Add10A"
 20. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder14:Add14"
 21. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18A"
 22. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder22:Add22"
 23. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder26:Add26A"
 24. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder30:Add30"
 25. Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32A"
 26. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP15"
 27. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP14"
 28. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP13"
 29. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP12"
 30. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP11"
 31. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP10"
 32. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP9"
 33. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP8"
 34. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP7"
 35. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP6"
 36. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP5"
 37. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP4"
 38. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP3"
 39. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP2"
 40. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP1"
 41. Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP0"
 42. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD15"
 43. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD14"
 44. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD13"
 45. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD12"
 46. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD11"
 47. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD10"
 48. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD9"
 49. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD8"
 50. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD7"
 51. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD6"
 52. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD5"
 53. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD4"
 54. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD3"
 55. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD2"
 56. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD1"
 57. Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD0"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 12 10:53:39 2020       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; ProcessorRV                                 ;
; Top-level Entity Name           ; ALU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 96                                          ;
; Total pins                      ; 553                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; ALU                ; ProcessorRV        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------+---------+
; VHDL/LogicalShiftRight.vhd       ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd    ;         ;
; VHDL/SinglePartialProduct.vhd    ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd ;         ;
; VHDL/FullPartialProduct.vhd      ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd   ;         ;
; VHDL/BoothDecoder.vhd            ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd         ;         ;
; VHDL/CRAAdder32.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd           ;         ;
; VHDL/CRAAdder30.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd           ;         ;
; VHDL/CRAAdder26.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd           ;         ;
; VHDL/CRAAdder22.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd           ;         ;
; VHDL/CRAAdder18.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd           ;         ;
; VHDL/CRAAdder14.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd           ;         ;
; VHDL/CRAAdder10.vhd              ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd           ;         ;
; VHDL/CRAAdder6.vhd               ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd            ;         ;
; VHDL/Multiplier32Bits.vhd        ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd     ;         ;
; VHDL/BlockAnd.vhd                ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd             ;         ;
; VHDL/BlockOr.vhd                 ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd              ;         ;
; VHDL/BlockXor.vhd                ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd             ;         ;
; VHDL/LeftShift.vhd               ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd            ;         ;
; VHDL/ArithmeticShiftRight.vhd    ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd ;         ;
; VHDL/ALU.vhd                     ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd                  ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 883         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1493        ;
;     -- 7 input functions                    ; 64          ;
;     -- 6 input functions                    ; 148         ;
;     -- 5 input functions                    ; 513         ;
;     -- 4 input functions                    ; 107         ;
;     -- <=3 input functions                  ; 661         ;
;                                             ;             ;
; Dedicated logic registers                   ; 96          ;
;                                             ;             ;
; I/O pins                                    ; 553         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Reloj~input ;
; Maximum fan-out                             ; 96          ;
; Total fan-out                               ; 7610        ;
; Average fan-out                             ; 2.82        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |ALU                                  ; 1493 (683)        ; 96 (0)       ; 0                 ; 0          ; 553  ; 0            ; |ALU                                                                          ; work         ;
;    |ArithmeticShiftRight:ASR|         ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |ALU|ArithmeticShiftRight:ASR                                                 ; work         ;
;    |BlockAnd:OpAND|                   ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|BlockAnd:OpAND                                                           ; work         ;
;    |BlockOr:OpOR|                     ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|BlockOr:OpOR                                                             ; work         ;
;    |CRAAdder32:CRAA32|                ; 62 (62)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|CRAAdder32:CRAA32                                                        ; work         ;
;    |LeftShift:LS|                     ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |ALU|LeftShift:LS                                                             ; work         ;
;    |LogicalShiftRight:LSR|            ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |ALU|LogicalShiftRight:LSR                                                    ; work         ;
;    |Multiplier32Bits:Mul|             ; 681 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul                                                     ; work         ;
;       |BoothDecoder:BD11|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|BoothDecoder:BD11                                   ; work         ;
;       |CRAAdder10:Add10A|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder10:Add10A                                   ; work         ;
;       |CRAAdder10:Add10B|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder10:Add10B                                   ; work         ;
;       |CRAAdder14:Add14|              ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder14:Add14                                    ; work         ;
;       |CRAAdder18:Add18A|             ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder18:Add18A                                   ; work         ;
;       |CRAAdder18:Add18B|             ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder18:Add18B                                   ; work         ;
;       |CRAAdder18:Add18C|             ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder18:Add18C                                   ; work         ;
;       |CRAAdder22:Add22|              ; 28 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder22:Add22                                    ; work         ;
;       |CRAAdder26:Add26A|             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder26:Add26A                                   ; work         ;
;       |CRAAdder26:Add26B|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder26:Add26B                                   ; work         ;
;       |CRAAdder30:Add30|              ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder30:Add30                                    ; work         ;
;       |CRAAdder32:Add32A|             ; 54 (54)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder32:Add32A                                   ; work         ;
;       |CRAAdder32:Add32B|             ; 46 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder32:Add32B                                   ; work         ;
;       |CRAAdder32:Add32C|             ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder32:Add32C                                   ; work         ;
;       |CRAAdder32:Add32D|             ; 46 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder32:Add32D                                   ; work         ;
;       |CRAAdder6:Add6|                ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|CRAAdder6:Add6                                      ; work         ;
;       |FullPartialProduct:FPP0|       ; 26 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0                             ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP22  ; work         ;
;          |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP23  ; work         ;
;          |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP24  ; work         ;
;          |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP25  ; work         ;
;          |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP26  ; work         ;
;          |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP27  ; work         ;
;          |SinglePartialProduct:BPP28| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP28  ; work         ;
;          |SinglePartialProduct:BPP29| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP29  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP30| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP30  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP10|      ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10                            ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP10 ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP11 ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP2  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP3  ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP4  ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP5  ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP6  ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP7  ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP8  ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP10|SinglePartialProduct:BPP9  ; work         ;
;       |FullPartialProduct:FPP11|      ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11                            ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP1  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP2  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP3  ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP4  ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP5  ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP6  ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP7  ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP11|SinglePartialProduct:BPP8  ; work         ;
;       |FullPartialProduct:FPP12|      ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12                            ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP2  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP3  ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP4  ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP5  ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP6  ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP12|SinglePartialProduct:BPP7  ; work         ;
;       |FullPartialProduct:FPP13|      ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13                            ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP0  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP1  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP2  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP3  ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP4  ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP13|SinglePartialProduct:BPP5  ; work         ;
;       |FullPartialProduct:FPP14|      ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP14                            ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP14|SinglePartialProduct:BPP2  ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP14|SinglePartialProduct:BPP3  ; work         ;
;       |FullPartialProduct:FPP15|      ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP15                            ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP15|SinglePartialProduct:BPP1  ; work         ;
;       |FullPartialProduct:FPP1|       ; 30 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP1   ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP21  ; work         ;
;          |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP22  ; work         ;
;          |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP23  ; work         ;
;          |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP24  ; work         ;
;          |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP25  ; work         ;
;          |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP26  ; work         ;
;          |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP27  ; work         ;
;          |SinglePartialProduct:BPP28| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP28  ; work         ;
;          |SinglePartialProduct:BPP29| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP29  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP1|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP2|       ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP21  ; work         ;
;          |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP22  ; work         ;
;          |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP23  ; work         ;
;          |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP24  ; work         ;
;          |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP25  ; work         ;
;          |SinglePartialProduct:BPP26| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP26  ; work         ;
;          |SinglePartialProduct:BPP27| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP27  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP2|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP3|       ; 26 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP1   ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP21  ; work         ;
;          |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP22  ; work         ;
;          |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP23  ; work         ;
;          |SinglePartialProduct:BPP24| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP24  ; work         ;
;          |SinglePartialProduct:BPP25| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP25  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP3|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP4|       ; 23 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP21| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP21  ; work         ;
;          |SinglePartialProduct:BPP22| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP22  ; work         ;
;          |SinglePartialProduct:BPP23| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP23  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP4|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP5|       ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP1   ; work         ;
;          |SinglePartialProduct:BPP20| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP20  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP5|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP6|       ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP18| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP18  ; work         ;
;          |SinglePartialProduct:BPP19| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP19  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP6|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP7|       ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP16| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP16  ; work         ;
;          |SinglePartialProduct:BPP17| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP17  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP1   ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP7|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP8|       ; 15 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP14| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP14  ; work         ;
;          |SinglePartialProduct:BPP15| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP15  ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP8|SinglePartialProduct:BPP9   ; work         ;
;       |FullPartialProduct:FPP9|       ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9                             ; work         ;
;          |SinglePartialProduct:BPP0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP0   ; work         ;
;          |SinglePartialProduct:BPP10| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP10  ; work         ;
;          |SinglePartialProduct:BPP11| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP11  ; work         ;
;          |SinglePartialProduct:BPP12| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP12  ; work         ;
;          |SinglePartialProduct:BPP13| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP13  ; work         ;
;          |SinglePartialProduct:BPP1|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP1   ; work         ;
;          |SinglePartialProduct:BPP2|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP2   ; work         ;
;          |SinglePartialProduct:BPP3|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP3   ; work         ;
;          |SinglePartialProduct:BPP4|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP4   ; work         ;
;          |SinglePartialProduct:BPP5|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP5   ; work         ;
;          |SinglePartialProduct:BPP6|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP6   ; work         ;
;          |SinglePartialProduct:BPP7|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP7   ; work         ;
;          |SinglePartialProduct:BPP8|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP8   ; work         ;
;          |SinglePartialProduct:BPP9|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALU|Multiplier32Bits:Mul|FullPartialProduct:FPP9|SinglePartialProduct:BPP9   ; work         ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; ALU_Registers[0]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[1]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[2]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[3]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[4]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[5]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[6]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[7]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[8]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[9]$latch                               ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[10]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[11]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[12]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[13]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[14]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[15]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[16]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[17]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[18]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[19]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[20]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[21]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[22]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[23]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[24]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[25]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[26]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[27]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[28]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[29]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[30]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_Registers[31]$latch                              ; ALU_Registers[31]   ; yes                    ;
; ALU_PC[0]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[1]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[2]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[3]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[4]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[5]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[6]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[7]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[8]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[9]$latch                                      ; ALUPCSelector       ; yes                    ;
; ALU_PC[10]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[11]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[12]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[13]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[14]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[15]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[16]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[17]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[18]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[19]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[20]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[21]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[22]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[23]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[24]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[25]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[26]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[27]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[28]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[29]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[30]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_PC[31]$latch                                     ; ALUPCSelector       ; yes                    ;
; ALU_CSR[0]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[1]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[2]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[3]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[4]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[5]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[6]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[7]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[8]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[9]$latch                                     ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[10]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[11]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[12]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[13]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[14]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[15]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[16]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[17]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[18]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[19]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[20]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[21]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[22]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[23]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[24]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[25]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[26]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[27]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[28]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[29]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[30]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_CSR[31]$latch                                    ; ALU_CSR[31]         ; yes                    ;
; ALU_MAR[0]$latch                                     ; ALUMARSelector      ; yes                    ;
; ALU_MAR[1]$latch                                     ; ALUMARSelector      ; yes                    ;
; ALU_MAR[2]$latch                                     ; ALUMARSelector      ; yes                    ;
; ALU_MAR[3]$latch                                     ; ALUMARSelector      ; yes                    ;
; Number of user-specified and inferred latches = 384  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ALU|InputORB[0]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ALU|InputANDB[5]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |ALU|ALU_Registers[31]     ;
; 9:1                ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; No         ; |ALU|AdderInputB[28]       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ALU|AdderInputB[8]        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ALU|AdderInputB[0]        ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ALU|AdderInputB[18]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32D"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[13..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18C"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[7..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32C"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[5..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder10:Add10B"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18B"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder26:Add26B"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32B"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder6:Add6"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder10:Add10A"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder14:Add14"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder18:Add18A"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder22:Add22"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder26:Add26A"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder30:Add30"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|CRAAdder32:Add32A"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP15"                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP14"                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP13"                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP12"                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP11"                                                              ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP10"                                                              ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP9"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP8"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP7"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP6"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP5"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP4"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP3"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP2"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP1"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|FullPartialProduct:FPP0"                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; partialproduct32bits[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD15"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD14"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD13"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD12"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD11"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD10"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD9"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD8"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD7"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD6"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD5"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD4"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD3"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD2"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nots ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier32Bits:Mul|BoothDecoder:BD0"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; multiplierin[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nots            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     ENA CLR           ; 3                           ;
;     ENA CLR SLD       ; 93                          ;
; arriav_lcell_comb     ; 1502                        ;
;     extend            ; 64                          ;
;         7 data inputs ; 64                          ;
;     normal            ; 1438                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 534                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 513                         ;
;         6 data inputs ; 148                         ;
; boundary_port         ; 553                         ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 8.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Jun 12 10:53:17 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorRV -c ProcessorRV
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd
    Info (12022): Found design unit 1: LogicalShiftRight-LogicalShiftRightArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd Line: 38
    Info (12023): Found entity 1: LogicalShiftRight File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd
    Info (12022): Found design unit 1: SinglePartialProduct-SinglePartialProductArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd Line: 41
    Info (12023): Found entity 1: SinglePartialProduct File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd
    Info (12022): Found design unit 1: FullPartialProduct-FullPartialProductArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd Line: 37
    Info (12023): Found entity 1: FullPartialProduct File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd
    Info (12022): Found design unit 1: BoothDecoder-BoothDecoderArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd Line: 37
    Info (12023): Found entity 1: BoothDecoder File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/processorrv.vhd
    Info (12022): Found design unit 1: ProcessorRV-ProcessorRVArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ProcessorRV.vhd Line: 49
    Info (12023): Found entity 1: ProcessorRV File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ProcessorRV.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc.vhd
    Info (12022): Found design unit 1: PC-PCArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/PC.vhd Line: 46
    Info (12023): Found entity 1: PC File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/PC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ir.vhd
    Info (12022): Found design unit 1: IR-IRArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/IR.vhd Line: 50
    Info (12023): Found entity 1: IR File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/IR.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd
    Info (12022): Found design unit 1: CRAAdder32-CRAAdder32Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder32 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd
    Info (12022): Found design unit 1: CRAAdder30-CRAAdder30Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder30 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd
    Info (12022): Found design unit 1: CRAAdder26-CRAAdder26Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder26 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd
    Info (12022): Found design unit 1: CRAAdder22-CRAAdder22Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder22 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd
    Info (12022): Found design unit 1: CRAAdder18-CRAAdder18Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder18 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd
    Info (12022): Found design unit 1: CRAAdder14-CRAAdder14Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder14 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd
    Info (12022): Found design unit 1: CRAAdder10-CRAAdder10Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder10 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd
    Info (12022): Found design unit 1: CRAAdder6-CRAAdder6Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder6 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd
    Info (12022): Found design unit 1: Multiplier32Bits-Multiplier32BitsArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 30
    Info (12023): Found entity 1: Multiplier32Bits File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd
    Info (12022): Found design unit 1: BlockAnd-BlockAndArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd Line: 31
    Info (12023): Found entity 1: BlockAnd File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd
    Info (12022): Found design unit 1: BlockOr-BlockOrArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd Line: 31
    Info (12023): Found entity 1: BlockOr File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd
    Info (12022): Found design unit 1: BlockXor-BlockXorArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd Line: 31
    Info (12023): Found entity 1: BlockXor File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd
    Info (12022): Found design unit 1: LeftShift-LeftShiftArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd Line: 38
    Info (12023): Found entity 1: LeftShift File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd
    Info (12022): Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd Line: 38
    Info (12023): Found entity 1: ArithmeticShiftRight File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhd
    Info (12022): Found design unit 1: ALU-ALUArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 81
    Info (12023): Found entity 1: ALU File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 10
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at ALU.vhd(421): signal "PC_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 421
Warning (10492): VHDL Process Statement warning at ALU.vhd(424): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 424
Warning (10492): VHDL Process Statement warning at ALU.vhd(429): signal "AddrMode0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 429
Warning (10492): VHDL Process Statement warning at ALU.vhd(432): signal "AddrMode2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 432
Warning (10492): VHDL Process Statement warning at ALU.vhd(435): signal "AddrMode4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 435
Warning (10492): VHDL Process Statement warning at ALU.vhd(438): signal "AddrMode6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 438
Warning (10492): VHDL Process Statement warning at ALU.vhd(441): signal "AddrMode8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 441
Warning (10492): VHDL Process Statement warning at ALU.vhd(444): signal "AddrMode9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 444
Warning (10492): VHDL Process Statement warning at ALU.vhd(447): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 447
Warning (10492): VHDL Process Statement warning at ALU.vhd(450): signal "AddrMode32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 450
Warning (10492): VHDL Process Statement warning at ALU.vhd(453): signal "AddrMode34" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 453
Warning (10492): VHDL Process Statement warning at ALU.vhd(456): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 456
Warning (10492): VHDL Process Statement warning at ALU.vhd(459): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 459
Warning (10492): VHDL Process Statement warning at ALU.vhd(465): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 465
Warning (10492): VHDL Process Statement warning at ALU.vhd(468): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 468
Warning (10492): VHDL Process Statement warning at ALU.vhd(471): signal "AddrMode29" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 471
Warning (10492): VHDL Process Statement warning at ALU.vhd(477): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 477
Warning (10492): VHDL Process Statement warning at ALU.vhd(480): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 480
Warning (10492): VHDL Process Statement warning at ALU.vhd(483): signal "AddrMode29" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 483
Warning (10492): VHDL Process Statement warning at ALU.vhd(489): signal "AddrMode11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 489
Warning (10492): VHDL Process Statement warning at ALU.vhd(492): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 492
Warning (10492): VHDL Process Statement warning at ALU.vhd(497): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 497
Warning (10492): VHDL Process Statement warning at ALU.vhd(498): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 498
Warning (10492): VHDL Process Statement warning at ALU.vhd(499): signal "Registers_ALU" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 499
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "AdderInputA", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "AdderInputB", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "InputANDB", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "InputORB", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "InputXORB", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "LSRDataIn", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "LSDataIn", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10631): VHDL Process Statement warning at ALU.vhd(417): inferring latch(es) for signal or variable "ASRDataIn", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (10492): VHDL Process Statement warning at ALU.vhd(557): signal "AdderResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 557
Warning (10492): VHDL Process Statement warning at ALU.vhd(560): signal "ResultXOR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 560
Warning (10492): VHDL Process Statement warning at ALU.vhd(563): signal "ResultOR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 563
Warning (10492): VHDL Process Statement warning at ALU.vhd(566): signal "ResultAND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 566
Warning (10492): VHDL Process Statement warning at ALU.vhd(569): signal "ALUShiftRegister" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 569
Warning (10492): VHDL Process Statement warning at ALU.vhd(572): signal "MulResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 572
Warning (10492): VHDL Process Statement warning at ALU.vhd(577): signal "AdderResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 577
Warning (10492): VHDL Process Statement warning at ALU.vhd(582): signal "ResultOR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 582
Warning (10492): VHDL Process Statement warning at ALU.vhd(585): signal "ResultAND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 585
Warning (10492): VHDL Process Statement warning at ALU.vhd(590): signal "AdderResult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 590
Warning (10631): VHDL Process Statement warning at ALU.vhd(552): inferring latch(es) for signal or variable "ALU_Registers", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Warning (10631): VHDL Process Statement warning at ALU.vhd(552): inferring latch(es) for signal or variable "ALU_PC", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Warning (10631): VHDL Process Statement warning at ALU.vhd(552): inferring latch(es) for signal or variable "ALU_CSR", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Warning (10631): VHDL Process Statement warning at ALU.vhd(552): inferring latch(es) for signal or variable "ALU_MAR", which holds its previous value in one or more paths through the process File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[0]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[1]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[2]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[3]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[4]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[5]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[6]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[7]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[8]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[9]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[10]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[11]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[12]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[13]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[14]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[15]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[16]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[17]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[18]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[19]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[20]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[21]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[22]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[23]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[24]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[25]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[26]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[27]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[28]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[29]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[30]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_MAR[31]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[0]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[1]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[2]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[3]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[4]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[5]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[6]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[7]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[8]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[9]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[10]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[11]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[12]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[13]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[14]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[15]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[16]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[17]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[18]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[19]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[20]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[21]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[22]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[23]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[24]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[25]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[26]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[27]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[28]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[29]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[30]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_CSR[31]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[0]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[1]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[2]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[3]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[4]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[5]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[6]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[7]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[8]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[9]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[10]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[11]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[12]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[13]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[14]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[15]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[16]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[17]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[18]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[19]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[20]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[21]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[22]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[23]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[24]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[25]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[26]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[27]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[28]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[29]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[30]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_PC[31]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[0]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[1]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[2]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[3]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[4]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[5]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[6]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[7]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[8]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[9]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[10]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[11]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[12]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[13]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[14]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[15]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[16]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[17]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[18]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[19]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[20]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[21]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[22]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[23]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[24]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[25]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[26]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[27]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[28]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[29]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[30]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ALU_Registers[31]" at ALU.vhd(552) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
Info (10041): Inferred latch for "ASRDataIn[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "ASRDataIn[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSDataIn[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "LSRDataIn[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputXORB[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputORB[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "InputANDB[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputB[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[0]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[1]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[2]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[3]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[4]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[5]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[6]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[7]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[8]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[9]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[10]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[11]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[12]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[13]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[14]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[15]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[16]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[17]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[18]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[19]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[20]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[21]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[22]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[23]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[24]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[25]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[26]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[27]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[28]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[29]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[30]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (10041): Inferred latch for "AdderInputA[31]" at ALU.vhd(417) File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Info (12128): Elaborating entity "CRAAdder32" for hierarchy "CRAAdder32:CRAA32" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 509
Info (12128): Elaborating entity "LogicalShiftRight" for hierarchy "LogicalShiftRight:LSR" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 511
Info (12128): Elaborating entity "LeftShift" for hierarchy "LeftShift:LS" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 513
Info (12128): Elaborating entity "ArithmeticShiftRight" for hierarchy "ArithmeticShiftRight:ASR" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 515
Info (12128): Elaborating entity "Multiplier32Bits" for hierarchy "Multiplier32Bits:Mul" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 517
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(133): object "NotSaux" assigned a value but never read File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at Multiplier32Bits.vhd(218): object "CarryOut" assigned a value but never read File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 218
Info (12128): Elaborating entity "BoothDecoder" for hierarchy "Multiplier32Bits:Mul|BoothDecoder:BD0" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 418
Info (12128): Elaborating entity "FullPartialProduct" for hierarchy "Multiplier32Bits:Mul|FullPartialProduct:FPP0" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 436
Info (12128): Elaborating entity "SinglePartialProduct" for hierarchy "Multiplier32Bits:Mul|FullPartialProduct:FPP0|SinglePartialProduct:BPP0" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd Line: 57
Info (12128): Elaborating entity "CRAAdder30" for hierarchy "Multiplier32Bits:Mul|CRAAdder30:Add30" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 457
Info (12128): Elaborating entity "CRAAdder26" for hierarchy "Multiplier32Bits:Mul|CRAAdder26:Add26A" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 460
Info (12128): Elaborating entity "CRAAdder22" for hierarchy "Multiplier32Bits:Mul|CRAAdder22:Add22" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 463
Info (12128): Elaborating entity "CRAAdder18" for hierarchy "Multiplier32Bits:Mul|CRAAdder18:Add18A" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 466
Info (12128): Elaborating entity "CRAAdder14" for hierarchy "Multiplier32Bits:Mul|CRAAdder14:Add14" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 469
Info (12128): Elaborating entity "CRAAdder10" for hierarchy "Multiplier32Bits:Mul|CRAAdder10:Add10A" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 472
Info (12128): Elaborating entity "CRAAdder6" for hierarchy "Multiplier32Bits:Mul|CRAAdder6:Add6" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 475
Info (12128): Elaborating entity "BlockAnd" for hierarchy "BlockAnd:OpAND" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 519
Info (12128): Elaborating entity "BlockOr" for hierarchy "BlockOr:OpOR" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 521
Info (12128): Elaborating entity "BlockXor" for hierarchy "BlockXor:OpXOR" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 523
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ASRDataIn[0]" merged with LATCH primitive "LSRDataIn[0]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[0]" merged with LATCH primitive "LSRDataIn[0]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[1]" merged with LATCH primitive "LSRDataIn[1]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[1]" merged with LATCH primitive "LSRDataIn[1]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[2]" merged with LATCH primitive "LSRDataIn[2]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[2]" merged with LATCH primitive "LSRDataIn[2]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[3]" merged with LATCH primitive "LSRDataIn[3]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[3]" merged with LATCH primitive "LSRDataIn[3]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[4]" merged with LATCH primitive "LSRDataIn[4]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[4]" merged with LATCH primitive "LSRDataIn[4]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[5]" merged with LATCH primitive "LSRDataIn[5]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[5]" merged with LATCH primitive "LSRDataIn[5]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[6]" merged with LATCH primitive "LSRDataIn[6]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[6]" merged with LATCH primitive "LSRDataIn[6]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[7]" merged with LATCH primitive "LSRDataIn[7]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[7]" merged with LATCH primitive "LSRDataIn[7]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[8]" merged with LATCH primitive "LSRDataIn[8]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[8]" merged with LATCH primitive "LSRDataIn[8]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[9]" merged with LATCH primitive "LSRDataIn[9]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[9]" merged with LATCH primitive "LSRDataIn[9]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[10]" merged with LATCH primitive "LSRDataIn[10]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[10]" merged with LATCH primitive "LSRDataIn[10]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[11]" merged with LATCH primitive "LSRDataIn[11]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[11]" merged with LATCH primitive "LSRDataIn[11]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[12]" merged with LATCH primitive "LSRDataIn[12]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[12]" merged with LATCH primitive "LSRDataIn[12]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[13]" merged with LATCH primitive "LSRDataIn[13]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[13]" merged with LATCH primitive "LSRDataIn[13]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[14]" merged with LATCH primitive "LSRDataIn[14]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[14]" merged with LATCH primitive "LSRDataIn[14]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[15]" merged with LATCH primitive "LSRDataIn[15]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[15]" merged with LATCH primitive "LSRDataIn[15]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[16]" merged with LATCH primitive "LSRDataIn[16]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[16]" merged with LATCH primitive "LSRDataIn[16]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[17]" merged with LATCH primitive "LSRDataIn[17]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[17]" merged with LATCH primitive "LSRDataIn[17]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[18]" merged with LATCH primitive "LSRDataIn[18]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[18]" merged with LATCH primitive "LSRDataIn[18]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[19]" merged with LATCH primitive "LSRDataIn[19]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[19]" merged with LATCH primitive "LSRDataIn[19]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[20]" merged with LATCH primitive "LSRDataIn[20]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[20]" merged with LATCH primitive "LSRDataIn[20]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[21]" merged with LATCH primitive "LSRDataIn[21]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[21]" merged with LATCH primitive "LSRDataIn[21]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[22]" merged with LATCH primitive "LSRDataIn[22]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[22]" merged with LATCH primitive "LSRDataIn[22]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[23]" merged with LATCH primitive "LSRDataIn[23]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[23]" merged with LATCH primitive "LSRDataIn[23]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[24]" merged with LATCH primitive "LSRDataIn[24]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[24]" merged with LATCH primitive "LSRDataIn[24]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[25]" merged with LATCH primitive "LSRDataIn[25]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[25]" merged with LATCH primitive "LSRDataIn[25]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[26]" merged with LATCH primitive "LSRDataIn[26]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[26]" merged with LATCH primitive "LSRDataIn[26]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[27]" merged with LATCH primitive "LSRDataIn[27]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[27]" merged with LATCH primitive "LSRDataIn[27]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[28]" merged with LATCH primitive "LSRDataIn[28]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[28]" merged with LATCH primitive "LSRDataIn[28]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[29]" merged with LATCH primitive "LSRDataIn[29]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[29]" merged with LATCH primitive "LSRDataIn[29]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[30]" merged with LATCH primitive "LSRDataIn[30]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[30]" merged with LATCH primitive "LSRDataIn[30]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "ASRDataIn[31]" merged with LATCH primitive "LSRDataIn[31]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Info (13026): Duplicate LATCH primitive "LSDataIn[31]" merged with LATCH primitive "LSRDataIn[31]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
Warning (13012): Latch ALU_Registers[0]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[1]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[2]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[3]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[4]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[5]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[6]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[7]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[8]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[9]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[10]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[11]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[12]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[13]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[14]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[15]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[16]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[17]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[18]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[19]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[20]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[21]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[22]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[23]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[24]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[25]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[26]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[27]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[28]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[29]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[30]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_Registers[31]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[31] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch ALU_CSR[0]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[1]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[2]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[3]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[4]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[5]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[6]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[7]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[8]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[9]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[10]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[11]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[12]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[13]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[14]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[15]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[16]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[17]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[18]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[19]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[20]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[21]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[22]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[23]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[24]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[25]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[26]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[27]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[28]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[29]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[30]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch ALU_CSR[31]$latch has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 552
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUCSRSelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 215
Warning (13012): Latch AdderInputA[0] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[0] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputB[1] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[1] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[2] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[2] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[3] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[3] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[4] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[4] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[5] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[5] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[6] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[6] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[7] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[7] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[8] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[8] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[9] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[9] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[10] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[10] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[11] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[11] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[12] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[12] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[13] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[13] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[14] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[14] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[15] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[15] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[16] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[16] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[17] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[17] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[18] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[18] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[19] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[19] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[20] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[20] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[21] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[21] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[22] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[22] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[23] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[23] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[24] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[24] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[25] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[25] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[26] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[26] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[27] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[27] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[28] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[28] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[29] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[29] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[30] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[30] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch AdderInputB[31] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[21] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch AdderInputA[31] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AddrASelector[1] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 164
Warning (13012): Latch InputXORB[0] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[0] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[0] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[1] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[1] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[1] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[2] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[2] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[2] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[3] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[3] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[3] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[4] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[4] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[4] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[5] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[5] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[5] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[6] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[6] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[6] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[7] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[7] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[7] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[8] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[8] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[8] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[9] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[9] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[9] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[10] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[10] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[10] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[11] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[11] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[11] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[12] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[12] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[12] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[13] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[13] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[13] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[14] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[14] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[14] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[15] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[15] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[15] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[16] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[16] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[16] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[17] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[17] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[17] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[18] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[18] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[18] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[19] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[19] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[19] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[20] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[20] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[20] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[21] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[21] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[21] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[22] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[22] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[22] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[23] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[23] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[23] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[24] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[24] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[24] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[25] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[25] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[25] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[26] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[26] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[26] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[27] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[27] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[27] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[28] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[28] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[28] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[29] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[29] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[29] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[30] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[30] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[30] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputXORB[31] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[24] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputANDB[31] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[30] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13012): Latch InputORB[31] has unsafe behavior File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 417
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Control_ALU[29] File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AddrMode32o[6]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[7]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[8]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[9]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[10]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[11]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[12]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[13]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[14]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[15]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[16]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[17]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[18]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[19]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[20]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[21]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[22]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[23]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[24]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[25]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[26]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[27]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[28]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[29]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[30]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode32o[31]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 59
    Warning (13410): Pin "AddrMode34o[6]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[7]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[8]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[9]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[10]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[11]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[12]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[13]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[14]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[15]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[16]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[17]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[18]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[19]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[20]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[21]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[22]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[23]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[24]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[25]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[26]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[27]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[28]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[29]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[30]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "AddrMode34o[31]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 60
    Warning (13410): Pin "ALU_Control[0]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 70
    Warning (13410): Pin "ALU_Control[1]" is stuck at GND File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 70
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CSR_ALU[0]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[1]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[2]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[3]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[4]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[5]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[6]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[7]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[8]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[9]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[10]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[11]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[12]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[13]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[14]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[15]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[16]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[17]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[18]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[19]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[20]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[21]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[22]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[23]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[24]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[25]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[26]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[27]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[28]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[29]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[30]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
    Warning (15610): No output dependent on input pin "CSR_ALU[31]" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 26
Info (21057): Implemented 2139 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 197 input pins
    Info (21059): Implemented 356 output pins
    Info (21061): Implemented 1586 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 585 warnings
    Info: Peak virtual memory: 5040 megabytes
    Info: Processing ended: Fri Jun 12 10:53:39 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:33


