Warning (10268): Verilog HDL information at Control_Unit.sv(85): always construct contains both blocking and non-blocking assignments File: C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Lab_2/Quartus_Proj/Control_Unit/Control_Unit.sv Line: 85
