Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 16 16:27:47 2019
| Host         : ece33 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    81 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      6 |            1 |
|      8 |           14 |
|     10 |            6 |
|     12 |            3 |
|     14 |            2 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             398 |           74 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |             334 |           49 |
| Yes          | No                    | No                     |            1132 |          128 |
| Yes          | No                    | Yes                    |            2078 |          325 |
| Yes          | Yes                   | No                     |             642 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[0]                                                 |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                        |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                             |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[0]                                                 |                3 |              6 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/E[0]                                                                         | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[0]                                                 |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/FSM_onehot_cp_controller_cpstate_reg[2][0]                                   | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                 |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                      |                                                                                                                                             |                2 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                               | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                           |                2 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                            | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                            |                2 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                             | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/U0/nco_AXILiteS_s_axi_U/waddr0                                                                                                                |                                                                                                                                             |                1 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ip_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                 |                4 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                    |                                                                                                                                             |                2 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/nco_0/U0/nco_AXILiteS_s_axi_U/reset                                                                                             |                4 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                2 |             18 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                             |                2 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                4 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/E[0]                                                                         | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |                3 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                             |                4 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[24]                      |                2 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                             |                3 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                             |                4 |             26 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             26 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/aw_transfer                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                 |                3 |             28 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                3 |             28 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                             |                3 |             28 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/U0/nco_AXILiteS_s_axi_U/ar_hs                                                                                                                 | ip_design_i/nco_0/U0/nco_AXILiteS_s_axi_U/rdata_data[15]_i_1_n_0                                                                            |                3 |             30 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                             |                3 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/top_rd_enb                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                 |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                             |                5 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/U0/ce0                                                                                                                                        |                                                                                                                                             |                4 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                5 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/write_reg_d_k_reg[15][0]                                                  | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |                4 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/w_transfer                                                                | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset                                                 |                3 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/nco_0/U0/nco_AXILiteS_s_axi_U/p_0_in                                                                                                                |                                                                                                                                             |                2 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                          |                6 |             38 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                             |                9 |             40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                6 |             40 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                             | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                        |                8 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                         | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                      |                4 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                             | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                        |                8 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                         | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                      |                7 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                         |                8 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |               13 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                               | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               15 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                              | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                         |                6 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                             |               10 |             68 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                             |                8 |             70 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                             |                7 |             94 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |               11 |             94 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                               |                                                                                                                                             |                9 |             96 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                             |               12 |            104 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                             |               14 |            104 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                             |                8 |            104 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                             |                9 |            104 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |            120 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reg_enb_x_k                                                               | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |               23 |            134 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AR[1]                                                 |               33 |            242 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp_reg[9][15]_rep__4                   |               52 |            290 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp_reg[2][15]_rep__4                   |               58 |            366 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                             |               75 |            400 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp_reg[5][15]_rep__4                   |               73 |            434 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/lms_pcore_0/U0/u_lms_pcore_cop_inst/out[1]                                                                                                          | ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/data_pipeline_tmp_reg[12][15]_rep__4                  |               60 |            442 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


