<stg><name>adder_tree_large</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph:24 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:29 %n_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:30 %br_ln15 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
bb:0 %it = phi i7 %add_ln15, void %bb0, i7, void %.lr.ph

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
bb:1 %zext_ln15_1 = zext i7 %it

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:2 %icmp_ln15 = icmp_eq  i32 %zext_ln15_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb:3 %add_ln15 = add i7 %it, i7

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:4 %br_ln15 = br i1 %icmp_ln15, void %bb0, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
bb0:0 %zext_ln15 = zext i7 %it

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb0:4 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:5 %a_0_addr = getelementptr i32 %a_0, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
bb0:6 %a_0_load = load i6 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:7 %b_0_addr = getelementptr i32 %b_0, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
bb0:8 %b_0_load = load i6 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:10 %a_1_addr = getelementptr i32 %a_1, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
bb0:11 %a_1_load = load i6 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:12 %b_1_addr = getelementptr i32 %b_1, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
bb0:13 %b_1_load = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:15 %a_2_addr = getelementptr i32 %a_2, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
bb0:16 %a_2_load = load i6 %a_2_addr

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:17 %b_2_addr = getelementptr i32 %b_2, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
bb0:18 %b_2_load = load i6 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:20 %a_3_addr = getelementptr i32 %a_3, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
bb0:21 %a_3_load = load i6 %a_3_addr

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:22 %b_3_addr = getelementptr i32 %b_3, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
bb0:23 %b_3_load = load i6 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:25 %a_4_addr = getelementptr i32 %a_4, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
bb0:26 %a_4_load = load i6 %a_4_addr

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:27 %b_4_addr = getelementptr i32 %b_4, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
bb0:28 %b_4_load = load i6 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:30 %a_5_addr = getelementptr i32 %a_5, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
bb0:31 %a_5_load = load i6 %a_5_addr

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:32 %b_5_addr = getelementptr i32 %b_5, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
bb0:33 %b_5_load = load i6 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:35 %a_6_addr = getelementptr i32 %a_6, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
bb0:36 %a_6_load = load i6 %a_6_addr

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:37 %b_6_addr = getelementptr i32 %b_6, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
bb0:38 %b_6_load = load i6 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:40 %a_7_addr = getelementptr i32 %a_7, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
bb0:41 %a_7_load = load i6 %a_7_addr

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:42 %b_7_addr = getelementptr i32 %b_7, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
bb0:43 %b_7_load = load i6 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb0:54 %speclatency_ln41 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_0

]]></Node>
<StgValue><ssdm name="speclatency_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb0:1 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb0:2 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb0:3 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
bb0:6 %a_0_load = load i6 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
bb0:8 %b_0_load = load i6 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:9 %mul_ln22 = mul i32 %b_0_load, i32 %a_0_load

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
bb0:11 %a_1_load = load i6 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
bb0:13 %b_1_load = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:14 %mul_ln22_1 = mul i32 %b_1_load, i32 %a_1_load

]]></Node>
<StgValue><ssdm name="mul_ln22_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
bb0:16 %a_2_load = load i6 %a_2_addr

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
bb0:18 %b_2_load = load i6 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:19 %mul_ln22_2 = mul i32 %b_2_load, i32 %a_2_load

]]></Node>
<StgValue><ssdm name="mul_ln22_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
bb0:21 %a_3_load = load i6 %a_3_addr

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
bb0:23 %b_3_load = load i6 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:24 %mul_ln22_3 = mul i32 %b_3_load, i32 %a_3_load

]]></Node>
<StgValue><ssdm name="mul_ln22_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
bb0:26 %a_4_load = load i6 %a_4_addr

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
bb0:28 %b_4_load = load i6 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:29 %mul_ln22_4 = mul i32 %b_4_load, i32 %a_4_load

]]></Node>
<StgValue><ssdm name="mul_ln22_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
bb0:31 %a_5_load = load i6 %a_5_addr

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
bb0:33 %b_5_load = load i6 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:34 %mul_ln22_5 = mul i32 %b_5_load, i32 %a_5_load

]]></Node>
<StgValue><ssdm name="mul_ln22_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
bb0:36 %a_6_load = load i6 %a_6_addr

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
bb0:38 %b_6_load = load i6 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:39 %mul_ln22_6 = mul i32 %b_6_load, i32 %a_6_load

]]></Node>
<StgValue><ssdm name="mul_ln22_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
bb0:41 %a_7_load = load i6 %a_7_addr

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
bb0:43 %b_7_load = load i6 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:44 %mul_ln22_7 = mul i32 %b_7_load, i32 %a_7_load

]]></Node>
<StgValue><ssdm name="mul_ln22_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:45 %add_ln29 = add i32 %mul_ln22_1, i32 %mul_ln22

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:46 %add_ln29_1 = add i32 %mul_ln22_2, i32 %mul_ln22_3

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:47 %add_ln29_2 = add i32 %add_ln29_1, i32 %add_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:48 %add_ln29_3 = add i32 %mul_ln22_4, i32 %mul_ln22_5

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:49 %add_ln29_4 = add i32 %mul_ln22_6, i32 %mul_ln22_7

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:50 %add_ln29_5 = add i32 %add_ln29_4, i32 %add_ln29_3

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb0:51 %add_ln29_6 = add i32 %add_ln29_5, i32 %add_ln29_2

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb0:52 %c_0_addr = getelementptr i32 %c_0, i64, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb0:53 %store_ln29 = store i32 %add_ln29_6, i6 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
bb0:55 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
bb0:56 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="a_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="a_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="a_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="a_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="a_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="a_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="a_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="a_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="b_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="b_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="b_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="b_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="b_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="b_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="b_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="b_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="c_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="c_1" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_1"/></StgValue>
</port>
<port id="142" name="c_2" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_2"/></StgValue>
</port>
<port id="143" name="c_3" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_3"/></StgValue>
</port>
<port id="144" name="c_4" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_4"/></StgValue>
</port>
<port id="145" name="c_5" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_5"/></StgValue>
</port>
<port id="146" name="c_6" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_6"/></StgValue>
</port>
<port id="147" name="c_7" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="c_7"/></StgValue>
</port>
<port id="148" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="5">
</dataflow>
<dataflow id="151" from="c_7" to="specbitsmap_ln0" fromId="147" toId="5">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="6">
</dataflow>
<dataflow id="153" from="c_6" to="specbitsmap_ln0" fromId="146" toId="6">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="7">
</dataflow>
<dataflow id="155" from="c_5" to="specbitsmap_ln0" fromId="145" toId="7">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="8">
</dataflow>
<dataflow id="157" from="c_4" to="specbitsmap_ln0" fromId="144" toId="8">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="9">
</dataflow>
<dataflow id="159" from="c_3" to="specbitsmap_ln0" fromId="143" toId="9">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="10">
</dataflow>
<dataflow id="161" from="c_2" to="specbitsmap_ln0" fromId="142" toId="10">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="11">
</dataflow>
<dataflow id="163" from="c_1" to="specbitsmap_ln0" fromId="141" toId="11">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="12">
</dataflow>
<dataflow id="165" from="c_0" to="specbitsmap_ln0" fromId="140" toId="12">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="13">
</dataflow>
<dataflow id="167" from="b_7" to="specbitsmap_ln0" fromId="139" toId="13">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="14">
</dataflow>
<dataflow id="169" from="b_6" to="specbitsmap_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="15">
</dataflow>
<dataflow id="171" from="b_5" to="specbitsmap_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="16">
</dataflow>
<dataflow id="173" from="b_4" to="specbitsmap_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="17">
</dataflow>
<dataflow id="175" from="b_3" to="specbitsmap_ln0" fromId="135" toId="17">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="177" from="b_2" to="specbitsmap_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="19">
</dataflow>
<dataflow id="179" from="b_1" to="specbitsmap_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="181" from="b_0" to="specbitsmap_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="21">
</dataflow>
<dataflow id="183" from="a_7" to="specbitsmap_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="22">
</dataflow>
<dataflow id="185" from="a_6" to="specbitsmap_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="23">
</dataflow>
<dataflow id="187" from="a_5" to="specbitsmap_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="189" from="a_4" to="specbitsmap_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="25">
</dataflow>
<dataflow id="191" from="a_3" to="specbitsmap_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="193" from="a_2" to="specbitsmap_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="27">
</dataflow>
<dataflow id="195" from="a_1" to="specbitsmap_ln0" fromId="125" toId="27">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="28">
</dataflow>
<dataflow id="197" from="a_0" to="specbitsmap_ln0" fromId="124" toId="28">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="198" toId="29">
</dataflow>
<dataflow id="201" from="empty_5" to="spectopmodule_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="149" toId="30">
</dataflow>
<dataflow id="203" from="n" to="specbitsmap_ln0" fromId="148" toId="30">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="31">
</dataflow>
<dataflow id="206" from="n" to="specinterface_ln0" fromId="148" toId="31">
</dataflow>
<dataflow id="208" from="empty_1" to="specinterface_ln0" fromId="207" toId="31">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="211" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="212" toId="31">
</dataflow>
<dataflow id="214" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="215" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="217" from="empty_2" to="specinterface_ln0" fromId="216" toId="31">
</dataflow>
<dataflow id="219" from="empty_3" to="specinterface_ln0" fromId="218" toId="31">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="212" toId="31">
</dataflow>
<dataflow id="221" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="222" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="224" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="31">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln0" fromId="212" toId="31">
</dataflow>
<dataflow id="226" from="empty_0" to="specinterface_ln0" fromId="212" toId="31">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="32">
</dataflow>
<dataflow id="228" from="n" to="specinterface_ln0" fromId="148" toId="32">
</dataflow>
<dataflow id="230" from="empty_4" to="specinterface_ln0" fromId="229" toId="32">
</dataflow>
<dataflow id="231" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="232" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="233" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="234" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="235" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="239" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="240" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="241" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="242" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="32">
</dataflow>
<dataflow id="243" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="212" toId="32">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="246" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="247" from="empty_1" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="248" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="249" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="250" from="empty_0" to="specinterface_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="251" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="252" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="253" from="empty_2" to="specinterface_ln0" fromId="216" toId="33">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="255" from="empty_0" to="specinterface_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="256" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="257" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="258" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="259" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="260" from="empty_0" to="specinterface_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="261" from="empty_0" to="specinterface_ln0" fromId="212" toId="33">
</dataflow>
<dataflow id="263" from="_ssdm_op_Read.s_axilite.i32" to="n_read" fromId="262" toId="34">
</dataflow>
<dataflow id="264" from="n" to="n_read" fromId="148" toId="34">
</dataflow>
<dataflow id="265" from="add_ln15" to="it" fromId="39" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln0" to="it" fromId="113" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="268" from="StgValue_267" to="it" fromId="267" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln15" to="it" fromId="35" toId="36">
</dataflow>
<dataflow id="270" from="it" to="zext_ln15_1" fromId="36" toId="37">
</dataflow>
<dataflow id="271" from="zext_ln15_1" to="icmp_ln15" fromId="37" toId="38">
</dataflow>
<dataflow id="272" from="n_read" to="icmp_ln15" fromId="34" toId="38">
</dataflow>
<dataflow id="273" from="it" to="add_ln15" fromId="36" toId="39">
</dataflow>
<dataflow id="275" from="StgValue_274" to="add_ln15" fromId="274" toId="39">
</dataflow>
<dataflow id="276" from="icmp_ln15" to="br_ln15" fromId="38" toId="40">
</dataflow>
<dataflow id="277" from="it" to="zext_ln15" fromId="36" toId="41">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="278" toId="42">
</dataflow>
<dataflow id="281" from="empty" to="rbegin" fromId="280" toId="42">
</dataflow>
<dataflow id="282" from="a_0" to="a_0_addr" fromId="124" toId="43">
</dataflow>
<dataflow id="284" from="StgValue_283" to="a_0_addr" fromId="283" toId="43">
</dataflow>
<dataflow id="285" from="zext_ln15" to="a_0_addr" fromId="41" toId="43">
</dataflow>
<dataflow id="286" from="a_0_addr" to="a_0_load" fromId="43" toId="44">
</dataflow>
<dataflow id="287" from="b_0" to="b_0_addr" fromId="132" toId="45">
</dataflow>
<dataflow id="288" from="StgValue_283" to="b_0_addr" fromId="283" toId="45">
</dataflow>
<dataflow id="289" from="zext_ln15" to="b_0_addr" fromId="41" toId="45">
</dataflow>
<dataflow id="290" from="b_0_addr" to="b_0_load" fromId="45" toId="46">
</dataflow>
<dataflow id="291" from="a_1" to="a_1_addr" fromId="125" toId="47">
</dataflow>
<dataflow id="292" from="StgValue_283" to="a_1_addr" fromId="283" toId="47">
</dataflow>
<dataflow id="293" from="zext_ln15" to="a_1_addr" fromId="41" toId="47">
</dataflow>
<dataflow id="294" from="a_1_addr" to="a_1_load" fromId="47" toId="48">
</dataflow>
<dataflow id="295" from="b_1" to="b_1_addr" fromId="133" toId="49">
</dataflow>
<dataflow id="296" from="StgValue_283" to="b_1_addr" fromId="283" toId="49">
</dataflow>
<dataflow id="297" from="zext_ln15" to="b_1_addr" fromId="41" toId="49">
</dataflow>
<dataflow id="298" from="b_1_addr" to="b_1_load" fromId="49" toId="50">
</dataflow>
<dataflow id="299" from="a_2" to="a_2_addr" fromId="126" toId="51">
</dataflow>
<dataflow id="300" from="StgValue_283" to="a_2_addr" fromId="283" toId="51">
</dataflow>
<dataflow id="301" from="zext_ln15" to="a_2_addr" fromId="41" toId="51">
</dataflow>
<dataflow id="302" from="a_2_addr" to="a_2_load" fromId="51" toId="52">
</dataflow>
<dataflow id="303" from="b_2" to="b_2_addr" fromId="134" toId="53">
</dataflow>
<dataflow id="304" from="StgValue_283" to="b_2_addr" fromId="283" toId="53">
</dataflow>
<dataflow id="305" from="zext_ln15" to="b_2_addr" fromId="41" toId="53">
</dataflow>
<dataflow id="306" from="b_2_addr" to="b_2_load" fromId="53" toId="54">
</dataflow>
<dataflow id="307" from="a_3" to="a_3_addr" fromId="127" toId="55">
</dataflow>
<dataflow id="308" from="StgValue_283" to="a_3_addr" fromId="283" toId="55">
</dataflow>
<dataflow id="309" from="zext_ln15" to="a_3_addr" fromId="41" toId="55">
</dataflow>
<dataflow id="310" from="a_3_addr" to="a_3_load" fromId="55" toId="56">
</dataflow>
<dataflow id="311" from="b_3" to="b_3_addr" fromId="135" toId="57">
</dataflow>
<dataflow id="312" from="StgValue_283" to="b_3_addr" fromId="283" toId="57">
</dataflow>
<dataflow id="313" from="zext_ln15" to="b_3_addr" fromId="41" toId="57">
</dataflow>
<dataflow id="314" from="b_3_addr" to="b_3_load" fromId="57" toId="58">
</dataflow>
<dataflow id="315" from="a_4" to="a_4_addr" fromId="128" toId="59">
</dataflow>
<dataflow id="316" from="StgValue_283" to="a_4_addr" fromId="283" toId="59">
</dataflow>
<dataflow id="317" from="zext_ln15" to="a_4_addr" fromId="41" toId="59">
</dataflow>
<dataflow id="318" from="a_4_addr" to="a_4_load" fromId="59" toId="60">
</dataflow>
<dataflow id="319" from="b_4" to="b_4_addr" fromId="136" toId="61">
</dataflow>
<dataflow id="320" from="StgValue_283" to="b_4_addr" fromId="283" toId="61">
</dataflow>
<dataflow id="321" from="zext_ln15" to="b_4_addr" fromId="41" toId="61">
</dataflow>
<dataflow id="322" from="b_4_addr" to="b_4_load" fromId="61" toId="62">
</dataflow>
<dataflow id="323" from="a_5" to="a_5_addr" fromId="129" toId="63">
</dataflow>
<dataflow id="324" from="StgValue_283" to="a_5_addr" fromId="283" toId="63">
</dataflow>
<dataflow id="325" from="zext_ln15" to="a_5_addr" fromId="41" toId="63">
</dataflow>
<dataflow id="326" from="a_5_addr" to="a_5_load" fromId="63" toId="64">
</dataflow>
<dataflow id="327" from="b_5" to="b_5_addr" fromId="137" toId="65">
</dataflow>
<dataflow id="328" from="StgValue_283" to="b_5_addr" fromId="283" toId="65">
</dataflow>
<dataflow id="329" from="zext_ln15" to="b_5_addr" fromId="41" toId="65">
</dataflow>
<dataflow id="330" from="b_5_addr" to="b_5_load" fromId="65" toId="66">
</dataflow>
<dataflow id="331" from="a_6" to="a_6_addr" fromId="130" toId="67">
</dataflow>
<dataflow id="332" from="StgValue_283" to="a_6_addr" fromId="283" toId="67">
</dataflow>
<dataflow id="333" from="zext_ln15" to="a_6_addr" fromId="41" toId="67">
</dataflow>
<dataflow id="334" from="a_6_addr" to="a_6_load" fromId="67" toId="68">
</dataflow>
<dataflow id="335" from="b_6" to="b_6_addr" fromId="138" toId="69">
</dataflow>
<dataflow id="336" from="StgValue_283" to="b_6_addr" fromId="283" toId="69">
</dataflow>
<dataflow id="337" from="zext_ln15" to="b_6_addr" fromId="41" toId="69">
</dataflow>
<dataflow id="338" from="b_6_addr" to="b_6_load" fromId="69" toId="70">
</dataflow>
<dataflow id="339" from="a_7" to="a_7_addr" fromId="131" toId="71">
</dataflow>
<dataflow id="340" from="StgValue_283" to="a_7_addr" fromId="283" toId="71">
</dataflow>
<dataflow id="341" from="zext_ln15" to="a_7_addr" fromId="41" toId="71">
</dataflow>
<dataflow id="342" from="a_7_addr" to="a_7_load" fromId="71" toId="72">
</dataflow>
<dataflow id="343" from="b_7" to="b_7_addr" fromId="139" toId="73">
</dataflow>
<dataflow id="344" from="StgValue_283" to="b_7_addr" fromId="283" toId="73">
</dataflow>
<dataflow id="345" from="zext_ln15" to="b_7_addr" fromId="41" toId="73">
</dataflow>
<dataflow id="346" from="b_7_addr" to="b_7_load" fromId="73" toId="74">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecLatency" to="speclatency_ln41" fromId="347" toId="75">
</dataflow>
<dataflow id="350" from="StgValue_349" to="speclatency_ln41" fromId="349" toId="75">
</dataflow>
<dataflow id="351" from="StgValue_349" to="speclatency_ln41" fromId="349" toId="75">
</dataflow>
<dataflow id="352" from="empty_0" to="speclatency_ln41" fromId="212" toId="75">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="353" toId="76">
</dataflow>
<dataflow id="356" from="StgValue_355" to="specpipeline_ln12" fromId="355" toId="76">
</dataflow>
<dataflow id="358" from="StgValue_357" to="specpipeline_ln12" fromId="357" toId="76">
</dataflow>
<dataflow id="359" from="StgValue_209" to="specpipeline_ln12" fromId="209" toId="76">
</dataflow>
<dataflow id="360" from="StgValue_209" to="specpipeline_ln12" fromId="209" toId="76">
</dataflow>
<dataflow id="361" from="empty_0" to="specpipeline_ln12" fromId="212" toId="76">
</dataflow>
<dataflow id="363" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="362" toId="77">
</dataflow>
<dataflow id="365" from="StgValue_364" to="speclooptripcount_ln12" fromId="364" toId="77">
</dataflow>
<dataflow id="366" from="StgValue_364" to="speclooptripcount_ln12" fromId="364" toId="77">
</dataflow>
<dataflow id="367" from="StgValue_364" to="speclooptripcount_ln12" fromId="364" toId="77">
</dataflow>
<dataflow id="369" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="368" toId="78">
</dataflow>
<dataflow id="371" from="empty_6" to="specloopname_ln12" fromId="370" toId="78">
</dataflow>
<dataflow id="372" from="a_0_addr" to="a_0_load" fromId="43" toId="79">
</dataflow>
<dataflow id="373" from="b_0_addr" to="b_0_load" fromId="45" toId="80">
</dataflow>
<dataflow id="374" from="b_0_load" to="mul_ln22" fromId="80" toId="81">
</dataflow>
<dataflow id="375" from="a_0_load" to="mul_ln22" fromId="79" toId="81">
</dataflow>
<dataflow id="376" from="a_1_addr" to="a_1_load" fromId="47" toId="82">
</dataflow>
<dataflow id="377" from="b_1_addr" to="b_1_load" fromId="49" toId="83">
</dataflow>
<dataflow id="378" from="b_1_load" to="mul_ln22_1" fromId="83" toId="84">
</dataflow>
<dataflow id="379" from="a_1_load" to="mul_ln22_1" fromId="82" toId="84">
</dataflow>
<dataflow id="380" from="a_2_addr" to="a_2_load" fromId="51" toId="85">
</dataflow>
<dataflow id="381" from="b_2_addr" to="b_2_load" fromId="53" toId="86">
</dataflow>
<dataflow id="382" from="b_2_load" to="mul_ln22_2" fromId="86" toId="87">
</dataflow>
<dataflow id="383" from="a_2_load" to="mul_ln22_2" fromId="85" toId="87">
</dataflow>
<dataflow id="384" from="a_3_addr" to="a_3_load" fromId="55" toId="88">
</dataflow>
<dataflow id="385" from="b_3_addr" to="b_3_load" fromId="57" toId="89">
</dataflow>
<dataflow id="386" from="b_3_load" to="mul_ln22_3" fromId="89" toId="90">
</dataflow>
<dataflow id="387" from="a_3_load" to="mul_ln22_3" fromId="88" toId="90">
</dataflow>
<dataflow id="388" from="a_4_addr" to="a_4_load" fromId="59" toId="91">
</dataflow>
<dataflow id="389" from="b_4_addr" to="b_4_load" fromId="61" toId="92">
</dataflow>
<dataflow id="390" from="b_4_load" to="mul_ln22_4" fromId="92" toId="93">
</dataflow>
<dataflow id="391" from="a_4_load" to="mul_ln22_4" fromId="91" toId="93">
</dataflow>
<dataflow id="392" from="a_5_addr" to="a_5_load" fromId="63" toId="94">
</dataflow>
<dataflow id="393" from="b_5_addr" to="b_5_load" fromId="65" toId="95">
</dataflow>
<dataflow id="394" from="b_5_load" to="mul_ln22_5" fromId="95" toId="96">
</dataflow>
<dataflow id="395" from="a_5_load" to="mul_ln22_5" fromId="94" toId="96">
</dataflow>
<dataflow id="396" from="a_6_addr" to="a_6_load" fromId="67" toId="97">
</dataflow>
<dataflow id="397" from="b_6_addr" to="b_6_load" fromId="69" toId="98">
</dataflow>
<dataflow id="398" from="b_6_load" to="mul_ln22_6" fromId="98" toId="99">
</dataflow>
<dataflow id="399" from="a_6_load" to="mul_ln22_6" fromId="97" toId="99">
</dataflow>
<dataflow id="400" from="a_7_addr" to="a_7_load" fromId="71" toId="100">
</dataflow>
<dataflow id="401" from="b_7_addr" to="b_7_load" fromId="73" toId="101">
</dataflow>
<dataflow id="402" from="b_7_load" to="mul_ln22_7" fromId="101" toId="102">
</dataflow>
<dataflow id="403" from="a_7_load" to="mul_ln22_7" fromId="100" toId="102">
</dataflow>
<dataflow id="404" from="mul_ln22_1" to="add_ln29" fromId="84" toId="103">
</dataflow>
<dataflow id="405" from="mul_ln22" to="add_ln29" fromId="81" toId="103">
</dataflow>
<dataflow id="406" from="mul_ln22_2" to="add_ln29_1" fromId="87" toId="104">
</dataflow>
<dataflow id="407" from="mul_ln22_3" to="add_ln29_1" fromId="90" toId="104">
</dataflow>
<dataflow id="408" from="add_ln29_1" to="add_ln29_2" fromId="104" toId="105">
</dataflow>
<dataflow id="409" from="add_ln29" to="add_ln29_2" fromId="103" toId="105">
</dataflow>
<dataflow id="410" from="mul_ln22_4" to="add_ln29_3" fromId="93" toId="106">
</dataflow>
<dataflow id="411" from="mul_ln22_5" to="add_ln29_3" fromId="96" toId="106">
</dataflow>
<dataflow id="412" from="mul_ln22_6" to="add_ln29_4" fromId="99" toId="107">
</dataflow>
<dataflow id="413" from="mul_ln22_7" to="add_ln29_4" fromId="102" toId="107">
</dataflow>
<dataflow id="414" from="add_ln29_4" to="add_ln29_5" fromId="107" toId="108">
</dataflow>
<dataflow id="415" from="add_ln29_3" to="add_ln29_5" fromId="106" toId="108">
</dataflow>
<dataflow id="416" from="add_ln29_5" to="add_ln29_6" fromId="108" toId="109">
</dataflow>
<dataflow id="417" from="add_ln29_2" to="add_ln29_6" fromId="105" toId="109">
</dataflow>
<dataflow id="418" from="c_0" to="c_0_addr" fromId="140" toId="110">
</dataflow>
<dataflow id="419" from="StgValue_283" to="c_0_addr" fromId="283" toId="110">
</dataflow>
<dataflow id="420" from="zext_ln15" to="c_0_addr" fromId="41" toId="110">
</dataflow>
<dataflow id="421" from="add_ln29_6" to="store_ln29" fromId="109" toId="111">
</dataflow>
<dataflow id="422" from="c_0_addr" to="store_ln29" fromId="110" toId="111">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="423" toId="112">
</dataflow>
<dataflow id="425" from="empty" to="rend" fromId="280" toId="112">
</dataflow>
<dataflow id="426" from="rbegin" to="rend" fromId="42" toId="112">
</dataflow>
<dataflow id="427" from="icmp_ln15" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="428" from="icmp_ln15" to="StgValue_3" fromId="38" toId="3">
</dataflow>
</dataflows>


</stg>
