INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD1014
INFO: [VRFC 10-311] analyzing module IOBUF_HD1015
INFO: [VRFC 10-311] analyzing module IOBUF_HD1016
INFO: [VRFC 10-311] analyzing module IOBUF_HD1017
INFO: [VRFC 10-311] analyzing module IOBUF_HD1018
INFO: [VRFC 10-311] analyzing module IOBUF_HD1019
INFO: [VRFC 10-311] analyzing module IOBUF_HD1020
INFO: [VRFC 10-311] analyzing module IOBUF_HD1021
INFO: [VRFC 10-311] analyzing module IOBUF_HD1022
INFO: [VRFC 10-311] analyzing module IOBUF_HD1023
INFO: [VRFC 10-311] analyzing module IOBUF_HD1024
INFO: [VRFC 10-311] analyzing module IOBUF_HD1025
INFO: [VRFC 10-311] analyzing module IOBUF_HD1026
INFO: [VRFC 10-311] analyzing module IOBUF_HD1027
INFO: [VRFC 10-311] analyzing module IOBUF_HD1028
INFO: [VRFC 10-311] analyzing module IOBUF_HD1029
INFO: [VRFC 10-311] analyzing module IOBUF_HD1030
INFO: [VRFC 10-311] analyzing module IOBUF_HD1031
INFO: [VRFC 10-311] analyzing module IOBUF_HD1032
INFO: [VRFC 10-311] analyzing module IOBUF_HD1033
INFO: [VRFC 10-311] analyzing module IOBUF_HD1034
INFO: [VRFC 10-311] analyzing module IOBUF_HD1035
INFO: [VRFC 10-311] analyzing module IOBUF_HD1036
INFO: [VRFC 10-311] analyzing module IOBUF_HD1037
INFO: [VRFC 10-311] analyzing module IOBUF_HD1038
INFO: [VRFC 10-311] analyzing module IOBUF_HD1039
INFO: [VRFC 10-311] analyzing module IOBUF_HD1040
INFO: [VRFC 10-311] analyzing module IOBUF_HD1041
INFO: [VRFC 10-311] analyzing module IOBUF_HD1042
INFO: [VRFC 10-311] analyzing module IOBUF_HD1043
INFO: [VRFC 10-311] analyzing module IOBUF_HD1044
INFO: [VRFC 10-311] analyzing module IOBUF_HD1045
INFO: [VRFC 10-311] analyzing module IOBUF_HD1046
INFO: [VRFC 10-311] analyzing module IOBUF_HD1047
INFO: [VRFC 10-311] analyzing module IOBUF_HD1048
INFO: [VRFC 10-311] analyzing module IOBUF_HD1049
INFO: [VRFC 10-311] analyzing module IOBUF_HD1050
INFO: [VRFC 10-311] analyzing module IOBUF_HD1051
INFO: [VRFC 10-311] analyzing module IOBUF_HD1052
INFO: [VRFC 10-311] analyzing module IOBUF_HD1053
INFO: [VRFC 10-311] analyzing module IOBUF_HD1054
INFO: [VRFC 10-311] analyzing module IOBUF_HD1055
INFO: [VRFC 10-311] analyzing module IOBUF_HD1056
INFO: [VRFC 10-311] analyzing module IOBUF_HD1057
INFO: [VRFC 10-311] analyzing module IOBUF_HD1058
INFO: [VRFC 10-311] analyzing module IOBUF_HD1059
INFO: [VRFC 10-311] analyzing module IOBUF_HD1060
INFO: [VRFC 10-311] analyzing module IOBUF_HD1061
INFO: [VRFC 10-311] analyzing module IOBUF_HD1062
INFO: [VRFC 10-311] analyzing module IOBUF_HD1063
INFO: [VRFC 10-311] analyzing module IOBUF_HD1064
INFO: [VRFC 10-311] analyzing module IOBUF_HD1065
INFO: [VRFC 10-311] analyzing module IOBUF_HD1066
INFO: [VRFC 10-311] analyzing module IOBUF_HD1067
INFO: [VRFC 10-311] analyzing module IOBUF_HD1068
INFO: [VRFC 10-311] analyzing module IOBUF_HD1069
INFO: [VRFC 10-311] analyzing module IOBUF_HD1070
INFO: [VRFC 10-311] analyzing module IOBUF_HD1071
INFO: [VRFC 10-311] analyzing module IOBUF_HD1072
INFO: [VRFC 10-311] analyzing module IOBUF_HD1073
INFO: [VRFC 10-311] analyzing module IOBUF_HD1074
INFO: [VRFC 10-311] analyzing module IOBUF_HD1075
INFO: [VRFC 10-311] analyzing module IOBUF_HD1076
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1077
INFO: [VRFC 10-311] analyzing module RAM32M_HD1078
INFO: [VRFC 10-311] analyzing module RAM32M_HD1079
INFO: [VRFC 10-311] analyzing module RAM32M_HD1080
INFO: [VRFC 10-311] analyzing module RAM32M_HD1081
INFO: [VRFC 10-311] analyzing module RAM32M_HD1082
INFO: [VRFC 10-311] analyzing module RAM32M_HD1083
INFO: [VRFC 10-311] analyzing module RAM32M_HD1084
INFO: [VRFC 10-311] analyzing module RAM32M_HD1085
INFO: [VRFC 10-311] analyzing module RAM32M_HD1086
INFO: [VRFC 10-311] analyzing module RAM32M_HD1087
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module u_ila_0_CV
INFO: [VRFC 10-311] analyzing module u_ila_1_CV
INFO: [VRFC 10-311] analyzing module u_ila_2_CV
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-311] analyzing module BaudTickGen__parameterized0
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-311] analyzing module SEG7_LUT_0
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-311] analyzing module sram__1
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-311] analyzing module wishbone_bus_if_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
