-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes128_expand_key_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    expanded_key_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expanded_key_ce0 : OUT STD_LOGIC;
    expanded_key_we0 : OUT STD_LOGIC;
    expanded_key_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expanded_key_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of aes128_expand_key_hw is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_B0 : STD_LOGIC_VECTOR (7 downto 0) := "10110000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal key_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal key_ce0 : STD_LOGIC;
    signal key_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sbox_hw_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_hw_ce0 : STD_LOGIC;
    signal sbox_hw_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rcon_hw_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rcon_hw_ce0 : STD_LOGIC;
    signal rcon_hw_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_613_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_reg_904 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond3_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_7_fu_654_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_7_reg_928 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal exitcond2_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_681_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_reg_938 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal i_8_fu_701_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_8_reg_963 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal write_flag_be_i_fu_707_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag_be_i_reg_968 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_0_4_fu_721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal word12_be_i_fu_729_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal word2_be_i_fu_743_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_9_fu_782_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_9_reg_991 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_31_fu_788_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_reg_996 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond1_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal size_3_fu_837_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_3_reg_1018 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal i_10_fu_849_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_10_reg_1026 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal exitcond_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_870_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_1036 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_4_fu_895_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal size_reg_148 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_3_5_reg_531 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_159 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_5_reg_544 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_171 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_5_reg_557 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_183 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_0_1_reg_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_0_reg_195 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_1_reg_207 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_3_read_assign_reg_219 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_16_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal word_2_read_assign_reg_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_1_read_assign_reg_241 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_reg_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_263 : STD_LOGIC_VECTOR (2 downto 0);
    signal word_3_read_assign_s_reg_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_2_read_assign_s_reg_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_1_read_assign_s_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_be_reg_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal write_flag_i_reg_346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_2_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_2_reg_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_i_i_phi_fu_383_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_i_reg_379 : STD_LOGIC_VECTOR (1 downto 0);
    signal word_i_13_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_3_reg_405 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_2_3_reg_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_3_reg_427 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_0_s_reg_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_reg_448 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_3_be_reg_459 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_3_be_reg_477 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_3_be_reg_495 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_0_be_reg_513 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_0_3_fu_830_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_2_reg_582 : STD_LOGIC_VECTOR (2 downto 0);
    signal size_2_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_619_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_5_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal word_i_fu_68 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_be_i_fu_757_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal key_load_cast_fu_633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_884_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal key_load_cast1_fu_629_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_660_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast_cast_fu_666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_670_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_685_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_fu_792_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_792_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_5_fu_814_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_820_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_855_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_870_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);

    component aes128_encrypt_bleOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component aes128_encrypt_blfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes128_expand_keybkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component aes128_expand_keycud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes128_expand_keydEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    key_U : component aes128_expand_keybkb
    generic map (
        DataWidth => 4,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => key_address0,
        ce0 => key_ce0,
        q0 => key_q0);

    sbox_hw_U : component aes128_expand_keycud
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sbox_hw_address0,
        ce0 => sbox_hw_ce0,
        q0 => sbox_hw_q0);

    rcon_hw_U : component aes128_expand_keydEe
    generic map (
        DataWidth => 8,
        AddressRange => 255,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rcon_hw_address0,
        ce0 => rcon_hw_ce0,
        q0 => rcon_hw_q0);

    aes128_encrypt_bleOg_U1 : component aes128_encrypt_bleOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_1,
        din1 => write_flag_i_reg_346,
        din2 => write_flag_i_reg_346,
        din3 => write_flag_i_reg_346,
        din4 => i_i_reg_379,
        dout => write_flag_be_i_fu_707_p6);

    aes128_encrypt_blfYi_U2 : component aes128_encrypt_blfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_1_2_reg_368,
        din1 => word_i_13_reg_391,
        din2 => tmp_1_2_reg_368,
        din3 => tmp_1_2_reg_368,
        din4 => i_i_reg_379,
        dout => word12_be_i_fu_729_p6);

    aes128_encrypt_blfYi_U3 : component aes128_encrypt_blfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_2_2_reg_357,
        din1 => tmp_2_2_reg_357,
        din2 => word_i_13_reg_391,
        din3 => word_i_13_reg_391,
        din4 => i_i_reg_379,
        dout => word2_be_i_fu_743_p6);

    aes128_encrypt_blfYi_U4 : component aes128_encrypt_blfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => word_i_13_reg_391,
        din1 => word_i_fu_68,
        din2 => word_i_fu_68,
        din3 => word_i_fu_68,
        din4 => i_i_reg_379,
        dout => word_be_i_fu_757_p6);

    aes128_encrypt_blfYi_U5 : component aes128_encrypt_blfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_0_s_reg_438,
        din1 => tmp_1_3_reg_427,
        din2 => tmp_2_3_reg_416,
        din3 => tmp_3_3_reg_405,
        din4 => tmp_21_fu_792_p5,
        dout => tmp_21_fu_792_p6);

    aes128_encrypt_blfYi_U6 : component aes128_encrypt_blfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_0_1_reg_570,
        din1 => tmp_1_5_reg_557,
        din2 => tmp_2_5_reg_544,
        din3 => tmp_3_5_reg_531,
        din4 => tmp_25_fu_870_p5,
        dout => tmp_25_fu_870_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_1_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                i_1_reg_448 <= i_9_reg_991;
            elsif (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_1_reg_448 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_2_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_2_reg_582 <= i_10_reg_1026;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_2_reg_582 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_i_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_fu_689_p2 = ap_const_lv1_1) and (exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_i_reg_379 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_i_reg_379 <= i_8_reg_963;
            end if; 
        end if;
    end process;

    i_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_reg_263 <= i_7_reg_928;
            elsif (((tmp_16_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_reg_263 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_776_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                j_fu_64 <= j_5_fu_814_p2;
            elsif (((exitcond3_fu_607_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_fu_64 <= ap_const_lv32_1;
            end if; 
        end if;
    end process;

    size_1_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_843_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                size_1_reg_207 <= size_3_reg_1018;
            elsif (((exitcond3_fu_607_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                size_1_reg_207 <= ap_const_lv8_10;
            end if; 
        end if;
    end process;

    size_2_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                size_2_reg_593 <= size_4_fu_895_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                size_2_reg_593 <= size_1_reg_207;
            end if; 
        end if;
    end process;

    size_reg_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                size_reg_148 <= tmp_s_reg_904;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                size_reg_148 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    tmp_0_1_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (tmp_17_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_0_1_reg_570 <= tmp_33_reg_252;
            elsif (((tmp_17_reg_942 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                tmp_0_1_reg_570 <= tmp_0_3_fu_830_p2;
            end if; 
        end if;
    end process;

    tmp_0_be_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_0))) then 
                tmp_0_be_reg_513 <= sbox_hw_q0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_3)))) then 
                tmp_0_be_reg_513 <= tmp_0_s_reg_438;
            end if; 
        end if;
    end process;

    tmp_0_s_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                tmp_0_s_reg_438 <= tmp_0_be_reg_513;
            elsif (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_0_s_reg_438 <= tmp_0_4_fu_721_p3;
            end if; 
        end if;
    end process;

    tmp_1_2_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_fu_689_p2 = ap_const_lv1_1) and (exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_1_2_reg_368 <= word_1_read_assign_reg_241;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                tmp_1_2_reg_368 <= word12_be_i_fu_729_p6;
            end if; 
        end if;
    end process;

    tmp_1_3_be_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_1))) then 
                tmp_1_3_be_reg_495 <= sbox_hw_q0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_3)))) then 
                tmp_1_3_be_reg_495 <= tmp_1_3_reg_427;
            end if; 
        end if;
    end process;

    tmp_1_3_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                tmp_1_3_reg_427 <= tmp_1_3_be_reg_495;
            elsif (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_1_3_reg_427 <= tmp_1_2_reg_368;
            end if; 
        end if;
    end process;

    tmp_1_5_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (tmp_17_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_1_5_reg_557 <= word_1_read_assign_reg_241;
            elsif (((tmp_17_reg_942 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                tmp_1_5_reg_557 <= tmp_1_3_reg_427;
            end if; 
        end if;
    end process;

    tmp_29_be_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_30_reg_938 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tmp_29_be_reg_328 <= expanded_key_q0;
            elsif ((((tmp_30_reg_938 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                tmp_29_be_reg_328 <= tmp_33_reg_252;
            end if; 
        end if;
    end process;

    tmp_2_2_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_fu_689_p2 = ap_const_lv1_1) and (exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_2_2_reg_357 <= word_2_read_assign_reg_230;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                tmp_2_2_reg_357 <= word2_be_i_fu_743_p6;
            end if; 
        end if;
    end process;

    tmp_2_3_be_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_2))) then 
                tmp_2_3_be_reg_477 <= sbox_hw_q0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_3)))) then 
                tmp_2_3_be_reg_477 <= tmp_2_3_reg_416;
            end if; 
        end if;
    end process;

    tmp_2_3_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                tmp_2_3_reg_416 <= tmp_2_3_be_reg_477;
            elsif (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_2_3_reg_416 <= tmp_2_2_reg_357;
            end if; 
        end if;
    end process;

    tmp_2_5_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (tmp_17_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_2_5_reg_544 <= word_2_read_assign_reg_230;
            elsif (((tmp_17_reg_942 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                tmp_2_5_reg_544 <= tmp_2_3_reg_416;
            end if; 
        end if;
    end process;

    tmp_33_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                tmp_33_reg_252 <= tmp_29_be_reg_328;
            elsif (((tmp_16_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tmp_33_reg_252 <= tmp_0_reg_195;
            end if; 
        end if;
    end process;

    tmp_3_3_be_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_2)))) then 
                tmp_3_3_be_reg_459 <= tmp_3_3_reg_405;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_31_reg_996 = ap_const_lv2_3))) then 
                tmp_3_3_be_reg_459 <= sbox_hw_q0;
            end if; 
        end if;
    end process;

    tmp_3_3_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                tmp_3_3_reg_405 <= tmp_3_3_be_reg_459;
            elsif (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_3_3_reg_405 <= tmp_33_reg_252;
            end if; 
        end if;
    end process;

    tmp_3_5_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (tmp_17_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tmp_3_5_reg_531 <= word_3_read_assign_reg_219;
            elsif (((tmp_17_reg_942 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                tmp_3_5_reg_531 <= tmp_3_3_reg_405;
            end if; 
        end if;
    end process;

    word_1_read_assign_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                word_1_read_assign_reg_241 <= word_1_read_assign_s_reg_310;
            elsif (((tmp_16_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                word_1_read_assign_reg_241 <= tmp_1_reg_183;
            end if; 
        end if;
    end process;

    word_1_read_assign_s_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_30_reg_938 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                word_1_read_assign_s_reg_310 <= expanded_key_q0;
            elsif ((((tmp_30_reg_938 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                word_1_read_assign_s_reg_310 <= word_1_read_assign_reg_241;
            end if; 
        end if;
    end process;

    word_2_read_assign_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                word_2_read_assign_reg_230 <= word_2_read_assign_s_reg_292;
            elsif (((tmp_16_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                word_2_read_assign_reg_230 <= tmp_2_reg_171;
            end if; 
        end if;
    end process;

    word_2_read_assign_s_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_30_reg_938 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                word_2_read_assign_s_reg_292 <= expanded_key_q0;
            elsif ((((tmp_30_reg_938 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                word_2_read_assign_s_reg_292 <= word_2_read_assign_reg_230;
            end if; 
        end if;
    end process;

    word_3_read_assign_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                word_3_read_assign_reg_219 <= word_3_read_assign_s_reg_274;
            elsif (((tmp_16_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                word_3_read_assign_reg_219 <= tmp_3_reg_159;
            end if; 
        end if;
    end process;

    word_3_read_assign_s_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_30_reg_938 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((tmp_30_reg_938 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
                word_3_read_assign_s_reg_274 <= word_3_read_assign_reg_219;
            elsif (((tmp_30_reg_938 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                word_3_read_assign_s_reg_274 <= expanded_key_q0;
            end if; 
        end if;
    end process;

    word_i_13_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_695_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                if ((ap_phi_mux_i_i_phi_fu_383_p4 = ap_const_lv2_0)) then 
                    word_i_13_reg_391 <= tmp_1_2_reg_368;
                elsif ((not((ap_phi_mux_i_i_phi_fu_383_p4 = ap_const_lv2_0)) and not((ap_phi_mux_i_i_phi_fu_383_p4 = ap_const_lv2_1)))) then 
                    word_i_13_reg_391 <= word_3_read_assign_reg_219;
                elsif ((ap_phi_mux_i_i_phi_fu_383_p4 = ap_const_lv2_1)) then 
                    word_i_13_reg_391 <= tmp_2_2_reg_357;
                end if;
            end if; 
        end if;
    end process;

    write_flag_i_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_17_fu_689_p2 = ap_const_lv1_1) and (exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                write_flag_i_reg_346 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                write_flag_i_reg_346 <= write_flag_be_i_reg_968;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                i_10_reg_1026 <= i_10_fu_849_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_7_reg_928 <= i_7_fu_654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_8_reg_963 <= i_8_fu_701_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                i_9_reg_991 <= i_9_fu_782_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                size_3_reg_1018 <= size_3_fu_837_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_843_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                tmp_0_reg_195 <= tmp_0_1_reg_570;
                tmp_1_reg_183 <= tmp_1_5_reg_557;
                tmp_2_reg_171 <= tmp_2_5_reg_544;
                tmp_3_reg_159 <= tmp_3_5_reg_531;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_17_reg_942 <= tmp_17_fu_689_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_843_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                tmp_25_reg_1036 <= tmp_25_fu_870_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_648_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_30_reg_938 <= tmp_30_fu_681_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_776_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                tmp_31_reg_996 <= tmp_31_fu_788_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_s_reg_904 <= tmp_s_fu_613_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                word_i_fu_68 <= word_be_i_fu_757_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_695_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                write_flag_be_i_reg_968 <= write_flag_be_i_fu_707_p6;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_607_p2, ap_CS_fsm_state5, exitcond2_fu_648_p2, tmp_17_fu_689_p2, ap_CS_fsm_state8, exitcond_i_fu_695_p2, ap_CS_fsm_state10, exitcond1_fu_776_p2, ap_CS_fsm_state14, exitcond_fu_843_p2, ap_CS_fsm_state4, tmp_16_fu_642_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_fu_607_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((tmp_16_fu_642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((tmp_17_fu_689_p2 = ap_const_lv1_1) and (exitcond2_fu_648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((exitcond2_fu_648_p2 = ap_const_lv1_1) and (tmp_17_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state8 => 
                if (((exitcond_i_fu_695_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state10 => 
                if (((exitcond1_fu_776_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((exitcond_fu_843_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4, tmp_16_fu_642_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_16_fu_642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_i_i_phi_fu_383_p4 <= i_i_reg_379;

    ap_ready_assign_proc : process(ap_CS_fsm_state4, tmp_16_fu_642_p2)
    begin
        if (((tmp_16_fu_642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_776_p2 <= "1" when (i_1_reg_448 = ap_const_lv3_4) else "0";
    exitcond2_fu_648_p2 <= "1" when (i_reg_263 = ap_const_lv3_4) else "0";
    exitcond3_fu_607_p2 <= "1" when (size_reg_148 = ap_const_lv5_10) else "0";
    exitcond_fu_843_p2 <= "1" when (i_2_reg_582 = ap_const_lv3_4) else "0";
    exitcond_i_fu_695_p2 <= "1" when (i_i_reg_379 = ap_const_lv2_3) else "0";

    expanded_key_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state3, tmp_15_fu_638_p1, tmp_19_fu_676_p1, tmp_24_fu_861_p1, tmp_27_fu_890_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            expanded_key_address0 <= tmp_27_fu_890_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            expanded_key_address0 <= tmp_24_fu_861_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            expanded_key_address0 <= tmp_19_fu_676_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            expanded_key_address0 <= tmp_15_fu_638_p1(8 - 1 downto 0);
        else 
            expanded_key_address0 <= "XXXXXXXX";
        end if; 
    end process;


    expanded_key_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            expanded_key_ce0 <= ap_const_logic_1;
        else 
            expanded_key_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    expanded_key_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state3, key_load_cast_fu_633_p1, tmp_26_fu_884_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            expanded_key_d0 <= tmp_26_fu_884_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            expanded_key_d0 <= key_load_cast_fu_633_p1;
        else 
            expanded_key_d0 <= "XXXXXXXX";
        end if; 
    end process;


    expanded_key_we0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            expanded_key_we0 <= ap_const_logic_1;
        else 
            expanded_key_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_10_fu_849_p2 <= std_logic_vector(unsigned(i_2_reg_582) + unsigned(ap_const_lv3_1));
    i_7_fu_654_p2 <= std_logic_vector(unsigned(i_reg_263) + unsigned(ap_const_lv3_1));
    i_8_fu_701_p2 <= std_logic_vector(unsigned(i_i_reg_379) + unsigned(ap_const_lv2_1));
    i_9_fu_782_p2 <= std_logic_vector(unsigned(i_1_reg_448) + unsigned(ap_const_lv3_1));
    j_5_fu_814_p0 <= j_fu_64;
    j_5_fu_814_p2 <= std_logic_vector(signed(j_5_fu_814_p0) + signed(ap_const_lv32_1));
    key_address0 <= tmp_14_fu_619_p1(4 - 1 downto 0);

    key_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            key_ce0 <= ap_const_logic_1;
        else 
            key_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        key_load_cast1_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(key_q0),5));

    key_load_cast_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(key_load_cast1_fu_629_p1),8));
    rcon_hw_address0 <= tmp_20_fu_820_p1(8 - 1 downto 0);

    rcon_hw_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rcon_hw_ce0 <= ap_const_logic_1;
        else 
            rcon_hw_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sbox_hw_address0 <= tmp_22_fu_806_p1(8 - 1 downto 0);

    sbox_hw_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sbox_hw_ce0 <= ap_const_logic_1;
        else 
            sbox_hw_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    size_3_fu_837_p2 <= std_logic_vector(unsigned(size_1_reg_207) + unsigned(ap_const_lv8_4));
    size_4_fu_895_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(size_2_reg_593));
    tmp_0_3_fu_830_p2 <= (tmp_0_s_reg_438 xor rcon_hw_q0);
    tmp_0_4_fu_721_p3 <= 
        word_i_fu_68 when (write_flag_i_reg_346(0) = '1') else 
        tmp_33_reg_252;
    tmp_14_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_reg_148),64));
    tmp_15_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_904),64));
    tmp_16_fu_642_p2 <= "1" when (unsigned(size_1_reg_207) < unsigned(ap_const_lv8_B0)) else "0";
    tmp_17_fu_689_p2 <= "1" when (tmp_29_fu_685_p1 = ap_const_lv4_0) else "0";
    tmp_18_fu_670_p2 <= std_logic_vector(unsigned(size_1_reg_207) + unsigned(tmp_cast_cast_fu_666_p1));
    tmp_19_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_670_p2),64));
    tmp_20_fu_820_p0 <= j_fu_64;
        tmp_20_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_820_p0),64));

    tmp_21_fu_792_p5 <= i_1_reg_448(2 - 1 downto 0);
    tmp_22_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_792_p6),64));
    tmp_23_fu_855_p2 <= std_logic_vector(signed(ap_const_lv8_F0) + signed(size_2_reg_593));
    tmp_24_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_855_p2),64));
    tmp_25_fu_870_p5 <= i_2_reg_582(2 - 1 downto 0);
    tmp_26_fu_884_p2 <= (tmp_25_reg_1036 xor expanded_key_q0);
    tmp_27_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_2_reg_593),64));
    tmp_29_fu_685_p1 <= size_1_reg_207(4 - 1 downto 0);
    tmp_30_fu_681_p1 <= i_reg_263(2 - 1 downto 0);
    tmp_31_fu_788_p1 <= i_1_reg_448(2 - 1 downto 0);
        tmp_cast_cast_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_660_p2),8));

    tmp_fu_660_p2 <= (i_reg_263 xor ap_const_lv3_4);
    tmp_s_fu_613_p2 <= std_logic_vector(unsigned(size_reg_148) + unsigned(ap_const_lv5_1));
end behav;
