
F746disco-audio-processing-RTOS-TP-SIA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b6d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000161f4  0801b8a0  0801b8a0  0002b8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031a94  08031a94  000500c8  2**0
                  CONTENTS
  4 .ARM          00000008  08031a94  08031a94  00041a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08031a9c  08031a9c  000500c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08031a9c  08031a9c  00041a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08031aa0  08031aa0  00041aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08031aa4  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004af68  200000c8  08031b6c  000500c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2004b030  08031b6c  0005b030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004f56a  00000000  00000000  000500f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a5c8  00000000  00000000  0009f662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000036c8  00000000  00000000  000a9c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000032a0  00000000  00000000  000ad2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039fff  00000000  00000000  000b0598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004a0b5  00000000  00000000  000ea597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001295a5  00000000  00000000  0013464c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c1  00000000  00000000  0025dbf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000edf4  00000000  00000000  0025dcb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00003a35  00000000  00000000  0026caa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c8 	.word	0x200000c8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801b888 	.word	0x0801b888

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000cc 	.word	0x200000cc
 800020c:	0801b888 	.word	0x0801b888

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <__aeabi_drsub>:
 8000370:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000374:	e002      	b.n	800037c <__adddf3>
 8000376:	bf00      	nop

08000378 <__aeabi_dsub>:
 8000378:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800037c <__adddf3>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000382:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	bf1f      	itttt	ne
 8000392:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000396:	ea55 0c02 	orrsne.w	ip, r5, r2
 800039a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800039e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a2:	f000 80e2 	beq.w	800056a <__adddf3+0x1ee>
 80003a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ae:	bfb8      	it	lt
 80003b0:	426d      	neglt	r5, r5
 80003b2:	dd0c      	ble.n	80003ce <__adddf3+0x52>
 80003b4:	442c      	add	r4, r5
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	ea82 0000 	eor.w	r0, r2, r0
 80003c2:	ea83 0101 	eor.w	r1, r3, r1
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	2d36      	cmp	r5, #54	; 0x36
 80003d0:	bf88      	it	hi
 80003d2:	bd30      	pophi	{r4, r5, pc}
 80003d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003e4:	d002      	beq.n	80003ec <__adddf3+0x70>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003f8:	d002      	beq.n	8000400 <__adddf3+0x84>
 80003fa:	4252      	negs	r2, r2
 80003fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000400:	ea94 0f05 	teq	r4, r5
 8000404:	f000 80a7 	beq.w	8000556 <__adddf3+0x1da>
 8000408:	f1a4 0401 	sub.w	r4, r4, #1
 800040c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000410:	db0d      	blt.n	800042e <__adddf3+0xb2>
 8000412:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000416:	fa22 f205 	lsr.w	r2, r2, r5
 800041a:	1880      	adds	r0, r0, r2
 800041c:	f141 0100 	adc.w	r1, r1, #0
 8000420:	fa03 f20e 	lsl.w	r2, r3, lr
 8000424:	1880      	adds	r0, r0, r2
 8000426:	fa43 f305 	asr.w	r3, r3, r5
 800042a:	4159      	adcs	r1, r3
 800042c:	e00e      	b.n	800044c <__adddf3+0xd0>
 800042e:	f1a5 0520 	sub.w	r5, r5, #32
 8000432:	f10e 0e20 	add.w	lr, lr, #32
 8000436:	2a01      	cmp	r2, #1
 8000438:	fa03 fc0e 	lsl.w	ip, r3, lr
 800043c:	bf28      	it	cs
 800043e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000442:	fa43 f305 	asr.w	r3, r3, r5
 8000446:	18c0      	adds	r0, r0, r3
 8000448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	d507      	bpl.n	8000462 <__adddf3+0xe6>
 8000452:	f04f 0e00 	mov.w	lr, #0
 8000456:	f1dc 0c00 	rsbs	ip, ip, #0
 800045a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800045e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000462:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000466:	d31b      	bcc.n	80004a0 <__adddf3+0x124>
 8000468:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800046c:	d30c      	bcc.n	8000488 <__adddf3+0x10c>
 800046e:	0849      	lsrs	r1, r1, #1
 8000470:	ea5f 0030 	movs.w	r0, r0, rrx
 8000474:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000478:	f104 0401 	add.w	r4, r4, #1
 800047c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000480:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000484:	f080 809a 	bcs.w	80005bc <__adddf3+0x240>
 8000488:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800048c:	bf08      	it	eq
 800048e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000492:	f150 0000 	adcs.w	r0, r0, #0
 8000496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800049a:	ea41 0105 	orr.w	r1, r1, r5
 800049e:	bd30      	pop	{r4, r5, pc}
 80004a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004a4:	4140      	adcs	r0, r0
 80004a6:	eb41 0101 	adc.w	r1, r1, r1
 80004aa:	3c01      	subs	r4, #1
 80004ac:	bf28      	it	cs
 80004ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004b2:	d2e9      	bcs.n	8000488 <__adddf3+0x10c>
 80004b4:	f091 0f00 	teq	r1, #0
 80004b8:	bf04      	itt	eq
 80004ba:	4601      	moveq	r1, r0
 80004bc:	2000      	moveq	r0, #0
 80004be:	fab1 f381 	clz	r3, r1
 80004c2:	bf08      	it	eq
 80004c4:	3320      	addeq	r3, #32
 80004c6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ca:	f1b3 0220 	subs.w	r2, r3, #32
 80004ce:	da0c      	bge.n	80004ea <__adddf3+0x16e>
 80004d0:	320c      	adds	r2, #12
 80004d2:	dd08      	ble.n	80004e6 <__adddf3+0x16a>
 80004d4:	f102 0c14 	add.w	ip, r2, #20
 80004d8:	f1c2 020c 	rsb	r2, r2, #12
 80004dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004e0:	fa21 f102 	lsr.w	r1, r1, r2
 80004e4:	e00c      	b.n	8000500 <__adddf3+0x184>
 80004e6:	f102 0214 	add.w	r2, r2, #20
 80004ea:	bfd8      	it	le
 80004ec:	f1c2 0c20 	rsble	ip, r2, #32
 80004f0:	fa01 f102 	lsl.w	r1, r1, r2
 80004f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004f8:	bfdc      	itt	le
 80004fa:	ea41 010c 	orrle.w	r1, r1, ip
 80004fe:	4090      	lslle	r0, r2
 8000500:	1ae4      	subs	r4, r4, r3
 8000502:	bfa2      	ittt	ge
 8000504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000508:	4329      	orrge	r1, r5
 800050a:	bd30      	popge	{r4, r5, pc}
 800050c:	ea6f 0404 	mvn.w	r4, r4
 8000510:	3c1f      	subs	r4, #31
 8000512:	da1c      	bge.n	800054e <__adddf3+0x1d2>
 8000514:	340c      	adds	r4, #12
 8000516:	dc0e      	bgt.n	8000536 <__adddf3+0x1ba>
 8000518:	f104 0414 	add.w	r4, r4, #20
 800051c:	f1c4 0220 	rsb	r2, r4, #32
 8000520:	fa20 f004 	lsr.w	r0, r0, r4
 8000524:	fa01 f302 	lsl.w	r3, r1, r2
 8000528:	ea40 0003 	orr.w	r0, r0, r3
 800052c:	fa21 f304 	lsr.w	r3, r1, r4
 8000530:	ea45 0103 	orr.w	r1, r5, r3
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f1c4 040c 	rsb	r4, r4, #12
 800053a:	f1c4 0220 	rsb	r2, r4, #32
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 f304 	lsl.w	r3, r1, r4
 8000546:	ea40 0003 	orr.w	r0, r0, r3
 800054a:	4629      	mov	r1, r5
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	fa21 f004 	lsr.w	r0, r1, r4
 8000552:	4629      	mov	r1, r5
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f094 0f00 	teq	r4, #0
 800055a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800055e:	bf06      	itte	eq
 8000560:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000564:	3401      	addeq	r4, #1
 8000566:	3d01      	subne	r5, #1
 8000568:	e74e      	b.n	8000408 <__adddf3+0x8c>
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf18      	it	ne
 8000570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000574:	d029      	beq.n	80005ca <__adddf3+0x24e>
 8000576:	ea94 0f05 	teq	r4, r5
 800057a:	bf08      	it	eq
 800057c:	ea90 0f02 	teqeq	r0, r2
 8000580:	d005      	beq.n	800058e <__adddf3+0x212>
 8000582:	ea54 0c00 	orrs.w	ip, r4, r0
 8000586:	bf04      	itt	eq
 8000588:	4619      	moveq	r1, r3
 800058a:	4610      	moveq	r0, r2
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	ea91 0f03 	teq	r1, r3
 8000592:	bf1e      	ittt	ne
 8000594:	2100      	movne	r1, #0
 8000596:	2000      	movne	r0, #0
 8000598:	bd30      	popne	{r4, r5, pc}
 800059a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800059e:	d105      	bne.n	80005ac <__adddf3+0x230>
 80005a0:	0040      	lsls	r0, r0, #1
 80005a2:	4149      	adcs	r1, r1
 80005a4:	bf28      	it	cs
 80005a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005b0:	bf3c      	itt	cc
 80005b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005b6:	bd30      	popcc	{r4, r5, pc}
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005c4:	f04f 0000 	mov.w	r0, #0
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ce:	bf1a      	itte	ne
 80005d0:	4619      	movne	r1, r3
 80005d2:	4610      	movne	r0, r2
 80005d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005d8:	bf1c      	itt	ne
 80005da:	460b      	movne	r3, r1
 80005dc:	4602      	movne	r2, r0
 80005de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005e2:	bf06      	itte	eq
 80005e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005e8:	ea91 0f03 	teqeq	r1, r3
 80005ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	bf00      	nop

080005f4 <__aeabi_ui2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000608:	f04f 0500 	mov.w	r5, #0
 800060c:	f04f 0100 	mov.w	r1, #0
 8000610:	e750      	b.n	80004b4 <__adddf3+0x138>
 8000612:	bf00      	nop

08000614 <__aeabi_i2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800062c:	bf48      	it	mi
 800062e:	4240      	negmi	r0, r0
 8000630:	f04f 0100 	mov.w	r1, #0
 8000634:	e73e      	b.n	80004b4 <__adddf3+0x138>
 8000636:	bf00      	nop

08000638 <__aeabi_f2d>:
 8000638:	0042      	lsls	r2, r0, #1
 800063a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800063e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000642:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000646:	bf1f      	itttt	ne
 8000648:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800064c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000650:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000654:	4770      	bxne	lr
 8000656:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800065a:	bf08      	it	eq
 800065c:	4770      	bxeq	lr
 800065e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000662:	bf04      	itt	eq
 8000664:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000668:	4770      	bxeq	lr
 800066a:	b530      	push	{r4, r5, lr}
 800066c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	e71c      	b.n	80004b4 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_ul2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	e00a      	b.n	80006a2 <__aeabi_l2d+0x16>

0800068c <__aeabi_l2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800069a:	d502      	bpl.n	80006a2 <__aeabi_l2d+0x16>
 800069c:	4240      	negs	r0, r0
 800069e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ae:	f43f aed8 	beq.w	8000462 <__adddf3+0xe6>
 80006b2:	f04f 0203 	mov.w	r2, #3
 80006b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ba:	bf18      	it	ne
 80006bc:	3203      	addne	r2, #3
 80006be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c2:	bf18      	it	ne
 80006c4:	3203      	addne	r2, #3
 80006c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ca:	f1c2 0320 	rsb	r3, r2, #32
 80006ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006da:	ea40 000e 	orr.w	r0, r0, lr
 80006de:	fa21 f102 	lsr.w	r1, r1, r2
 80006e2:	4414      	add	r4, r2
 80006e4:	e6bd      	b.n	8000462 <__adddf3+0xe6>
 80006e6:	bf00      	nop

080006e8 <__aeabi_dmul>:
 80006e8:	b570      	push	{r4, r5, r6, lr}
 80006ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006f6:	bf1d      	ittte	ne
 80006f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006fc:	ea94 0f0c 	teqne	r4, ip
 8000700:	ea95 0f0c 	teqne	r5, ip
 8000704:	f000 f8de 	bleq	80008c4 <__aeabi_dmul+0x1dc>
 8000708:	442c      	add	r4, r5
 800070a:	ea81 0603 	eor.w	r6, r1, r3
 800070e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800071a:	bf18      	it	ne
 800071c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000720:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000724:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000728:	d038      	beq.n	800079c <__aeabi_dmul+0xb4>
 800072a:	fba0 ce02 	umull	ip, lr, r0, r2
 800072e:	f04f 0500 	mov.w	r5, #0
 8000732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000736:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800073a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800073e:	f04f 0600 	mov.w	r6, #0
 8000742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000746:	f09c 0f00 	teq	ip, #0
 800074a:	bf18      	it	ne
 800074c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000750:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000754:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000758:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800075c:	d204      	bcs.n	8000768 <__aeabi_dmul+0x80>
 800075e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000762:	416d      	adcs	r5, r5
 8000764:	eb46 0606 	adc.w	r6, r6, r6
 8000768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800076c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800077c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000780:	bf88      	it	hi
 8000782:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000786:	d81e      	bhi.n	80007c6 <__aeabi_dmul+0xde>
 8000788:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800078c:	bf08      	it	eq
 800078e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000792:	f150 0000 	adcs.w	r0, r0, #0
 8000796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007a0:	ea46 0101 	orr.w	r1, r6, r1
 80007a4:	ea40 0002 	orr.w	r0, r0, r2
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007b0:	bfc2      	ittt	gt
 80007b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	popgt	{r4, r5, r6, pc}
 80007bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007c0:	f04f 0e00 	mov.w	lr, #0
 80007c4:	3c01      	subs	r4, #1
 80007c6:	f300 80ab 	bgt.w	8000920 <__aeabi_dmul+0x238>
 80007ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ce:	bfde      	ittt	le
 80007d0:	2000      	movle	r0, #0
 80007d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007d6:	bd70      	pople	{r4, r5, r6, pc}
 80007d8:	f1c4 0400 	rsb	r4, r4, #0
 80007dc:	3c20      	subs	r4, #32
 80007de:	da35      	bge.n	800084c <__aeabi_dmul+0x164>
 80007e0:	340c      	adds	r4, #12
 80007e2:	dc1b      	bgt.n	800081c <__aeabi_dmul+0x134>
 80007e4:	f104 0414 	add.w	r4, r4, #20
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f305 	lsl.w	r3, r0, r5
 80007f0:	fa20 f004 	lsr.w	r0, r0, r4
 80007f4:	fa01 f205 	lsl.w	r2, r1, r5
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000808:	fa21 f604 	lsr.w	r6, r1, r4
 800080c:	eb42 0106 	adc.w	r1, r2, r6
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 040c 	rsb	r4, r4, #12
 8000820:	f1c4 0520 	rsb	r5, r4, #32
 8000824:	fa00 f304 	lsl.w	r3, r0, r4
 8000828:	fa20 f005 	lsr.w	r0, r0, r5
 800082c:	fa01 f204 	lsl.w	r2, r1, r4
 8000830:	ea40 0002 	orr.w	r0, r0, r2
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800083c:	f141 0100 	adc.w	r1, r1, #0
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 0520 	rsb	r5, r4, #32
 8000850:	fa00 f205 	lsl.w	r2, r0, r5
 8000854:	ea4e 0e02 	orr.w	lr, lr, r2
 8000858:	fa20 f304 	lsr.w	r3, r0, r4
 800085c:	fa01 f205 	lsl.w	r2, r1, r5
 8000860:	ea43 0302 	orr.w	r3, r3, r2
 8000864:	fa21 f004 	lsr.w	r0, r1, r4
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	fa21 f204 	lsr.w	r2, r1, r4
 8000870:	ea20 0002 	bic.w	r0, r0, r2
 8000874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800087c:	bf08      	it	eq
 800087e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f094 0f00 	teq	r4, #0
 8000888:	d10f      	bne.n	80008aa <__aeabi_dmul+0x1c2>
 800088a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800088e:	0040      	lsls	r0, r0, #1
 8000890:	eb41 0101 	adc.w	r1, r1, r1
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	bf08      	it	eq
 800089a:	3c01      	subeq	r4, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1a6>
 800089e:	ea41 0106 	orr.w	r1, r1, r6
 80008a2:	f095 0f00 	teq	r5, #0
 80008a6:	bf18      	it	ne
 80008a8:	4770      	bxne	lr
 80008aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008ae:	0052      	lsls	r2, r2, #1
 80008b0:	eb43 0303 	adc.w	r3, r3, r3
 80008b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3d01      	subeq	r5, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1c6>
 80008be:	ea43 0306 	orr.w	r3, r3, r6
 80008c2:	4770      	bx	lr
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008cc:	bf18      	it	ne
 80008ce:	ea95 0f0c 	teqne	r5, ip
 80008d2:	d00c      	beq.n	80008ee <__aeabi_dmul+0x206>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	d1d1      	bne.n	8000884 <__aeabi_dmul+0x19c>
 80008e0:	ea81 0103 	eor.w	r1, r1, r3
 80008e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008e8:	f04f 0000 	mov.w	r0, #0
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
 80008ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f2:	bf06      	itte	eq
 80008f4:	4610      	moveq	r0, r2
 80008f6:	4619      	moveq	r1, r3
 80008f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fc:	d019      	beq.n	8000932 <__aeabi_dmul+0x24a>
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	d102      	bne.n	800090a <__aeabi_dmul+0x222>
 8000904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000908:	d113      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800090a:	ea95 0f0c 	teq	r5, ip
 800090e:	d105      	bne.n	800091c <__aeabi_dmul+0x234>
 8000910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000914:	bf1c      	itt	ne
 8000916:	4610      	movne	r0, r2
 8000918:	4619      	movne	r1, r3
 800091a:	d10a      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800091c:	ea81 0103 	eor.w	r1, r1, r3
 8000920:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000924:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000928:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000936:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800093a:	bd70      	pop	{r4, r5, r6, pc}

0800093c <__aeabi_ddiv>:
 800093c:	b570      	push	{r4, r5, r6, lr}
 800093e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000942:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800094a:	bf1d      	ittte	ne
 800094c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000950:	ea94 0f0c 	teqne	r4, ip
 8000954:	ea95 0f0c 	teqne	r5, ip
 8000958:	f000 f8a7 	bleq	8000aaa <__aeabi_ddiv+0x16e>
 800095c:	eba4 0405 	sub.w	r4, r4, r5
 8000960:	ea81 0e03 	eor.w	lr, r1, r3
 8000964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800096c:	f000 8088 	beq.w	8000a80 <__aeabi_ddiv+0x144>
 8000970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000974:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800097c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800098c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000990:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000994:	429d      	cmp	r5, r3
 8000996:	bf08      	it	eq
 8000998:	4296      	cmpeq	r6, r2
 800099a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800099e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009a2:	d202      	bcs.n	80009aa <__aeabi_ddiv+0x6e>
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009aa:	1ab6      	subs	r6, r6, r2
 80009ac:	eb65 0503 	sbc.w	r5, r5, r3
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a1c:	d018      	beq.n	8000a50 <__aeabi_ddiv+0x114>
 8000a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a3a:	d1c0      	bne.n	80009be <__aeabi_ddiv+0x82>
 8000a3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a40:	d10b      	bne.n	8000a5a <__aeabi_ddiv+0x11e>
 8000a42:	ea41 0100 	orr.w	r1, r1, r0
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a4e:	e7b6      	b.n	80009be <__aeabi_ddiv+0x82>
 8000a50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a54:	bf04      	itt	eq
 8000a56:	4301      	orreq	r1, r0
 8000a58:	2000      	moveq	r0, #0
 8000a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a5e:	bf88      	it	hi
 8000a60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a64:	f63f aeaf 	bhi.w	80007c6 <__aeabi_dmul+0xde>
 8000a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a6c:	bf04      	itt	eq
 8000a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a76:	f150 0000 	adcs.w	r0, r0, #0
 8000a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a7e:	bd70      	pop	{r4, r5, r6, pc}
 8000a80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a8c:	bfc2      	ittt	gt
 8000a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a96:	bd70      	popgt	{r4, r5, r6, pc}
 8000a98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a9c:	f04f 0e00 	mov.w	lr, #0
 8000aa0:	3c01      	subs	r4, #1
 8000aa2:	e690      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8000aa8:	e68d      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aae:	ea94 0f0c 	teq	r4, ip
 8000ab2:	bf08      	it	eq
 8000ab4:	ea95 0f0c 	teqeq	r5, ip
 8000ab8:	f43f af3b 	beq.w	8000932 <__aeabi_dmul+0x24a>
 8000abc:	ea94 0f0c 	teq	r4, ip
 8000ac0:	d10a      	bne.n	8000ad8 <__aeabi_ddiv+0x19c>
 8000ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ac6:	f47f af34 	bne.w	8000932 <__aeabi_dmul+0x24a>
 8000aca:	ea95 0f0c 	teq	r5, ip
 8000ace:	f47f af25 	bne.w	800091c <__aeabi_dmul+0x234>
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	e72c      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000ad8:	ea95 0f0c 	teq	r5, ip
 8000adc:	d106      	bne.n	8000aec <__aeabi_ddiv+0x1b0>
 8000ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae2:	f43f aefd 	beq.w	80008e0 <__aeabi_dmul+0x1f8>
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	e722      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000af6:	f47f aec5 	bne.w	8000884 <__aeabi_dmul+0x19c>
 8000afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000afe:	f47f af0d 	bne.w	800091c <__aeabi_dmul+0x234>
 8000b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b06:	f47f aeeb 	bne.w	80008e0 <__aeabi_dmul+0x1f8>
 8000b0a:	e712      	b.n	8000932 <__aeabi_dmul+0x24a>

08000b0c <__aeabi_d2uiz>:
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	d211      	bcs.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b14:	d211      	bcs.n	8000b3a <__aeabi_d2uiz+0x2e>
 8000b16:	d50d      	bpl.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b20:	d40e      	bmi.n	8000b40 <__aeabi_d2uiz+0x34>
 8000b22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_d2uiz+0x3a>
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_uldivmod>:
 8000b4c:	b953      	cbnz	r3, 8000b64 <__aeabi_uldivmod+0x18>
 8000b4e:	b94a      	cbnz	r2, 8000b64 <__aeabi_uldivmod+0x18>
 8000b50:	2900      	cmp	r1, #0
 8000b52:	bf08      	it	eq
 8000b54:	2800      	cmpeq	r0, #0
 8000b56:	bf1c      	itt	ne
 8000b58:	f04f 31ff 	movne.w	r1, #4294967295
 8000b5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b60:	f000 b96e 	b.w	8000e40 <__aeabi_idiv0>
 8000b64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b6c:	f000 f806 	bl	8000b7c <__udivmoddi4>
 8000b70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b78:	b004      	add	sp, #16
 8000b7a:	4770      	bx	lr

08000b7c <__udivmoddi4>:
 8000b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b80:	9d08      	ldr	r5, [sp, #32]
 8000b82:	4604      	mov	r4, r0
 8000b84:	468c      	mov	ip, r1
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f040 8083 	bne.w	8000c92 <__udivmoddi4+0x116>
 8000b8c:	428a      	cmp	r2, r1
 8000b8e:	4617      	mov	r7, r2
 8000b90:	d947      	bls.n	8000c22 <__udivmoddi4+0xa6>
 8000b92:	fab2 f282 	clz	r2, r2
 8000b96:	b142      	cbz	r2, 8000baa <__udivmoddi4+0x2e>
 8000b98:	f1c2 0020 	rsb	r0, r2, #32
 8000b9c:	fa24 f000 	lsr.w	r0, r4, r0
 8000ba0:	4091      	lsls	r1, r2
 8000ba2:	4097      	lsls	r7, r2
 8000ba4:	ea40 0c01 	orr.w	ip, r0, r1
 8000ba8:	4094      	lsls	r4, r2
 8000baa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bae:	0c23      	lsrs	r3, r4, #16
 8000bb0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bb4:	fa1f fe87 	uxth.w	lr, r7
 8000bb8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc0:	fb06 f10e 	mul.w	r1, r6, lr
 8000bc4:	4299      	cmp	r1, r3
 8000bc6:	d909      	bls.n	8000bdc <__udivmoddi4+0x60>
 8000bc8:	18fb      	adds	r3, r7, r3
 8000bca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bce:	f080 8119 	bcs.w	8000e04 <__udivmoddi4+0x288>
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	f240 8116 	bls.w	8000e04 <__udivmoddi4+0x288>
 8000bd8:	3e02      	subs	r6, #2
 8000bda:	443b      	add	r3, r7
 8000bdc:	1a5b      	subs	r3, r3, r1
 8000bde:	b2a4      	uxth	r4, r4
 8000be0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000be4:	fb08 3310 	mls	r3, r8, r0, r3
 8000be8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bf0:	45a6      	cmp	lr, r4
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x8c>
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bfa:	f080 8105 	bcs.w	8000e08 <__udivmoddi4+0x28c>
 8000bfe:	45a6      	cmp	lr, r4
 8000c00:	f240 8102 	bls.w	8000e08 <__udivmoddi4+0x28c>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c0c:	eba4 040e 	sub.w	r4, r4, lr
 8000c10:	2600      	movs	r6, #0
 8000c12:	b11d      	cbz	r5, 8000c1c <__udivmoddi4+0xa0>
 8000c14:	40d4      	lsrs	r4, r2
 8000c16:	2300      	movs	r3, #0
 8000c18:	e9c5 4300 	strd	r4, r3, [r5]
 8000c1c:	4631      	mov	r1, r6
 8000c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c22:	b902      	cbnz	r2, 8000c26 <__udivmoddi4+0xaa>
 8000c24:	deff      	udf	#255	; 0xff
 8000c26:	fab2 f282 	clz	r2, r2
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	d150      	bne.n	8000cd0 <__udivmoddi4+0x154>
 8000c2e:	1bcb      	subs	r3, r1, r7
 8000c30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c34:	fa1f f887 	uxth.w	r8, r7
 8000c38:	2601      	movs	r6, #1
 8000c3a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c3e:	0c21      	lsrs	r1, r4, #16
 8000c40:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c48:	fb08 f30c 	mul.w	r3, r8, ip
 8000c4c:	428b      	cmp	r3, r1
 8000c4e:	d907      	bls.n	8000c60 <__udivmoddi4+0xe4>
 8000c50:	1879      	adds	r1, r7, r1
 8000c52:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c56:	d202      	bcs.n	8000c5e <__udivmoddi4+0xe2>
 8000c58:	428b      	cmp	r3, r1
 8000c5a:	f200 80e9 	bhi.w	8000e30 <__udivmoddi4+0x2b4>
 8000c5e:	4684      	mov	ip, r0
 8000c60:	1ac9      	subs	r1, r1, r3
 8000c62:	b2a3      	uxth	r3, r4
 8000c64:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c68:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c6c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c70:	fb08 f800 	mul.w	r8, r8, r0
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	d907      	bls.n	8000c88 <__udivmoddi4+0x10c>
 8000c78:	193c      	adds	r4, r7, r4
 8000c7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x10a>
 8000c80:	45a0      	cmp	r8, r4
 8000c82:	f200 80d9 	bhi.w	8000e38 <__udivmoddi4+0x2bc>
 8000c86:	4618      	mov	r0, r3
 8000c88:	eba4 0408 	sub.w	r4, r4, r8
 8000c8c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c90:	e7bf      	b.n	8000c12 <__udivmoddi4+0x96>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x12e>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80b1 	beq.w	8000dfe <__udivmoddi4+0x282>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x1cc>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0x140>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80b8 	bhi.w	8000e2c <__udivmoddi4+0x2b0>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0103 	sbc.w	r1, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	468c      	mov	ip, r1
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0a8      	beq.n	8000c1c <__udivmoddi4+0xa0>
 8000cca:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cce:	e7a5      	b.n	8000c1c <__udivmoddi4+0xa0>
 8000cd0:	f1c2 0320 	rsb	r3, r2, #32
 8000cd4:	fa20 f603 	lsr.w	r6, r0, r3
 8000cd8:	4097      	lsls	r7, r2
 8000cda:	fa01 f002 	lsl.w	r0, r1, r2
 8000cde:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce2:	40d9      	lsrs	r1, r3
 8000ce4:	4330      	orrs	r0, r6
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cec:	fa1f f887 	uxth.w	r8, r7
 8000cf0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf8:	fb06 f108 	mul.w	r1, r6, r8
 8000cfc:	4299      	cmp	r1, r3
 8000cfe:	fa04 f402 	lsl.w	r4, r4, r2
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x19c>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d0a:	f080 808d 	bcs.w	8000e28 <__udivmoddi4+0x2ac>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 808a 	bls.w	8000e28 <__udivmoddi4+0x2ac>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b281      	uxth	r1, r0
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d28:	fb00 f308 	mul.w	r3, r0, r8
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x1c4>
 8000d30:	1879      	adds	r1, r7, r1
 8000d32:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d36:	d273      	bcs.n	8000e20 <__udivmoddi4+0x2a4>
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d971      	bls.n	8000e20 <__udivmoddi4+0x2a4>
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	4439      	add	r1, r7
 8000d40:	1acb      	subs	r3, r1, r3
 8000d42:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d46:	e778      	b.n	8000c3a <__udivmoddi4+0xbe>
 8000d48:	f1c6 0c20 	rsb	ip, r6, #32
 8000d4c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d50:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d54:	431c      	orrs	r4, r3
 8000d56:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d62:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d66:	431f      	orrs	r7, r3
 8000d68:	0c3b      	lsrs	r3, r7, #16
 8000d6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6e:	fa1f f884 	uxth.w	r8, r4
 8000d72:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d76:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d7a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d7e:	458a      	cmp	sl, r1
 8000d80:	fa02 f206 	lsl.w	r2, r2, r6
 8000d84:	fa00 f306 	lsl.w	r3, r0, r6
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x220>
 8000d8a:	1861      	adds	r1, r4, r1
 8000d8c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d90:	d248      	bcs.n	8000e24 <__udivmoddi4+0x2a8>
 8000d92:	458a      	cmp	sl, r1
 8000d94:	d946      	bls.n	8000e24 <__udivmoddi4+0x2a8>
 8000d96:	f1a9 0902 	sub.w	r9, r9, #2
 8000d9a:	4421      	add	r1, r4
 8000d9c:	eba1 010a 	sub.w	r1, r1, sl
 8000da0:	b2bf      	uxth	r7, r7
 8000da2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000daa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dae:	fb00 f808 	mul.w	r8, r0, r8
 8000db2:	45b8      	cmp	r8, r7
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x24a>
 8000db6:	19e7      	adds	r7, r4, r7
 8000db8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dbc:	d22e      	bcs.n	8000e1c <__udivmoddi4+0x2a0>
 8000dbe:	45b8      	cmp	r8, r7
 8000dc0:	d92c      	bls.n	8000e1c <__udivmoddi4+0x2a0>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	4427      	add	r7, r4
 8000dc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dca:	eba7 0708 	sub.w	r7, r7, r8
 8000dce:	fba0 8902 	umull	r8, r9, r0, r2
 8000dd2:	454f      	cmp	r7, r9
 8000dd4:	46c6      	mov	lr, r8
 8000dd6:	4649      	mov	r1, r9
 8000dd8:	d31a      	bcc.n	8000e10 <__udivmoddi4+0x294>
 8000dda:	d017      	beq.n	8000e0c <__udivmoddi4+0x290>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x27a>
 8000dde:	ebb3 020e 	subs.w	r2, r3, lr
 8000de2:	eb67 0701 	sbc.w	r7, r7, r1
 8000de6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000dea:	40f2      	lsrs	r2, r6
 8000dec:	ea4c 0202 	orr.w	r2, ip, r2
 8000df0:	40f7      	lsrs	r7, r6
 8000df2:	e9c5 2700 	strd	r2, r7, [r5]
 8000df6:	2600      	movs	r6, #0
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	462e      	mov	r6, r5
 8000e00:	4628      	mov	r0, r5
 8000e02:	e70b      	b.n	8000c1c <__udivmoddi4+0xa0>
 8000e04:	4606      	mov	r6, r0
 8000e06:	e6e9      	b.n	8000bdc <__udivmoddi4+0x60>
 8000e08:	4618      	mov	r0, r3
 8000e0a:	e6fd      	b.n	8000c08 <__udivmoddi4+0x8c>
 8000e0c:	4543      	cmp	r3, r8
 8000e0e:	d2e5      	bcs.n	8000ddc <__udivmoddi4+0x260>
 8000e10:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e14:	eb69 0104 	sbc.w	r1, r9, r4
 8000e18:	3801      	subs	r0, #1
 8000e1a:	e7df      	b.n	8000ddc <__udivmoddi4+0x260>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	e7d2      	b.n	8000dc6 <__udivmoddi4+0x24a>
 8000e20:	4660      	mov	r0, ip
 8000e22:	e78d      	b.n	8000d40 <__udivmoddi4+0x1c4>
 8000e24:	4681      	mov	r9, r0
 8000e26:	e7b9      	b.n	8000d9c <__udivmoddi4+0x220>
 8000e28:	4666      	mov	r6, ip
 8000e2a:	e775      	b.n	8000d18 <__udivmoddi4+0x19c>
 8000e2c:	4630      	mov	r0, r6
 8000e2e:	e74a      	b.n	8000cc6 <__udivmoddi4+0x14a>
 8000e30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e34:	4439      	add	r1, r7
 8000e36:	e713      	b.n	8000c60 <__udivmoddi4+0xe4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	443c      	add	r4, r7
 8000e3c:	e724      	b.n	8000c88 <__udivmoddi4+0x10c>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_idiv0>:
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	0000      	movs	r0, r0
	...

08000e48 <audioLoop>:
 * This is the main audio loop (aka infinite while loop) which is responsible for real time audio processing tasks:
 * - transferring recorded audio from the DMA buffer to buf_input[]
 * - processing audio samples and writing them to buf_output[]
 * - transferring processed samples back to the DMA buffer
 */
void audioLoop() {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af02      	add	r7, sp, #8

	//uiDisplayBasic();

	/* Initialize SDRAM buffers */
	memset((int16_t*) AUDIO_SCRATCH_ADDR, 0, AUDIO_SCRATCH_SIZE * 2); // note that the size argument here always refers to bytes whatever the data type
 8000e4e:	4a36      	ldr	r2, [pc, #216]	; (8000f28 <audioLoop+0xe0>)
 8000e50:	2100      	movs	r1, #0
 8000e52:	4836      	ldr	r0, [pc, #216]	; (8000f2c <audioLoop+0xe4>)
 8000e54:	f019 faf8 	bl	801a448 <memset>

	audio_rec_buffer_state = BUFFER_OFFSET_NONE;
 8000e58:	4b35      	ldr	r3, [pc, #212]	; (8000f30 <audioLoop+0xe8>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]

	arm_rfft_fast_init_f32(&FFTStruct, FFTLength);
 8000e5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e62:	4834      	ldr	r0, [pc, #208]	; (8000f34 <audioLoop+0xec>)
 8000e64:	f018 f9b6 	bl	80191d4 <arm_rfft_fast_init_f32>

	// input device: INPUT_DEVICE_INPUT_LINE_1 or INPUT_DEVICE_DIGITAL_MICROPHONE_2 (not fully functional yet as you also need to change things in main.c:MX_SAI2_Init())
	// AudioFreq: AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_16K, etc (but also change accordingly hsai_BlockA2.Init.AudioFrequency in main.c, line 855)
	//start_Audio_Processing(buf_output, buf_input, AUDIO_DMA_BUF_SIZE, INPUT_DEVICE_DIGITAL_MICROPHONE_2, SAI_AUDIO_FREQUENCY_16K); // AUDIO_FREQUENCY_48K);
	start_Audio_Processing(buf_output, buf_input, AUDIO_DMA_BUF_SIZE, INPUT_DEVICE_DIGITAL_MICROPHONE_2, hsai_BlockA2.Init.AudioFrequency);
 8000e68:	4b33      	ldr	r3, [pc, #204]	; (8000f38 <audioLoop+0xf0>)
 8000e6a:	69db      	ldr	r3, [r3, #28]
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e76:	4931      	ldr	r1, [pc, #196]	; (8000f3c <audioLoop+0xf4>)
 8000e78:	4831      	ldr	r0, [pc, #196]	; (8000f40 <audioLoop+0xf8>)
 8000e7a:	f004 f98d 	bl	8005198 <start_Audio_Processing>

	/* main audio loop */
	while (1) {

		accumulateInputLevels();
 8000e7e:	f000 f86f 	bl	8000f60 <accumulateInputLevels>
		count++;
 8000e82:	4b30      	ldr	r3, [pc, #192]	; (8000f44 <audioLoop+0xfc>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	3301      	adds	r3, #1
 8000e88:	4a2e      	ldr	r2, [pc, #184]	; (8000f44 <audioLoop+0xfc>)
 8000e8a:	6013      	str	r3, [r2, #0]
		if (count >= 20) {
 8000e8c:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <audioLoop+0xfc>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b13      	cmp	r3, #19
 8000e92:	dd2a      	ble.n	8000eea <audioLoop+0xa2>
			count = 0;
 8000e94:	4b2b      	ldr	r3, [pc, #172]	; (8000f44 <audioLoop+0xfc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
			inputLevelLavr = inputLevelL * 0.05;
 8000e9a:	4b2b      	ldr	r3, [pc, #172]	; (8000f48 <audioLoop+0x100>)
 8000e9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ea0:	a31f      	add	r3, pc, #124	; (adr r3, 8000f20 <audioLoop+0xd8>)
 8000ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea6:	f7ff fc1f 	bl	80006e8 <__aeabi_dmul>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	460b      	mov	r3, r1
 8000eae:	4927      	ldr	r1, [pc, #156]	; (8000f4c <audioLoop+0x104>)
 8000eb0:	e9c1 2300 	strd	r2, r3, [r1]
			inputLevelRavr = inputLevelR * 0.05;
 8000eb4:	4b26      	ldr	r3, [pc, #152]	; (8000f50 <audioLoop+0x108>)
 8000eb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eba:	a319      	add	r3, pc, #100	; (adr r3, 8000f20 <audioLoop+0xd8>)
 8000ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec0:	f7ff fc12 	bl	80006e8 <__aeabi_dmul>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4922      	ldr	r1, [pc, #136]	; (8000f54 <audioLoop+0x10c>)
 8000eca:	e9c1 2300 	strd	r2, r3, [r1]
			//osSignalSet(uiTaskHandle, 0x0002);
			//uiDisplayInputLevel(inputLevelL, inputLevelR);
			inputLevelL = 0.;
 8000ece:	491e      	ldr	r1, [pc, #120]	; (8000f48 <audioLoop+0x100>)
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	f04f 0300 	mov.w	r3, #0
 8000ed8:	e9c1 2300 	strd	r2, r3, [r1]
			inputLevelR = 0.;
 8000edc:	491c      	ldr	r1, [pc, #112]	; (8000f50 <audioLoop+0x108>)
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	e9c1 2300 	strd	r2, r3, [r1]
		}

		osSignalWait (0x0002, osWaitForever);
 8000eea:	463b      	mov	r3, r7
 8000eec:	f04f 32ff 	mov.w	r2, #4294967295
 8000ef0:	2102      	movs	r1, #2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f015 f9ca 	bl	801628c <osSignalWait>
		//while (audio_rec_buffer_state != BUFFER_OFFSET_HALF) {
		//	asm("NOP");
		//}
		//audio_rec_buffer_state = BUFFER_OFFSET_NONE;
		/* Copy recorded 1st half block */
		processAudio(buf_output, buf_input);
 8000ef8:	4910      	ldr	r1, [pc, #64]	; (8000f3c <audioLoop+0xf4>)
 8000efa:	4811      	ldr	r0, [pc, #68]	; (8000f40 <audioLoop+0xf8>)
 8000efc:	f000 f910 	bl	8001120 <processAudio>

		osSignalWait (0x0001, osWaitForever);
 8000f00:	463b      	mov	r3, r7
 8000f02:	f04f 32ff 	mov.w	r2, #4294967295
 8000f06:	2101      	movs	r1, #1
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f015 f9bf 	bl	801628c <osSignalWait>
		//while (audio_rec_buffer_state != BUFFER_OFFSET_FULL) {
		//	asm("NOP");
		//}
		//audio_rec_buffer_state = BUFFER_OFFSET_NONE;
		/* Copy recorded 2nd half block */
		processAudio(buf_output_half, buf_input_half);
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <audioLoop+0x110>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a12      	ldr	r2, [pc, #72]	; (8000f5c <audioLoop+0x114>)
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	4611      	mov	r1, r2
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f000 f901 	bl	8001120 <processAudio>
		accumulateInputLevels();
 8000f1e:	e7ae      	b.n	8000e7e <audioLoop+0x36>
 8000f20:	9999999a 	.word	0x9999999a
 8000f24:	3fa99999 	.word	0x3fa99999
 8000f28:	0004e200 	.word	0x0004e200
 8000f2c:	c0096000 	.word	0xc0096000
 8000f30:	20009f68 	.word	0x20009f68
 8000f34:	20008d40 	.word	0x20008d40
 8000f38:	2000a198 	.word	0x2000a198
 8000f3c:	20008540 	.word	0x20008540
 8000f40:	20009158 	.word	0x20009158
 8000f44:	200000e4 	.word	0x200000e4
 8000f48:	200000f0 	.word	0x200000f0
 8000f4c:	20009f58 	.word	0x20009f58
 8000f50:	200000f8 	.word	0x200000f8
 8000f54:	20009f60 	.word	0x20009f60
 8000f58:	20000004 	.word	0x20000004
 8000f5c:	20000000 	.word	0x20000000

08000f60 <accumulateInputLevels>:
 * Update input levels from the last audio frame (see global variable inputLevelL and inputLevelR).
 * Reminder: audio samples are actually interleaved L/R samples,
 * with left channel samples at even positions,
 * and right channel samples at odd positions.
 */
static void accumulateInputLevels() {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0

	// Left channel:
	uint32_t lvl = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < AUDIO_DMA_BUF_SIZE; i += 2) {
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	e016      	b.n	8000f9e <accumulateInputLevels+0x3e>
		int16_t v = (int16_t) buf_input[i];
 8000f70:	4a3e      	ldr	r2, [pc, #248]	; (800106c <accumulateInputLevels+0x10c>)
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f78:	803b      	strh	r3, [r7, #0]
		if (v > 0)
 8000f7a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	dd05      	ble.n	8000f8e <accumulateInputLevels+0x2e>
			lvl += v;
 8000f82:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4413      	add	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	e004      	b.n	8000f98 <accumulateInputLevels+0x38>
		else
			lvl -= v;
 8000f8e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < AUDIO_DMA_BUF_SIZE; i += 2) {
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fa4:	d3e4      	bcc.n	8000f70 <accumulateInputLevels+0x10>
	}
	inputLevelL += (double) lvl / AUDIO_DMA_BUF_SIZE / (1 << 15);
 8000fa6:	68f8      	ldr	r0, [r7, #12]
 8000fa8:	f7ff fb24 	bl	80005f4 <__aeabi_ui2d>
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <accumulateInputLevels+0x110>)
 8000fb2:	f7ff fcc3 	bl	800093c <__aeabi_ddiv>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4610      	mov	r0, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f04f 0200 	mov.w	r2, #0
 8000fc2:	4b2c      	ldr	r3, [pc, #176]	; (8001074 <accumulateInputLevels+0x114>)
 8000fc4:	f7ff fcba 	bl	800093c <__aeabi_ddiv>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4610      	mov	r0, r2
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <accumulateInputLevels+0x118>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff f9d1 	bl	800037c <__adddf3>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4926      	ldr	r1, [pc, #152]	; (8001078 <accumulateInputLevels+0x118>)
 8000fe0:	e9c1 2300 	strd	r2, r3, [r1]

	// Right channel:
	lvl = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
	for (int i = 1; i < AUDIO_DMA_BUF_SIZE; i += 2) {
 8000fe8:	2301      	movs	r3, #1
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	e016      	b.n	800101c <accumulateInputLevels+0xbc>
		int16_t v = (int16_t) buf_input[i];
 8000fee:	4a1f      	ldr	r2, [pc, #124]	; (800106c <accumulateInputLevels+0x10c>)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ff6:	807b      	strh	r3, [r7, #2]
		if (v > 0)
 8000ff8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	dd05      	ble.n	800100c <accumulateInputLevels+0xac>
			lvl += v;
 8001000:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	e004      	b.n	8001016 <accumulateInputLevels+0xb6>
		else
			lvl -= v;
 800100c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	60fb      	str	r3, [r7, #12]
	for (int i = 1; i < AUDIO_DMA_BUF_SIZE; i += 2) {
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3302      	adds	r3, #2
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001022:	d3e4      	bcc.n	8000fee <accumulateInputLevels+0x8e>
	}
	inputLevelR += (double) lvl / AUDIO_DMA_BUF_SIZE / (1 << 15);
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fae5 	bl	80005f4 <__aeabi_ui2d>
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <accumulateInputLevels+0x110>)
 8001030:	f7ff fc84 	bl	800093c <__aeabi_ddiv>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <accumulateInputLevels+0x114>)
 8001042:	f7ff fc7b 	bl	800093c <__aeabi_ddiv>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	4610      	mov	r0, r2
 800104c:	4619      	mov	r1, r3
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <accumulateInputLevels+0x11c>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff f992 	bl	800037c <__adddf3>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4907      	ldr	r1, [pc, #28]	; (800107c <accumulateInputLevels+0x11c>)
 800105e:	e9c1 2300 	strd	r2, r3, [r1]

}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20008540 	.word	0x20008540
 8001070:	40900000 	.word	0x40900000
 8001074:	40e00000 	.word	0x40e00000
 8001078:	200000f0 	.word	0x200000f0
 800107c:	200000f8 	.word	0x200000f8

08001080 <HAL_SAI_RxCpltCallback>:
// --------------------------- Callbacks implementation ---------------------------

/**
 * Audio IN DMA Transfer complete interrupt.
 */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	//audio_rec_buffer_state = BUFFER_OFFSET_FULL;
	osSignalSet(defaultTaskHandle, 0x0001);
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <HAL_SAI_RxCpltCallback+0x1c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2101      	movs	r1, #1
 800108e:	4618      	mov	r0, r3
 8001090:	f015 f8bc 	bl	801620c <osSignalSet>
	return;
 8001094:	bf00      	nop
}
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20009ff0 	.word	0x20009ff0

080010a0 <HAL_SAI_RxHalfCpltCallback>:

/**
 * Audio IN DMA Half Transfer complete interrupt.
 */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	//audio_rec_buffer_state = BUFFER_OFFSET_HALF;
	osSignalSet(defaultTaskHandle, 0x0002);
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <HAL_SAI_RxHalfCpltCallback+0x1c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2102      	movs	r1, #2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f015 f8ac 	bl	801620c <osSignalSet>
	return;
 80010b4:	bf00      	nop
}
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20009ff0 	.word	0x20009ff0

080010c0 <readFromAudioScratch>:
// --------------------------- Audio scratch buffer ---------------------------

/**
 * Read a sample from the audio scratch buffer in SDRAM at position "pos"
 */
static float readFromAudioScratch(int pos) {
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

	__IO float *pSdramAddress = (float*) AUDIO_SCRATCH_ADDR;
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <readFromAudioScratch+0x2c>)
 80010ca:	60fb      	str	r3, [r7, #12]
	pSdramAddress += pos;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
	return *(__IO float*) pSdramAddress;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	ee07 3a90 	vmov	s15, r3

}
 80010de:	eeb0 0a67 	vmov.f32	s0, s15
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	c0096000 	.word	0xc0096000

080010f0 <writeToAudioScratch>:

/**
 * Write the given value to the audio scratch buffer in SDRAM at position "pos"
 */
static void writeToAudioScratch(float val, int pos) {
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80010fa:	6038      	str	r0, [r7, #0]

	__IO float *pSdramAddress = (float*) AUDIO_SCRATCH_ADDR;
 80010fc:	4b07      	ldr	r3, [pc, #28]	; (800111c <writeToAudioScratch+0x2c>)
 80010fe:	60fb      	str	r3, [r7, #12]
	pSdramAddress += pos;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
	*(__IO float*) pSdramAddress = val;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	601a      	str	r2, [r3, #0]

}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	c0096000 	.word	0xc0096000

08001120 <processAudio>:
 * have just been transferred from the CODEC
 * (keep in mind that this number represents interleaved L and R samples,
 * hence the true corresponding duration of this audio frame is AUDIO_BUF_SIZE/2 divided by the sampling frequency).
 */

static void processAudio(int16_t *out, int16_t *in) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b088      	sub	sp, #32
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]

	LED_On(); // for oscilloscope measurements...
 800112a:	f003 fa2b 	bl	8004584 <LED_On>

	/* 16KHz -> 1000ms*16 = 1s*/
	int delay = (int) 16 * delayMs;
 800112e:	4b71      	ldr	r3, [pc, #452]	; (80012f4 <processAudio+0x1d4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	613b      	str	r3, [r7, #16]

	for (int n = 0; n < AUDIO_BUF_SIZE; n++) {
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	e0a1      	b.n	8001280 <processAudio+0x160>

		//modulo AUDIO_SCRATCH_SIZE
		if(posScratch>AUDIO_SCRATCH_SIZE-1){
 800113c:	4b6e      	ldr	r3, [pc, #440]	; (80012f8 <processAudio+0x1d8>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a6e      	ldr	r2, [pc, #440]	; (80012fc <processAudio+0x1dc>)
 8001142:	4293      	cmp	r3, r2
 8001144:	dd02      	ble.n	800114c <processAudio+0x2c>
			posScratch=0;
 8001146:	4b6c      	ldr	r3, [pc, #432]	; (80012f8 <processAudio+0x1d8>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
		}

		if(fillScratch<delay){
 800114c:	4b6c      	ldr	r3, [pc, #432]	; (8001300 <processAudio+0x1e0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	429a      	cmp	r2, r3
 8001154:	dd32      	ble.n	80011bc <processAudio+0x9c>
			writeToAudioScratch((float)in[n],posScratch);
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	4413      	add	r3, r2
 800115e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001162:	ee07 3a90 	vmov	s15, r3
 8001166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116a:	4b63      	ldr	r3, [pc, #396]	; (80012f8 <processAudio+0x1d8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	f7ff ffbc 	bl	80010f0 <writeToAudioScratch>
			posScratch+=1;
 8001178:	4b5f      	ldr	r3, [pc, #380]	; (80012f8 <processAudio+0x1d8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	4a5e      	ldr	r2, [pc, #376]	; (80012f8 <processAudio+0x1d8>)
 8001180:	6013      	str	r3, [r2, #0]
			out[n] = (in[n]*volume)/100;//out[n] = (in[n]*volume*depth)/100;
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	4413      	add	r3, r2
 800118a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118e:	461a      	mov	r2, r3
 8001190:	4b5c      	ldr	r3, [pc, #368]	; (8001304 <processAudio+0x1e4>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	fb03 f302 	mul.w	r3, r3, r2
 8001198:	4a5b      	ldr	r2, [pc, #364]	; (8001308 <processAudio+0x1e8>)
 800119a:	fb82 1203 	smull	r1, r2, r2, r3
 800119e:	1152      	asrs	r2, r2, #5
 80011a0:	17db      	asrs	r3, r3, #31
 80011a2:	1ad1      	subs	r1, r2, r3
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	4413      	add	r3, r2
 80011ac:	b20a      	sxth	r2, r1
 80011ae:	801a      	strh	r2, [r3, #0]
			fillScratch+=1;
 80011b0:	4b53      	ldr	r3, [pc, #332]	; (8001300 <processAudio+0x1e0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	4a52      	ldr	r2, [pc, #328]	; (8001300 <processAudio+0x1e0>)
 80011b8:	6013      	str	r3, [r2, #0]
 80011ba:	e05e      	b.n	800127a <processAudio+0x15a>
		}else{
			int j = posScratch-delay;
 80011bc:	4b4e      	ldr	r3, [pc, #312]	; (80012f8 <processAudio+0x1d8>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	61bb      	str	r3, [r7, #24]

			if(j<0){
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	da03      	bge.n	80011d4 <processAudio+0xb4>
				j=j+AUDIO_SCRATCH_SIZE;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	4b4f      	ldr	r3, [pc, #316]	; (800130c <processAudio+0x1ec>)
 80011d0:	4413      	add	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
			}
			/* old:  */
			int16_t old = (int16_t) readFromAudioScratch(j);
 80011d4:	69b8      	ldr	r0, [r7, #24]
 80011d6:	f7ff ff73 	bl	80010c0 <readFromAudioScratch>
 80011da:	eef0 7a40 	vmov.f32	s15, s0
 80011de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011e2:	ee17 3a90 	vmov	r3, s15
 80011e6:	81fb      	strh	r3, [r7, #14]

			float new = in[n]+(float)old/100*(delayFeed);
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	4413      	add	r3, r2
 80011f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001200:	ee07 3a90 	vmov	s15, r3
 8001204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001208:	ed9f 6a41 	vldr	s12, [pc, #260]	; 8001310 <processAudio+0x1f0>
 800120c:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001210:	4b40      	ldr	r3, [pc, #256]	; (8001314 <processAudio+0x1f4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001224:	edc7 7a02 	vstr	s15, [r7, #8]
			//		///////delay
			writeToAudioScratch((float)new,posScratch);
 8001228:	4b33      	ldr	r3, [pc, #204]	; (80012f8 <processAudio+0x1d8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001232:	f7ff ff5d 	bl	80010f0 <writeToAudioScratch>
			posScratch+=1;
 8001236:	4b30      	ldr	r3, [pc, #192]	; (80012f8 <processAudio+0x1d8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	4a2e      	ldr	r2, [pc, #184]	; (80012f8 <processAudio+0x1d8>)
 800123e:	6013      	str	r3, [r2, #0]
			out[n]= (new*volume*depth)/100; //out[n]= (volume*depth)/100;
 8001240:	4b30      	ldr	r3, [pc, #192]	; (8001304 <processAudio+0x1e4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	ee07 3a90 	vmov	s15, r3
 8001248:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800124c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001250:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001254:	4b30      	ldr	r3, [pc, #192]	; (8001318 <processAudio+0x1f8>)
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125e:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001310 <processAudio+0x1f0>
 8001262:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001272:	ee17 2a90 	vmov	r2, s15
 8001276:	b212      	sxth	r2, r2
 8001278:	801a      	strh	r2, [r3, #0]
	for (int n = 0; n < AUDIO_BUF_SIZE; n++) {
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3301      	adds	r3, #1
 800127e:	61fb      	str	r3, [r7, #28]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001286:	f4ff af59 	bcc.w	800113c <processAudio+0x1c>
			//posScratch+=1;
			//out[n]= (volume*depth)/100;
		}
	}
	/* array copy */
	for(int i=0;i<FFTLength;i++){
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	e016      	b.n	80012be <processAudio+0x19e>
		FFTInput[i]=(float32_t) out[i*2]/32738;
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	4413      	add	r3, r2
 8001298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012a4:	eddf 6a1d 	vldr	s13, [pc, #116]	; 800131c <processAudio+0x1fc>
 80012a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ac:	4a1c      	ldr	r2, [pc, #112]	; (8001320 <processAudio+0x200>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<FFTLength;i++){
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	3301      	adds	r3, #1
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2bff      	cmp	r3, #255	; 0xff
 80012c2:	dde5      	ble.n	8001290 <processAudio+0x170>
	}
		/* fft -> dB fft */
	arm_rfft_fast_f32(&FFTStruct,FFTInput,FFTOutput,0);
 80012c4:	2300      	movs	r3, #0
 80012c6:	4a17      	ldr	r2, [pc, #92]	; (8001324 <processAudio+0x204>)
 80012c8:	4915      	ldr	r1, [pc, #84]	; (8001320 <processAudio+0x200>)
 80012ca:	4817      	ldr	r0, [pc, #92]	; (8001328 <processAudio+0x208>)
 80012cc:	f018 f836 	bl	801933c <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(FFTOutput,FFTOutputMag,FFTLength/2);
 80012d0:	2280      	movs	r2, #128	; 0x80
 80012d2:	4916      	ldr	r1, [pc, #88]	; (800132c <processAudio+0x20c>)
 80012d4:	4813      	ldr	r0, [pc, #76]	; (8001324 <processAudio+0x204>)
 80012d6:	f018 fc95 	bl	8019c04 <arm_cmplx_mag_f32>

	osSignalSet(uiTaskHandle, 0x0001);
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <processAudio+0x210>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2101      	movs	r1, #1
 80012e0:	4618      	mov	r0, r3
 80012e2:	f014 ff93 	bl	801620c <osSignalSet>

	LED_Off();
 80012e6:	f003 f959 	bl	800459c <LED_Off>
}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000364 	.word	0x20000364
 80012f8:	200000e8 	.word	0x200000e8
 80012fc:	000270ff 	.word	0x000270ff
 8001300:	200000ec 	.word	0x200000ec
 8001304:	2000000c 	.word	0x2000000c
 8001308:	51eb851f 	.word	0x51eb851f
 800130c:	00027100 	.word	0x00027100
 8001310:	42c80000 	.word	0x42c80000
 8001314:	20000368 	.word	0x20000368
 8001318:	20000010 	.word	0x20000010
 800131c:	46ffc400 	.word	0x46ffc400
 8001320:	20008d58 	.word	0x20008d58
 8001324:	20009b58 	.word	0x20009b58
 8001328:	20008d40 	.word	0x20008d40
 800132c:	20009958 	.word	0x20009958
 8001330:	2000a3bc 	.word	0x2000a3bc

08001334 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
	...

08001368 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4a07      	ldr	r2, [pc, #28]	; (8001394 <vApplicationGetIdleTaskMemory+0x2c>)
 8001378:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	4a06      	ldr	r2, [pc, #24]	; (8001398 <vApplicationGetIdleTaskMemory+0x30>)
 800137e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2280      	movs	r2, #128	; 0x80
 8001384:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000100 	.word	0x20000100
 8001398:	20000158 	.word	0x20000158

0800139c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80013a0:	f3bf 8f4f 	dsb	sy
}
 80013a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013a6:	f3bf 8f6f 	isb	sy
}
 80013aa:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <SCB_EnableICache+0x48>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80013b4:	f3bf 8f4f 	dsb	sy
}
 80013b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013ba:	f3bf 8f6f 	isb	sy
}
 80013be:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SCB_EnableICache+0x48>)
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <SCB_EnableICache+0x48>)
 80013c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80013cc:	f3bf 8f4f 	dsb	sy
}
 80013d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013d2:	f3bf 8f6f 	isb	sy
}
 80013d6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80013ec:	f3bf 8f4f 	dsb	sy
}
 80013f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013f2:	f3bf 8f6f 	isb	sy
}
 80013f6:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <SCB_InvalidateICache+0x30>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001400:	f3bf 8f4f 	dsb	sy
}
 8001404:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001406:	f3bf 8f6f 	isb	sy
}
 800140a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001422:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <SCB_EnableDCache+0x84>)
 8001424:	2200      	movs	r2, #0
 8001426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800142a:	f3bf 8f4f 	dsb	sy
}
 800142e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <SCB_EnableDCache+0x84>)
 8001432:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001436:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	0b5b      	lsrs	r3, r3, #13
 800143c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001440:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	08db      	lsrs	r3, r3, #3
 8001446:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800144a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	015a      	lsls	r2, r3, #5
 8001450:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001454:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800145a:	4911      	ldr	r1, [pc, #68]	; (80014a0 <SCB_EnableDCache+0x84>)
 800145c:	4313      	orrs	r3, r2
 800145e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	1e5a      	subs	r2, r3, #1
 8001466:	60ba      	str	r2, [r7, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d1ef      	bne.n	800144c <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	60fa      	str	r2, [r7, #12]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1e5      	bne.n	8001442 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001476:	f3bf 8f4f 	dsb	sy
}
 800147a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <SCB_EnableDCache+0x84>)
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	4a07      	ldr	r2, [pc, #28]	; (80014a0 <SCB_EnableDCache+0x84>)
 8001482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001486:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001488:	f3bf 8f4f 	dsb	sy
}
 800148c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800148e:	f3bf 8f6f 	isb	sy
}
 8001492:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000ed00 	.word	0xe000ed00

080014a4 <SCB_InvalidateDCache>:
/**
  \brief   Invalidate D-Cache
  \details Invalidates D-Cache
  */
__STATIC_INLINE void SCB_InvalidateDCache (void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <SCB_InvalidateDCache+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80014b2:	f3bf 8f4f 	dsb	sy
}
 80014b6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80014b8:	4b17      	ldr	r3, [pc, #92]	; (8001518 <SCB_InvalidateDCache+0x74>)
 80014ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80014be:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	0b5b      	lsrs	r3, r3, #13
 80014c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80014c8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	08db      	lsrs	r3, r3, #3
 80014ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014d2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	015a      	lsls	r2, r3, #5
 80014d8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80014dc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80014e2:	490d      	ldr	r1, [pc, #52]	; (8001518 <SCB_InvalidateDCache+0x74>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	1e5a      	subs	r2, r3, #1
 80014ee:	60ba      	str	r2, [r7, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ef      	bne.n	80014d4 <SCB_InvalidateDCache+0x30>
    } while(sets-- != 0U);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	1e5a      	subs	r2, r3, #1
 80014f8:	60fa      	str	r2, [r7, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1e5      	bne.n	80014ca <SCB_InvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80014fe:	f3bf 8f4f 	dsb	sy
}
 8001502:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001504:	f3bf 8f6f 	isb	sy
}
 8001508:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800151c:	b5b0      	push	{r4, r5, r7, lr}
 800151e:	b08e      	sub	sp, #56	; 0x38
 8001520:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	// this disables both I and D cache when tricky debugging
	// (but keep in mind caching approximately divides the audio processing time by 4)
	SCB_InvalidateDCache();
 8001522:	f7ff ffbf 	bl	80014a4 <SCB_InvalidateDCache>
	SCB_InvalidateICache();
 8001526:	f7ff ff5f 	bl	80013e8 <SCB_InvalidateICache>
	//SCB_EnableDCache();

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800152a:	f005 fbb2 	bl	8006c92 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800152e:	f000 f873 	bl	8001618 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001532:	f001 f8d1 	bl	80026d8 <MX_GPIO_Init>
	MX_DMA_Init();
 8001536:	f001 f80d 	bl	8002554 <MX_DMA_Init>
	MX_ADC3_Init();
 800153a:	f000 f92d 	bl	8001798 <MX_ADC3_Init>
	MX_CRC_Init();
 800153e:	f000 f97d 	bl	800183c <MX_CRC_Init>
	MX_DCMI_Init();
 8001542:	f000 f99d 	bl	8001880 <MX_DCMI_Init>
	MX_DMA2D_Init();
 8001546:	f000 f9cf 	bl	80018e8 <MX_DMA2D_Init>
	MX_FMC_Init();
 800154a:	f001 f871 	bl	8002630 <MX_FMC_Init>
	MX_I2C1_Init();
 800154e:	f000 f9fd 	bl	800194c <MX_I2C1_Init>
	MX_I2C3_Init();
 8001552:	f000 fa3b 	bl	80019cc <MX_I2C3_Init>
	MX_LTDC_Init();
 8001556:	f000 fa79 	bl	8001a4c <MX_LTDC_Init>
	MX_QUADSPI_Init();
 800155a:	f000 fafb 	bl	8001b54 <MX_QUADSPI_Init>
	MX_RTC_Init();
 800155e:	f000 fb3b 	bl	8001bd8 <MX_RTC_Init>
	MX_SAI2_Init();
 8001562:	f000 fbdf 	bl	8001d24 <MX_SAI2_Init>
	MX_SDMMC1_SD_Init();
 8001566:	f000 fc99 	bl	8001e9c <MX_SDMMC1_SD_Init>
	MX_SPDIFRX_Init();
 800156a:	f000 fcb7 	bl	8001edc <MX_SPDIFRX_Init>
	MX_TIM1_Init();
 800156e:	f000 fce5 	bl	8001f3c <MX_TIM1_Init>
	MX_TIM2_Init();
 8001572:	f000 fd8f 	bl	8002094 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001576:	f000 fe03 	bl	8002180 <MX_TIM3_Init>
	MX_TIM5_Init();
 800157a:	f000 fe79 	bl	8002270 <MX_TIM5_Init>
	MX_TIM8_Init();
 800157e:	f000 feef 	bl	8002360 <MX_TIM8_Init>
	MX_TIM12_Init();
 8001582:	f000 ff41 	bl	8002408 <MX_TIM12_Init>
	MX_USART1_UART_Init();
 8001586:	f000 ff85 	bl	8002494 <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 800158a:	f000 ffb3 	bl	80024f4 <MX_USART6_UART_Init>
	MX_FATFS_Init();
 800158e:	f012 f98b 	bl	80138a8 <MX_FATFS_Init>
	MX_LIBJPEG_Init();
 8001592:	f012 fbd9 	bl	8013d48 <MX_LIBJPEG_Init>
	/* USER CODE BEGIN 2 */

	MPU_Init();
 8001596:	f004 fa67 	bl	8005a68 <MPU_Init>

	/* post-init SDRAM */
	// Deactivate speculative/cache access to first FMC Bank to save FMC bandwidth
	FMC_Bank1->BTCR[0] = 0x000030D2;
 800159a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800159e:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80015a2:	601a      	str	r2, [r3, #0]

	/* post-init touchscreen */
	TS_Init();
 80015a4:	f003 feec 	bl	8005380 <TS_Init>
	printf("Touchscreen Init: OK\n");
 80015a8:	4816      	ldr	r0, [pc, #88]	; (8001604 <main+0xe8>)
 80015aa:	f019 f89b 	bl	801a6e4 <puts>

	SCB_EnableICache(); // comment out if in step debugging to avoid weird behaviours
 80015ae:	f7ff fef5 	bl	800139c <SCB_EnableICache>
	SCB_EnableDCache();
 80015b2:	f7ff ff33 	bl	800141c <SCB_EnableDCache>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <main+0xec>)
 80015b8:	f107 041c 	add.w	r4, r7, #28
 80015bc:	461d      	mov	r5, r3
 80015be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f014 fdbb 	bl	801614c <osThreadCreate>
 80015d6:	4603      	mov	r3, r0
 80015d8:	4a0c      	ldr	r2, [pc, #48]	; (800160c <main+0xf0>)
 80015da:	6013      	str	r3, [r2, #0]

	/* definition and creation of uiTask */
	osThreadDef(uiTask, startUITask, osPriorityLow, 0, 2048); // 128 = stack size too small -> 1024 !
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <main+0xf4>)
 80015de:	463c      	mov	r4, r7
 80015e0:	461d      	mov	r5, r3
 80015e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uiTaskHandle = osThreadCreate(osThread(uiTask), NULL);
 80015ee:	463b      	mov	r3, r7
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f014 fdaa 	bl	801614c <osThreadCreate>
 80015f8:	4603      	mov	r3, r0
 80015fa:	4a06      	ldr	r2, [pc, #24]	; (8001614 <main+0xf8>)
 80015fc:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80015fe:	f014 fd82 	bl	8016106 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001602:	e7fe      	b.n	8001602 <main+0xe6>
 8001604:	0801b8b4 	.word	0x0801b8b4
 8001608:	0801b8cc 	.word	0x0801b8cc
 800160c:	20009ff0 	.word	0x20009ff0
 8001610:	0801b8e8 	.word	0x0801b8e8
 8001614:	2000a3bc 	.word	0x2000a3bc

08001618 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b0b4      	sub	sp, #208	; 0xd0
 800161c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001622:	2230      	movs	r2, #48	; 0x30
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f018 ff0e 	bl	801a448 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800162c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800163c:	f107 0308 	add.w	r3, r7, #8
 8001640:	2284      	movs	r2, #132	; 0x84
 8001642:	2100      	movs	r1, #0
 8001644:	4618      	mov	r0, r3
 8001646:	f018 feff 	bl	801a448 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800164a:	f00a fa7d 	bl	800bb48 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800164e:	4b4f      	ldr	r3, [pc, #316]	; (800178c <SystemClock_Config+0x174>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	4a4e      	ldr	r2, [pc, #312]	; (800178c <SystemClock_Config+0x174>)
 8001654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001658:	6413      	str	r3, [r2, #64]	; 0x40
 800165a:	4b4c      	ldr	r3, [pc, #304]	; (800178c <SystemClock_Config+0x174>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001666:	4b4a      	ldr	r3, [pc, #296]	; (8001790 <SystemClock_Config+0x178>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a49      	ldr	r2, [pc, #292]	; (8001790 <SystemClock_Config+0x178>)
 800166c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	4b47      	ldr	r3, [pc, #284]	; (8001790 <SystemClock_Config+0x178>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800167e:	2309      	movs	r3, #9
 8001680:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001684:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001688:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800168c:	2301      	movs	r3, #1
 800168e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001692:	2302      	movs	r3, #2
 8001694:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001698:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800169c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLM = 25;
 80016a0:	2319      	movs	r3, #25
 80016a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	RCC_OscInitStruct.PLL.PLLN = 400;
 80016a6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80016aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016ae:	2302      	movs	r3, #2
 80016b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLQ = 9;
 80016b4:	2309      	movs	r3, #9
 80016b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ba:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80016be:	4618      	mov	r0, r3
 80016c0:	f00b fa66 	bl	800cb90 <HAL_RCC_OscConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <SystemClock_Config+0xb6>
	{
		Error_Handler();
 80016ca:	f001 fa73 	bl	8002bb4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80016ce:	f00a fa4b 	bl	800bb68 <HAL_PWREx_EnableOverDrive>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <SystemClock_Config+0xc4>
	{
		Error_Handler();
 80016d8:	f001 fa6c 	bl	8002bb4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016dc:	230f      	movs	r3, #15
 80016de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e2:	2302      	movs	r3, #2
 80016e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80016fe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001702:	2106      	movs	r1, #6
 8001704:	4618      	mov	r0, r3
 8001706:	f00b fce7 	bl	800d0d8 <HAL_RCC_ClockConfig>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <SystemClock_Config+0xfc>
	{
		Error_Handler();
 8001710:	f001 fa50 	bl	8002bb4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX|RCC_PERIPHCLK_LTDC
 8001714:	4b1f      	ldr	r3, [pc, #124]	; (8001794 <SystemClock_Config+0x17c>)
 8001716:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
			|RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_SAI2
			|RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C3
			|RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8001718:	2364      	movs	r3, #100	; 0x64
 800171a:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800171c:	2302      	movs	r3, #2
 800171e:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001720:	2302      	movs	r3, #2
 8001722:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8001724:	2302      	movs	r3, #2
 8001726:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001728:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800172c:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800172e:	2305      	movs	r3, #5
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 8;
 8001732:	2308      	movs	r3, #8
 8001734:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001736:	2303      	movs	r3, #3
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLI2SDivQ = 1;
 800173a:	2301      	movs	r3, #1
 800173c:	62fb      	str	r3, [r7, #44]	; 0x2c
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 800173e:	2301      	movs	r3, #1
 8001740:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001742:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001746:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800174c:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800174e:	2300      	movs	r3, #0
 8001750:	64bb      	str	r3, [r7, #72]	; 0x48
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001752:	2300      	movs	r3, #0
 8001754:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001756:	2300      	movs	r3, #0
 8001758:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800175a:	2300      	movs	r3, #0
 800175c:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800175e:	2300      	movs	r3, #0
 8001760:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001762:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001766:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	4618      	mov	r0, r3
 8001776:	f00b feb7 	bl	800d4e8 <HAL_RCCEx_PeriphCLKConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <SystemClock_Config+0x16c>
	{
		Error_Handler();
 8001780:	f001 fa18 	bl	8002bb4 <Error_Handler>
	}
}
 8001784:	bf00      	nop
 8001786:	37d0      	adds	r7, #208	; 0xd0
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40023800 	.word	0x40023800
 8001790:	40007000 	.word	0x40007000
 8001794:	01b14868 	.word	0x01b14868

08001798 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 800179e:	463b      	mov	r3, r7
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <MX_ADC3_Init+0x98>)
 80017ac:	4a21      	ldr	r2, [pc, #132]	; (8001834 <MX_ADC3_Init+0x9c>)
 80017ae:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017b0:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <MX_ADC3_Init+0x98>)
 80017b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017b6:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80017b8:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <MX_ADC3_Init+0x98>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <MX_ADC3_Init+0x98>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 80017c4:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <MX_ADC3_Init+0x98>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <MX_ADC3_Init+0x98>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <MX_ADC3_Init+0x98>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017d8:	4b15      	ldr	r3, [pc, #84]	; (8001830 <MX_ADC3_Init+0x98>)
 80017da:	4a17      	ldr	r2, [pc, #92]	; (8001838 <MX_ADC3_Init+0xa0>)
 80017dc:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017de:	4b14      	ldr	r3, [pc, #80]	; (8001830 <MX_ADC3_Init+0x98>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_ADC3_Init+0x98>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_ADC3_Init+0x98>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_ADC3_Init+0x98>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80017f8:	480d      	ldr	r0, [pc, #52]	; (8001830 <MX_ADC3_Init+0x98>)
 80017fa:	f005 fa9b 	bl	8006d34 <HAL_ADC_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_ADC3_Init+0x70>
	{
		Error_Handler();
 8001804:	f001 f9d6 	bl	8002bb4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001808:	2304      	movs	r3, #4
 800180a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800180c:	2301      	movs	r3, #1
 800180e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001810:	2300      	movs	r3, #0
 8001812:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001814:	463b      	mov	r3, r7
 8001816:	4619      	mov	r1, r3
 8001818:	4805      	ldr	r0, [pc, #20]	; (8001830 <MX_ADC3_Init+0x98>)
 800181a:	f005 facf 	bl	8006dbc <HAL_ADC_ConfigChannel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_ADC3_Init+0x90>
	{
		Error_Handler();
 8001824:	f001 f9c6 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000a4b4 	.word	0x2000a4b4
 8001834:	40012200 	.word	0x40012200
 8001838:	0f000001 	.word	0x0f000001

0800183c <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <MX_CRC_Init+0x3c>)
 8001842:	4a0e      	ldr	r2, [pc, #56]	; (800187c <MX_CRC_Init+0x40>)
 8001844:	601a      	str	r2, [r3, #0]
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_CRC_Init+0x3c>)
 8001848:	2200      	movs	r2, #0
 800184a:	711a      	strb	r2, [r3, #4]
	hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <MX_CRC_Init+0x3c>)
 800184e:	2200      	movs	r2, #0
 8001850:	715a      	strb	r2, [r3, #5]
	hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_CRC_Init+0x3c>)
 8001854:	2200      	movs	r2, #0
 8001856:	615a      	str	r2, [r3, #20]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <MX_CRC_Init+0x3c>)
 800185a:	2200      	movs	r2, #0
 800185c:	619a      	str	r2, [r3, #24]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_CRC_Init+0x3c>)
 8001860:	2201      	movs	r2, #1
 8001862:	621a      	str	r2, [r3, #32]
	if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <MX_CRC_Init+0x3c>)
 8001866:	f005 fe7d 	bl	8007564 <HAL_CRC_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_CRC_Init+0x38>
	{
		Error_Handler();
 8001870:	f001 f9a0 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	2000a268 	.word	0x2000a268
 800187c:	40023000 	.word	0x40023000

08001880 <MX_DCMI_Init>:
 * @brief DCMI Initialization Function
 * @param None
 * @retval None
 */
static void MX_DCMI_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	/* USER CODE END DCMI_Init 0 */

	/* USER CODE BEGIN DCMI_Init 1 */

	/* USER CODE END DCMI_Init 1 */
	hdcmi.Instance = DCMI;
 8001884:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <MX_DCMI_Init+0x60>)
 8001886:	4a17      	ldr	r2, [pc, #92]	; (80018e4 <MX_DCMI_Init+0x64>)
 8001888:	601a      	str	r2, [r3, #0]
	hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <MX_DCMI_Init+0x60>)
 800188c:	2200      	movs	r2, #0
 800188e:	605a      	str	r2, [r3, #4]
	hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8001890:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <MX_DCMI_Init+0x60>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
	hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001896:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <MX_DCMI_Init+0x60>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
	hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <MX_DCMI_Init+0x60>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
	hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80018a2:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	615a      	str	r2, [r3, #20]
	hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80018a8:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	619a      	str	r2, [r3, #24]
	hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
	hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80018b4:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	625a      	str	r2, [r3, #36]	; 0x24
	hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018bc:	2200      	movs	r2, #0
 80018be:	629a      	str	r2, [r3, #40]	; 0x28
	hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	62da      	str	r2, [r3, #44]	; 0x2c
	hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80018c6:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <MX_DCMI_Init+0x60>)
 80018ce:	f005 ff33 	bl	8007738 <HAL_DCMI_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_DCMI_Init+0x5c>
	{
		Error_Handler();
 80018d8:	f001 f96c 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN DCMI_Init 2 */

	/* USER CODE END DCMI_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	2000a4fc 	.word	0x2000a4fc
 80018e4:	50050000 	.word	0x50050000

080018e8 <MX_DMA2D_Init>:
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 80018ec:	4b15      	ldr	r3, [pc, #84]	; (8001944 <MX_DMA2D_Init+0x5c>)
 80018ee:	4a16      	ldr	r2, [pc, #88]	; (8001948 <MX_DMA2D_Init+0x60>)
 80018f0:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 80018f2:	4b14      	ldr	r3, [pc, #80]	; (8001944 <MX_DMA2D_Init+0x5c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80018f8:	4b12      	ldr	r3, [pc, #72]	; (8001944 <MX_DMA2D_Init+0x5c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 80018fe:	4b11      	ldr	r3, [pc, #68]	; (8001944 <MX_DMA2D_Init+0x5c>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8001904:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <MX_DMA2D_Init+0x5c>)
 8001906:	2200      	movs	r2, #0
 8001908:	629a      	str	r2, [r3, #40]	; 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <MX_DMA2D_Init+0x5c>)
 800190c:	2200      	movs	r2, #0
 800190e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <MX_DMA2D_Init+0x5c>)
 8001912:	2200      	movs	r2, #0
 8001914:	631a      	str	r2, [r3, #48]	; 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <MX_DMA2D_Init+0x5c>)
 8001918:	2200      	movs	r2, #0
 800191a:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800191c:	4809      	ldr	r0, [pc, #36]	; (8001944 <MX_DMA2D_Init+0x5c>)
 800191e:	f006 fc6b 	bl	80081f8 <HAL_DMA2D_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_DMA2D_Init+0x44>
	{
		Error_Handler();
 8001928:	f001 f944 	bl	8002bb4 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800192c:	2101      	movs	r1, #1
 800192e:	4805      	ldr	r0, [pc, #20]	; (8001944 <MX_DMA2D_Init+0x5c>)
 8001930:	f006 fed0 	bl	80086d4 <HAL_DMA2D_ConfigLayer>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_DMA2D_Init+0x56>
	{
		Error_Handler();
 800193a:	f001 f93b 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	2000a720 	.word	0x2000a720
 8001948:	4002b000 	.word	0x4002b000

0800194c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001950:	4b1b      	ldr	r3, [pc, #108]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001952:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <MX_I2C1_Init+0x78>)
 8001954:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00C0EAFF;
 8001956:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001958:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <MX_I2C1_Init+0x7c>)
 800195a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800195c:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <MX_I2C1_Init+0x74>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001962:	4b17      	ldr	r3, [pc, #92]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001964:	2201      	movs	r2, #1
 8001966:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001968:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <MX_I2C1_Init+0x74>)
 800196a:	2200      	movs	r2, #0
 800196c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800196e:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001970:	2200      	movs	r2, #0
 8001972:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001974:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001976:	2200      	movs	r2, #0
 8001978:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <MX_I2C1_Init+0x74>)
 800197c:	2200      	movs	r2, #0
 800197e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001982:	2200      	movs	r2, #0
 8001984:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001986:	480e      	ldr	r0, [pc, #56]	; (80019c0 <MX_I2C1_Init+0x74>)
 8001988:	f009 f85e 	bl	800aa48 <HAL_I2C_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 8001992:	f001 f90f 	bl	8002bb4 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001996:	2100      	movs	r1, #0
 8001998:	4809      	ldr	r0, [pc, #36]	; (80019c0 <MX_I2C1_Init+0x74>)
 800199a:	f009 fd5f 	bl	800b45c <HAL_I2CEx_ConfigAnalogFilter>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80019a4:	f001 f906 	bl	8002bb4 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019a8:	2100      	movs	r1, #0
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <MX_I2C1_Init+0x74>)
 80019ac:	f009 fda1 	bl	800b4f2 <HAL_I2CEx_ConfigDigitalFilter>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 80019b6:	f001 f8fd 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	2000a21c 	.word	0x2000a21c
 80019c4:	40005400 	.word	0x40005400
 80019c8:	00c0eaff 	.word	0x00c0eaff

080019cc <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 80019d0:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019d2:	4a1c      	ldr	r2, [pc, #112]	; (8001a44 <MX_I2C3_Init+0x78>)
 80019d4:	601a      	str	r2, [r3, #0]
	hi2c3.Init.Timing = 0x00C0EAFF;
 80019d6:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019d8:	4a1b      	ldr	r2, [pc, #108]	; (8001a48 <MX_I2C3_Init+0x7c>)
 80019da:	605a      	str	r2, [r3, #4]
	hi2c3.Init.OwnAddress1 = 0;
 80019dc:	4b18      	ldr	r3, [pc, #96]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e2:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	60da      	str	r2, [r3, #12]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	611a      	str	r2, [r3, #16]
	hi2c3.Init.OwnAddress2 = 0;
 80019ee:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_I2C3_Init+0x74>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <MX_I2C3_Init+0x74>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a06:	480e      	ldr	r0, [pc, #56]	; (8001a40 <MX_I2C3_Init+0x74>)
 8001a08:	f009 f81e 	bl	800aa48 <HAL_I2C_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_I2C3_Init+0x4a>
	{
		Error_Handler();
 8001a12:	f001 f8cf 	bl	8002bb4 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a16:	2100      	movs	r1, #0
 8001a18:	4809      	ldr	r0, [pc, #36]	; (8001a40 <MX_I2C3_Init+0x74>)
 8001a1a:	f009 fd1f 	bl	800b45c <HAL_I2CEx_ConfigAnalogFilter>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_I2C3_Init+0x5c>
	{
		Error_Handler();
 8001a24:	f001 f8c6 	bl	8002bb4 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4805      	ldr	r0, [pc, #20]	; (8001a40 <MX_I2C3_Init+0x74>)
 8001a2c:	f009 fd61 	bl	800b4f2 <HAL_I2CEx_ConfigDigitalFilter>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_I2C3_Init+0x6e>
	{
		Error_Handler();
 8001a36:	f001 f8bd 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20009ff4 	.word	0x20009ff4
 8001a44:	40005c00 	.word	0x40005c00
 8001a48:	00c0eaff 	.word	0x00c0eaff

08001a4c <MX_LTDC_Init>:
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08e      	sub	sp, #56	; 0x38
 8001a50:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	2234      	movs	r2, #52	; 0x34
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f018 fcf5 	bl	801a448 <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 8001a5e:	4b3b      	ldr	r3, [pc, #236]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a60:	4a3b      	ldr	r2, [pc, #236]	; (8001b50 <MX_LTDC_Init+0x104>)
 8001a62:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001a64:	4b39      	ldr	r3, [pc, #228]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001a6a:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001a70:	4b36      	ldr	r3, [pc, #216]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001a76:	4b35      	ldr	r3, [pc, #212]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 40;
 8001a7c:	4b33      	ldr	r3, [pc, #204]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a7e:	2228      	movs	r2, #40	; 0x28
 8001a80:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 9;
 8001a82:	4b32      	ldr	r3, [pc, #200]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a84:	2209      	movs	r2, #9
 8001a86:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 53;
 8001a88:	4b30      	ldr	r3, [pc, #192]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a8a:	2235      	movs	r2, #53	; 0x35
 8001a8c:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 11;
 8001a8e:	4b2f      	ldr	r3, [pc, #188]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a90:	220b      	movs	r2, #11
 8001a92:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 533;
 8001a94:	4b2d      	ldr	r3, [pc, #180]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a96:	f240 2215 	movw	r2, #533	; 0x215
 8001a9a:	625a      	str	r2, [r3, #36]	; 0x24
	hltdc.Init.AccumulatedActiveH = 283;
 8001a9c:	4b2b      	ldr	r3, [pc, #172]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001a9e:	f240 121b 	movw	r2, #283	; 0x11b
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
	hltdc.Init.TotalWidth = 565;
 8001aa4:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001aa6:	f240 2235 	movw	r2, #565	; 0x235
 8001aaa:	62da      	str	r2, [r3, #44]	; 0x2c
	hltdc.Init.TotalHeigh = 285;
 8001aac:	4b27      	ldr	r3, [pc, #156]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001aae:	f240 121d 	movw	r2, #285	; 0x11d
 8001ab2:	631a      	str	r2, [r3, #48]	; 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8001ab4:	4b25      	ldr	r3, [pc, #148]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001abc:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc.Init.Backcolor.Red = 0;
 8001ac4:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001acc:	481f      	ldr	r0, [pc, #124]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001ace:	f009 fd5d 	bl	800b58c <HAL_LTDC_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_LTDC_Init+0x90>
	{
		Error_Handler();
 8001ad8:	f001 f86c 	bl	8002bb4 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
	pLayerCfg.WindowX1 = 480;
 8001ae0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001ae4:	60bb      	str	r3, [r7, #8]
	pLayerCfg.WindowY0 = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowY1 = 272;
 8001aea:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001aee:	613b      	str	r3, [r7, #16]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001af0:	2302      	movs	r3, #2
 8001af2:	617b      	str	r3, [r7, #20]
	pLayerCfg.Alpha = 255;
 8001af4:	23ff      	movs	r3, #255	; 0xff
 8001af6:	61bb      	str	r3, [r7, #24]
	pLayerCfg.Alpha0 = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001afc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b00:	623b      	str	r3, [r7, #32]
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001b02:	2307      	movs	r3, #7
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg.FBStartAdress = 0xC0000000;
 8001b06:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg.ImageWidth = 480;
 8001b0c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
	pLayerCfg.ImageHeight = 272;
 8001b12:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001b16:	633b      	str	r3, [r7, #48]	; 0x30
	pLayerCfg.Backcolor.Blue = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	pLayerCfg.Backcolor.Green = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	pLayerCfg.Backcolor.Red = 0;
 8001b24:	2300      	movs	r3, #0
 8001b26:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4806      	ldr	r0, [pc, #24]	; (8001b4c <MX_LTDC_Init+0x100>)
 8001b32:	f009 fdfb 	bl	800b72c <HAL_LTDC_ConfigLayer>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_LTDC_Init+0xf4>
	{
		Error_Handler();
 8001b3c:	f001 f83a 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	LCD_Init();
 8001b40:	f002 fe48 	bl	80047d4 <LCD_Init>

	/* USER CODE END LTDC_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	3738      	adds	r7, #56	; 0x38
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	2000a40c 	.word	0x2000a40c
 8001b50:	40016800 	.word	0x40016800

08001b54 <MX_QUADSPI_Init>:
 * @brief QUADSPI Initialization Function
 * @param None
 * @retval None
 */
static void MX_QUADSPI_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN QUADSPI_Init 1 */

	/* USER CODE END QUADSPI_Init 1 */
	/* QUADSPI parameter configuration*/
	hqspi.Instance = QUADSPI;
 8001b58:	4b1d      	ldr	r3, [pc, #116]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b5a:	4a1e      	ldr	r2, [pc, #120]	; (8001bd4 <MX_QUADSPI_Init+0x80>)
 8001b5c:	601a      	str	r2, [r3, #0]
	hqspi.Init.ClockPrescaler = 1;
 8001b5e:	4b1c      	ldr	r3, [pc, #112]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	605a      	str	r2, [r3, #4]
	hqspi.Init.FifoThreshold = 4;
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b66:	2204      	movs	r2, #4
 8001b68:	609a      	str	r2, [r3, #8]
	hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001b6a:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b6c:	2210      	movs	r2, #16
 8001b6e:	60da      	str	r2, [r3, #12]
	hqspi.Init.FlashSize = 24;
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b72:	2218      	movs	r2, #24
 8001b74:	611a      	str	r2, [r3, #16]
	hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b78:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001b7c:	615a      	str	r2, [r3, #20]
	hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001b7e:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
	hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
	hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001b8a:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
	if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001b90:	480f      	ldr	r0, [pc, #60]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001b92:	f00a f839 	bl	800bc08 <HAL_QSPI_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_QUADSPI_Init+0x4c>
	{
		Error_Handler();
 8001b9c:	f001 f80a 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN QUADSPI_Init 2 */

	// + memory reset + config dummy cycles on QSPI memory side, see disco_qspi.c
	/* QSPI memory reset */
	if (DISCO_QSPI_ResetMemory(&hqspi) != HAL_OK) Error_Handler();
 8001ba0:	480b      	ldr	r0, [pc, #44]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001ba2:	f003 f9c1 	bl	8004f28 <DISCO_QSPI_ResetMemory>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_QUADSPI_Init+0x5c>
 8001bac:	f001 f802 	bl	8002bb4 <Error_Handler>
	/* Configuration of the dummy cycles on QSPI memory side */
	if (DISCO_QSPI_DummyCyclesCfg(&hqspi) != HAL_OK) Error_Handler();
 8001bb0:	4807      	ldr	r0, [pc, #28]	; (8001bd0 <MX_QUADSPI_Init+0x7c>)
 8001bb2:	f003 f9fb 	bl	8004fac <DISCO_QSPI_DummyCyclesCfg>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_QUADSPI_Init+0x6c>
 8001bbc:	f000 fffa 	bl	8002bb4 <Error_Handler>

	DISCO_QSPI_EnableMemoryMappedMode();
 8001bc0:	f003 f980 	bl	8004ec4 <DISCO_QSPI_EnableMemoryMappedMode>
	HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 8001bc4:	205c      	movs	r0, #92	; 0x5c
 8001bc6:	f005 fc43 	bl	8007450 <HAL_NVIC_DisableIRQ>


	/* USER CODE END QUADSPI_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2000a82c 	.word	0x2000a82c
 8001bd4:	a0001000 	.word	0xa0001000

08001bd8 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b092      	sub	sp, #72	; 0x48
 8001bdc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = {0};
 8001bde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
 8001bec:	611a      	str	r2, [r3, #16]
 8001bee:	615a      	str	r2, [r3, #20]
	RTC_DateTypeDef sDate = {0};
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RTC_AlarmTypeDef sAlarm = {0};
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	222c      	movs	r2, #44	; 0x2c
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f018 fc24 	bl	801a448 <memset>
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8001c00:	4b46      	ldr	r3, [pc, #280]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c02:	4a47      	ldr	r2, [pc, #284]	; (8001d20 <MX_RTC_Init+0x148>)
 8001c04:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c06:	4b45      	ldr	r3, [pc, #276]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8001c0c:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c0e:	227f      	movs	r2, #127	; 0x7f
 8001c10:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8001c12:	4b42      	ldr	r3, [pc, #264]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c14:	22ff      	movs	r2, #255	; 0xff
 8001c16:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c18:	4b40      	ldr	r3, [pc, #256]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c1e:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c24:	4b3d      	ldr	r3, [pc, #244]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c2a:	483c      	ldr	r0, [pc, #240]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c2c:	f00c f990 	bl	800df50 <HAL_RTC_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_RTC_Init+0x62>
	{
		Error_Handler();
 8001c36:	f000 ffbd 	bl	8002bb4 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	sTime.Minutes = 0x0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	sTime.Seconds = 0x0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	643b      	str	r3, [r7, #64]	; 0x40
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c50:	2300      	movs	r3, #0
 8001c52:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c58:	2201      	movs	r2, #1
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	482f      	ldr	r0, [pc, #188]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c5e:	f00c fa09 	bl	800e074 <HAL_RTC_SetTime>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_RTC_Init+0x94>
	{
		Error_Handler();
 8001c68:	f000 ffa4 	bl	8002bb4 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	sDate.Month = RTC_MONTH_JANUARY;
 8001c72:	2301      	movs	r3, #1
 8001c74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	sDate.Date = 0x1;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	sDate.Year = 0x0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001c84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4823      	ldr	r0, [pc, #140]	; (8001d1c <MX_RTC_Init+0x144>)
 8001c8e:	f00c faaf 	bl	800e1f0 <HAL_RTC_SetDate>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_RTC_Init+0xc4>
	{
		Error_Handler();
 8001c98:	f000 ff8c 	bl	8002bb4 <Error_Handler>
	}
	/** Enable the Alarm A
	 */
	sAlarm.AlarmTime.Hours = 0x0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 0x0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 0x0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	70bb      	strb	r3, [r7, #2]
	sAlarm.AlarmTime.SubSeconds = 0x0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	607b      	str	r3, [r7, #4]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	613b      	str	r3, [r7, #16]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
	sAlarm.AlarmDateWeekDay = 0x1;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	sAlarm.Alarm = RTC_ALARM_A;
 8001cc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001ccc:	463b      	mov	r3, r7
 8001cce:	2201      	movs	r2, #1
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4812      	ldr	r0, [pc, #72]	; (8001d1c <MX_RTC_Init+0x144>)
 8001cd4:	f00c fb34 	bl	800e340 <HAL_RTC_SetAlarm>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_RTC_Init+0x10a>
	{
		Error_Handler();
 8001cde:	f000 ff69 	bl	8002bb4 <Error_Handler>
	}
	/** Enable the Alarm B
	 */
	sAlarm.Alarm = RTC_ALARM_B;
 8001ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ce6:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001ce8:	463b      	mov	r3, r7
 8001cea:	2201      	movs	r2, #1
 8001cec:	4619      	mov	r1, r3
 8001cee:	480b      	ldr	r0, [pc, #44]	; (8001d1c <MX_RTC_Init+0x144>)
 8001cf0:	f00c fb26 	bl	800e340 <HAL_RTC_SetAlarm>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_RTC_Init+0x126>
	{
		Error_Handler();
 8001cfa:	f000 ff5b 	bl	8002bb4 <Error_Handler>
	}
	/** Enable the TimeStamp
	 */
	if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001cfe:	2202      	movs	r2, #2
 8001d00:	2100      	movs	r1, #0
 8001d02:	4806      	ldr	r0, [pc, #24]	; (8001d1c <MX_RTC_Init+0x144>)
 8001d04:	f00c fca6 	bl	800e654 <HAL_RTCEx_SetTimeStamp>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_RTC_Init+0x13a>
	{
		Error_Handler();
 8001d0e:	f000 ff51 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8001d12:	bf00      	nop
 8001d14:	3748      	adds	r7, #72	; 0x48
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000a5d0 	.word	0x2000a5d0
 8001d20:	40002800 	.word	0x40002800

08001d24 <MX_SAI2_Init>:
 * @brief SAI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SAI2_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	/* USER CODE END SAI2_Init 0 */

	/* USER CODE BEGIN SAI2_Init 1 */

	/* USER CODE END SAI2_Init 1 */
	hsai_BlockA2.Instance = SAI2_Block_A;
 8001d28:	4b58      	ldr	r3, [pc, #352]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d2a:	4a59      	ldr	r2, [pc, #356]	; (8001e90 <MX_SAI2_Init+0x16c>)
 8001d2c:	601a      	str	r2, [r3, #0]
	hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8001d2e:	4b57      	ldr	r3, [pc, #348]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	631a      	str	r2, [r3, #48]	; 0x30
	hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001d34:	4b55      	ldr	r3, [pc, #340]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	605a      	str	r2, [r3, #4]
	hsai_BlockA2.Init.DataSize = SAI_DATASIZE_16;
 8001d3a:	4b54      	ldr	r3, [pc, #336]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d3c:	2280      	movs	r2, #128	; 0x80
 8001d3e:	635a      	str	r2, [r3, #52]	; 0x34
	hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001d40:	4b52      	ldr	r3, [pc, #328]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
	hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8001d46:	4b51      	ldr	r3, [pc, #324]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	63da      	str	r2, [r3, #60]	; 0x3c
	hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001d4c:	4b4f      	ldr	r3, [pc, #316]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
	hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8001d52:	4b4e      	ldr	r3, [pc, #312]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d58:	611a      	str	r2, [r3, #16]
	hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001d5a:	4b4c      	ldr	r3, [pc, #304]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	615a      	str	r2, [r3, #20]
	hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8001d60:	4b4a      	ldr	r3, [pc, #296]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	619a      	str	r2, [r3, #24]
	hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K; // SAI_AUDIO_FREQUENCY_48K;
 8001d66:	4b49      	ldr	r3, [pc, #292]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d68:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001d6c:	61da      	str	r2, [r3, #28]
	hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001d6e:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	60da      	str	r2, [r3, #12]
	hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001d74:	4b45      	ldr	r3, [pc, #276]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	625a      	str	r2, [r3, #36]	; 0x24
	hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001d7a:	4b44      	ldr	r3, [pc, #272]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	629a      	str	r2, [r3, #40]	; 0x28
	hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001d80:	4b42      	ldr	r3, [pc, #264]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	62da      	str	r2, [r3, #44]	; 0x2c
	hsai_BlockA2.FrameInit.FrameLength = 64;
 8001d86:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d88:	2240      	movs	r2, #64	; 0x40
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
	hsai_BlockA2.FrameInit.ActiveFrameLength = 32;
 8001d8c:	4b3f      	ldr	r3, [pc, #252]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d8e:	2220      	movs	r2, #32
 8001d90:	645a      	str	r2, [r3, #68]	; 0x44
	hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d98:	649a      	str	r2, [r3, #72]	; 0x48
	hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001d9a:	4b3c      	ldr	r3, [pc, #240]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	64da      	str	r2, [r3, #76]	; 0x4c
	hsai_BlockA2.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8001da0:	4b3a      	ldr	r3, [pc, #232]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001da2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001da6:	651a      	str	r2, [r3, #80]	; 0x50
	hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8001da8:	4b38      	ldr	r3, [pc, #224]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	655a      	str	r2, [r3, #84]	; 0x54
	hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001dae:	4b37      	ldr	r3, [pc, #220]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	659a      	str	r2, [r3, #88]	; 0x58
	hsai_BlockA2.SlotInit.SlotNumber = 4;
 8001db4:	4b35      	ldr	r3, [pc, #212]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001db6:	2204      	movs	r2, #4
 8001db8:	65da      	str	r2, [r3, #92]	; 0x5c
	hsai_BlockA2.SlotInit.SlotActive = 0x00000005;
 8001dba:	4b34      	ldr	r3, [pc, #208]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001dbc:	2205      	movs	r2, #5
 8001dbe:	661a      	str	r2, [r3, #96]	; 0x60
	if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8001dc0:	4832      	ldr	r0, [pc, #200]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001dc2:	f00c fc9d 	bl	800e700 <HAL_SAI_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_SAI2_Init+0xac>
	{
		Error_Handler();
 8001dcc:	f000 fef2 	bl	8002bb4 <Error_Handler>
	}
	hsai_BlockB2.Instance = SAI2_Block_B;
 8001dd0:	4b30      	ldr	r3, [pc, #192]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001dd2:	4a31      	ldr	r2, [pc, #196]	; (8001e98 <MX_SAI2_Init+0x174>)
 8001dd4:	601a      	str	r2, [r3, #0]
	hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	631a      	str	r2, [r3, #48]	; 0x30
	hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001dde:	2203      	movs	r2, #3
 8001de0:	605a      	str	r2, [r3, #4]
	hsai_BlockB2.Init.DataSize = SAI_DATASIZE_16;
 8001de2:	4b2c      	ldr	r3, [pc, #176]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001de4:	2280      	movs	r2, #128	; 0x80
 8001de6:	635a      	str	r2, [r3, #52]	; 0x34
	hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001de8:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	639a      	str	r2, [r3, #56]	; 0x38
	hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8001dee:	4b29      	ldr	r3, [pc, #164]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	63da      	str	r2, [r3, #60]	; 0x3c
	hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001df4:	4b27      	ldr	r3, [pc, #156]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	609a      	str	r2, [r3, #8]
	hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001dfa:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
	hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8001e00:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	619a      	str	r2, [r3, #24]
	hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001e06:	4b23      	ldr	r3, [pc, #140]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]
	hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001e0c:	4b21      	ldr	r3, [pc, #132]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24
	hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001e12:	4b20      	ldr	r3, [pc, #128]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	629a      	str	r2, [r3, #40]	; 0x28
	hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001e18:	4b1e      	ldr	r3, [pc, #120]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	62da      	str	r2, [r3, #44]	; 0x2c
	hsai_BlockB2.FrameInit.FrameLength = 64;
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e20:	2240      	movs	r2, #64	; 0x40
 8001e22:	641a      	str	r2, [r3, #64]	; 0x40
	hsai_BlockB2.FrameInit.ActiveFrameLength = 32;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e26:	2220      	movs	r2, #32
 8001e28:	645a      	str	r2, [r3, #68]	; 0x44
	hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e2c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e30:	649a      	str	r2, [r3, #72]	; 0x48
	hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001e32:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	64da      	str	r2, [r3, #76]	; 0x4c
	hsai_BlockB2.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8001e38:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e3a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001e3e:	651a      	str	r2, [r3, #80]	; 0x50
	hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8001e40:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	655a      	str	r2, [r3, #84]	; 0x54
	hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001e46:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	659a      	str	r2, [r3, #88]	; 0x58
	hsai_BlockB2.SlotInit.SlotNumber = 4;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e4e:	2204      	movs	r2, #4
 8001e50:	65da      	str	r2, [r3, #92]	; 0x5c
	hsai_BlockB2.SlotInit.SlotActive = 0x0000000A; //A for MIC/ 5 for LINE
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e54:	220a      	movs	r2, #10
 8001e56:	661a      	str	r2, [r3, #96]	; 0x60
	if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8001e58:	480e      	ldr	r0, [pc, #56]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e5a:	f00c fc51 	bl	800e700 <HAL_SAI_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_SAI2_Init+0x144>
	{
		Error_Handler();
 8001e64:	f000 fea6 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN SAI2_Init 2 */

	// bug fix:
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <MX_SAI2_Init+0x168>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e76:	601a      	str	r2, [r3, #0]
	__HAL_SAI_ENABLE(&hsai_BlockB2);
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <MX_SAI2_Init+0x170>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e86:	601a      	str	r2, [r3, #0]

	/* USER CODE END SAI2_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	2000a198 	.word	0x2000a198
 8001e90:	40015c04 	.word	0x40015c04
 8001e94:	20009f6c 	.word	0x20009f6c
 8001e98:	40015c24 	.word	0x40015c24

08001e9c <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001ea2:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <MX_SDMMC1_SD_Init+0x3c>)
 8001ea4:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	609a      	str	r2, [r3, #8]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	60da      	str	r2, [r3, #12]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	611a      	str	r2, [r3, #16]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	615a      	str	r2, [r3, #20]
	hsd1.Init.ClockDiv = 0;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	; (8001ed4 <MX_SDMMC1_SD_Init+0x38>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	2000a2ec 	.word	0x2000a2ec
 8001ed8:	40012c00 	.word	0x40012c00

08001edc <MX_SPDIFRX_Init>:
 * @brief SPDIFRX Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPDIFRX_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
	/* USER CODE END SPDIFRX_Init 0 */

	/* USER CODE BEGIN SPDIFRX_Init 1 */

	/* USER CODE END SPDIFRX_Init 1 */
	hspdif.Instance = SPDIFRX;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001ee2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ee6:	601a      	str	r2, [r3, #0]
	hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
	hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8001eee:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
	hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8001ef4:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
	hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
	hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8001f00:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	615a      	str	r2, [r3, #20]
	hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
	hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
	hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	621a      	str	r2, [r3, #32]
	hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8001f18:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	625a      	str	r2, [r3, #36]	; 0x24
	hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001f24:	4804      	ldr	r0, [pc, #16]	; (8001f38 <MX_SPDIFRX_Init+0x5c>)
 8001f26:	f00e f8e1 	bl	80100ec <HAL_SPDIFRX_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_SPDIFRX_Init+0x58>
	{
		Error_Handler();
 8001f30:	f000 fe40 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN SPDIFRX_Init 2 */

	/* USER CODE END SPDIFRX_Init 2 */

}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	2000a14c 	.word	0x2000a14c

08001f3c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b09a      	sub	sp, #104	; 0x68
 8001f40:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f42:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f50:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8001f5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
 8001f6c:	615a      	str	r2, [r3, #20]
 8001f6e:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	222c      	movs	r2, #44	; 0x2c
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f018 fa66 	bl	801a448 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001f7c:	4b43      	ldr	r3, [pc, #268]	; (800208c <MX_TIM1_Init+0x150>)
 8001f7e:	4a44      	ldr	r2, [pc, #272]	; (8002090 <MX_TIM1_Init+0x154>)
 8001f80:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001f82:	4b42      	ldr	r3, [pc, #264]	; (800208c <MX_TIM1_Init+0x150>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f88:	4b40      	ldr	r3, [pc, #256]	; (800208c <MX_TIM1_Init+0x150>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001f8e:	4b3f      	ldr	r3, [pc, #252]	; (800208c <MX_TIM1_Init+0x150>)
 8001f90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f94:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f96:	4b3d      	ldr	r3, [pc, #244]	; (800208c <MX_TIM1_Init+0x150>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001f9c:	4b3b      	ldr	r3, [pc, #236]	; (800208c <MX_TIM1_Init+0x150>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa2:	4b3a      	ldr	r3, [pc, #232]	; (800208c <MX_TIM1_Init+0x150>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fa8:	4838      	ldr	r0, [pc, #224]	; (800208c <MX_TIM1_Init+0x150>)
 8001faa:	f00e f8fb 	bl	80101a4 <HAL_TIM_Base_Init>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM1_Init+0x7c>
	{
		Error_Handler();
 8001fb4:	f000 fdfe 	bl	8002bb4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fbc:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4831      	ldr	r0, [pc, #196]	; (800208c <MX_TIM1_Init+0x150>)
 8001fc6:	f00e fc43 	bl	8010850 <HAL_TIM_ConfigClockSource>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM1_Init+0x98>
	{
		Error_Handler();
 8001fd0:	f000 fdf0 	bl	8002bb4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fd4:	482d      	ldr	r0, [pc, #180]	; (800208c <MX_TIM1_Init+0x150>)
 8001fd6:	f00e f9b5 	bl	8010344 <HAL_TIM_PWM_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM1_Init+0xa8>
	{
		Error_Handler();
 8001fe0:	f000 fde8 	bl	8002bb4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ff0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4825      	ldr	r0, [pc, #148]	; (800208c <MX_TIM1_Init+0x150>)
 8001ff8:	f00f f8b0 	bl	801115c <HAL_TIMEx_MasterConfigSynchronization>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM1_Init+0xca>
	{
		Error_Handler();
 8002002:	f000 fdd7 	bl	8002bb4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002006:	2360      	movs	r3, #96	; 0x60
 8002008:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800200e:	2300      	movs	r3, #0
 8002010:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002012:	2300      	movs	r3, #0
 8002014:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800201e:	2300      	movs	r3, #0
 8002020:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002022:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002026:	2200      	movs	r2, #0
 8002028:	4619      	mov	r1, r3
 800202a:	4818      	ldr	r0, [pc, #96]	; (800208c <MX_TIM1_Init+0x150>)
 800202c:	f00e fb00 	bl	8010630 <HAL_TIM_PWM_ConfigChannel>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM1_Init+0xfe>
	{
		Error_Handler();
 8002036:	f000 fdbd 	bl	8002bb4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800203a:	2300      	movs	r3, #0
 800203c:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800204e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002052:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002058:	2300      	movs	r3, #0
 800205a:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800205c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002066:	2300      	movs	r3, #0
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800206a:	1d3b      	adds	r3, r7, #4
 800206c:	4619      	mov	r1, r3
 800206e:	4807      	ldr	r0, [pc, #28]	; (800208c <MX_TIM1_Init+0x150>)
 8002070:	f00f f902 	bl	8011278 <HAL_TIMEx_ConfigBreakDeadTime>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM1_Init+0x142>
	{
		Error_Handler();
 800207a:	f000 fd9b 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800207e:	4803      	ldr	r0, [pc, #12]	; (800208c <MX_TIM1_Init+0x150>)
 8002080:	f001 faba 	bl	80035f8 <HAL_TIM_MspPostInit>

}
 8002084:	bf00      	nop
 8002086:	3768      	adds	r7, #104	; 0x68
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000a5f0 	.word	0x2000a5f0
 8002090:	40010000 	.word	0x40010000

08002094 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08e      	sub	sp, #56	; 0x38
 8002098:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800209a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80020b4:	463b      	mov	r3, r7
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
 80020bc:	609a      	str	r2, [r3, #8]
 80020be:	60da      	str	r2, [r3, #12]
 80020c0:	611a      	str	r2, [r3, #16]
 80020c2:	615a      	str	r2, [r3, #20]
 80020c4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80020c6:	4b2d      	ldr	r3, [pc, #180]	; (800217c <MX_TIM2_Init+0xe8>)
 80020c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020cc:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80020ce:	4b2b      	ldr	r3, [pc, #172]	; (800217c <MX_TIM2_Init+0xe8>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d4:	4b29      	ldr	r3, [pc, #164]	; (800217c <MX_TIM2_Init+0xe8>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 80020da:	4b28      	ldr	r3, [pc, #160]	; (800217c <MX_TIM2_Init+0xe8>)
 80020dc:	f04f 32ff 	mov.w	r2, #4294967295
 80020e0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e2:	4b26      	ldr	r3, [pc, #152]	; (800217c <MX_TIM2_Init+0xe8>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e8:	4b24      	ldr	r3, [pc, #144]	; (800217c <MX_TIM2_Init+0xe8>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020ee:	4823      	ldr	r0, [pc, #140]	; (800217c <MX_TIM2_Init+0xe8>)
 80020f0:	f00e f858 	bl	80101a4 <HAL_TIM_Base_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 80020fa:	f000 fd5b 	bl	8002bb4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002102:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002104:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002108:	4619      	mov	r1, r3
 800210a:	481c      	ldr	r0, [pc, #112]	; (800217c <MX_TIM2_Init+0xe8>)
 800210c:	f00e fba0 	bl	8010850 <HAL_TIM_ConfigClockSource>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_TIM2_Init+0x86>
	{
		Error_Handler();
 8002116:	f000 fd4d 	bl	8002bb4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800211a:	4818      	ldr	r0, [pc, #96]	; (800217c <MX_TIM2_Init+0xe8>)
 800211c:	f00e f912 	bl	8010344 <HAL_TIM_PWM_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM2_Init+0x96>
	{
		Error_Handler();
 8002126:	f000 fd45 	bl	8002bb4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800212e:	2300      	movs	r3, #0
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	4619      	mov	r1, r3
 8002138:	4810      	ldr	r0, [pc, #64]	; (800217c <MX_TIM2_Init+0xe8>)
 800213a:	f00f f80f 	bl	801115c <HAL_TIMEx_MasterConfigSynchronization>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8002144:	f000 fd36 	bl	8002bb4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002148:	2360      	movs	r3, #96	; 0x60
 800214a:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002150:	2300      	movs	r3, #0
 8002152:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002158:	463b      	mov	r3, r7
 800215a:	2200      	movs	r2, #0
 800215c:	4619      	mov	r1, r3
 800215e:	4807      	ldr	r0, [pc, #28]	; (800217c <MX_TIM2_Init+0xe8>)
 8002160:	f00e fa66 	bl	8010630 <HAL_TIM_PWM_ConfigChannel>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_TIM2_Init+0xda>
	{
		Error_Handler();
 800216a:	f000 fd23 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800216e:	4803      	ldr	r0, [pc, #12]	; (800217c <MX_TIM2_Init+0xe8>)
 8002170:	f001 fa42 	bl	80035f8 <HAL_TIM_MspPostInit>

}
 8002174:	bf00      	nop
 8002176:	3738      	adds	r7, #56	; 0x38
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	2000a760 	.word	0x2000a760

08002180 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	; 0x38
 8002184:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80021a0:	463b      	mov	r3, r7
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	60da      	str	r2, [r3, #12]
 80021ac:	611a      	str	r2, [r3, #16]
 80021ae:	615a      	str	r2, [r3, #20]
 80021b0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80021b2:	4b2d      	ldr	r3, [pc, #180]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021b4:	4a2d      	ldr	r2, [pc, #180]	; (800226c <MX_TIM3_Init+0xec>)
 80021b6:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80021b8:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021be:	4b2a      	ldr	r3, [pc, #168]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80021c4:	4b28      	ldr	r3, [pc, #160]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021ca:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021cc:	4b26      	ldr	r3, [pc, #152]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d2:	4b25      	ldr	r3, [pc, #148]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021d8:	4823      	ldr	r0, [pc, #140]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021da:	f00d ffe3 	bl	80101a4 <HAL_TIM_Base_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM3_Init+0x68>
	{
		Error_Handler();
 80021e4:	f000 fce6 	bl	8002bb4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021f2:	4619      	mov	r1, r3
 80021f4:	481c      	ldr	r0, [pc, #112]	; (8002268 <MX_TIM3_Init+0xe8>)
 80021f6:	f00e fb2b 	bl	8010850 <HAL_TIM_ConfigClockSource>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_TIM3_Init+0x84>
	{
		Error_Handler();
 8002200:	f000 fcd8 	bl	8002bb4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002204:	4818      	ldr	r0, [pc, #96]	; (8002268 <MX_TIM3_Init+0xe8>)
 8002206:	f00e f89d 	bl	8010344 <HAL_TIM_PWM_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM3_Init+0x94>
	{
		Error_Handler();
 8002210:	f000 fcd0 	bl	8002bb4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002214:	2300      	movs	r3, #0
 8002216:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002218:	2300      	movs	r3, #0
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800221c:	f107 031c 	add.w	r3, r7, #28
 8002220:	4619      	mov	r1, r3
 8002222:	4811      	ldr	r0, [pc, #68]	; (8002268 <MX_TIM3_Init+0xe8>)
 8002224:	f00e ff9a 	bl	801115c <HAL_TIMEx_MasterConfigSynchronization>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM3_Init+0xb2>
	{
		Error_Handler();
 800222e:	f000 fcc1 	bl	8002bb4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002232:	2360      	movs	r3, #96	; 0x60
 8002234:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002242:	463b      	mov	r3, r7
 8002244:	2200      	movs	r2, #0
 8002246:	4619      	mov	r1, r3
 8002248:	4807      	ldr	r0, [pc, #28]	; (8002268 <MX_TIM3_Init+0xe8>)
 800224a:	f00e f9f1 	bl	8010630 <HAL_TIM_PWM_ConfigChannel>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM3_Init+0xd8>
	{
		Error_Handler();
 8002254:	f000 fcae 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002258:	4803      	ldr	r0, [pc, #12]	; (8002268 <MX_TIM3_Init+0xe8>)
 800225a:	f001 f9cd 	bl	80035f8 <HAL_TIM_MspPostInit>

}
 800225e:	bf00      	nop
 8002260:	3738      	adds	r7, #56	; 0x38
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2000a3c0 	.word	0x2000a3c0
 800226c:	40000400 	.word	0x40000400

08002270 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08e      	sub	sp, #56	; 0x38
 8002274:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002276:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002284:	f107 031c 	add.w	r3, r7, #28
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002290:	463b      	mov	r3, r7
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	609a      	str	r2, [r3, #8]
 800229a:	60da      	str	r2, [r3, #12]
 800229c:	611a      	str	r2, [r3, #16]
 800229e:	615a      	str	r2, [r3, #20]
 80022a0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80022a2:	4b2d      	ldr	r3, [pc, #180]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022a4:	4a2d      	ldr	r2, [pc, #180]	; (800235c <MX_TIM5_Init+0xec>)
 80022a6:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 80022a8:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ae:	4b2a      	ldr	r3, [pc, #168]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 80022b4:	4b28      	ldr	r3, [pc, #160]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022b6:	f04f 32ff 	mov.w	r2, #4294967295
 80022ba:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022bc:	4b26      	ldr	r3, [pc, #152]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022be:	2200      	movs	r2, #0
 80022c0:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c2:	4b25      	ldr	r3, [pc, #148]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022c8:	4823      	ldr	r0, [pc, #140]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022ca:	f00d ff6b 	bl	80101a4 <HAL_TIM_Base_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM5_Init+0x68>
	{
		Error_Handler();
 80022d4:	f000 fc6e 	bl	8002bb4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022e2:	4619      	mov	r1, r3
 80022e4:	481c      	ldr	r0, [pc, #112]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022e6:	f00e fab3 	bl	8010850 <HAL_TIM_ConfigClockSource>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM5_Init+0x84>
	{
		Error_Handler();
 80022f0:	f000 fc60 	bl	8002bb4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80022f4:	4818      	ldr	r0, [pc, #96]	; (8002358 <MX_TIM5_Init+0xe8>)
 80022f6:	f00e f825 	bl	8010344 <HAL_TIM_PWM_Init>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM5_Init+0x94>
	{
		Error_Handler();
 8002300:	f000 fc58 	bl	8002bb4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002304:	2300      	movs	r3, #0
 8002306:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002308:	2300      	movs	r3, #0
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800230c:	f107 031c 	add.w	r3, r7, #28
 8002310:	4619      	mov	r1, r3
 8002312:	4811      	ldr	r0, [pc, #68]	; (8002358 <MX_TIM5_Init+0xe8>)
 8002314:	f00e ff22 	bl	801115c <HAL_TIMEx_MasterConfigSynchronization>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM5_Init+0xb2>
	{
		Error_Handler();
 800231e:	f000 fc49 	bl	8002bb4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002322:	2360      	movs	r3, #96	; 0x60
 8002324:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800232a:	2300      	movs	r3, #0
 800232c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800232e:	2300      	movs	r3, #0
 8002330:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002332:	463b      	mov	r3, r7
 8002334:	220c      	movs	r2, #12
 8002336:	4619      	mov	r1, r3
 8002338:	4807      	ldr	r0, [pc, #28]	; (8002358 <MX_TIM5_Init+0xe8>)
 800233a:	f00e f979 	bl	8010630 <HAL_TIM_PWM_ConfigChannel>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_TIM5_Init+0xd8>
	{
		Error_Handler();
 8002344:	f000 fc36 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8002348:	4803      	ldr	r0, [pc, #12]	; (8002358 <MX_TIM5_Init+0xe8>)
 800234a:	f001 f955 	bl	80035f8 <HAL_TIM_MspPostInit>

}
 800234e:	bf00      	nop
 8002350:	3738      	adds	r7, #56	; 0x38
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	2000a370 	.word	0x2000a370
 800235c:	40000c00 	.word	0x40000c00

08002360 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	605a      	str	r2, [r3, #4]
 800237c:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 800237e:	4b20      	ldr	r3, [pc, #128]	; (8002400 <MX_TIM8_Init+0xa0>)
 8002380:	4a20      	ldr	r2, [pc, #128]	; (8002404 <MX_TIM8_Init+0xa4>)
 8002382:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8002384:	4b1e      	ldr	r3, [pc, #120]	; (8002400 <MX_TIM8_Init+0xa0>)
 8002386:	2200      	movs	r2, #0
 8002388:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800238a:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <MX_TIM8_Init+0xa0>)
 800238c:	2200      	movs	r2, #0
 800238e:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8002390:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <MX_TIM8_Init+0xa0>)
 8002392:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002396:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002398:	4b19      	ldr	r3, [pc, #100]	; (8002400 <MX_TIM8_Init+0xa0>)
 800239a:	2200      	movs	r2, #0
 800239c:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 800239e:	4b18      	ldr	r3, [pc, #96]	; (8002400 <MX_TIM8_Init+0xa0>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a4:	4b16      	ldr	r3, [pc, #88]	; (8002400 <MX_TIM8_Init+0xa0>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80023aa:	4815      	ldr	r0, [pc, #84]	; (8002400 <MX_TIM8_Init+0xa0>)
 80023ac:	f00d fefa 	bl	80101a4 <HAL_TIM_Base_Init>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM8_Init+0x5a>
	{
		Error_Handler();
 80023b6:	f000 fbfd 	bl	8002bb4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023be:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80023c0:	f107 0310 	add.w	r3, r7, #16
 80023c4:	4619      	mov	r1, r3
 80023c6:	480e      	ldr	r0, [pc, #56]	; (8002400 <MX_TIM8_Init+0xa0>)
 80023c8:	f00e fa42 	bl	8010850 <HAL_TIM_ConfigClockSource>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM8_Init+0x76>
	{
		Error_Handler();
 80023d2:	f000 fbef 	bl	8002bb4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	4619      	mov	r1, r3
 80023e6:	4806      	ldr	r0, [pc, #24]	; (8002400 <MX_TIM8_Init+0xa0>)
 80023e8:	f00e feb8 	bl	801115c <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM8_Init+0x96>
	{
		Error_Handler();
 80023f2:	f000 fbdf 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	2000a0a0 	.word	0x2000a0a0
 8002404:	40010400 	.word	0x40010400

08002408 <MX_TIM12_Init>:
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = {0};
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
 800241c:	615a      	str	r2, [r3, #20]
 800241e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 8002420:	4b1a      	ldr	r3, [pc, #104]	; (800248c <MX_TIM12_Init+0x84>)
 8002422:	4a1b      	ldr	r2, [pc, #108]	; (8002490 <MX_TIM12_Init+0x88>)
 8002424:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 0;
 8002426:	4b19      	ldr	r3, [pc, #100]	; (800248c <MX_TIM12_Init+0x84>)
 8002428:	2200      	movs	r2, #0
 800242a:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800242c:	4b17      	ldr	r3, [pc, #92]	; (800248c <MX_TIM12_Init+0x84>)
 800242e:	2200      	movs	r2, #0
 8002430:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 65535;
 8002432:	4b16      	ldr	r3, [pc, #88]	; (800248c <MX_TIM12_Init+0x84>)
 8002434:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002438:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243a:	4b14      	ldr	r3, [pc, #80]	; (800248c <MX_TIM12_Init+0x84>)
 800243c:	2200      	movs	r2, #0
 800243e:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002440:	4b12      	ldr	r3, [pc, #72]	; (800248c <MX_TIM12_Init+0x84>)
 8002442:	2200      	movs	r2, #0
 8002444:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002446:	4811      	ldr	r0, [pc, #68]	; (800248c <MX_TIM12_Init+0x84>)
 8002448:	f00d ff7c 	bl	8010344 <HAL_TIM_PWM_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM12_Init+0x4e>
	{
		Error_Handler();
 8002452:	f000 fbaf 	bl	8002bb4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002456:	2360      	movs	r3, #96	; 0x60
 8002458:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	2200      	movs	r2, #0
 800246a:	4619      	mov	r1, r3
 800246c:	4807      	ldr	r0, [pc, #28]	; (800248c <MX_TIM12_Init+0x84>)
 800246e:	f00e f8df 	bl	8010630 <HAL_TIM_PWM_ConfigChannel>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM12_Init+0x74>
	{
		Error_Handler();
 8002478:	f000 fb9c 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */
	HAL_TIM_MspPostInit(&htim12);
 800247c:	4803      	ldr	r0, [pc, #12]	; (800248c <MX_TIM12_Init+0x84>)
 800247e:	f001 f8bb 	bl	80035f8 <HAL_TIM_MspPostInit>

}
 8002482:	bf00      	nop
 8002484:	3720      	adds	r7, #32
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000a7ac 	.word	0x2000a7ac
 8002490:	40001800 	.word	0x40001800

08002494 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002498:	4b14      	ldr	r3, [pc, #80]	; (80024ec <MX_USART1_UART_Init+0x58>)
 800249a:	4a15      	ldr	r2, [pc, #84]	; (80024f0 <MX_USART1_UART_Init+0x5c>)
 800249c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800249e:	4b13      	ldr	r3, [pc, #76]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024a4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80024ac:	4b0f      	ldr	r3, [pc, #60]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024ba:	220c      	movs	r2, #12
 80024bc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c4:	4b09      	ldr	r3, [pc, #36]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ca:	4b08      	ldr	r3, [pc, #32]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024d0:	4b06      	ldr	r3, [pc, #24]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80024d6:	4805      	ldr	r0, [pc, #20]	; (80024ec <MX_USART1_UART_Init+0x58>)
 80024d8:	f00e ff6a 	bl	80113b0 <HAL_UART_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 80024e2:	f000 fb67 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	2000a54c 	.word	0x2000a54c
 80024f0:	40011000 	.word	0x40011000

080024f4 <MX_USART6_UART_Init>:
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <MX_USART6_UART_Init+0x58>)
 80024fa:	4a15      	ldr	r2, [pc, #84]	; (8002550 <MX_USART6_UART_Init+0x5c>)
 80024fc:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 80024fe:	4b13      	ldr	r3, [pc, #76]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002500:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002504:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002506:	4b11      	ldr	r3, [pc, #68]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 800250c:	4b0f      	ldr	r3, [pc, #60]	; (800254c <MX_USART6_UART_Init+0x58>)
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8002512:	4b0e      	ldr	r3, [pc, #56]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002514:	2200      	movs	r2, #0
 8002516:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8002518:	4b0c      	ldr	r3, [pc, #48]	; (800254c <MX_USART6_UART_Init+0x58>)
 800251a:	220c      	movs	r2, #12
 800251c:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002524:	4b09      	ldr	r3, [pc, #36]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002526:	2200      	movs	r2, #0
 8002528:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <MX_USART6_UART_Init+0x58>)
 800252c:	2200      	movs	r2, #0
 800252e:	621a      	str	r2, [r3, #32]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002532:	2200      	movs	r2, #0
 8002534:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart6) != HAL_OK)
 8002536:	4805      	ldr	r0, [pc, #20]	; (800254c <MX_USART6_UART_Init+0x58>)
 8002538:	f00e ff3a 	bl	80113b0 <HAL_UART_Init>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_USART6_UART_Init+0x52>
	{
		Error_Handler();
 8002542:	f000 fb37 	bl	8002bb4 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	2000a69c 	.word	0x2000a69c
 8002550:	40011400 	.word	0x40011400

08002554 <MX_DMA_Init>:
 * Enable DMA controller clock
 * Configure DMA for memory to memory transfers
 *   hdma_memtomem_dma2_stream0
 */
static void MX_DMA_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800255a:	4b32      	ldr	r3, [pc, #200]	; (8002624 <MX_DMA_Init+0xd0>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a31      	ldr	r2, [pc, #196]	; (8002624 <MX_DMA_Init+0xd0>)
 8002560:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <MX_DMA_Init+0xd0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256e:	607b      	str	r3, [r7, #4]
 8002570:	687b      	ldr	r3, [r7, #4]

	/* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
	hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8002572:	4b2d      	ldr	r3, [pc, #180]	; (8002628 <MX_DMA_Init+0xd4>)
 8002574:	4a2d      	ldr	r2, [pc, #180]	; (800262c <MX_DMA_Init+0xd8>)
 8002576:	601a      	str	r2, [r3, #0]
	hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8002578:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <MX_DMA_Init+0xd4>)
 800257a:	2200      	movs	r2, #0
 800257c:	605a      	str	r2, [r3, #4]
	hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800257e:	4b2a      	ldr	r3, [pc, #168]	; (8002628 <MX_DMA_Init+0xd4>)
 8002580:	2280      	movs	r2, #128	; 0x80
 8002582:	609a      	str	r2, [r3, #8]
	hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8002584:	4b28      	ldr	r3, [pc, #160]	; (8002628 <MX_DMA_Init+0xd4>)
 8002586:	f44f 7200 	mov.w	r2, #512	; 0x200
 800258a:	60da      	str	r2, [r3, #12]
	hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 800258c:	4b26      	ldr	r3, [pc, #152]	; (8002628 <MX_DMA_Init+0xd4>)
 800258e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002592:	611a      	str	r2, [r3, #16]
	hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002594:	4b24      	ldr	r3, [pc, #144]	; (8002628 <MX_DMA_Init+0xd4>)
 8002596:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800259a:	615a      	str	r2, [r3, #20]
	hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800259c:	4b22      	ldr	r3, [pc, #136]	; (8002628 <MX_DMA_Init+0xd4>)
 800259e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025a2:	619a      	str	r2, [r3, #24]
	hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 80025a4:	4b20      	ldr	r3, [pc, #128]	; (8002628 <MX_DMA_Init+0xd4>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	61da      	str	r2, [r3, #28]
	hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_HIGH;
 80025aa:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <MX_DMA_Init+0xd4>)
 80025ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025b0:	621a      	str	r2, [r3, #32]
	hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80025b2:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <MX_DMA_Init+0xd4>)
 80025b4:	2204      	movs	r2, #4
 80025b6:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80025b8:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <MX_DMA_Init+0xd4>)
 80025ba:	2203      	movs	r2, #3
 80025bc:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 80025be:	4b1a      	ldr	r3, [pc, #104]	; (8002628 <MX_DMA_Init+0xd4>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80025c4:	4b18      	ldr	r3, [pc, #96]	; (8002628 <MX_DMA_Init+0xd4>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80025ca:	4817      	ldr	r0, [pc, #92]	; (8002628 <MX_DMA_Init+0xd4>)
 80025cc:	f005 f9fe 	bl	80079cc <HAL_DMA_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_DMA_Init+0x86>
	{
		Error_Handler( );
 80025d6:	f000 faed 	bl	8002bb4 <Error_Handler>
	}

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2105      	movs	r1, #5
 80025de:	2038      	movs	r0, #56	; 0x38
 80025e0:	f004 ff0c 	bl	80073fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80025e4:	2038      	movs	r0, #56	; 0x38
 80025e6:	f004 ff25 	bl	8007434 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2105      	movs	r1, #5
 80025ee:	2039      	movs	r0, #57	; 0x39
 80025f0:	f004 ff04 	bl	80073fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80025f4:	2039      	movs	r0, #57	; 0x39
 80025f6:	f004 ff1d 	bl	8007434 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	2105      	movs	r1, #5
 80025fe:	203c      	movs	r0, #60	; 0x3c
 8002600:	f004 fefc 	bl	80073fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002604:	203c      	movs	r0, #60	; 0x3c
 8002606:	f004 ff15 	bl	8007434 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2105      	movs	r1, #5
 800260e:	2046      	movs	r0, #70	; 0x46
 8002610:	f004 fef4 	bl	80073fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002614:	2046      	movs	r0, #70	; 0x46
 8002616:	f004 ff0d 	bl	8007434 <HAL_NVIC_EnableIRQ>

}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40023800 	.word	0x40023800
 8002628:	2000a040 	.word	0x2000a040
 800262c:	40026410 	.word	0x40026410

08002630 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]
 8002644:	615a      	str	r2, [r3, #20]
 8002646:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002648:	4b21      	ldr	r3, [pc, #132]	; (80026d0 <MX_FMC_Init+0xa0>)
 800264a:	4a22      	ldr	r2, [pc, #136]	; (80026d4 <MX_FMC_Init+0xa4>)
 800264c:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800264e:	4b20      	ldr	r3, [pc, #128]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002650:	2200      	movs	r2, #0
 8002652:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002654:	4b1e      	ldr	r3, [pc, #120]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002656:	2200      	movs	r2, #0
 8002658:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800265a:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <MX_FMC_Init+0xa0>)
 800265c:	2204      	movs	r2, #4
 800265e:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002660:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002662:	2210      	movs	r2, #16
 8002664:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002666:	4b1a      	ldr	r3, [pc, #104]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002668:	2240      	movs	r2, #64	; 0x40
 800266a:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 800266c:	4b18      	ldr	r3, [pc, #96]	; (80026d0 <MX_FMC_Init+0xa0>)
 800266e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002672:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002674:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002676:	2200      	movs	r2, #0
 8002678:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800267a:	4b15      	ldr	r3, [pc, #84]	; (80026d0 <MX_FMC_Init+0xa0>)
 800267c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002680:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8002682:	4b13      	ldr	r3, [pc, #76]	; (80026d0 <MX_FMC_Init+0xa0>)
 8002684:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002688:	625a      	str	r2, [r3, #36]	; 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800268a:	4b11      	ldr	r3, [pc, #68]	; (80026d0 <MX_FMC_Init+0xa0>)
 800268c:	2200      	movs	r2, #0
 800268e:	629a      	str	r2, [r3, #40]	; 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 2;
 8002690:	2302      	movs	r3, #2
 8002692:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 7;
 8002694:	2307      	movs	r3, #7
 8002696:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 4;
 8002698:	2304      	movs	r3, #4
 800269a:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 7;
 800269c:	2307      	movs	r3, #7
 800269e:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 3;
 80026a0:	2303      	movs	r3, #3
 80026a2:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 2;
 80026a4:	2302      	movs	r3, #2
 80026a6:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 2;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	4619      	mov	r1, r3
 80026b0:	4807      	ldr	r0, [pc, #28]	; (80026d0 <MX_FMC_Init+0xa0>)
 80026b2:	f00d fc9c 	bl	800ffee <HAL_SDRAM_Init>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_FMC_Init+0x90>
	{
		Error_Handler( );
 80026bc:	f000 fa7a 	bl	8002bb4 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	DISCO_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80026c0:	f240 6003 	movw	r0, #1539	; 0x603
 80026c4:	f002 fdfc 	bl	80052c0 <DISCO_SDRAM_Initialization_sequence>

	/* USER CODE END FMC_Init 2 */
}
 80026c8:	bf00      	nop
 80026ca:	3720      	adds	r7, #32
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	2000a7f8 	.word	0x2000a7f8
 80026d4:	a0000140 	.word	0xa0000140

080026d8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b090      	sub	sp, #64	; 0x40
 80026dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
 80026ec:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80026ee:	4baf      	ldr	r3, [pc, #700]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	4aae      	ldr	r2, [pc, #696]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80026f4:	f043 0310 	orr.w	r3, r3, #16
 80026f8:	6313      	str	r3, [r2, #48]	; 0x30
 80026fa:	4bac      	ldr	r3, [pc, #688]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	62bb      	str	r3, [r7, #40]	; 0x28
 8002704:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002706:	4ba9      	ldr	r3, [pc, #676]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	4aa8      	ldr	r2, [pc, #672]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800270c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002710:	6313      	str	r3, [r2, #48]	; 0x30
 8002712:	4ba6      	ldr	r3, [pc, #664]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271a:	627b      	str	r3, [r7, #36]	; 0x24
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800271e:	4ba3      	ldr	r3, [pc, #652]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4aa2      	ldr	r2, [pc, #648]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	4ba0      	ldr	r3, [pc, #640]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	623b      	str	r3, [r7, #32]
 8002734:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002736:	4b9d      	ldr	r3, [pc, #628]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a9c      	ldr	r2, [pc, #624]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800273c:	f043 0308 	orr.w	r3, r3, #8
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b9a      	ldr	r3, [pc, #616]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	61fb      	str	r3, [r7, #28]
 800274c:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800274e:	4b97      	ldr	r3, [pc, #604]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4a96      	ldr	r2, [pc, #600]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002754:	f043 0304 	orr.w	r3, r3, #4
 8002758:	6313      	str	r3, [r2, #48]	; 0x30
 800275a:	4b94      	ldr	r3, [pc, #592]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f003 0304 	and.w	r3, r3, #4
 8002762:	61bb      	str	r3, [r7, #24]
 8002764:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b91      	ldr	r3, [pc, #580]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a90      	ldr	r2, [pc, #576]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b8e      	ldr	r3, [pc, #568]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 800277e:	4b8b      	ldr	r3, [pc, #556]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	4a8a      	ldr	r2, [pc, #552]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002784:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
 800278a:	4b88      	ldr	r3, [pc, #544]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002792:	613b      	str	r3, [r7, #16]
 8002794:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8002796:	4b85      	ldr	r3, [pc, #532]	; (80029ac <MX_GPIO_Init+0x2d4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	4a84      	ldr	r2, [pc, #528]	; (80029ac <MX_GPIO_Init+0x2d4>)
 800279c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a0:	6313      	str	r3, [r2, #48]	; 0x30
 80027a2:	4b82      	ldr	r3, [pc, #520]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOK_CLK_ENABLE();
 80027ae:	4b7f      	ldr	r3, [pc, #508]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a7e      	ldr	r2, [pc, #504]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b7c      	ldr	r3, [pc, #496]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80027c6:	4b79      	ldr	r3, [pc, #484]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	4a78      	ldr	r2, [pc, #480]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027cc:	f043 0320 	orr.w	r3, r3, #32
 80027d0:	6313      	str	r3, [r2, #48]	; 0x30
 80027d2:	4b76      	ldr	r3, [pc, #472]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	607b      	str	r3, [r7, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80027de:	4b73      	ldr	r3, [pc, #460]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a72      	ldr	r2, [pc, #456]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b70      	ldr	r3, [pc, #448]	; (80029ac <MX_GPIO_Init+0x2d4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f2:	603b      	str	r3, [r7, #0]
 80027f4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80027f6:	2201      	movs	r2, #1
 80027f8:	2120      	movs	r1, #32
 80027fa:	486d      	ldr	r0, [pc, #436]	; (80029b0 <MX_GPIO_Init+0x2d8>)
 80027fc:	f006 fb68 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LD_GREEN_Pin, GPIO_PIN_RESET);
 8002800:	2200      	movs	r2, #0
 8002802:	210e      	movs	r1, #14
 8002804:	486b      	ldr	r0, [pc, #428]	; (80029b4 <MX_GPIO_Init+0x2dc>)
 8002806:	f006 fb63 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800280a:	2201      	movs	r2, #1
 800280c:	2108      	movs	r1, #8
 800280e:	486a      	ldr	r0, [pc, #424]	; (80029b8 <MX_GPIO_Init+0x2e0>)
 8002810:	f006 fb5e 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8002814:	2201      	movs	r2, #1
 8002816:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800281a:	4866      	ldr	r0, [pc, #408]	; (80029b4 <MX_GPIO_Init+0x2dc>)
 800281c:	f006 fb58 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8002820:	2200      	movs	r2, #0
 8002822:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002826:	4865      	ldr	r0, [pc, #404]	; (80029bc <MX_GPIO_Init+0x2e4>)
 8002828:	f006 fb52 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800282c:	2200      	movs	r2, #0
 800282e:	21c8      	movs	r1, #200	; 0xc8
 8002830:	4863      	ldr	r0, [pc, #396]	; (80029c0 <MX_GPIO_Init+0x2e8>)
 8002832:	f006 fb4d 	bl	8008ed0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8002836:	2308      	movs	r3, #8
 8002838:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800283a:	2300      	movs	r3, #0
 800283c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002842:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002846:	4619      	mov	r1, r3
 8002848:	485e      	ldr	r0, [pc, #376]	; (80029c4 <MX_GPIO_Init+0x2ec>)
 800284a:	f006 f871 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800284e:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8002852:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002854:	2302      	movs	r3, #2
 8002856:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002858:	2300      	movs	r3, #0
 800285a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800285c:	2303      	movs	r3, #3
 800285e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002860:	230b      	movs	r3, #11
 8002862:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002864:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002868:	4619      	mov	r1, r3
 800286a:	4855      	ldr	r0, [pc, #340]	; (80029c0 <MX_GPIO_Init+0x2e8>)
 800286c:	f006 f860 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
	GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8002870:	f643 4323 	movw	r3, #15395	; 0x3c23
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
			|ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002876:	2302      	movs	r3, #2
 8002878:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800287e:	2303      	movs	r3, #3
 8002880:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002882:	230a      	movs	r3, #10
 8002884:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002886:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800288a:	4619      	mov	r1, r3
 800288c:	484e      	ldr	r0, [pc, #312]	; (80029c8 <MX_GPIO_Init+0x2f0>)
 800288e:	f006 f84f 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8002892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002898:	2300      	movs	r3, #0
 800289a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80028a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028a4:	4619      	mov	r1, r3
 80028a6:	4849      	ldr	r0, [pc, #292]	; (80029cc <MX_GPIO_Init+0x2f4>)
 80028a8:	f006 f842 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_INT_Pin */
	GPIO_InitStruct.Pin = Audio_INT_Pin;
 80028ac:	2340      	movs	r3, #64	; 0x40
 80028ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80028b0:	4b47      	ldr	r3, [pc, #284]	; (80029d0 <MX_GPIO_Init+0x2f8>)
 80028b2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80028b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028bc:	4619      	mov	r1, r3
 80028be:	483c      	ldr	r0, [pc, #240]	; (80029b0 <MX_GPIO_Init+0x2d8>)
 80028c0:	f006 f836 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80028c4:	2320      	movs	r3, #32
 80028c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c8:	2301      	movs	r3, #1
 80028ca:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	2300      	movs	r3, #0
 80028d2:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80028d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028d8:	4619      	mov	r1, r3
 80028da:	4835      	ldr	r0, [pc, #212]	; (80029b0 <MX_GPIO_Init+0x2d8>)
 80028dc:	f006 f828 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LD_GREEN_Pin LCD_DISP_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LD_GREEN_Pin|LCD_DISP_Pin;
 80028e0:	f241 030e 	movw	r3, #4110	; 0x100e
 80028e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e6:	2301      	movs	r3, #1
 80028e8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ee:	2300      	movs	r3, #0
 80028f0:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80028f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028f6:	4619      	mov	r1, r3
 80028f8:	482e      	ldr	r0, [pc, #184]	; (80029b4 <MX_GPIO_Init+0x2dc>)
 80028fa:	f006 f819 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : uSD_Detect_Pin */
	GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80028fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002902:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002904:	2300      	movs	r3, #0
 8002906:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800290c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002910:	4619      	mov	r1, r3
 8002912:	4830      	ldr	r0, [pc, #192]	; (80029d4 <MX_GPIO_Init+0x2fc>)
 8002914:	f006 f80c 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_CTRL_Pin */
	GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002918:	2308      	movs	r3, #8
 800291a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291c:	2301      	movs	r3, #1
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	2300      	movs	r3, #0
 8002922:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002924:	2300      	movs	r3, #0
 8002926:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800292c:	4619      	mov	r1, r3
 800292e:	4822      	ldr	r0, [pc, #136]	; (80029b8 <MX_GPIO_Init+0x2e0>)
 8002930:	f005 fffe 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002934:	2310      	movs	r3, #16
 8002936:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002938:	2300      	movs	r3, #0
 800293a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002940:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002944:	4619      	mov	r1, r3
 8002946:	481a      	ldr	r0, [pc, #104]	; (80029b0 <MX_GPIO_Init+0x2d8>)
 8002948:	f005 fff2 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP3_Pin NC2_Pin */
	GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 800294c:	f248 0304 	movw	r3, #32772	; 0x8004
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002952:	2300      	movs	r3, #0
 8002954:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800295a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800295e:	4619      	mov	r1, r3
 8002960:	4816      	ldr	r0, [pc, #88]	; (80029bc <MX_GPIO_Init+0x2e4>)
 8002962:	f005 ffe5 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_PWR_EN_Pin */
	GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8002966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800296a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296c:	2301      	movs	r3, #1
 800296e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002974:	2300      	movs	r3, #0
 8002976:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8002978:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800297c:	4619      	mov	r1, r3
 800297e:	480f      	ldr	r0, [pc, #60]	; (80029bc <MX_GPIO_Init+0x2e4>)
 8002980:	f005 ffd6 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : BLUE_BTN_Pin */
	GPIO_InitStruct.Pin = BLUE_BTN_Pin;
 8002984:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002988:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800298a:	2300      	movs	r3, #0
 800298c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(BLUE_BTN_GPIO_Port, &GPIO_InitStruct);
 8002992:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002996:	4619      	mov	r1, r3
 8002998:	4806      	ldr	r0, [pc, #24]	; (80029b4 <MX_GPIO_Init+0x2dc>)
 800299a:	f005 ffc9 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_INT_Pin */
	GPIO_InitStruct.Pin = LCD_INT_Pin;
 800299e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029a4:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <MX_GPIO_Init+0x300>)
 80029a6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	e017      	b.n	80029dc <MX_GPIO_Init+0x304>
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40020c00 	.word	0x40020c00
 80029b4:	40022000 	.word	0x40022000
 80029b8:	40022800 	.word	0x40022800
 80029bc:	40021c00 	.word	0x40021c00
 80029c0:	40021800 	.word	0x40021800
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40020400 	.word	0x40020400
 80029cc:	40022400 	.word	0x40022400
 80029d0:	10120000 	.word	0x10120000
 80029d4:	40020800 	.word	0x40020800
 80029d8:	10110000 	.word	0x10110000
 80029dc:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80029de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029e2:	4619      	mov	r1, r3
 80029e4:	4844      	ldr	r0, [pc, #272]	; (8002af8 <MX_GPIO_Init+0x420>)
 80029e6:	f005 ffa3 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : ULPI_NXT_Pin */
	GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80029ea:	2310      	movs	r3, #16
 80029ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80029fa:	230a      	movs	r3, #10
 80029fc:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80029fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a02:	4619      	mov	r1, r3
 8002a04:	483d      	ldr	r0, [pc, #244]	; (8002afc <MX_GPIO_Init+0x424>)
 8002a06:	f005 ff93 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002a0a:	23c8      	movs	r3, #200	; 0xc8
 8002a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a16:	2300      	movs	r3, #0
 8002a18:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4837      	ldr	r0, [pc, #220]	; (8002b00 <MX_GPIO_Init+0x428>)
 8002a22:	f005 ff85 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
	GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002a26:	2305      	movs	r3, #5
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a32:	2303      	movs	r3, #3
 8002a34:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002a36:	230a      	movs	r3, #10
 8002a38:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4830      	ldr	r0, [pc, #192]	; (8002b04 <MX_GPIO_Init+0x42c>)
 8002a42:	f005 ff75 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002a46:	2332      	movs	r3, #50	; 0x32
 8002a48:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a52:	2303      	movs	r3, #3
 8002a54:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002a56:	230b      	movs	r3, #11
 8002a58:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4828      	ldr	r0, [pc, #160]	; (8002b04 <MX_GPIO_Init+0x42c>)
 8002a62:	f005 ff65 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_RXER_Pin */
	GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8002a66:	2304      	movs	r3, #4
 8002a68:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8002a72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a76:	4619      	mov	r1, r3
 8002a78:	4821      	ldr	r0, [pc, #132]	; (8002b00 <MX_GPIO_Init+0x428>)
 8002a7a:	f005 ff59 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002a7e:	2386      	movs	r3, #134	; 0x86
 8002a80:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	2302      	movs	r3, #2
 8002a84:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002a8e:	230b      	movs	r3, #11
 8002a90:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a96:	4619      	mov	r1, r3
 8002a98:	481b      	ldr	r0, [pc, #108]	; (8002b08 <MX_GPIO_Init+0x430>)
 8002a9a:	f005 ff49 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
	GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002a9e:	2328      	movs	r3, #40	; 0x28
 8002aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002aae:	230a      	movs	r3, #10
 8002ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	4813      	ldr	r0, [pc, #76]	; (8002b08 <MX_GPIO_Init+0x430>)
 8002aba:	f005 ff39 	bl	8008930 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
	GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002abe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002acc:	2300      	movs	r3, #0
 8002ace:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ad0:	2305      	movs	r3, #5
 8002ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ad8:	4619      	mov	r1, r3
 8002ada:	480c      	ldr	r0, [pc, #48]	; (8002b0c <MX_GPIO_Init+0x434>)
 8002adc:	f005 ff28 	bl	8008930 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2105      	movs	r1, #5
 8002ae4:	2028      	movs	r0, #40	; 0x28
 8002ae6:	f004 fc89 	bl	80073fc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002aea:	2028      	movs	r0, #40	; 0x28
 8002aec:	f004 fca2 	bl	8007434 <HAL_NVIC_EnableIRQ>

}
 8002af0:	bf00      	nop
 8002af2:	3740      	adds	r7, #64	; 0x40
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40022000 	.word	0x40022000
 8002afc:	40021c00 	.word	0x40021c00
 8002b00:	40021800 	.word	0x40021800
 8002b04:	40020800 	.word	0x40020800
 8002b08:	40020000 	.word	0x40020000
 8002b0c:	40020400 	.word	0x40020400

08002b10 <Error>:

/* USER CODE BEGIN 4 */

void Error(char* msg)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
	printf(msg);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f017 fd47 	bl	801a5ac <iprintf>
	printf("\n");
 8002b1e:	200a      	movs	r0, #10
 8002b20:	f017 fd5c 	bl	801a5dc <putchar>
	Error_Handler();
 8002b24:	f000 f846 	bl	8002bb4 <Error_Handler>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	/* init code for USB_HOST */
	MX_USB_HOST_Init();
 8002b38:	f016 f856 	bl	8018be8 <MX_USB_HOST_Init>
	/* USER CODE BEGIN 5 */

	printf("StartDefaultTask\n");
 8002b3c:	4803      	ldr	r0, [pc, #12]	; (8002b4c <StartDefaultTask+0x1c>)
 8002b3e:	f017 fdd1 	bl	801a6e4 <puts>
	audioLoop();
 8002b42:	f7fe f981 	bl	8000e48 <audioLoop>
	//uint32_t PreviousWakeTime = osKernelSysTick();
	/* Infinite loop */
	int i=0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
	for(;;)
 8002b4a:	e7fe      	b.n	8002b4a <StartDefaultTask+0x1a>
 8002b4c:	0801b904 	.word	0x0801b904

08002b50 <startUITask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startUITask */
void startUITask(void const * argument)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6178      	str	r0, [r7, #20]
	/* USER CODE BEGIN startUITask */

	osDelay(200);
 8002b58:	20c8      	movs	r0, #200	; 0xc8
 8002b5a:	f013 fb43 	bl	80161e4 <osDelay>
	printf("StartLedTask\n");
 8002b5e:	480b      	ldr	r0, [pc, #44]	; (8002b8c <startUITask+0x3c>)
 8002b60:	f017 fdc0 	bl	801a6e4 <puts>
	uiDisplayBasic();
 8002b64:	f001 f9ce 	bl	8003f04 <uiDisplayBasic>
	/* Infinite loop */
	for(;;)
	{
		osSignalWait (0x0001, osWaitForever);
 8002b68:	463b      	mov	r3, r7
 8002b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b6e:	2101      	movs	r1, #1
 8002b70:	4618      	mov	r0, r3
 8002b72:	f013 fb8b 	bl	801628c <osSignalWait>
		uiDisplaySpectrum();
 8002b76:	f001 fcab 	bl	80044d0 <uiDisplaySpectrum>
		//uiDisplayMaster();
		uiSliderDelay();
 8002b7a:	f001 facd 	bl	8004118 <uiSliderDelay>
		uiSliderFeed();
 8002b7e:	f001 fb3b 	bl	80041f8 <uiSliderFeed>
		uiSliderVolume();
 8002b82:	f001 fbbd 	bl	8004300 <uiSliderVolume>
		uiSliderFlanger();
 8002b86:	f001 fc31 	bl	80043ec <uiSliderFlanger>
	{
 8002b8a:	e7ed      	b.n	8002b68 <startUITask+0x18>
 8002b8c:	0801b918 	.word	0x0801b918

08002b90 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d101      	bne.n	8002ba6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002ba2:	f004 f883 	bl	8006cac <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40001000 	.word	0x40001000

08002bb4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	//__disable_irq();
	while (1)
	{
		LED_Toggle();
 8002bb8:	f001 fcfc 	bl	80045b4 <LED_Toggle>
		HAL_Delay(100);
 8002bbc:	2064      	movs	r0, #100	; 0x64
 8002bbe:	f004 f895 	bl	8006cec <HAL_Delay>
		LED_Toggle();
 8002bc2:	e7f9      	b.n	8002bb8 <Error_Handler+0x4>

08002bc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002bca:	4b11      	ldr	r3, [pc, #68]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	4a10      	ldr	r2, [pc, #64]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be2:	4b0b      	ldr	r3, [pc, #44]	; (8002c10 <HAL_MspInit+0x4c>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <HAL_MspInit+0x4c>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bec:	6453      	str	r3, [r2, #68]	; 0x44
 8002bee:	4b08      	ldr	r3, [pc, #32]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	210f      	movs	r1, #15
 8002bfe:	f06f 0001 	mvn.w	r0, #1
 8002c02:	f004 fbfb 	bl	80073fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800

08002c14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	; 0x28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 0314 	add.w	r3, r7, #20
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a21      	ldr	r2, [pc, #132]	; (8002cb8 <HAL_ADC_MspInit+0xa4>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d13c      	bne.n	8002cb0 <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002c36:	4b21      	ldr	r3, [pc, #132]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3a:	4a20      	ldr	r2, [pc, #128]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c40:	6453      	str	r3, [r2, #68]	; 0x44
 8002c42:	4b1e      	ldr	r3, [pc, #120]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c4a:	613b      	str	r3, [r7, #16]
 8002c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4a1a      	ldr	r2, [pc, #104]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c54:	f043 0320 	orr.w	r3, r3, #32
 8002c58:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5a:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	4a14      	ldr	r2, [pc, #80]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6313      	str	r3, [r2, #48]	; 0x30
 8002c72:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <HAL_ADC_MspInit+0xa8>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8002c7e:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8002c82:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c84:	2303      	movs	r3, #3
 8002c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	4619      	mov	r1, r3
 8002c92:	480b      	ldr	r0, [pc, #44]	; (8002cc0 <HAL_ADC_MspInit+0xac>)
 8002c94:	f005 fe4c 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8002ca4:	f107 0314 	add.w	r3, r7, #20
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <HAL_ADC_MspInit+0xb0>)
 8002cac:	f005 fe40 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002cb0:	bf00      	nop
 8002cb2:	3728      	adds	r7, #40	; 0x28
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40012200 	.word	0x40012200
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40021400 	.word	0x40021400
 8002cc4:	40020000 	.word	0x40020000

08002cc8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	; (8002d00 <HAL_CRC_MspInit+0x38>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d10b      	bne.n	8002cf2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002cda:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <HAL_CRC_MspInit+0x3c>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a09      	ldr	r2, [pc, #36]	; (8002d04 <HAL_CRC_MspInit+0x3c>)
 8002ce0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <HAL_CRC_MspInit+0x3c>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40023000 	.word	0x40023000
 8002d04:	40023800 	.word	0x40023800

08002d08 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08e      	sub	sp, #56	; 0x38
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a6c      	ldr	r2, [pc, #432]	; (8002ed8 <HAL_DCMI_MspInit+0x1d0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	f040 80d2 	bne.w	8002ed0 <HAL_DCMI_MspInit+0x1c8>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002d2c:	4b6b      	ldr	r3, [pc, #428]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d30:	4a6a      	ldr	r2, [pc, #424]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d32:	f043 0301 	orr.w	r3, r3, #1
 8002d36:	6353      	str	r3, [r2, #52]	; 0x34
 8002d38:	4b68      	ldr	r3, [pc, #416]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	623b      	str	r3, [r7, #32]
 8002d42:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d44:	4b65      	ldr	r3, [pc, #404]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d48:	4a64      	ldr	r2, [pc, #400]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d4a:	f043 0310 	orr.w	r3, r3, #16
 8002d4e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d50:	4b62      	ldr	r3, [pc, #392]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d5c:	4b5f      	ldr	r3, [pc, #380]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	4a5e      	ldr	r2, [pc, #376]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d62:	f043 0308 	orr.w	r3, r3, #8
 8002d66:	6313      	str	r3, [r2, #48]	; 0x30
 8002d68:	4b5c      	ldr	r3, [pc, #368]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d74:	4b59      	ldr	r3, [pc, #356]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d78:	4a58      	ldr	r2, [pc, #352]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d7e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d80:	4b56      	ldr	r3, [pc, #344]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d8c:	4b53      	ldr	r3, [pc, #332]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d90:	4a52      	ldr	r2, [pc, #328]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d96:	6313      	str	r3, [r2, #48]	; 0x30
 8002d98:	4b50      	ldr	r3, [pc, #320]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da4:	4b4d      	ldr	r3, [pc, #308]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	4a4c      	ldr	r2, [pc, #304]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	6313      	str	r3, [r2, #48]	; 0x30
 8002db0:	4b4a      	ldr	r3, [pc, #296]	; (8002edc <HAL_DCMI_MspInit+0x1d4>)
 8002db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8002dbc:	2360      	movs	r3, #96	; 0x60
 8002dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002dcc:	230d      	movs	r3, #13
 8002dce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4842      	ldr	r0, [pc, #264]	; (8002ee0 <HAL_DCMI_MspInit+0x1d8>)
 8002dd8:	f005 fdaa 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8002ddc:	2308      	movs	r3, #8
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de0:	2302      	movs	r3, #2
 8002de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de8:	2300      	movs	r3, #0
 8002dea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002dec:	230d      	movs	r3, #13
 8002dee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8002df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002df4:	4619      	mov	r1, r3
 8002df6:	483b      	ldr	r0, [pc, #236]	; (8002ee4 <HAL_DCMI_MspInit+0x1dc>)
 8002df8:	f005 fd9a 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8002dfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e02:	2302      	movs	r3, #2
 8002e04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002e0e:	230d      	movs	r3, #13
 8002e10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8002e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e16:	4619      	mov	r1, r3
 8002e18:	4833      	ldr	r0, [pc, #204]	; (8002ee8 <HAL_DCMI_MspInit+0x1e0>)
 8002e1a:	f005 fd89 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8002e1e:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8002e22:	627b      	str	r3, [r7, #36]	; 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002e30:	230d      	movs	r3, #13
 8002e32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e38:	4619      	mov	r1, r3
 8002e3a:	482c      	ldr	r0, [pc, #176]	; (8002eec <HAL_DCMI_MspInit+0x1e4>)
 8002e3c:	f005 fd78 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8002e40:	2350      	movs	r3, #80	; 0x50
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002e50:	230d      	movs	r3, #13
 8002e52:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4825      	ldr	r0, [pc, #148]	; (8002ef0 <HAL_DCMI_MspInit+0x1e8>)
 8002e5c:	f005 fd68 	bl	8008930 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8002e60:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e62:	4a25      	ldr	r2, [pc, #148]	; (8002ef8 <HAL_DCMI_MspInit+0x1f0>)
 8002e64:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8002e66:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e6c:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e6e:	4b21      	ldr	r3, [pc, #132]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e74:	4b1f      	ldr	r3, [pc, #124]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8002e7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e80:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e88:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e8c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e90:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8002e92:	4b18      	ldr	r3, [pc, #96]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8002e98:	4b16      	ldr	r3, [pc, #88]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e9e:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8002ea4:	4813      	ldr	r0, [pc, #76]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002ea6:	f004 fd91 	bl	80079cc <HAL_DMA_Init>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <HAL_DCMI_MspInit+0x1ac>
    {
      Error_Handler();
 8002eb0:	f7ff fe80 	bl	8002bb4 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a0f      	ldr	r2, [pc, #60]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002eb8:	649a      	str	r2, [r3, #72]	; 0x48
 8002eba:	4a0e      	ldr	r2, [pc, #56]	; (8002ef4 <HAL_DCMI_MspInit+0x1ec>)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 5, 0);
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2105      	movs	r1, #5
 8002ec4:	204e      	movs	r0, #78	; 0x4e
 8002ec6:	f004 fa99 	bl	80073fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8002eca:	204e      	movs	r0, #78	; 0x4e
 8002ecc:	f004 fab2 	bl	8007434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8002ed0:	bf00      	nop
 8002ed2:	3738      	adds	r7, #56	; 0x38
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	50050000 	.word	0x50050000
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40020c00 	.word	0x40020c00
 8002ee8:	40021800 	.word	0x40021800
 8002eec:	40021c00 	.word	0x40021c00
 8002ef0:	40020000 	.word	0x40020000
 8002ef4:	2000a28c 	.word	0x2000a28c
 8002ef8:	40026428 	.word	0x40026428

08002efc <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	; (8002f40 <HAL_DMA2D_MspInit+0x44>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d113      	bne.n	8002f36 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	; (8002f44 <HAL_DMA2D_MspInit+0x48>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	4a0c      	ldr	r2, [pc, #48]	; (8002f44 <HAL_DMA2D_MspInit+0x48>)
 8002f14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f18:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <HAL_DMA2D_MspInit+0x48>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2105      	movs	r1, #5
 8002f2a:	205a      	movs	r0, #90	; 0x5a
 8002f2c:	f004 fa66 	bl	80073fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002f30:	205a      	movs	r0, #90	; 0x5a
 8002f32:	f004 fa7f 	bl	8007434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	4002b000 	.word	0x4002b000
 8002f44:	40023800 	.word	0x40023800

08002f48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08c      	sub	sp, #48	; 0x30
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f50:	f107 031c 	add.w	r3, r7, #28
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a2f      	ldr	r2, [pc, #188]	; (8003024 <HAL_I2C_MspInit+0xdc>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d129      	bne.n	8002fbe <HAL_I2C_MspInit+0x76>
	//    gpio_init_structure.Speed = GPIO_SPEED_FAST;


  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6a:	4b2f      	ldr	r3, [pc, #188]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	4a2e      	ldr	r2, [pc, #184]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	6313      	str	r3, [r2, #48]	; 0x30
 8002f76:	4b2c      	ldr	r3, [pc, #176]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002f82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f88:	2312      	movs	r3, #18
 8002f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f90:	2300      	movs	r3, #0
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f94:	2304      	movs	r3, #4
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f98:	f107 031c 	add.w	r3, r7, #28
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4823      	ldr	r0, [pc, #140]	; (800302c <HAL_I2C_MspInit+0xe4>)
 8002fa0:	f005 fcc6 	bl	8008930 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fa4:	4b20      	ldr	r3, [pc, #128]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	4a1f      	ldr	r2, [pc, #124]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002faa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002fae:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb0:	4b1d      	ldr	r3, [pc, #116]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002fbc:	e02d      	b.n	800301a <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1b      	ldr	r2, [pc, #108]	; (8003030 <HAL_I2C_MspInit+0xe8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d128      	bne.n	800301a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fc8:	4b17      	ldr	r3, [pc, #92]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	4a16      	ldr	r2, [pc, #88]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002fce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd4:	4b14      	ldr	r3, [pc, #80]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002fe0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fe6:	2312      	movs	r3, #18
 8002fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fea:	2301      	movs	r3, #1
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002ff6:	f107 031c 	add.w	r3, r7, #28
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	480d      	ldr	r0, [pc, #52]	; (8003034 <HAL_I2C_MspInit+0xec>)
 8002ffe:	f005 fc97 	bl	8008930 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003002:	4b09      	ldr	r3, [pc, #36]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	4a08      	ldr	r2, [pc, #32]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8003008:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800300c:	6413      	str	r3, [r2, #64]	; 0x40
 800300e:	4b06      	ldr	r3, [pc, #24]	; (8003028 <HAL_I2C_MspInit+0xe0>)
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
}
 800301a:	bf00      	nop
 800301c:	3730      	adds	r7, #48	; 0x30
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40005400 	.word	0x40005400
 8003028:	40023800 	.word	0x40023800
 800302c:	40020400 	.word	0x40020400
 8003030:	40005c00 	.word	0x40005c00
 8003034:	40021c00 	.word	0x40021c00

08003038 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a15      	ldr	r2, [pc, #84]	; (800309c <HAL_I2C_MspDeInit+0x64>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d110      	bne.n	800306c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800304a:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <HAL_I2C_MspDeInit+0x68>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	4a14      	ldr	r2, [pc, #80]	; (80030a0 <HAL_I2C_MspDeInit+0x68>)
 8003050:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003054:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8003056:	f44f 7180 	mov.w	r1, #256	; 0x100
 800305a:	4812      	ldr	r0, [pc, #72]	; (80030a4 <HAL_I2C_MspDeInit+0x6c>)
 800305c:	f005 fe14 	bl	8008c88 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8003060:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003064:	480f      	ldr	r0, [pc, #60]	; (80030a4 <HAL_I2C_MspDeInit+0x6c>)
 8003066:	f005 fe0f 	bl	8008c88 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800306a:	e013      	b.n	8003094 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a0d      	ldr	r2, [pc, #52]	; (80030a8 <HAL_I2C_MspDeInit+0x70>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d10e      	bne.n	8003094 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003076:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <HAL_I2C_MspDeInit+0x68>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	4a09      	ldr	r2, [pc, #36]	; (80030a0 <HAL_I2C_MspDeInit+0x68>)
 800307c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003080:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8003082:	2180      	movs	r1, #128	; 0x80
 8003084:	4809      	ldr	r0, [pc, #36]	; (80030ac <HAL_I2C_MspDeInit+0x74>)
 8003086:	f005 fdff 	bl	8008c88 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800308a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800308e:	4807      	ldr	r0, [pc, #28]	; (80030ac <HAL_I2C_MspDeInit+0x74>)
 8003090:	f005 fdfa 	bl	8008c88 <HAL_GPIO_DeInit>
}
 8003094:	bf00      	nop
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40005400 	.word	0x40005400
 80030a0:	40023800 	.word	0x40023800
 80030a4:	40020400 	.word	0x40020400
 80030a8:	40005c00 	.word	0x40005c00
 80030ac:	40021c00 	.word	0x40021c00

080030b0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08e      	sub	sp, #56	; 0x38
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a51      	ldr	r2, [pc, #324]	; (8003214 <HAL_LTDC_MspInit+0x164>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	f040 809b 	bne.w	800320a <HAL_LTDC_MspInit+0x15a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80030d4:	4b50      	ldr	r3, [pc, #320]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d8:	4a4f      	ldr	r2, [pc, #316]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030de:	6453      	str	r3, [r2, #68]	; 0x44
 80030e0:	4b4d      	ldr	r3, [pc, #308]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030e8:	623b      	str	r3, [r7, #32]
 80030ea:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80030ec:	4b4a      	ldr	r3, [pc, #296]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	4a49      	ldr	r2, [pc, #292]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030f2:	f043 0310 	orr.w	r3, r3, #16
 80030f6:	6313      	str	r3, [r2, #48]	; 0x30
 80030f8:	4b47      	ldr	r3, [pc, #284]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003104:	4b44      	ldr	r3, [pc, #272]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003108:	4a43      	ldr	r2, [pc, #268]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800310a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800310e:	6313      	str	r3, [r2, #48]	; 0x30
 8003110:	4b41      	ldr	r3, [pc, #260]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003118:	61bb      	str	r3, [r7, #24]
 800311a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800311c:	4b3e      	ldr	r3, [pc, #248]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800311e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003120:	4a3d      	ldr	r2, [pc, #244]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003122:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003126:	6313      	str	r3, [r2, #48]	; 0x30
 8003128:	4b3b      	ldr	r3, [pc, #236]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800312a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003130:	617b      	str	r3, [r7, #20]
 8003132:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003134:	4b38      	ldr	r3, [pc, #224]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	4a37      	ldr	r2, [pc, #220]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800313a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800313e:	6313      	str	r3, [r2, #48]	; 0x30
 8003140:	4b35      	ldr	r3, [pc, #212]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800314c:	4b32      	ldr	r3, [pc, #200]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800314e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003150:	4a31      	ldr	r2, [pc, #196]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 8003152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003156:	6313      	str	r3, [r2, #48]	; 0x30
 8003158:	4b2f      	ldr	r3, [pc, #188]	; (8003218 <HAL_LTDC_MspInit+0x168>)
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8003164:	2310      	movs	r3, #16
 8003166:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003168:	2302      	movs	r3, #2
 800316a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316c:	2300      	movs	r3, #0
 800316e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003170:	2300      	movs	r3, #0
 8003172:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003174:	230e      	movs	r3, #14
 8003176:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8003178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800317c:	4619      	mov	r1, r3
 800317e:	4827      	ldr	r0, [pc, #156]	; (800321c <HAL_LTDC_MspInit+0x16c>)
 8003180:	f005 fbd6 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003184:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800318a:	2302      	movs	r3, #2
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318e:	2300      	movs	r3, #0
 8003190:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003192:	2300      	movs	r3, #0
 8003194:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003196:	230e      	movs	r3, #14
 8003198:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800319a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800319e:	4619      	mov	r1, r3
 80031a0:	481f      	ldr	r0, [pc, #124]	; (8003220 <HAL_LTDC_MspInit+0x170>)
 80031a2:	f005 fbc5 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80031a6:	23f7      	movs	r3, #247	; 0xf7
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031aa:	2302      	movs	r3, #2
 80031ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b2:	2300      	movs	r3, #0
 80031b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80031b6:	230e      	movs	r3, #14
 80031b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80031ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031be:	4619      	mov	r1, r3
 80031c0:	4818      	ldr	r0, [pc, #96]	; (8003224 <HAL_LTDC_MspInit+0x174>)
 80031c2:	f005 fbb5 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80031c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031cc:	2302      	movs	r3, #2
 80031ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d0:	2300      	movs	r3, #0
 80031d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d4:	2300      	movs	r3, #0
 80031d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80031d8:	2309      	movs	r3, #9
 80031da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80031dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031e0:	4619      	mov	r1, r3
 80031e2:	4811      	ldr	r0, [pc, #68]	; (8003228 <HAL_LTDC_MspInit+0x178>)
 80031e4:	f005 fba4 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80031e8:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80031ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ee:	2302      	movs	r3, #2
 80031f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f2:	2300      	movs	r3, #0
 80031f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f6:	2300      	movs	r3, #0
 80031f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80031fa:	230e      	movs	r3, #14
 80031fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80031fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003202:	4619      	mov	r1, r3
 8003204:	4809      	ldr	r0, [pc, #36]	; (800322c <HAL_LTDC_MspInit+0x17c>)
 8003206:	f005 fb93 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800320a:	bf00      	nop
 800320c:	3738      	adds	r7, #56	; 0x38
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40016800 	.word	0x40016800
 8003218:	40023800 	.word	0x40023800
 800321c:	40021000 	.word	0x40021000
 8003220:	40022400 	.word	0x40022400
 8003224:	40022800 	.word	0x40022800
 8003228:	40021800 	.word	0x40021800
 800322c:	40022000 	.word	0x40022000

08003230 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08c      	sub	sp, #48	; 0x30
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003238:	f107 031c 	add.w	r3, r7, #28
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	60da      	str	r2, [r3, #12]
 8003246:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a3f      	ldr	r2, [pc, #252]	; (800334c <HAL_QSPI_MspInit+0x11c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d178      	bne.n	8003344 <HAL_QSPI_MspInit+0x114>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003252:	4b3f      	ldr	r3, [pc, #252]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003256:	4a3e      	ldr	r2, [pc, #248]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003258:	f043 0302 	orr.w	r3, r3, #2
 800325c:	6393      	str	r3, [r2, #56]	; 0x38
 800325e:	4b3c      	ldr	r3, [pc, #240]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	61bb      	str	r3, [r7, #24]
 8003268:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800326a:	4b39      	ldr	r3, [pc, #228]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a38      	ldr	r2, [pc, #224]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003270:	f043 0310 	orr.w	r3, r3, #16
 8003274:	6313      	str	r3, [r2, #48]	; 0x30
 8003276:	4b36      	ldr	r3, [pc, #216]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	617b      	str	r3, [r7, #20]
 8003280:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003282:	4b33      	ldr	r3, [pc, #204]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a32      	ldr	r2, [pc, #200]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003288:	f043 0302 	orr.w	r3, r3, #2
 800328c:	6313      	str	r3, [r2, #48]	; 0x30
 800328e:	4b30      	ldr	r3, [pc, #192]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800329a:	4b2d      	ldr	r3, [pc, #180]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	4a2c      	ldr	r2, [pc, #176]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 80032a0:	f043 0308 	orr.w	r3, r3, #8
 80032a4:	6313      	str	r3, [r2, #48]	; 0x30
 80032a6:	4b2a      	ldr	r3, [pc, #168]	; (8003350 <HAL_QSPI_MspInit+0x120>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80032b2:	2304      	movs	r3, #4
 80032b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b6:	2302      	movs	r3, #2
 80032b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ba:	2300      	movs	r3, #0
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032be:	2303      	movs	r3, #3
 80032c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80032c2:	2309      	movs	r3, #9
 80032c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80032c6:	f107 031c 	add.w	r3, r7, #28
 80032ca:	4619      	mov	r1, r3
 80032cc:	4821      	ldr	r0, [pc, #132]	; (8003354 <HAL_QSPI_MspInit+0x124>)
 80032ce:	f005 fb2f 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80032d2:	2340      	movs	r3, #64	; 0x40
 80032d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d6:	2302      	movs	r3, #2
 80032d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032de:	2303      	movs	r3, #3
 80032e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80032e2:	230a      	movs	r3, #10
 80032e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80032e6:	f107 031c 	add.w	r3, r7, #28
 80032ea:	4619      	mov	r1, r3
 80032ec:	481a      	ldr	r0, [pc, #104]	; (8003358 <HAL_QSPI_MspInit+0x128>)
 80032ee:	f005 fb1f 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80032f2:	2304      	movs	r3, #4
 80032f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f6:	2302      	movs	r3, #2
 80032f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fa:	2300      	movs	r3, #0
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fe:	2303      	movs	r3, #3
 8003300:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003302:	2309      	movs	r3, #9
 8003304:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003306:	f107 031c 	add.w	r3, r7, #28
 800330a:	4619      	mov	r1, r3
 800330c:	4812      	ldr	r0, [pc, #72]	; (8003358 <HAL_QSPI_MspInit+0x128>)
 800330e:	f005 fb0f 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8003312:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003316:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003318:	2302      	movs	r3, #2
 800331a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331c:	2300      	movs	r3, #0
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003320:	2303      	movs	r3, #3
 8003322:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003324:	2309      	movs	r3, #9
 8003326:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003328:	f107 031c 	add.w	r3, r7, #28
 800332c:	4619      	mov	r1, r3
 800332e:	480b      	ldr	r0, [pc, #44]	; (800335c <HAL_QSPI_MspInit+0x12c>)
 8003330:	f005 fafe 	bl	8008930 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 8003334:	2200      	movs	r2, #0
 8003336:	2105      	movs	r1, #5
 8003338:	205c      	movs	r0, #92	; 0x5c
 800333a:	f004 f85f 	bl	80073fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 800333e:	205c      	movs	r0, #92	; 0x5c
 8003340:	f004 f878 	bl	8007434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003344:	bf00      	nop
 8003346:	3730      	adds	r7, #48	; 0x30
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	a0001000 	.word	0xa0001000
 8003350:	40023800 	.word	0x40023800
 8003354:	40021000 	.word	0x40021000
 8003358:	40020400 	.word	0x40020400
 800335c:	40020c00 	.word	0x40020c00

08003360 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a07      	ldr	r2, [pc, #28]	; (800338c <HAL_RTC_MspInit+0x2c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d105      	bne.n	800337e <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003372:	4b07      	ldr	r3, [pc, #28]	; (8003390 <HAL_RTC_MspInit+0x30>)
 8003374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003376:	4a06      	ldr	r2, [pc, #24]	; (8003390 <HAL_RTC_MspInit+0x30>)
 8003378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800337c:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800337e:	bf00      	nop
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40002800 	.word	0x40002800
 8003390:	40023800 	.word	0x40023800

08003394 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	; 0x28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339c:	f107 0314 	add.w	r3, r7, #20
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	60da      	str	r2, [r3, #12]
 80033aa:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a25      	ldr	r2, [pc, #148]	; (8003448 <HAL_SD_MspInit+0xb4>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d144      	bne.n	8003440 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80033b6:	4b25      	ldr	r3, [pc, #148]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a24      	ldr	r2, [pc, #144]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b22      	ldr	r3, [pc, #136]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ce:	4b1f      	ldr	r3, [pc, #124]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	4a1e      	ldr	r2, [pc, #120]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033d4:	f043 0304 	orr.w	r3, r3, #4
 80033d8:	6313      	str	r3, [r2, #48]	; 0x30
 80033da:	4b1c      	ldr	r3, [pc, #112]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	60fb      	str	r3, [r7, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033e6:	4b19      	ldr	r3, [pc, #100]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	4a18      	ldr	r2, [pc, #96]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033ec:	f043 0308 	orr.w	r3, r3, #8
 80033f0:	6313      	str	r3, [r2, #48]	; 0x30
 80033f2:	4b16      	ldr	r3, [pc, #88]	; (800344c <HAL_SD_MspInit+0xb8>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f003 0308 	and.w	r3, r3, #8
 80033fa:	60bb      	str	r3, [r7, #8]
 80033fc:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80033fe:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003402:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	2302      	movs	r3, #2
 8003406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340c:	2303      	movs	r3, #3
 800340e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003410:	230c      	movs	r3, #12
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003414:	f107 0314 	add.w	r3, r7, #20
 8003418:	4619      	mov	r1, r3
 800341a:	480d      	ldr	r0, [pc, #52]	; (8003450 <HAL_SD_MspInit+0xbc>)
 800341c:	f005 fa88 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8003420:	2304      	movs	r3, #4
 8003422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003424:	2302      	movs	r3, #2
 8003426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003428:	2300      	movs	r3, #0
 800342a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800342c:	2303      	movs	r3, #3
 800342e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003430:	230c      	movs	r3, #12
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8003434:	f107 0314 	add.w	r3, r7, #20
 8003438:	4619      	mov	r1, r3
 800343a:	4806      	ldr	r0, [pc, #24]	; (8003454 <HAL_SD_MspInit+0xc0>)
 800343c:	f005 fa78 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8003440:	bf00      	nop
 8003442:	3728      	adds	r7, #40	; 0x28
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40012c00 	.word	0x40012c00
 800344c:	40023800 	.word	0x40023800
 8003450:	40020800 	.word	0x40020800
 8003454:	40020c00 	.word	0x40020c00

08003458 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b08a      	sub	sp, #40	; 0x28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003460:	f107 0314 	add.w	r3, r7, #20
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	609a      	str	r2, [r3, #8]
 800346c:	60da      	str	r2, [r3, #12]
 800346e:	611a      	str	r2, [r3, #16]
  if(hspdifrx->Instance==SPDIFRX)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8003478:	d127      	bne.n	80034ca <HAL_SPDIFRX_MspInit+0x72>
  {
  /* USER CODE BEGIN SPDIFRX_MspInit 0 */

  /* USER CODE END SPDIFRX_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800347a:	4b16      	ldr	r3, [pc, #88]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	4a15      	ldr	r2, [pc, #84]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 8003480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003484:	6413      	str	r3, [r2, #64]	; 0x40
 8003486:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800348e:	613b      	str	r3, [r7, #16]
 8003490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003492:	4b10      	ldr	r3, [pc, #64]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	4a0f      	ldr	r2, [pc, #60]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 8003498:	f043 0308 	orr.w	r3, r3, #8
 800349c:	6313      	str	r3, [r2, #48]	; 0x30
 800349e:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <HAL_SPDIFRX_MspInit+0x7c>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	68fb      	ldr	r3, [r7, #12]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ae:	2302      	movs	r3, #2
 80034b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b2:	2300      	movs	r3, #0
 80034b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b6:	2300      	movs	r3, #0
 80034b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80034ba:	2308      	movs	r3, #8
 80034bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80034be:	f107 0314 	add.w	r3, r7, #20
 80034c2:	4619      	mov	r1, r3
 80034c4:	4804      	ldr	r0, [pc, #16]	; (80034d8 <HAL_SPDIFRX_MspInit+0x80>)
 80034c6:	f005 fa33 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 80034ca:	bf00      	nop
 80034cc:	3728      	adds	r7, #40	; 0x28
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40020c00 	.word	0x40020c00

080034dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	; 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a2e      	ldr	r2, [pc, #184]	; (80035a4 <HAL_TIM_Base_MspInit+0xc8>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d10c      	bne.n	8003508 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ee:	4b2e      	ldr	r3, [pc, #184]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f2:	4a2d      	ldr	r2, [pc, #180]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 80034f4:	f043 0301 	orr.w	r3, r3, #1
 80034f8:	6453      	str	r3, [r2, #68]	; 0x44
 80034fa:	4b2b      	ldr	r3, [pc, #172]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	61fb      	str	r3, [r7, #28]
 8003504:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003506:	e046      	b.n	8003596 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003510:	d10c      	bne.n	800352c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003512:	4b25      	ldr	r3, [pc, #148]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a24      	ldr	r2, [pc, #144]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b22      	ldr	r3, [pc, #136]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	61bb      	str	r3, [r7, #24]
 8003528:	69bb      	ldr	r3, [r7, #24]
}
 800352a:	e034      	b.n	8003596 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a1e      	ldr	r2, [pc, #120]	; (80035ac <HAL_TIM_Base_MspInit+0xd0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d10c      	bne.n	8003550 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003536:	4b1c      	ldr	r3, [pc, #112]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	4a1b      	ldr	r2, [pc, #108]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 800353c:	f043 0302 	orr.w	r3, r3, #2
 8003540:	6413      	str	r3, [r2, #64]	; 0x40
 8003542:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	697b      	ldr	r3, [r7, #20]
}
 800354e:	e022      	b.n	8003596 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a16      	ldr	r2, [pc, #88]	; (80035b0 <HAL_TIM_Base_MspInit+0xd4>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d10c      	bne.n	8003574 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800355a:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003560:	f043 0308 	orr.w	r3, r3, #8
 8003564:	6413      	str	r3, [r2, #64]	; 0x40
 8003566:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	613b      	str	r3, [r7, #16]
 8003570:	693b      	ldr	r3, [r7, #16]
}
 8003572:	e010      	b.n	8003596 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a0e      	ldr	r2, [pc, #56]	; (80035b4 <HAL_TIM_Base_MspInit+0xd8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d10b      	bne.n	8003596 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800357e:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	4a09      	ldr	r2, [pc, #36]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 8003584:	f043 0302 	orr.w	r3, r3, #2
 8003588:	6453      	str	r3, [r2, #68]	; 0x44
 800358a:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <HAL_TIM_Base_MspInit+0xcc>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]
}
 8003596:	bf00      	nop
 8003598:	3724      	adds	r7, #36	; 0x24
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40010000 	.word	0x40010000
 80035a8:	40023800 	.word	0x40023800
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000c00 	.word	0x40000c00
 80035b4:	40010400 	.word	0x40010400

080035b8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a0a      	ldr	r2, [pc, #40]	; (80035f0 <HAL_TIM_PWM_MspInit+0x38>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d10b      	bne.n	80035e2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80035ca:	4b0a      	ldr	r3, [pc, #40]	; (80035f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	4a09      	ldr	r2, [pc, #36]	; (80035f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80035d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035d4:	6413      	str	r3, [r2, #64]	; 0x40
 80035d6:	4b07      	ldr	r3, [pc, #28]	; (80035f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80035e2:	bf00      	nop
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	40001800 	.word	0x40001800
 80035f4:	40023800 	.word	0x40023800

080035f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08c      	sub	sp, #48	; 0x30
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003600:	f107 031c 	add.w	r3, r7, #28
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	605a      	str	r2, [r3, #4]
 800360a:	609a      	str	r2, [r3, #8]
 800360c:	60da      	str	r2, [r3, #12]
 800360e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a56      	ldr	r2, [pc, #344]	; (8003770 <HAL_TIM_MspPostInit+0x178>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d11d      	bne.n	8003656 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800361a:	4b56      	ldr	r3, [pc, #344]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	4a55      	ldr	r2, [pc, #340]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	6313      	str	r3, [r2, #48]	; 0x30
 8003626:	4b53      	ldr	r3, [pc, #332]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	61bb      	str	r3, [r7, #24]
 8003630:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8003632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003638:	2302      	movs	r3, #2
 800363a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363c:	2300      	movs	r3, #0
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003640:	2300      	movs	r3, #0
 8003642:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003644:	2301      	movs	r3, #1
 8003646:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8003648:	f107 031c 	add.w	r3, r7, #28
 800364c:	4619      	mov	r1, r3
 800364e:	484a      	ldr	r0, [pc, #296]	; (8003778 <HAL_TIM_MspPostInit+0x180>)
 8003650:	f005 f96e 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003654:	e087      	b.n	8003766 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800365e:	d11d      	bne.n	800369c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003660:	4b44      	ldr	r3, [pc, #272]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003664:	4a43      	ldr	r2, [pc, #268]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6313      	str	r3, [r2, #48]	; 0x30
 800366c:	4b41      	ldr	r3, [pc, #260]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 800366e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8003678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800367c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367e:	2302      	movs	r3, #2
 8003680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003686:	2300      	movs	r3, #0
 8003688:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800368a:	2301      	movs	r3, #1
 800368c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800368e:	f107 031c 	add.w	r3, r7, #28
 8003692:	4619      	mov	r1, r3
 8003694:	4838      	ldr	r0, [pc, #224]	; (8003778 <HAL_TIM_MspPostInit+0x180>)
 8003696:	f005 f94b 	bl	8008930 <HAL_GPIO_Init>
}
 800369a:	e064      	b.n	8003766 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a36      	ldr	r2, [pc, #216]	; (800377c <HAL_TIM_MspPostInit+0x184>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d11c      	bne.n	80036e0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036a6:	4b33      	ldr	r3, [pc, #204]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	4a32      	ldr	r2, [pc, #200]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036ac:	f043 0302 	orr.w	r3, r3, #2
 80036b0:	6313      	str	r3, [r2, #48]	; 0x30
 80036b2:	4b30      	ldr	r3, [pc, #192]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80036be:	2310      	movs	r3, #16
 80036c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c2:	2302      	movs	r3, #2
 80036c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ca:	2300      	movs	r3, #0
 80036cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036ce:	2302      	movs	r3, #2
 80036d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80036d2:	f107 031c 	add.w	r3, r7, #28
 80036d6:	4619      	mov	r1, r3
 80036d8:	4829      	ldr	r0, [pc, #164]	; (8003780 <HAL_TIM_MspPostInit+0x188>)
 80036da:	f005 f929 	bl	8008930 <HAL_GPIO_Init>
}
 80036de:	e042      	b.n	8003766 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a27      	ldr	r2, [pc, #156]	; (8003784 <HAL_TIM_MspPostInit+0x18c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d11c      	bne.n	8003724 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80036ea:	4b22      	ldr	r3, [pc, #136]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a21      	ldr	r2, [pc, #132]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8003702:	2301      	movs	r3, #1
 8003704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003706:	2302      	movs	r3, #2
 8003708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370a:	2300      	movs	r3, #0
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370e:	2300      	movs	r3, #0
 8003710:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003712:	2302      	movs	r3, #2
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8003716:	f107 031c 	add.w	r3, r7, #28
 800371a:	4619      	mov	r1, r3
 800371c:	481a      	ldr	r0, [pc, #104]	; (8003788 <HAL_TIM_MspPostInit+0x190>)
 800371e:	f005 f907 	bl	8008930 <HAL_GPIO_Init>
}
 8003722:	e020      	b.n	8003766 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a18      	ldr	r2, [pc, #96]	; (800378c <HAL_TIM_MspPostInit+0x194>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d11b      	bne.n	8003766 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800372e:	4b11      	ldr	r3, [pc, #68]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	4a10      	ldr	r2, [pc, #64]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 8003734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003738:	6313      	str	r3, [r2, #48]	; 0x30
 800373a:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <HAL_TIM_MspPostInit+0x17c>)
 800373c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8003746:	2340      	movs	r3, #64	; 0x40
 8003748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800374a:	2302      	movs	r3, #2
 800374c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374e:	2300      	movs	r3, #0
 8003750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003752:	2300      	movs	r3, #0
 8003754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003756:	2309      	movs	r3, #9
 8003758:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800375a:	f107 031c 	add.w	r3, r7, #28
 800375e:	4619      	mov	r1, r3
 8003760:	480b      	ldr	r0, [pc, #44]	; (8003790 <HAL_TIM_MspPostInit+0x198>)
 8003762:	f005 f8e5 	bl	8008930 <HAL_GPIO_Init>
}
 8003766:	bf00      	nop
 8003768:	3730      	adds	r7, #48	; 0x30
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40010000 	.word	0x40010000
 8003774:	40023800 	.word	0x40023800
 8003778:	40020000 	.word	0x40020000
 800377c:	40000400 	.word	0x40000400
 8003780:	40020400 	.word	0x40020400
 8003784:	40000c00 	.word	0x40000c00
 8003788:	40022000 	.word	0x40022000
 800378c:	40001800 	.word	0x40001800
 8003790:	40021c00 	.word	0x40021c00

08003794 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08c      	sub	sp, #48	; 0x30
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800379c:	f107 031c 	add.w	r3, r7, #28
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	609a      	str	r2, [r3, #8]
 80037a8:	60da      	str	r2, [r3, #12]
 80037aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a3c      	ldr	r2, [pc, #240]	; (80038a4 <HAL_UART_MspInit+0x110>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d145      	bne.n	8003842 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037b6:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ba:	4a3b      	ldr	r2, [pc, #236]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037bc:	f043 0310 	orr.w	r3, r3, #16
 80037c0:	6453      	str	r3, [r2, #68]	; 0x44
 80037c2:	4b39      	ldr	r3, [pc, #228]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ce:	4b36      	ldr	r3, [pc, #216]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	4a35      	ldr	r2, [pc, #212]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	6313      	str	r3, [r2, #48]	; 0x30
 80037da:	4b33      	ldr	r3, [pc, #204]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e6:	4b30      	ldr	r3, [pc, #192]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ea:	4a2f      	ldr	r2, [pc, #188]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	6313      	str	r3, [r2, #48]	; 0x30
 80037f2:	4b2d      	ldr	r3, [pc, #180]	; (80038a8 <HAL_UART_MspInit+0x114>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003802:	2302      	movs	r3, #2
 8003804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003806:	2300      	movs	r3, #0
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800380a:	2300      	movs	r3, #0
 800380c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800380e:	2307      	movs	r3, #7
 8003810:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003812:	f107 031c 	add.w	r3, r7, #28
 8003816:	4619      	mov	r1, r3
 8003818:	4824      	ldr	r0, [pc, #144]	; (80038ac <HAL_UART_MspInit+0x118>)
 800381a:	f005 f889 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800381e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003824:	2302      	movs	r3, #2
 8003826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003828:	2300      	movs	r3, #0
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382c:	2300      	movs	r3, #0
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003830:	2307      	movs	r3, #7
 8003832:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8003834:	f107 031c 	add.w	r3, r7, #28
 8003838:	4619      	mov	r1, r3
 800383a:	481d      	ldr	r0, [pc, #116]	; (80038b0 <HAL_UART_MspInit+0x11c>)
 800383c:	f005 f878 	bl	8008930 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003840:	e02c      	b.n	800389c <HAL_UART_MspInit+0x108>
  else if(huart->Instance==USART6)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1b      	ldr	r2, [pc, #108]	; (80038b4 <HAL_UART_MspInit+0x120>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d127      	bne.n	800389c <HAL_UART_MspInit+0x108>
    __HAL_RCC_USART6_CLK_ENABLE();
 800384c:	4b16      	ldr	r3, [pc, #88]	; (80038a8 <HAL_UART_MspInit+0x114>)
 800384e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003850:	4a15      	ldr	r2, [pc, #84]	; (80038a8 <HAL_UART_MspInit+0x114>)
 8003852:	f043 0320 	orr.w	r3, r3, #32
 8003856:	6453      	str	r3, [r2, #68]	; 0x44
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <HAL_UART_MspInit+0x114>)
 800385a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	60fb      	str	r3, [r7, #12]
 8003862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <HAL_UART_MspInit+0x114>)
 8003866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003868:	4a0f      	ldr	r2, [pc, #60]	; (80038a8 <HAL_UART_MspInit+0x114>)
 800386a:	f043 0304 	orr.w	r3, r3, #4
 800386e:	6313      	str	r3, [r2, #48]	; 0x30
 8003870:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <HAL_UART_MspInit+0x114>)
 8003872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800387c:	23c0      	movs	r3, #192	; 0xc0
 800387e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003880:	2302      	movs	r3, #2
 8003882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003884:	2300      	movs	r3, #0
 8003886:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003888:	2303      	movs	r3, #3
 800388a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800388c:	2308      	movs	r3, #8
 800388e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003890:	f107 031c 	add.w	r3, r7, #28
 8003894:	4619      	mov	r1, r3
 8003896:	4808      	ldr	r0, [pc, #32]	; (80038b8 <HAL_UART_MspInit+0x124>)
 8003898:	f005 f84a 	bl	8008930 <HAL_GPIO_Init>
}
 800389c:	bf00      	nop
 800389e:	3730      	adds	r7, #48	; 0x30
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40011000 	.word	0x40011000
 80038a8:	40023800 	.word	0x40023800
 80038ac:	40020400 	.word	0x40020400
 80038b0:	40020000 	.word	0x40020000
 80038b4:	40011400 	.word	0x40011400
 80038b8:	40020800 	.word	0x40020800

080038bc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80038c2:	1d3b      	adds	r3, r7, #4
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
 80038ca:	609a      	str	r2, [r3, #8]
 80038cc:	60da      	str	r2, [r3, #12]
 80038ce:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80038d0:	4b3d      	ldr	r3, [pc, #244]	; (80039c8 <HAL_FMC_MspInit+0x10c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d173      	bne.n	80039c0 <HAL_FMC_MspInit+0x104>
    return;
  }
  FMC_Initialized = 1;
 80038d8:	4b3b      	ldr	r3, [pc, #236]	; (80039c8 <HAL_FMC_MspInit+0x10c>)
 80038da:	2201      	movs	r2, #1
 80038dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80038de:	4b3b      	ldr	r3, [pc, #236]	; (80039cc <HAL_FMC_MspInit+0x110>)
 80038e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e2:	4a3a      	ldr	r2, [pc, #232]	; (80039cc <HAL_FMC_MspInit+0x110>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	6393      	str	r3, [r2, #56]	; 0x38
 80038ea:	4b38      	ldr	r3, [pc, #224]	; (80039cc <HAL_FMC_MspInit+0x110>)
 80038ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80038f6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80038fa:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038fc:	2302      	movs	r3, #2
 80038fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003904:	2303      	movs	r3, #3
 8003906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003908:	230c      	movs	r3, #12
 800390a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800390c:	1d3b      	adds	r3, r7, #4
 800390e:	4619      	mov	r1, r3
 8003910:	482f      	ldr	r0, [pc, #188]	; (80039d0 <HAL_FMC_MspInit+0x114>)
 8003912:	f005 f80d 	bl	8008930 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8003916:	f248 1333 	movw	r3, #33075	; 0x8133
 800391a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391c:	2302      	movs	r3, #2
 800391e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003920:	2300      	movs	r3, #0
 8003922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003924:	2303      	movs	r3, #3
 8003926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003928:	230c      	movs	r3, #12
 800392a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	4619      	mov	r1, r3
 8003930:	4828      	ldr	r0, [pc, #160]	; (80039d4 <HAL_FMC_MspInit+0x118>)
 8003932:	f004 fffd 	bl	8008930 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8003936:	f24c 7303 	movw	r3, #50947	; 0xc703
 800393a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393c:	2302      	movs	r3, #2
 800393e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003940:	2300      	movs	r3, #0
 8003942:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003944:	2303      	movs	r3, #3
 8003946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003948:	230c      	movs	r3, #12
 800394a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800394c:	1d3b      	adds	r3, r7, #4
 800394e:	4619      	mov	r1, r3
 8003950:	4821      	ldr	r0, [pc, #132]	; (80039d8 <HAL_FMC_MspInit+0x11c>)
 8003952:	f004 ffed 	bl	8008930 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8003956:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800395a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800395c:	2302      	movs	r3, #2
 800395e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003964:	2303      	movs	r3, #3
 8003966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003968:	230c      	movs	r3, #12
 800396a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800396c:	1d3b      	adds	r3, r7, #4
 800396e:	4619      	mov	r1, r3
 8003970:	481a      	ldr	r0, [pc, #104]	; (80039dc <HAL_FMC_MspInit+0x120>)
 8003972:	f004 ffdd 	bl	8008930 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8003976:	2328      	movs	r3, #40	; 0x28
 8003978:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397a:	2302      	movs	r3, #2
 800397c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397e:	2300      	movs	r3, #0
 8003980:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003982:	2303      	movs	r3, #3
 8003984:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003986:	230c      	movs	r3, #12
 8003988:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800398a:	1d3b      	adds	r3, r7, #4
 800398c:	4619      	mov	r1, r3
 800398e:	4814      	ldr	r0, [pc, #80]	; (80039e0 <HAL_FMC_MspInit+0x124>)
 8003990:	f004 ffce 	bl	8008930 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8003994:	2308      	movs	r3, #8
 8003996:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003998:	2302      	movs	r3, #2
 800399a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039a0:	2303      	movs	r3, #3
 80039a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80039a4:	230c      	movs	r3, #12
 80039a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 80039a8:	1d3b      	adds	r3, r7, #4
 80039aa:	4619      	mov	r1, r3
 80039ac:	480d      	ldr	r0, [pc, #52]	; (80039e4 <HAL_FMC_MspInit+0x128>)
 80039ae:	f004 ffbf 	bl	8008930 <HAL_GPIO_Init>

  /* USER CODE BEGIN FMC_MspInit 1 */

  // syd:
  /* Associate mem2mem DMA handle with SDRAM */
  __HAL_LINKDMA(&hsdram1, hdma, hdma_memtomem_dma2_stream0);
 80039b2:	4b0d      	ldr	r3, [pc, #52]	; (80039e8 <HAL_FMC_MspInit+0x12c>)
 80039b4:	4a0d      	ldr	r2, [pc, #52]	; (80039ec <HAL_FMC_MspInit+0x130>)
 80039b6:	631a      	str	r2, [r3, #48]	; 0x30
 80039b8:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <HAL_FMC_MspInit+0x130>)
 80039ba:	4a0b      	ldr	r2, [pc, #44]	; (80039e8 <HAL_FMC_MspInit+0x12c>)
 80039bc:	639a      	str	r2, [r3, #56]	; 0x38
 80039be:	e000      	b.n	80039c2 <HAL_FMC_MspInit+0x106>
    return;
 80039c0:	bf00      	nop
  //i.e.:
  // hsdram1.hdma = &hdma_memtomem_dma2_stream0;
  // hdma_memtomem_dma2_stream0.Parent = &hsdram1;

  /* USER CODE END FMC_MspInit 1 */
}
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000358 	.word	0x20000358
 80039cc:	40023800 	.word	0x40023800
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40021800 	.word	0x40021800
 80039d8:	40020c00 	.word	0x40020c00
 80039dc:	40021400 	.word	0x40021400
 80039e0:	40021c00 	.word	0x40021c00
 80039e4:	40020800 	.word	0x40020800
 80039e8:	2000a7f8 	.word	0x2000a7f8
 80039ec:	2000a040 	.word	0x2000a040

080039f0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80039f8:	f7ff ff60 	bl	80038bc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80039fc:	bf00      	nop
 80039fe:	3708      	adds	r7, #8
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08a      	sub	sp, #40	; 0x28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a6f      	ldr	r2, [pc, #444]	; (8003bd0 <HAL_SAI_MspInit+0x1cc>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d175      	bne.n	8003b02 <HAL_SAI_MspInit+0xfe>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8003a16:	4b6f      	ldr	r3, [pc, #444]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10b      	bne.n	8003a36 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003a1e:	4b6e      	ldr	r3, [pc, #440]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a22:	4a6d      	ldr	r2, [pc, #436]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003a24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a28:	6453      	str	r3, [r2, #68]	; 0x44
 8003a2a:	4b6b      	ldr	r3, [pc, #428]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a32:	613b      	str	r3, [r7, #16]
 8003a34:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8003a36:	4b67      	ldr	r3, [pc, #412]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	4a65      	ldr	r2, [pc, #404]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003a3e:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin;
 8003a40:	2310      	movs	r3, #16
 8003a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a44:	2302      	movs	r3, #2
 8003a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003a50:	230a      	movs	r3, #10
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI2_MCLKA_GPIO_Port, &GPIO_InitStruct);
 8003a54:	f107 0314 	add.w	r3, r7, #20
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4860      	ldr	r0, [pc, #384]	; (8003bdc <HAL_SAI_MspInit+0x1d8>)
 8003a5c:	f004 ff68 	bl	8008930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003a60:	23e0      	movs	r3, #224	; 0xe0
 8003a62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a64:	2302      	movs	r3, #2
 8003a66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003a70:	230a      	movs	r3, #10
 8003a72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003a74:	f107 0314 	add.w	r3, r7, #20
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4858      	ldr	r0, [pc, #352]	; (8003bdc <HAL_SAI_MspInit+0x1d8>)
 8003a7c:	f004 ff58 	bl	8008930 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8003a80:	4b57      	ldr	r3, [pc, #348]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003a82:	4a58      	ldr	r2, [pc, #352]	; (8003be4 <HAL_SAI_MspInit+0x1e0>)
 8003a84:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8003a86:	4b56      	ldr	r3, [pc, #344]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003a88:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003a8c:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a8e:	4b54      	ldr	r3, [pc, #336]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003a90:	2240      	movs	r2, #64	; 0x40
 8003a92:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a94:	4b52      	ldr	r3, [pc, #328]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8003a9a:	4b51      	ldr	r3, [pc, #324]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003a9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aa0:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003aa2:	4b4f      	ldr	r3, [pc, #316]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003aa4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003aa8:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003aaa:	4b4d      	ldr	r3, [pc, #308]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003aac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ab0:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8003ab2:	4b4b      	ldr	r3, [pc, #300]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003ab4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ab8:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8003aba:	4b49      	ldr	r3, [pc, #292]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003abc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ac0:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003ac2:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003ac4:	2204      	movs	r2, #4
 8003ac6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai2_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003ac8:	4b45      	ldr	r3, [pc, #276]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003aca:	2203      	movs	r2, #3
 8003acc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai2_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8003ace:	4b44      	ldr	r3, [pc, #272]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai2_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003ad4:	4b42      	ldr	r3, [pc, #264]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8003ada:	4841      	ldr	r0, [pc, #260]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003adc:	f003 ff76 	bl	80079cc <HAL_DMA_Init>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_SAI_MspInit+0xe6>
    {
      Error_Handler();
 8003ae6:	f7ff f865 	bl	8002bb4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a3c      	ldr	r2, [pc, #240]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003aee:	671a      	str	r2, [r3, #112]	; 0x70
 8003af0:	4a3b      	ldr	r2, [pc, #236]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a39      	ldr	r2, [pc, #228]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003afa:	66da      	str	r2, [r3, #108]	; 0x6c
 8003afc:	4a38      	ldr	r2, [pc, #224]	; (8003be0 <HAL_SAI_MspInit+0x1dc>)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6393      	str	r3, [r2, #56]	; 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a38      	ldr	r2, [pc, #224]	; (8003be8 <HAL_SAI_MspInit+0x1e4>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d15c      	bne.n	8003bc6 <HAL_SAI_MspInit+0x1c2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8003b0c:	4b31      	ldr	r3, [pc, #196]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d10b      	bne.n	8003b2c <HAL_SAI_MspInit+0x128>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003b14:	4b30      	ldr	r3, [pc, #192]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b18:	4a2f      	ldr	r2, [pc, #188]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003b1a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b1e:	6453      	str	r3, [r2, #68]	; 0x44
 8003b20:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <HAL_SAI_MspInit+0x1d4>)
 8003b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b28:	60fb      	str	r3, [r7, #12]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8003b2c:	4b29      	ldr	r3, [pc, #164]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	4a28      	ldr	r2, [pc, #160]	; (8003bd4 <HAL_SAI_MspInit+0x1d0>)
 8003b34:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8003b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b40:	2300      	movs	r3, #0
 8003b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b44:	2302      	movs	r3, #2
 8003b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003b48:	230a      	movs	r3, #10
 8003b4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8003b4c:	f107 0314 	add.w	r3, r7, #20
 8003b50:	4619      	mov	r1, r3
 8003b52:	4826      	ldr	r0, [pc, #152]	; (8003bec <HAL_SAI_MspInit+0x1e8>)
 8003b54:	f004 feec 	bl	8008930 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream7;
 8003b58:	4b25      	ldr	r3, [pc, #148]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b5a:	4a26      	ldr	r2, [pc, #152]	; (8003bf4 <HAL_SAI_MspInit+0x1f0>)
 8003b5c:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_0;
 8003b5e:	4b24      	ldr	r3, [pc, #144]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b64:	4b22      	ldr	r3, [pc, #136]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b6a:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8003b70:	4b1f      	ldr	r3, [pc, #124]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b76:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b78:	4b1d      	ldr	r3, [pc, #116]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b7e:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b80:	4b1b      	ldr	r3, [pc, #108]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b86:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8003b88:	4b19      	ldr	r3, [pc, #100]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b8e:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
 8003b90:	4b17      	ldr	r3, [pc, #92]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b96:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b98:	4b15      	ldr	r3, [pc, #84]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8003b9e:	4814      	ldr	r0, [pc, #80]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003ba0:	f003 ff14 	bl	80079cc <HAL_DMA_Init>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_SAI_MspInit+0x1aa>
    {
      Error_Handler();
 8003baa:	f7ff f803 	bl	8002bb4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a0f      	ldr	r2, [pc, #60]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003bb2:	671a      	str	r2, [r3, #112]	; 0x70
 8003bb4:	4a0e      	ldr	r2, [pc, #56]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a0c      	ldr	r2, [pc, #48]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003bbe:	66da      	str	r2, [r3, #108]	; 0x6c
 8003bc0:	4a0b      	ldr	r2, [pc, #44]	; (8003bf0 <HAL_SAI_MspInit+0x1ec>)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8003bc6:	bf00      	nop
 8003bc8:	3728      	adds	r7, #40	; 0x28
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40015c04 	.word	0x40015c04
 8003bd4:	2000035c 	.word	0x2000035c
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	40022000 	.word	0x40022000
 8003be0:	2000a63c 	.word	0x2000a63c
 8003be4:	40026470 	.word	0x40026470
 8003be8:	40015c24 	.word	0x40015c24
 8003bec:	40021800 	.word	0x40021800
 8003bf0:	2000a0ec 	.word	0x2000a0ec
 8003bf4:	400264b8 	.word	0x400264b8

08003bf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08c      	sub	sp, #48	; 0x30
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	2036      	movs	r0, #54	; 0x36
 8003c0e:	f003 fbf5 	bl	80073fc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c12:	2036      	movs	r0, #54	; 0x36
 8003c14:	f003 fc0e 	bl	8007434 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003c18:	4b1f      	ldr	r3, [pc, #124]	; (8003c98 <HAL_InitTick+0xa0>)
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1c:	4a1e      	ldr	r2, [pc, #120]	; (8003c98 <HAL_InitTick+0xa0>)
 8003c1e:	f043 0310 	orr.w	r3, r3, #16
 8003c22:	6413      	str	r3, [r2, #64]	; 0x40
 8003c24:	4b1c      	ldr	r3, [pc, #112]	; (8003c98 <HAL_InitTick+0xa0>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c30:	f107 0210 	add.w	r2, r7, #16
 8003c34:	f107 0314 	add.w	r3, r7, #20
 8003c38:	4611      	mov	r1, r2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f009 fc22 	bl	800d484 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003c40:	f009 fbf8 	bl	800d434 <HAL_RCC_GetPCLK1Freq>
 8003c44:	4603      	mov	r3, r0
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4c:	4a13      	ldr	r2, [pc, #76]	; (8003c9c <HAL_InitTick+0xa4>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	0c9b      	lsrs	r3, r3, #18
 8003c54:	3b01      	subs	r3, #1
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003c58:	4b11      	ldr	r3, [pc, #68]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c5a:	4a12      	ldr	r2, [pc, #72]	; (8003ca4 <HAL_InitTick+0xac>)
 8003c5c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003c5e:	4b10      	ldr	r3, [pc, #64]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c60:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003c64:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003c66:	4a0e      	ldr	r2, [pc, #56]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c72:	4b0b      	ldr	r3, [pc, #44]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003c78:	4809      	ldr	r0, [pc, #36]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c7a:	f00c fa93 	bl	80101a4 <HAL_TIM_Base_Init>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d104      	bne.n	8003c8e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003c84:	4806      	ldr	r0, [pc, #24]	; (8003ca0 <HAL_InitTick+0xa8>)
 8003c86:	f00c fae5 	bl	8010254 <HAL_TIM_Base_Start_IT>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	e000      	b.n	8003c90 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3730      	adds	r7, #48	; 0x30
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	431bde83 	.word	0x431bde83
 8003ca0:	2000a878 	.word	0x2000a878
 8003ca4:	40001000 	.word	0x40001000

08003ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003cac:	e7fe      	b.n	8003cac <NMI_Handler+0x4>

08003cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cb2:	e7fe      	b.n	8003cb2 <HardFault_Handler+0x4>

08003cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cb8:	e7fe      	b.n	8003cb8 <MemManage_Handler+0x4>

08003cba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cbe:	e7fe      	b.n	8003cbe <BusFault_Handler+0x4>

08003cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cc4:	e7fe      	b.n	8003cc4 <UsageFault_Handler+0x4>

08003cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cca:	bf00      	nop
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003cd8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003cdc:	f005 f92c 	bl	8008f38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003ce0:	bf00      	nop
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ce8:	4802      	ldr	r0, [pc, #8]	; (8003cf4 <TIM6_DAC_IRQHandler+0x10>)
 8003cea:	f00c fb82 	bl	80103f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	2000a878 	.word	0x2000a878

08003cf8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	// mem2mem DMA (eg SDRAM to RAM)

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8003cfc:	4802      	ldr	r0, [pc, #8]	; (8003d08 <DMA2_Stream0_IRQHandler+0x10>)
 8003cfe:	f004 f805 	bl	8007d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	2000a040 	.word	0x2000a040

08003d0c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

	// DMA streaming from camera to memory

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8003d10:	4802      	ldr	r0, [pc, #8]	; (8003d1c <DMA2_Stream1_IRQHandler+0x10>)
 8003d12:	f003 fffb 	bl	8007d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	2000a28c 	.word	0x2000a28c

08003d20 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

	// audio out

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8003d24:	4802      	ldr	r0, [pc, #8]	; (8003d30 <DMA2_Stream4_IRQHandler+0x10>)
 8003d26:	f003 fff1 	bl	8007d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	2000a63c 	.word	0x2000a63c

08003d34 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8003d38:	4802      	ldr	r0, [pc, #8]	; (8003d44 <OTG_FS_IRQHandler+0x10>)
 8003d3a:	f005 fb8b 	bl	8009454 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	2004ad1c 	.word	0x2004ad1c

08003d48 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

	// audio in

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8003d4c:	4802      	ldr	r0, [pc, #8]	; (8003d58 <DMA2_Stream7_IRQHandler+0x10>)
 8003d4e:	f003 ffdd 	bl	8007d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003d52:	bf00      	nop
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	2000a0ec 	.word	0x2000a0ec

08003d5c <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

	// c'tait BSP_CAMERA_IRQHandler()

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8003d60:	4802      	ldr	r0, [pc, #8]	; (8003d6c <DCMI_IRQHandler+0x10>)
 8003d62:	f003 fd63 	bl	800782c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8003d66:	bf00      	nop
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	2000a4fc 	.word	0x2000a4fc

08003d70 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

	// c'tait BSP_LCD_DMA2D_IRQHandler();

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003d74:	4802      	ldr	r0, [pc, #8]	; (8003d80 <DMA2D_IRQHandler+0x10>)
 8003d76:	f004 fb9d 	bl	80084b4 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8003d7a:	bf00      	nop
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	2000a720 	.word	0x2000a720

08003d84 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003d88:	4802      	ldr	r0, [pc, #8]	; (8003d94 <QUADSPI_IRQHandler+0x10>)
 8003d8a:	f007 ffb9 	bl	800bd00 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	2000a82c 	.word	0x2000a82c

08003d98 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	e00a      	b.n	8003dc0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003daa:	f3af 8000 	nop.w
 8003dae:	4601      	mov	r1, r0
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	60ba      	str	r2, [r7, #8]
 8003db6:	b2ca      	uxtb	r2, r1
 8003db8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	dbf0      	blt.n	8003daa <_read+0x12>
	}

return len;
 8003dc8:	687b      	ldr	r3, [r7, #4]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b086      	sub	sp, #24
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dde:	2300      	movs	r3, #0
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	e009      	b.n	8003df8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	60ba      	str	r2, [r7, #8]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fbeb 	bl	80045c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	3301      	adds	r3, #1
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	dbf1      	blt.n	8003de4 <_write+0x12>
	}
	return len;
 8003e00:	687b      	ldr	r3, [r7, #4]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <_close>:

int _close(int file)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b083      	sub	sp, #12
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
	return -1;
 8003e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e32:	605a      	str	r2, [r3, #4]
	return 0;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <_isatty>:

int _isatty(int file)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
	return 1;
 8003e4a:	2301      	movs	r3, #1
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
	return 0;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
	...

08003e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e7c:	4a14      	ldr	r2, [pc, #80]	; (8003ed0 <_sbrk+0x5c>)
 8003e7e:	4b15      	ldr	r3, [pc, #84]	; (8003ed4 <_sbrk+0x60>)
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e88:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <_sbrk+0x64>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d102      	bne.n	8003e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e90:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <_sbrk+0x64>)
 8003e92:	4a12      	ldr	r2, [pc, #72]	; (8003edc <_sbrk+0x68>)
 8003e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e96:	4b10      	ldr	r3, [pc, #64]	; (8003ed8 <_sbrk+0x64>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d207      	bcs.n	8003eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ea4:	f016 fa88 	bl	801a3b8 <__errno>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	220c      	movs	r2, #12
 8003eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eae:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb2:	e009      	b.n	8003ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003eb4:	4b08      	ldr	r3, [pc, #32]	; (8003ed8 <_sbrk+0x64>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003eba:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <_sbrk+0x64>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	4a05      	ldr	r2, [pc, #20]	; (8003ed8 <_sbrk+0x64>)
 8003ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20050000 	.word	0x20050000
 8003ed4:	00000400 	.word	0x00000400
 8003ed8:	20000360 	.word	0x20000360
 8003edc:	2004b030 	.word	0x2004b030

08003ee0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <SystemInit+0x20>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eea:	4a05      	ldr	r2, [pc, #20]	; (8003f00 <SystemInit+0x20>)
 8003eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ef4:	bf00      	nop
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	e000ed00 	.word	0xe000ed00

08003f04 <uiDisplayBasic>:
int time = 0;

/**
 * Display basic UI information.
 */
void uiDisplayBasic(void) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af02      	add	r7, sp, #8

	LCD_Clear(LCD_COLOR_WHITE);
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	f000 fd49 	bl	80049a4 <LCD_Clear>

	LCD_SetStrokeColor(LCD_COLOR_BLACK);
 8003f12:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8003f16:	f000 fca7 	bl	8004868 <LCD_SetStrokeColor>
	LCD_SetBackColor(LCD_COLOR_WHITE);
 8003f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f1e:	f000 fcd3 	bl	80048c8 <LCD_SetBackColor>
	LCD_SetFont(&Font16);
 8003f22:	4835      	ldr	r0, [pc, #212]	; (8003ff8 <uiDisplayBasic+0xf4>)
 8003f24:	f000 fce8 	bl	80048f8 <LCD_SetFont>
	LCD_DrawString(0, 0, (uint8_t*) "SIA 2021 - RT AUDIO FX", CENTER_MODE, true);
 8003f28:	2301      	movs	r3, #1
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	4a33      	ldr	r2, [pc, #204]	; (8003ffc <uiDisplayBasic+0xf8>)
 8003f30:	2100      	movs	r1, #0
 8003f32:	2000      	movs	r0, #0
 8003f34:	f000 fd7e 	bl	8004a34 <LCD_DrawString>

	/* delay range */
	LCD_DrawRect(60,20,360,30);
 8003f38:	231e      	movs	r3, #30
 8003f3a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003f3e:	2114      	movs	r1, #20
 8003f40:	203c      	movs	r0, #60	; 0x3c
 8003f42:	f000 fe0d 	bl	8004b60 <LCD_DrawRect>
	/* feedback range */
	LCD_DrawRect(60,80,360,30);
 8003f46:	231e      	movs	r3, #30
 8003f48:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003f4c:	2150      	movs	r1, #80	; 0x50
 8003f4e:	203c      	movs	r0, #60	; 0x3c
 8003f50:	f000 fe06 	bl	8004b60 <LCD_DrawRect>
	/* volume range */
	LCD_DrawRect(435,36,30,200);
 8003f54:	23c8      	movs	r3, #200	; 0xc8
 8003f56:	221e      	movs	r2, #30
 8003f58:	2124      	movs	r1, #36	; 0x24
 8003f5a:	f240 10b3 	movw	r0, #435	; 0x1b3
 8003f5e:	f000 fdff 	bl	8004b60 <LCD_DrawRect>
	/* Init Vol, Delay, Feed */
	LCD_SetFont(&Font12);
 8003f62:	4827      	ldr	r0, [pc, #156]	; (8004000 <uiDisplayBasic+0xfc>)
 8003f64:	f000 fcc8 	bl	80048f8 <LCD_SetFont>
	LCD_DrawString(428,15,(uint8_t *) "Volume", LEFT_MODE, true);
 8003f68:	2301      	movs	r3, #1
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	4a25      	ldr	r2, [pc, #148]	; (8004004 <uiDisplayBasic+0x100>)
 8003f70:	210f      	movs	r1, #15
 8003f72:	f44f 70d6 	mov.w	r0, #428	; 0x1ac
 8003f76:	f000 fd5d 	bl	8004a34 <LCD_DrawString>
	LCD_DrawString(440,245,(uint8_t *) "50 ", LEFT_MODE, true);
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	2303      	movs	r3, #3
 8003f80:	4a21      	ldr	r2, [pc, #132]	; (8004008 <uiDisplayBasic+0x104>)
 8003f82:	21f5      	movs	r1, #245	; 0xf5
 8003f84:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 8003f88:	f000 fd54 	bl	8004a34 <LCD_DrawString>
	LCD_SetFillColor(LCD_COLOR_RED);
 8003f8c:	481f      	ldr	r0, [pc, #124]	; (800400c <uiDisplayBasic+0x108>)
 8003f8e:	f000 fc83 	bl	8004898 <LCD_SetFillColor>
	LCD_FillRect(436,100+36,29,200-100);
 8003f92:	2364      	movs	r3, #100	; 0x64
 8003f94:	221d      	movs	r2, #29
 8003f96:	2188      	movs	r1, #136	; 0x88
 8003f98:	f44f 70da 	mov.w	r0, #436	; 0x1b4
 8003f9c:	f000 fe52 	bl	8004c44 <LCD_FillRect>

	LCD_DrawString(LCD_SCREEN_WIDTH/2,60,(uint8_t *) "0 ms  ", LEFT_MODE, true);
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	4a1a      	ldr	r2, [pc, #104]	; (8004010 <uiDisplayBasic+0x10c>)
 8003fa8:	213c      	movs	r1, #60	; 0x3c
 8003faa:	20f0      	movs	r0, #240	; 0xf0
 8003fac:	f000 fd42 	bl	8004a34 <LCD_DrawString>
	LCD_DrawString(200,60,(uint8_t *) "Delay", LEFT_MODE, true);
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	4a17      	ldr	r2, [pc, #92]	; (8004014 <uiDisplayBasic+0x110>)
 8003fb8:	213c      	movs	r1, #60	; 0x3c
 8003fba:	20c8      	movs	r0, #200	; 0xc8
 8003fbc:	f000 fd3a 	bl	8004a34 <LCD_DrawString>
	LCD_DrawString(LCD_SCREEN_WIDTH/2,120,(uint8_t *) "0 %  ", LEFT_MODE, true);
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	4a14      	ldr	r2, [pc, #80]	; (8004018 <uiDisplayBasic+0x114>)
 8003fc8:	2178      	movs	r1, #120	; 0x78
 8003fca:	20f0      	movs	r0, #240	; 0xf0
 8003fcc:	f000 fd32 	bl	8004a34 <LCD_DrawString>
	LCD_DrawString(180,120,(uint8_t *) "Feedback", LEFT_MODE, true);
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	4a11      	ldr	r2, [pc, #68]	; (800401c <uiDisplayBasic+0x118>)
 8003fd8:	2178      	movs	r1, #120	; 0x78
 8003fda:	20b4      	movs	r0, #180	; 0xb4
 8003fdc:	f000 fd2a 	bl	8004a34 <LCD_DrawString>

	LCD_DrawString(10,5,(uint8_t *) "Input", LEFT_MODE, true);
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	4a0e      	ldr	r2, [pc, #56]	; (8004020 <uiDisplayBasic+0x11c>)
 8003fe8:	2105      	movs	r1, #5
 8003fea:	200a      	movs	r0, #10
 8003fec:	f000 fd22 	bl	8004a34 <LCD_DrawString>
}
 8003ff0:	bf00      	nop
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000024 	.word	0x20000024
 8003ffc:	0801b928 	.word	0x0801b928
 8004000:	2000001c 	.word	0x2000001c
 8004004:	0801b940 	.word	0x0801b940
 8004008:	0801b948 	.word	0x0801b948
 800400c:	ffff0000 	.word	0xffff0000
 8004010:	0801b94c 	.word	0x0801b94c
 8004014:	0801b954 	.word	0x0801b954
 8004018:	0801b95c 	.word	0x0801b95c
 800401c:	0801b964 	.word	0x0801b964
 8004020:	0801b970 	.word	0x0801b970

08004024 <printDelay>:

/*
 * Display All Params
 */
static void printDelay(uint32_t x){
 8004024:	b580      	push	{r7, lr}
 8004026:	b088      	sub	sp, #32
 8004028:	af02      	add	r7, sp, #8
 800402a:	6078      	str	r0, [r7, #4]
	char delay_char[10];
	sprintf(delay_char, "%lu ms  ",x);
 800402c:	f107 0308 	add.w	r3, r7, #8
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	490a      	ldr	r1, [pc, #40]	; (800405c <printDelay+0x38>)
 8004034:	4618      	mov	r0, r3
 8004036:	f016 fb6d 	bl	801a714 <siprintf>
	uint16_t X = LCD_SCREEN_WIDTH/2;
 800403a:	23f0      	movs	r3, #240	; 0xf0
 800403c:	82fb      	strh	r3, [r7, #22]
	uint16_t Y = 60;
 800403e:	233c      	movs	r3, #60	; 0x3c
 8004040:	82bb      	strh	r3, [r7, #20]
	LCD_DrawString(X,Y,(uint8_t *)delay_char, LEFT_MODE, true);
 8004042:	f107 0208 	add.w	r2, r7, #8
 8004046:	8ab9      	ldrh	r1, [r7, #20]
 8004048:	8af8      	ldrh	r0, [r7, #22]
 800404a:	2301      	movs	r3, #1
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	2303      	movs	r3, #3
 8004050:	f000 fcf0 	bl	8004a34 <LCD_DrawString>
}
 8004054:	bf00      	nop
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	0801b978 	.word	0x0801b978

08004060 <printFeedback>:

static void printFeedback(uint32_t x){
 8004060:	b580      	push	{r7, lr}
 8004062:	b088      	sub	sp, #32
 8004064:	af02      	add	r7, sp, #8
 8004066:	6078      	str	r0, [r7, #4]
	char feedback_char[10];
	sprintf(feedback_char, "%lu %% ",x);
 8004068:	f107 0308 	add.w	r3, r7, #8
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	490a      	ldr	r1, [pc, #40]	; (8004098 <printFeedback+0x38>)
 8004070:	4618      	mov	r0, r3
 8004072:	f016 fb4f 	bl	801a714 <siprintf>
	uint16_t X = LCD_SCREEN_WIDTH/2;
 8004076:	23f0      	movs	r3, #240	; 0xf0
 8004078:	82fb      	strh	r3, [r7, #22]
	uint16_t Y = 120;
 800407a:	2378      	movs	r3, #120	; 0x78
 800407c:	82bb      	strh	r3, [r7, #20]
	LCD_DrawString(X,Y,(uint8_t *)feedback_char, LEFT_MODE, true);
 800407e:	f107 0208 	add.w	r2, r7, #8
 8004082:	8ab9      	ldrh	r1, [r7, #20]
 8004084:	8af8      	ldrh	r0, [r7, #22]
 8004086:	2301      	movs	r3, #1
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	2303      	movs	r3, #3
 800408c:	f000 fcd2 	bl	8004a34 <LCD_DrawString>
}
 8004090:	bf00      	nop
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	0801b984 	.word	0x0801b984

0800409c <printVolume>:

static void printVolume(uint32_t v){
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af02      	add	r7, sp, #8
 80040a2:	6078      	str	r0, [r7, #4]
	char volume_char[10];
	sprintf(volume_char, "%lu  ",v);
 80040a4:	f107 0308 	add.w	r3, r7, #8
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	490b      	ldr	r1, [pc, #44]	; (80040d8 <printVolume+0x3c>)
 80040ac:	4618      	mov	r0, r3
 80040ae:	f016 fb31 	bl	801a714 <siprintf>
	uint16_t X = 440;
 80040b2:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 80040b6:	82fb      	strh	r3, [r7, #22]
	uint16_t Y = 245;
 80040b8:	23f5      	movs	r3, #245	; 0xf5
 80040ba:	82bb      	strh	r3, [r7, #20]
	LCD_DrawString(X,Y,(uint8_t *)volume_char, LEFT_MODE, true);
 80040bc:	f107 0208 	add.w	r2, r7, #8
 80040c0:	8ab9      	ldrh	r1, [r7, #20]
 80040c2:	8af8      	ldrh	r0, [r7, #22]
 80040c4:	2301      	movs	r3, #1
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	2303      	movs	r3, #3
 80040ca:	f000 fcb3 	bl	8004a34 <LCD_DrawString>
}
 80040ce:	bf00      	nop
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	0801b98c 	.word	0x0801b98c

080040dc <printDepth>:

static void printDepth(uint32_t d){
 80040dc:	b580      	push	{r7, lr}
 80040de:	b088      	sub	sp, #32
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	6078      	str	r0, [r7, #4]
	char volume_char[10];
	sprintf(volume_char, "%lu  ",d);
 80040e4:	f107 0308 	add.w	r3, r7, #8
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	490a      	ldr	r1, [pc, #40]	; (8004114 <printDepth+0x38>)
 80040ec:	4618      	mov	r0, r3
 80040ee:	f016 fb11 	bl	801a714 <siprintf>
	uint16_t X = 20;
 80040f2:	2314      	movs	r3, #20
 80040f4:	82fb      	strh	r3, [r7, #22]
	uint16_t Y = 20;
 80040f6:	2314      	movs	r3, #20
 80040f8:	82bb      	strh	r3, [r7, #20]
	LCD_DrawString(X,Y,(uint8_t *)volume_char, LEFT_MODE, true);
 80040fa:	f107 0208 	add.w	r2, r7, #8
 80040fe:	8ab9      	ldrh	r1, [r7, #20]
 8004100:	8af8      	ldrh	r0, [r7, #22]
 8004102:	2301      	movs	r3, #1
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	2303      	movs	r3, #3
 8004108:	f000 fc94 	bl	8004a34 <LCD_DrawString>
}
 800410c:	bf00      	nop
 800410e:	3718      	adds	r7, #24
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	0801b98c 	.word	0x0801b98c

08004118 <uiSliderDelay>:

/*
 * Range for delay value
 */
void uiSliderDelay(){
 8004118:	b580      	push	{r7, lr}
 800411a:	b090      	sub	sp, #64	; 0x40
 800411c:	af00      	add	r7, sp, #0
	TS_StateTypeDef  TS_State;

	TS_GetState(&TS_State);
 800411e:	463b      	mov	r3, r7
 8004120:	4618      	mov	r0, r3
 8004122:	f001 f937 	bl	8005394 <TS_GetState>

	/* detect touch event */
	if(TS_State.touchDetected){
 8004126:	783b      	ldrb	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d05b      	beq.n	80041e4 <uiSliderDelay+0xcc>

				/* Get X and Y position of the touch post calibrated */
				uint16_t xt = TS_State.touchX[0];
 800412c:	887b      	ldrh	r3, [r7, #2]
 800412e:	87fb      	strh	r3, [r7, #62]	; 0x3e
				uint16_t yt = TS_State.touchY[0];
 8004130:	89bb      	ldrh	r3, [r7, #12]
 8004132:	87bb      	strh	r3, [r7, #60]	; 0x3c
				/* Init position and size of elements */
				int x = 60;
 8004134:	233c      	movs	r3, #60	; 0x3c
 8004136:	63bb      	str	r3, [r7, #56]	; 0x38
				int y = 20;
 8004138:	2314      	movs	r3, #20
 800413a:	637b      	str	r3, [r7, #52]	; 0x34
				int w = 360;
 800413c:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8004140:	633b      	str	r3, [r7, #48]	; 0x30
				int h = 30;
 8004142:	231e      	movs	r3, #30
 8004144:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* If touch is in the delay bar */
				if(xt>x && xt<x+w && yt>y && yt<y+h){
 8004146:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004148:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800414a:	429a      	cmp	r2, r3
 800414c:	da4a      	bge.n	80041e4 <uiSliderDelay+0xcc>
 800414e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004150:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004154:	440b      	add	r3, r1
 8004156:	429a      	cmp	r2, r3
 8004158:	da44      	bge.n	80041e4 <uiSliderDelay+0xcc>
 800415a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800415c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800415e:	429a      	cmp	r2, r3
 8004160:	da40      	bge.n	80041e4 <uiSliderDelay+0xcc>
 8004162:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8004164:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004168:	440b      	add	r3, r1
 800416a:	429a      	cmp	r2, r3
 800416c:	da3a      	bge.n	80041e4 <uiSliderDelay+0xcc>
					/* Position x into delay value in ms */
					delayMs=((xt-x)*10)/2;
 800416e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004172:	1ad2      	subs	r2, r2, r3
 8004174:	4613      	mov	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	4a1c      	ldr	r2, [pc, #112]	; (80041ec <uiSliderDelay+0xd4>)
 800417c:	6013      	str	r3, [r2, #0]
					/* Display new delay value */
					printDelay((uint32_t) delayMs);
 800417e:	4b1b      	ldr	r3, [pc, #108]	; (80041ec <uiSliderDelay+0xd4>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff ff4e 	bl	8004024 <printDelay>

					/* RED Bar for level */
 					LCD_SetFillColor(LCD_COLOR_RED);
 8004188:	4819      	ldr	r0, [pc, #100]	; (80041f0 <uiSliderDelay+0xd8>)
 800418a:	f000 fb85 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,y+1,xt-x,h-1);
 800418e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004190:	b29b      	uxth	r3, r3
 8004192:	3301      	adds	r3, #1
 8004194:	b298      	uxth	r0, r3
 8004196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004198:	b29b      	uxth	r3, r3
 800419a:	3301      	adds	r3, #1
 800419c:	b299      	uxth	r1, r3
 800419e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	f000 fd48 	bl	8004c44 <LCD_FillRect>
					/* WHITE Bar for update */
					LCD_SetFillColor(LCD_COLOR_WHITE);
 80041b4:	f04f 30ff 	mov.w	r0, #4294967295
 80041b8:	f000 fb6e 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(xt,y+1,w+x-xt,h-1);
 80041bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3301      	adds	r3, #1
 80041c2:	b299      	uxth	r1, r3
 80041c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	4413      	add	r3, r2
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d8:	b29b      	uxth	r3, r3
 80041da:	3b01      	subs	r3, #1
 80041dc:	b29b      	uxth	r3, r3
 80041de:	8ff8      	ldrh	r0, [r7, #62]	; 0x3e
 80041e0:	f000 fd30 	bl	8004c44 <LCD_FillRect>
				}
	}
}
 80041e4:	bf00      	nop
 80041e6:	3740      	adds	r7, #64	; 0x40
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000364 	.word	0x20000364
 80041f0:	ffff0000 	.word	0xffff0000
 80041f4:	00000000 	.word	0x00000000

080041f8 <uiSliderFeed>:

/*
 * Range for feedback value
 */
void uiSliderFeed(){
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b090      	sub	sp, #64	; 0x40
 80041fc:	af00      	add	r7, sp, #0
	TS_StateTypeDef  TS_State;

	TS_GetState(&TS_State);
 80041fe:	463b      	mov	r3, r7
 8004200:	4618      	mov	r0, r3
 8004202:	f001 f8c7 	bl	8005394 <TS_GetState>

	if(TS_State.touchDetected){
 8004206:	783b      	ldrb	r3, [r7, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d06d      	beq.n	80042e8 <uiSliderFeed+0xf0>

				/* Get X and Y position of the touch post calibrated */
				uint16_t xt = TS_State.touchX[0];
 800420c:	887b      	ldrh	r3, [r7, #2]
 800420e:	87fb      	strh	r3, [r7, #62]	; 0x3e
				uint16_t yt = TS_State.touchY[0];
 8004210:	89bb      	ldrh	r3, [r7, #12]
 8004212:	87bb      	strh	r3, [r7, #60]	; 0x3c

				int x = 60;
 8004214:	233c      	movs	r3, #60	; 0x3c
 8004216:	63bb      	str	r3, [r7, #56]	; 0x38
				int y = 80;
 8004218:	2350      	movs	r3, #80	; 0x50
 800421a:	637b      	str	r3, [r7, #52]	; 0x34
				int w = 360;
 800421c:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8004220:	633b      	str	r3, [r7, #48]	; 0x30
				int h = 30;
 8004222:	231e      	movs	r3, #30
 8004224:	62fb      	str	r3, [r7, #44]	; 0x2c

				if(xt>x && xt<x+w && yt>y && yt<y+h){
 8004226:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004228:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800422a:	429a      	cmp	r2, r3
 800422c:	da5c      	bge.n	80042e8 <uiSliderFeed+0xf0>
 800422e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004230:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	440b      	add	r3, r1
 8004236:	429a      	cmp	r2, r3
 8004238:	da56      	bge.n	80042e8 <uiSliderFeed+0xf0>
 800423a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800423c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800423e:	429a      	cmp	r2, r3
 8004240:	da52      	bge.n	80042e8 <uiSliderFeed+0xf0>
 8004242:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8004244:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004248:	440b      	add	r3, r1
 800424a:	429a      	cmp	r2, r3
 800424c:	da4c      	bge.n	80042e8 <uiSliderFeed+0xf0>
					/*Convert in feedback value {0:50}% */
					delayFeed=(uint32_t)(((float)(xt-x)/7.2));
 800424e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	ee07 3a90 	vmov	s15, r3
 8004258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800425c:	ee17 0a90 	vmov	r0, s15
 8004260:	f7fc f9ea 	bl	8000638 <__aeabi_f2d>
 8004264:	a324      	add	r3, pc, #144	; (adr r3, 80042f8 <uiSliderFeed+0x100>)
 8004266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426a:	f7fc fb67 	bl	800093c <__aeabi_ddiv>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4610      	mov	r0, r2
 8004274:	4619      	mov	r1, r3
 8004276:	f7fc fc49 	bl	8000b0c <__aeabi_d2uiz>
 800427a:	4603      	mov	r3, r0
 800427c:	461a      	mov	r2, r3
 800427e:	4b1c      	ldr	r3, [pc, #112]	; (80042f0 <uiSliderFeed+0xf8>)
 8004280:	601a      	str	r2, [r3, #0]

					/* Display new feedback value */
					printFeedback(delayFeed);
 8004282:	4b1b      	ldr	r3, [pc, #108]	; (80042f0 <uiSliderFeed+0xf8>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff feea 	bl	8004060 <printFeedback>
					/* RED Bar for level */
					LCD_SetFillColor(LCD_COLOR_RED);
 800428c:	4819      	ldr	r0, [pc, #100]	; (80042f4 <uiSliderFeed+0xfc>)
 800428e:	f000 fb03 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,y+1,xt-x,h-1);
 8004292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004294:	b29b      	uxth	r3, r3
 8004296:	3301      	adds	r3, #1
 8004298:	b298      	uxth	r0, r3
 800429a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800429c:	b29b      	uxth	r3, r3
 800429e:	3301      	adds	r3, #1
 80042a0:	b299      	uxth	r1, r3
 80042a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	f000 fcc6 	bl	8004c44 <LCD_FillRect>
					/* WHITE Bar for update */
					LCD_SetFillColor(LCD_COLOR_WHITE);
 80042b8:	f04f 30ff 	mov.w	r0, #4294967295
 80042bc:	f000 faec 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(xt,y+1,w+x-xt,h-1);
 80042c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3301      	adds	r3, #1
 80042c6:	b299      	uxth	r1, r3
 80042c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	4413      	add	r3, r2
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	b29a      	uxth	r2, r3
 80042da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	8ff8      	ldrh	r0, [r7, #62]	; 0x3e
 80042e4:	f000 fcae 	bl	8004c44 <LCD_FillRect>
				}
	}
}
 80042e8:	bf00      	nop
 80042ea:	3740      	adds	r7, #64	; 0x40
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	20000368 	.word	0x20000368
 80042f4:	ffff0000 	.word	0xffff0000
 80042f8:	cccccccd 	.word	0xcccccccd
 80042fc:	401ccccc 	.word	0x401ccccc

08004300 <uiSliderVolume>:
/*
 * Range for volume value
 */
void uiSliderVolume(){
 8004300:	b590      	push	{r4, r7, lr}
 8004302:	b091      	sub	sp, #68	; 0x44
 8004304:	af00      	add	r7, sp, #0
	TS_StateTypeDef  TS_State;

	TS_GetState(&TS_State);
 8004306:	463b      	mov	r3, r7
 8004308:	4618      	mov	r0, r3
 800430a:	f001 f843 	bl	8005394 <TS_GetState>

	/* detect touch event */
	if(TS_State.touchDetected){
 800430e:	783b      	ldrb	r3, [r7, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d062      	beq.n	80043da <uiSliderVolume+0xda>

				/* Get X and Y position of the touch post calibrated */
				uint16_t xt = TS_State.touchX[0];
 8004314:	887b      	ldrh	r3, [r7, #2]
 8004316:	87fb      	strh	r3, [r7, #62]	; 0x3e
				uint16_t yt = TS_State.touchY[0];
 8004318:	89bb      	ldrh	r3, [r7, #12]
 800431a:	87bb      	strh	r3, [r7, #60]	; 0x3c
				/* Init position and size of elements */
				int x = 435;
 800431c:	f240 13b3 	movw	r3, #435	; 0x1b3
 8004320:	63bb      	str	r3, [r7, #56]	; 0x38
				int y = 36;
 8004322:	2324      	movs	r3, #36	; 0x24
 8004324:	637b      	str	r3, [r7, #52]	; 0x34
				int w = 30;
 8004326:	231e      	movs	r3, #30
 8004328:	633b      	str	r3, [r7, #48]	; 0x30
				int h = 200;
 800432a:	23c8      	movs	r3, #200	; 0xc8
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* If touch is in the volume bar */
				if(xt>x && xt<x+w && yt>y && yt<y+h){
 800432e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004330:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004332:	429a      	cmp	r2, r3
 8004334:	da51      	bge.n	80043da <uiSliderVolume+0xda>
 8004336:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004338:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800433c:	440b      	add	r3, r1
 800433e:	429a      	cmp	r2, r3
 8004340:	da4b      	bge.n	80043da <uiSliderVolume+0xda>
 8004342:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004344:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004346:	429a      	cmp	r2, r3
 8004348:	da47      	bge.n	80043da <uiSliderVolume+0xda>
 800434a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800434c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800434e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004350:	440b      	add	r3, r1
 8004352:	429a      	cmp	r2, r3
 8004354:	da41      	bge.n	80043da <uiSliderVolume+0xda>
					/* Position yt into volume value in % */
					volume = 100-((yt-y))/2;
 8004356:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8004358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	da00      	bge.n	8004362 <uiSliderVolume+0x62>
 8004360:	3301      	adds	r3, #1
 8004362:	105b      	asrs	r3, r3, #1
 8004364:	425b      	negs	r3, r3
 8004366:	3364      	adds	r3, #100	; 0x64
 8004368:	4a1e      	ldr	r2, [pc, #120]	; (80043e4 <uiSliderVolume+0xe4>)
 800436a:	6013      	str	r3, [r2, #0]
					/* Display new volume value */
					printVolume((uint32_t) volume);
 800436c:	4b1d      	ldr	r3, [pc, #116]	; (80043e4 <uiSliderVolume+0xe4>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f7ff fe93 	bl	800409c <printVolume>

					/* RED Bar for level */
 					LCD_SetFillColor(LCD_COLOR_RED);
 8004376:	481c      	ldr	r0, [pc, #112]	; (80043e8 <uiSliderVolume+0xe8>)
 8004378:	f000 fa8e 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,yt,w-1,h-yt+y);
 800437c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800437e:	b29b      	uxth	r3, r3
 8004380:	3301      	adds	r3, #1
 8004382:	b298      	uxth	r0, r3
 8004384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29c      	uxth	r4, r3
 800438c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800438e:	b29a      	uxth	r2, r3
 8004390:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	b29a      	uxth	r2, r3
 8004396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004398:	b29b      	uxth	r3, r3
 800439a:	4413      	add	r3, r2
 800439c:	b29b      	uxth	r3, r3
 800439e:	8fb9      	ldrh	r1, [r7, #60]	; 0x3c
 80043a0:	4622      	mov	r2, r4
 80043a2:	f000 fc4f 	bl	8004c44 <LCD_FillRect>
					/* WHITE Bar for update */
					LCD_SetFillColor(LCD_COLOR_WHITE);
 80043a6:	f04f 30ff 	mov.w	r0, #4294967295
 80043aa:	f000 fa75 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,y+1,w-1,yt-y-1);
 80043ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	3301      	adds	r3, #1
 80043b4:	b298      	uxth	r0, r3
 80043b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3301      	adds	r3, #1
 80043bc:	b299      	uxth	r1, r3
 80043be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29c      	uxth	r4, r3
 80043c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	3b01      	subs	r3, #1
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	4622      	mov	r2, r4
 80043d6:	f000 fc35 	bl	8004c44 <LCD_FillRect>
				}
	}
}
 80043da:	bf00      	nop
 80043dc:	3744      	adds	r7, #68	; 0x44
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd90      	pop	{r4, r7, pc}
 80043e2:	bf00      	nop
 80043e4:	2000000c 	.word	0x2000000c
 80043e8:	ffff0000 	.word	0xffff0000

080043ec <uiSliderFlanger>:

//Range for flanger
void uiSliderFlanger(){
 80043ec:	b590      	push	{r4, r7, lr}
 80043ee:	b091      	sub	sp, #68	; 0x44
 80043f0:	af00      	add	r7, sp, #0
	TS_StateTypeDef  TS_State;

	TS_GetState(&TS_State);
 80043f2:	463b      	mov	r3, r7
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 ffcd 	bl	8005394 <TS_GetState>

	/* detect touch event */
	if(TS_State.touchDetected){
 80043fa:	783b      	ldrb	r3, [r7, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d05e      	beq.n	80044be <uiSliderFlanger+0xd2>

				/* Get X and Y position of the touch post calibrated */
				uint16_t xt = TS_State.touchX[0];
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	87fb      	strh	r3, [r7, #62]	; 0x3e
				uint16_t yt = TS_State.touchY[0];
 8004404:	89bb      	ldrh	r3, [r7, #12]
 8004406:	87bb      	strh	r3, [r7, #60]	; 0x3c
				/* Init position and size of elements */
				int x = 20;
 8004408:	2314      	movs	r3, #20
 800440a:	63bb      	str	r3, [r7, #56]	; 0x38
				int y = 20;
 800440c:	2314      	movs	r3, #20
 800440e:	637b      	str	r3, [r7, #52]	; 0x34
				int w = 30;
 8004410:	231e      	movs	r3, #30
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
				int h = 200;
 8004414:	23c8      	movs	r3, #200	; 0xc8
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* If touch is in the volume bar */
				if(xt>x && xt<x+w && yt>y && yt<y+h){
 8004418:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800441a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800441c:	429a      	cmp	r2, r3
 800441e:	da4e      	bge.n	80044be <uiSliderFlanger+0xd2>
 8004420:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8004422:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004426:	440b      	add	r3, r1
 8004428:	429a      	cmp	r2, r3
 800442a:	da48      	bge.n	80044be <uiSliderFlanger+0xd2>
 800442c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800442e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004430:	429a      	cmp	r2, r3
 8004432:	da44      	bge.n	80044be <uiSliderFlanger+0xd2>
 8004434:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8004436:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	440b      	add	r3, r1
 800443c:	429a      	cmp	r2, r3
 800443e:	da3e      	bge.n	80044be <uiSliderFlanger+0xd2>
					/* Position yt into volume value in % */
					//depth = 100-((yt-y))/2;
					depth = 0.5;
 8004440:	4b21      	ldr	r3, [pc, #132]	; (80044c8 <uiSliderFlanger+0xdc>)
 8004442:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8004446:	601a      	str	r2, [r3, #0]
					/* Display new volume value */
					printDepth((uint32_t) depth);
 8004448:	4b1f      	ldr	r3, [pc, #124]	; (80044c8 <uiSliderFlanger+0xdc>)
 800444a:	edd3 7a00 	vldr	s15, [r3]
 800444e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004452:	ee17 0a90 	vmov	r0, s15
 8004456:	f7ff fe41 	bl	80040dc <printDepth>

					/* RED Bar for level */
 					LCD_SetFillColor(LCD_COLOR_RED);
 800445a:	481c      	ldr	r0, [pc, #112]	; (80044cc <uiSliderFlanger+0xe0>)
 800445c:	f000 fa1c 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,yt,w-1,h-yt+y);
 8004460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004462:	b29b      	uxth	r3, r3
 8004464:	3301      	adds	r3, #1
 8004466:	b298      	uxth	r0, r3
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b01      	subs	r3, #1
 800446e:	b29c      	uxth	r4, r3
 8004470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004472:	b29a      	uxth	r2, r3
 8004474:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	b29a      	uxth	r2, r3
 800447a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800447c:	b29b      	uxth	r3, r3
 800447e:	4413      	add	r3, r2
 8004480:	b29b      	uxth	r3, r3
 8004482:	8fb9      	ldrh	r1, [r7, #60]	; 0x3c
 8004484:	4622      	mov	r2, r4
 8004486:	f000 fbdd 	bl	8004c44 <LCD_FillRect>
					/* WHITE Bar for update */
					LCD_SetFillColor(LCD_COLOR_WHITE);
 800448a:	f04f 30ff 	mov.w	r0, #4294967295
 800448e:	f000 fa03 	bl	8004898 <LCD_SetFillColor>
					LCD_FillRect(x+1,y+1,w-1,yt-y-1);
 8004492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004494:	b29b      	uxth	r3, r3
 8004496:	3301      	adds	r3, #1
 8004498:	b298      	uxth	r0, r3
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	b29b      	uxth	r3, r3
 800449e:	3301      	adds	r3, #1
 80044a0:	b299      	uxth	r1, r3
 80044a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29c      	uxth	r4, r3
 80044aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	4622      	mov	r2, r4
 80044ba:	f000 fbc3 	bl	8004c44 <LCD_FillRect>
				}
	}
}
 80044be:	bf00      	nop
 80044c0:	3744      	adds	r7, #68	; 0x44
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd90      	pop	{r4, r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000010 	.word	0x20000010
 80044cc:	ffff0000 	.word	0xffff0000

080044d0 <uiDisplaySpectrum>:
/**
 * Displays spectrogram.
 */

uint32_t VAL;
void uiDisplaySpectrum() {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
	/* sweep reset */
	if(time>360){
 80044d6:	4b26      	ldr	r3, [pc, #152]	; (8004570 <uiDisplaySpectrum+0xa0>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80044de:	dd02      	ble.n	80044e6 <uiDisplaySpectrum+0x16>
		time=0;
 80044e0:	4b23      	ldr	r3, [pc, #140]	; (8004570 <uiDisplaySpectrum+0xa0>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
	}
	/* sweep init position */
	uint16_t x=time+60;
 80044e6:	4b22      	ldr	r3, [pc, #136]	; (8004570 <uiDisplaySpectrum+0xa0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	333c      	adds	r3, #60	; 0x3c
 80044ee:	817b      	strh	r3, [r7, #10]
	uint16_t y=270;
 80044f0:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80044f4:	813b      	strh	r3, [r7, #8]
	uint32_t color;

	/* run through mag values */
	for(int i=0;i<(256/2);i++){
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	e02d      	b.n	8004558 <uiDisplaySpectrum+0x88>
		/* Amplitude of frequency "i" */
		VAL = (uint32_t) (FFTOutputMag[i]*255);
 80044fc:	4a1d      	ldr	r2, [pc, #116]	; (8004574 <uiDisplaySpectrum+0xa4>)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	edd3 7a00 	vldr	s15, [r3]
 8004508:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004578 <uiDisplaySpectrum+0xa8>
 800450c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004514:	ee17 2a90 	vmov	r2, s15
 8004518:	4b18      	ldr	r3, [pc, #96]	; (800457c <uiDisplaySpectrum+0xac>)
 800451a:	601a      	str	r2, [r3, #0]
		color=(uint32_t) 4278190080+(VAL);
 800451c:	4b17      	ldr	r3, [pc, #92]	; (800457c <uiDisplaySpectrum+0xac>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8004524:	607b      	str	r3, [r7, #4]

		/* shade of blue */
		LCD_DrawPixelColor(x,y-(i),(uint32_t) color);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	b29b      	uxth	r3, r3
 800452a:	893a      	ldrh	r2, [r7, #8]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	b299      	uxth	r1, r3
 8004530:	897b      	ldrh	r3, [r7, #10]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	4618      	mov	r0, r3
 8004536:	f000 f9ef 	bl	8004918 <LCD_DrawPixelColor>
		/* tracking bar */
		LCD_DrawPixelColor(x+1,y-(i),(uint32_t) (4278190080+16753920));
 800453a:	897b      	ldrh	r3, [r7, #10]
 800453c:	3301      	adds	r3, #1
 800453e:	b298      	uxth	r0, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	b29b      	uxth	r3, r3
 8004544:	893a      	ldrh	r2, [r7, #8]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	b29b      	uxth	r3, r3
 800454a:	4a0d      	ldr	r2, [pc, #52]	; (8004580 <uiDisplaySpectrum+0xb0>)
 800454c:	4619      	mov	r1, r3
 800454e:	f000 f9e3 	bl	8004918 <LCD_DrawPixelColor>
	for(int i=0;i<(256/2);i++){
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	3301      	adds	r3, #1
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2b7f      	cmp	r3, #127	; 0x7f
 800455c:	ddce      	ble.n	80044fc <uiDisplaySpectrum+0x2c>
	}
	/* new sweep position */
	time=time+1;
 800455e:	4b04      	ldr	r3, [pc, #16]	; (8004570 <uiDisplaySpectrum+0xa0>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	3301      	adds	r3, #1
 8004564:	4a02      	ldr	r2, [pc, #8]	; (8004570 <uiDisplaySpectrum+0xa0>)
 8004566:	6013      	str	r3, [r2, #0]
}
 8004568:	bf00      	nop
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	2000036c 	.word	0x2000036c
 8004574:	20009958 	.word	0x20009958
 8004578:	437f0000 	.word	0x437f0000
 800457c:	2000a8c4 	.word	0x2000a8c4
 8004580:	ffffa500 	.word	0xffffa500

08004584 <LED_On>:
#include "stdio.h"


// -------------------------------- onboard green led (CN7, pin D13) --------------------------------

void LED_On(){
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOI, LD_GREEN_Pin, GPIO_PIN_SET);
 8004588:	2201      	movs	r2, #1
 800458a:	2102      	movs	r1, #2
 800458c:	4802      	ldr	r0, [pc, #8]	; (8004598 <LED_On+0x14>)
 800458e:	f004 fc9f 	bl	8008ed0 <HAL_GPIO_WritePin>
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40022000 	.word	0x40022000

0800459c <LED_Off>:

void LED_Off(){
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOI, LD_GREEN_Pin, GPIO_PIN_RESET);
 80045a0:	2200      	movs	r2, #0
 80045a2:	2102      	movs	r1, #2
 80045a4:	4802      	ldr	r0, [pc, #8]	; (80045b0 <LED_Off+0x14>)
 80045a6:	f004 fc93 	bl	8008ed0 <HAL_GPIO_WritePin>
}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40022000 	.word	0x40022000

080045b4 <LED_Toggle>:

void LED_Toggle(){
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0

	HAL_GPIO_TogglePin(GPIOI, LD_GREEN_Pin);
 80045b8:	2102      	movs	r1, #2
 80045ba:	4802      	ldr	r0, [pc, #8]	; (80045c4 <LED_Toggle+0x10>)
 80045bc:	f004 fca1 	bl	8008f02 <HAL_GPIO_TogglePin>

}
 80045c0:	bf00      	nop
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40022000 	.word	0x40022000

080045c8 <__io_putchar>:
 * of the STLink (USB) programming port, it is enough to open a serial terminal on the host PC
 * (e.g., Hyperterminal or Putty on Windows, screen on Linux or Macos) to obtain a debugging console.
 * On linux/MacOS, this VCP shows up as /dev/ttyUSBSomething (ls /dev etc will provide you with its real name),
 * while on Windows, it's COMSOmething (from COM1 to ...).
 */
int __io_putchar(int ch){
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF); // beware blocking call! TODO => use DMA
 80045d0:	1d39      	adds	r1, r7, #4
 80045d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80045d6:	2201      	movs	r2, #1
 80045d8:	4803      	ldr	r0, [pc, #12]	; (80045e8 <__io_putchar+0x20>)
 80045da:	f00c ff37 	bl	801144c <HAL_UART_Transmit>
	return ch;
 80045de:	687b      	ldr	r3, [r7, #4]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	2000a54c 	.word	0x2000a54c

080045ec <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b08a      	sub	sp, #40	; 0x28
 80045f0:	af04      	add	r7, sp, #16
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	4608      	mov	r0, r1
 80045f6:	4611      	mov	r1, r2
 80045f8:	461a      	mov	r2, r3
 80045fa:	4603      	mov	r3, r0
 80045fc:	72fb      	strb	r3, [r7, #11]
 80045fe:	460b      	mov	r3, r1
 8004600:	813b      	strh	r3, [r7, #8]
 8004602:	4613      	mov	r3, r2
 8004604:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800460a:	7afb      	ldrb	r3, [r7, #11]
 800460c:	b299      	uxth	r1, r3
 800460e:	88f8      	ldrh	r0, [r7, #6]
 8004610:	893a      	ldrh	r2, [r7, #8]
 8004612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004616:	9302      	str	r3, [sp, #8]
 8004618:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800461a:	9301      	str	r3, [sp, #4]
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	4603      	mov	r3, r0
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f006 fbe4 	bl	800adf0 <HAL_I2C_Mem_Read>
 8004628:	4603      	mov	r3, r0
 800462a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d004      	beq.n	800463c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004632:	7afb      	ldrb	r3, [r7, #11]
 8004634:	4619      	mov	r1, r3
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f000 f832 	bl	80046a0 <I2Cx_Error>
  }
  return status;
 800463c:	7dfb      	ldrb	r3, [r7, #23]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b08a      	sub	sp, #40	; 0x28
 800464a:	af04      	add	r7, sp, #16
 800464c:	60f8      	str	r0, [r7, #12]
 800464e:	4608      	mov	r0, r1
 8004650:	4611      	mov	r1, r2
 8004652:	461a      	mov	r2, r3
 8004654:	4603      	mov	r3, r0
 8004656:	72fb      	strb	r3, [r7, #11]
 8004658:	460b      	mov	r3, r1
 800465a:	813b      	strh	r3, [r7, #8]
 800465c:	4613      	mov	r3, r2
 800465e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004664:	7afb      	ldrb	r3, [r7, #11]
 8004666:	b299      	uxth	r1, r3
 8004668:	88f8      	ldrh	r0, [r7, #6]
 800466a:	893a      	ldrh	r2, [r7, #8]
 800466c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004670:	9302      	str	r3, [sp, #8]
 8004672:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004674:	9301      	str	r3, [sp, #4]
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	4603      	mov	r3, r0
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f006 faa3 	bl	800abc8 <HAL_I2C_Mem_Write>
 8004682:	4603      	mov	r3, r0
 8004684:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004686:	7dfb      	ldrb	r3, [r7, #23]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d004      	beq.n	8004696 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800468c:	7afb      	ldrb	r3, [r7, #11]
 800468e:	4619      	mov	r1, r3
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 f805 	bl	80046a0 <I2Cx_Error>
  }
  return status;
 8004696:	7dfb      	ldrb	r3, [r7, #23]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	460b      	mov	r3, r1
 80046aa:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f006 fa5b 	bl	800ab68 <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  HAL_I2C_Init(i2c_handler);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f006 f9c8 	bl	800aa48 <HAL_I2C_Init>
}
 80046b8:	bf00      	nop
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <AUDIO_I2C_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_I2C_Write(uint8_t Addr, uint16_t Reg, uint16_t Value){
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af02      	add	r7, sp, #8
 80046c6:	4603      	mov	r3, r0
 80046c8:	71fb      	strb	r3, [r7, #7]
 80046ca:	460b      	mov	r3, r1
 80046cc:	80bb      	strh	r3, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	807b      	strh	r3, [r7, #2]

  uint16_t tmp = Value;
 80046d2:	887b      	ldrh	r3, [r7, #2]
 80046d4:	81fb      	strh	r3, [r7, #14]

  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 80046d6:	89fb      	ldrh	r3, [r7, #14]
 80046d8:	0a1b      	lsrs	r3, r3, #8
 80046da:	b29b      	uxth	r3, r3
 80046dc:	807b      	strh	r3, [r7, #2]

  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 80046de:	89fb      	ldrh	r3, [r7, #14]
 80046e0:	021b      	lsls	r3, r3, #8
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	b21a      	sxth	r2, r3
 80046e6:	887b      	ldrh	r3, [r7, #2]
 80046e8:	b21b      	sxth	r3, r3
 80046ea:	4313      	orrs	r3, r2
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	807b      	strh	r3, [r7, #2]

  I2Cx_WriteMultiple(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 80046f2:	88ba      	ldrh	r2, [r7, #4]
 80046f4:	79f9      	ldrb	r1, [r7, #7]
 80046f6:	2302      	movs	r3, #2
 80046f8:	9301      	str	r3, [sp, #4]
 80046fa:	1cbb      	adds	r3, r7, #2
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	2302      	movs	r3, #2
 8004700:	4803      	ldr	r0, [pc, #12]	; (8004710 <AUDIO_I2C_Write+0x50>)
 8004702:	f7ff ffa0 	bl	8004646 <I2Cx_WriteMultiple>
}
 8004706:	bf00      	nop
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20009ff4 	.word	0x20009ff4

08004714 <AUDIO_I2C_Read>:
  * Reads a single CONTROL data from the audio codec over the I2C bus.
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint16_t AUDIO_I2C_Read(uint8_t Addr, uint16_t Reg){
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af02      	add	r7, sp, #8
 800471a:	4603      	mov	r3, r0
 800471c:	460a      	mov	r2, r1
 800471e:	71fb      	strb	r3, [r7, #7]
 8004720:	4613      	mov	r3, r2
 8004722:	80bb      	strh	r3, [r7, #4]

  uint16_t read_value = 0, tmp = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	81bb      	strh	r3, [r7, #12]
 8004728:	2300      	movs	r3, #0
 800472a:	81fb      	strh	r3, [r7, #14]

  I2Cx_ReadMultiple(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 800472c:	88ba      	ldrh	r2, [r7, #4]
 800472e:	79f9      	ldrb	r1, [r7, #7]
 8004730:	2302      	movs	r3, #2
 8004732:	9301      	str	r3, [sp, #4]
 8004734:	f107 030c 	add.w	r3, r7, #12
 8004738:	9300      	str	r3, [sp, #0]
 800473a:	2302      	movs	r3, #2
 800473c:	480a      	ldr	r0, [pc, #40]	; (8004768 <AUDIO_I2C_Read+0x54>)
 800473e:	f7ff ff55 	bl	80045ec <I2Cx_ReadMultiple>

  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004742:	89bb      	ldrh	r3, [r7, #12]
 8004744:	0a1b      	lsrs	r3, r3, #8
 8004746:	81fb      	strh	r3, [r7, #14]

  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004748:	89bb      	ldrh	r3, [r7, #12]
 800474a:	021b      	lsls	r3, r3, #8
 800474c:	b29b      	uxth	r3, r3
 800474e:	b21a      	sxth	r2, r3
 8004750:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004754:	4313      	orrs	r3, r2
 8004756:	b21b      	sxth	r3, r3
 8004758:	81fb      	strh	r3, [r7, #14]

  read_value = tmp;
 800475a:	89fb      	ldrh	r3, [r7, #14]
 800475c:	81bb      	strh	r3, [r7, #12]

  return read_value;
 800475e:	89bb      	ldrh	r3, [r7, #12]
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20009ff4 	.word	0x20009ff4

0800476c <TS_I2C_Write>:
  * Writes a single control data to the touchscreen controller over the I2C bus.
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_I2C_Write(uint8_t Reg, uint8_t Value){
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af02      	add	r7, sp, #8
 8004772:	4603      	mov	r3, r0
 8004774:	460a      	mov	r2, r1
 8004776:	71fb      	strb	r3, [r7, #7]
 8004778:	4613      	mov	r3, r2
 800477a:	71bb      	strb	r3, [r7, #6]

  I2Cx_WriteMultiple(&hi2c3, TS_I2C_ADDRESS, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	b29a      	uxth	r2, r3
 8004780:	2301      	movs	r3, #1
 8004782:	9301      	str	r3, [sp, #4]
 8004784:	1dbb      	adds	r3, r7, #6
 8004786:	9300      	str	r3, [sp, #0]
 8004788:	2301      	movs	r3, #1
 800478a:	2170      	movs	r1, #112	; 0x70
 800478c:	4803      	ldr	r0, [pc, #12]	; (800479c <TS_I2C_Write+0x30>)
 800478e:	f7ff ff5a 	bl	8004646 <I2Cx_WriteMultiple>

}
 8004792:	bf00      	nop
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20009ff4 	.word	0x20009ff4

080047a0 <TS_I2C_Read>:
/**
  * Reads a single control data from the touchscreen controller over the I2C bus.
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_I2C_Read(uint8_t Reg){
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af02      	add	r7, sp, #8
 80047a6:	4603      	mov	r3, r0
 80047a8:	71fb      	strb	r3, [r7, #7]

  uint8_t read_value = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hi2c3, TS_I2C_ADDRESS, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80047ae:	79fb      	ldrb	r3, [r7, #7]
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	2301      	movs	r3, #1
 80047b4:	9301      	str	r3, [sp, #4]
 80047b6:	f107 030f 	add.w	r3, r7, #15
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	2301      	movs	r3, #1
 80047be:	2170      	movs	r1, #112	; 0x70
 80047c0:	4803      	ldr	r0, [pc, #12]	; (80047d0 <TS_I2C_Read+0x30>)
 80047c2:	f7ff ff13 	bl	80045ec <I2Cx_ReadMultiple>

  return read_value;
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	20009ff4 	.word	0x20009ff4

080047d4 <LCD_Init>:

/**
 * @brief  Initializes the LCD.
 * @retval LCD state
 */
void LCD_Init(void){
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0

	/* check if FB has a pixel format coherent with PF_565 define */
#ifdef PF_565
	if (hltdc.LayerCfg[0].PixelFormat != LTDC_PIXEL_FORMAT_RGB565) Error("Pixel Format Error: should be RGB565, check MX_LTDC_Init() or undefine PF_565");
 80047d8:	4b0f      	ldr	r3, [pc, #60]	; (8004818 <LCD_Init+0x44>)
 80047da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d002      	beq.n	80047e6 <LCD_Init+0x12>
 80047e0:	480e      	ldr	r0, [pc, #56]	; (800481c <LCD_Init+0x48>)
 80047e2:	f7fe f995 	bl	8002b10 <Error>
#else
	if (hltdc.LayerCfg[0].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) Error("Pixel Format Error: should be RGB888, check MX_LTDC_Init() or define PF_565");
#endif

#ifndef FB_IN_SDRAM
	HAL_LTDC_SetAddress(&hltdc, frameBuf0, 0);
 80047e6:	4b0e      	ldr	r3, [pc, #56]	; (8004820 <LCD_Init+0x4c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2200      	movs	r2, #0
 80047ec:	4619      	mov	r1, r3
 80047ee:	480a      	ldr	r0, [pc, #40]	; (8004818 <LCD_Init+0x44>)
 80047f0:	f006 ffda 	bl	800b7a8 <HAL_LTDC_SetAddress>
#endif

	LCD_DisplayOn();
 80047f4:	f000 f81a 	bl	800482c <LCD_DisplayOn>

	LCD_SetFont(&LCD_DEFAULT_FONT);
 80047f8:	480a      	ldr	r0, [pc, #40]	; (8004824 <LCD_Init+0x50>)
 80047fa:	f000 f87d 	bl	80048f8 <LCD_SetFont>

	LCD_SetBackColor(LCD_COLOR_WHITE);
 80047fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004802:	f000 f861 	bl	80048c8 <LCD_SetBackColor>
	LCD_SetStrokeColor(LCD_COLOR_BLACK);
 8004806:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800480a:	f000 f82d 	bl	8004868 <LCD_SetStrokeColor>
	LCD_SetFillColor(LCD_COLOR_RED);
 800480e:	4806      	ldr	r0, [pc, #24]	; (8004828 <LCD_Init+0x54>)
 8004810:	f000 f842 	bl	8004898 <LCD_SetFillColor>


}
 8004814:	bf00      	nop
 8004816:	bd80      	pop	{r7, pc}
 8004818:	2000a40c 	.word	0x2000a40c
 800481c:	0801b9a0 	.word	0x0801b9a0
 8004820:	20000014 	.word	0x20000014
 8004824:	2000002c 	.word	0x2000002c
 8004828:	ffff0000 	.word	0xffff0000

0800482c <LCD_DisplayOn>:
/**
 * @brief  Enables the display.
 * @retval None
 */
void LCD_DisplayOn(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
	__HAL_LTDC_ENABLE(&hltdc);
 8004830:	4b0a      	ldr	r3, [pc, #40]	; (800485c <LCD_DisplayOn+0x30>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	4b09      	ldr	r3, [pc, #36]	; (800485c <LCD_DisplayOn+0x30>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0201 	orr.w	r2, r2, #1
 800483e:	619a      	str	r2, [r3, #24]
	HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8004840:	2201      	movs	r2, #1
 8004842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004846:	4806      	ldr	r0, [pc, #24]	; (8004860 <LCD_DisplayOn+0x34>)
 8004848:	f004 fb42 	bl	8008ed0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 800484c:	2201      	movs	r2, #1
 800484e:	2108      	movs	r1, #8
 8004850:	4804      	ldr	r0, [pc, #16]	; (8004864 <LCD_DisplayOn+0x38>)
 8004852:	f004 fb3d 	bl	8008ed0 <HAL_GPIO_WritePin>
}
 8004856:	bf00      	nop
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	2000a40c 	.word	0x2000a40c
 8004860:	40022000 	.word	0x40022000
 8004864:	40022800 	.word	0x40022800

08004868 <LCD_SetStrokeColor>:
/**
 * @brief  Sets the LCD stroke (and text) color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void LCD_SetStrokeColor(uint32_t Color8888)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	StrokeColor = Color8888;
 8004870:	4a07      	ldr	r2, [pc, #28]	; (8004890 <LCD_SetStrokeColor+0x28>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6013      	str	r3, [r2, #0]
#ifdef PF_565
	StrokeColor565 = ARGB888ToRGB565(StrokeColor);
 8004876:	4b06      	ldr	r3, [pc, #24]	; (8004890 <LCD_SetStrokeColor+0x28>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 faf4 	bl	8004e68 <ARGB888ToRGB565>
 8004880:	4603      	mov	r3, r0
 8004882:	461a      	mov	r2, r3
 8004884:	4b03      	ldr	r3, [pc, #12]	; (8004894 <LCD_SetStrokeColor+0x2c>)
 8004886:	601a      	str	r2, [r3, #0]
#endif
}
 8004888:	bf00      	nop
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	20000370 	.word	0x20000370
 8004894:	2000037c 	.word	0x2000037c

08004898 <LCD_SetFillColor>:
/**
 * @brief  Sets the LCD fill color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void LCD_SetFillColor(uint32_t Color8888)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
	FillColor = Color8888;
 80048a0:	4a07      	ldr	r2, [pc, #28]	; (80048c0 <LCD_SetFillColor+0x28>)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6013      	str	r3, [r2, #0]
#ifdef PF_565
	FillColor565 = ARGB888ToRGB565(FillColor);
 80048a6:	4b06      	ldr	r3, [pc, #24]	; (80048c0 <LCD_SetFillColor+0x28>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 fadc 	bl	8004e68 <ARGB888ToRGB565>
 80048b0:	4603      	mov	r3, r0
 80048b2:	461a      	mov	r2, r3
 80048b4:	4b03      	ldr	r3, [pc, #12]	; (80048c4 <LCD_SetFillColor+0x2c>)
 80048b6:	601a      	str	r2, [r3, #0]
#endif
}
 80048b8:	bf00      	nop
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	20000374 	.word	0x20000374
 80048c4:	20000380 	.word	0x20000380

080048c8 <LCD_SetBackColor>:
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 * @retval None
 */
void LCD_SetBackColor(uint32_t Color)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
	BackColor = Color;
 80048d0:	4a07      	ldr	r2, [pc, #28]	; (80048f0 <LCD_SetBackColor+0x28>)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6013      	str	r3, [r2, #0]
#ifdef PF_565
	BackColor565 = ARGB888ToRGB565(BackColor);
 80048d6:	4b06      	ldr	r3, [pc, #24]	; (80048f0 <LCD_SetBackColor+0x28>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 fac4 	bl	8004e68 <ARGB888ToRGB565>
 80048e0:	4603      	mov	r3, r0
 80048e2:	461a      	mov	r2, r3
 80048e4:	4b03      	ldr	r3, [pc, #12]	; (80048f4 <LCD_SetBackColor+0x2c>)
 80048e6:	601a      	str	r2, [r3, #0]
#endif
}
 80048e8:	bf00      	nop
 80048ea:	3708      	adds	r7, #8
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	20000378 	.word	0x20000378
 80048f4:	20000384 	.word	0x20000384

080048f8 <LCD_SetFont>:
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 * @retval None
 */
void LCD_SetFont(sFONT *fonts)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
	pFont = fonts;
 8004900:	4a04      	ldr	r2, [pc, #16]	; (8004914 <LCD_SetFont+0x1c>)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6013      	str	r3, [r2, #0]
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	20000388 	.word	0x20000388

08004918 <LCD_DrawPixelColor>:
	__CleanDCache();

}

void LCD_DrawPixelColor(uint16_t Xpos, uint16_t Ypos, uint32_t Color8888)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	603a      	str	r2, [r7, #0]
 8004922:	80fb      	strh	r3, [r7, #6]
 8004924:	460b      	mov	r3, r1
 8004926:	80bb      	strh	r3, [r7, #4]
	LCD_SetStrokeColor(Color8888);
 8004928:	6838      	ldr	r0, [r7, #0]
 800492a:	f7ff ff9d 	bl	8004868 <LCD_SetStrokeColor>
	__DrawPixel(Xpos, Ypos, STROKE_COLOR);
 800492e:	4b0a      	ldr	r3, [pc, #40]	; (8004958 <LCD_DrawPixelColor+0x40>)
 8004930:	6818      	ldr	r0, [r3, #0]
 8004932:	4b0a      	ldr	r3, [pc, #40]	; (800495c <LCD_DrawPixelColor+0x44>)
 8004934:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004936:	88ba      	ldrh	r2, [r7, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	015b      	lsls	r3, r3, #5
 8004940:	461a      	mov	r2, r3
 8004942:	88fb      	ldrh	r3, [r7, #6]
 8004944:	4413      	add	r3, r2
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	440b      	add	r3, r1
 800494a:	b282      	uxth	r2, r0
 800494c:	801a      	strh	r2, [r3, #0]
	__CleanDCache();

}
 800494e:	bf00      	nop
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	2000037c 	.word	0x2000037c
 800495c:	2000a40c 	.word	0x2000a40c

08004960 <LCD_ErasePixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @retval None
 */
void LCD_ErasePixel(uint16_t Xpos, uint16_t Ypos)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	460a      	mov	r2, r1
 800496a:	80fb      	strh	r3, [r7, #6]
 800496c:	4613      	mov	r3, r2
 800496e:	80bb      	strh	r3, [r7, #4]
	__DrawPixel(Xpos, Ypos, BACK_COLOR);
 8004970:	4b0a      	ldr	r3, [pc, #40]	; (800499c <LCD_ErasePixel+0x3c>)
 8004972:	6818      	ldr	r0, [r3, #0]
 8004974:	4b0a      	ldr	r3, [pc, #40]	; (80049a0 <LCD_ErasePixel+0x40>)
 8004976:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004978:	88ba      	ldrh	r2, [r7, #4]
 800497a:	4613      	mov	r3, r2
 800497c:	011b      	lsls	r3, r3, #4
 800497e:	1a9b      	subs	r3, r3, r2
 8004980:	015b      	lsls	r3, r3, #5
 8004982:	461a      	mov	r2, r3
 8004984:	88fb      	ldrh	r3, [r7, #6]
 8004986:	4413      	add	r3, r2
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	440b      	add	r3, r1
 800498c:	b282      	uxth	r2, r0
 800498e:	801a      	strh	r2, [r3, #0]
	__CleanDCache();
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	20000384 	.word	0x20000384
 80049a0:	2000a40c 	.word	0x2000a40c

080049a4 <LCD_Clear>:
/**
 * @brief  Clears the whole LCD, ie fills with background color
 * @retval None
 */
void LCD_Clear()
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af02      	add	r7, sp, #8
	/* Clear the LCD */
	LL_FillBuffer((uint32_t *)(hltdc.LayerCfg[0].FBStartAdress), LCD_SCREEN_WIDTH, LCD_SCREEN_HEIGHT, 0, BackColor);
 80049aa:	4b08      	ldr	r3, [pc, #32]	; (80049cc <LCD_Clear+0x28>)
 80049ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ae:	4618      	mov	r0, r3
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <LCD_Clear+0x2c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	2300      	movs	r3, #0
 80049b8:	f44f 7288 	mov.w	r2, #272	; 0x110
 80049bc:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80049c0:	f000 fa1a 	bl	8004df8 <LL_FillBuffer>
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	2000a40c 	.word	0x2000a40c
 80049d0:	20000378 	.word	0x20000378

080049d4 <LCD_DrawChar>:
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 * @retval None
 */
void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii, const boolean_t isOpaqueBackground)
{
 80049d4:	b590      	push	{r4, r7, lr}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4604      	mov	r4, r0
 80049dc:	4608      	mov	r0, r1
 80049de:	4611      	mov	r1, r2
 80049e0:	461a      	mov	r2, r3
 80049e2:	4623      	mov	r3, r4
 80049e4:	80fb      	strh	r3, [r7, #6]
 80049e6:	4603      	mov	r3, r0
 80049e8:	80bb      	strh	r3, [r7, #4]
 80049ea:	460b      	mov	r3, r1
 80049ec:	70fb      	strb	r3, [r7, #3]
 80049ee:	4613      	mov	r3, r2
 80049f0:	70bb      	strb	r3, [r7, #2]
	DrawChar(Xpos, Ypos, &pFont->table[(Ascii-' ') * pFont->Height * ((pFont->Width + 7) / 8)], isOpaqueBackground);
 80049f2:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <LCD_DrawChar+0x5c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	78fb      	ldrb	r3, [r7, #3]
 80049fa:	3b20      	subs	r3, #32
 80049fc:	490c      	ldr	r1, [pc, #48]	; (8004a30 <LCD_DrawChar+0x5c>)
 80049fe:	6809      	ldr	r1, [r1, #0]
 8004a00:	88c9      	ldrh	r1, [r1, #6]
 8004a02:	fb01 f103 	mul.w	r1, r1, r3
 8004a06:	4b0a      	ldr	r3, [pc, #40]	; (8004a30 <LCD_DrawChar+0x5c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	889b      	ldrh	r3, [r3, #4]
 8004a0c:	3307      	adds	r3, #7
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	da00      	bge.n	8004a14 <LCD_DrawChar+0x40>
 8004a12:	3307      	adds	r3, #7
 8004a14:	10db      	asrs	r3, r3, #3
 8004a16:	fb03 f301 	mul.w	r3, r3, r1
 8004a1a:	441a      	add	r2, r3
 8004a1c:	78bb      	ldrb	r3, [r7, #2]
 8004a1e:	88b9      	ldrh	r1, [r7, #4]
 8004a20:	88f8      	ldrh	r0, [r7, #6]
 8004a22:	f000 f941 	bl	8004ca8 <DrawChar>

}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd90      	pop	{r4, r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	20000388 	.word	0x20000388

08004a34 <LCD_DrawString>:
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 * @retval None
 */
void LCD_DrawString(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Alignment, const boolean_t isOpaqueBackground)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60ba      	str	r2, [r7, #8]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	4603      	mov	r3, r0
 8004a40:	81fb      	strh	r3, [r7, #14]
 8004a42:	460b      	mov	r3, r1
 8004a44:	81bb      	strh	r3, [r7, #12]
 8004a46:	4613      	mov	r3, r2
 8004a48:	71fb      	strb	r3, [r7, #7]
	uint16_t ref_column = 1, i = 0;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	83fb      	strh	r3, [r7, #30]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 8004a52:	2300      	movs	r3, #0
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	2300      	movs	r3, #0
 8004a58:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 8004a5e:	e002      	b.n	8004a66 <LCD_DrawString+0x32>
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	3301      	adds	r3, #1
 8004a64:	61bb      	str	r3, [r7, #24]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	617a      	str	r2, [r7, #20]
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1f6      	bne.n	8004a60 <LCD_DrawString+0x2c>

	/* Characters number per line */
	xsize = (LCD_SCREEN_WIDTH / pFont->Width);
 8004a72:	4b3a      	ldr	r3, [pc, #232]	; (8004b5c <LCD_DrawString+0x128>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	889b      	ldrh	r3, [r3, #4]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8004a7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a82:	613b      	str	r3, [r7, #16]

	switch (Alignment)
 8004a84:	79fb      	ldrb	r3, [r7, #7]
 8004a86:	2b03      	cmp	r3, #3
 8004a88:	d014      	beq.n	8004ab4 <LCD_DrawString+0x80>
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	dc23      	bgt.n	8004ad6 <LCD_DrawString+0xa2>
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d002      	beq.n	8004a98 <LCD_DrawString+0x64>
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d011      	beq.n	8004aba <LCD_DrawString+0x86>
 8004a96:	e01e      	b.n	8004ad6 <LCD_DrawString+0xa2>
	{
	case CENTER_MODE:
	{
		ref_column = Xpos + ((xsize - size)* pFont->Width) / 2;
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	4a2f      	ldr	r2, [pc, #188]	; (8004b5c <LCD_DrawString+0x128>)
 8004aa0:	6812      	ldr	r2, [r2, #0]
 8004aa2:	8892      	ldrh	r2, [r2, #4]
 8004aa4:	fb02 f303 	mul.w	r3, r2, r3
 8004aa8:	085b      	lsrs	r3, r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	89fb      	ldrh	r3, [r7, #14]
 8004aae:	4413      	add	r3, r2
 8004ab0:	83fb      	strh	r3, [r7, #30]
		break;
 8004ab2:	e013      	b.n	8004adc <LCD_DrawString+0xa8>
	}
	case LEFT_MODE:
	{
		ref_column = Xpos;
 8004ab4:	89fb      	ldrh	r3, [r7, #14]
 8004ab6:	83fb      	strh	r3, [r7, #30]
		break;
 8004ab8:	e010      	b.n	8004adc <LCD_DrawString+0xa8>
	}
	case RIGHT_MODE:
	{
		ref_column = - Xpos + ((xsize - size)*pFont->Width);
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	4b26      	ldr	r3, [pc, #152]	; (8004b5c <LCD_DrawString+0x128>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	889b      	ldrh	r3, [r3, #4]
 8004ac8:	fb12 f303 	smulbb	r3, r2, r3
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	89fb      	ldrh	r3, [r7, #14]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	83fb      	strh	r3, [r7, #30]
		break;
 8004ad4:	e002      	b.n	8004adc <LCD_DrawString+0xa8>
	}
	default:
	{
		ref_column = Xpos;
 8004ad6:	89fb      	ldrh	r3, [r7, #14]
 8004ad8:	83fb      	strh	r3, [r7, #30]
		break;
 8004ada:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((ref_column < 1) || (ref_column >= 0x8000))
 8004adc:	8bfb      	ldrh	r3, [r7, #30]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <LCD_DrawString+0xb6>
 8004ae2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	da16      	bge.n	8004b18 <LCD_DrawString+0xe4>
	{
		ref_column = 1;
 8004aea:	2301      	movs	r3, #1
 8004aec:	83fb      	strh	r3, [r7, #30]
	}

	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((LCD_SCREEN_WIDTH - (i*pFont->Width)) & 0xFFFF) >= pFont->Width))
 8004aee:	e013      	b.n	8004b18 <LCD_DrawString+0xe4>
	{
		/* Display one character on LCD */
		LCD_DrawChar(ref_column, Ypos, *Text, isOpaqueBackground);
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	781a      	ldrb	r2, [r3, #0]
 8004af4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004af8:	89b9      	ldrh	r1, [r7, #12]
 8004afa:	8bf8      	ldrh	r0, [r7, #30]
 8004afc:	f7ff ff6a 	bl	80049d4 <LCD_DrawChar>
		/* Decrement the column position by 16 */
		ref_column += pFont->Width;
 8004b00:	4b16      	ldr	r3, [pc, #88]	; (8004b5c <LCD_DrawString+0x128>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	889a      	ldrh	r2, [r3, #4]
 8004b06:	8bfb      	ldrh	r3, [r7, #30]
 8004b08:	4413      	add	r3, r2
 8004b0a:	83fb      	strh	r3, [r7, #30]
		/* Point on the next character */
		Text++;
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	60bb      	str	r3, [r7, #8]
		i++;
 8004b12:	8bbb      	ldrh	r3, [r7, #28]
 8004b14:	3301      	adds	r3, #1
 8004b16:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((LCD_SCREEN_WIDTH - (i*pFont->Width)) & 0xFFFF) >= pFont->Width))
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	8bbb      	ldrh	r3, [r7, #28]
 8004b28:	490c      	ldr	r1, [pc, #48]	; (8004b5c <LCD_DrawString+0x128>)
 8004b2a:	6809      	ldr	r1, [r1, #0]
 8004b2c:	8889      	ldrh	r1, [r1, #4]
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	4908      	ldr	r1, [pc, #32]	; (8004b5c <LCD_DrawString+0x128>)
 8004b3a:	6809      	ldr	r1, [r1, #0]
 8004b3c:	8889      	ldrh	r1, [r1, #4]
 8004b3e:	428b      	cmp	r3, r1
 8004b40:	bfac      	ite	ge
 8004b42:	2301      	movge	r3, #1
 8004b44:	2300      	movlt	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	4013      	ands	r3, r2
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1cf      	bne.n	8004af0 <LCD_DrawString+0xbc>
	}
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	3720      	adds	r7, #32
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	20000388 	.word	0x20000388

08004b60 <LCD_DrawRect>:
 * @param  Width: Rectangle width
 * @param  Height: Rectangle height
 * @retval None
 */
void LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004b60:	b590      	push	{r4, r7, lr}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	4604      	mov	r4, r0
 8004b68:	4608      	mov	r0, r1
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4623      	mov	r3, r4
 8004b70:	80fb      	strh	r3, [r7, #6]
 8004b72:	4603      	mov	r3, r0
 8004b74:	80bb      	strh	r3, [r7, #4]
 8004b76:	460b      	mov	r3, r1
 8004b78:	807b      	strh	r3, [r7, #2]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	803b      	strh	r3, [r7, #0]

	/* Draw horizontal lines */
	LL_FillBuffer((uint32_t *)__GetAddress(Xpos, Ypos), Width, 1, 0, StrokeColor);
 8004b7e:	4b2f      	ldr	r3, [pc, #188]	; (8004c3c <LCD_DrawRect+0xdc>)
 8004b80:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004b82:	88ba      	ldrh	r2, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	015b      	lsls	r3, r3, #5
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	88fb      	ldrh	r3, [r7, #6]
 8004b90:	4413      	add	r3, r2
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	440b      	add	r3, r1
 8004b96:	4618      	mov	r0, r3
 8004b98:	8879      	ldrh	r1, [r7, #2]
 8004b9a:	4b29      	ldr	r3, [pc, #164]	; (8004c40 <LCD_DrawRect+0xe0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f000 f928 	bl	8004df8 <LL_FillBuffer>
	LL_FillBuffer((uint32_t *)__GetAddress(Xpos, (Ypos+Height)), Width, 1, 0, StrokeColor);
 8004ba8:	4b24      	ldr	r3, [pc, #144]	; (8004c3c <LCD_DrawRect+0xdc>)
 8004baa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004bac:	88ba      	ldrh	r2, [r7, #4]
 8004bae:	883b      	ldrh	r3, [r7, #0]
 8004bb0:	441a      	add	r2, r3
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	015b      	lsls	r3, r3, #5
 8004bba:	461a      	mov	r2, r3
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	440b      	add	r3, r1
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	8879      	ldrh	r1, [r7, #2]
 8004bc8:	4b1d      	ldr	r3, [pc, #116]	; (8004c40 <LCD_DrawRect+0xe0>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f000 f911 	bl	8004df8 <LL_FillBuffer>

	/* Draw vertical lines */
	LL_FillBuffer((uint32_t *)__GetAddress(Xpos, Ypos), 1, Height, (LCD_SCREEN_WIDTH - 1), StrokeColor);
 8004bd6:	4b19      	ldr	r3, [pc, #100]	; (8004c3c <LCD_DrawRect+0xdc>)
 8004bd8:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004bda:	88ba      	ldrh	r2, [r7, #4]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	1a9b      	subs	r3, r3, r2
 8004be2:	015b      	lsls	r3, r3, #5
 8004be4:	461a      	mov	r2, r3
 8004be6:	88fb      	ldrh	r3, [r7, #6]
 8004be8:	4413      	add	r3, r2
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	440b      	add	r3, r1
 8004bee:	4618      	mov	r0, r3
 8004bf0:	883a      	ldrh	r2, [r7, #0]
 8004bf2:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <LCD_DrawRect+0xe0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	f240 13df 	movw	r3, #479	; 0x1df
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	f000 f8fb 	bl	8004df8 <LL_FillBuffer>
	LL_FillBuffer((uint32_t *)__GetAddress((Xpos+Width), Ypos), 1, Height, (LCD_SCREEN_WIDTH - 1), StrokeColor);
 8004c02:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <LCD_DrawRect+0xdc>)
 8004c04:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004c06:	88ba      	ldrh	r2, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	015b      	lsls	r3, r3, #5
 8004c10:	4618      	mov	r0, r3
 8004c12:	88fa      	ldrh	r2, [r7, #6]
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	4413      	add	r3, r2
 8004c18:	4403      	add	r3, r0
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	440b      	add	r3, r1
 8004c1e:	4618      	mov	r0, r3
 8004c20:	883a      	ldrh	r2, [r7, #0]
 8004c22:	4b07      	ldr	r3, [pc, #28]	; (8004c40 <LCD_DrawRect+0xe0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	f240 13df 	movw	r3, #479	; 0x1df
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	f000 f8e3 	bl	8004df8 <LL_FillBuffer>

	__CleanDCache();
}
 8004c32:	bf00      	nop
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd90      	pop	{r4, r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	2000a40c 	.word	0x2000a40c
 8004c40:	20000370 	.word	0x20000370

08004c44 <LCD_FillRect>:
 * @param  Width: Rectangle width
 * @param  Height: Rectangle height
 * @retval None
 */
void LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004c44:	b590      	push	{r4, r7, lr}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	4611      	mov	r1, r2
 8004c50:	461a      	mov	r2, r3
 8004c52:	4623      	mov	r3, r4
 8004c54:	80fb      	strh	r3, [r7, #6]
 8004c56:	4603      	mov	r3, r0
 8004c58:	80bb      	strh	r3, [r7, #4]
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	807b      	strh	r3, [r7, #2]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	803b      	strh	r3, [r7, #0]
	uint32_t  x_address = __GetAddress(Xpos, Ypos);
 8004c62:	4b0f      	ldr	r3, [pc, #60]	; (8004ca0 <LCD_FillRect+0x5c>)
 8004c64:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004c66:	88ba      	ldrh	r2, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	011b      	lsls	r3, r3, #4
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	015b      	lsls	r3, r3, #5
 8004c70:	461a      	mov	r2, r3
 8004c72:	88fb      	ldrh	r3, [r7, #6]
 8004c74:	4413      	add	r3, r2
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	440b      	add	r3, r1
 8004c7a:	60fb      	str	r3, [r7, #12]

	/* Fill the rectangle */
	LL_FillBuffer((uint32_t *)x_address, Width, Height, (LCD_SCREEN_WIDTH - Width), FillColor);
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	8879      	ldrh	r1, [r7, #2]
 8004c80:	883a      	ldrh	r2, [r7, #0]
 8004c82:	887b      	ldrh	r3, [r7, #2]
 8004c84:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 8004c88:	461c      	mov	r4, r3
 8004c8a:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <LCD_FillRect+0x60>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	4623      	mov	r3, r4
 8004c92:	f000 f8b1 	bl	8004df8 <LL_FillBuffer>
}
 8004c96:	bf00      	nop
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd90      	pop	{r4, r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2000a40c 	.word	0x2000a40c
 8004ca4:	20000374 	.word	0x20000374

08004ca8 <DrawChar>:
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 * @retval None
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c, const boolean_t isOpaqueBackground)
{
 8004ca8:	b590      	push	{r4, r7, lr}
 8004caa:	b08b      	sub	sp, #44	; 0x2c
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60ba      	str	r2, [r7, #8]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	81fb      	strh	r3, [r7, #14]
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	81bb      	strh	r3, [r7, #12]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	71fb      	strb	r3, [r7, #7]
	uint32_t i = 0, j = 0;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	623b      	str	r3, [r7, #32]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = pFont->Height;
 8004cc6:	4b49      	ldr	r3, [pc, #292]	; (8004dec <DrawChar+0x144>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	88db      	ldrh	r3, [r3, #6]
 8004ccc:	837b      	strh	r3, [r7, #26]
	width  = pFont->Width;
 8004cce:	4b47      	ldr	r3, [pc, #284]	; (8004dec <DrawChar+0x144>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	889b      	ldrh	r3, [r3, #4]
 8004cd4:	833b      	strh	r3, [r7, #24]

	offset =  8 *((width + 7)/8) -  width ;
 8004cd6:	8b3b      	ldrh	r3, [r7, #24]
 8004cd8:	3307      	adds	r3, #7
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	da00      	bge.n	8004ce0 <DrawChar+0x38>
 8004cde:	3307      	adds	r3, #7
 8004ce0:	10db      	asrs	r3, r3, #3
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	00db      	lsls	r3, r3, #3
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	8b3b      	ldrh	r3, [r7, #24]
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	75fb      	strb	r3, [r7, #23]

	for(i = 0; i < height; i++)
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8004cf4:	e070      	b.n	8004dd8 <DrawChar+0x130>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8004cf6:	8b3b      	ldrh	r3, [r7, #24]
 8004cf8:	3307      	adds	r3, #7
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	da00      	bge.n	8004d00 <DrawChar+0x58>
 8004cfe:	3307      	adds	r3, #7
 8004d00:	10db      	asrs	r3, r3, #3
 8004d02:	461a      	mov	r2, r3
 8004d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d06:	fb03 f302 	mul.w	r3, r3, r2
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]

		switch(((width + 7)/8))
 8004d10:	8b3b      	ldrh	r3, [r7, #24]
 8004d12:	3307      	adds	r3, #7
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	da00      	bge.n	8004d1a <DrawChar+0x72>
 8004d18:	3307      	adds	r3, #7
 8004d1a:	10db      	asrs	r3, r3, #3
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d002      	beq.n	8004d26 <DrawChar+0x7e>
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d004      	beq.n	8004d2e <DrawChar+0x86>
 8004d24:	e00c      	b.n	8004d40 <DrawChar+0x98>
		{

		case 1:
			line =  pchar[0];
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	61fb      	str	r3, [r7, #28]
			break;
 8004d2c:	e016      	b.n	8004d5c <DrawChar+0xb4>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	021b      	lsls	r3, r3, #8
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	3201      	adds	r2, #1
 8004d38:	7812      	ldrb	r2, [r2, #0]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	61fb      	str	r3, [r7, #28]
			break;
 8004d3e:	e00d      	b.n	8004d5c <DrawChar+0xb4>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	041a      	lsls	r2, r3, #16
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	3202      	adds	r2, #2
 8004d54:	7812      	ldrb	r2, [r2, #0]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	61fb      	str	r3, [r7, #28]
			break;
 8004d5a:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	623b      	str	r3, [r7, #32]
 8004d60:	e030      	b.n	8004dc4 <DrawChar+0x11c>
		{
			if(line & (1 << (width- j + offset- 1)))
 8004d62:	8b3a      	ldrh	r2, [r7, #24]
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	1ad2      	subs	r2, r2, r3
 8004d68:	7dfb      	ldrb	r3, [r7, #23]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	2201      	movs	r2, #1
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d012      	beq.n	8004da4 <DrawChar+0xfc>
			{
				__DrawPixel((Xpos + j), Ypos, STROKE_COLOR);
 8004d7e:	4b1c      	ldr	r3, [pc, #112]	; (8004df0 <DrawChar+0x148>)
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	4b1c      	ldr	r3, [pc, #112]	; (8004df4 <DrawChar+0x14c>)
 8004d84:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004d86:	89ba      	ldrh	r2, [r7, #12]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	011b      	lsls	r3, r3, #4
 8004d8c:	1a9b      	subs	r3, r3, r2
 8004d8e:	015b      	lsls	r3, r3, #5
 8004d90:	461c      	mov	r4, r3
 8004d92:	89fa      	ldrh	r2, [r7, #14]
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	4413      	add	r3, r2
 8004d98:	4423      	add	r3, r4
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	440b      	add	r3, r1
 8004d9e:	b282      	uxth	r2, r0
 8004da0:	801a      	strh	r2, [r3, #0]
 8004da2:	e00c      	b.n	8004dbe <DrawChar+0x116>
			}
			else
			{
				if (isOpaqueBackground == true) LCD_ErasePixel((Xpos + j), Ypos);
 8004da4:	79fb      	ldrb	r3, [r7, #7]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d109      	bne.n	8004dbe <DrawChar+0x116>
 8004daa:	6a3b      	ldr	r3, [r7, #32]
 8004dac:	b29a      	uxth	r2, r3
 8004dae:	89fb      	ldrh	r3, [r7, #14]
 8004db0:	4413      	add	r3, r2
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	89ba      	ldrh	r2, [r7, #12]
 8004db6:	4611      	mov	r1, r2
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7ff fdd1 	bl	8004960 <LCD_ErasePixel>
		for (j = 0; j < width; j++)
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	623b      	str	r3, [r7, #32]
 8004dc4:	8b3b      	ldrh	r3, [r7, #24]
 8004dc6:	6a3a      	ldr	r2, [r7, #32]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d3ca      	bcc.n	8004d62 <DrawChar+0xba>
			}
		}
		Ypos++;
 8004dcc:	89bb      	ldrh	r3, [r7, #12]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	81bb      	strh	r3, [r7, #12]
	for(i = 0; i < height; i++)
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd8:	8b7b      	ldrh	r3, [r7, #26]
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d38a      	bcc.n	8004cf6 <DrawChar+0x4e>
	}

	__CleanDCache();
}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	372c      	adds	r7, #44	; 0x2c
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd90      	pop	{r4, r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000388 	.word	0x20000388
 8004df0:	2000037c 	.word	0x2000037c
 8004df4:	2000a40c 	.word	0x2000a40c

08004df8 <LL_FillBuffer>:
 * @param  OffLine: Offset
 * @param  withColor: fill color in ARGB888 format (even if FB may use RGB565)
 * @retval None
 */
static void LL_FillBuffer(void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t withColor)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af02      	add	r7, sp, #8
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d.Init.Mode         = DMA2D_R2M;
 8004e06:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e08:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004e0c:	605a      	str	r2, [r3, #4]
#ifdef PF_565
	/* RGB565 "output" format */
	hdma2d.Init.ColorMode    = DMA2D_RGB565;
 8004e0e:	4b14      	ldr	r3, [pc, #80]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e10:	2202      	movs	r2, #2
 8004e12:	609a      	str	r2, [r3, #8]
#else
	/* ARGB8888 "output" format */
	hdma2d.Init.ColorMode    = DMA2D_ARGB8888;
#endif
	hdma2d.Init.OutputOffset = OffLine;
 8004e14:	4a12      	ldr	r2, [pc, #72]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	60d3      	str	r3, [r2, #12]

	hdma2d.Instance = DMA2D;
 8004e1a:	4b11      	ldr	r3, [pc, #68]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e1c:	4a11      	ldr	r2, [pc, #68]	; (8004e64 <LL_FillBuffer+0x6c>)
 8004e1e:	601a      	str	r2, [r3, #0]

	/* DMA2D Initialization */
	if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 8004e20:	480f      	ldr	r0, [pc, #60]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e22:	f003 f9e9 	bl	80081f8 <HAL_DMA2D_Init>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d115      	bne.n	8004e58 <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d, 0) == HAL_OK)
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	480c      	ldr	r0, [pc, #48]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e30:	f003 fc50 	bl	80086d4 <HAL_DMA2D_ConfigLayer>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10e      	bne.n	8004e58 <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d, withColor, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	69b9      	ldr	r1, [r7, #24]
 8004e44:	4806      	ldr	r0, [pc, #24]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e46:	f003 fa21 	bl	800828c <HAL_DMA2D_Start>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d103      	bne.n	8004e58 <LL_FillBuffer+0x60>
			{
				/* Polling For DMA transfer */
				HAL_DMA2D_PollForTransfer(&hdma2d, 10); // TODO : adapt to to CMSIS-RTOS
 8004e50:	210a      	movs	r1, #10
 8004e52:	4803      	ldr	r0, [pc, #12]	; (8004e60 <LL_FillBuffer+0x68>)
 8004e54:	f003 fa45 	bl	80082e2 <HAL_DMA2D_PollForTransfer>
			}
		}
	}
}
 8004e58:	bf00      	nop
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	2000a720 	.word	0x2000a720
 8004e64:	4002b000 	.word	0x4002b000

08004e68 <ARGB888ToRGB565>:

/**
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
static uint16_t ARGB888ToRGB565(uint32_t RGB_Code)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
	uint8_t red   = (RGB_Code & 0x00FF0000) >> 16;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	0c1b      	lsrs	r3, r3, #16
 8004e74:	75fb      	strb	r3, [r7, #23]
	uint8_t green = (RGB_Code & 0x0000FF00) >> 8;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	0a1b      	lsrs	r3, r3, #8
 8004e7a:	75bb      	strb	r3, [r7, #22]
	uint8_t blue  = (RGB_Code & 0x000000FF);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	757b      	strb	r3, [r7, #21]

	uint16_t b = (blue >> 3) & 0x1f; // 5 bits
 8004e80:	7d7b      	ldrb	r3, [r7, #21]
 8004e82:	08db      	lsrs	r3, r3, #3
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	f003 031f 	and.w	r3, r3, #31
 8004e8c:	827b      	strh	r3, [r7, #18]
	uint16_t g = ((green >> 2) & 0x3f) << 5; // 6 bits
 8004e8e:	7dbb      	ldrb	r3, [r7, #22]
 8004e90:	089b      	lsrs	r3, r3, #2
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	015b      	lsls	r3, r3, #5
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8004e9c:	823b      	strh	r3, [r7, #16]
	uint16_t r = ((red >> 3) & 0x1f) << 11; // 5 bits
 8004e9e:	7dfb      	ldrb	r3, [r7, #23]
 8004ea0:	08db      	lsrs	r3, r3, #3
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	02db      	lsls	r3, r3, #11
 8004ea6:	81fb      	strh	r3, [r7, #14]

	return (uint16_t) (r | g | b);
 8004ea8:	89fa      	ldrh	r2, [r7, #14]
 8004eaa:	8a3b      	ldrh	r3, [r7, #16]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	8a7b      	ldrh	r3, [r7, #18]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	b29b      	uxth	r3, r3
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
	...

08004ec4 <DISCO_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t DISCO_QSPI_EnableMemoryMappedMode(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b090      	sub	sp, #64	; 0x40
 8004ec8:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      s_command;
  QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;

  /* Configure the command for the read instruction */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004eca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ece:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8004ed0:	23eb      	movs	r3, #235	; 0xeb
 8004ed2:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8004ed4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004ed8:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8004eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ede:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8004ee4:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8004ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8004eea:	230a      	movs	r3, #10
 8004eec:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8004efa:	2300      	movs	r3, #0
 8004efc:	607b      	str	r3, [r7, #4]
  s_mem_mapped_cfg.TimeOutPeriod     = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	603b      	str	r3, [r7, #0]

  if (HAL_QSPI_MemoryMapped(&hqspi, &s_command, &s_mem_mapped_cfg) != HAL_OK)
 8004f02:	463a      	mov	r2, r7
 8004f04:	f107 0308 	add.w	r3, r7, #8
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4806      	ldr	r0, [pc, #24]	; (8004f24 <DISCO_QSPI_EnableMemoryMappedMode+0x60>)
 8004f0c:	f007 fac6 	bl	800c49c <HAL_QSPI_MemoryMapped>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <DISCO_QSPI_EnableMemoryMappedMode+0x56>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <DISCO_QSPI_EnableMemoryMappedMode+0x58>
  }

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3740      	adds	r7, #64	; 0x40
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	2000a82c 	.word	0x2000a82c

08004f28 <DISCO_QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
uint8_t DISCO_QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b090      	sub	sp, #64	; 0x40
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f34:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = RESET_ENABLE_CMD;
 8004f36:	2366      	movs	r3, #102	; 0x66
 8004f38:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 8004f42:	2300      	movs	r3, #0
 8004f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 8004f46:	2300      	movs	r3, #0
 8004f48:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004f52:	2300      	movs	r3, #0
 8004f54:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004f56:	f107 0308 	add.w	r3, r7, #8
 8004f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f5e:	4619      	mov	r1, r3
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f007 f88d 	bl	800c080 <HAL_QSPI_Command>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <DISCO_QSPI_ResetMemory+0x48>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e019      	b.n	8004fa4 <DISCO_QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  s_command.Instruction = RESET_MEMORY_CMD;
 8004f70:	2399      	movs	r3, #153	; 0x99
 8004f72:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004f74:	f107 0308 	add.w	r3, r7, #8
 8004f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f007 f87e 	bl	800c080 <HAL_QSPI_Command>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <DISCO_QSPI_ResetMemory+0x66>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e00a      	b.n	8004fa4 <DISCO_QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004f8e:	f241 3188 	movw	r1, #5000	; 0x1388
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 f8c7 	bl	8005126 <QSPI_AutoPollingMemReady>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <DISCO_QSPI_ResetMemory+0x7a>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <DISCO_QSPI_ResetMemory+0x7c>
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3740      	adds	r7, #64	; 0x40
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <DISCO_QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
uint8_t DISCO_QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b094      	sub	sp, #80	; 0x50
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004fb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fb8:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = READ_VOL_CFG_REG_CMD;
 8004fba:	2385      	movs	r3, #133	; 0x85
 8004fbc:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_1_LINE;
 8004fc6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fca:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 1;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004fe0:	f107 0310 	add.w	r3, r7, #16
 8004fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fe8:	4619      	mov	r1, r3
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f007 f848 	bl	800c080 <HAL_QSPI_Command>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <DISCO_QSPI_DummyCyclesCfg+0x4e>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e048      	b.n	800508c <DISCO_QSPI_DummyCyclesCfg+0xe0>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004ffa:	f107 030f 	add.w	r3, r7, #15
 8004ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005002:	4619      	mov	r1, r3
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f007 f930 	bl	800c26a <HAL_QSPI_Receive>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <DISCO_QSPI_DummyCyclesCfg+0x68>
  {
    return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	e03b      	b.n	800508c <DISCO_QSPI_DummyCyclesCfg+0xe0>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f83d 	bl	8005094 <QSPI_WriteEnable>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <DISCO_QSPI_DummyCyclesCfg+0x78>
  {
    return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e033      	b.n	800508c <DISCO_QSPI_DummyCyclesCfg+0xe0>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  s_command.Instruction = WRITE_VOL_CFG_REG_CMD;
 8005024:	2381      	movs	r3, #129	; 0x81
 8005026:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	b25b      	sxtb	r3, r3
 800502c:	f003 030f 	and.w	r3, r3, #15
 8005030:	b25a      	sxtb	r2, r3
 8005032:	23f0      	movs	r3, #240	; 0xf0
 8005034:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005038:	fa93 f3a3 	rbit	r3, r3
 800503c:	64bb      	str	r3, [r7, #72]	; 0x48
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800503e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005040:	fab3 f383 	clz	r3, r3
 8005044:	b2db      	uxtb	r3, r3
 8005046:	4619      	mov	r1, r3
 8005048:	230a      	movs	r3, #10
 800504a:	408b      	lsls	r3, r1
 800504c:	b25b      	sxtb	r3, r3
 800504e:	4313      	orrs	r3, r2
 8005050:	b25b      	sxtb	r3, r3
 8005052:	b2db      	uxtb	r3, r3
 8005054:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005056:	f107 0310 	add.w	r3, r7, #16
 800505a:	f241 3288 	movw	r2, #5000	; 0x1388
 800505e:	4619      	mov	r1, r3
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f007 f80d 	bl	800c080 <HAL_QSPI_Command>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <DISCO_QSPI_DummyCyclesCfg+0xc4>
  {
    return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e00d      	b.n	800508c <DISCO_QSPI_DummyCyclesCfg+0xe0>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005070:	f107 030f 	add.w	r3, r7, #15
 8005074:	f241 3288 	movw	r2, #5000	; 0x1388
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f007 f85e 	bl	800c13c <HAL_QSPI_Transmit>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <DISCO_QSPI_DummyCyclesCfg+0xde>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e000      	b.n	800508c <DISCO_QSPI_DummyCyclesCfg+0xe0>
  }

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3750      	adds	r7, #80	; 0x50
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b096      	sub	sp, #88	; 0x58
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800509c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050a0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = WRITE_ENABLE_CMD;
 80050a2:	2306      	movs	r3, #6
 80050a4:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80050a6:	2300      	movs	r3, #0
 80050a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80050aa:	2300      	movs	r3, #0
 80050ac:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80050b6:	2300      	movs	r3, #0
 80050b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80050ba:	2300      	movs	r3, #0
 80050bc:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80050be:	2300      	movs	r3, #0
 80050c0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80050c2:	f107 0320 	add.w	r3, r7, #32
 80050c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ca:	4619      	mov	r1, r3
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f006 ffd7 	bl	800c080 <HAL_QSPI_Command>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <QSPI_WriteEnable+0x48>
  {
    return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e020      	b.n	800511e <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = N25Q128A_SR_WREN;
 80050dc:	2302      	movs	r3, #2
 80050de:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = N25Q128A_SR_WREN;
 80050e0:	2302      	movs	r3, #2
 80050e2:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 80050e8:	2301      	movs	r3, #1
 80050ea:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 80050ec:	2310      	movs	r3, #16
 80050ee:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80050f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80050f4:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = READ_STATUS_REG_CMD;
 80050f6:	2305      	movs	r3, #5
 80050f8:	623b      	str	r3, [r7, #32]
  s_command.DataMode       = QSPI_DATA_1_LINE;
 80050fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050fe:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005100:	f107 0208 	add.w	r2, r7, #8
 8005104:	f107 0120 	add.w	r1, r7, #32
 8005108:	f241 3388 	movw	r3, #5000	; 0x1388
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f007 f94e 	bl	800c3ae <HAL_QSPI_AutoPolling>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <QSPI_WriteEnable+0x88>
  {
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e000      	b.n	800511e <QSPI_WriteEnable+0x8a>
  }

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3758      	adds	r7, #88	; 0x58
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b096      	sub	sp, #88	; 0x58
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8005130:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005134:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8005136:	2305      	movs	r3, #5
 8005138:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800513a:	2300      	movs	r3, #0
 800513c:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800513e:	2300      	movs	r3, #0
 8005140:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_1_LINE;
 8005142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005146:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8005148:	2300      	movs	r3, #0
 800514a:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800514c:	2300      	movs	r3, #0
 800514e:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8005150:	2300      	movs	r3, #0
 8005152:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005154:	2300      	movs	r3, #0
 8005156:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 8005158:	2300      	movs	r3, #0
 800515a:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = N25Q128A_SR_WIP;
 800515c:	2301      	movs	r3, #1
 800515e:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8005160:	2300      	movs	r3, #0
 8005162:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8005164:	2301      	movs	r3, #1
 8005166:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8005168:	2310      	movs	r3, #16
 800516a:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800516c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005170:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout) != HAL_OK)
 8005172:	f107 0208 	add.w	r2, r7, #8
 8005176:	f107 0120 	add.w	r1, r7, #32
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f007 f916 	bl	800c3ae <HAL_QSPI_AutoPolling>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <QSPI_AutoPollingMemReady+0x66>
  {
    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e000      	b.n	800518e <QSPI_AutoPollingMemReady+0x68>
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3758      	adds	r7, #88	; 0x58
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
	...

08005198 <start_Audio_Processing>:
 * @param AudioFreq I2S_AUDIOFREQ_16K, I2S_AUDIOFREQ_48K, etc (48kHz frequency group)
 *
 * @retval AUDIO_OK if correct communication, else wrong communication
 */
void start_Audio_Processing(int16_t *buf_output, int16_t *buf_input,
		uint32_t audio_dma_buf_size, uint16_t InputDevice, uint32_t AudioFreq) {
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	807b      	strh	r3, [r7, #2]

	if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1)
 80051a6:	887b      	ldrh	r3, [r7, #2]
 80051a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051ac:	d005      	beq.n	80051ba <start_Audio_Processing+0x22>
			&& (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 80051ae:	887b      	ldrh	r3, [r7, #2]
 80051b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051b4:	d001      	beq.n	80051ba <start_Audio_Processing+0x22>
		Error_Handler();
 80051b6:	f7fd fcfd 	bl	8002bb4 <Error_Handler>

	__HAL_RCC_SAI2_CLK_ENABLE();// bug fix syd: was not called in stm32f7xx_hal_msp.c (pb with static variable SAI2_client)
 80051ba:	4b24      	ldr	r3, [pc, #144]	; (800524c <start_Audio_Processing+0xb4>)
 80051bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051be:	4a23      	ldr	r2, [pc, #140]	; (800524c <start_Audio_Processing+0xb4>)
 80051c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051c4:	6453      	str	r3, [r2, #68]	; 0x44
 80051c6:	4b21      	ldr	r3, [pc, #132]	; (800524c <start_Audio_Processing+0xb4>)
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	697b      	ldr	r3, [r7, #20]

	//  Initialize WM8994 CODEC

	if (wm8994_ReadID(AUDIO_I2C_ADDRESS) != WM8994_ID) Error_Handler();
 80051d2:	2034      	movs	r0, #52	; 0x34
 80051d4:	f001 fb7a 	bl	80068cc <wm8994_ReadID>
 80051d8:	4603      	mov	r3, r0
 80051da:	f648 1294 	movw	r2, #35220	; 0x8994
 80051de:	4293      	cmp	r3, r2
 80051e0:	d001      	beq.n	80051e6 <start_Audio_Processing+0x4e>
 80051e2:	f7fd fce7 	bl	8002bb4 <Error_Handler>
	/* Reset the Codec Registers */
	wm8994_Reset(AUDIO_I2C_ADDRESS);
 80051e6:	2034      	movs	r0, #52	; 0x34
 80051e8:	f001 fcf2 	bl	8006bd0 <wm8994_Reset>
	/* Initialize the codec internal registers */
	wm8994_Init(AUDIO_I2C_ADDRESS, InputDevice | OUTPUT_DEVICE_HEADPHONE, 100, AudioFreq);
 80051ec:	887b      	ldrh	r3, [r7, #2]
 80051ee:	f043 0302 	orr.w	r3, r3, #2
 80051f2:	b299      	uxth	r1, r3
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	2264      	movs	r2, #100	; 0x64
 80051f8:	2034      	movs	r0, #52	; 0x34
 80051fa:	f000 fcad 	bl	8005b58 <wm8994_Init>
	/* set lower initial volume for Line In */
	if (InputDevice == INPUT_DEVICE_INPUT_LINE_1)
 80051fe:	887b      	ldrh	r3, [r7, #2]
 8005200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005204:	d104      	bne.n	8005210 <start_Audio_Processing+0x78>
		wm8994_SetVolume(AUDIO_I2C_ADDRESS, 75);
 8005206:	214b      	movs	r1, #75	; 0x4b
 8005208:	2034      	movs	r0, #52	; 0x34
 800520a:	f001 fb6f 	bl	80068ec <wm8994_SetVolume>
 800520e:	e007      	b.n	8005220 <start_Audio_Processing+0x88>
	else if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8005210:	887b      	ldrh	r3, [r7, #2]
 8005212:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005216:	d103      	bne.n	8005220 <start_Audio_Processing+0x88>
		wm8994_SetVolume(AUDIO_I2C_ADDRESS, 200);
 8005218:	21c8      	movs	r1, #200	; 0xc8
 800521a:	2034      	movs	r0, #52	; 0x34
 800521c:	f001 fb66 	bl	80068ec <wm8994_SetVolume>
	// unmute CODEC output
	wm8994_SetMute(AUDIO_I2C_ADDRESS, AUDIO_MUTE_OFF);
 8005220:	2100      	movs	r1, #0
 8005222:	2034      	movs	r0, #52	; 0x34
 8005224:	f001 fc86 	bl	8006b34 <wm8994_SetMute>

	//  Start DMA transfers

	/* Start Recording */
	HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t*) buf_input, audio_dma_buf_size);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	b29b      	uxth	r3, r3
 800522c:	461a      	mov	r2, r3
 800522e:	68b9      	ldr	r1, [r7, #8]
 8005230:	4807      	ldr	r0, [pc, #28]	; (8005250 <start_Audio_Processing+0xb8>)
 8005232:	f009 fc93 	bl	800eb5c <HAL_SAI_Receive_DMA>
	/* Start Playback */
	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*) buf_output, audio_dma_buf_size);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	b29b      	uxth	r3, r3
 800523a:	461a      	mov	r2, r3
 800523c:	68f9      	ldr	r1, [r7, #12]
 800523e:	4805      	ldr	r0, [pc, #20]	; (8005254 <start_Audio_Processing+0xbc>)
 8005240:	f009 fbdc 	bl	800e9fc <HAL_SAI_Transmit_DMA>

}
 8005244:	bf00      	nop
 8005246:	3718      	adds	r7, #24
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40023800 	.word	0x40023800
 8005250:	20009f6c 	.word	0x20009f6c
 8005254:	2000a198 	.word	0x2000a198

08005258 <HAL_SAI_TxCpltCallback>:

/*------------------------------------------------------------------------------
 SAI DMA Callbacks
 ----------------------------------------------------------------------------*/

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai) {
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai) {
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <HAL_SAI_ErrorCallback>:

void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai) {
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]

	if (hsai == &hsai_BlockA2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a09      	ldr	r2, [pc, #36]	; (80052b0 <HAL_SAI_ErrorCallback+0x30>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d103      	bne.n	8005298 <HAL_SAI_ErrorCallback+0x18>
		printf("DMA Out error\n");
 8005290:	4808      	ldr	r0, [pc, #32]	; (80052b4 <HAL_SAI_ErrorCallback+0x34>)
 8005292:	f015 fa27 	bl	801a6e4 <puts>
	else if (hsai == &hsai_BlockB2)
		printf("DMA In error\n");
}
 8005296:	e006      	b.n	80052a6 <HAL_SAI_ErrorCallback+0x26>
	else if (hsai == &hsai_BlockB2)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a07      	ldr	r2, [pc, #28]	; (80052b8 <HAL_SAI_ErrorCallback+0x38>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d102      	bne.n	80052a6 <HAL_SAI_ErrorCallback+0x26>
		printf("DMA In error\n");
 80052a0:	4806      	ldr	r0, [pc, #24]	; (80052bc <HAL_SAI_ErrorCallback+0x3c>)
 80052a2:	f015 fa1f 	bl	801a6e4 <puts>
}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	2000a198 	.word	0x2000a198
 80052b4:	0801b9f0 	.word	0x0801b9f0
 80052b8:	20009f6c 	.word	0x20009f6c
 80052bc:	0801ba00 	.word	0x0801ba00

080052c0 <DISCO_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value
  * @retval None
  */
void DISCO_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80052cc:	4b2a      	ldr	r3, [pc, #168]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052ce:	2201      	movs	r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80052d2:	4b29      	ldr	r3, [pc, #164]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052d4:	2210      	movs	r2, #16
 80052d6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80052d8:	4b27      	ldr	r3, [pc, #156]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052da:	2201      	movs	r2, #1
 80052dc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80052de:	4b26      	ldr	r3, [pc, #152]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80052e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052e8:	4923      	ldr	r1, [pc, #140]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052ea:	4824      	ldr	r0, [pc, #144]	; (800537c <DISCO_SDRAM_Initialization_sequence+0xbc>)
 80052ec:	f00a feb3 	bl	8010056 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80052f0:	2001      	movs	r0, #1
 80052f2:	f001 fcfb 	bl	8006cec <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80052f6:	4b20      	ldr	r3, [pc, #128]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052f8:	2202      	movs	r2, #2
 80052fa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80052fc:	4b1e      	ldr	r3, [pc, #120]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 80052fe:	2210      	movs	r2, #16
 8005300:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005302:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005304:	2201      	movs	r2, #1
 8005306:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8005308:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 800530a:	2200      	movs	r2, #0
 800530c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800530e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005312:	4919      	ldr	r1, [pc, #100]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005314:	4819      	ldr	r0, [pc, #100]	; (800537c <DISCO_SDRAM_Initialization_sequence+0xbc>)
 8005316:	f00a fe9e 	bl	8010056 <HAL_SDRAM_SendCommand>

  /* Step 4: Configure an Auto Refresh command */
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800531a:	4b17      	ldr	r3, [pc, #92]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 800531c:	2203      	movs	r2, #3
 800531e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005320:	4b15      	ldr	r3, [pc, #84]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005322:	2210      	movs	r2, #16
 8005324:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8005326:	4b14      	ldr	r3, [pc, #80]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005328:	2208      	movs	r2, #8
 800532a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800532c:	4b12      	ldr	r3, [pc, #72]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 800532e:	2200      	movs	r2, #0
 8005330:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8005332:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005336:	4910      	ldr	r1, [pc, #64]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005338:	4810      	ldr	r0, [pc, #64]	; (800537c <DISCO_SDRAM_Initialization_sequence+0xbc>)
 800533a:	f00a fe8c 	bl	8010056 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800533e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8005342:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8005344:	4b0c      	ldr	r3, [pc, #48]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005346:	2204      	movs	r2, #4
 8005348:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800534a:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 800534c:	2210      	movs	r2, #16
 800534e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8005350:	4b09      	ldr	r3, [pc, #36]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005352:	2201      	movs	r2, #1
 8005354:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4a07      	ldr	r2, [pc, #28]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 800535a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800535c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005360:	4905      	ldr	r1, [pc, #20]	; (8005378 <DISCO_SDRAM_Initialization_sequence+0xb8>)
 8005362:	4806      	ldr	r0, [pc, #24]	; (800537c <DISCO_SDRAM_Initialization_sequence+0xbc>)
 8005364:	f00a fe77 	bl	8010056 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 8005368:	6879      	ldr	r1, [r7, #4]
 800536a:	4804      	ldr	r0, [pc, #16]	; (800537c <DISCO_SDRAM_Initialization_sequence+0xbc>)
 800536c:	f00a fe9e 	bl	80100ac <HAL_SDRAM_ProgramRefreshRate>
}
 8005370:	bf00      	nop
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	2000038c 	.word	0x2000038c
 800537c:	2000a7f8 	.word	0x2000a7f8

08005380 <TS_Init>:
 * @brief  Initializes and configures the touch screen functionalities and
 *         configures all necessary hardware resources (GPIOs, I2C, clocks..).
 * @retval TS_OK if all initializations are OK. Other value if error.
 */
void TS_Init()
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
	/* Wait at least 200ms after power up before accessing registers
	 * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
	HAL_Delay(200);
 8005384:	20c8      	movs	r0, #200	; 0xc8
 8005386:	f001 fcb1 	bl	8006cec <HAL_Delay>

	TS_DisableIT();
 800538a:	f000 fab7 	bl	80058fc <TS_DisableIT>

}
 800538e:	bf00      	nop
 8005390:	bd80      	pop	{r7, pc}
	...

08005394 <TS_GetState>:
 * @brief  Returns status and positions of the touch screen.
 * @param  TS_State: Pointer to touch screen current state structure
 * @retval TS_OK if all initializations are OK. Other value if error.
 */
uint8_t TS_GetState(TS_StateTypeDef *TS_State)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b096      	sub	sp, #88	; 0x58
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
	static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
	static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
	uint8_t ts_status = TS_OK;
 800539c:	2300      	movs	r3, #0
 800539e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint16_t brute_x[TS_MAX_NB_TOUCH];
	uint16_t brute_y[TS_MAX_NB_TOUCH];
	uint16_t x_diff;
	uint16_t y_diff;
	uint32_t index;
	uint32_t weight = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	61bb      	str	r3, [r7, #24]
	uint32_t area = 0;
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]
	uint32_t event = 0;
 80053aa:	2300      	movs	r3, #0
 80053ac:	613b      	str	r3, [r7, #16]

	/* Read register FT5336_TD_STAT_REG to check number of touches detection */
	volatile uint8_t nbTouch = TS_I2C_Read(FT5336_TD_STAT_REG) & FT5336_TD_STAT_MASK;
 80053ae:	2002      	movs	r0, #2
 80053b0:	f7ff f9f6 	bl	80047a0 <TS_I2C_Read>
 80053b4:	4603      	mov	r3, r0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	f003 030f 	and.w	r3, r3, #15
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	73fb      	strb	r3, [r7, #15]

	if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH){
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b05      	cmp	r3, #5
 80053c6:	d901      	bls.n	80053cc <TS_GetState+0x38>
		/* If invalid number of touch detected, set it to zero */
		nbTouch = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	73fb      	strb	r3, [r7, #15]
	}

	/* Update current number of active touches */
	currActiveTouchNb = nbTouch;
 80053cc:	7bfb      	ldrb	r3, [r7, #15]
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	4b95      	ldr	r3, [pc, #596]	; (8005628 <TS_GetState+0x294>)
 80053d2:	701a      	strb	r2, [r3, #0]

	/* Reset current active touch index on which to work on */
	currActiveTouchIdx = 0;
 80053d4:	4b95      	ldr	r3, [pc, #596]	; (800562c <TS_GetState+0x298>)
 80053d6:	2200      	movs	r2, #0
 80053d8:	701a      	strb	r2, [r3, #0]

	/* Check and update the number of touches active detected */
	TS_State->touchDetected = nbTouch; // ft5336_TS_DetectTouch();
 80053da:	7bfb      	ldrb	r3, [r7, #15]
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	701a      	strb	r2, [r3, #0]

	if(TS_State->touchDetected)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 8118 	beq.w	800561c <TS_GetState+0x288>
	{
		for(index=0; index < TS_State->touchDetected; index++)
 80053ec:	2300      	movs	r3, #0
 80053ee:	653b      	str	r3, [r7, #80]	; 0x50
 80053f0:	e107      	b.n	8005602 <TS_GetState+0x26e>
		{
			/* Get each touch coordinates */
			TS_GetXY(&(brute_x[index]), &(brute_y[index]));
 80053f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053f8:	005b      	lsls	r3, r3, #1
 80053fa:	18d0      	adds	r0, r2, r3
 80053fc:	f107 021c 	add.w	r2, r7, #28
 8005400:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	4413      	add	r3, r2
 8005406:	4619      	mov	r1, r3
 8005408:	f000 f990 	bl	800572c <TS_GetXY>
				y[index] = 4096 - brute_y[index];
			}

			if(TS_ORIENTATION & TS_SWAP_XY)
			{
				y[index] = brute_x[index];
 800540c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005414:	4413      	add	r3, r2
 8005416:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800541a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8005422:	440b      	add	r3, r1
 8005424:	f823 2c24 	strh.w	r2, [r3, #-36]
				x[index] = brute_y[index];
 8005428:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005430:	4413      	add	r3, r2
 8005432:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800543e:	440b      	add	r3, r1
 8005440:	f823 2c18 	strh.w	r2, [r3, #-24]
			}

			x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8005444:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800544c:	4413      	add	r3, r2
 800544e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005452:	4619      	mov	r1, r3
 8005454:	4a76      	ldr	r2, [pc, #472]	; (8005630 <TS_GetState+0x29c>)
 8005456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800545c:	4299      	cmp	r1, r3
 800545e:	d90e      	bls.n	800547e <TS_GetState+0xea>
 8005460:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005468:	4413      	add	r3, r2
 800546a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 800546e:	4970      	ldr	r1, [pc, #448]	; (8005630 <TS_GetState+0x29c>)
 8005470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005472:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005476:	b29b      	uxth	r3, r3
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	b29b      	uxth	r3, r3
 800547c:	e00d      	b.n	800549a <TS_GetState+0x106>
 800547e:	4a6c      	ldr	r2, [pc, #432]	; (8005630 <TS_GetState+0x29c>)
 8005480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005486:	b29a      	uxth	r2, r3
 8005488:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8005490:	440b      	add	r3, r1
 8005492:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	b29b      	uxth	r3, r3
 800549a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
			y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 800549e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80054a6:	4413      	add	r3, r2
 80054a8:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80054ac:	4619      	mov	r1, r3
 80054ae:	4a61      	ldr	r2, [pc, #388]	; (8005634 <TS_GetState+0x2a0>)
 80054b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054b6:	4299      	cmp	r1, r3
 80054b8:	d90e      	bls.n	80054d8 <TS_GetState+0x144>
 80054ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80054c2:	4413      	add	r3, r2
 80054c4:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 80054c8:	495a      	ldr	r1, [pc, #360]	; (8005634 <TS_GetState+0x2a0>)
 80054ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	e00d      	b.n	80054f4 <TS_GetState+0x160>
 80054d8:	4a56      	ldr	r2, [pc, #344]	; (8005634 <TS_GetState+0x2a0>)
 80054da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80054ea:	440b      	add	r3, r1
 80054ec:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			if ((x_diff + y_diff) > 5)
 80054f8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80054fc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005500:	4413      	add	r3, r2
 8005502:	2b05      	cmp	r3, #5
 8005504:	dd17      	ble.n	8005536 <TS_GetState+0x1a2>
			{
				_x[index] = x[index];
 8005506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005508:	005b      	lsls	r3, r3, #1
 800550a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800550e:	4413      	add	r3, r2
 8005510:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005514:	4619      	mov	r1, r3
 8005516:	4a46      	ldr	r2, [pc, #280]	; (8005630 <TS_GetState+0x29c>)
 8005518:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800551a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				_y[index] = y[index];
 800551e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005526:	4413      	add	r3, r2
 8005528:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800552c:	4619      	mov	r1, r3
 800552e:	4a41      	ldr	r2, [pc, #260]	; (8005634 <TS_GetState+0x2a0>)
 8005530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005532:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}

			TS_State->touchX[index] = x[index];
 8005536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800553e:	4413      	add	r3, r2
 8005540:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	4413      	add	r3, r2
 800554c:	460a      	mov	r2, r1
 800554e:	805a      	strh	r2, [r3, #2]
			TS_State->touchY[index] = y[index];
 8005550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005552:	005b      	lsls	r3, r3, #1
 8005554:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005558:	4413      	add	r3, r2
 800555a:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005562:	3304      	adds	r3, #4
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	4413      	add	r3, r2
 8005568:	460a      	mov	r2, r1
 800556a:	809a      	strh	r2, [r3, #4]

			/* Get touch info related to the current touch */
			TS_GetTouchInfo(index, &weight, &area, &event);
 800556c:	f107 0310 	add.w	r3, r7, #16
 8005570:	f107 0214 	add.w	r2, r7, #20
 8005574:	f107 0118 	add.w	r1, r7, #24
 8005578:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800557a:	f000 f9cf 	bl	800591c <TS_GetTouchInfo>

			/* Update TS_State structure */
			TS_State->touchWeight[index] = weight;
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	b2d9      	uxtb	r1, r3
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005586:	4413      	add	r3, r2
 8005588:	3316      	adds	r3, #22
 800558a:	460a      	mov	r2, r1
 800558c:	701a      	strb	r2, [r3, #0]
			TS_State->touchArea[index]   = area;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	b2d9      	uxtb	r1, r3
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005596:	4413      	add	r3, r2
 8005598:	3320      	adds	r3, #32
 800559a:	460a      	mov	r2, r1
 800559c:	701a      	strb	r2, [r3, #0]

			/* Remap touch event */
			switch(event)
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d827      	bhi.n	80055f4 <TS_GetState+0x260>
 80055a4:	a201      	add	r2, pc, #4	; (adr r2, 80055ac <TS_GetState+0x218>)
 80055a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080055bd 	.word	0x080055bd
 80055b0:	080055cb 	.word	0x080055cb
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055e7 	.word	0x080055e7
			{
			case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
				TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055c0:	4413      	add	r3, r2
 80055c2:	331b      	adds	r3, #27
 80055c4:	2201      	movs	r2, #1
 80055c6:	701a      	strb	r2, [r3, #0]
				break;
 80055c8:	e018      	b.n	80055fc <TS_GetState+0x268>
			case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
				TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055ce:	4413      	add	r3, r2
 80055d0:	331b      	adds	r3, #27
 80055d2:	2202      	movs	r2, #2
 80055d4:	701a      	strb	r2, [r3, #0]
				break;
 80055d6:	e011      	b.n	80055fc <TS_GetState+0x268>
			case FT5336_TOUCH_EVT_FLAG_CONTACT :
				TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055dc:	4413      	add	r3, r2
 80055de:	331b      	adds	r3, #27
 80055e0:	2203      	movs	r2, #3
 80055e2:	701a      	strb	r2, [r3, #0]
				break;
 80055e4:	e00a      	b.n	80055fc <TS_GetState+0x268>
			case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
				TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055ea:	4413      	add	r3, r2
 80055ec:	331b      	adds	r3, #27
 80055ee:	2200      	movs	r2, #0
 80055f0:	701a      	strb	r2, [r3, #0]
				break;
 80055f2:	e003      	b.n	80055fc <TS_GetState+0x268>
			default :
				ts_status = TS_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 80055fa:	bf00      	nop
		for(index=0; index < TS_State->touchDetected; index++)
 80055fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055fe:	3301      	adds	r3, #1
 8005600:	653b      	str	r3, [r7, #80]	; 0x50
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800560a:	4293      	cmp	r3, r2
 800560c:	f4ff aef1 	bcc.w	80053f2 <TS_GetState+0x5e>


		} /* of for(index=0; index < TS_State->touchDetected; index++) */

		/* Get gesture Id */
		ts_status = TS_Get_GestureId(TS_State);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f811 	bl	8005638 <TS_Get_GestureId>
 8005616:	4603      	mov	r3, r0
 8005618:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	} /* end of if(TS_State->touchDetected != 0) */

	return (ts_status);
 800561c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8005620:	4618      	mov	r0, r3
 8005622:	3758      	adds	r7, #88	; 0x58
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	2000039c 	.word	0x2000039c
 800562c:	2000039d 	.word	0x2000039d
 8005630:	200003a0 	.word	0x200003a0
 8005634:	200003b4 	.word	0x200003b4

08005638 <TS_Get_GestureId>:
 * @brief  Update gesture Id following a touch detected.
 * @param  TS_State: Pointer to touch screen current state structure
 * @retval TS_OK if all initializations are OK. Other value if error.
 */
uint8_t TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
	uint32_t gestureId = TS_I2C_Read(FT5336_GEST_ID_REG);
 8005640:	2001      	movs	r0, #1
 8005642:	f7ff f8ad 	bl	80047a0 <TS_I2C_Read>
 8005646:	4603      	mov	r3, r0
 8005648:	60fb      	str	r3, [r7, #12]

	//ft5336_TS_GetGestureID(&gestureId);

	/* Remap gesture Id to a TS_GestureIdTypeDef value */
	switch(gestureId)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2b49      	cmp	r3, #73	; 0x49
 800564e:	d061      	beq.n	8005714 <TS_Get_GestureId+0xdc>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b49      	cmp	r3, #73	; 0x49
 8005654:	d862      	bhi.n	800571c <TS_Get_GestureId+0xe4>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b1c      	cmp	r3, #28
 800565a:	d83f      	bhi.n	80056dc <TS_Get_GestureId+0xa4>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2b1c      	cmp	r3, #28
 8005660:	d85c      	bhi.n	800571c <TS_Get_GestureId+0xe4>
 8005662:	a201      	add	r2, pc, #4	; (adr r2, 8005668 <TS_Get_GestureId+0x30>)
 8005664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005668:	080056e5 	.word	0x080056e5
 800566c:	0800571d 	.word	0x0800571d
 8005670:	0800571d 	.word	0x0800571d
 8005674:	0800571d 	.word	0x0800571d
 8005678:	0800571d 	.word	0x0800571d
 800567c:	0800571d 	.word	0x0800571d
 8005680:	0800571d 	.word	0x0800571d
 8005684:	0800571d 	.word	0x0800571d
 8005688:	0800571d 	.word	0x0800571d
 800568c:	0800571d 	.word	0x0800571d
 8005690:	0800571d 	.word	0x0800571d
 8005694:	0800571d 	.word	0x0800571d
 8005698:	0800571d 	.word	0x0800571d
 800569c:	0800571d 	.word	0x0800571d
 80056a0:	0800571d 	.word	0x0800571d
 80056a4:	0800571d 	.word	0x0800571d
 80056a8:	080056ed 	.word	0x080056ed
 80056ac:	0800571d 	.word	0x0800571d
 80056b0:	0800571d 	.word	0x0800571d
 80056b4:	0800571d 	.word	0x0800571d
 80056b8:	080056f5 	.word	0x080056f5
 80056bc:	0800571d 	.word	0x0800571d
 80056c0:	0800571d 	.word	0x0800571d
 80056c4:	0800571d 	.word	0x0800571d
 80056c8:	080056fd 	.word	0x080056fd
 80056cc:	0800571d 	.word	0x0800571d
 80056d0:	0800571d 	.word	0x0800571d
 80056d4:	0800571d 	.word	0x0800571d
 80056d8:	08005705 	.word	0x08005705
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b40      	cmp	r3, #64	; 0x40
 80056e0:	d014      	beq.n	800570c <TS_Get_GestureId+0xd4>
 80056e2:	e01b      	b.n	800571c <TS_Get_GestureId+0xe4>
	{
	case FT5336_GEST_ID_NO_GESTURE :
		TS_State->gestureId = GEST_ID_NO_GESTURE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80056ea:	e019      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_MOVE_UP :
		TS_State->gestureId = GEST_ID_MOVE_UP;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80056f2:	e015      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_MOVE_RIGHT :
		TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80056fa:	e011      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_MOVE_DOWN :
		TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2203      	movs	r2, #3
 8005700:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8005702:	e00d      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_MOVE_LEFT :
		TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2204      	movs	r2, #4
 8005708:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 800570a:	e009      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_ZOOM_IN :
		TS_State->gestureId = GEST_ID_ZOOM_IN;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2205      	movs	r2, #5
 8005710:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8005712:	e005      	b.n	8005720 <TS_Get_GestureId+0xe8>
	case FT5336_GEST_ID_ZOOM_OUT :
		TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2206      	movs	r2, #6
 8005718:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 800571a:	e001      	b.n	8005720 <TS_Get_GestureId+0xe8>
	default :
		return TS_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e000      	b.n	8005722 <TS_Get_GestureId+0xea>
	} /* of switch(gestureId) */

	return TS_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop

0800572c <TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
static void TS_GetXY(uint16_t *X, uint16_t *Y)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  volatile uint8_t ucReadData = 0;
 8005736:	2300      	movs	r3, #0
 8005738:	72fb      	strb	r3, [r7, #11]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800573a:	2300      	movs	r3, #0
 800573c:	73fb      	strb	r3, [r7, #15]
  uint8_t regAddressXHigh = 0;
 800573e:	2300      	movs	r3, #0
 8005740:	73bb      	strb	r3, [r7, #14]
  uint8_t regAddressYLow = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	737b      	strb	r3, [r7, #13]
  uint8_t regAddressYHigh = 0;
 8005746:	2300      	movs	r3, #0
 8005748:	733b      	strb	r3, [r7, #12]

  if(currActiveTouchIdx < currActiveTouchNb)
 800574a:	4b69      	ldr	r3, [pc, #420]	; (80058f0 <TS_GetXY+0x1c4>)
 800574c:	781a      	ldrb	r2, [r3, #0]
 800574e:	4b69      	ldr	r3, [pc, #420]	; (80058f4 <TS_GetXY+0x1c8>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	f080 80c7 	bcs.w	80058e6 <TS_GetXY+0x1ba>
  {
    switch(currActiveTouchIdx)
 8005758:	4b65      	ldr	r3, [pc, #404]	; (80058f0 <TS_GetXY+0x1c4>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b09      	cmp	r3, #9
 800575e:	d871      	bhi.n	8005844 <TS_GetXY+0x118>
 8005760:	a201      	add	r2, pc, #4	; (adr r2, 8005768 <TS_GetXY+0x3c>)
 8005762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005766:	bf00      	nop
 8005768:	08005791 	.word	0x08005791
 800576c:	080057a3 	.word	0x080057a3
 8005770:	080057b5 	.word	0x080057b5
 8005774:	080057c7 	.word	0x080057c7
 8005778:	080057d9 	.word	0x080057d9
 800577c:	080057eb 	.word	0x080057eb
 8005780:	080057fd 	.word	0x080057fd
 8005784:	0800580f 	.word	0x0800580f
 8005788:	08005821 	.word	0x08005821
 800578c:	08005833 	.word	0x08005833
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8005790:	2304      	movs	r3, #4
 8005792:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P1_XH_REG;
 8005794:	2303      	movs	r3, #3
 8005796:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P1_YL_REG;
 8005798:	2306      	movs	r3, #6
 800579a:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P1_YH_REG;
 800579c:	2305      	movs	r3, #5
 800579e:	733b      	strb	r3, [r7, #12]
      break;
 80057a0:	e051      	b.n	8005846 <TS_GetXY+0x11a>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80057a2:	230a      	movs	r3, #10
 80057a4:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P2_XH_REG;
 80057a6:	2309      	movs	r3, #9
 80057a8:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P2_YL_REG;
 80057aa:	230c      	movs	r3, #12
 80057ac:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P2_YH_REG;
 80057ae:	230b      	movs	r3, #11
 80057b0:	733b      	strb	r3, [r7, #12]
      break;
 80057b2:	e048      	b.n	8005846 <TS_GetXY+0x11a>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80057b4:	2310      	movs	r3, #16
 80057b6:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P3_XH_REG;
 80057b8:	230f      	movs	r3, #15
 80057ba:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P3_YL_REG;
 80057bc:	2312      	movs	r3, #18
 80057be:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P3_YH_REG;
 80057c0:	2311      	movs	r3, #17
 80057c2:	733b      	strb	r3, [r7, #12]
      break;
 80057c4:	e03f      	b.n	8005846 <TS_GetXY+0x11a>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80057c6:	2316      	movs	r3, #22
 80057c8:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P4_XH_REG;
 80057ca:	2315      	movs	r3, #21
 80057cc:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P4_YL_REG;
 80057ce:	2318      	movs	r3, #24
 80057d0:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P4_YH_REG;
 80057d2:	2317      	movs	r3, #23
 80057d4:	733b      	strb	r3, [r7, #12]
      break;
 80057d6:	e036      	b.n	8005846 <TS_GetXY+0x11a>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80057d8:	231c      	movs	r3, #28
 80057da:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P5_XH_REG;
 80057dc:	231b      	movs	r3, #27
 80057de:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P5_YL_REG;
 80057e0:	231e      	movs	r3, #30
 80057e2:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P5_YH_REG;
 80057e4:	231d      	movs	r3, #29
 80057e6:	733b      	strb	r3, [r7, #12]
      break;
 80057e8:	e02d      	b.n	8005846 <TS_GetXY+0x11a>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80057ea:	2322      	movs	r3, #34	; 0x22
 80057ec:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P6_XH_REG;
 80057ee:	2321      	movs	r3, #33	; 0x21
 80057f0:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P6_YL_REG;
 80057f2:	2324      	movs	r3, #36	; 0x24
 80057f4:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P6_YH_REG;
 80057f6:	2323      	movs	r3, #35	; 0x23
 80057f8:	733b      	strb	r3, [r7, #12]
      break;
 80057fa:	e024      	b.n	8005846 <TS_GetXY+0x11a>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80057fc:	2328      	movs	r3, #40	; 0x28
 80057fe:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P7_XH_REG;
 8005800:	2327      	movs	r3, #39	; 0x27
 8005802:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P7_YL_REG;
 8005804:	232a      	movs	r3, #42	; 0x2a
 8005806:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P7_YH_REG;
 8005808:	2329      	movs	r3, #41	; 0x29
 800580a:	733b      	strb	r3, [r7, #12]
      break;
 800580c:	e01b      	b.n	8005846 <TS_GetXY+0x11a>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800580e:	232e      	movs	r3, #46	; 0x2e
 8005810:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P8_XH_REG;
 8005812:	232d      	movs	r3, #45	; 0x2d
 8005814:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P8_YL_REG;
 8005816:	2330      	movs	r3, #48	; 0x30
 8005818:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P8_YH_REG;
 800581a:	232f      	movs	r3, #47	; 0x2f
 800581c:	733b      	strb	r3, [r7, #12]
      break;
 800581e:	e012      	b.n	8005846 <TS_GetXY+0x11a>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8005820:	2334      	movs	r3, #52	; 0x34
 8005822:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P9_XH_REG;
 8005824:	2333      	movs	r3, #51	; 0x33
 8005826:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P9_YL_REG;
 8005828:	2336      	movs	r3, #54	; 0x36
 800582a:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P9_YH_REG;
 800582c:	2335      	movs	r3, #53	; 0x35
 800582e:	733b      	strb	r3, [r7, #12]
      break;
 8005830:	e009      	b.n	8005846 <TS_GetXY+0x11a>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8005832:	233a      	movs	r3, #58	; 0x3a
 8005834:	73fb      	strb	r3, [r7, #15]
      regAddressXHigh = FT5336_P10_XH_REG;
 8005836:	2339      	movs	r3, #57	; 0x39
 8005838:	73bb      	strb	r3, [r7, #14]
      regAddressYLow  = FT5336_P10_YL_REG;
 800583a:	233c      	movs	r3, #60	; 0x3c
 800583c:	737b      	strb	r3, [r7, #13]
      regAddressYHigh = FT5336_P10_YH_REG;
 800583e:	233b      	movs	r3, #59	; 0x3b
 8005840:	733b      	strb	r3, [r7, #12]
      break;
 8005842:	e000      	b.n	8005846 <TS_GetXY+0x11a>

    default :
      break;
 8005844:	bf00      	nop

    } /* end switch(currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_I2C_Read(regAddressXLow);
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	4618      	mov	r0, r3
 800584a:	f7fe ffa9 	bl	80047a0 <TS_I2C_Read>
 800584e:	4603      	mov	r3, r0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	72fb      	strb	r3, [r7, #11]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8005854:	7afb      	ldrb	r3, [r7, #11]
 8005856:	b2db      	uxtb	r3, r3
 8005858:	b29a      	uxth	r2, r3
 800585a:	4b27      	ldr	r3, [pc, #156]	; (80058f8 <TS_GetXY+0x1cc>)
 800585c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_I2C_Read(regAddressXHigh);
 800585e:	7bbb      	ldrb	r3, [r7, #14]
 8005860:	4618      	mov	r0, r3
 8005862:	f7fe ff9d 	bl	80047a0 <TS_I2C_Read>
 8005866:	4603      	mov	r3, r0
 8005868:	b2db      	uxtb	r3, r3
 800586a:	72fb      	strb	r3, [r7, #11]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800586c:	7afb      	ldrb	r3, [r7, #11]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	021b      	lsls	r3, r3, #8
 8005872:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005876:	b21a      	sxth	r2, r3
 8005878:	4b1f      	ldr	r3, [pc, #124]	; (80058f8 <TS_GetXY+0x1cc>)
 800587a:	881b      	ldrh	r3, [r3, #0]
 800587c:	b21b      	sxth	r3, r3
 800587e:	4313      	orrs	r3, r2
 8005880:	b21b      	sxth	r3, r3
 8005882:	b29a      	uxth	r2, r3
 8005884:	4b1c      	ldr	r3, [pc, #112]	; (80058f8 <TS_GetXY+0x1cc>)
 8005886:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8005888:	4b1b      	ldr	r3, [pc, #108]	; (80058f8 <TS_GetXY+0x1cc>)
 800588a:	881a      	ldrh	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_I2C_Read(regAddressYLow);
 8005890:	7b7b      	ldrb	r3, [r7, #13]
 8005892:	4618      	mov	r0, r3
 8005894:	f7fe ff84 	bl	80047a0 <TS_I2C_Read>
 8005898:	4603      	mov	r3, r0
 800589a:	b2db      	uxtb	r3, r3
 800589c:	72fb      	strb	r3, [r7, #11]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800589e:	7afb      	ldrb	r3, [r7, #11]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	4b14      	ldr	r3, [pc, #80]	; (80058f8 <TS_GetXY+0x1cc>)
 80058a6:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_I2C_Read(regAddressYHigh);
 80058a8:	7b3b      	ldrb	r3, [r7, #12]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fe ff78 	bl	80047a0 <TS_I2C_Read>
 80058b0:	4603      	mov	r3, r0
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	72fb      	strb	r3, [r7, #11]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80058b6:	7afb      	ldrb	r3, [r7, #11]
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	021b      	lsls	r3, r3, #8
 80058bc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80058c0:	b21a      	sxth	r2, r3
 80058c2:	4b0d      	ldr	r3, [pc, #52]	; (80058f8 <TS_GetXY+0x1cc>)
 80058c4:	881b      	ldrh	r3, [r3, #0]
 80058c6:	b21b      	sxth	r3, r3
 80058c8:	4313      	orrs	r3, r2
 80058ca:	b21b      	sxth	r3, r3
 80058cc:	b29a      	uxth	r2, r3
 80058ce:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <TS_GetXY+0x1cc>)
 80058d0:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80058d2:	4b09      	ldr	r3, [pc, #36]	; (80058f8 <TS_GetXY+0x1cc>)
 80058d4:	881a      	ldrh	r2, [r3, #0]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	801a      	strh	r2, [r3, #0]

    currActiveTouchIdx++; /* next call will work on next touch */
 80058da:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <TS_GetXY+0x1c4>)
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	3301      	adds	r3, #1
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	4b03      	ldr	r3, [pc, #12]	; (80058f0 <TS_GetXY+0x1c4>)
 80058e4:	701a      	strb	r2, [r3, #0]

  } /* of if(currActiveTouchIdx < currActiveTouchNb) */
}
 80058e6:	bf00      	nop
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	2000039d 	.word	0x2000039d
 80058f4:	2000039c 	.word	0x2000039c
 80058f8:	200003c8 	.word	0x200003c8

080058fc <TS_DisableIT>:
  * @brief  Configure the FT5336 device to stop generating IT on the given INT pin
  *         connected to MCU as EXTI.
  * @retval None
  */
void TS_DisableIT()
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
  uint8_t regValue = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	71fb      	strb	r3, [r7, #7]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8005906:	2300      	movs	r3, #0
 8005908:	71fb      	strb	r3, [r7, #7]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_I2C_Write(FT5336_GMODE_REG, regValue);
 800590a:	79fb      	ldrb	r3, [r7, #7]
 800590c:	4619      	mov	r1, r3
 800590e:	20a4      	movs	r0, #164	; 0xa4
 8005910:	f7fe ff2c 	bl	800476c <TS_I2C_Write>
}
 8005914:	bf00      	nop
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <TS_GetTouchInfo>:
  * @param  pEvent  : Pointer to to get the event information of 'touchIdx'.

  * @retval None.
  */
static void TS_GetTouchInfo(uint32_t   touchIdx, uint32_t * pWeight, uint32_t * pArea, uint32_t * pEvent)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	603b      	str	r3, [r7, #0]
  volatile uint8_t ucReadData = 0;
 800592a:	2300      	movs	r3, #0
 800592c:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8005936:	2300      	movs	r3, #0
 8005938:	757b      	strb	r3, [r7, #21]

  if(touchIdx < currActiveTouchNb)
 800593a:	4b4a      	ldr	r3, [pc, #296]	; (8005a64 <TS_GetTouchInfo+0x148>)
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4293      	cmp	r3, r2
 8005944:	f080 8089 	bcs.w	8005a5a <TS_GetTouchInfo+0x13e>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b09      	cmp	r3, #9
 800594c:	d85c      	bhi.n	8005a08 <TS_GetTouchInfo+0xec>
 800594e:	a201      	add	r2, pc, #4	; (adr r2, 8005954 <TS_GetTouchInfo+0x38>)
 8005950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005954:	0800597d 	.word	0x0800597d
 8005958:	0800598b 	.word	0x0800598b
 800595c:	08005999 	.word	0x08005999
 8005960:	080059a7 	.word	0x080059a7
 8005964:	080059b5 	.word	0x080059b5
 8005968:	080059c3 	.word	0x080059c3
 800596c:	080059d1 	.word	0x080059d1
 8005970:	080059df 	.word	0x080059df
 8005974:	080059ed 	.word	0x080059ed
 8005978:	080059fb 	.word	0x080059fb
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 800597c:	2303      	movs	r3, #3
 800597e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8005980:	2307      	movs	r3, #7
 8005982:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8005984:	2308      	movs	r3, #8
 8005986:	757b      	strb	r3, [r7, #21]
      break;
 8005988:	e03f      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 800598a:	2309      	movs	r3, #9
 800598c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 800598e:	230d      	movs	r3, #13
 8005990:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8005992:	230e      	movs	r3, #14
 8005994:	757b      	strb	r3, [r7, #21]
      break;
 8005996:	e038      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8005998:	230f      	movs	r3, #15
 800599a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 800599c:	2313      	movs	r3, #19
 800599e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 80059a0:	2314      	movs	r3, #20
 80059a2:	757b      	strb	r3, [r7, #21]
      break;
 80059a4:	e031      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 80059a6:	2315      	movs	r3, #21
 80059a8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 80059aa:	2319      	movs	r3, #25
 80059ac:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 80059ae:	231a      	movs	r3, #26
 80059b0:	757b      	strb	r3, [r7, #21]
      break;
 80059b2:	e02a      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 80059b4:	231b      	movs	r3, #27
 80059b6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 80059b8:	231f      	movs	r3, #31
 80059ba:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80059bc:	2320      	movs	r3, #32
 80059be:	757b      	strb	r3, [r7, #21]
      break;
 80059c0:	e023      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80059c2:	2321      	movs	r3, #33	; 0x21
 80059c4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80059c6:	2325      	movs	r3, #37	; 0x25
 80059c8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80059ca:	2326      	movs	r3, #38	; 0x26
 80059cc:	757b      	strb	r3, [r7, #21]
      break;
 80059ce:	e01c      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80059d0:	2327      	movs	r3, #39	; 0x27
 80059d2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80059d4:	232b      	movs	r3, #43	; 0x2b
 80059d6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80059d8:	232c      	movs	r3, #44	; 0x2c
 80059da:	757b      	strb	r3, [r7, #21]
      break;
 80059dc:	e015      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 80059de:	232d      	movs	r3, #45	; 0x2d
 80059e0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 80059e2:	2331      	movs	r3, #49	; 0x31
 80059e4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 80059e6:	2332      	movs	r3, #50	; 0x32
 80059e8:	757b      	strb	r3, [r7, #21]
      break;
 80059ea:	e00e      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80059ec:	2333      	movs	r3, #51	; 0x33
 80059ee:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80059f0:	2337      	movs	r3, #55	; 0x37
 80059f2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80059f4:	2338      	movs	r3, #56	; 0x38
 80059f6:	757b      	strb	r3, [r7, #21]
      break;
 80059f8:	e007      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80059fa:	2339      	movs	r3, #57	; 0x39
 80059fc:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80059fe:	233d      	movs	r3, #61	; 0x3d
 8005a00:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8005a02:	233e      	movs	r3, #62	; 0x3e
 8005a04:	757b      	strb	r3, [r7, #21]
      break;
 8005a06:	e000      	b.n	8005a0a <TS_GetTouchInfo+0xee>

    default :
      break;
 8005a08:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_I2C_Read(regAddressXHigh);
 8005a0a:	7dfb      	ldrb	r3, [r7, #23]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7fe fec7 	bl	80047a0 <TS_I2C_Read>
 8005a12:	4603      	mov	r3, r0
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8005a18:	7d3b      	ldrb	r3, [r7, #20]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	119b      	asrs	r3, r3, #6
 8005a1e:	f003 0203 	and.w	r2, r3, #3
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_I2C_Read(regAddressPWeight);
 8005a26:	7dbb      	ldrb	r3, [r7, #22]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fe feb9 	bl	80047a0 <TS_I2C_Read>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8005a34:	7d3b      	ldrb	r3, [r7, #20]
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	461a      	mov	r2, r3
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_I2C_Read(regAddressPMisc);
 8005a3e:	7d7b      	ldrb	r3, [r7, #21]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fe fead 	bl	80047a0 <TS_I2C_Read>
 8005a46:	4603      	mov	r3, r0
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8005a4c:	7d3b      	ldrb	r3, [r7, #20]
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	111b      	asrs	r3, r3, #4
 8005a52:	f003 0204 	and.w	r2, r3, #4
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < currActiveTouchNb) */
}
 8005a5a:	bf00      	nop
 8005a5c:	3718      	adds	r7, #24
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	2000039c 	.word	0x2000039c

08005a68 <MPU_Init>:
 */

#include "bsp/mpu.h"


void MPU_Init(){
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0

	HAL_MPU_Disable();
 8005a6e:	f001 fcfd 	bl	800746c <HAL_MPU_Disable>
    /* Configure unused area of QSPI region as strongly ordered.
     * This is *important* to avoid unintentional fetches from illegal
     * addresses due to cache/speculation which would halt the MCU.
     */
    MPU_Region_InitTypeDef MPU_InitStruct;
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005a72:	2301      	movs	r3, #1
 8005a74:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0x90000000;
 8005a76:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8005a7a:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_256MB;
 8005a7c:	231b      	movs	r3, #27
 8005a7e:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8005a80:	2303      	movs	r3, #3
 8005a82:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005a84:	2300      	movs	r3, #0
 8005a86:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8005a90:	2302      	movs	r3, #2
 8005a92:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005a94:	2300      	movs	r3, #0
 8005a96:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	733b      	strb	r3, [r7, #12]
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005aa0:	463b      	mov	r3, r7
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f001 fd1a 	bl	80074dc <HAL_MPU_ConfigRegion>

    /* Configure the MPU attributes as WT for QSPI (used 16Mbytes) */
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0x90000000;
 8005aac:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8005ab0:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_16MB;
 8005ab2:	2317      	movs	r3, #23
 8005ab4:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005aba:	2300      	movs	r3, #0
 8005abc:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005aca:	2300      	movs	r3, #0
 8005acc:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	733b      	strb	r3, [r7, #12]
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005ad6:	463b      	mov	r3, r7
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f001 fcff 	bl	80074dc <HAL_MPU_ConfigRegion>

    /* Enable D-cache on SDRAM (Write-through) */
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0xC0000000;
 8005ae2:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8005ae6:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8005ae8:	2316      	movs	r3, #22
 8005aea:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8005aec:	2303      	movs	r3, #3
 8005aee:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005af0:	2300      	movs	r3, #0
 8005af2:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8005af4:	2301      	movs	r3, #1
 8005af6:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8005af8:	2301      	movs	r3, #1
 8005afa:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8005afc:	2300      	movs	r3, #0
 8005afe:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005b00:	2300      	movs	r3, #0
 8005b02:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8005b04:	2300      	movs	r3, #0
 8005b06:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	733b      	strb	r3, [r7, #12]
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005b0c:	463b      	mov	r3, r7
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f001 fce4 	bl	80074dc <HAL_MPU_ConfigRegion>

    // RAM interne : (test)
    MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005b14:	2301      	movs	r3, #1
 8005b16:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.BaseAddress = 0x20000000;
 8005b18:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005b1c:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8005b1e:	2312      	movs	r3, #18
 8005b20:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8005b22:	2303      	movs	r3, #3
 8005b24:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005b26:	2300      	movs	r3, #0
 8005b28:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8005b32:	2301      	movs	r3, #1
 8005b34:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005b36:	2300      	movs	r3, #0
 8005b38:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.SubRegionDisable = 0x00;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	733b      	strb	r3, [r7, #12]
    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005b42:	463b      	mov	r3, r7
 8005b44:	4618      	mov	r0, r3
 8005b46:	f001 fcc9 	bl	80074dc <HAL_MPU_ConfigRegion>


    /* Enable the MPU */
    HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8005b4a:	2004      	movs	r0, #4
 8005b4c:	f001 fca6 	bl	800749c <HAL_MPU_Enable>

}
 8005b50:	bf00      	nop
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b088      	sub	sp, #32
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	607b      	str	r3, [r7, #4]
 8005b60:	4603      	mov	r3, r0
 8005b62:	81fb      	strh	r3, [r7, #14]
 8005b64:	460b      	mov	r3, r1
 8005b66:	81bb      	strh	r3, [r7, #12]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8005b70:	89bb      	ldrh	r3, [r7, #12]
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8005b76:	89bb      	ldrh	r3, [r7, #12]
 8005b78:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005b7c:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	837b      	strh	r3, [r7, #26]

  /* Initialize the Control interface of the Audio Codec */
  //AUDIO_IO_Init(); // done in main.c

  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8005b82:	89fb      	ldrh	r3, [r7, #14]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2203      	movs	r2, #3
 8005b88:	f44f 7181 	mov.w	r1, #258	; 0x102
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f001 f83f 	bl	8006c10 <CODEC_IO_Write>
 8005b92:	4603      	mov	r3, r0
 8005b94:	461a      	mov	r2, r3
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4413      	add	r3, r2
 8005b9a:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8005b9c:	89fb      	ldrh	r3, [r7, #14]
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f640 0117 	movw	r1, #2071	; 0x817
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f001 f832 	bl	8006c10 <CODEC_IO_Write>
 8005bac:	4603      	mov	r3, r0
 8005bae:	461a      	mov	r2, r3
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8005bb6:	89fb      	ldrh	r3, [r7, #14]
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f44f 7181 	mov.w	r1, #258	; 0x102
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f001 f825 	bl	8006c10 <CODEC_IO_Write>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	461a      	mov	r2, r3
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	4413      	add	r3, r2
 8005bce:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8005bd0:	89fb      	ldrh	r3, [r7, #14]
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	226c      	movs	r2, #108	; 0x6c
 8005bd6:	2139      	movs	r1, #57	; 0x39
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f001 f819 	bl	8006c10 <CODEC_IO_Write>
 8005bde:	4603      	mov	r3, r0
 8005be0:	461a      	mov	r2, r3
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	4413      	add	r3, r2
 8005be6:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8005be8:	8afb      	ldrh	r3, [r7, #22]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00c      	beq.n	8005c08 <wm8994_Init+0xb0>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8005bee:	89fb      	ldrh	r3, [r7, #14]
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	2213      	movs	r2, #19
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f001 f80a 	bl	8006c10 <CODEC_IO_Write>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	461a      	mov	r2, r3
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	4413      	add	r3, r2
 8005c04:	61fb      	str	r3, [r7, #28]
 8005c06:	e00b      	b.n	8005c20 <wm8994_Init+0xc8>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8005c08:	89fb      	ldrh	r3, [r7, #14]
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2203      	movs	r2, #3
 8005c0e:	2101      	movs	r1, #1
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fffd 	bl	8006c10 <CODEC_IO_Write>
 8005c16:	4603      	mov	r3, r0
 8005c18:	461a      	mov	r2, r3
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  HAL_Delay(50);
 8005c20:	2032      	movs	r0, #50	; 0x32
 8005c22:	f001 f863 	bl	8006cec <HAL_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8005c26:	8b3b      	ldrh	r3, [r7, #24]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f000 815f 	beq.w	8005eec <wm8994_Init+0x394>
  {
    outputEnabled = 1;
 8005c2e:	4bae      	ldr	r3, [pc, #696]	; (8005ee8 <wm8994_Init+0x390>)
 8005c30:	2201      	movs	r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8005c34:	8b3b      	ldrh	r3, [r7, #24]
 8005c36:	2b03      	cmp	r3, #3
 8005c38:	f000 808c 	beq.w	8005d54 <wm8994_Init+0x1fc>
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	f300 8111 	bgt.w	8005e64 <wm8994_Init+0x30c>
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d002      	beq.n	8005c4c <wm8994_Init+0xf4>
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d042      	beq.n	8005cd0 <wm8994_Init+0x178>
 8005c4a:	e10b      	b.n	8005e64 <wm8994_Init+0x30c>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8005c4c:	89fb      	ldrh	r3, [r7, #14]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f640 420c 	movw	r2, #3084	; 0xc0c
 8005c54:	2105      	movs	r1, #5
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 ffda 	bl	8006c10 <CODEC_IO_Write>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	461a      	mov	r2, r3
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	4413      	add	r3, r2
 8005c64:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8005c66:	89fb      	ldrh	r3, [r7, #14]
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f240 6101 	movw	r1, #1537	; 0x601
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 ffcd 	bl	8006c10 <CODEC_IO_Write>
 8005c76:	4603      	mov	r3, r0
 8005c78:	461a      	mov	r2, r3
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8005c80:	89fb      	ldrh	r3, [r7, #14]
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2200      	movs	r2, #0
 8005c86:	f240 6102 	movw	r1, #1538	; 0x602
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 ffc0 	bl	8006c10 <CODEC_IO_Write>
 8005c90:	4603      	mov	r3, r0
 8005c92:	461a      	mov	r2, r3
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4413      	add	r3, r2
 8005c98:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8005c9a:	89fb      	ldrh	r3, [r7, #14]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f240 6104 	movw	r1, #1540	; 0x604
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f000 ffb3 	bl	8006c10 <CODEC_IO_Write>
 8005caa:	4603      	mov	r3, r0
 8005cac:	461a      	mov	r2, r3
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8005cb4:	89fb      	ldrh	r3, [r7, #14]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	2202      	movs	r2, #2
 8005cba:	f240 6105 	movw	r1, #1541	; 0x605
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 ffa6 	bl	8006c10 <CODEC_IO_Write>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	4413      	add	r3, r2
 8005ccc:	61fb      	str	r3, [r7, #28]
      break;
 8005cce:	e110      	b.n	8005ef2 <wm8994_Init+0x39a>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8005cd0:	89fb      	ldrh	r3, [r7, #14]
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	f240 3203 	movw	r2, #771	; 0x303
 8005cd8:	2105      	movs	r1, #5
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f000 ff98 	bl	8006c10 <CODEC_IO_Write>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8005cea:	89fb      	ldrh	r3, [r7, #14]
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f240 6101 	movw	r1, #1537	; 0x601
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 ff8b 	bl	8006c10 <CODEC_IO_Write>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	4413      	add	r3, r2
 8005d02:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8005d04:	89fb      	ldrh	r3, [r7, #14]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f240 6102 	movw	r1, #1538	; 0x602
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 ff7e 	bl	8006c10 <CODEC_IO_Write>
 8005d14:	4603      	mov	r3, r0
 8005d16:	461a      	mov	r2, r3
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8005d1e:	89fb      	ldrh	r3, [r7, #14]
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2200      	movs	r2, #0
 8005d24:	f240 6104 	movw	r1, #1540	; 0x604
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f000 ff71 	bl	8006c10 <CODEC_IO_Write>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	461a      	mov	r2, r3
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	4413      	add	r3, r2
 8005d36:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8005d38:	89fb      	ldrh	r3, [r7, #14]
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f240 6105 	movw	r1, #1541	; 0x605
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 ff64 	bl	8006c10 <CODEC_IO_Write>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	4413      	add	r3, r2
 8005d50:	61fb      	str	r3, [r7, #28]
      break;
 8005d52:	e0ce      	b.n	8005ef2 <wm8994_Init+0x39a>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8005d54:	8afb      	ldrh	r3, [r7, #22]
 8005d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d5a:	d141      	bne.n	8005de0 <wm8994_Init+0x288>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8005d5c:	89fb      	ldrh	r3, [r7, #14]
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	f640 720f 	movw	r2, #3855	; 0xf0f
 8005d64:	2105      	movs	r1, #5
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 ff52 	bl	8006c10 <CODEC_IO_Write>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	461a      	mov	r2, r3
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	4413      	add	r3, r2
 8005d74:	61fb      	str	r3, [r7, #28]

        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8005d76:	89fb      	ldrh	r3, [r7, #14]
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	f240 6101 	movw	r1, #1537	; 0x601
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 ff45 	bl	8006c10 <CODEC_IO_Write>
 8005d86:	4603      	mov	r3, r0
 8005d88:	461a      	mov	r2, r3
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	61fb      	str	r3, [r7, #28]

        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8005d90:	89fb      	ldrh	r3, [r7, #14]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2203      	movs	r2, #3
 8005d96:	f240 6102 	movw	r1, #1538	; 0x602
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 ff38 	bl	8006c10 <CODEC_IO_Write>
 8005da0:	4603      	mov	r3, r0
 8005da2:	461a      	mov	r2, r3
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	4413      	add	r3, r2
 8005da8:	61fb      	str	r3, [r7, #28]

        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8005daa:	89fb      	ldrh	r3, [r7, #14]
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2203      	movs	r2, #3
 8005db0:	f240 6104 	movw	r1, #1540	; 0x604
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 ff2b 	bl	8006c10 <CODEC_IO_Write>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	61fb      	str	r3, [r7, #28]

        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8005dc4:	89fb      	ldrh	r3, [r7, #14]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2203      	movs	r2, #3
 8005dca:	f240 6105 	movw	r1, #1541	; 0x605
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 ff1e 	bl	8006c10 <CODEC_IO_Write>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	4413      	add	r3, r2
 8005ddc:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);

        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
      }
      break;
 8005dde:	e088      	b.n	8005ef2 <wm8994_Init+0x39a>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8005de0:	89fb      	ldrh	r3, [r7, #14]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	f640 720f 	movw	r2, #3855	; 0xf0f
 8005de8:	2105      	movs	r1, #5
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 ff10 	bl	8006c10 <CODEC_IO_Write>
 8005df0:	4603      	mov	r3, r0
 8005df2:	461a      	mov	r2, r3
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	4413      	add	r3, r2
 8005df8:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8005dfa:	89fb      	ldrh	r3, [r7, #14]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f240 6101 	movw	r1, #1537	; 0x601
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 ff03 	bl	8006c10 <CODEC_IO_Write>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	4413      	add	r3, r2
 8005e12:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8005e14:	89fb      	ldrh	r3, [r7, #14]
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f240 6102 	movw	r1, #1538	; 0x602
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 fef6 	bl	8006c10 <CODEC_IO_Write>
 8005e24:	4603      	mov	r3, r0
 8005e26:	461a      	mov	r2, r3
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8005e2e:	89fb      	ldrh	r3, [r7, #14]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2202      	movs	r2, #2
 8005e34:	f240 6104 	movw	r1, #1540	; 0x604
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 fee9 	bl	8006c10 <CODEC_IO_Write>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	461a      	mov	r2, r3
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	4413      	add	r3, r2
 8005e46:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8005e48:	89fb      	ldrh	r3, [r7, #14]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	f240 6105 	movw	r1, #1541	; 0x605
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fedc 	bl	8006c10 <CODEC_IO_Write>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	4413      	add	r3, r2
 8005e60:	61fb      	str	r3, [r7, #28]
      break;
 8005e62:	e046      	b.n	8005ef2 <wm8994_Init+0x39a>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8005e64:	89fb      	ldrh	r3, [r7, #14]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	f240 3203 	movw	r2, #771	; 0x303
 8005e6c:	2105      	movs	r1, #5
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fece 	bl	8006c10 <CODEC_IO_Write>
 8005e74:	4603      	mov	r3, r0
 8005e76:	461a      	mov	r2, r3
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8005e7e:	89fb      	ldrh	r3, [r7, #14]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2201      	movs	r2, #1
 8005e84:	f240 6101 	movw	r1, #1537	; 0x601
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fec1 	bl	8006c10 <CODEC_IO_Write>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	461a      	mov	r2, r3
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	4413      	add	r3, r2
 8005e96:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8005e98:	89fb      	ldrh	r3, [r7, #14]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f240 6102 	movw	r1, #1538	; 0x602
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 feb4 	bl	8006c10 <CODEC_IO_Write>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	461a      	mov	r2, r3
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8005eb2:	89fb      	ldrh	r3, [r7, #14]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f240 6104 	movw	r1, #1540	; 0x604
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f000 fea7 	bl	8006c10 <CODEC_IO_Write>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	4413      	add	r3, r2
 8005eca:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8005ecc:	89fb      	ldrh	r3, [r7, #14]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f240 6105 	movw	r1, #1541	; 0x605
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fe9a 	bl	8006c10 <CODEC_IO_Write>
 8005edc:	4603      	mov	r3, r0
 8005ede:	461a      	mov	r2, r3
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	61fb      	str	r3, [r7, #28]
      break;
 8005ee6:	e004      	b.n	8005ef2 <wm8994_Init+0x39a>
 8005ee8:	200003cc 	.word	0x200003cc
    }
  }
  else
  {
    outputEnabled = 0;
 8005eec:	4b99      	ldr	r3, [pc, #612]	; (8006154 <wm8994_Init+0x5fc>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8005ef2:	8afb      	ldrh	r3, [r7, #22]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 81ab 	beq.w	8006250 <wm8994_Init+0x6f8>
  {
    inputEnabled = 1;
 8005efa:	4b97      	ldr	r3, [pc, #604]	; (8006158 <wm8994_Init+0x600>)
 8005efc:	2201      	movs	r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8005f00:	8afb      	ldrh	r3, [r7, #22]
 8005f02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f06:	f000 8129 	beq.w	800615c <wm8994_Init+0x604>
 8005f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f0e:	f300 819b 	bgt.w	8006248 <wm8994_Init+0x6f0>
 8005f12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f16:	d05a      	beq.n	8005fce <wm8994_Init+0x476>
 8005f18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f1c:	f300 8194 	bgt.w	8006248 <wm8994_Init+0x6f0>
 8005f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f24:	f000 80c6 	beq.w	80060b4 <wm8994_Init+0x55c>
 8005f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f2c:	f040 818c 	bne.w	8006248 <wm8994_Init+0x6f0>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8005f30:	89fb      	ldrh	r3, [r7, #14]
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	f44f 6243 	mov.w	r2, #3120	; 0xc30
 8005f38:	2104      	movs	r1, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 fe68 	bl	8006c10 <CODEC_IO_Write>
 8005f40:	4603      	mov	r3, r0
 8005f42:	461a      	mov	r2, r3
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	4413      	add	r3, r2
 8005f48:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8005f4a:	89fb      	ldrh	r3, [r7, #14]
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	22db      	movs	r2, #219	; 0xdb
 8005f50:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8005f54:	4618      	mov	r0, r3
 8005f56:	f000 fe5b 	bl	8006c10 <CODEC_IO_Write>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4413      	add	r3, r2
 8005f62:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8005f64:	89fb      	ldrh	r3, [r7, #14]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8005f6c:	2102      	movs	r1, #2
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 fe4e 	bl	8006c10 <CODEC_IO_Write>
 8005f74:	4603      	mov	r3, r0
 8005f76:	461a      	mov	r2, r3
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8005f7e:	89fb      	ldrh	r3, [r7, #14]
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2202      	movs	r2, #2
 8005f84:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f000 fe41 	bl	8006c10 <CODEC_IO_Write>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	461a      	mov	r2, r3
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	4413      	add	r3, r2
 8005f96:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8005f98:	89fb      	ldrh	r3, [r7, #14]
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	f240 6109 	movw	r1, #1545	; 0x609
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 fe34 	bl	8006c10 <CODEC_IO_Write>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	461a      	mov	r2, r3
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	4413      	add	r3, r2
 8005fb0:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8005fb2:	89fb      	ldrh	r3, [r7, #14]
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	220e      	movs	r2, #14
 8005fb8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f000 fe27 	bl	8006c10 <CODEC_IO_Write>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	4413      	add	r3, r2
 8005fca:	61fb      	str	r3, [r7, #28]
      break;
 8005fcc:	e143      	b.n	8006256 <wm8994_Init+0x6fe>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8005fce:	89fb      	ldrh	r3, [r7, #14]
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2211      	movs	r2, #17
 8005fd4:	2128      	movs	r1, #40	; 0x28
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 fe1a 	bl	8006c10 <CODEC_IO_Write>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	461a      	mov	r2, r3
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      // syd : counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
      /* CHANGE! MIXOUTR_MIXINR_VOL set to 0 (mute)
         +30db removed : 0x0020 instead of 0x0035  */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0020);
 8005fe6:	89fb      	ldrh	r3, [r7, #14]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2220      	movs	r2, #32
 8005fec:	2129      	movs	r1, #41	; 0x29
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 fe0e 	bl	8006c10 <CODEC_IO_Write>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      //syd : counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
      /* CHANGE! MIXOUTL_MIXINL_VOL set to 0 (mute)
         +30db removed : 0x0020 instead of 0x0035  */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0020);
 8005ffe:	89fb      	ldrh	r3, [r7, #14]
 8006000:	b2db      	uxtb	r3, r3
 8006002:	2220      	movs	r2, #32
 8006004:	212a      	movs	r1, #42	; 0x2a
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fe02 	bl	8006c10 <CODEC_IO_Write>
 800600c:	4603      	mov	r3, r0
 800600e:	461a      	mov	r2, r3
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	4413      	add	r3, r2
 8006014:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8006016:	89fb      	ldrh	r3, [r7, #14]
 8006018:	b2db      	uxtb	r3, r3
 800601a:	f240 3203 	movw	r2, #771	; 0x303
 800601e:	2104      	movs	r1, #4
 8006020:	4618      	mov	r0, r3
 8006022:	f000 fdf5 	bl	8006c10 <CODEC_IO_Write>
 8006026:	4603      	mov	r3, r0
 8006028:	461a      	mov	r2, r3
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	4413      	add	r3, r2
 800602e:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8006030:	89fb      	ldrh	r3, [r7, #14]
 8006032:	b2db      	uxtb	r3, r3
 8006034:	22db      	movs	r2, #219	; 0xdb
 8006036:	f44f 6188 	mov.w	r1, #1088	; 0x440
 800603a:	4618      	mov	r0, r3
 800603c:	f000 fde8 	bl	8006c10 <CODEC_IO_Write>
 8006040:	4603      	mov	r3, r0
 8006042:	461a      	mov	r2, r3
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	4413      	add	r3, r2
 8006048:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 800604a:	89fb      	ldrh	r3, [r7, #14]
 800604c:	b2db      	uxtb	r3, r3
 800604e:	f246 3250 	movw	r2, #25424	; 0x6350
 8006052:	2102      	movs	r1, #2
 8006054:	4618      	mov	r0, r3
 8006056:	f000 fddb 	bl	8006c10 <CODEC_IO_Write>
 800605a:	4603      	mov	r3, r0
 800605c:	461a      	mov	r2, r3
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	4413      	add	r3, r2
 8006062:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8006064:	89fb      	ldrh	r3, [r7, #14]
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2202      	movs	r2, #2
 800606a:	f240 6106 	movw	r1, #1542	; 0x606
 800606e:	4618      	mov	r0, r3
 8006070:	f000 fdce 	bl	8006c10 <CODEC_IO_Write>
 8006074:	4603      	mov	r3, r0
 8006076:	461a      	mov	r2, r3
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	4413      	add	r3, r2
 800607c:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800607e:	89fb      	ldrh	r3, [r7, #14]
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2202      	movs	r2, #2
 8006084:	f240 6107 	movw	r1, #1543	; 0x607
 8006088:	4618      	mov	r0, r3
 800608a:	f000 fdc1 	bl	8006c10 <CODEC_IO_Write>
 800608e:	4603      	mov	r3, r0
 8006090:	461a      	mov	r2, r3
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	4413      	add	r3, r2
 8006096:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8006098:	89fb      	ldrh	r3, [r7, #14]
 800609a:	b2db      	uxtb	r3, r3
 800609c:	220d      	movs	r2, #13
 800609e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80060a2:	4618      	mov	r0, r3
 80060a4:	f000 fdb4 	bl	8006c10 <CODEC_IO_Write>
 80060a8:	4603      	mov	r3, r0
 80060aa:	461a      	mov	r2, r3
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	4413      	add	r3, r2
 80060b0:	61fb      	str	r3, [r7, #28]
      break;
 80060b2:	e0d0      	b.n	8006256 <wm8994_Init+0x6fe>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80060b4:	89fb      	ldrh	r3, [r7, #14]
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	f44f 7243 	mov.w	r2, #780	; 0x30c
 80060bc:	2104      	movs	r1, #4
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fda6 	bl	8006c10 <CODEC_IO_Write>
 80060c4:	4603      	mov	r3, r0
 80060c6:	461a      	mov	r2, r3
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	4413      	add	r3, r2
 80060cc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80060ce:	89fb      	ldrh	r3, [r7, #14]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	22db      	movs	r2, #219	; 0xdb
 80060d4:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80060d8:	4618      	mov	r0, r3
 80060da:	f000 fd99 	bl	8006c10 <CODEC_IO_Write>
 80060de:	4603      	mov	r3, r0
 80060e0:	461a      	mov	r2, r3
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	4413      	add	r3, r2
 80060e6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80060e8:	89fb      	ldrh	r3, [r7, #14]
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	f246 3250 	movw	r2, #25424	; 0x6350
 80060f0:	2102      	movs	r1, #2
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fd8c 	bl	8006c10 <CODEC_IO_Write>
 80060f8:	4603      	mov	r3, r0
 80060fa:	461a      	mov	r2, r3
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	4413      	add	r3, r2
 8006100:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8006102:	89fb      	ldrh	r3, [r7, #14]
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2202      	movs	r2, #2
 8006108:	f240 6106 	movw	r1, #1542	; 0x606
 800610c:	4618      	mov	r0, r3
 800610e:	f000 fd7f 	bl	8006c10 <CODEC_IO_Write>
 8006112:	4603      	mov	r3, r0
 8006114:	461a      	mov	r2, r3
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	4413      	add	r3, r2
 800611a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 800611c:	89fb      	ldrh	r3, [r7, #14]
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2202      	movs	r2, #2
 8006122:	f240 6107 	movw	r1, #1543	; 0x607
 8006126:	4618      	mov	r0, r3
 8006128:	f000 fd72 	bl	8006c10 <CODEC_IO_Write>
 800612c:	4603      	mov	r3, r0
 800612e:	461a      	mov	r2, r3
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	4413      	add	r3, r2
 8006134:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8006136:	89fb      	ldrh	r3, [r7, #14]
 8006138:	b2db      	uxtb	r3, r3
 800613a:	220d      	movs	r2, #13
 800613c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8006140:	4618      	mov	r0, r3
 8006142:	f000 fd65 	bl	8006c10 <CODEC_IO_Write>
 8006146:	4603      	mov	r3, r0
 8006148:	461a      	mov	r2, r3
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	4413      	add	r3, r2
 800614e:	61fb      	str	r3, [r7, #28]
      break;
 8006150:	e081      	b.n	8006256 <wm8994_Init+0x6fe>
 8006152:	bf00      	nop
 8006154:	200003cc 	.word	0x200003cc
 8006158:	200003d0 	.word	0x200003d0
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 800615c:	89fb      	ldrh	r3, [r7, #14]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	f640 723c 	movw	r2, #3900	; 0xf3c
 8006164:	2104      	movs	r1, #4
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fd52 	bl	8006c10 <CODEC_IO_Write>
 800616c:	4603      	mov	r3, r0
 800616e:	461a      	mov	r2, r3
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	4413      	add	r3, r2
 8006174:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8006176:	89fb      	ldrh	r3, [r7, #14]
 8006178:	b2db      	uxtb	r3, r3
 800617a:	22db      	movs	r2, #219	; 0xdb
 800617c:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8006180:	4618      	mov	r0, r3
 8006182:	f000 fd45 	bl	8006c10 <CODEC_IO_Write>
 8006186:	4603      	mov	r3, r0
 8006188:	461a      	mov	r2, r3
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	4413      	add	r3, r2
 800618e:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8006190:	89fb      	ldrh	r3, [r7, #14]
 8006192:	b2db      	uxtb	r3, r3
 8006194:	22db      	movs	r2, #219	; 0xdb
 8006196:	f44f 6188 	mov.w	r1, #1088	; 0x440
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fd38 	bl	8006c10 <CODEC_IO_Write>
 80061a0:	4603      	mov	r3, r0
 80061a2:	461a      	mov	r2, r3
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	4413      	add	r3, r2
 80061a8:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80061aa:	89fb      	ldrh	r3, [r7, #14]
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	f246 32a0 	movw	r2, #25504	; 0x63a0
 80061b2:	2102      	movs	r1, #2
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 fd2b 	bl	8006c10 <CODEC_IO_Write>
 80061ba:	4603      	mov	r3, r0
 80061bc:	461a      	mov	r2, r3
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	4413      	add	r3, r2
 80061c2:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80061c4:	89fb      	ldrh	r3, [r7, #14]
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2202      	movs	r2, #2
 80061ca:	f240 6106 	movw	r1, #1542	; 0x606
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 fd1e 	bl	8006c10 <CODEC_IO_Write>
 80061d4:	4603      	mov	r3, r0
 80061d6:	461a      	mov	r2, r3
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	4413      	add	r3, r2
 80061dc:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80061de:	89fb      	ldrh	r3, [r7, #14]
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2202      	movs	r2, #2
 80061e4:	f240 6107 	movw	r1, #1543	; 0x607
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 fd11 	bl	8006c10 <CODEC_IO_Write>
 80061ee:	4603      	mov	r3, r0
 80061f0:	461a      	mov	r2, r3
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	4413      	add	r3, r2
 80061f6:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80061f8:	89fb      	ldrh	r3, [r7, #14]
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2202      	movs	r2, #2
 80061fe:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8006202:	4618      	mov	r0, r3
 8006204:	f000 fd04 	bl	8006c10 <CODEC_IO_Write>
 8006208:	4603      	mov	r3, r0
 800620a:	461a      	mov	r2, r3
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	4413      	add	r3, r2
 8006210:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8006212:	89fb      	ldrh	r3, [r7, #14]
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2202      	movs	r2, #2
 8006218:	f240 6109 	movw	r1, #1545	; 0x609
 800621c:	4618      	mov	r0, r3
 800621e:	f000 fcf7 	bl	8006c10 <CODEC_IO_Write>
 8006222:	4603      	mov	r3, r0
 8006224:	461a      	mov	r2, r3
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800622c:	89fb      	ldrh	r3, [r7, #14]
 800622e:	b2db      	uxtb	r3, r3
 8006230:	220d      	movs	r2, #13
 8006232:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8006236:	4618      	mov	r0, r3
 8006238:	f000 fcea 	bl	8006c10 <CODEC_IO_Write>
 800623c:	4603      	mov	r3, r0
 800623e:	461a      	mov	r2, r3
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	4413      	add	r3, r2
 8006244:	61fb      	str	r3, [r7, #28]
      break;
 8006246:	e006      	b.n	8006256 <wm8994_Init+0x6fe>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	3301      	adds	r3, #1
 800624c:	61fb      	str	r3, [r7, #28]
      break;
 800624e:	e002      	b.n	8006256 <wm8994_Init+0x6fe>
    }
  }
  else
  {
    inputEnabled = 0;
 8006250:	4ba4      	ldr	r3, [pc, #656]	; (80064e4 <wm8994_Init+0x98c>)
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]
  }

  /*  Clock Configurations */
  switch (AudioFreq)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4aa3      	ldr	r2, [pc, #652]	; (80064e8 <wm8994_Init+0x990>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d079      	beq.n	8006352 <wm8994_Init+0x7fa>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4aa1      	ldr	r2, [pc, #644]	; (80064e8 <wm8994_Init+0x990>)
 8006262:	4293      	cmp	r3, r2
 8006264:	f200 80ad 	bhi.w	80063c2 <wm8994_Init+0x86a>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800626e:	4293      	cmp	r3, r2
 8006270:	d061      	beq.n	8006336 <wm8994_Init+0x7de>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8006278:	4293      	cmp	r3, r2
 800627a:	f200 80a2 	bhi.w	80063c2 <wm8994_Init+0x86a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f64a 4244 	movw	r2, #44100	; 0xac44
 8006284:	4293      	cmp	r3, r2
 8006286:	f000 808e 	beq.w	80063a6 <wm8994_Init+0x84e>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f64a 4244 	movw	r2, #44100	; 0xac44
 8006290:	4293      	cmp	r3, r2
 8006292:	f200 8096 	bhi.w	80063c2 <wm8994_Init+0x86a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800629c:	d03d      	beq.n	800631a <wm8994_Init+0x7c2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80062a4:	f200 808d 	bhi.w	80063c2 <wm8994_Init+0x86a>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f245 6222 	movw	r2, #22050	; 0x5622
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d06b      	beq.n	800638a <wm8994_Init+0x832>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f245 6222 	movw	r2, #22050	; 0x5622
 80062b8:	4293      	cmp	r3, r2
 80062ba:	f200 8082 	bhi.w	80063c2 <wm8994_Init+0x86a>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80062c4:	d01b      	beq.n	80062fe <wm8994_Init+0x7a6>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80062cc:	d879      	bhi.n	80063c2 <wm8994_Init+0x86a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80062d4:	d005      	beq.n	80062e2 <wm8994_Init+0x78a>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f642 3211 	movw	r2, #11025	; 0x2b11
 80062dc:	4293      	cmp	r3, r2
 80062de:	d046      	beq.n	800636e <wm8994_Init+0x816>
 80062e0:	e06f      	b.n	80063c2 <wm8994_Init+0x86a>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80062e2:	89fb      	ldrh	r3, [r7, #14]
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2203      	movs	r2, #3
 80062e8:	f44f 7104 	mov.w	r1, #528	; 0x210
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fc8f 	bl	8006c10 <CODEC_IO_Write>
 80062f2:	4603      	mov	r3, r0
 80062f4:	461a      	mov	r2, r3
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	4413      	add	r3, r2
 80062fa:	61fb      	str	r3, [r7, #28]
    break;
 80062fc:	e06f      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80062fe:	89fb      	ldrh	r3, [r7, #14]
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2233      	movs	r2, #51	; 0x33
 8006304:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006308:	4618      	mov	r0, r3
 800630a:	f000 fc81 	bl	8006c10 <CODEC_IO_Write>
 800630e:	4603      	mov	r3, r0
 8006310:	461a      	mov	r2, r3
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	4413      	add	r3, r2
 8006316:	61fb      	str	r3, [r7, #28]
    break;
 8006318:	e061      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800631a:	89fb      	ldrh	r3, [r7, #14]
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2263      	movs	r2, #99	; 0x63
 8006320:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fc73 	bl	8006c10 <CODEC_IO_Write>
 800632a:	4603      	mov	r3, r0
 800632c:	461a      	mov	r2, r3
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	4413      	add	r3, r2
 8006332:	61fb      	str	r3, [r7, #28]
    break;
 8006334:	e053      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8006336:	89fb      	ldrh	r3, [r7, #14]
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2283      	movs	r2, #131	; 0x83
 800633c:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fc65 	bl	8006c10 <CODEC_IO_Write>
 8006346:	4603      	mov	r3, r0
 8006348:	461a      	mov	r2, r3
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	4413      	add	r3, r2
 800634e:	61fb      	str	r3, [r7, #28]
    break;
 8006350:	e045      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8006352:	89fb      	ldrh	r3, [r7, #14]
 8006354:	b2db      	uxtb	r3, r3
 8006356:	22a3      	movs	r2, #163	; 0xa3
 8006358:	f44f 7104 	mov.w	r1, #528	; 0x210
 800635c:	4618      	mov	r0, r3
 800635e:	f000 fc57 	bl	8006c10 <CODEC_IO_Write>
 8006362:	4603      	mov	r3, r0
 8006364:	461a      	mov	r2, r3
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	4413      	add	r3, r2
 800636a:	61fb      	str	r3, [r7, #28]
    break;
 800636c:	e037      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 800636e:	89fb      	ldrh	r3, [r7, #14]
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2213      	movs	r2, #19
 8006374:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006378:	4618      	mov	r0, r3
 800637a:	f000 fc49 	bl	8006c10 <CODEC_IO_Write>
 800637e:	4603      	mov	r3, r0
 8006380:	461a      	mov	r2, r3
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	4413      	add	r3, r2
 8006386:	61fb      	str	r3, [r7, #28]
    break;
 8006388:	e029      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800638a:	89fb      	ldrh	r3, [r7, #14]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2243      	movs	r2, #67	; 0x43
 8006390:	f44f 7104 	mov.w	r1, #528	; 0x210
 8006394:	4618      	mov	r0, r3
 8006396:	f000 fc3b 	bl	8006c10 <CODEC_IO_Write>
 800639a:	4603      	mov	r3, r0
 800639c:	461a      	mov	r2, r3
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	4413      	add	r3, r2
 80063a2:	61fb      	str	r3, [r7, #28]
    break;
 80063a4:	e01b      	b.n	80063de <wm8994_Init+0x886>

  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80063a6:	89fb      	ldrh	r3, [r7, #14]
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2273      	movs	r2, #115	; 0x73
 80063ac:	f44f 7104 	mov.w	r1, #528	; 0x210
 80063b0:	4618      	mov	r0, r3
 80063b2:	f000 fc2d 	bl	8006c10 <CODEC_IO_Write>
 80063b6:	4603      	mov	r3, r0
 80063b8:	461a      	mov	r2, r3
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	4413      	add	r3, r2
 80063be:	61fb      	str	r3, [r7, #28]
    break;
 80063c0:	e00d      	b.n	80063de <wm8994_Init+0x886>

  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80063c2:	89fb      	ldrh	r3, [r7, #14]
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2283      	movs	r2, #131	; 0x83
 80063c8:	f44f 7104 	mov.w	r1, #528	; 0x210
 80063cc:	4618      	mov	r0, r3
 80063ce:	f000 fc1f 	bl	8006c10 <CODEC_IO_Write>
 80063d2:	4603      	mov	r3, r0
 80063d4:	461a      	mov	r2, r3
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	4413      	add	r3, r2
 80063da:	61fb      	str	r3, [r7, #28]
    break;
 80063dc:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80063de:	8afb      	ldrh	r3, [r7, #22]
 80063e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063e4:	d10e      	bne.n	8006404 <wm8994_Init+0x8ac>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);
 80063e6:	89fb      	ldrh	r3, [r7, #14]
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	f244 0218 	movw	r2, #16408	; 0x4018
 80063ee:	f44f 7140 	mov.w	r1, #768	; 0x300
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fc0c 	bl	8006c10 <CODEC_IO_Write>
 80063f8:	4603      	mov	r3, r0
 80063fa:	461a      	mov	r2, r3
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	4413      	add	r3, r2
 8006400:	61fb      	str	r3, [r7, #28]
 8006402:	e00d      	b.n	8006420 <wm8994_Init+0x8c8>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8006404:	89fb      	ldrh	r3, [r7, #14]
 8006406:	b2db      	uxtb	r3, r3
 8006408:	f244 0210 	movw	r2, #16400	; 0x4010
 800640c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006410:	4618      	mov	r0, r3
 8006412:	f000 fbfd 	bl	8006c10 <CODEC_IO_Write>
 8006416:	4603      	mov	r3, r0
 8006418:	461a      	mov	r2, r3
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	4413      	add	r3, r2
 800641e:	61fb      	str	r3, [r7, #28]
  }

  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8006420:	89fb      	ldrh	r3, [r7, #14]
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2200      	movs	r2, #0
 8006426:	f240 3102 	movw	r1, #770	; 0x302
 800642a:	4618      	mov	r0, r3
 800642c:	f000 fbf0 	bl	8006c10 <CODEC_IO_Write>
 8006430:	4603      	mov	r3, r0
 8006432:	461a      	mov	r2, r3
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	4413      	add	r3, r2
 8006438:	61fb      	str	r3, [r7, #28]

  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 800643a:	89fb      	ldrh	r3, [r7, #14]
 800643c:	b2db      	uxtb	r3, r3
 800643e:	220a      	movs	r2, #10
 8006440:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006444:	4618      	mov	r0, r3
 8006446:	f000 fbe3 	bl	8006c10 <CODEC_IO_Write>
 800644a:	4603      	mov	r3, r0
 800644c:	461a      	mov	r2, r3
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	4413      	add	r3, r2
 8006452:	61fb      	str	r3, [r7, #28]

  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8006454:	89fb      	ldrh	r3, [r7, #14]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2201      	movs	r2, #1
 800645a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fbd6 	bl	8006c10 <CODEC_IO_Write>
 8006464:	4603      	mov	r3, r0
 8006466:	461a      	mov	r2, r3
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	4413      	add	r3, r2
 800646c:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 800646e:	8b3b      	ldrh	r3, [r7, #24]
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 817b 	beq.w	800676c <wm8994_Init+0xc14>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8006476:	8b3b      	ldrh	r3, [r7, #24]
 8006478:	2b02      	cmp	r3, #2
 800647a:	d157      	bne.n	800652c <wm8994_Init+0x9d4>
    {
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 800647c:	89fb      	ldrh	r3, [r7, #14]
 800647e:	b2db      	uxtb	r3, r3
 8006480:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006484:	212d      	movs	r1, #45	; 0x2d
 8006486:	4618      	mov	r0, r3
 8006488:	f000 fbc2 	bl	8006c10 <CODEC_IO_Write>
 800648c:	4603      	mov	r3, r0
 800648e:	461a      	mov	r2, r3
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	4413      	add	r3, r2
 8006494:	61fb      	str	r3, [r7, #28]

      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);
 8006496:	89fb      	ldrh	r3, [r7, #14]
 8006498:	b2db      	uxtb	r3, r3
 800649a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800649e:	212e      	movs	r1, #46	; 0x2e
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fbb5 	bl	8006c10 <CODEC_IO_Write>
 80064a6:	4603      	mov	r3, r0
 80064a8:	461a      	mov	r2, r3
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	4413      	add	r3, r2
 80064ae:	61fb      	str	r3, [r7, #28]

      /* Startup sequence for Headphone */
      if(ColdStartup)
 80064b0:	4b0e      	ldr	r3, [pc, #56]	; (80064ec <wm8994_Init+0x994>)
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d01b      	beq.n	80064f0 <wm8994_Init+0x998>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 80064b8:	89fb      	ldrh	r3, [r7, #14]
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80064c0:	f44f 7188 	mov.w	r1, #272	; 0x110
 80064c4:	4618      	mov	r0, r3
 80064c6:	f000 fba3 	bl	8006c10 <CODEC_IO_Write>
 80064ca:	4603      	mov	r3, r0
 80064cc:	461a      	mov	r2, r3
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	4413      	add	r3, r2
 80064d2:	61fb      	str	r3, [r7, #28]

        ColdStartup=0;
 80064d4:	4b05      	ldr	r3, [pc, #20]	; (80064ec <wm8994_Init+0x994>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        HAL_Delay(300);
 80064da:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80064de:	f000 fc05 	bl	8006cec <HAL_Delay>
 80064e2:	e016      	b.n	8006512 <wm8994_Init+0x9ba>
 80064e4:	200003d0 	.word	0x200003d0
 80064e8:	00017700 	.word	0x00017700
 80064ec:	20000018 	.word	0x20000018
      }
      else /* Headphone Warm Start-Up */
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 80064f0:	89fb      	ldrh	r3, [r7, #14]
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	f248 1208 	movw	r2, #33032	; 0x8108
 80064f8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 fb87 	bl	8006c10 <CODEC_IO_Write>
 8006502:	4603      	mov	r3, r0
 8006504:	461a      	mov	r2, r3
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	4413      	add	r3, r2
 800650a:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        HAL_Delay(50);
 800650c:	2032      	movs	r0, #50	; 0x32
 800650e:	f000 fbed 	bl	8006cec <HAL_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8006512:	89fb      	ldrh	r3, [r7, #14]
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2200      	movs	r2, #0
 8006518:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fb77 	bl	8006c10 <CODEC_IO_Write>
 8006522:	4603      	mov	r3, r0
 8006524:	461a      	mov	r2, r3
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	4413      	add	r3, r2
 800652a:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 800652c:	89fb      	ldrh	r3, [r7, #14]
 800652e:	b2db      	uxtb	r3, r3
 8006530:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006534:	2103      	movs	r1, #3
 8006536:	4618      	mov	r0, r3
 8006538:	f000 fb6a 	bl	8006c10 <CODEC_IO_Write>
 800653c:	4603      	mov	r3, r0
 800653e:	461a      	mov	r2, r3
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	4413      	add	r3, r2
 8006544:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8006546:	89fb      	ldrh	r3, [r7, #14]
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2200      	movs	r2, #0
 800654c:	2122      	movs	r1, #34	; 0x22
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fb5e 	bl	8006c10 <CODEC_IO_Write>
 8006554:	4603      	mov	r3, r0
 8006556:	461a      	mov	r2, r3
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	4413      	add	r3, r2
 800655c:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 800655e:	89fb      	ldrh	r3, [r7, #14]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2200      	movs	r2, #0
 8006564:	2123      	movs	r1, #35	; 0x23
 8006566:	4618      	mov	r0, r3
 8006568:	f000 fb52 	bl	8006c10 <CODEC_IO_Write>
 800656c:	4603      	mov	r3, r0
 800656e:	461a      	mov	r2, r3
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	4413      	add	r3, r2
 8006574:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8006576:	89fb      	ldrh	r3, [r7, #14]
 8006578:	b2db      	uxtb	r3, r3
 800657a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800657e:	2136      	movs	r1, #54	; 0x36
 8006580:	4618      	mov	r0, r3
 8006582:	f000 fb45 	bl	8006c10 <CODEC_IO_Write>
 8006586:	4603      	mov	r3, r0
 8006588:	461a      	mov	r2, r3
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	4413      	add	r3, r2
 800658e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8006590:	89fb      	ldrh	r3, [r7, #14]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	f243 0203 	movw	r2, #12291	; 0x3003
 8006598:	2101      	movs	r1, #1
 800659a:	4618      	mov	r0, r3
 800659c:	f000 fb38 	bl	8006c10 <CODEC_IO_Write>
 80065a0:	4603      	mov	r3, r0
 80065a2:	461a      	mov	r2, r3
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	4413      	add	r3, r2
 80065a8:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80065aa:	8afb      	ldrh	r3, [r7, #22]
 80065ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065b0:	d10d      	bne.n	80065ce <wm8994_Init+0xa76>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 80065b2:	89fb      	ldrh	r3, [r7, #14]
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	f240 2205 	movw	r2, #517	; 0x205
 80065ba:	2151      	movs	r1, #81	; 0x51
 80065bc:	4618      	mov	r0, r3
 80065be:	f000 fb27 	bl	8006c10 <CODEC_IO_Write>
 80065c2:	4603      	mov	r3, r0
 80065c4:	461a      	mov	r2, r3
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	4413      	add	r3, r2
 80065ca:	61fb      	str	r3, [r7, #28]
 80065cc:	e00b      	b.n	80065e6 <wm8994_Init+0xa8e>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);
 80065ce:	89fb      	ldrh	r3, [r7, #14]
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2205      	movs	r2, #5
 80065d4:	2151      	movs	r1, #81	; 0x51
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 fb1a 	bl	8006c10 <CODEC_IO_Write>
 80065dc:	4603      	mov	r3, r0
 80065de:	461a      	mov	r2, r3
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	4413      	add	r3, r2
 80065e4:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 80065e6:	8b7b      	ldrh	r3, [r7, #26]
 80065e8:	f443 534c 	orr.w	r3, r3, #13056	; 0x3300
 80065ec:	f043 0303 	orr.w	r3, r3, #3
 80065f0:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80065f2:	89fb      	ldrh	r3, [r7, #14]
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	8b7a      	ldrh	r2, [r7, #26]
 80065f8:	2101      	movs	r1, #1
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fb08 	bl	8006c10 <CODEC_IO_Write>
 8006600:	4603      	mov	r3, r0
 8006602:	461a      	mov	r2, r3
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	4413      	add	r3, r2
 8006608:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 800660a:	89fb      	ldrh	r3, [r7, #14]
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2222      	movs	r2, #34	; 0x22
 8006610:	2160      	movs	r1, #96	; 0x60
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fafc 	bl	8006c10 <CODEC_IO_Write>
 8006618:	4603      	mov	r3, r0
 800661a:	461a      	mov	r2, r3
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	4413      	add	r3, r2
 8006620:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8006622:	89fb      	ldrh	r3, [r7, #14]
 8006624:	b2db      	uxtb	r3, r3
 8006626:	f649 7225 	movw	r2, #40741	; 0x9f25
 800662a:	214c      	movs	r1, #76	; 0x4c
 800662c:	4618      	mov	r0, r3
 800662e:	f000 faef 	bl	8006c10 <CODEC_IO_Write>
 8006632:	4603      	mov	r3, r0
 8006634:	461a      	mov	r2, r3
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	4413      	add	r3, r2
 800663a:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    HAL_Delay(15);
 800663c:	200f      	movs	r0, #15
 800663e:	f000 fb55 	bl	8006cec <HAL_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8006642:	89fb      	ldrh	r3, [r7, #14]
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2201      	movs	r2, #1
 8006648:	212d      	movs	r1, #45	; 0x2d
 800664a:	4618      	mov	r0, r3
 800664c:	f000 fae0 	bl	8006c10 <CODEC_IO_Write>
 8006650:	4603      	mov	r3, r0
 8006652:	461a      	mov	r2, r3
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	4413      	add	r3, r2
 8006658:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 800665a:	89fb      	ldrh	r3, [r7, #14]
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2201      	movs	r2, #1
 8006660:	212e      	movs	r1, #46	; 0x2e
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fad4 	bl	8006c10 <CODEC_IO_Write>
 8006668:	4603      	mov	r3, r0
 800666a:	461a      	mov	r2, r3
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	4413      	add	r3, r2
 8006670:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8006672:	89fb      	ldrh	r3, [r7, #14]
 8006674:	b2db      	uxtb	r3, r3
 8006676:	f44f 724c 	mov.w	r2, #816	; 0x330
 800667a:	2103      	movs	r1, #3
 800667c:	4618      	mov	r0, r3
 800667e:	f000 fac7 	bl	8006c10 <CODEC_IO_Write>
 8006682:	4603      	mov	r3, r0
 8006684:	461a      	mov	r2, r3
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	4413      	add	r3, r2
 800668a:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 800668c:	89fb      	ldrh	r3, [r7, #14]
 800668e:	b2db      	uxtb	r3, r3
 8006690:	2233      	movs	r2, #51	; 0x33
 8006692:	2154      	movs	r1, #84	; 0x54
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fabb 	bl	8006c10 <CODEC_IO_Write>
 800669a:	4603      	mov	r3, r0
 800669c:	461a      	mov	r2, r3
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	4413      	add	r3, r2
 80066a2:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    HAL_Delay(257);
 80066a4:	f240 1001 	movw	r0, #257	; 0x101
 80066a8:	f000 fb20 	bl	8006cec <HAL_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 80066ac:	89fb      	ldrh	r3, [r7, #14]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	22ee      	movs	r2, #238	; 0xee
 80066b2:	2160      	movs	r1, #96	; 0x60
 80066b4:	4618      	mov	r0, r3
 80066b6:	f000 faab 	bl	8006c10 <CODEC_IO_Write>
 80066ba:	4603      	mov	r3, r0
 80066bc:	461a      	mov	r2, r3
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	4413      	add	r3, r2
 80066c2:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 80066c4:	89fb      	ldrh	r3, [r7, #14]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	22c0      	movs	r2, #192	; 0xc0
 80066ca:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 fa9e 	bl	8006c10 <CODEC_IO_Write>
 80066d4:	4603      	mov	r3, r0
 80066d6:	461a      	mov	r2, r3
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	4413      	add	r3, r2
 80066dc:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 80066de:	89fb      	ldrh	r3, [r7, #14]
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	22c0      	movs	r2, #192	; 0xc0
 80066e4:	f240 6111 	movw	r1, #1553	; 0x611
 80066e8:	4618      	mov	r0, r3
 80066ea:	f000 fa91 	bl	8006c10 <CODEC_IO_Write>
 80066ee:	4603      	mov	r3, r0
 80066f0:	461a      	mov	r2, r3
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	4413      	add	r3, r2
 80066f6:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80066f8:	89fb      	ldrh	r3, [r7, #14]
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2210      	movs	r2, #16
 80066fe:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8006702:	4618      	mov	r0, r3
 8006704:	f000 fa84 	bl	8006c10 <CODEC_IO_Write>
 8006708:	4603      	mov	r3, r0
 800670a:	461a      	mov	r2, r3
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	4413      	add	r3, r2
 8006710:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8006712:	89fb      	ldrh	r3, [r7, #14]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	22c0      	movs	r2, #192	; 0xc0
 8006718:	f240 6112 	movw	r1, #1554	; 0x612
 800671c:	4618      	mov	r0, r3
 800671e:	f000 fa77 	bl	8006c10 <CODEC_IO_Write>
 8006722:	4603      	mov	r3, r0
 8006724:	461a      	mov	r2, r3
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	4413      	add	r3, r2
 800672a:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 800672c:	89fb      	ldrh	r3, [r7, #14]
 800672e:	b2db      	uxtb	r3, r3
 8006730:	22c0      	movs	r2, #192	; 0xc0
 8006732:	f240 6113 	movw	r1, #1555	; 0x613
 8006736:	4618      	mov	r0, r3
 8006738:	f000 fa6a 	bl	8006c10 <CODEC_IO_Write>
 800673c:	4603      	mov	r3, r0
 800673e:	461a      	mov	r2, r3
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	4413      	add	r3, r2
 8006744:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8006746:	89fb      	ldrh	r3, [r7, #14]
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2210      	movs	r2, #16
 800674c:	f240 4122 	movw	r1, #1058	; 0x422
 8006750:	4618      	mov	r0, r3
 8006752:	f000 fa5d 	bl	8006c10 <CODEC_IO_Write>
 8006756:	4603      	mov	r3, r0
 8006758:	461a      	mov	r2, r3
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	4413      	add	r3, r2
 800675e:	61fb      	str	r3, [r7, #28]

    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8006760:	7afa      	ldrb	r2, [r7, #11]
 8006762:	89fb      	ldrh	r3, [r7, #14]
 8006764:	4611      	mov	r1, r2
 8006766:	4618      	mov	r0, r3
 8006768:	f000 f8c0 	bl	80068ec <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 800676c:	8afb      	ldrh	r3, [r7, #22]
 800676e:	2b00      	cmp	r3, #0
 8006770:	f000 80a6 	beq.w	80068c0 <wm8994_Init+0xd68>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8006774:	8afb      	ldrh	r3, [r7, #22]
 8006776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800677a:	d003      	beq.n	8006784 <wm8994_Init+0xc2c>
 800677c:	8afb      	ldrh	r3, [r7, #22]
 800677e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006782:	d12b      	bne.n	80067dc <wm8994_Init+0xc84>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8006784:	8b7b      	ldrh	r3, [r7, #26]
 8006786:	f043 0313 	orr.w	r3, r3, #19
 800678a:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800678c:	89fb      	ldrh	r3, [r7, #14]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	8b7a      	ldrh	r2, [r7, #26]
 8006792:	2101      	movs	r1, #1
 8006794:	4618      	mov	r0, r3
 8006796:	f000 fa3b 	bl	8006c10 <CODEC_IO_Write>
 800679a:	4603      	mov	r3, r0
 800679c:	461a      	mov	r2, r3
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	4413      	add	r3, r2
 80067a2:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80067a4:	89fb      	ldrh	r3, [r7, #14]
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2202      	movs	r2, #2
 80067aa:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fa2e 	bl	8006c10 <CODEC_IO_Write>
 80067b4:	4603      	mov	r3, r0
 80067b6:	461a      	mov	r2, r3
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	4413      	add	r3, r2
 80067bc:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 80067be:	89fb      	ldrh	r3, [r7, #14]
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80067c6:	f240 4111 	movw	r1, #1041	; 0x411
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 fa20 	bl	8006c10 <CODEC_IO_Write>
 80067d0:	4603      	mov	r3, r0
 80067d2:	461a      	mov	r2, r3
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	4413      	add	r3, r2
 80067d8:	61fb      	str	r3, [r7, #28]
 80067da:	e06b      	b.n	80068b4 <wm8994_Init+0xd5c>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80067dc:	8afb      	ldrh	r3, [r7, #22]
 80067de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e2:	d139      	bne.n	8006858 <wm8994_Init+0xd00>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80067e4:	8b7b      	ldrh	r3, [r7, #26]
 80067e6:	f043 0313 	orr.w	r3, r3, #19
 80067ea:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80067ec:	89fb      	ldrh	r3, [r7, #14]
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	8b7a      	ldrh	r2, [r7, #26]
 80067f2:	2101      	movs	r1, #1
 80067f4:	4618      	mov	r0, r3
 80067f6:	f000 fa0b 	bl	8006c10 <CODEC_IO_Write>
 80067fa:	4603      	mov	r3, r0
 80067fc:	461a      	mov	r2, r3
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	4413      	add	r3, r2
 8006802:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8006804:	89fb      	ldrh	r3, [r7, #14]
 8006806:	b2db      	uxtb	r3, r3
 8006808:	2202      	movs	r2, #2
 800680a:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 800680e:	4618      	mov	r0, r3
 8006810:	f000 f9fe 	bl	8006c10 <CODEC_IO_Write>
 8006814:	4603      	mov	r3, r0
 8006816:	461a      	mov	r2, r3
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	4413      	add	r3, r2
 800681c:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800681e:	89fb      	ldrh	r3, [r7, #14]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8006826:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800682a:	4618      	mov	r0, r3
 800682c:	f000 f9f0 	bl	8006c10 <CODEC_IO_Write>
 8006830:	4603      	mov	r3, r0
 8006832:	461a      	mov	r2, r3
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	4413      	add	r3, r2
 8006838:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);
 800683a:	89fb      	ldrh	r3, [r7, #14]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8006842:	f240 4111 	movw	r1, #1041	; 0x411
 8006846:	4618      	mov	r0, r3
 8006848:	f000 f9e2 	bl	8006c10 <CODEC_IO_Write>
 800684c:	4603      	mov	r3, r0
 800684e:	461a      	mov	r2, r3
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	4413      	add	r3, r2
 8006854:	61fb      	str	r3, [r7, #28]
 8006856:	e02d      	b.n	80068b4 <wm8994_Init+0xd5c>
    }
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8006858:	8afb      	ldrh	r3, [r7, #22]
 800685a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800685e:	d003      	beq.n	8006868 <wm8994_Init+0xd10>
 8006860:	8afb      	ldrh	r3, [r7, #22]
 8006862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006866:	d125      	bne.n	80068b4 <wm8994_Init+0xd5c>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8006868:	89fb      	ldrh	r3, [r7, #14]
 800686a:	b2db      	uxtb	r3, r3
 800686c:	220b      	movs	r2, #11
 800686e:	2118      	movs	r1, #24
 8006870:	4618      	mov	r0, r3
 8006872:	f000 f9cd 	bl	8006c10 <CODEC_IO_Write>
 8006876:	4603      	mov	r3, r0
 8006878:	461a      	mov	r2, r3
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	4413      	add	r3, r2
 800687e:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8006880:	89fb      	ldrh	r3, [r7, #14]
 8006882:	b2db      	uxtb	r3, r3
 8006884:	220b      	movs	r2, #11
 8006886:	211a      	movs	r1, #26
 8006888:	4618      	mov	r0, r3
 800688a:	f000 f9c1 	bl	8006c10 <CODEC_IO_Write>
 800688e:	4603      	mov	r3, r0
 8006890:	461a      	mov	r2, r3
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8006898:	89fb      	ldrh	r3, [r7, #14]
 800689a:	b2db      	uxtb	r3, r3
 800689c:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 80068a0:	f44f 6182 	mov.w	r1, #1040	; 0x410
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 f9b3 	bl	8006c10 <CODEC_IO_Write>
 80068aa:	4603      	mov	r3, r0
 80068ac:	461a      	mov	r2, r3
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	4413      	add	r3, r2
 80068b2:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80068b4:	7afa      	ldrb	r2, [r7, #11]
 80068b6:	89fb      	ldrh	r3, [r7, #14]
 80068b8:	4611      	mov	r1, r2
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 f816 	bl	80068ec <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;
 80068c0:	69fb      	ldr	r3, [r7, #28]
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3720      	adds	r7, #32
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop

080068cc <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	4603      	mov	r3, r0
 80068d4:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  //AUDIO_IO_Init(); // done in main.c

  return ((uint32_t)AUDIO_I2C_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 80068d6:	88fb      	ldrh	r3, [r7, #6]
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2100      	movs	r1, #0
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fd ff19 	bl	8004714 <AUDIO_I2C_Read>
 80068e2:	4603      	mov	r3, r0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	4603      	mov	r3, r0
 80068f4:	460a      	mov	r2, r1
 80068f6:	80fb      	strh	r3, [r7, #6]
 80068f8:	4613      	mov	r3, r2
 80068fa:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80068fc:	2300      	movs	r3, #0
 80068fe:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8006900:	797b      	ldrb	r3, [r7, #5]
 8006902:	2b64      	cmp	r3, #100	; 0x64
 8006904:	d80b      	bhi.n	800691e <wm8994_SetVolume+0x32>
 8006906:	797a      	ldrb	r2, [r7, #5]
 8006908:	4613      	mov	r3, r2
 800690a:	019b      	lsls	r3, r3, #6
 800690c:	1a9b      	subs	r3, r3, r2
 800690e:	4a86      	ldr	r2, [pc, #536]	; (8006b28 <wm8994_SetVolume+0x23c>)
 8006910:	fb82 1203 	smull	r1, r2, r2, r3
 8006914:	1152      	asrs	r2, r2, #5
 8006916:	17db      	asrs	r3, r3, #31
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	b2db      	uxtb	r3, r3
 800691c:	e000      	b.n	8006920 <wm8994_SetVolume+0x34>
 800691e:	2364      	movs	r3, #100	; 0x64
 8006920:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8006922:	4b82      	ldr	r3, [pc, #520]	; (8006b2c <wm8994_SetVolume+0x240>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 809b 	beq.w	8006a62 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 800692c:	7afb      	ldrb	r3, [r7, #11]
 800692e:	2b3e      	cmp	r3, #62	; 0x3e
 8006930:	d93d      	bls.n	80069ae <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8006932:	88fb      	ldrh	r3, [r7, #6]
 8006934:	2100      	movs	r1, #0
 8006936:	4618      	mov	r0, r3
 8006938:	f000 f8fc 	bl	8006b34 <wm8994_SetMute>
 800693c:	4602      	mov	r2, r0
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4413      	add	r3, r2
 8006942:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8006944:	88fb      	ldrh	r3, [r7, #6]
 8006946:	b2db      	uxtb	r3, r3
 8006948:	f240 127f 	movw	r2, #383	; 0x17f
 800694c:	211c      	movs	r1, #28
 800694e:	4618      	mov	r0, r3
 8006950:	f000 f95e 	bl	8006c10 <CODEC_IO_Write>
 8006954:	4603      	mov	r3, r0
 8006956:	461a      	mov	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 800695e:	88fb      	ldrh	r3, [r7, #6]
 8006960:	b2db      	uxtb	r3, r3
 8006962:	f240 127f 	movw	r2, #383	; 0x17f
 8006966:	211d      	movs	r1, #29
 8006968:	4618      	mov	r0, r3
 800696a:	f000 f951 	bl	8006c10 <CODEC_IO_Write>
 800696e:	4603      	mov	r3, r0
 8006970:	461a      	mov	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4413      	add	r3, r2
 8006976:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	f240 127f 	movw	r2, #383	; 0x17f
 8006980:	2126      	movs	r1, #38	; 0x26
 8006982:	4618      	mov	r0, r3
 8006984:	f000 f944 	bl	8006c10 <CODEC_IO_Write>
 8006988:	4603      	mov	r3, r0
 800698a:	461a      	mov	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4413      	add	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8006992:	88fb      	ldrh	r3, [r7, #6]
 8006994:	b2db      	uxtb	r3, r3
 8006996:	f240 127f 	movw	r2, #383	; 0x17f
 800699a:	2127      	movs	r1, #39	; 0x27
 800699c:	4618      	mov	r0, r3
 800699e:	f000 f937 	bl	8006c10 <CODEC_IO_Write>
 80069a2:	4603      	mov	r3, r0
 80069a4:	461a      	mov	r2, r3
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4413      	add	r3, r2
 80069aa:	60fb      	str	r3, [r7, #12]
 80069ac:	e059      	b.n	8006a62 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80069ae:	797b      	ldrb	r3, [r7, #5]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d109      	bne.n	80069c8 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80069b4:	88fb      	ldrh	r3, [r7, #6]
 80069b6:	2101      	movs	r1, #1
 80069b8:	4618      	mov	r0, r3
 80069ba:	f000 f8bb 	bl	8006b34 <wm8994_SetMute>
 80069be:	4602      	mov	r2, r0
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	4413      	add	r3, r2
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	e04c      	b.n	8006a62 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80069c8:	88fb      	ldrh	r3, [r7, #6]
 80069ca:	2100      	movs	r1, #0
 80069cc:	4618      	mov	r0, r3
 80069ce:	f000 f8b1 	bl	8006b34 <wm8994_SetMute>
 80069d2:	4602      	mov	r2, r0
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	4413      	add	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80069da:	88fb      	ldrh	r3, [r7, #6]
 80069dc:	b2d8      	uxtb	r0, r3
 80069de:	7afb      	ldrb	r3, [r7, #11]
 80069e0:	b21b      	sxth	r3, r3
 80069e2:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 80069e6:	b21b      	sxth	r3, r3
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	461a      	mov	r2, r3
 80069ec:	211c      	movs	r1, #28
 80069ee:	f000 f90f 	bl	8006c10 <CODEC_IO_Write>
 80069f2:	4603      	mov	r3, r0
 80069f4:	461a      	mov	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4413      	add	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 80069fc:	88fb      	ldrh	r3, [r7, #6]
 80069fe:	b2d8      	uxtb	r0, r3
 8006a00:	7afb      	ldrb	r3, [r7, #11]
 8006a02:	b21b      	sxth	r3, r3
 8006a04:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8006a08:	b21b      	sxth	r3, r3
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	211d      	movs	r1, #29
 8006a10:	f000 f8fe 	bl	8006c10 <CODEC_IO_Write>
 8006a14:	4603      	mov	r3, r0
 8006a16:	461a      	mov	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4413      	add	r3, r2
 8006a1c:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8006a1e:	88fb      	ldrh	r3, [r7, #6]
 8006a20:	b2d8      	uxtb	r0, r3
 8006a22:	7afb      	ldrb	r3, [r7, #11]
 8006a24:	b21b      	sxth	r3, r3
 8006a26:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8006a2a:	b21b      	sxth	r3, r3
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	461a      	mov	r2, r3
 8006a30:	2126      	movs	r1, #38	; 0x26
 8006a32:	f000 f8ed 	bl	8006c10 <CODEC_IO_Write>
 8006a36:	4603      	mov	r3, r0
 8006a38:	461a      	mov	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8006a40:	88fb      	ldrh	r3, [r7, #6]
 8006a42:	b2d8      	uxtb	r0, r3
 8006a44:	7afb      	ldrb	r3, [r7, #11]
 8006a46:	b21b      	sxth	r3, r3
 8006a48:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8006a4c:	b21b      	sxth	r3, r3
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	2127      	movs	r1, #39	; 0x27
 8006a54:	f000 f8dc 	bl	8006c10 <CODEC_IO_Write>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	4413      	add	r3, r2
 8006a60:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8006a62:	4b33      	ldr	r3, [pc, #204]	; (8006b30 <wm8994_SetVolume+0x244>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d059      	beq.n	8006b1e <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8006a6a:	797b      	ldrb	r3, [r7, #5]
 8006a6c:	2b63      	cmp	r3, #99	; 0x63
 8006a6e:	d80c      	bhi.n	8006a8a <wm8994_SetVolume+0x19e>
 8006a70:	797a      	ldrb	r2, [r7, #5]
 8006a72:	4613      	mov	r3, r2
 8006a74:	011b      	lsls	r3, r3, #4
 8006a76:	1a9b      	subs	r3, r3, r2
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	4a2b      	ldr	r2, [pc, #172]	; (8006b28 <wm8994_SetVolume+0x23c>)
 8006a7c:	fb82 1203 	smull	r1, r2, r2, r3
 8006a80:	1152      	asrs	r2, r2, #5
 8006a82:	17db      	asrs	r3, r3, #31
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	e000      	b.n	8006a8c <wm8994_SetVolume+0x1a0>
 8006a8a:	23ef      	movs	r3, #239	; 0xef
 8006a8c:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8006a8e:	88fb      	ldrh	r3, [r7, #6]
 8006a90:	b2d8      	uxtb	r0, r3
 8006a92:	7afb      	ldrb	r3, [r7, #11]
 8006a94:	b21b      	sxth	r3, r3
 8006a96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a9a:	b21b      	sxth	r3, r3
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006aa4:	f000 f8b4 	bl	8006c10 <CODEC_IO_Write>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	461a      	mov	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4413      	add	r3, r2
 8006ab0:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8006ab2:	88fb      	ldrh	r3, [r7, #6]
 8006ab4:	b2d8      	uxtb	r0, r3
 8006ab6:	7afb      	ldrb	r3, [r7, #11]
 8006ab8:	b21b      	sxth	r3, r3
 8006aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006abe:	b21b      	sxth	r3, r3
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f240 4101 	movw	r1, #1025	; 0x401
 8006ac8:	f000 f8a2 	bl	8006c10 <CODEC_IO_Write>
 8006acc:	4603      	mov	r3, r0
 8006ace:	461a      	mov	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8006ad6:	88fb      	ldrh	r3, [r7, #6]
 8006ad8:	b2d8      	uxtb	r0, r3
 8006ada:	7afb      	ldrb	r3, [r7, #11]
 8006adc:	b21b      	sxth	r3, r3
 8006ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ae2:	b21b      	sxth	r3, r3
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	f240 4104 	movw	r1, #1028	; 0x404
 8006aec:	f000 f890 	bl	8006c10 <CODEC_IO_Write>
 8006af0:	4603      	mov	r3, r0
 8006af2:	461a      	mov	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	4413      	add	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8006afa:	88fb      	ldrh	r3, [r7, #6]
 8006afc:	b2d8      	uxtb	r0, r3
 8006afe:	7afb      	ldrb	r3, [r7, #11]
 8006b00:	b21b      	sxth	r3, r3
 8006b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b06:	b21b      	sxth	r3, r3
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f240 4105 	movw	r1, #1029	; 0x405
 8006b10:	f000 f87e 	bl	8006c10 <CODEC_IO_Write>
 8006b14:	4603      	mov	r3, r0
 8006b16:	461a      	mov	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	51eb851f 	.word	0x51eb851f
 8006b2c:	200003cc 	.word	0x200003cc
 8006b30:	200003d0 	.word	0x200003d0

08006b34 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	6039      	str	r1, [r7, #0]
 8006b3e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8006b44:	4b21      	ldr	r3, [pc, #132]	; (8006bcc <wm8994_SetMute+0x98>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d039      	beq.n	8006bc0 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d11c      	bne.n	8006b8c <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8006b52:	88fb      	ldrh	r3, [r7, #6]
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b5a:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 f856 	bl	8006c10 <CODEC_IO_Write>
 8006b64:	4603      	mov	r3, r0
 8006b66:	461a      	mov	r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8006b6e:	88fb      	ldrh	r3, [r7, #6]
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b76:	f240 4122 	movw	r1, #1058	; 0x422
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 f848 	bl	8006c10 <CODEC_IO_Write>
 8006b80:	4603      	mov	r3, r0
 8006b82:	461a      	mov	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4413      	add	r3, r2
 8006b88:	60fb      	str	r3, [r7, #12]
 8006b8a:	e019      	b.n	8006bc0 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8006b8c:	88fb      	ldrh	r3, [r7, #6]
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	2210      	movs	r2, #16
 8006b92:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8006b96:	4618      	mov	r0, r3
 8006b98:	f000 f83a 	bl	8006c10 <CODEC_IO_Write>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8006ba6:	88fb      	ldrh	r3, [r7, #6]
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2210      	movs	r2, #16
 8006bac:	f240 4122 	movw	r1, #1058	; 0x422
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f000 f82d 	bl	8006c10 <CODEC_IO_Write>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	461a      	mov	r2, r3
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	200003cc 	.word	0x200003cc

08006bd0 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	60fb      	str	r3, [r7, #12]

  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8006bde:	88fb      	ldrh	r3, [r7, #6]
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2200      	movs	r2, #0
 8006be4:	2100      	movs	r1, #0
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 f812 	bl	8006c10 <CODEC_IO_Write>
 8006bec:	4603      	mov	r3, r0
 8006bee:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8006bf0:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <wm8994_Reset+0x38>)
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8006bf6:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <wm8994_Reset+0x3c>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	601a      	str	r2, [r3, #0]

  return counter;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	200003cc 	.word	0x200003cc
 8006c0c:	200003d0 	.word	0x200003d0

08006c10 <CODEC_IO_Write>:
  * @param  Value: Data to be written
  * @retval None
  * TODO : delete
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	4603      	mov	r3, r0
 8006c18:	71fb      	strb	r3, [r7, #7]
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	80bb      	strh	r3, [r7, #4]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8006c22:	2300      	movs	r3, #0
 8006c24:	60fb      	str	r3, [r7, #12]

 AUDIO_I2C_Write(Addr, Reg, Value);
 8006c26:	887a      	ldrh	r2, [r7, #2]
 8006c28:	88b9      	ldrh	r1, [r7, #4]
 8006c2a:	79fb      	ldrb	r3, [r7, #7]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fd fd47 	bl	80046c0 <AUDIO_I2C_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_I2C_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */

  return result;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	b2db      	uxtb	r3, r3
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
	...

08006c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006c44:	480d      	ldr	r0, [pc, #52]	; (8006c7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006c46:	490e      	ldr	r1, [pc, #56]	; (8006c80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006c48:	4a0e      	ldr	r2, [pc, #56]	; (8006c84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c4c:	e002      	b.n	8006c54 <LoopCopyDataInit>

08006c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c52:	3304      	adds	r3, #4

08006c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c58:	d3f9      	bcc.n	8006c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c5a:	4a0b      	ldr	r2, [pc, #44]	; (8006c88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006c5c:	4c0b      	ldr	r4, [pc, #44]	; (8006c8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8006c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c60:	e001      	b.n	8006c66 <LoopFillZerobss>

08006c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c64:	3204      	adds	r2, #4

08006c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c68:	d3fb      	bcc.n	8006c62 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006c6a:	f7fd f939 	bl	8003ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c6e:	f013 fba9 	bl	801a3c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c72:	f7fa fc53 	bl	800151c <main>
  bx  lr    
 8006c76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006c78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8006c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006c80:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8006c84:	08031aa4 	.word	0x08031aa4
  ldr r2, =_sbss
 8006c88:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8006c8c:	2004b030 	.word	0x2004b030

08006c90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c90:	e7fe      	b.n	8006c90 <ADC_IRQHandler>

08006c92 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c92:	b580      	push	{r7, lr}
 8006c94:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c96:	2003      	movs	r0, #3
 8006c98:	f000 fba5 	bl	80073e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f7fc ffab 	bl	8003bf8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8006ca2:	f7fb ff8f 	bl	8002bc4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006cb0:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <HAL_IncTick+0x20>)
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	4b06      	ldr	r3, [pc, #24]	; (8006cd0 <HAL_IncTick+0x24>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4413      	add	r3, r2
 8006cbc:	4a04      	ldr	r2, [pc, #16]	; (8006cd0 <HAL_IncTick+0x24>)
 8006cbe:	6013      	str	r3, [r2, #0]
}
 8006cc0:	bf00      	nop
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000038 	.word	0x20000038
 8006cd0:	2004a4c8 	.word	0x2004a4c8

08006cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8006cd8:	4b03      	ldr	r3, [pc, #12]	; (8006ce8 <HAL_GetTick+0x14>)
 8006cda:	681b      	ldr	r3, [r3, #0]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	2004a4c8 	.word	0x2004a4c8

08006cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006cf4:	f7ff ffee 	bl	8006cd4 <HAL_GetTick>
 8006cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d005      	beq.n	8006d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d06:	4b0a      	ldr	r3, [pc, #40]	; (8006d30 <HAL_Delay+0x44>)
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006d12:	bf00      	nop
 8006d14:	f7ff ffde 	bl	8006cd4 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d8f7      	bhi.n	8006d14 <HAL_Delay+0x28>
  {
  }
}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20000038 	.word	0x20000038

08006d34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e031      	b.n	8006dae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d109      	bne.n	8006d66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f7fb ff5e 	bl	8002c14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6a:	f003 0310 	and.w	r3, r3, #16
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d116      	bne.n	8006da0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d76:	4b10      	ldr	r3, [pc, #64]	; (8006db8 <HAL_ADC_Init+0x84>)
 8006d78:	4013      	ands	r3, r2
 8006d7a:	f043 0202 	orr.w	r2, r3, #2
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f964 	bl	8007050 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d92:	f023 0303 	bic.w	r3, r3, #3
 8006d96:	f043 0201 	orr.w	r2, r3, #1
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	641a      	str	r2, [r3, #64]	; 0x40
 8006d9e:	e001      	b.n	8006da4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	ffffeefd 	.word	0xffffeefd

08006dbc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d101      	bne.n	8006dd8 <HAL_ADC_ConfigChannel+0x1c>
 8006dd4:	2302      	movs	r3, #2
 8006dd6:	e12a      	b.n	800702e <HAL_ADC_ConfigChannel+0x272>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2b09      	cmp	r3, #9
 8006de6:	d93a      	bls.n	8006e5e <HAL_ADC_ConfigChannel+0xa2>
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006df0:	d035      	beq.n	8006e5e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68d9      	ldr	r1, [r3, #12]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	461a      	mov	r2, r3
 8006e00:	4613      	mov	r3, r2
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	4413      	add	r3, r2
 8006e06:	3b1e      	subs	r3, #30
 8006e08:	2207      	movs	r2, #7
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	43da      	mvns	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	400a      	ands	r2, r1
 8006e16:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a87      	ldr	r2, [pc, #540]	; (800703c <HAL_ADC_ConfigChannel+0x280>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d10a      	bne.n	8006e38 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68d9      	ldr	r1, [r3, #12]
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	061a      	lsls	r2, r3, #24
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e36:	e035      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68d9      	ldr	r1, [r3, #12]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	689a      	ldr	r2, [r3, #8]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	4618      	mov	r0, r3
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	4403      	add	r3, r0
 8006e50:	3b1e      	subs	r3, #30
 8006e52:	409a      	lsls	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006e5c:	e022      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6919      	ldr	r1, [r3, #16]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	005b      	lsls	r3, r3, #1
 8006e70:	4413      	add	r3, r2
 8006e72:	2207      	movs	r2, #7
 8006e74:	fa02 f303 	lsl.w	r3, r2, r3
 8006e78:	43da      	mvns	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	400a      	ands	r2, r1
 8006e80:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6919      	ldr	r1, [r3, #16]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	689a      	ldr	r2, [r3, #8]
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	4618      	mov	r0, r3
 8006e94:	4603      	mov	r3, r0
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	4403      	add	r3, r0
 8006e9a:	409a      	lsls	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	2b06      	cmp	r3, #6
 8006eaa:	d824      	bhi.n	8006ef6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	3b05      	subs	r3, #5
 8006ebe:	221f      	movs	r2, #31
 8006ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec4:	43da      	mvns	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	400a      	ands	r2, r1
 8006ecc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	4618      	mov	r0, r3
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685a      	ldr	r2, [r3, #4]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	3b05      	subs	r3, #5
 8006ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	635a      	str	r2, [r3, #52]	; 0x34
 8006ef4:	e04c      	b.n	8006f90 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b0c      	cmp	r3, #12
 8006efc:	d824      	bhi.n	8006f48 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4413      	add	r3, r2
 8006f0e:	3b23      	subs	r3, #35	; 0x23
 8006f10:	221f      	movs	r2, #31
 8006f12:	fa02 f303 	lsl.w	r3, r2, r3
 8006f16:	43da      	mvns	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	400a      	ands	r2, r1
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	685a      	ldr	r2, [r3, #4]
 8006f32:	4613      	mov	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	4413      	add	r3, r2
 8006f38:	3b23      	subs	r3, #35	; 0x23
 8006f3a:	fa00 f203 	lsl.w	r2, r0, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	631a      	str	r2, [r3, #48]	; 0x30
 8006f46:	e023      	b.n	8006f90 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	4613      	mov	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	3b41      	subs	r3, #65	; 0x41
 8006f5a:	221f      	movs	r2, #31
 8006f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f60:	43da      	mvns	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	400a      	ands	r2, r1
 8006f68:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	4618      	mov	r0, r3
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	685a      	ldr	r2, [r3, #4]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4413      	add	r3, r2
 8006f82:	3b41      	subs	r3, #65	; 0x41
 8006f84:	fa00 f203 	lsl.w	r2, r0, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a2a      	ldr	r2, [pc, #168]	; (8007040 <HAL_ADC_ConfigChannel+0x284>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d10a      	bne.n	8006fb0 <HAL_ADC_ConfigChannel+0x1f4>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fa2:	d105      	bne.n	8006fb0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006fa4:	4b27      	ldr	r3, [pc, #156]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	4a26      	ldr	r2, [pc, #152]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006faa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006fae:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a22      	ldr	r2, [pc, #136]	; (8007040 <HAL_ADC_ConfigChannel+0x284>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d109      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x212>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b12      	cmp	r3, #18
 8006fc0:	d105      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006fc2:	4b20      	ldr	r3, [pc, #128]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	4a1f      	ldr	r2, [pc, #124]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006fc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006fcc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a1b      	ldr	r2, [pc, #108]	; (8007040 <HAL_ADC_ConfigChannel+0x284>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d125      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x268>
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a17      	ldr	r2, [pc, #92]	; (800703c <HAL_ADC_ConfigChannel+0x280>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d003      	beq.n	8006fea <HAL_ADC_ConfigChannel+0x22e>
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b11      	cmp	r3, #17
 8006fe8:	d11c      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006fea:	4b16      	ldr	r3, [pc, #88]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	4a15      	ldr	r2, [pc, #84]	; (8007044 <HAL_ADC_ConfigChannel+0x288>)
 8006ff0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006ff4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a10      	ldr	r2, [pc, #64]	; (800703c <HAL_ADC_ConfigChannel+0x280>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d111      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8007000:	4b11      	ldr	r3, [pc, #68]	; (8007048 <HAL_ADC_ConfigChannel+0x28c>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a11      	ldr	r2, [pc, #68]	; (800704c <HAL_ADC_ConfigChannel+0x290>)
 8007006:	fba2 2303 	umull	r2, r3, r2, r3
 800700a:	0c9a      	lsrs	r2, r3, #18
 800700c:	4613      	mov	r3, r2
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	4413      	add	r3, r2
 8007012:	005b      	lsls	r3, r3, #1
 8007014:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8007016:	e002      	b.n	800701e <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	3b01      	subs	r3, #1
 800701c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1f9      	bne.n	8007018 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3714      	adds	r7, #20
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	10000012 	.word	0x10000012
 8007040:	40012000 	.word	0x40012000
 8007044:	40012300 	.word	0x40012300
 8007048:	20000008 	.word	0x20000008
 800704c:	431bde83 	.word	0x431bde83

08007050 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8007058:	4b78      	ldr	r3, [pc, #480]	; (800723c <ADC_Init+0x1ec>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4a77      	ldr	r2, [pc, #476]	; (800723c <ADC_Init+0x1ec>)
 800705e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007062:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8007064:	4b75      	ldr	r3, [pc, #468]	; (800723c <ADC_Init+0x1ec>)
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	4973      	ldr	r1, [pc, #460]	; (800723c <ADC_Init+0x1ec>)
 800706e:	4313      	orrs	r3, r2
 8007070:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007080:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6859      	ldr	r1, [r3, #4]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	021a      	lsls	r2, r3, #8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80070a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6859      	ldr	r1, [r3, #4]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6899      	ldr	r1, [r3, #8]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68da      	ldr	r2, [r3, #12]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070de:	4a58      	ldr	r2, [pc, #352]	; (8007240 <ADC_Init+0x1f0>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d022      	beq.n	800712a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80070f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6899      	ldr	r1, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	430a      	orrs	r2, r1
 8007104:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689a      	ldr	r2, [r3, #8]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007114:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6899      	ldr	r1, [r3, #8]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	609a      	str	r2, [r3, #8]
 8007128:	e00f      	b.n	800714a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	689a      	ldr	r2, [r3, #8]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007138:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007148:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689a      	ldr	r2, [r3, #8]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f022 0202 	bic.w	r2, r2, #2
 8007158:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6899      	ldr	r1, [r3, #8]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	005a      	lsls	r2, r3, #1
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01b      	beq.n	80071b0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007186:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007196:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6859      	ldr	r1, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a2:	3b01      	subs	r3, #1
 80071a4:	035a      	lsls	r2, r3, #13
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	605a      	str	r2, [r3, #4]
 80071ae:	e007      	b.n	80071c0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80071ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	69db      	ldr	r3, [r3, #28]
 80071da:	3b01      	subs	r3, #1
 80071dc:	051a      	lsls	r2, r3, #20
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	689a      	ldr	r2, [r3, #8]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80071f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6899      	ldr	r1, [r3, #8]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007202:	025a      	lsls	r2, r3, #9
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	430a      	orrs	r2, r1
 800720a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689a      	ldr	r2, [r3, #8]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800721a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	6899      	ldr	r1, [r3, #8]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	029a      	lsls	r2, r3, #10
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	430a      	orrs	r2, r1
 800722e:	609a      	str	r2, [r3, #8]
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr
 800723c:	40012300 	.word	0x40012300
 8007240:	0f000001 	.word	0x0f000001

08007244 <__NVIC_SetPriorityGrouping>:
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f003 0307 	and.w	r3, r3, #7
 8007252:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007254:	4b0b      	ldr	r3, [pc, #44]	; (8007284 <__NVIC_SetPriorityGrouping+0x40>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007260:	4013      	ands	r3, r2
 8007262:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800726c:	4b06      	ldr	r3, [pc, #24]	; (8007288 <__NVIC_SetPriorityGrouping+0x44>)
 800726e:	4313      	orrs	r3, r2
 8007270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007272:	4a04      	ldr	r2, [pc, #16]	; (8007284 <__NVIC_SetPriorityGrouping+0x40>)
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	60d3      	str	r3, [r2, #12]
}
 8007278:	bf00      	nop
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	e000ed00 	.word	0xe000ed00
 8007288:	05fa0000 	.word	0x05fa0000

0800728c <__NVIC_GetPriorityGrouping>:
{
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007290:	4b04      	ldr	r3, [pc, #16]	; (80072a4 <__NVIC_GetPriorityGrouping+0x18>)
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	0a1b      	lsrs	r3, r3, #8
 8007296:	f003 0307 	and.w	r3, r3, #7
}
 800729a:	4618      	mov	r0, r3
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr
 80072a4:	e000ed00 	.word	0xe000ed00

080072a8 <__NVIC_EnableIRQ>:
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	4603      	mov	r3, r0
 80072b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	db0b      	blt.n	80072d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072ba:	79fb      	ldrb	r3, [r7, #7]
 80072bc:	f003 021f 	and.w	r2, r3, #31
 80072c0:	4907      	ldr	r1, [pc, #28]	; (80072e0 <__NVIC_EnableIRQ+0x38>)
 80072c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072c6:	095b      	lsrs	r3, r3, #5
 80072c8:	2001      	movs	r0, #1
 80072ca:	fa00 f202 	lsl.w	r2, r0, r2
 80072ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	e000e100 	.word	0xe000e100

080072e4 <__NVIC_DisableIRQ>:
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	4603      	mov	r3, r0
 80072ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	db12      	blt.n	800731c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80072f6:	79fb      	ldrb	r3, [r7, #7]
 80072f8:	f003 021f 	and.w	r2, r3, #31
 80072fc:	490a      	ldr	r1, [pc, #40]	; (8007328 <__NVIC_DisableIRQ+0x44>)
 80072fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007302:	095b      	lsrs	r3, r3, #5
 8007304:	2001      	movs	r0, #1
 8007306:	fa00 f202 	lsl.w	r2, r0, r2
 800730a:	3320      	adds	r3, #32
 800730c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007310:	f3bf 8f4f 	dsb	sy
}
 8007314:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007316:	f3bf 8f6f 	isb	sy
}
 800731a:	bf00      	nop
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	e000e100 	.word	0xe000e100

0800732c <__NVIC_SetPriority>:
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	4603      	mov	r3, r0
 8007334:	6039      	str	r1, [r7, #0]
 8007336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800733c:	2b00      	cmp	r3, #0
 800733e:	db0a      	blt.n	8007356 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	b2da      	uxtb	r2, r3
 8007344:	490c      	ldr	r1, [pc, #48]	; (8007378 <__NVIC_SetPriority+0x4c>)
 8007346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800734a:	0112      	lsls	r2, r2, #4
 800734c:	b2d2      	uxtb	r2, r2
 800734e:	440b      	add	r3, r1
 8007350:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007354:	e00a      	b.n	800736c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	b2da      	uxtb	r2, r3
 800735a:	4908      	ldr	r1, [pc, #32]	; (800737c <__NVIC_SetPriority+0x50>)
 800735c:	79fb      	ldrb	r3, [r7, #7]
 800735e:	f003 030f 	and.w	r3, r3, #15
 8007362:	3b04      	subs	r3, #4
 8007364:	0112      	lsls	r2, r2, #4
 8007366:	b2d2      	uxtb	r2, r2
 8007368:	440b      	add	r3, r1
 800736a:	761a      	strb	r2, [r3, #24]
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	e000e100 	.word	0xe000e100
 800737c:	e000ed00 	.word	0xe000ed00

08007380 <NVIC_EncodePriority>:
{
 8007380:	b480      	push	{r7}
 8007382:	b089      	sub	sp, #36	; 0x24
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f003 0307 	and.w	r3, r3, #7
 8007392:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	f1c3 0307 	rsb	r3, r3, #7
 800739a:	2b04      	cmp	r3, #4
 800739c:	bf28      	it	cs
 800739e:	2304      	movcs	r3, #4
 80073a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	3304      	adds	r3, #4
 80073a6:	2b06      	cmp	r3, #6
 80073a8:	d902      	bls.n	80073b0 <NVIC_EncodePriority+0x30>
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	3b03      	subs	r3, #3
 80073ae:	e000      	b.n	80073b2 <NVIC_EncodePriority+0x32>
 80073b0:	2300      	movs	r3, #0
 80073b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073b4:	f04f 32ff 	mov.w	r2, #4294967295
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	fa02 f303 	lsl.w	r3, r2, r3
 80073be:	43da      	mvns	r2, r3
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	401a      	ands	r2, r3
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80073c8:	f04f 31ff 	mov.w	r1, #4294967295
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	fa01 f303 	lsl.w	r3, r1, r3
 80073d2:	43d9      	mvns	r1, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073d8:	4313      	orrs	r3, r2
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3724      	adds	r7, #36	; 0x24
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b082      	sub	sp, #8
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7ff ff28 	bl	8007244 <__NVIC_SetPriorityGrouping>
}
 80073f4:	bf00      	nop
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b086      	sub	sp, #24
 8007400:	af00      	add	r7, sp, #0
 8007402:	4603      	mov	r3, r0
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]
 8007408:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800740a:	2300      	movs	r3, #0
 800740c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800740e:	f7ff ff3d 	bl	800728c <__NVIC_GetPriorityGrouping>
 8007412:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	68b9      	ldr	r1, [r7, #8]
 8007418:	6978      	ldr	r0, [r7, #20]
 800741a:	f7ff ffb1 	bl	8007380 <NVIC_EncodePriority>
 800741e:	4602      	mov	r2, r0
 8007420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007424:	4611      	mov	r1, r2
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff ff80 	bl	800732c <__NVIC_SetPriority>
}
 800742c:	bf00      	nop
 800742e:	3718      	adds	r7, #24
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800743e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007442:	4618      	mov	r0, r3
 8007444:	f7ff ff30 	bl	80072a8 <__NVIC_EnableIRQ>
}
 8007448:	bf00      	nop
 800744a:	3708      	adds	r7, #8
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	4603      	mov	r3, r0
 8007458:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800745a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff ff40 	bl	80072e4 <__NVIC_DisableIRQ>
}
 8007464:	bf00      	nop
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800746c:	b480      	push	{r7}
 800746e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007470:	f3bf 8f5f 	dmb	sy
}
 8007474:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007476:	4b07      	ldr	r3, [pc, #28]	; (8007494 <HAL_MPU_Disable+0x28>)
 8007478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747a:	4a06      	ldr	r2, [pc, #24]	; (8007494 <HAL_MPU_Disable+0x28>)
 800747c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007480:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007482:	4b05      	ldr	r3, [pc, #20]	; (8007498 <HAL_MPU_Disable+0x2c>)
 8007484:	2200      	movs	r2, #0
 8007486:	605a      	str	r2, [r3, #4]
}
 8007488:	bf00      	nop
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	e000ed00 	.word	0xe000ed00
 8007498:	e000ed90 	.word	0xe000ed90

0800749c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80074a4:	4a0b      	ldr	r2, [pc, #44]	; (80074d4 <HAL_MPU_Enable+0x38>)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f043 0301 	orr.w	r3, r3, #1
 80074ac:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80074ae:	4b0a      	ldr	r3, [pc, #40]	; (80074d8 <HAL_MPU_Enable+0x3c>)
 80074b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b2:	4a09      	ldr	r2, [pc, #36]	; (80074d8 <HAL_MPU_Enable+0x3c>)
 80074b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074b8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80074ba:	f3bf 8f4f 	dsb	sy
}
 80074be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80074c0:	f3bf 8f6f 	isb	sy
}
 80074c4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	e000ed90 	.word	0xe000ed90
 80074d8:	e000ed00 	.word	0xe000ed00

080074dc <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	785a      	ldrb	r2, [r3, #1]
 80074e8:	4b1d      	ldr	r3, [pc, #116]	; (8007560 <HAL_MPU_ConfigRegion+0x84>)
 80074ea:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d029      	beq.n	8007548 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 80074f4:	4a1a      	ldr	r2, [pc, #104]	; (8007560 <HAL_MPU_ConfigRegion+0x84>)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	7b1b      	ldrb	r3, [r3, #12]
 8007500:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	7adb      	ldrb	r3, [r3, #11]
 8007506:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007508:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	7a9b      	ldrb	r3, [r3, #10]
 800750e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007510:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	7b5b      	ldrb	r3, [r3, #13]
 8007516:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007518:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	7b9b      	ldrb	r3, [r3, #14]
 800751e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007520:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	7bdb      	ldrb	r3, [r3, #15]
 8007526:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007528:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	7a5b      	ldrb	r3, [r3, #9]
 800752e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007530:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	7a1b      	ldrb	r3, [r3, #8]
 8007536:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007538:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	7812      	ldrb	r2, [r2, #0]
 800753e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007540:	4a07      	ldr	r2, [pc, #28]	; (8007560 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007542:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007544:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8007546:	e005      	b.n	8007554 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8007548:	4b05      	ldr	r3, [pc, #20]	; (8007560 <HAL_MPU_ConfigRegion+0x84>)
 800754a:	2200      	movs	r2, #0
 800754c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 800754e:	4b04      	ldr	r3, [pc, #16]	; (8007560 <HAL_MPU_ConfigRegion+0x84>)
 8007550:	2200      	movs	r2, #0
 8007552:	611a      	str	r2, [r3, #16]
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	e000ed90 	.word	0xe000ed90

08007564 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e054      	b.n	8007620 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	7f5b      	ldrb	r3, [r3, #29]
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d105      	bne.n	800758c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f7fb fb9e 	bl	8002cc8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	791b      	ldrb	r3, [r3, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10c      	bne.n	80075b4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a22      	ldr	r2, [pc, #136]	; (8007628 <HAL_CRC_Init+0xc4>)
 80075a0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f022 0218 	bic.w	r2, r2, #24
 80075b0:	609a      	str	r2, [r3, #8]
 80075b2:	e00c      	b.n	80075ce <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6899      	ldr	r1, [r3, #8]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	461a      	mov	r2, r3
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f834 	bl	800762c <HAL_CRCEx_Polynomial_Set>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d001      	beq.n	80075ce <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e028      	b.n	8007620 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	795b      	ldrb	r3, [r3, #5]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d105      	bne.n	80075e2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f04f 32ff 	mov.w	r2, #4294967295
 80075de:	611a      	str	r2, [r3, #16]
 80075e0:	e004      	b.n	80075ec <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	6912      	ldr	r2, [r2, #16]
 80075ea:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	695a      	ldr	r2, [r3, #20]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	430a      	orrs	r2, r1
 8007600:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	699a      	ldr	r2, [r3, #24]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	430a      	orrs	r2, r1
 8007616:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3708      	adds	r7, #8
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	04c11db7 	.word	0x04c11db7

0800762c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800762c:	b480      	push	{r7}
 800762e:	b087      	sub	sp, #28
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007638:	2300      	movs	r3, #0
 800763a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800763c:	231f      	movs	r3, #31
 800763e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8007640:	bf00      	nop
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	1e5a      	subs	r2, r3, #1
 8007646:	613a      	str	r2, [r7, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d009      	beq.n	8007660 <HAL_CRCEx_Polynomial_Set+0x34>
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f003 031f 	and.w	r3, r3, #31
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	fa22 f303 	lsr.w	r3, r2, r3
 8007658:	f003 0301 	and.w	r3, r3, #1
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0f0      	beq.n	8007642 <HAL_CRCEx_Polynomial_Set+0x16>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b18      	cmp	r3, #24
 8007664:	d846      	bhi.n	80076f4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8007666:	a201      	add	r2, pc, #4	; (adr r2, 800766c <HAL_CRCEx_Polynomial_Set+0x40>)
 8007668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800766c:	080076fb 	.word	0x080076fb
 8007670:	080076f5 	.word	0x080076f5
 8007674:	080076f5 	.word	0x080076f5
 8007678:	080076f5 	.word	0x080076f5
 800767c:	080076f5 	.word	0x080076f5
 8007680:	080076f5 	.word	0x080076f5
 8007684:	080076f5 	.word	0x080076f5
 8007688:	080076f5 	.word	0x080076f5
 800768c:	080076e9 	.word	0x080076e9
 8007690:	080076f5 	.word	0x080076f5
 8007694:	080076f5 	.word	0x080076f5
 8007698:	080076f5 	.word	0x080076f5
 800769c:	080076f5 	.word	0x080076f5
 80076a0:	080076f5 	.word	0x080076f5
 80076a4:	080076f5 	.word	0x080076f5
 80076a8:	080076f5 	.word	0x080076f5
 80076ac:	080076dd 	.word	0x080076dd
 80076b0:	080076f5 	.word	0x080076f5
 80076b4:	080076f5 	.word	0x080076f5
 80076b8:	080076f5 	.word	0x080076f5
 80076bc:	080076f5 	.word	0x080076f5
 80076c0:	080076f5 	.word	0x080076f5
 80076c4:	080076f5 	.word	0x080076f5
 80076c8:	080076f5 	.word	0x080076f5
 80076cc:	080076d1 	.word	0x080076d1
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	2b06      	cmp	r3, #6
 80076d4:	d913      	bls.n	80076fe <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80076da:	e010      	b.n	80076fe <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	2b07      	cmp	r3, #7
 80076e0:	d90f      	bls.n	8007702 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80076e6:	e00c      	b.n	8007702 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	2b0f      	cmp	r3, #15
 80076ec:	d90b      	bls.n	8007706 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80076f2:	e008      	b.n	8007706 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	75fb      	strb	r3, [r7, #23]
      break;
 80076f8:	e006      	b.n	8007708 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80076fa:	bf00      	nop
 80076fc:	e004      	b.n	8007708 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80076fe:	bf00      	nop
 8007700:	e002      	b.n	8007708 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8007702:	bf00      	nop
 8007704:	e000      	b.n	8007708 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8007706:	bf00      	nop
  }
  if (status == HAL_OK)
 8007708:	7dfb      	ldrb	r3, [r7, #23]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10d      	bne.n	800772a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68ba      	ldr	r2, [r7, #8]
 8007714:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	f023 0118 	bic.w	r1, r3, #24
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	430a      	orrs	r2, r1
 8007728:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800772a:	7dfb      	ldrb	r3, [r7, #23]
}
 800772c:	4618      	mov	r0, r3
 800772e:	371c      	adds	r7, #28
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e069      	b.n	800781e <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d102      	bne.n	800775c <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f7fb fad6 	bl	8002d08 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2202      	movs	r2, #2
 8007760:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	625a      	str	r2, [r3, #36]	; 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6819      	ldr	r1, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	4b2a      	ldr	r3, [pc, #168]	; (8007828 <HAL_DCMI_Init+0xf0>)
 800777e:	400b      	ands	r3, r1
 8007780:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6819      	ldr	r1, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8007796:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80077a2:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80077ae:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b4:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80077ba:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c0:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80077c6:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	430a      	orrs	r2, r1
 80077ce:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	2b10      	cmp	r3, #16
 80077d6:	d112      	bne.n	80077fe <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	7f1b      	ldrb	r3, [r3, #28]
 80077dc:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	7f5b      	ldrb	r3, [r3, #29]
 80077e2:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80077e4:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	7f9b      	ldrb	r3, [r3, #30]
 80077ea:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80077ec:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	7fdb      	ldrb	r3, [r3, #31]
 80077f4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80077fa:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80077fc:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68da      	ldr	r2, [r3, #12]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f042 021e 	orr.w	r2, r2, #30
 800780c:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800781c:	2300      	movs	r3, #0
}
 800781e:	4618      	mov	r0, r3
 8007820:	3708      	adds	r7, #8
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	ffe0f007 	.word	0xffe0f007

0800782c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f003 0304 	and.w	r3, r3, #4
 8007842:	2b00      	cmp	r3, #0
 8007844:	d016      	beq.n	8007874 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2204      	movs	r2, #4
 800784c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007852:	f043 0202 	orr.w	r2, r3, #2
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2204      	movs	r2, #4
 800785e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007866:	4a35      	ldr	r2, [pc, #212]	; (800793c <HAL_DCMI_IRQHandler+0x110>)
 8007868:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800786e:	4618      	mov	r0, r3
 8007870:	f000 fa2a 	bl	8007cc8 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b00      	cmp	r3, #0
 800787c:	d01e      	beq.n	80078bc <HAL_DCMI_IRQHandler+0x90>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2202      	movs	r2, #2
 8007884:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800788a:	f043 0201 	orr.w	r2, r3, #1
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2204      	movs	r2, #4
 8007896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800789e:	4a27      	ldr	r2, [pc, #156]	; (800793c <HAL_DCMI_IRQHandler+0x110>)
 80078a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 fa0e 	bl	8007cc8 <HAL_DMA_Abort_IT>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d004      	beq.n	80078bc <HAL_DCMI_IRQHandler+0x90>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078b6:	4618      	mov	r0, r3
 80078b8:	f000 f86a 	bl	8007990 <DCMI_DMAError>
    }
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f003 0310 	and.w	r3, r3, #16
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d006      	beq.n	80078d4 <HAL_DCMI_IRQHandler+0xa8>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2210      	movs	r2, #16
 80078cc:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f840 	bl	8007954 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f003 0308 	and.w	r3, r3, #8
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d006      	beq.n	80078ec <HAL_DCMI_IRQHandler+0xc0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2208      	movs	r2, #8
 80078e4:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f83e 	bl	8007968 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d01d      	beq.n	8007932 <HAL_DCMI_IRQHandler+0x106>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b02      	cmp	r3, #2
 8007902:	d107      	bne.n	8007914 <HAL_DCMI_IRQHandler+0xe8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68da      	ldr	r2, [r3, #12]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f022 021e 	bic.w	r2, r2, #30
 8007912:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68da      	ldr	r2, [r3, #12]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f022 0201 	bic.w	r2, r2, #1
 8007922:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2201      	movs	r2, #1
 800792a:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 f825 	bl	800797c <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8007932:	bf00      	nop
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	08007991 	.word	0x08007991

08007940 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8007948:	bf00      	nop
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799c:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d009      	beq.n	80079bc <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	64da      	str	r2, [r3, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f7ff ffbf 	bl	8007940 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 80079c2:	bf00      	nop
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
	...

080079cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80079d4:	2300      	movs	r3, #0
 80079d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80079d8:	f7ff f97c 	bl	8006cd4 <HAL_GetTick>
 80079dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e099      	b.n	8007b1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0201 	bic.w	r2, r2, #1
 8007a06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007a08:	e00f      	b.n	8007a2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007a0a:	f7ff f963 	bl	8006cd4 <HAL_GetTick>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	1ad3      	subs	r3, r2, r3
 8007a14:	2b05      	cmp	r3, #5
 8007a16:	d908      	bls.n	8007a2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2220      	movs	r2, #32
 8007a1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2203      	movs	r2, #3
 8007a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e078      	b.n	8007b1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0301 	and.w	r3, r3, #1
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1e8      	bne.n	8007a0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	4b38      	ldr	r3, [pc, #224]	; (8007b24 <HAL_DMA_Init+0x158>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685a      	ldr	r2, [r3, #4]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6a1b      	ldr	r3, [r3, #32]
 8007a74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a80:	2b04      	cmp	r3, #4
 8007a82:	d107      	bne.n	8007a94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	f023 0307 	bic.w	r3, r3, #7
 8007aaa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	d117      	bne.n	8007aee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d00e      	beq.n	8007aee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 fb15 	bl	8008100 <DMA_CheckFifoParam>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d008      	beq.n	8007aee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2240      	movs	r2, #64	; 0x40
 8007ae0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007aea:	2301      	movs	r3, #1
 8007aec:	e016      	b.n	8007b1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 facc 	bl	8008094 <DMA_CalcBaseAndBitshift>
 8007afc:	4603      	mov	r3, r0
 8007afe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b04:	223f      	movs	r2, #63	; 0x3f
 8007b06:	409a      	lsls	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	f010803f 	.word	0xf010803f

08007b28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	607a      	str	r2, [r7, #4]
 8007b34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b36:	2300      	movs	r3, #0
 8007b38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_DMA_Start_IT+0x26>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	e048      	b.n	8007be0 <HAL_DMA_Start_IT+0xb8>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d137      	bne.n	8007bd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2202      	movs	r2, #2
 8007b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	68b9      	ldr	r1, [r7, #8]
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f000 fa5e 	bl	8008038 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b80:	223f      	movs	r2, #63	; 0x3f
 8007b82:	409a      	lsls	r2, r3
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f042 0216 	orr.w	r2, r2, #22
 8007b96:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	695a      	ldr	r2, [r3, #20]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ba6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f042 0208 	orr.w	r2, r2, #8
 8007bbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0201 	orr.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]
 8007bd0:	e005      	b.n	8007bde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007bda:	2302      	movs	r3, #2
 8007bdc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3718      	adds	r7, #24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007bf6:	f7ff f86d 	bl	8006cd4 <HAL_GetTick>
 8007bfa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d008      	beq.n	8007c1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2280      	movs	r2, #128	; 0x80
 8007c0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e052      	b.n	8007cc0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0216 	bic.w	r2, r2, #22
 8007c28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	695a      	ldr	r2, [r3, #20]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d103      	bne.n	8007c4a <HAL_DMA_Abort+0x62>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d007      	beq.n	8007c5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f022 0208 	bic.w	r2, r2, #8
 8007c58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f022 0201 	bic.w	r2, r2, #1
 8007c68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007c6a:	e013      	b.n	8007c94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007c6c:	f7ff f832 	bl	8006cd4 <HAL_GetTick>
 8007c70:	4602      	mov	r2, r0
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	2b05      	cmp	r3, #5
 8007c78:	d90c      	bls.n	8007c94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2203      	movs	r2, #3
 8007c8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e015      	b.n	8007cc0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1e4      	bne.n	8007c6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ca6:	223f      	movs	r2, #63	; 0x3f
 8007ca8:	409a      	lsls	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8007cbe:	2300      	movs	r3, #0
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d004      	beq.n	8007ce6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2280      	movs	r2, #128	; 0x80
 8007ce0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e00c      	b.n	8007d00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2205      	movs	r2, #5
 8007cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f022 0201 	bic.w	r2, r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8007d14:	2300      	movs	r3, #0
 8007d16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8007d18:	4b92      	ldr	r3, [pc, #584]	; (8007f64 <HAL_DMA_IRQHandler+0x258>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a92      	ldr	r2, [pc, #584]	; (8007f68 <HAL_DMA_IRQHandler+0x25c>)
 8007d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d22:	0a9b      	lsrs	r3, r3, #10
 8007d24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d36:	2208      	movs	r2, #8
 8007d38:	409a      	lsls	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d01a      	beq.n	8007d78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 0304 	and.w	r3, r3, #4
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d013      	beq.n	8007d78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 0204 	bic.w	r2, r2, #4
 8007d5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d64:	2208      	movs	r2, #8
 8007d66:	409a      	lsls	r2, r3
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d70:	f043 0201 	orr.w	r2, r3, #1
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	409a      	lsls	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	4013      	ands	r3, r2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d012      	beq.n	8007dae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00b      	beq.n	8007dae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	409a      	lsls	r2, r3
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da6:	f043 0202 	orr.w	r2, r3, #2
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007db2:	2204      	movs	r2, #4
 8007db4:	409a      	lsls	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4013      	ands	r3, r2
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d012      	beq.n	8007de4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0302 	and.w	r3, r3, #2
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00b      	beq.n	8007de4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dd0:	2204      	movs	r2, #4
 8007dd2:	409a      	lsls	r2, r3
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ddc:	f043 0204 	orr.w	r2, r3, #4
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007de8:	2210      	movs	r2, #16
 8007dea:	409a      	lsls	r2, r3
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4013      	ands	r3, r2
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d043      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 0308 	and.w	r3, r3, #8
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d03c      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e06:	2210      	movs	r2, #16
 8007e08:	409a      	lsls	r2, r3
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d018      	beq.n	8007e4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d108      	bne.n	8007e3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d024      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	4798      	blx	r3
 8007e3a:	e01f      	b.n	8007e7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d01b      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	4798      	blx	r3
 8007e4c:	e016      	b.n	8007e7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d107      	bne.n	8007e6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f022 0208 	bic.w	r2, r2, #8
 8007e6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d003      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e80:	2220      	movs	r2, #32
 8007e82:	409a      	lsls	r2, r3
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4013      	ands	r3, r2
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 808e 	beq.w	8007faa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 0310 	and.w	r3, r3, #16
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 8086 	beq.w	8007faa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ea2:	2220      	movs	r2, #32
 8007ea4:	409a      	lsls	r2, r3
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b05      	cmp	r3, #5
 8007eb4:	d136      	bne.n	8007f24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f022 0216 	bic.w	r2, r2, #22
 8007ec4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	695a      	ldr	r2, [r3, #20]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ed4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d103      	bne.n	8007ee6 <HAL_DMA_IRQHandler+0x1da>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d007      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 0208 	bic.w	r2, r2, #8
 8007ef4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007efa:	223f      	movs	r2, #63	; 0x3f
 8007efc:	409a      	lsls	r2, r3
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d07d      	beq.n	8008016 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	4798      	blx	r3
        }
        return;
 8007f22:	e078      	b.n	8008016 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d01c      	beq.n	8007f6c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d108      	bne.n	8007f52 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d030      	beq.n	8007faa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	4798      	blx	r3
 8007f50:	e02b      	b.n	8007faa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d027      	beq.n	8007faa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	4798      	blx	r3
 8007f62:	e022      	b.n	8007faa <HAL_DMA_IRQHandler+0x29e>
 8007f64:	20000008 	.word	0x20000008
 8007f68:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10f      	bne.n	8007f9a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f022 0210 	bic.w	r2, r2, #16
 8007f88:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d032      	beq.n	8008018 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb6:	f003 0301 	and.w	r3, r3, #1
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d022      	beq.n	8008004 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2205      	movs	r2, #5
 8007fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f022 0201 	bic.w	r2, r2, #1
 8007fd4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	60bb      	str	r3, [r7, #8]
 8007fdc:	697a      	ldr	r2, [r7, #20]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d307      	bcc.n	8007ff2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1f2      	bne.n	8007fd6 <HAL_DMA_IRQHandler+0x2ca>
 8007ff0:	e000      	b.n	8007ff4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007ff2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008008:	2b00      	cmp	r3, #0
 800800a:	d005      	beq.n	8008018 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	4798      	blx	r3
 8008014:	e000      	b.n	8008018 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008016:	bf00      	nop
    }
  }
}
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop

08008020 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800802c:	4618      	mov	r0, r3
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
 8008044:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008054:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	683a      	ldr	r2, [r7, #0]
 800805c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	2b40      	cmp	r3, #64	; 0x40
 8008064:	d108      	bne.n	8008078 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008076:	e007      	b.n	8008088 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	60da      	str	r2, [r3, #12]
}
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	3b10      	subs	r3, #16
 80080a4:	4a13      	ldr	r2, [pc, #76]	; (80080f4 <DMA_CalcBaseAndBitshift+0x60>)
 80080a6:	fba2 2303 	umull	r2, r3, r2, r3
 80080aa:	091b      	lsrs	r3, r3, #4
 80080ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80080ae:	4a12      	ldr	r2, [pc, #72]	; (80080f8 <DMA_CalcBaseAndBitshift+0x64>)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4413      	add	r3, r2
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	461a      	mov	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b03      	cmp	r3, #3
 80080c0:	d908      	bls.n	80080d4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <DMA_CalcBaseAndBitshift+0x68>)
 80080ca:	4013      	ands	r3, r2
 80080cc:	1d1a      	adds	r2, r3, #4
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	659a      	str	r2, [r3, #88]	; 0x58
 80080d2:	e006      	b.n	80080e2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	461a      	mov	r2, r3
 80080da:	4b08      	ldr	r3, [pc, #32]	; (80080fc <DMA_CalcBaseAndBitshift+0x68>)
 80080dc:	4013      	ands	r3, r2
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	aaaaaaab 	.word	0xaaaaaaab
 80080f8:	0801e588 	.word	0x0801e588
 80080fc:	fffffc00 	.word	0xfffffc00

08008100 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008110:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d11f      	bne.n	800815a <DMA_CheckFifoParam+0x5a>
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b03      	cmp	r3, #3
 800811e:	d856      	bhi.n	80081ce <DMA_CheckFifoParam+0xce>
 8008120:	a201      	add	r2, pc, #4	; (adr r2, 8008128 <DMA_CheckFifoParam+0x28>)
 8008122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008126:	bf00      	nop
 8008128:	08008139 	.word	0x08008139
 800812c:	0800814b 	.word	0x0800814b
 8008130:	08008139 	.word	0x08008139
 8008134:	080081cf 	.word	0x080081cf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800813c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008140:	2b00      	cmp	r3, #0
 8008142:	d046      	beq.n	80081d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008148:	e043      	b.n	80081d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800814e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008152:	d140      	bne.n	80081d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008158:	e03d      	b.n	80081d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008162:	d121      	bne.n	80081a8 <DMA_CheckFifoParam+0xa8>
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	2b03      	cmp	r3, #3
 8008168:	d837      	bhi.n	80081da <DMA_CheckFifoParam+0xda>
 800816a:	a201      	add	r2, pc, #4	; (adr r2, 8008170 <DMA_CheckFifoParam+0x70>)
 800816c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008170:	08008181 	.word	0x08008181
 8008174:	08008187 	.word	0x08008187
 8008178:	08008181 	.word	0x08008181
 800817c:	08008199 	.word	0x08008199
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	73fb      	strb	r3, [r7, #15]
      break;
 8008184:	e030      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800818a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d025      	beq.n	80081de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008196:	e022      	b.n	80081de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800819c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081a0:	d11f      	bne.n	80081e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80081a6:	e01c      	b.n	80081e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d903      	bls.n	80081b6 <DMA_CheckFifoParam+0xb6>
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	2b03      	cmp	r3, #3
 80081b2:	d003      	beq.n	80081bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80081b4:	e018      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	73fb      	strb	r3, [r7, #15]
      break;
 80081ba:	e015      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00e      	beq.n	80081e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	73fb      	strb	r3, [r7, #15]
      break;
 80081cc:	e00b      	b.n	80081e6 <DMA_CheckFifoParam+0xe6>
      break;
 80081ce:	bf00      	nop
 80081d0:	e00a      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;
 80081d2:	bf00      	nop
 80081d4:	e008      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;
 80081d6:	bf00      	nop
 80081d8:	e006      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;
 80081da:	bf00      	nop
 80081dc:	e004      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;
 80081de:	bf00      	nop
 80081e0:	e002      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80081e2:	bf00      	nop
 80081e4:	e000      	b.n	80081e8 <DMA_CheckFifoParam+0xe8>
      break;
 80081e6:	bf00      	nop
    }
  } 
  
  return status; 
 80081e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop

080081f8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e039      	b.n	800827e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b00      	cmp	r3, #0
 8008214:	d106      	bne.n	8008224 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fa fe6c 	bl	8002efc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	430a      	orrs	r2, r1
 8008240:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008248:	f023 0107 	bic.w	r1, r3, #7
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	689a      	ldr	r2, [r3, #8]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	430a      	orrs	r2, r1
 8008256:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800825e:	4b0a      	ldr	r3, [pc, #40]	; (8008288 <HAL_DMA2D_Init+0x90>)
 8008260:	4013      	ands	r3, r2
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	68d1      	ldr	r1, [r2, #12]
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6812      	ldr	r2, [r2, #0]
 800826a:	430b      	orrs	r3, r1
 800826c:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800827c:	2300      	movs	r3, #0
}
 800827e:	4618      	mov	r0, r3
 8008280:	3708      	adds	r7, #8
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}
 8008286:	bf00      	nop
 8008288:	ffffc000 	.word	0xffffc000

0800828c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af02      	add	r7, sp, #8
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d101      	bne.n	80082a8 <HAL_DMA2D_Start+0x1c>
 80082a4:	2302      	movs	r3, #2
 80082a6:	e018      	b.n	80082da <HAL_DMA2D_Start+0x4e>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	9300      	str	r3, [sp, #0]
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	68b9      	ldr	r1, [r7, #8]
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f000 fa98 	bl	80087f8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f042 0201 	orr.w	r2, r2, #1
 80082d6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b086      	sub	sp, #24
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
 80082ea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d056      	beq.n	80083ac <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80082fe:	f7fe fce9 	bl	8006cd4 <HAL_GetTick>
 8008302:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8008304:	e04b      	b.n	800839e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8008314:	2b00      	cmp	r3, #0
 8008316:	d023      	beq.n	8008360 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f003 0320 	and.w	r3, r3, #32
 800831e:	2b00      	cmp	r3, #0
 8008320:	d005      	beq.n	800832e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008326:	f043 0202 	orr.w	r2, r3, #2
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f003 0301 	and.w	r3, r3, #1
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800833c:	f043 0201 	orr.w	r2, r3, #1
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2221      	movs	r2, #33	; 0x21
 800834a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2204      	movs	r2, #4
 8008350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800835c:	2301      	movs	r3, #1
 800835e:	e0a5      	b.n	80084ac <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008366:	d01a      	beq.n	800839e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008368:	f7fe fcb4 	bl	8006cd4 <HAL_GetTick>
 800836c:	4602      	mov	r2, r0
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	429a      	cmp	r2, r3
 8008376:	d302      	bcc.n	800837e <HAL_DMA2D_PollForTransfer+0x9c>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10f      	bne.n	800839e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008382:	f043 0220 	orr.w	r2, r3, #32
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2203      	movs	r2, #3
 800838e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800839a:	2303      	movs	r3, #3
 800839c:	e086      	b.n	80084ac <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f003 0302 	and.w	r3, r3, #2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0ac      	beq.n	8008306 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	f003 0320 	and.w	r3, r3, #32
 80083b6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083be:	f003 0320 	and.w	r3, r3, #32
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d061      	beq.n	8008492 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80083ce:	f7fe fc81 	bl	8006cd4 <HAL_GetTick>
 80083d2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80083d4:	e056      	b.n	8008484 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d02e      	beq.n	8008446 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f003 0308 	and.w	r3, r3, #8
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f6:	f043 0204 	orr.w	r2, r3, #4
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f003 0320 	and.w	r3, r3, #32
 8008404:	2b00      	cmp	r3, #0
 8008406:	d005      	beq.n	8008414 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800840c:	f043 0202 	orr.w	r2, r3, #2
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b00      	cmp	r3, #0
 800841c:	d005      	beq.n	800842a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008422:	f043 0201 	orr.w	r2, r3, #1
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2229      	movs	r2, #41	; 0x29
 8008430:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2204      	movs	r2, #4
 8008436:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	e032      	b.n	80084ac <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800844c:	d01a      	beq.n	8008484 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800844e:	f7fe fc41 	bl	8006cd4 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	429a      	cmp	r2, r3
 800845c:	d302      	bcc.n	8008464 <HAL_DMA2D_PollForTransfer+0x182>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d10f      	bne.n	8008484 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008468:	f043 0220 	orr.w	r2, r3, #32
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2203      	movs	r2, #3
 8008474:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8008480:	2303      	movs	r3, #3
 8008482:	e013      	b.n	80084ac <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	f003 0310 	and.w	r3, r3, #16
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0a1      	beq.n	80083d6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2212      	movs	r2, #18
 8008498:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2201      	movs	r2, #1
 800849e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3718      	adds	r7, #24
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f003 0301 	and.w	r3, r3, #1
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d026      	beq.n	8008524 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d021      	beq.n	8008524 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80084ee:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084f4:	f043 0201 	orr.w	r2, r3, #1
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2201      	movs	r2, #1
 8008502:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2204      	movs	r2, #4
 8008508:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	695b      	ldr	r3, [r3, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	695b      	ldr	r3, [r3, #20]
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f003 0320 	and.w	r3, r3, #32
 800852a:	2b00      	cmp	r3, #0
 800852c:	d026      	beq.n	800857c <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008534:	2b00      	cmp	r3, #0
 8008536:	d021      	beq.n	800857c <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008546:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2220      	movs	r2, #32
 800854e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008554:	f043 0202 	orr.w	r2, r3, #2
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2204      	movs	r2, #4
 8008560:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d003      	beq.n	800857c <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	695b      	ldr	r3, [r3, #20]
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f003 0308 	and.w	r3, r3, #8
 8008582:	2b00      	cmp	r3, #0
 8008584:	d026      	beq.n	80085d4 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800858c:	2b00      	cmp	r3, #0
 800858e:	d021      	beq.n	80085d4 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800859e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2208      	movs	r2, #8
 80085a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ac:	f043 0204 	orr.w	r2, r3, #4
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2204      	movs	r2, #4
 80085b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	695b      	ldr	r3, [r3, #20]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f003 0304 	and.w	r3, r3, #4
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d013      	beq.n	8008606 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00e      	beq.n	8008606 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085f6:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2204      	movs	r2, #4
 80085fe:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 f853 	bl	80086ac <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f003 0302 	and.w	r3, r3, #2
 800860c:	2b00      	cmp	r3, #0
 800860e:	d024      	beq.n	800865a <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008616:	2b00      	cmp	r3, #0
 8008618:	d01f      	beq.n	800865a <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008628:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2202      	movs	r2, #2
 8008630:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2201      	movs	r2, #1
 800863e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d003      	beq.n	800865a <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f003 0310 	and.w	r3, r3, #16
 8008660:	2b00      	cmp	r3, #0
 8008662:	d01f      	beq.n	80086a4 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d01a      	beq.n	80086a4 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800867c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2210      	movs	r2, #16
 8008684:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f80e 	bl	80086c0 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80086a4:	bf00      	nop
 80086a6:	3710      	adds	r7, #16
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d101      	bne.n	80086f4 <HAL_DMA2D_ConfigLayer+0x20>
 80086f0:	2302      	movs	r3, #2
 80086f2:	e079      	b.n	80087e8 <HAL_DMA2D_ConfigLayer+0x114>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2202      	movs	r2, #2
 8008700:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	011b      	lsls	r3, r3, #4
 8008708:	3318      	adds	r3, #24
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	4413      	add	r3, r2
 800870e:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	041b      	lsls	r3, r3, #16
 800871a:	4313      	orrs	r3, r2
 800871c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800871e:	4b35      	ldr	r3, [pc, #212]	; (80087f4 <HAL_DMA2D_ConfigLayer+0x120>)
 8008720:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	2b0a      	cmp	r3, #10
 8008728:	d003      	beq.n	8008732 <HAL_DMA2D_ConfigLayer+0x5e>
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	2b09      	cmp	r3, #9
 8008730:	d107      	bne.n	8008742 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	4313      	orrs	r3, r2
 800873e:	617b      	str	r3, [r7, #20]
 8008740:	e005      	b.n	800874e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	061b      	lsls	r3, r3, #24
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	4313      	orrs	r3, r2
 800874c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d120      	bne.n	8008796 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	43db      	mvns	r3, r3
 800875e:	ea02 0103 	and.w	r1, r2, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	430a      	orrs	r2, r1
 800876a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	693a      	ldr	r2, [r7, #16]
 8008772:	6812      	ldr	r2, [r2, #0]
 8008774:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	2b0a      	cmp	r3, #10
 800877c:	d003      	beq.n	8008786 <HAL_DMA2D_ConfigLayer+0xb2>
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	2b09      	cmp	r3, #9
 8008784:	d127      	bne.n	80087d6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8008792:	629a      	str	r2, [r3, #40]	; 0x28
 8008794:	e01f      	b.n	80087d6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	69da      	ldr	r2, [r3, #28]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	43db      	mvns	r3, r3
 80087a0:	ea02 0103 	and.w	r1, r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	430a      	orrs	r2, r1
 80087ac:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	6812      	ldr	r2, [r2, #0]
 80087b6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	2b0a      	cmp	r3, #10
 80087be:	d003      	beq.n	80087c8 <HAL_DMA2D_ConfigLayer+0xf4>
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	2b09      	cmp	r3, #9
 80087c6:	d106      	bne.n	80087d6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	68da      	ldr	r2, [r3, #12]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80087d4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	371c      	adds	r7, #28
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	ff03000f 	.word	0xff03000f

080087f8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b08b      	sub	sp, #44	; 0x2c
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
 8008804:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800880c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	041a      	lsls	r2, r3, #16
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	431a      	orrs	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	430a      	orrs	r2, r1
 800881e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008830:	d174      	bne.n	800891c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008838:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008840:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008848:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d108      	bne.n	800886a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8008858:	69ba      	ldr	r2, [r7, #24]
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	431a      	orrs	r2, r3
 800885e:	6a3b      	ldr	r3, [r7, #32]
 8008860:	4313      	orrs	r3, r2
 8008862:	697a      	ldr	r2, [r7, #20]
 8008864:	4313      	orrs	r3, r2
 8008866:	627b      	str	r3, [r7, #36]	; 0x24
 8008868:	e053      	b.n	8008912 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d106      	bne.n	8008880 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	4313      	orrs	r3, r2
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	4313      	orrs	r3, r2
 800887c:	627b      	str	r3, [r7, #36]	; 0x24
 800887e:	e048      	b.n	8008912 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	2b02      	cmp	r3, #2
 8008886:	d111      	bne.n	80088ac <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	0cdb      	lsrs	r3, r3, #19
 800888c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	0a9b      	lsrs	r3, r3, #10
 8008892:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	08db      	lsrs	r3, r3, #3
 8008898:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	015a      	lsls	r2, r3, #5
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	02db      	lsls	r3, r3, #11
 80088a2:	4313      	orrs	r3, r2
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	627b      	str	r3, [r7, #36]	; 0x24
 80088aa:	e032      	b.n	8008912 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	2b03      	cmp	r3, #3
 80088b2:	d117      	bne.n	80088e4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80088b4:	6a3b      	ldr	r3, [r7, #32]
 80088b6:	0fdb      	lsrs	r3, r3, #31
 80088b8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	0cdb      	lsrs	r3, r3, #19
 80088be:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	0adb      	lsrs	r3, r3, #11
 80088c4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	08db      	lsrs	r3, r3, #3
 80088ca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	015a      	lsls	r2, r3, #5
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	029b      	lsls	r3, r3, #10
 80088d4:	431a      	orrs	r2, r3
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	03db      	lsls	r3, r3, #15
 80088da:	4313      	orrs	r3, r2
 80088dc:	697a      	ldr	r2, [r7, #20]
 80088de:	4313      	orrs	r3, r2
 80088e0:	627b      	str	r3, [r7, #36]	; 0x24
 80088e2:	e016      	b.n	8008912 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80088e4:	6a3b      	ldr	r3, [r7, #32]
 80088e6:	0f1b      	lsrs	r3, r3, #28
 80088e8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	0d1b      	lsrs	r3, r3, #20
 80088ee:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	0b1b      	lsrs	r3, r3, #12
 80088f4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	091b      	lsrs	r3, r3, #4
 80088fa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	011a      	lsls	r2, r3, #4
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	021b      	lsls	r3, r3, #8
 8008904:	431a      	orrs	r2, r3
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	031b      	lsls	r3, r3, #12
 800890a:	4313      	orrs	r3, r2
 800890c:	697a      	ldr	r2, [r7, #20]
 800890e:	4313      	orrs	r3, r2
 8008910:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008918:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800891a:	e003      	b.n	8008924 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	60da      	str	r2, [r3, #12]
}
 8008924:	bf00      	nop
 8008926:	372c      	adds	r7, #44	; 0x2c
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008930:	b480      	push	{r7}
 8008932:	b089      	sub	sp, #36	; 0x24
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800893a:	2300      	movs	r3, #0
 800893c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800893e:	2300      	movs	r3, #0
 8008940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8008942:	2300      	movs	r3, #0
 8008944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8008946:	2300      	movs	r3, #0
 8008948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800894a:	2300      	movs	r3, #0
 800894c:	61fb      	str	r3, [r7, #28]
 800894e:	e175      	b.n	8008c3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8008950:	2201      	movs	r2, #1
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	fa02 f303 	lsl.w	r3, r2, r3
 8008958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	697a      	ldr	r2, [r7, #20]
 8008960:	4013      	ands	r3, r2
 8008962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008964:	693a      	ldr	r2, [r7, #16]
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	429a      	cmp	r2, r3
 800896a:	f040 8164 	bne.w	8008c36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d00b      	beq.n	800898e <HAL_GPIO_Init+0x5e>
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	2b02      	cmp	r3, #2
 800897c:	d007      	beq.n	800898e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008982:	2b11      	cmp	r3, #17
 8008984:	d003      	beq.n	800898e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	2b12      	cmp	r3, #18
 800898c:	d130      	bne.n	80089f0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	005b      	lsls	r3, r3, #1
 8008998:	2203      	movs	r2, #3
 800899a:	fa02 f303 	lsl.w	r3, r2, r3
 800899e:	43db      	mvns	r3, r3
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	4013      	ands	r3, r2
 80089a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	005b      	lsls	r3, r3, #1
 80089ae:	fa02 f303 	lsl.w	r3, r2, r3
 80089b2:	69ba      	ldr	r2, [r7, #24]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80089c4:	2201      	movs	r2, #1
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	fa02 f303 	lsl.w	r3, r2, r3
 80089cc:	43db      	mvns	r3, r3
 80089ce:	69ba      	ldr	r2, [r7, #24]
 80089d0:	4013      	ands	r3, r2
 80089d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	091b      	lsrs	r3, r3, #4
 80089da:	f003 0201 	and.w	r2, r3, #1
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	fa02 f303 	lsl.w	r3, r2, r3
 80089e4:	69ba      	ldr	r2, [r7, #24]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	69ba      	ldr	r2, [r7, #24]
 80089ee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	005b      	lsls	r3, r3, #1
 80089fa:	2203      	movs	r2, #3
 80089fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008a00:	43db      	mvns	r3, r3
 8008a02:	69ba      	ldr	r2, [r7, #24]
 8008a04:	4013      	ands	r3, r2
 8008a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	689a      	ldr	r2, [r3, #8]
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	005b      	lsls	r3, r3, #1
 8008a10:	fa02 f303 	lsl.w	r3, r2, r3
 8008a14:	69ba      	ldr	r2, [r7, #24]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	69ba      	ldr	r2, [r7, #24]
 8008a1e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d003      	beq.n	8008a30 <HAL_GPIO_Init+0x100>
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	2b12      	cmp	r3, #18
 8008a2e:	d123      	bne.n	8008a78 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	08da      	lsrs	r2, r3, #3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3208      	adds	r2, #8
 8008a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	f003 0307 	and.w	r3, r3, #7
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	220f      	movs	r2, #15
 8008a48:	fa02 f303 	lsl.w	r3, r2, r3
 8008a4c:	43db      	mvns	r3, r3
 8008a4e:	69ba      	ldr	r2, [r7, #24]
 8008a50:	4013      	ands	r3, r2
 8008a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	691a      	ldr	r2, [r3, #16]
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	f003 0307 	and.w	r3, r3, #7
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	fa02 f303 	lsl.w	r3, r2, r3
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	08da      	lsrs	r2, r3, #3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	3208      	adds	r2, #8
 8008a72:	69b9      	ldr	r1, [r7, #24]
 8008a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	005b      	lsls	r3, r3, #1
 8008a82:	2203      	movs	r2, #3
 8008a84:	fa02 f303 	lsl.w	r3, r2, r3
 8008a88:	43db      	mvns	r3, r3
 8008a8a:	69ba      	ldr	r2, [r7, #24]
 8008a8c:	4013      	ands	r3, r2
 8008a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	f003 0203 	and.w	r2, r3, #3
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	005b      	lsls	r3, r3, #1
 8008a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 80be 	beq.w	8008c36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008aba:	4b66      	ldr	r3, [pc, #408]	; (8008c54 <HAL_GPIO_Init+0x324>)
 8008abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008abe:	4a65      	ldr	r2, [pc, #404]	; (8008c54 <HAL_GPIO_Init+0x324>)
 8008ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008ac4:	6453      	str	r3, [r2, #68]	; 0x44
 8008ac6:	4b63      	ldr	r3, [pc, #396]	; (8008c54 <HAL_GPIO_Init+0x324>)
 8008ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ace:	60fb      	str	r3, [r7, #12]
 8008ad0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8008ad2:	4a61      	ldr	r2, [pc, #388]	; (8008c58 <HAL_GPIO_Init+0x328>)
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	089b      	lsrs	r3, r3, #2
 8008ad8:	3302      	adds	r3, #2
 8008ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	f003 0303 	and.w	r3, r3, #3
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	220f      	movs	r2, #15
 8008aea:	fa02 f303 	lsl.w	r3, r2, r3
 8008aee:	43db      	mvns	r3, r3
 8008af0:	69ba      	ldr	r2, [r7, #24]
 8008af2:	4013      	ands	r3, r2
 8008af4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4a58      	ldr	r2, [pc, #352]	; (8008c5c <HAL_GPIO_Init+0x32c>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d037      	beq.n	8008b6e <HAL_GPIO_Init+0x23e>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4a57      	ldr	r2, [pc, #348]	; (8008c60 <HAL_GPIO_Init+0x330>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d031      	beq.n	8008b6a <HAL_GPIO_Init+0x23a>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4a56      	ldr	r2, [pc, #344]	; (8008c64 <HAL_GPIO_Init+0x334>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d02b      	beq.n	8008b66 <HAL_GPIO_Init+0x236>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a55      	ldr	r2, [pc, #340]	; (8008c68 <HAL_GPIO_Init+0x338>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d025      	beq.n	8008b62 <HAL_GPIO_Init+0x232>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4a54      	ldr	r2, [pc, #336]	; (8008c6c <HAL_GPIO_Init+0x33c>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d01f      	beq.n	8008b5e <HAL_GPIO_Init+0x22e>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a53      	ldr	r2, [pc, #332]	; (8008c70 <HAL_GPIO_Init+0x340>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d019      	beq.n	8008b5a <HAL_GPIO_Init+0x22a>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a52      	ldr	r2, [pc, #328]	; (8008c74 <HAL_GPIO_Init+0x344>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d013      	beq.n	8008b56 <HAL_GPIO_Init+0x226>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4a51      	ldr	r2, [pc, #324]	; (8008c78 <HAL_GPIO_Init+0x348>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d00d      	beq.n	8008b52 <HAL_GPIO_Init+0x222>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a50      	ldr	r2, [pc, #320]	; (8008c7c <HAL_GPIO_Init+0x34c>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d007      	beq.n	8008b4e <HAL_GPIO_Init+0x21e>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a4f      	ldr	r2, [pc, #316]	; (8008c80 <HAL_GPIO_Init+0x350>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d101      	bne.n	8008b4a <HAL_GPIO_Init+0x21a>
 8008b46:	2309      	movs	r3, #9
 8008b48:	e012      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b4a:	230a      	movs	r3, #10
 8008b4c:	e010      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b4e:	2308      	movs	r3, #8
 8008b50:	e00e      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b52:	2307      	movs	r3, #7
 8008b54:	e00c      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b56:	2306      	movs	r3, #6
 8008b58:	e00a      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b5a:	2305      	movs	r3, #5
 8008b5c:	e008      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b5e:	2304      	movs	r3, #4
 8008b60:	e006      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b62:	2303      	movs	r3, #3
 8008b64:	e004      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b66:	2302      	movs	r3, #2
 8008b68:	e002      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e000      	b.n	8008b70 <HAL_GPIO_Init+0x240>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	69fa      	ldr	r2, [r7, #28]
 8008b72:	f002 0203 	and.w	r2, r2, #3
 8008b76:	0092      	lsls	r2, r2, #2
 8008b78:	4093      	lsls	r3, r2
 8008b7a:	69ba      	ldr	r2, [r7, #24]
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8008b80:	4935      	ldr	r1, [pc, #212]	; (8008c58 <HAL_GPIO_Init+0x328>)
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	089b      	lsrs	r3, r3, #2
 8008b86:	3302      	adds	r3, #2
 8008b88:	69ba      	ldr	r2, [r7, #24]
 8008b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008b8e:	4b3d      	ldr	r3, [pc, #244]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	43db      	mvns	r3, r3
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008baa:	69ba      	ldr	r2, [r7, #24]
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008bb2:	4a34      	ldr	r2, [pc, #208]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008bb8:	4b32      	ldr	r3, [pc, #200]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	43db      	mvns	r3, r3
 8008bc2:	69ba      	ldr	r2, [r7, #24]
 8008bc4:	4013      	ands	r3, r2
 8008bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d003      	beq.n	8008bdc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008bd4:	69ba      	ldr	r2, [r7, #24]
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008bdc:	4a29      	ldr	r2, [pc, #164]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008be2:	4b28      	ldr	r3, [pc, #160]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	43db      	mvns	r3, r3
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	4013      	ands	r3, r2
 8008bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008c06:	4a1f      	ldr	r2, [pc, #124]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008c0c:	4b1d      	ldr	r3, [pc, #116]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	43db      	mvns	r3, r3
 8008c16:	69ba      	ldr	r2, [r7, #24]
 8008c18:	4013      	ands	r3, r2
 8008c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d003      	beq.n	8008c30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008c28:	69ba      	ldr	r2, [r7, #24]
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008c30:	4a14      	ldr	r2, [pc, #80]	; (8008c84 <HAL_GPIO_Init+0x354>)
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	3301      	adds	r3, #1
 8008c3a:	61fb      	str	r3, [r7, #28]
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	2b0f      	cmp	r3, #15
 8008c40:	f67f ae86 	bls.w	8008950 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8008c44:	bf00      	nop
 8008c46:	bf00      	nop
 8008c48:	3724      	adds	r7, #36	; 0x24
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	40023800 	.word	0x40023800
 8008c58:	40013800 	.word	0x40013800
 8008c5c:	40020000 	.word	0x40020000
 8008c60:	40020400 	.word	0x40020400
 8008c64:	40020800 	.word	0x40020800
 8008c68:	40020c00 	.word	0x40020c00
 8008c6c:	40021000 	.word	0x40021000
 8008c70:	40021400 	.word	0x40021400
 8008c74:	40021800 	.word	0x40021800
 8008c78:	40021c00 	.word	0x40021c00
 8008c7c:	40022000 	.word	0x40022000
 8008c80:	40022400 	.word	0x40022400
 8008c84:	40013c00 	.word	0x40013c00

08008c88 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b087      	sub	sp, #28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8008c92:	2300      	movs	r3, #0
 8008c94:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8008c96:	2300      	movs	r3, #0
 8008c98:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	617b      	str	r3, [r7, #20]
 8008ca2:	e0d9      	b.n	8008e58 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	f040 80c9 	bne.w	8008e52 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8008cc0:	4a6b      	ldr	r2, [pc, #428]	; (8008e70 <HAL_GPIO_DeInit+0x1e8>)
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	089b      	lsrs	r3, r3, #2
 8008cc6:	3302      	adds	r3, #2
 8008cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ccc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f003 0303 	and.w	r3, r3, #3
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	220f      	movs	r2, #15
 8008cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cdc:	68ba      	ldr	r2, [r7, #8]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a63      	ldr	r2, [pc, #396]	; (8008e74 <HAL_GPIO_DeInit+0x1ec>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d037      	beq.n	8008d5a <HAL_GPIO_DeInit+0xd2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a62      	ldr	r2, [pc, #392]	; (8008e78 <HAL_GPIO_DeInit+0x1f0>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d031      	beq.n	8008d56 <HAL_GPIO_DeInit+0xce>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a61      	ldr	r2, [pc, #388]	; (8008e7c <HAL_GPIO_DeInit+0x1f4>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d02b      	beq.n	8008d52 <HAL_GPIO_DeInit+0xca>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a60      	ldr	r2, [pc, #384]	; (8008e80 <HAL_GPIO_DeInit+0x1f8>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d025      	beq.n	8008d4e <HAL_GPIO_DeInit+0xc6>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a5f      	ldr	r2, [pc, #380]	; (8008e84 <HAL_GPIO_DeInit+0x1fc>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d01f      	beq.n	8008d4a <HAL_GPIO_DeInit+0xc2>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a5e      	ldr	r2, [pc, #376]	; (8008e88 <HAL_GPIO_DeInit+0x200>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d019      	beq.n	8008d46 <HAL_GPIO_DeInit+0xbe>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a5d      	ldr	r2, [pc, #372]	; (8008e8c <HAL_GPIO_DeInit+0x204>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d013      	beq.n	8008d42 <HAL_GPIO_DeInit+0xba>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a5c      	ldr	r2, [pc, #368]	; (8008e90 <HAL_GPIO_DeInit+0x208>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00d      	beq.n	8008d3e <HAL_GPIO_DeInit+0xb6>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a5b      	ldr	r2, [pc, #364]	; (8008e94 <HAL_GPIO_DeInit+0x20c>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d007      	beq.n	8008d3a <HAL_GPIO_DeInit+0xb2>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a5a      	ldr	r2, [pc, #360]	; (8008e98 <HAL_GPIO_DeInit+0x210>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d101      	bne.n	8008d36 <HAL_GPIO_DeInit+0xae>
 8008d32:	2309      	movs	r3, #9
 8008d34:	e012      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d36:	230a      	movs	r3, #10
 8008d38:	e010      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d3a:	2308      	movs	r3, #8
 8008d3c:	e00e      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d3e:	2307      	movs	r3, #7
 8008d40:	e00c      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d42:	2306      	movs	r3, #6
 8008d44:	e00a      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d46:	2305      	movs	r3, #5
 8008d48:	e008      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d4a:	2304      	movs	r3, #4
 8008d4c:	e006      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d4e:	2303      	movs	r3, #3
 8008d50:	e004      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d52:	2302      	movs	r3, #2
 8008d54:	e002      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d56:	2301      	movs	r3, #1
 8008d58:	e000      	b.n	8008d5c <HAL_GPIO_DeInit+0xd4>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	697a      	ldr	r2, [r7, #20]
 8008d5e:	f002 0203 	and.w	r2, r2, #3
 8008d62:	0092      	lsls	r2, r2, #2
 8008d64:	4093      	lsls	r3, r2
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d132      	bne.n	8008dd2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008d6c:	4b4b      	ldr	r3, [pc, #300]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	43db      	mvns	r3, r3
 8008d74:	4949      	ldr	r1, [pc, #292]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d76:	4013      	ands	r3, r2
 8008d78:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008d7a:	4b48      	ldr	r3, [pc, #288]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d7c:	685a      	ldr	r2, [r3, #4]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	43db      	mvns	r3, r3
 8008d82:	4946      	ldr	r1, [pc, #280]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d84:	4013      	ands	r3, r2
 8008d86:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8008d88:	4b44      	ldr	r3, [pc, #272]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d8a:	689a      	ldr	r2, [r3, #8]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	4942      	ldr	r1, [pc, #264]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d92:	4013      	ands	r3, r2
 8008d94:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8008d96:	4b41      	ldr	r3, [pc, #260]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	43db      	mvns	r3, r3
 8008d9e:	493f      	ldr	r1, [pc, #252]	; (8008e9c <HAL_GPIO_DeInit+0x214>)
 8008da0:	4013      	ands	r3, r2
 8008da2:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	220f      	movs	r2, #15
 8008dae:	fa02 f303 	lsl.w	r3, r2, r3
 8008db2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8008db4:	4a2e      	ldr	r2, [pc, #184]	; (8008e70 <HAL_GPIO_DeInit+0x1e8>)
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	089b      	lsrs	r3, r3, #2
 8008dba:	3302      	adds	r3, #2
 8008dbc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	43da      	mvns	r2, r3
 8008dc4:	482a      	ldr	r0, [pc, #168]	; (8008e70 <HAL_GPIO_DeInit+0x1e8>)
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	089b      	lsrs	r3, r3, #2
 8008dca:	400a      	ands	r2, r1
 8008dcc:	3302      	adds	r3, #2
 8008dce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681a      	ldr	r2, [r3, #0]
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	005b      	lsls	r3, r3, #1
 8008dda:	2103      	movs	r1, #3
 8008ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8008de0:	43db      	mvns	r3, r3
 8008de2:	401a      	ands	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	08da      	lsrs	r2, r3, #3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	3208      	adds	r2, #8
 8008df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f003 0307 	and.w	r3, r3, #7
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	220f      	movs	r2, #15
 8008dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008e02:	43db      	mvns	r3, r3
 8008e04:	697a      	ldr	r2, [r7, #20]
 8008e06:	08d2      	lsrs	r2, r2, #3
 8008e08:	4019      	ands	r1, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	3208      	adds	r2, #8
 8008e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68da      	ldr	r2, [r3, #12]
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	005b      	lsls	r3, r3, #1
 8008e1a:	2103      	movs	r1, #3
 8008e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e20:	43db      	mvns	r3, r3
 8008e22:	401a      	ands	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	685a      	ldr	r2, [r3, #4]
 8008e2c:	2101      	movs	r1, #1
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	fa01 f303 	lsl.w	r3, r1, r3
 8008e34:	43db      	mvns	r3, r3
 8008e36:	401a      	ands	r2, r3
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	689a      	ldr	r2, [r3, #8]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	005b      	lsls	r3, r3, #1
 8008e44:	2103      	movs	r1, #3
 8008e46:	fa01 f303 	lsl.w	r3, r1, r3
 8008e4a:	43db      	mvns	r3, r3
 8008e4c:	401a      	ands	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	3301      	adds	r3, #1
 8008e56:	617b      	str	r3, [r7, #20]
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	2b0f      	cmp	r3, #15
 8008e5c:	f67f af22 	bls.w	8008ca4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	371c      	adds	r7, #28
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	40013800 	.word	0x40013800
 8008e74:	40020000 	.word	0x40020000
 8008e78:	40020400 	.word	0x40020400
 8008e7c:	40020800 	.word	0x40020800
 8008e80:	40020c00 	.word	0x40020c00
 8008e84:	40021000 	.word	0x40021000
 8008e88:	40021400 	.word	0x40021400
 8008e8c:	40021800 	.word	0x40021800
 8008e90:	40021c00 	.word	0x40021c00
 8008e94:	40022000 	.word	0x40022000
 8008e98:	40022400 	.word	0x40022400
 8008e9c:	40013c00 	.word	0x40013c00

08008ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	691a      	ldr	r2, [r3, #16]
 8008eb0:	887b      	ldrh	r3, [r7, #2]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d002      	beq.n	8008ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	73fb      	strb	r3, [r7, #15]
 8008ebc:	e001      	b.n	8008ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3714      	adds	r7, #20
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b083      	sub	sp, #12
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	807b      	strh	r3, [r7, #2]
 8008edc:	4613      	mov	r3, r2
 8008ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008ee0:	787b      	ldrb	r3, [r7, #1]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ee6:	887a      	ldrh	r2, [r7, #2]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8008eec:	e003      	b.n	8008ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8008eee:	887b      	ldrh	r3, [r7, #2]
 8008ef0:	041a      	lsls	r2, r3, #16
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	619a      	str	r2, [r3, #24]
}
 8008ef6:	bf00      	nop
 8008ef8:	370c      	adds	r7, #12
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr

08008f02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008f02:	b480      	push	{r7}
 8008f04:	b085      	sub	sp, #20
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f14:	887a      	ldrh	r2, [r7, #2]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4013      	ands	r3, r2
 8008f1a:	041a      	lsls	r2, r3, #16
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	43d9      	mvns	r1, r3
 8008f20:	887b      	ldrh	r3, [r7, #2]
 8008f22:	400b      	ands	r3, r1
 8008f24:	431a      	orrs	r2, r3
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	619a      	str	r2, [r3, #24]
}
 8008f2a:	bf00      	nop
 8008f2c:	3714      	adds	r7, #20
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
	...

08008f38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	4603      	mov	r3, r0
 8008f40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008f42:	4b08      	ldr	r3, [pc, #32]	; (8008f64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f44:	695a      	ldr	r2, [r3, #20]
 8008f46:	88fb      	ldrh	r3, [r7, #6]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d006      	beq.n	8008f5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f4e:	4a05      	ldr	r2, [pc, #20]	; (8008f64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f50:	88fb      	ldrh	r3, [r7, #6]
 8008f52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f54:	88fb      	ldrh	r3, [r7, #6]
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 f806 	bl	8008f68 <HAL_GPIO_EXTI_Callback>
  }
}
 8008f5c:	bf00      	nop
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	40013c00 	.word	0x40013c00

08008f68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008f72:	bf00      	nop
 8008f74:	370c      	adds	r7, #12
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr

08008f7e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8008f7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f80:	b08f      	sub	sp, #60	; 0x3c
 8008f82:	af0a      	add	r7, sp, #40	; 0x28
 8008f84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d101      	bne.n	8008f90 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e054      	b.n	800903a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d106      	bne.n	8008fb0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f00f fe70 	bl	8018c90 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2203      	movs	r2, #3
 8008fb4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d102      	bne.n	8008fca <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f009 fd7d 	bl	8012ace <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	603b      	str	r3, [r7, #0]
 8008fda:	687e      	ldr	r6, [r7, #4]
 8008fdc:	466d      	mov	r5, sp
 8008fde:	f106 0410 	add.w	r4, r6, #16
 8008fe2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008fe4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008fe6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008fe8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008fea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008fee:	e885 0003 	stmia.w	r5, {r0, r1}
 8008ff2:	1d33      	adds	r3, r6, #4
 8008ff4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ff6:	6838      	ldr	r0, [r7, #0]
 8008ff8:	f009 fd00 	bl	80129fc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	2101      	movs	r1, #1
 8009002:	4618      	mov	r0, r3
 8009004:	f009 fd74 	bl	8012af0 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	603b      	str	r3, [r7, #0]
 800900e:	687e      	ldr	r6, [r7, #4]
 8009010:	466d      	mov	r5, sp
 8009012:	f106 0410 	add.w	r4, r6, #16
 8009016:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009018:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800901a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800901c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800901e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009022:	e885 0003 	stmia.w	r5, {r0, r1}
 8009026:	1d33      	adds	r3, r6, #4
 8009028:	cb0e      	ldmia	r3, {r1, r2, r3}
 800902a:	6838      	ldr	r0, [r7, #0]
 800902c:	f009 fe86 	bl	8012d3c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3714      	adds	r7, #20
 800903e:	46bd      	mov	sp, r7
 8009040:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009042 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8009042:	b590      	push	{r4, r7, lr}
 8009044:	b089      	sub	sp, #36	; 0x24
 8009046:	af04      	add	r7, sp, #16
 8009048:	6078      	str	r0, [r7, #4]
 800904a:	4608      	mov	r0, r1
 800904c:	4611      	mov	r1, r2
 800904e:	461a      	mov	r2, r3
 8009050:	4603      	mov	r3, r0
 8009052:	70fb      	strb	r3, [r7, #3]
 8009054:	460b      	mov	r3, r1
 8009056:	70bb      	strb	r3, [r7, #2]
 8009058:	4613      	mov	r3, r2
 800905a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8009062:	2b01      	cmp	r3, #1
 8009064:	d101      	bne.n	800906a <HAL_HCD_HC_Init+0x28>
 8009066:	2302      	movs	r3, #2
 8009068:	e076      	b.n	8009158 <HAL_HCD_HC_Init+0x116>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2201      	movs	r2, #1
 800906e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8009072:	78fb      	ldrb	r3, [r7, #3]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	212c      	movs	r1, #44	; 0x2c
 8009078:	fb01 f303 	mul.w	r3, r1, r3
 800907c:	4413      	add	r3, r2
 800907e:	333d      	adds	r3, #61	; 0x3d
 8009080:	2200      	movs	r2, #0
 8009082:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8009084:	78fb      	ldrb	r3, [r7, #3]
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	212c      	movs	r1, #44	; 0x2c
 800908a:	fb01 f303 	mul.w	r3, r1, r3
 800908e:	4413      	add	r3, r2
 8009090:	3338      	adds	r3, #56	; 0x38
 8009092:	787a      	ldrb	r2, [r7, #1]
 8009094:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8009096:	78fb      	ldrb	r3, [r7, #3]
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	212c      	movs	r1, #44	; 0x2c
 800909c:	fb01 f303 	mul.w	r3, r1, r3
 80090a0:	4413      	add	r3, r2
 80090a2:	3340      	adds	r3, #64	; 0x40
 80090a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80090a6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80090a8:	78fb      	ldrb	r3, [r7, #3]
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	212c      	movs	r1, #44	; 0x2c
 80090ae:	fb01 f303 	mul.w	r3, r1, r3
 80090b2:	4413      	add	r3, r2
 80090b4:	3339      	adds	r3, #57	; 0x39
 80090b6:	78fa      	ldrb	r2, [r7, #3]
 80090b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80090ba:	78fb      	ldrb	r3, [r7, #3]
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	212c      	movs	r1, #44	; 0x2c
 80090c0:	fb01 f303 	mul.w	r3, r1, r3
 80090c4:	4413      	add	r3, r2
 80090c6:	333f      	adds	r3, #63	; 0x3f
 80090c8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80090cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	78ba      	ldrb	r2, [r7, #2]
 80090d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80090d6:	b2d0      	uxtb	r0, r2
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	212c      	movs	r1, #44	; 0x2c
 80090dc:	fb01 f303 	mul.w	r3, r1, r3
 80090e0:	4413      	add	r3, r2
 80090e2:	333a      	adds	r3, #58	; 0x3a
 80090e4:	4602      	mov	r2, r0
 80090e6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80090e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	da09      	bge.n	8009104 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80090f0:	78fb      	ldrb	r3, [r7, #3]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	212c      	movs	r1, #44	; 0x2c
 80090f6:	fb01 f303 	mul.w	r3, r1, r3
 80090fa:	4413      	add	r3, r2
 80090fc:	333b      	adds	r3, #59	; 0x3b
 80090fe:	2201      	movs	r2, #1
 8009100:	701a      	strb	r2, [r3, #0]
 8009102:	e008      	b.n	8009116 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8009104:	78fb      	ldrb	r3, [r7, #3]
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	212c      	movs	r1, #44	; 0x2c
 800910a:	fb01 f303 	mul.w	r3, r1, r3
 800910e:	4413      	add	r3, r2
 8009110:	333b      	adds	r3, #59	; 0x3b
 8009112:	2200      	movs	r2, #0
 8009114:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8009116:	78fb      	ldrb	r3, [r7, #3]
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	212c      	movs	r1, #44	; 0x2c
 800911c:	fb01 f303 	mul.w	r3, r1, r3
 8009120:	4413      	add	r3, r2
 8009122:	333c      	adds	r3, #60	; 0x3c
 8009124:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009128:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	787c      	ldrb	r4, [r7, #1]
 8009130:	78ba      	ldrb	r2, [r7, #2]
 8009132:	78f9      	ldrb	r1, [r7, #3]
 8009134:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009136:	9302      	str	r3, [sp, #8]
 8009138:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800913c:	9301      	str	r3, [sp, #4]
 800913e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	4623      	mov	r3, r4
 8009146:	f009 ff6f 	bl	8013028 <USB_HC_Init>
 800914a:	4603      	mov	r3, r0
 800914c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8009156:	7bfb      	ldrb	r3, [r7, #15]
}
 8009158:	4618      	mov	r0, r3
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	bd90      	pop	{r4, r7, pc}

08009160 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	460b      	mov	r3, r1
 800916a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800916c:	2300      	movs	r3, #0
 800916e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8009176:	2b01      	cmp	r3, #1
 8009178:	d101      	bne.n	800917e <HAL_HCD_HC_Halt+0x1e>
 800917a:	2302      	movs	r3, #2
 800917c:	e00f      	b.n	800919e <HAL_HCD_HC_Halt+0x3e>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2201      	movs	r2, #1
 8009182:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	78fa      	ldrb	r2, [r7, #3]
 800918c:	4611      	mov	r1, r2
 800918e:	4618      	mov	r0, r3
 8009190:	f00a f9ab 	bl	80134ea <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
	...

080091a8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	4608      	mov	r0, r1
 80091b2:	4611      	mov	r1, r2
 80091b4:	461a      	mov	r2, r3
 80091b6:	4603      	mov	r3, r0
 80091b8:	70fb      	strb	r3, [r7, #3]
 80091ba:	460b      	mov	r3, r1
 80091bc:	70bb      	strb	r3, [r7, #2]
 80091be:	4613      	mov	r3, r2
 80091c0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80091c2:	78fb      	ldrb	r3, [r7, #3]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	212c      	movs	r1, #44	; 0x2c
 80091c8:	fb01 f303 	mul.w	r3, r1, r3
 80091cc:	4413      	add	r3, r2
 80091ce:	333b      	adds	r3, #59	; 0x3b
 80091d0:	78ba      	ldrb	r2, [r7, #2]
 80091d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80091d4:	78fb      	ldrb	r3, [r7, #3]
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	212c      	movs	r1, #44	; 0x2c
 80091da:	fb01 f303 	mul.w	r3, r1, r3
 80091de:	4413      	add	r3, r2
 80091e0:	333f      	adds	r3, #63	; 0x3f
 80091e2:	787a      	ldrb	r2, [r7, #1]
 80091e4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80091e6:	7c3b      	ldrb	r3, [r7, #16]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d112      	bne.n	8009212 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	212c      	movs	r1, #44	; 0x2c
 80091f2:	fb01 f303 	mul.w	r3, r1, r3
 80091f6:	4413      	add	r3, r2
 80091f8:	3342      	adds	r3, #66	; 0x42
 80091fa:	2203      	movs	r2, #3
 80091fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80091fe:	78fb      	ldrb	r3, [r7, #3]
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	212c      	movs	r1, #44	; 0x2c
 8009204:	fb01 f303 	mul.w	r3, r1, r3
 8009208:	4413      	add	r3, r2
 800920a:	333d      	adds	r3, #61	; 0x3d
 800920c:	7f3a      	ldrb	r2, [r7, #28]
 800920e:	701a      	strb	r2, [r3, #0]
 8009210:	e008      	b.n	8009224 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	212c      	movs	r1, #44	; 0x2c
 8009218:	fb01 f303 	mul.w	r3, r1, r3
 800921c:	4413      	add	r3, r2
 800921e:	3342      	adds	r3, #66	; 0x42
 8009220:	2202      	movs	r2, #2
 8009222:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8009224:	787b      	ldrb	r3, [r7, #1]
 8009226:	2b03      	cmp	r3, #3
 8009228:	f200 80c6 	bhi.w	80093b8 <HAL_HCD_HC_SubmitRequest+0x210>
 800922c:	a201      	add	r2, pc, #4	; (adr r2, 8009234 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800922e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009232:	bf00      	nop
 8009234:	08009245 	.word	0x08009245
 8009238:	080093a5 	.word	0x080093a5
 800923c:	080092a9 	.word	0x080092a9
 8009240:	08009327 	.word	0x08009327
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8009244:	7c3b      	ldrb	r3, [r7, #16]
 8009246:	2b01      	cmp	r3, #1
 8009248:	f040 80b8 	bne.w	80093bc <HAL_HCD_HC_SubmitRequest+0x214>
 800924c:	78bb      	ldrb	r3, [r7, #2]
 800924e:	2b00      	cmp	r3, #0
 8009250:	f040 80b4 	bne.w	80093bc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8009254:	8b3b      	ldrh	r3, [r7, #24]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d108      	bne.n	800926c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800925a:	78fb      	ldrb	r3, [r7, #3]
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	212c      	movs	r1, #44	; 0x2c
 8009260:	fb01 f303 	mul.w	r3, r1, r3
 8009264:	4413      	add	r3, r2
 8009266:	3355      	adds	r3, #85	; 0x55
 8009268:	2201      	movs	r2, #1
 800926a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	212c      	movs	r1, #44	; 0x2c
 8009272:	fb01 f303 	mul.w	r3, r1, r3
 8009276:	4413      	add	r3, r2
 8009278:	3355      	adds	r3, #85	; 0x55
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d109      	bne.n	8009294 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8009280:	78fb      	ldrb	r3, [r7, #3]
 8009282:	687a      	ldr	r2, [r7, #4]
 8009284:	212c      	movs	r1, #44	; 0x2c
 8009286:	fb01 f303 	mul.w	r3, r1, r3
 800928a:	4413      	add	r3, r2
 800928c:	3342      	adds	r3, #66	; 0x42
 800928e:	2200      	movs	r2, #0
 8009290:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8009292:	e093      	b.n	80093bc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8009294:	78fb      	ldrb	r3, [r7, #3]
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	212c      	movs	r1, #44	; 0x2c
 800929a:	fb01 f303 	mul.w	r3, r1, r3
 800929e:	4413      	add	r3, r2
 80092a0:	3342      	adds	r3, #66	; 0x42
 80092a2:	2202      	movs	r2, #2
 80092a4:	701a      	strb	r2, [r3, #0]
      break;
 80092a6:	e089      	b.n	80093bc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80092a8:	78bb      	ldrb	r3, [r7, #2]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d11d      	bne.n	80092ea <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80092ae:	78fb      	ldrb	r3, [r7, #3]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	212c      	movs	r1, #44	; 0x2c
 80092b4:	fb01 f303 	mul.w	r3, r1, r3
 80092b8:	4413      	add	r3, r2
 80092ba:	3355      	adds	r3, #85	; 0x55
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d109      	bne.n	80092d6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80092c2:	78fb      	ldrb	r3, [r7, #3]
 80092c4:	687a      	ldr	r2, [r7, #4]
 80092c6:	212c      	movs	r1, #44	; 0x2c
 80092c8:	fb01 f303 	mul.w	r3, r1, r3
 80092cc:	4413      	add	r3, r2
 80092ce:	3342      	adds	r3, #66	; 0x42
 80092d0:	2200      	movs	r2, #0
 80092d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80092d4:	e073      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80092d6:	78fb      	ldrb	r3, [r7, #3]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	212c      	movs	r1, #44	; 0x2c
 80092dc:	fb01 f303 	mul.w	r3, r1, r3
 80092e0:	4413      	add	r3, r2
 80092e2:	3342      	adds	r3, #66	; 0x42
 80092e4:	2202      	movs	r2, #2
 80092e6:	701a      	strb	r2, [r3, #0]
      break;
 80092e8:	e069      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80092ea:	78fb      	ldrb	r3, [r7, #3]
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	212c      	movs	r1, #44	; 0x2c
 80092f0:	fb01 f303 	mul.w	r3, r1, r3
 80092f4:	4413      	add	r3, r2
 80092f6:	3354      	adds	r3, #84	; 0x54
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d109      	bne.n	8009312 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80092fe:	78fb      	ldrb	r3, [r7, #3]
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	212c      	movs	r1, #44	; 0x2c
 8009304:	fb01 f303 	mul.w	r3, r1, r3
 8009308:	4413      	add	r3, r2
 800930a:	3342      	adds	r3, #66	; 0x42
 800930c:	2200      	movs	r2, #0
 800930e:	701a      	strb	r2, [r3, #0]
      break;
 8009310:	e055      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8009312:	78fb      	ldrb	r3, [r7, #3]
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	212c      	movs	r1, #44	; 0x2c
 8009318:	fb01 f303 	mul.w	r3, r1, r3
 800931c:	4413      	add	r3, r2
 800931e:	3342      	adds	r3, #66	; 0x42
 8009320:	2202      	movs	r2, #2
 8009322:	701a      	strb	r2, [r3, #0]
      break;
 8009324:	e04b      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8009326:	78bb      	ldrb	r3, [r7, #2]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d11d      	bne.n	8009368 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800932c:	78fb      	ldrb	r3, [r7, #3]
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	212c      	movs	r1, #44	; 0x2c
 8009332:	fb01 f303 	mul.w	r3, r1, r3
 8009336:	4413      	add	r3, r2
 8009338:	3355      	adds	r3, #85	; 0x55
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d109      	bne.n	8009354 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8009340:	78fb      	ldrb	r3, [r7, #3]
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	212c      	movs	r1, #44	; 0x2c
 8009346:	fb01 f303 	mul.w	r3, r1, r3
 800934a:	4413      	add	r3, r2
 800934c:	3342      	adds	r3, #66	; 0x42
 800934e:	2200      	movs	r2, #0
 8009350:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8009352:	e034      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8009354:	78fb      	ldrb	r3, [r7, #3]
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	212c      	movs	r1, #44	; 0x2c
 800935a:	fb01 f303 	mul.w	r3, r1, r3
 800935e:	4413      	add	r3, r2
 8009360:	3342      	adds	r3, #66	; 0x42
 8009362:	2202      	movs	r2, #2
 8009364:	701a      	strb	r2, [r3, #0]
      break;
 8009366:	e02a      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8009368:	78fb      	ldrb	r3, [r7, #3]
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	212c      	movs	r1, #44	; 0x2c
 800936e:	fb01 f303 	mul.w	r3, r1, r3
 8009372:	4413      	add	r3, r2
 8009374:	3354      	adds	r3, #84	; 0x54
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d109      	bne.n	8009390 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800937c:	78fb      	ldrb	r3, [r7, #3]
 800937e:	687a      	ldr	r2, [r7, #4]
 8009380:	212c      	movs	r1, #44	; 0x2c
 8009382:	fb01 f303 	mul.w	r3, r1, r3
 8009386:	4413      	add	r3, r2
 8009388:	3342      	adds	r3, #66	; 0x42
 800938a:	2200      	movs	r2, #0
 800938c:	701a      	strb	r2, [r3, #0]
      break;
 800938e:	e016      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8009390:	78fb      	ldrb	r3, [r7, #3]
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	212c      	movs	r1, #44	; 0x2c
 8009396:	fb01 f303 	mul.w	r3, r1, r3
 800939a:	4413      	add	r3, r2
 800939c:	3342      	adds	r3, #66	; 0x42
 800939e:	2202      	movs	r2, #2
 80093a0:	701a      	strb	r2, [r3, #0]
      break;
 80093a2:	e00c      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80093a4:	78fb      	ldrb	r3, [r7, #3]
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	212c      	movs	r1, #44	; 0x2c
 80093aa:	fb01 f303 	mul.w	r3, r1, r3
 80093ae:	4413      	add	r3, r2
 80093b0:	3342      	adds	r3, #66	; 0x42
 80093b2:	2200      	movs	r2, #0
 80093b4:	701a      	strb	r2, [r3, #0]
      break;
 80093b6:	e002      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80093b8:	bf00      	nop
 80093ba:	e000      	b.n	80093be <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80093bc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80093be:	78fb      	ldrb	r3, [r7, #3]
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	212c      	movs	r1, #44	; 0x2c
 80093c4:	fb01 f303 	mul.w	r3, r1, r3
 80093c8:	4413      	add	r3, r2
 80093ca:	3344      	adds	r3, #68	; 0x44
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80093d0:	78fb      	ldrb	r3, [r7, #3]
 80093d2:	8b3a      	ldrh	r2, [r7, #24]
 80093d4:	6879      	ldr	r1, [r7, #4]
 80093d6:	202c      	movs	r0, #44	; 0x2c
 80093d8:	fb00 f303 	mul.w	r3, r0, r3
 80093dc:	440b      	add	r3, r1
 80093de:	334c      	adds	r3, #76	; 0x4c
 80093e0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80093e2:	78fb      	ldrb	r3, [r7, #3]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	212c      	movs	r1, #44	; 0x2c
 80093e8:	fb01 f303 	mul.w	r3, r1, r3
 80093ec:	4413      	add	r3, r2
 80093ee:	3360      	adds	r3, #96	; 0x60
 80093f0:	2200      	movs	r2, #0
 80093f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80093f4:	78fb      	ldrb	r3, [r7, #3]
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	212c      	movs	r1, #44	; 0x2c
 80093fa:	fb01 f303 	mul.w	r3, r1, r3
 80093fe:	4413      	add	r3, r2
 8009400:	3350      	adds	r3, #80	; 0x50
 8009402:	2200      	movs	r2, #0
 8009404:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8009406:	78fb      	ldrb	r3, [r7, #3]
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	212c      	movs	r1, #44	; 0x2c
 800940c:	fb01 f303 	mul.w	r3, r1, r3
 8009410:	4413      	add	r3, r2
 8009412:	3339      	adds	r3, #57	; 0x39
 8009414:	78fa      	ldrb	r2, [r7, #3]
 8009416:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8009418:	78fb      	ldrb	r3, [r7, #3]
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	212c      	movs	r1, #44	; 0x2c
 800941e:	fb01 f303 	mul.w	r3, r1, r3
 8009422:	4413      	add	r3, r2
 8009424:	3361      	adds	r3, #97	; 0x61
 8009426:	2200      	movs	r2, #0
 8009428:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6818      	ldr	r0, [r3, #0]
 800942e:	78fb      	ldrb	r3, [r7, #3]
 8009430:	222c      	movs	r2, #44	; 0x2c
 8009432:	fb02 f303 	mul.w	r3, r2, r3
 8009436:	3338      	adds	r3, #56	; 0x38
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	18d1      	adds	r1, r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	b2db      	uxtb	r3, r3
 8009442:	461a      	mov	r2, r3
 8009444:	f009 fefe 	bl	8013244 <USB_HC_StartXfer>
 8009448:	4603      	mov	r3, r0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3708      	adds	r7, #8
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop

08009454 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4618      	mov	r0, r3
 800946c:	f009 fc23 	bl	8012cb6 <USB_GetMode>
 8009470:	4603      	mov	r3, r0
 8009472:	2b01      	cmp	r3, #1
 8009474:	f040 80ef 	bne.w	8009656 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4618      	mov	r0, r3
 800947e:	f009 fc07 	bl	8012c90 <USB_ReadInterrupts>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	f000 80e5 	beq.w	8009654 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4618      	mov	r0, r3
 8009490:	f009 fbfe 	bl	8012c90 <USB_ReadInterrupts>
 8009494:	4603      	mov	r3, r0
 8009496:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800949a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800949e:	d104      	bne.n	80094aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80094a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f009 fbee 	bl	8012c90 <USB_ReadInterrupts>
 80094b4:	4603      	mov	r3, r0
 80094b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80094ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094be:	d104      	bne.n	80094ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80094c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f009 fbde 	bl	8012c90 <USB_ReadInterrupts>
 80094d4:	4603      	mov	r3, r0
 80094d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80094de:	d104      	bne.n	80094ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80094e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f009 fbce 	bl	8012c90 <USB_ReadInterrupts>
 80094f4:	4603      	mov	r3, r0
 80094f6:	f003 0302 	and.w	r3, r3, #2
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d103      	bne.n	8009506 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2202      	movs	r2, #2
 8009504:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4618      	mov	r0, r3
 800950c:	f009 fbc0 	bl	8012c90 <USB_ReadInterrupts>
 8009510:	4603      	mov	r3, r0
 8009512:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009516:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800951a:	d115      	bne.n	8009548 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8009524:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f003 0301 	and.w	r3, r3, #1
 8009532:	2b00      	cmp	r3, #0
 8009534:	d108      	bne.n	8009548 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f00f fc1c 	bl	8018d74 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2101      	movs	r1, #1
 8009542:	4618      	mov	r0, r3
 8009544:	f009 fcaa 	bl	8012e9c <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4618      	mov	r0, r3
 800954e:	f009 fb9f 	bl	8012c90 <USB_ReadInterrupts>
 8009552:	4603      	mov	r3, r0
 8009554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800955c:	d102      	bne.n	8009564 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f001 f9ff 	bl	800a962 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4618      	mov	r0, r3
 800956a:	f009 fb91 	bl	8012c90 <USB_ReadInterrupts>
 800956e:	4603      	mov	r3, r0
 8009570:	f003 0308 	and.w	r3, r3, #8
 8009574:	2b08      	cmp	r3, #8
 8009576:	d106      	bne.n	8009586 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f00f fbdf 	bl	8018d3c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2208      	movs	r2, #8
 8009584:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4618      	mov	r0, r3
 800958c:	f009 fb80 	bl	8012c90 <USB_ReadInterrupts>
 8009590:	4603      	mov	r3, r0
 8009592:	f003 0310 	and.w	r3, r3, #16
 8009596:	2b10      	cmp	r3, #16
 8009598:	d101      	bne.n	800959e <HAL_HCD_IRQHandler+0x14a>
 800959a:	2301      	movs	r3, #1
 800959c:	e000      	b.n	80095a0 <HAL_HCD_IRQHandler+0x14c>
 800959e:	2300      	movs	r3, #0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d012      	beq.n	80095ca <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	699a      	ldr	r2, [r3, #24]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f022 0210 	bic.w	r2, r2, #16
 80095b2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f001 f902 	bl	800a7be <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	699a      	ldr	r2, [r3, #24]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f042 0210 	orr.w	r2, r2, #16
 80095c8:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4618      	mov	r0, r3
 80095d0:	f009 fb5e 	bl	8012c90 <USB_ReadInterrupts>
 80095d4:	4603      	mov	r3, r0
 80095d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095de:	d13a      	bne.n	8009656 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4618      	mov	r0, r3
 80095e6:	f009 ff6f 	bl	80134c8 <USB_HC_ReadInterrupt>
 80095ea:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80095ec:	2300      	movs	r3, #0
 80095ee:	617b      	str	r3, [r7, #20]
 80095f0:	e025      	b.n	800963e <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	f003 030f 	and.w	r3, r3, #15
 80095f8:	68ba      	ldr	r2, [r7, #8]
 80095fa:	fa22 f303 	lsr.w	r3, r2, r3
 80095fe:	f003 0301 	and.w	r3, r3, #1
 8009602:	2b00      	cmp	r3, #0
 8009604:	d018      	beq.n	8009638 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	4413      	add	r3, r2
 800960e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800961c:	d106      	bne.n	800962c <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	b2db      	uxtb	r3, r3
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 f8ab 	bl	8009780 <HCD_HC_IN_IRQHandler>
 800962a:	e005      	b.n	8009638 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	b2db      	uxtb	r3, r3
 8009630:	4619      	mov	r1, r3
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 fcc6 	bl	8009fc4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	3301      	adds	r3, #1
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	429a      	cmp	r2, r3
 8009646:	d3d4      	bcc.n	80095f2 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009650:	615a      	str	r2, [r3, #20]
 8009652:	e000      	b.n	8009656 <HAL_HCD_IRQHandler+0x202>
      return;
 8009654:	bf00      	nop
    }
  }
}
 8009656:	3718      	adds	r7, #24
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800966a:	2b01      	cmp	r3, #1
 800966c:	d101      	bne.n	8009672 <HAL_HCD_Start+0x16>
 800966e:	2302      	movs	r3, #2
 8009670:	e013      	b.n	800969a <HAL_HCD_Start+0x3e>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4618      	mov	r0, r3
 8009680:	f009 fa14 	bl	8012aac <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2101      	movs	r1, #1
 800968a:	4618      	mov	r0, r3
 800968c:	f009 fc6a 	bl	8012f64 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b082      	sub	sp, #8
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d101      	bne.n	80096b8 <HAL_HCD_Stop+0x16>
 80096b4:	2302      	movs	r3, #2
 80096b6:	e00d      	b.n	80096d4 <HAL_HCD_Stop+0x32>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4618      	mov	r0, r3
 80096c6:	f00a f869 	bl	801379c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4618      	mov	r0, r3
 80096ea:	f009 fc11 	bl	8012f10 <USB_ResetPort>
 80096ee:	4603      	mov	r3, r0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3708      	adds	r7, #8
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	460b      	mov	r3, r1
 8009702:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	212c      	movs	r1, #44	; 0x2c
 800970a:	fb01 f303 	mul.w	r3, r1, r3
 800970e:	4413      	add	r3, r2
 8009710:	3360      	adds	r3, #96	; 0x60
 8009712:	781b      	ldrb	r3, [r3, #0]
}
 8009714:	4618      	mov	r0, r3
 8009716:	370c      	adds	r7, #12
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr

08009720 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800972c:	78fb      	ldrb	r3, [r7, #3]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	212c      	movs	r1, #44	; 0x2c
 8009732:	fb01 f303 	mul.w	r3, r1, r3
 8009736:	4413      	add	r3, r2
 8009738:	3350      	adds	r3, #80	; 0x50
 800973a:	681b      	ldr	r3, [r3, #0]
}
 800973c:	4618      	mov	r0, r3
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4618      	mov	r0, r3
 8009756:	f009 fc55 	bl	8013004 <USB_GetCurrentFrame>
 800975a:	4603      	mov	r3, r0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3708      	adds	r7, #8
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4618      	mov	r0, r3
 8009772:	f009 fc30 	bl	8012fd6 <USB_GetHostSpeed>
 8009776:	4603      	mov	r3, r0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3708      	adds	r7, #8
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	460b      	mov	r3, r1
 800978a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8009796:	78fb      	ldrb	r3, [r7, #3]
 8009798:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	015a      	lsls	r2, r3, #5
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	4413      	add	r3, r2
 80097a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	f003 0304 	and.w	r3, r3, #4
 80097ac:	2b04      	cmp	r3, #4
 80097ae:	d119      	bne.n	80097e4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	015a      	lsls	r2, r3, #5
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	4413      	add	r3, r2
 80097b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097bc:	461a      	mov	r2, r3
 80097be:	2304      	movs	r3, #4
 80097c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	015a      	lsls	r2, r3, #5
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	4413      	add	r3, r2
 80097ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	0151      	lsls	r1, r2, #5
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	440a      	add	r2, r1
 80097d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80097dc:	f043 0302 	orr.w	r3, r3, #2
 80097e0:	60d3      	str	r3, [r2, #12]
 80097e2:	e101      	b.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	015a      	lsls	r2, r3, #5
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	4413      	add	r3, r2
 80097ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097fa:	d12b      	bne.n	8009854 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	4413      	add	r3, r2
 8009804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009808:	461a      	mov	r2, r3
 800980a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800980e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	212c      	movs	r1, #44	; 0x2c
 8009816:	fb01 f303 	mul.w	r3, r1, r3
 800981a:	4413      	add	r3, r2
 800981c:	3361      	adds	r3, #97	; 0x61
 800981e:	2207      	movs	r2, #7
 8009820:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	015a      	lsls	r2, r3, #5
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	4413      	add	r3, r2
 800982a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800982e:	68db      	ldr	r3, [r3, #12]
 8009830:	68fa      	ldr	r2, [r7, #12]
 8009832:	0151      	lsls	r1, r2, #5
 8009834:	693a      	ldr	r2, [r7, #16]
 8009836:	440a      	add	r2, r1
 8009838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800983c:	f043 0302 	orr.w	r3, r3, #2
 8009840:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	68fa      	ldr	r2, [r7, #12]
 8009848:	b2d2      	uxtb	r2, r2
 800984a:	4611      	mov	r1, r2
 800984c:	4618      	mov	r0, r3
 800984e:	f009 fe4c 	bl	80134ea <USB_HC_Halt>
 8009852:	e0c9      	b.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	015a      	lsls	r2, r3, #5
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	4413      	add	r3, r2
 800985c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f003 0320 	and.w	r3, r3, #32
 8009866:	2b20      	cmp	r3, #32
 8009868:	d109      	bne.n	800987e <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	4413      	add	r3, r2
 8009872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009876:	461a      	mov	r2, r3
 8009878:	2320      	movs	r3, #32
 800987a:	6093      	str	r3, [r2, #8]
 800987c:	e0b4      	b.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	015a      	lsls	r2, r3, #5
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	4413      	add	r3, r2
 8009886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	f003 0308 	and.w	r3, r3, #8
 8009890:	2b08      	cmp	r3, #8
 8009892:	d133      	bne.n	80098fc <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	4413      	add	r3, r2
 800989c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	68fa      	ldr	r2, [r7, #12]
 80098a4:	0151      	lsls	r1, r2, #5
 80098a6:	693a      	ldr	r2, [r7, #16]
 80098a8:	440a      	add	r2, r1
 80098aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098ae:	f043 0302 	orr.w	r3, r3, #2
 80098b2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	212c      	movs	r1, #44	; 0x2c
 80098ba:	fb01 f303 	mul.w	r3, r1, r3
 80098be:	4413      	add	r3, r2
 80098c0:	3361      	adds	r3, #97	; 0x61
 80098c2:	2205      	movs	r2, #5
 80098c4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	015a      	lsls	r2, r3, #5
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	4413      	add	r3, r2
 80098ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098d2:	461a      	mov	r2, r3
 80098d4:	2310      	movs	r3, #16
 80098d6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	015a      	lsls	r2, r3, #5
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098e4:	461a      	mov	r2, r3
 80098e6:	2308      	movs	r3, #8
 80098e8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	b2d2      	uxtb	r2, r2
 80098f2:	4611      	mov	r1, r2
 80098f4:	4618      	mov	r0, r3
 80098f6:	f009 fdf8 	bl	80134ea <USB_HC_Halt>
 80098fa:	e075      	b.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	015a      	lsls	r2, r3, #5
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	4413      	add	r3, r2
 8009904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800990e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009912:	d134      	bne.n	800997e <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	015a      	lsls	r2, r3, #5
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	4413      	add	r3, r2
 800991c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	68fa      	ldr	r2, [r7, #12]
 8009924:	0151      	lsls	r1, r2, #5
 8009926:	693a      	ldr	r2, [r7, #16]
 8009928:	440a      	add	r2, r1
 800992a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800992e:	f043 0302 	orr.w	r3, r3, #2
 8009932:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	212c      	movs	r1, #44	; 0x2c
 800993a:	fb01 f303 	mul.w	r3, r1, r3
 800993e:	4413      	add	r3, r2
 8009940:	3361      	adds	r3, #97	; 0x61
 8009942:	2208      	movs	r2, #8
 8009944:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	015a      	lsls	r2, r3, #5
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	4413      	add	r3, r2
 800994e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009952:	461a      	mov	r2, r3
 8009954:	2310      	movs	r3, #16
 8009956:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	015a      	lsls	r2, r3, #5
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	4413      	add	r3, r2
 8009960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009964:	461a      	mov	r2, r3
 8009966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800996a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	b2d2      	uxtb	r2, r2
 8009974:	4611      	mov	r1, r2
 8009976:	4618      	mov	r0, r3
 8009978:	f009 fdb7 	bl	80134ea <USB_HC_Halt>
 800997c:	e034      	b.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	015a      	lsls	r2, r3, #5
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	4413      	add	r3, r2
 8009986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009990:	2b80      	cmp	r3, #128	; 0x80
 8009992:	d129      	bne.n	80099e8 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	015a      	lsls	r2, r3, #5
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	4413      	add	r3, r2
 800999c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	0151      	lsls	r1, r2, #5
 80099a6:	693a      	ldr	r2, [r7, #16]
 80099a8:	440a      	add	r2, r1
 80099aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80099ae:	f043 0302 	orr.w	r3, r3, #2
 80099b2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	212c      	movs	r1, #44	; 0x2c
 80099ba:	fb01 f303 	mul.w	r3, r1, r3
 80099be:	4413      	add	r3, r2
 80099c0:	3361      	adds	r3, #97	; 0x61
 80099c2:	2206      	movs	r2, #6
 80099c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	68fa      	ldr	r2, [r7, #12]
 80099cc:	b2d2      	uxtb	r2, r2
 80099ce:	4611      	mov	r1, r2
 80099d0:	4618      	mov	r0, r3
 80099d2:	f009 fd8a 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	015a      	lsls	r2, r3, #5
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	4413      	add	r3, r2
 80099de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099e2:	461a      	mov	r2, r3
 80099e4:	2380      	movs	r3, #128	; 0x80
 80099e6:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	015a      	lsls	r2, r3, #5
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	4413      	add	r3, r2
 80099f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80099fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099fe:	d122      	bne.n	8009a46 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	015a      	lsls	r2, r3, #5
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	4413      	add	r3, r2
 8009a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	0151      	lsls	r1, r2, #5
 8009a12:	693a      	ldr	r2, [r7, #16]
 8009a14:	440a      	add	r2, r1
 8009a16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a1a:	f043 0302 	orr.w	r3, r3, #2
 8009a1e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	b2d2      	uxtb	r2, r2
 8009a28:	4611      	mov	r1, r2
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f009 fd5d 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	015a      	lsls	r2, r3, #5
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	4413      	add	r3, r2
 8009a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a42:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8009a44:	e2ba      	b.n	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	015a      	lsls	r2, r3, #5
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	f003 0301 	and.w	r3, r3, #1
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	f040 811b 	bne.w	8009c94 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d019      	beq.n	8009a9a <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8009a66:	687a      	ldr	r2, [r7, #4]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	212c      	movs	r1, #44	; 0x2c
 8009a6c:	fb01 f303 	mul.w	r3, r1, r3
 8009a70:	4413      	add	r3, r2
 8009a72:	3348      	adds	r3, #72	; 0x48
 8009a74:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	0159      	lsls	r1, r3, #5
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	440b      	add	r3, r1
 8009a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a82:	691b      	ldr	r3, [r3, #16]
 8009a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8009a88:	1ad2      	subs	r2, r2, r3
 8009a8a:	6879      	ldr	r1, [r7, #4]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	202c      	movs	r0, #44	; 0x2c
 8009a90:	fb00 f303 	mul.w	r3, r0, r3
 8009a94:	440b      	add	r3, r1
 8009a96:	3350      	adds	r3, #80	; 0x50
 8009a98:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8009a9a:	687a      	ldr	r2, [r7, #4]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	212c      	movs	r1, #44	; 0x2c
 8009aa0:	fb01 f303 	mul.w	r3, r1, r3
 8009aa4:	4413      	add	r3, r2
 8009aa6:	3361      	adds	r3, #97	; 0x61
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	212c      	movs	r1, #44	; 0x2c
 8009ab2:	fb01 f303 	mul.w	r3, r1, r3
 8009ab6:	4413      	add	r3, r2
 8009ab8:	335c      	adds	r3, #92	; 0x5c
 8009aba:	2200      	movs	r2, #0
 8009abc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	015a      	lsls	r2, r3, #5
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009aca:	461a      	mov	r2, r3
 8009acc:	2301      	movs	r3, #1
 8009ace:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	212c      	movs	r1, #44	; 0x2c
 8009ad6:	fb01 f303 	mul.w	r3, r1, r3
 8009ada:	4413      	add	r3, r2
 8009adc:	333f      	adds	r3, #63	; 0x3f
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d009      	beq.n	8009af8 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	212c      	movs	r1, #44	; 0x2c
 8009aea:	fb01 f303 	mul.w	r3, r1, r3
 8009aee:	4413      	add	r3, r2
 8009af0:	333f      	adds	r3, #63	; 0x3f
 8009af2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	d121      	bne.n	8009b3c <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	015a      	lsls	r2, r3, #5
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	4413      	add	r3, r2
 8009b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b04:	68db      	ldr	r3, [r3, #12]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	0151      	lsls	r1, r2, #5
 8009b0a:	693a      	ldr	r2, [r7, #16]
 8009b0c:	440a      	add	r2, r1
 8009b0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b12:	f043 0302 	orr.w	r3, r3, #2
 8009b16:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68fa      	ldr	r2, [r7, #12]
 8009b1e:	b2d2      	uxtb	r2, r2
 8009b20:	4611      	mov	r1, r2
 8009b22:	4618      	mov	r0, r3
 8009b24:	f009 fce1 	bl	80134ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b34:	461a      	mov	r2, r3
 8009b36:	2310      	movs	r3, #16
 8009b38:	6093      	str	r3, [r2, #8]
 8009b3a:	e066      	b.n	8009c0a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	212c      	movs	r1, #44	; 0x2c
 8009b42:	fb01 f303 	mul.w	r3, r1, r3
 8009b46:	4413      	add	r3, r2
 8009b48:	333f      	adds	r3, #63	; 0x3f
 8009b4a:	781b      	ldrb	r3, [r3, #0]
 8009b4c:	2b03      	cmp	r3, #3
 8009b4e:	d127      	bne.n	8009ba0 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	015a      	lsls	r2, r3, #5
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	4413      	add	r3, r2
 8009b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	0151      	lsls	r1, r2, #5
 8009b62:	693a      	ldr	r2, [r7, #16]
 8009b64:	440a      	add	r2, r1
 8009b66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009b6e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	212c      	movs	r1, #44	; 0x2c
 8009b76:	fb01 f303 	mul.w	r3, r1, r3
 8009b7a:	4413      	add	r3, r2
 8009b7c:	3360      	adds	r3, #96	; 0x60
 8009b7e:	2201      	movs	r2, #1
 8009b80:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	b2d9      	uxtb	r1, r3
 8009b86:	687a      	ldr	r2, [r7, #4]
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	202c      	movs	r0, #44	; 0x2c
 8009b8c:	fb00 f303 	mul.w	r3, r0, r3
 8009b90:	4413      	add	r3, r2
 8009b92:	3360      	adds	r3, #96	; 0x60
 8009b94:	781b      	ldrb	r3, [r3, #0]
 8009b96:	461a      	mov	r2, r3
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f00f f8f9 	bl	8018d90 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009b9e:	e034      	b.n	8009c0a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	212c      	movs	r1, #44	; 0x2c
 8009ba6:	fb01 f303 	mul.w	r3, r1, r3
 8009baa:	4413      	add	r3, r2
 8009bac:	333f      	adds	r3, #63	; 0x3f
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d12a      	bne.n	8009c0a <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	212c      	movs	r1, #44	; 0x2c
 8009bba:	fb01 f303 	mul.w	r3, r1, r3
 8009bbe:	4413      	add	r3, r2
 8009bc0:	3360      	adds	r3, #96	; 0x60
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	212c      	movs	r1, #44	; 0x2c
 8009bcc:	fb01 f303 	mul.w	r3, r1, r3
 8009bd0:	4413      	add	r3, r2
 8009bd2:	3354      	adds	r3, #84	; 0x54
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	f083 0301 	eor.w	r3, r3, #1
 8009bda:	b2d8      	uxtb	r0, r3
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	212c      	movs	r1, #44	; 0x2c
 8009be2:	fb01 f303 	mul.w	r3, r1, r3
 8009be6:	4413      	add	r3, r2
 8009be8:	3354      	adds	r3, #84	; 0x54
 8009bea:	4602      	mov	r2, r0
 8009bec:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	b2d9      	uxtb	r1, r3
 8009bf2:	687a      	ldr	r2, [r7, #4]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	202c      	movs	r0, #44	; 0x2c
 8009bf8:	fb00 f303 	mul.w	r3, r0, r3
 8009bfc:	4413      	add	r3, r2
 8009bfe:	3360      	adds	r3, #96	; 0x60
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	461a      	mov	r2, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f00f f8c3 	bl	8018d90 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d12b      	bne.n	8009c6a <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	212c      	movs	r1, #44	; 0x2c
 8009c18:	fb01 f303 	mul.w	r3, r1, r3
 8009c1c:	4413      	add	r3, r2
 8009c1e:	3348      	adds	r3, #72	; 0x48
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	6879      	ldr	r1, [r7, #4]
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	202c      	movs	r0, #44	; 0x2c
 8009c28:	fb00 f202 	mul.w	r2, r0, r2
 8009c2c:	440a      	add	r2, r1
 8009c2e:	3240      	adds	r2, #64	; 0x40
 8009c30:	8812      	ldrh	r2, [r2, #0]
 8009c32:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	f000 81be 	beq.w	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	212c      	movs	r1, #44	; 0x2c
 8009c46:	fb01 f303 	mul.w	r3, r1, r3
 8009c4a:	4413      	add	r3, r2
 8009c4c:	3354      	adds	r3, #84	; 0x54
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	f083 0301 	eor.w	r3, r3, #1
 8009c54:	b2d8      	uxtb	r0, r3
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	212c      	movs	r1, #44	; 0x2c
 8009c5c:	fb01 f303 	mul.w	r3, r1, r3
 8009c60:	4413      	add	r3, r2
 8009c62:	3354      	adds	r3, #84	; 0x54
 8009c64:	4602      	mov	r2, r0
 8009c66:	701a      	strb	r2, [r3, #0]
}
 8009c68:	e1a8      	b.n	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8009c6a:	687a      	ldr	r2, [r7, #4]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	212c      	movs	r1, #44	; 0x2c
 8009c70:	fb01 f303 	mul.w	r3, r1, r3
 8009c74:	4413      	add	r3, r2
 8009c76:	3354      	adds	r3, #84	; 0x54
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	f083 0301 	eor.w	r3, r3, #1
 8009c7e:	b2d8      	uxtb	r0, r3
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	212c      	movs	r1, #44	; 0x2c
 8009c86:	fb01 f303 	mul.w	r3, r1, r3
 8009c8a:	4413      	add	r3, r2
 8009c8c:	3354      	adds	r3, #84	; 0x54
 8009c8e:	4602      	mov	r2, r0
 8009c90:	701a      	strb	r2, [r3, #0]
}
 8009c92:	e193      	b.n	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	015a      	lsls	r2, r3, #5
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ca0:	689b      	ldr	r3, [r3, #8]
 8009ca2:	f003 0302 	and.w	r3, r3, #2
 8009ca6:	2b02      	cmp	r3, #2
 8009ca8:	f040 8106 	bne.w	8009eb8 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	015a      	lsls	r2, r3, #5
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009cb8:	68db      	ldr	r3, [r3, #12]
 8009cba:	68fa      	ldr	r2, [r7, #12]
 8009cbc:	0151      	lsls	r1, r2, #5
 8009cbe:	693a      	ldr	r2, [r7, #16]
 8009cc0:	440a      	add	r2, r1
 8009cc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009cc6:	f023 0302 	bic.w	r3, r3, #2
 8009cca:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	212c      	movs	r1, #44	; 0x2c
 8009cd2:	fb01 f303 	mul.w	r3, r1, r3
 8009cd6:	4413      	add	r3, r2
 8009cd8:	3361      	adds	r3, #97	; 0x61
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d109      	bne.n	8009cf4 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	212c      	movs	r1, #44	; 0x2c
 8009ce6:	fb01 f303 	mul.w	r3, r1, r3
 8009cea:	4413      	add	r3, r2
 8009cec:	3360      	adds	r3, #96	; 0x60
 8009cee:	2201      	movs	r2, #1
 8009cf0:	701a      	strb	r2, [r3, #0]
 8009cf2:	e0c9      	b.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	212c      	movs	r1, #44	; 0x2c
 8009cfa:	fb01 f303 	mul.w	r3, r1, r3
 8009cfe:	4413      	add	r3, r2
 8009d00:	3361      	adds	r3, #97	; 0x61
 8009d02:	781b      	ldrb	r3, [r3, #0]
 8009d04:	2b05      	cmp	r3, #5
 8009d06:	d109      	bne.n	8009d1c <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8009d08:	687a      	ldr	r2, [r7, #4]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	212c      	movs	r1, #44	; 0x2c
 8009d0e:	fb01 f303 	mul.w	r3, r1, r3
 8009d12:	4413      	add	r3, r2
 8009d14:	3360      	adds	r3, #96	; 0x60
 8009d16:	2205      	movs	r2, #5
 8009d18:	701a      	strb	r2, [r3, #0]
 8009d1a:	e0b5      	b.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	212c      	movs	r1, #44	; 0x2c
 8009d22:	fb01 f303 	mul.w	r3, r1, r3
 8009d26:	4413      	add	r3, r2
 8009d28:	3361      	adds	r3, #97	; 0x61
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b06      	cmp	r3, #6
 8009d2e:	d009      	beq.n	8009d44 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	212c      	movs	r1, #44	; 0x2c
 8009d36:	fb01 f303 	mul.w	r3, r1, r3
 8009d3a:	4413      	add	r3, r2
 8009d3c:	3361      	adds	r3, #97	; 0x61
 8009d3e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8009d40:	2b08      	cmp	r3, #8
 8009d42:	d150      	bne.n	8009de6 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	212c      	movs	r1, #44	; 0x2c
 8009d4a:	fb01 f303 	mul.w	r3, r1, r3
 8009d4e:	4413      	add	r3, r2
 8009d50:	335c      	adds	r3, #92	; 0x5c
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	1c5a      	adds	r2, r3, #1
 8009d56:	6879      	ldr	r1, [r7, #4]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	202c      	movs	r0, #44	; 0x2c
 8009d5c:	fb00 f303 	mul.w	r3, r0, r3
 8009d60:	440b      	add	r3, r1
 8009d62:	335c      	adds	r3, #92	; 0x5c
 8009d64:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	212c      	movs	r1, #44	; 0x2c
 8009d6c:	fb01 f303 	mul.w	r3, r1, r3
 8009d70:	4413      	add	r3, r2
 8009d72:	335c      	adds	r3, #92	; 0x5c
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d912      	bls.n	8009da0 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8009d7a:	687a      	ldr	r2, [r7, #4]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	212c      	movs	r1, #44	; 0x2c
 8009d80:	fb01 f303 	mul.w	r3, r1, r3
 8009d84:	4413      	add	r3, r2
 8009d86:	335c      	adds	r3, #92	; 0x5c
 8009d88:	2200      	movs	r2, #0
 8009d8a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	212c      	movs	r1, #44	; 0x2c
 8009d92:	fb01 f303 	mul.w	r3, r1, r3
 8009d96:	4413      	add	r3, r2
 8009d98:	3360      	adds	r3, #96	; 0x60
 8009d9a:	2204      	movs	r2, #4
 8009d9c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8009d9e:	e073      	b.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	212c      	movs	r1, #44	; 0x2c
 8009da6:	fb01 f303 	mul.w	r3, r1, r3
 8009daa:	4413      	add	r3, r2
 8009dac:	3360      	adds	r3, #96	; 0x60
 8009dae:	2202      	movs	r2, #2
 8009db0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	015a      	lsls	r2, r3, #5
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	4413      	add	r3, r2
 8009dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009dc8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009dd0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	015a      	lsls	r2, r3, #5
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	4413      	add	r3, r2
 8009dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dde:	461a      	mov	r2, r3
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8009de4:	e050      	b.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	212c      	movs	r1, #44	; 0x2c
 8009dec:	fb01 f303 	mul.w	r3, r1, r3
 8009df0:	4413      	add	r3, r2
 8009df2:	3361      	adds	r3, #97	; 0x61
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	2b03      	cmp	r3, #3
 8009df8:	d122      	bne.n	8009e40 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	212c      	movs	r1, #44	; 0x2c
 8009e00:	fb01 f303 	mul.w	r3, r1, r3
 8009e04:	4413      	add	r3, r2
 8009e06:	3360      	adds	r3, #96	; 0x60
 8009e08:	2202      	movs	r2, #2
 8009e0a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e22:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009e2a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	015a      	lsls	r2, r3, #5
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	4413      	add	r3, r2
 8009e34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e38:	461a      	mov	r2, r3
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	e023      	b.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	212c      	movs	r1, #44	; 0x2c
 8009e46:	fb01 f303 	mul.w	r3, r1, r3
 8009e4a:	4413      	add	r3, r2
 8009e4c:	3361      	adds	r3, #97	; 0x61
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	2b07      	cmp	r3, #7
 8009e52:	d119      	bne.n	8009e88 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8009e54:	687a      	ldr	r2, [r7, #4]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	212c      	movs	r1, #44	; 0x2c
 8009e5a:	fb01 f303 	mul.w	r3, r1, r3
 8009e5e:	4413      	add	r3, r2
 8009e60:	335c      	adds	r3, #92	; 0x5c
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	1c5a      	adds	r2, r3, #1
 8009e66:	6879      	ldr	r1, [r7, #4]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	202c      	movs	r0, #44	; 0x2c
 8009e6c:	fb00 f303 	mul.w	r3, r0, r3
 8009e70:	440b      	add	r3, r1
 8009e72:	335c      	adds	r3, #92	; 0x5c
 8009e74:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	212c      	movs	r1, #44	; 0x2c
 8009e7c:	fb01 f303 	mul.w	r3, r1, r3
 8009e80:	4413      	add	r3, r2
 8009e82:	3360      	adds	r3, #96	; 0x60
 8009e84:	2204      	movs	r2, #4
 8009e86:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e94:	461a      	mov	r2, r3
 8009e96:	2302      	movs	r3, #2
 8009e98:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	b2d9      	uxtb	r1, r3
 8009e9e:	687a      	ldr	r2, [r7, #4]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	202c      	movs	r0, #44	; 0x2c
 8009ea4:	fb00 f303 	mul.w	r3, r0, r3
 8009ea8:	4413      	add	r3, r2
 8009eaa:	3360      	adds	r3, #96	; 0x60
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f00e ff6d 	bl	8018d90 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8009eb6:	e081      	b.n	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	015a      	lsls	r2, r3, #5
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	f003 0310 	and.w	r3, r3, #16
 8009eca:	2b10      	cmp	r3, #16
 8009ecc:	d176      	bne.n	8009fbc <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	212c      	movs	r1, #44	; 0x2c
 8009ed4:	fb01 f303 	mul.w	r3, r1, r3
 8009ed8:	4413      	add	r3, r2
 8009eda:	333f      	adds	r3, #63	; 0x3f
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	2b03      	cmp	r3, #3
 8009ee0:	d121      	bne.n	8009f26 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	212c      	movs	r1, #44	; 0x2c
 8009ee8:	fb01 f303 	mul.w	r3, r1, r3
 8009eec:	4413      	add	r3, r2
 8009eee:	335c      	adds	r3, #92	; 0x5c
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	68fa      	ldr	r2, [r7, #12]
 8009f04:	0151      	lsls	r1, r2, #5
 8009f06:	693a      	ldr	r2, [r7, #16]
 8009f08:	440a      	add	r2, r1
 8009f0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f0e:	f043 0302 	orr.w	r3, r3, #2
 8009f12:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68fa      	ldr	r2, [r7, #12]
 8009f1a:	b2d2      	uxtb	r2, r2
 8009f1c:	4611      	mov	r1, r2
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f009 fae3 	bl	80134ea <USB_HC_Halt>
 8009f24:	e041      	b.n	8009faa <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	212c      	movs	r1, #44	; 0x2c
 8009f2c:	fb01 f303 	mul.w	r3, r1, r3
 8009f30:	4413      	add	r3, r2
 8009f32:	333f      	adds	r3, #63	; 0x3f
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d009      	beq.n	8009f4e <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	212c      	movs	r1, #44	; 0x2c
 8009f40:	fb01 f303 	mul.w	r3, r1, r3
 8009f44:	4413      	add	r3, r2
 8009f46:	333f      	adds	r3, #63	; 0x3f
 8009f48:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d12d      	bne.n	8009faa <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8009f4e:	687a      	ldr	r2, [r7, #4]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	212c      	movs	r1, #44	; 0x2c
 8009f54:	fb01 f303 	mul.w	r3, r1, r3
 8009f58:	4413      	add	r3, r2
 8009f5a:	335c      	adds	r3, #92	; 0x5c
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d120      	bne.n	8009faa <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	212c      	movs	r1, #44	; 0x2c
 8009f6e:	fb01 f303 	mul.w	r3, r1, r3
 8009f72:	4413      	add	r3, r2
 8009f74:	3361      	adds	r3, #97	; 0x61
 8009f76:	2203      	movs	r2, #3
 8009f78:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	015a      	lsls	r2, r3, #5
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	4413      	add	r3, r2
 8009f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	0151      	lsls	r1, r2, #5
 8009f8c:	693a      	ldr	r2, [r7, #16]
 8009f8e:	440a      	add	r2, r1
 8009f90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f94:	f043 0302 	orr.w	r3, r3, #2
 8009f98:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	68fa      	ldr	r2, [r7, #12]
 8009fa0:	b2d2      	uxtb	r2, r2
 8009fa2:	4611      	mov	r1, r2
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f009 faa0 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	015a      	lsls	r2, r3, #5
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	2310      	movs	r3, #16
 8009fba:	6093      	str	r3, [r2, #8]
}
 8009fbc:	bf00      	nop
 8009fbe:	3718      	adds	r7, #24
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b088      	sub	sp, #32
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	460b      	mov	r3, r1
 8009fce:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8009fda:	78fb      	ldrb	r3, [r7, #3]
 8009fdc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	015a      	lsls	r2, r3, #5
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	f003 0304 	and.w	r3, r3, #4
 8009ff0:	2b04      	cmp	r3, #4
 8009ff2:	d119      	bne.n	800a028 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	015a      	lsls	r2, r3, #5
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a000:	461a      	mov	r2, r3
 800a002:	2304      	movs	r3, #4
 800a004:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	015a      	lsls	r2, r3, #5
 800a00a:	69bb      	ldr	r3, [r7, #24]
 800a00c:	4413      	add	r3, r2
 800a00e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	697a      	ldr	r2, [r7, #20]
 800a016:	0151      	lsls	r1, r2, #5
 800a018:	69ba      	ldr	r2, [r7, #24]
 800a01a:	440a      	add	r2, r1
 800a01c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a020:	f043 0302 	orr.w	r3, r3, #2
 800a024:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800a026:	e3c6      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	015a      	lsls	r2, r3, #5
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	4413      	add	r3, r2
 800a030:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f003 0320 	and.w	r3, r3, #32
 800a03a:	2b20      	cmp	r3, #32
 800a03c:	d13e      	bne.n	800a0bc <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	015a      	lsls	r2, r3, #5
 800a042:	69bb      	ldr	r3, [r7, #24]
 800a044:	4413      	add	r3, r2
 800a046:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a04a:	461a      	mov	r2, r3
 800a04c:	2320      	movs	r3, #32
 800a04e:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	212c      	movs	r1, #44	; 0x2c
 800a056:	fb01 f303 	mul.w	r3, r1, r3
 800a05a:	4413      	add	r3, r2
 800a05c:	333d      	adds	r3, #61	; 0x3d
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	2b01      	cmp	r3, #1
 800a062:	f040 83a8 	bne.w	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	212c      	movs	r1, #44	; 0x2c
 800a06c:	fb01 f303 	mul.w	r3, r1, r3
 800a070:	4413      	add	r3, r2
 800a072:	333d      	adds	r3, #61	; 0x3d
 800a074:	2200      	movs	r2, #0
 800a076:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	212c      	movs	r1, #44	; 0x2c
 800a07e:	fb01 f303 	mul.w	r3, r1, r3
 800a082:	4413      	add	r3, r2
 800a084:	3360      	adds	r3, #96	; 0x60
 800a086:	2202      	movs	r2, #2
 800a088:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	015a      	lsls	r2, r3, #5
 800a08e:	69bb      	ldr	r3, [r7, #24]
 800a090:	4413      	add	r3, r2
 800a092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	0151      	lsls	r1, r2, #5
 800a09c:	69ba      	ldr	r2, [r7, #24]
 800a09e:	440a      	add	r2, r1
 800a0a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0a4:	f043 0302 	orr.w	r3, r3, #2
 800a0a8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	697a      	ldr	r2, [r7, #20]
 800a0b0:	b2d2      	uxtb	r2, r2
 800a0b2:	4611      	mov	r1, r2
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f009 fa18 	bl	80134ea <USB_HC_Halt>
}
 800a0ba:	e37c      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	015a      	lsls	r2, r3, #5
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0d2:	d122      	bne.n	800a11a <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	015a      	lsls	r2, r3, #5
 800a0d8:	69bb      	ldr	r3, [r7, #24]
 800a0da:	4413      	add	r3, r2
 800a0dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	697a      	ldr	r2, [r7, #20]
 800a0e4:	0151      	lsls	r1, r2, #5
 800a0e6:	69ba      	ldr	r2, [r7, #24]
 800a0e8:	440a      	add	r2, r1
 800a0ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0ee:	f043 0302 	orr.w	r3, r3, #2
 800a0f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	697a      	ldr	r2, [r7, #20]
 800a0fa:	b2d2      	uxtb	r2, r2
 800a0fc:	4611      	mov	r1, r2
 800a0fe:	4618      	mov	r0, r3
 800a100:	f009 f9f3 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	015a      	lsls	r2, r3, #5
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	4413      	add	r3, r2
 800a10c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a110:	461a      	mov	r2, r3
 800a112:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a116:	6093      	str	r3, [r2, #8]
}
 800a118:	e34d      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	015a      	lsls	r2, r3, #5
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	4413      	add	r3, r2
 800a122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	f003 0301 	and.w	r3, r3, #1
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d150      	bne.n	800a1d2 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	212c      	movs	r1, #44	; 0x2c
 800a136:	fb01 f303 	mul.w	r3, r1, r3
 800a13a:	4413      	add	r3, r2
 800a13c:	335c      	adds	r3, #92	; 0x5c
 800a13e:	2200      	movs	r2, #0
 800a140:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	015a      	lsls	r2, r3, #5
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	4413      	add	r3, r2
 800a14a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a154:	2b40      	cmp	r3, #64	; 0x40
 800a156:	d111      	bne.n	800a17c <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	212c      	movs	r1, #44	; 0x2c
 800a15e:	fb01 f303 	mul.w	r3, r1, r3
 800a162:	4413      	add	r3, r2
 800a164:	333d      	adds	r3, #61	; 0x3d
 800a166:	2201      	movs	r2, #1
 800a168:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	015a      	lsls	r2, r3, #5
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	4413      	add	r3, r2
 800a172:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a176:	461a      	mov	r2, r3
 800a178:	2340      	movs	r3, #64	; 0x40
 800a17a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	015a      	lsls	r2, r3, #5
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	4413      	add	r3, r2
 800a184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	697a      	ldr	r2, [r7, #20]
 800a18c:	0151      	lsls	r1, r2, #5
 800a18e:	69ba      	ldr	r2, [r7, #24]
 800a190:	440a      	add	r2, r1
 800a192:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a196:	f043 0302 	orr.w	r3, r3, #2
 800a19a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	697a      	ldr	r2, [r7, #20]
 800a1a2:	b2d2      	uxtb	r2, r2
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f009 f99f 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	015a      	lsls	r2, r3, #5
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	4413      	add	r3, r2
 800a1b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	212c      	movs	r1, #44	; 0x2c
 800a1c4:	fb01 f303 	mul.w	r3, r1, r3
 800a1c8:	4413      	add	r3, r2
 800a1ca:	3361      	adds	r3, #97	; 0x61
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	701a      	strb	r2, [r3, #0]
}
 800a1d0:	e2f1      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	015a      	lsls	r2, r3, #5
 800a1d6:	69bb      	ldr	r3, [r7, #24]
 800a1d8:	4413      	add	r3, r2
 800a1da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1e4:	2b40      	cmp	r3, #64	; 0x40
 800a1e6:	d13c      	bne.n	800a262 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	212c      	movs	r1, #44	; 0x2c
 800a1ee:	fb01 f303 	mul.w	r3, r1, r3
 800a1f2:	4413      	add	r3, r2
 800a1f4:	3361      	adds	r3, #97	; 0x61
 800a1f6:	2204      	movs	r2, #4
 800a1f8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	212c      	movs	r1, #44	; 0x2c
 800a200:	fb01 f303 	mul.w	r3, r1, r3
 800a204:	4413      	add	r3, r2
 800a206:	333d      	adds	r3, #61	; 0x3d
 800a208:	2201      	movs	r2, #1
 800a20a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	212c      	movs	r1, #44	; 0x2c
 800a212:	fb01 f303 	mul.w	r3, r1, r3
 800a216:	4413      	add	r3, r2
 800a218:	335c      	adds	r3, #92	; 0x5c
 800a21a:	2200      	movs	r2, #0
 800a21c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	015a      	lsls	r2, r3, #5
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	4413      	add	r3, r2
 800a226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a22a:	68db      	ldr	r3, [r3, #12]
 800a22c:	697a      	ldr	r2, [r7, #20]
 800a22e:	0151      	lsls	r1, r2, #5
 800a230:	69ba      	ldr	r2, [r7, #24]
 800a232:	440a      	add	r2, r1
 800a234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a238:	f043 0302 	orr.w	r3, r3, #2
 800a23c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	b2d2      	uxtb	r2, r2
 800a246:	4611      	mov	r1, r2
 800a248:	4618      	mov	r0, r3
 800a24a:	f009 f94e 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	015a      	lsls	r2, r3, #5
 800a252:	69bb      	ldr	r3, [r7, #24]
 800a254:	4413      	add	r3, r2
 800a256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a25a:	461a      	mov	r2, r3
 800a25c:	2340      	movs	r3, #64	; 0x40
 800a25e:	6093      	str	r3, [r2, #8]
}
 800a260:	e2a9      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	015a      	lsls	r2, r3, #5
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	4413      	add	r3, r2
 800a26a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f003 0308 	and.w	r3, r3, #8
 800a274:	2b08      	cmp	r3, #8
 800a276:	d12a      	bne.n	800a2ce <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	015a      	lsls	r2, r3, #5
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	4413      	add	r3, r2
 800a280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a284:	461a      	mov	r2, r3
 800a286:	2308      	movs	r3, #8
 800a288:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	015a      	lsls	r2, r3, #5
 800a28e:	69bb      	ldr	r3, [r7, #24]
 800a290:	4413      	add	r3, r2
 800a292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	697a      	ldr	r2, [r7, #20]
 800a29a:	0151      	lsls	r1, r2, #5
 800a29c:	69ba      	ldr	r2, [r7, #24]
 800a29e:	440a      	add	r2, r1
 800a2a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a2a4:	f043 0302 	orr.w	r3, r3, #2
 800a2a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	697a      	ldr	r2, [r7, #20]
 800a2b0:	b2d2      	uxtb	r2, r2
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f009 f918 	bl	80134ea <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	212c      	movs	r1, #44	; 0x2c
 800a2c0:	fb01 f303 	mul.w	r3, r1, r3
 800a2c4:	4413      	add	r3, r2
 800a2c6:	3361      	adds	r3, #97	; 0x61
 800a2c8:	2205      	movs	r2, #5
 800a2ca:	701a      	strb	r2, [r3, #0]
}
 800a2cc:	e273      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	015a      	lsls	r2, r3, #5
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f003 0310 	and.w	r3, r3, #16
 800a2e0:	2b10      	cmp	r3, #16
 800a2e2:	d150      	bne.n	800a386 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	212c      	movs	r1, #44	; 0x2c
 800a2ea:	fb01 f303 	mul.w	r3, r1, r3
 800a2ee:	4413      	add	r3, r2
 800a2f0:	335c      	adds	r3, #92	; 0x5c
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	212c      	movs	r1, #44	; 0x2c
 800a2fc:	fb01 f303 	mul.w	r3, r1, r3
 800a300:	4413      	add	r3, r2
 800a302:	3361      	adds	r3, #97	; 0x61
 800a304:	2203      	movs	r2, #3
 800a306:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	212c      	movs	r1, #44	; 0x2c
 800a30e:	fb01 f303 	mul.w	r3, r1, r3
 800a312:	4413      	add	r3, r2
 800a314:	333d      	adds	r3, #61	; 0x3d
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d112      	bne.n	800a342 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	212c      	movs	r1, #44	; 0x2c
 800a322:	fb01 f303 	mul.w	r3, r1, r3
 800a326:	4413      	add	r3, r2
 800a328:	333c      	adds	r3, #60	; 0x3c
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d108      	bne.n	800a342 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	212c      	movs	r1, #44	; 0x2c
 800a336:	fb01 f303 	mul.w	r3, r1, r3
 800a33a:	4413      	add	r3, r2
 800a33c:	333d      	adds	r3, #61	; 0x3d
 800a33e:	2201      	movs	r2, #1
 800a340:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	015a      	lsls	r2, r3, #5
 800a346:	69bb      	ldr	r3, [r7, #24]
 800a348:	4413      	add	r3, r2
 800a34a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	697a      	ldr	r2, [r7, #20]
 800a352:	0151      	lsls	r1, r2, #5
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	440a      	add	r2, r1
 800a358:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a35c:	f043 0302 	orr.w	r3, r3, #2
 800a360:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	b2d2      	uxtb	r2, r2
 800a36a:	4611      	mov	r1, r2
 800a36c:	4618      	mov	r0, r3
 800a36e:	f009 f8bc 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	015a      	lsls	r2, r3, #5
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	4413      	add	r3, r2
 800a37a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a37e:	461a      	mov	r2, r3
 800a380:	2310      	movs	r3, #16
 800a382:	6093      	str	r3, [r2, #8]
}
 800a384:	e217      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	015a      	lsls	r2, r3, #5
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	4413      	add	r3, r2
 800a38e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a398:	2b80      	cmp	r3, #128	; 0x80
 800a39a:	d174      	bne.n	800a486 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	691b      	ldr	r3, [r3, #16]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d121      	bne.n	800a3e8 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800a3a4:	687a      	ldr	r2, [r7, #4]
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	212c      	movs	r1, #44	; 0x2c
 800a3aa:	fb01 f303 	mul.w	r3, r1, r3
 800a3ae:	4413      	add	r3, r2
 800a3b0:	3361      	adds	r3, #97	; 0x61
 800a3b2:	2206      	movs	r2, #6
 800a3b4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	015a      	lsls	r2, r3, #5
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	4413      	add	r3, r2
 800a3be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3c2:	68db      	ldr	r3, [r3, #12]
 800a3c4:	697a      	ldr	r2, [r7, #20]
 800a3c6:	0151      	lsls	r1, r2, #5
 800a3c8:	69ba      	ldr	r2, [r7, #24]
 800a3ca:	440a      	add	r2, r1
 800a3cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3d0:	f043 0302 	orr.w	r3, r3, #2
 800a3d4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	b2d2      	uxtb	r2, r2
 800a3de:	4611      	mov	r1, r2
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f009 f882 	bl	80134ea <USB_HC_Halt>
 800a3e6:	e044      	b.n	800a472 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	212c      	movs	r1, #44	; 0x2c
 800a3ee:	fb01 f303 	mul.w	r3, r1, r3
 800a3f2:	4413      	add	r3, r2
 800a3f4:	335c      	adds	r3, #92	; 0x5c
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	1c5a      	adds	r2, r3, #1
 800a3fa:	6879      	ldr	r1, [r7, #4]
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	202c      	movs	r0, #44	; 0x2c
 800a400:	fb00 f303 	mul.w	r3, r0, r3
 800a404:	440b      	add	r3, r1
 800a406:	335c      	adds	r3, #92	; 0x5c
 800a408:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800a40a:	687a      	ldr	r2, [r7, #4]
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	212c      	movs	r1, #44	; 0x2c
 800a410:	fb01 f303 	mul.w	r3, r1, r3
 800a414:	4413      	add	r3, r2
 800a416:	335c      	adds	r3, #92	; 0x5c
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	d920      	bls.n	800a460 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	212c      	movs	r1, #44	; 0x2c
 800a424:	fb01 f303 	mul.w	r3, r1, r3
 800a428:	4413      	add	r3, r2
 800a42a:	335c      	adds	r3, #92	; 0x5c
 800a42c:	2200      	movs	r2, #0
 800a42e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	212c      	movs	r1, #44	; 0x2c
 800a436:	fb01 f303 	mul.w	r3, r1, r3
 800a43a:	4413      	add	r3, r2
 800a43c:	3360      	adds	r3, #96	; 0x60
 800a43e:	2204      	movs	r2, #4
 800a440:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	b2d9      	uxtb	r1, r3
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	202c      	movs	r0, #44	; 0x2c
 800a44c:	fb00 f303 	mul.w	r3, r0, r3
 800a450:	4413      	add	r3, r2
 800a452:	3360      	adds	r3, #96	; 0x60
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	461a      	mov	r2, r3
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f00e fc99 	bl	8018d90 <HAL_HCD_HC_NotifyURBChange_Callback>
 800a45e:	e008      	b.n	800a472 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	212c      	movs	r1, #44	; 0x2c
 800a466:	fb01 f303 	mul.w	r3, r1, r3
 800a46a:	4413      	add	r3, r2
 800a46c:	3360      	adds	r3, #96	; 0x60
 800a46e:	2202      	movs	r2, #2
 800a470:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	015a      	lsls	r2, r3, #5
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	4413      	add	r3, r2
 800a47a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a47e:	461a      	mov	r2, r3
 800a480:	2380      	movs	r3, #128	; 0x80
 800a482:	6093      	str	r3, [r2, #8]
}
 800a484:	e197      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	015a      	lsls	r2, r3, #5
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	4413      	add	r3, r2
 800a48e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a498:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a49c:	d134      	bne.n	800a508 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	015a      	lsls	r2, r3, #5
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4aa:	68db      	ldr	r3, [r3, #12]
 800a4ac:	697a      	ldr	r2, [r7, #20]
 800a4ae:	0151      	lsls	r1, r2, #5
 800a4b0:	69ba      	ldr	r2, [r7, #24]
 800a4b2:	440a      	add	r2, r1
 800a4b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4b8:	f043 0302 	orr.w	r3, r3, #2
 800a4bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	697a      	ldr	r2, [r7, #20]
 800a4c4:	b2d2      	uxtb	r2, r2
 800a4c6:	4611      	mov	r1, r2
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f009 f80e 	bl	80134ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	015a      	lsls	r2, r3, #5
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4da:	461a      	mov	r2, r3
 800a4dc:	2310      	movs	r3, #16
 800a4de:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	015a      	lsls	r2, r3, #5
 800a4e4:	69bb      	ldr	r3, [r7, #24]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	212c      	movs	r1, #44	; 0x2c
 800a4fa:	fb01 f303 	mul.w	r3, r1, r3
 800a4fe:	4413      	add	r3, r2
 800a500:	3361      	adds	r3, #97	; 0x61
 800a502:	2208      	movs	r2, #8
 800a504:	701a      	strb	r2, [r3, #0]
}
 800a506:	e156      	b.n	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	015a      	lsls	r2, r3, #5
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	4413      	add	r3, r2
 800a510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a514:	689b      	ldr	r3, [r3, #8]
 800a516:	f003 0302 	and.w	r3, r3, #2
 800a51a:	2b02      	cmp	r3, #2
 800a51c:	f040 814b 	bne.w	800a7b6 <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	015a      	lsls	r2, r3, #5
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	4413      	add	r3, r2
 800a528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a52c:	68db      	ldr	r3, [r3, #12]
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	0151      	lsls	r1, r2, #5
 800a532:	69ba      	ldr	r2, [r7, #24]
 800a534:	440a      	add	r2, r1
 800a536:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a53a:	f023 0302 	bic.w	r3, r3, #2
 800a53e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	212c      	movs	r1, #44	; 0x2c
 800a546:	fb01 f303 	mul.w	r3, r1, r3
 800a54a:	4413      	add	r3, r2
 800a54c:	3361      	adds	r3, #97	; 0x61
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	2b01      	cmp	r3, #1
 800a552:	d179      	bne.n	800a648 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800a554:	687a      	ldr	r2, [r7, #4]
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	212c      	movs	r1, #44	; 0x2c
 800a55a:	fb01 f303 	mul.w	r3, r1, r3
 800a55e:	4413      	add	r3, r2
 800a560:	3360      	adds	r3, #96	; 0x60
 800a562:	2201      	movs	r2, #1
 800a564:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	212c      	movs	r1, #44	; 0x2c
 800a56c:	fb01 f303 	mul.w	r3, r1, r3
 800a570:	4413      	add	r3, r2
 800a572:	333f      	adds	r3, #63	; 0x3f
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	2b02      	cmp	r3, #2
 800a578:	d00a      	beq.n	800a590 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	212c      	movs	r1, #44	; 0x2c
 800a580:	fb01 f303 	mul.w	r3, r1, r3
 800a584:	4413      	add	r3, r2
 800a586:	333f      	adds	r3, #63	; 0x3f
 800a588:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800a58a:	2b03      	cmp	r3, #3
 800a58c:	f040 80fc 	bne.w	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	691b      	ldr	r3, [r3, #16]
 800a594:	2b01      	cmp	r3, #1
 800a596:	d142      	bne.n	800a61e <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	212c      	movs	r1, #44	; 0x2c
 800a59e:	fb01 f303 	mul.w	r3, r1, r3
 800a5a2:	4413      	add	r3, r2
 800a5a4:	334c      	adds	r3, #76	; 0x4c
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 80ed 	beq.w	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	212c      	movs	r1, #44	; 0x2c
 800a5b4:	fb01 f303 	mul.w	r3, r1, r3
 800a5b8:	4413      	add	r3, r2
 800a5ba:	334c      	adds	r3, #76	; 0x4c
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	6879      	ldr	r1, [r7, #4]
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	202c      	movs	r0, #44	; 0x2c
 800a5c4:	fb00 f202 	mul.w	r2, r0, r2
 800a5c8:	440a      	add	r2, r1
 800a5ca:	3240      	adds	r2, #64	; 0x40
 800a5cc:	8812      	ldrh	r2, [r2, #0]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	3b01      	subs	r3, #1
 800a5d2:	6879      	ldr	r1, [r7, #4]
 800a5d4:	697a      	ldr	r2, [r7, #20]
 800a5d6:	202c      	movs	r0, #44	; 0x2c
 800a5d8:	fb00 f202 	mul.w	r2, r0, r2
 800a5dc:	440a      	add	r2, r1
 800a5de:	3240      	adds	r2, #64	; 0x40
 800a5e0:	8812      	ldrh	r2, [r2, #0]
 800a5e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5e6:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f003 0301 	and.w	r3, r3, #1
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f000 80ca 	beq.w	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	212c      	movs	r1, #44	; 0x2c
 800a5fa:	fb01 f303 	mul.w	r3, r1, r3
 800a5fe:	4413      	add	r3, r2
 800a600:	3355      	adds	r3, #85	; 0x55
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	f083 0301 	eor.w	r3, r3, #1
 800a608:	b2d8      	uxtb	r0, r3
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	212c      	movs	r1, #44	; 0x2c
 800a610:	fb01 f303 	mul.w	r3, r1, r3
 800a614:	4413      	add	r3, r2
 800a616:	3355      	adds	r3, #85	; 0x55
 800a618:	4602      	mov	r2, r0
 800a61a:	701a      	strb	r2, [r3, #0]
 800a61c:	e0b4      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	212c      	movs	r1, #44	; 0x2c
 800a624:	fb01 f303 	mul.w	r3, r1, r3
 800a628:	4413      	add	r3, r2
 800a62a:	3355      	adds	r3, #85	; 0x55
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	f083 0301 	eor.w	r3, r3, #1
 800a632:	b2d8      	uxtb	r0, r3
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	212c      	movs	r1, #44	; 0x2c
 800a63a:	fb01 f303 	mul.w	r3, r1, r3
 800a63e:	4413      	add	r3, r2
 800a640:	3355      	adds	r3, #85	; 0x55
 800a642:	4602      	mov	r2, r0
 800a644:	701a      	strb	r2, [r3, #0]
 800a646:	e09f      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	212c      	movs	r1, #44	; 0x2c
 800a64e:	fb01 f303 	mul.w	r3, r1, r3
 800a652:	4413      	add	r3, r2
 800a654:	3361      	adds	r3, #97	; 0x61
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	2b03      	cmp	r3, #3
 800a65a:	d109      	bne.n	800a670 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	212c      	movs	r1, #44	; 0x2c
 800a662:	fb01 f303 	mul.w	r3, r1, r3
 800a666:	4413      	add	r3, r2
 800a668:	3360      	adds	r3, #96	; 0x60
 800a66a:	2202      	movs	r2, #2
 800a66c:	701a      	strb	r2, [r3, #0]
 800a66e:	e08b      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	212c      	movs	r1, #44	; 0x2c
 800a676:	fb01 f303 	mul.w	r3, r1, r3
 800a67a:	4413      	add	r3, r2
 800a67c:	3361      	adds	r3, #97	; 0x61
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	2b04      	cmp	r3, #4
 800a682:	d109      	bne.n	800a698 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	212c      	movs	r1, #44	; 0x2c
 800a68a:	fb01 f303 	mul.w	r3, r1, r3
 800a68e:	4413      	add	r3, r2
 800a690:	3360      	adds	r3, #96	; 0x60
 800a692:	2202      	movs	r2, #2
 800a694:	701a      	strb	r2, [r3, #0]
 800a696:	e077      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	212c      	movs	r1, #44	; 0x2c
 800a69e:	fb01 f303 	mul.w	r3, r1, r3
 800a6a2:	4413      	add	r3, r2
 800a6a4:	3361      	adds	r3, #97	; 0x61
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	2b05      	cmp	r3, #5
 800a6aa:	d109      	bne.n	800a6c0 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	212c      	movs	r1, #44	; 0x2c
 800a6b2:	fb01 f303 	mul.w	r3, r1, r3
 800a6b6:	4413      	add	r3, r2
 800a6b8:	3360      	adds	r3, #96	; 0x60
 800a6ba:	2205      	movs	r2, #5
 800a6bc:	701a      	strb	r2, [r3, #0]
 800a6be:	e063      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800a6c0:	687a      	ldr	r2, [r7, #4]
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	212c      	movs	r1, #44	; 0x2c
 800a6c6:	fb01 f303 	mul.w	r3, r1, r3
 800a6ca:	4413      	add	r3, r2
 800a6cc:	3361      	adds	r3, #97	; 0x61
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	2b06      	cmp	r3, #6
 800a6d2:	d009      	beq.n	800a6e8 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	212c      	movs	r1, #44	; 0x2c
 800a6da:	fb01 f303 	mul.w	r3, r1, r3
 800a6de:	4413      	add	r3, r2
 800a6e0:	3361      	adds	r3, #97	; 0x61
 800a6e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800a6e4:	2b08      	cmp	r3, #8
 800a6e6:	d14f      	bne.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	212c      	movs	r1, #44	; 0x2c
 800a6ee:	fb01 f303 	mul.w	r3, r1, r3
 800a6f2:	4413      	add	r3, r2
 800a6f4:	335c      	adds	r3, #92	; 0x5c
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	1c5a      	adds	r2, r3, #1
 800a6fa:	6879      	ldr	r1, [r7, #4]
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	202c      	movs	r0, #44	; 0x2c
 800a700:	fb00 f303 	mul.w	r3, r0, r3
 800a704:	440b      	add	r3, r1
 800a706:	335c      	adds	r3, #92	; 0x5c
 800a708:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	212c      	movs	r1, #44	; 0x2c
 800a710:	fb01 f303 	mul.w	r3, r1, r3
 800a714:	4413      	add	r3, r2
 800a716:	335c      	adds	r3, #92	; 0x5c
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	2b02      	cmp	r3, #2
 800a71c:	d912      	bls.n	800a744 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	212c      	movs	r1, #44	; 0x2c
 800a724:	fb01 f303 	mul.w	r3, r1, r3
 800a728:	4413      	add	r3, r2
 800a72a:	335c      	adds	r3, #92	; 0x5c
 800a72c:	2200      	movs	r2, #0
 800a72e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	212c      	movs	r1, #44	; 0x2c
 800a736:	fb01 f303 	mul.w	r3, r1, r3
 800a73a:	4413      	add	r3, r2
 800a73c:	3360      	adds	r3, #96	; 0x60
 800a73e:	2204      	movs	r2, #4
 800a740:	701a      	strb	r2, [r3, #0]
 800a742:	e021      	b.n	800a788 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	212c      	movs	r1, #44	; 0x2c
 800a74a:	fb01 f303 	mul.w	r3, r1, r3
 800a74e:	4413      	add	r3, r2
 800a750:	3360      	adds	r3, #96	; 0x60
 800a752:	2202      	movs	r2, #2
 800a754:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	015a      	lsls	r2, r3, #5
 800a75a:	69bb      	ldr	r3, [r7, #24]
 800a75c:	4413      	add	r3, r2
 800a75e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a76c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a774:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	015a      	lsls	r2, r3, #5
 800a77a:	69bb      	ldr	r3, [r7, #24]
 800a77c:	4413      	add	r3, r2
 800a77e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a782:	461a      	mov	r2, r3
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	015a      	lsls	r2, r3, #5
 800a78c:	69bb      	ldr	r3, [r7, #24]
 800a78e:	4413      	add	r3, r2
 800a790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a794:	461a      	mov	r2, r3
 800a796:	2302      	movs	r3, #2
 800a798:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800a79a:	697b      	ldr	r3, [r7, #20]
 800a79c:	b2d9      	uxtb	r1, r3
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	202c      	movs	r0, #44	; 0x2c
 800a7a4:	fb00 f303 	mul.w	r3, r0, r3
 800a7a8:	4413      	add	r3, r2
 800a7aa:	3360      	adds	r3, #96	; 0x60
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f00e faed 	bl	8018d90 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800a7b6:	bf00      	nop
 800a7b8:	3720      	adds	r7, #32
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}

0800a7be <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b08a      	sub	sp, #40	; 0x28
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ce:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	f003 030f 	and.w	r3, r3, #15
 800a7de:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	0c5b      	lsrs	r3, r3, #17
 800a7e4:	f003 030f 	and.w	r3, r3, #15
 800a7e8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a7ea:	69fb      	ldr	r3, [r7, #28]
 800a7ec:	091b      	lsrs	r3, r3, #4
 800a7ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a7f2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	2b02      	cmp	r3, #2
 800a7f8:	d004      	beq.n	800a804 <HCD_RXQLVL_IRQHandler+0x46>
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	2b05      	cmp	r3, #5
 800a7fe:	f000 80a9 	beq.w	800a954 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800a802:	e0aa      	b.n	800a95a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	2b00      	cmp	r3, #0
 800a808:	f000 80a6 	beq.w	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
 800a80c:	687a      	ldr	r2, [r7, #4]
 800a80e:	69bb      	ldr	r3, [r7, #24]
 800a810:	212c      	movs	r1, #44	; 0x2c
 800a812:	fb01 f303 	mul.w	r3, r1, r3
 800a816:	4413      	add	r3, r2
 800a818:	3344      	adds	r3, #68	; 0x44
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f000 809b 	beq.w	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	69bb      	ldr	r3, [r7, #24]
 800a826:	212c      	movs	r1, #44	; 0x2c
 800a828:	fb01 f303 	mul.w	r3, r1, r3
 800a82c:	4413      	add	r3, r2
 800a82e:	3350      	adds	r3, #80	; 0x50
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	441a      	add	r2, r3
 800a836:	6879      	ldr	r1, [r7, #4]
 800a838:	69bb      	ldr	r3, [r7, #24]
 800a83a:	202c      	movs	r0, #44	; 0x2c
 800a83c:	fb00 f303 	mul.w	r3, r0, r3
 800a840:	440b      	add	r3, r1
 800a842:	334c      	adds	r3, #76	; 0x4c
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	429a      	cmp	r2, r3
 800a848:	d87a      	bhi.n	800a940 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6818      	ldr	r0, [r3, #0]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	212c      	movs	r1, #44	; 0x2c
 800a854:	fb01 f303 	mul.w	r3, r1, r3
 800a858:	4413      	add	r3, r2
 800a85a:	3344      	adds	r3, #68	; 0x44
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	693a      	ldr	r2, [r7, #16]
 800a860:	b292      	uxth	r2, r2
 800a862:	4619      	mov	r1, r3
 800a864:	f008 f9eb 	bl	8012c3e <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	212c      	movs	r1, #44	; 0x2c
 800a86e:	fb01 f303 	mul.w	r3, r1, r3
 800a872:	4413      	add	r3, r2
 800a874:	3344      	adds	r3, #68	; 0x44
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	441a      	add	r2, r3
 800a87c:	6879      	ldr	r1, [r7, #4]
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	202c      	movs	r0, #44	; 0x2c
 800a882:	fb00 f303 	mul.w	r3, r0, r3
 800a886:	440b      	add	r3, r1
 800a888:	3344      	adds	r3, #68	; 0x44
 800a88a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800a88c:	687a      	ldr	r2, [r7, #4]
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	212c      	movs	r1, #44	; 0x2c
 800a892:	fb01 f303 	mul.w	r3, r1, r3
 800a896:	4413      	add	r3, r2
 800a898:	3350      	adds	r3, #80	; 0x50
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	441a      	add	r2, r3
 800a8a0:	6879      	ldr	r1, [r7, #4]
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	202c      	movs	r0, #44	; 0x2c
 800a8a6:	fb00 f303 	mul.w	r3, r0, r3
 800a8aa:	440b      	add	r3, r1
 800a8ac:	3350      	adds	r3, #80	; 0x50
 800a8ae:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	015a      	lsls	r2, r3, #5
 800a8b4:	6a3b      	ldr	r3, [r7, #32]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8bc:	691b      	ldr	r3, [r3, #16]
 800a8be:	0cdb      	lsrs	r3, r3, #19
 800a8c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8c4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800a8c6:	687a      	ldr	r2, [r7, #4]
 800a8c8:	69bb      	ldr	r3, [r7, #24]
 800a8ca:	212c      	movs	r1, #44	; 0x2c
 800a8cc:	fb01 f303 	mul.w	r3, r1, r3
 800a8d0:	4413      	add	r3, r2
 800a8d2:	3340      	adds	r3, #64	; 0x40
 800a8d4:	881b      	ldrh	r3, [r3, #0]
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d13c      	bne.n	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d039      	beq.n	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a8e4:	69bb      	ldr	r3, [r7, #24]
 800a8e6:	015a      	lsls	r2, r3, #5
 800a8e8:	6a3b      	ldr	r3, [r7, #32]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a8fa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a902:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	015a      	lsls	r2, r3, #5
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	4413      	add	r3, r2
 800a90c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a910:	461a      	mov	r2, r3
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	69bb      	ldr	r3, [r7, #24]
 800a91a:	212c      	movs	r1, #44	; 0x2c
 800a91c:	fb01 f303 	mul.w	r3, r1, r3
 800a920:	4413      	add	r3, r2
 800a922:	3354      	adds	r3, #84	; 0x54
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	f083 0301 	eor.w	r3, r3, #1
 800a92a:	b2d8      	uxtb	r0, r3
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	69bb      	ldr	r3, [r7, #24]
 800a930:	212c      	movs	r1, #44	; 0x2c
 800a932:	fb01 f303 	mul.w	r3, r1, r3
 800a936:	4413      	add	r3, r2
 800a938:	3354      	adds	r3, #84	; 0x54
 800a93a:	4602      	mov	r2, r0
 800a93c:	701a      	strb	r2, [r3, #0]
      break;
 800a93e:	e00b      	b.n	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800a940:	687a      	ldr	r2, [r7, #4]
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	212c      	movs	r1, #44	; 0x2c
 800a946:	fb01 f303 	mul.w	r3, r1, r3
 800a94a:	4413      	add	r3, r2
 800a94c:	3360      	adds	r3, #96	; 0x60
 800a94e:	2204      	movs	r2, #4
 800a950:	701a      	strb	r2, [r3, #0]
      break;
 800a952:	e001      	b.n	800a958 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800a954:	bf00      	nop
 800a956:	e000      	b.n	800a95a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800a958:	bf00      	nop
  }
}
 800a95a:	bf00      	nop
 800a95c:	3728      	adds	r7, #40	; 0x28
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b086      	sub	sp, #24
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a98e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	f003 0302 	and.w	r3, r3, #2
 800a996:	2b02      	cmp	r3, #2
 800a998:	d10b      	bne.n	800a9b2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	f003 0301 	and.w	r3, r3, #1
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d102      	bne.n	800a9aa <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f00e f9d7 	bl	8018d58 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f043 0302 	orr.w	r3, r3, #2
 800a9b0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f003 0308 	and.w	r3, r3, #8
 800a9b8:	2b08      	cmp	r3, #8
 800a9ba:	d132      	bne.n	800aa22 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	f043 0308 	orr.w	r3, r3, #8
 800a9c2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f003 0304 	and.w	r3, r3, #4
 800a9ca:	2b04      	cmp	r3, #4
 800a9cc:	d126      	bne.n	800aa1c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	699b      	ldr	r3, [r3, #24]
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	d113      	bne.n	800a9fe <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800a9dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a9e0:	d106      	bne.n	800a9f0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2102      	movs	r1, #2
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f008 fa57 	bl	8012e9c <USB_InitFSLSPClkSel>
 800a9ee:	e011      	b.n	800aa14 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2101      	movs	r1, #1
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f008 fa50 	bl	8012e9c <USB_InitFSLSPClkSel>
 800a9fc:	e00a      	b.n	800aa14 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	2b01      	cmp	r3, #1
 800aa04:	d106      	bne.n	800aa14 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	f64e 2360 	movw	r3, #60000	; 0xea60
 800aa12:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f00e f9cd 	bl	8018db4 <HAL_HCD_PortEnabled_Callback>
 800aa1a:	e002      	b.n	800aa22 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f00e f9d7 	bl	8018dd0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f003 0320 	and.w	r3, r3, #32
 800aa28:	2b20      	cmp	r3, #32
 800aa2a:	d103      	bne.n	800aa34 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	f043 0320 	orr.w	r3, r3, #32
 800aa32:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	6013      	str	r3, [r2, #0]
}
 800aa40:	bf00      	nop
 800aa42:	3718      	adds	r7, #24
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}

0800aa48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b082      	sub	sp, #8
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d101      	bne.n	800aa5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800aa56:	2301      	movs	r3, #1
 800aa58:	e07f      	b.n	800ab5a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d106      	bne.n	800aa74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7f8 fa6a 	bl	8002f48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2224      	movs	r2, #36	; 0x24
 800aa78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f022 0201 	bic.w	r2, r2, #1
 800aa8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	685a      	ldr	r2, [r3, #4]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800aa98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	689a      	ldr	r2, [r3, #8]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aaa8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d107      	bne.n	800aac2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	689a      	ldr	r2, [r3, #8]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aabe:	609a      	str	r2, [r3, #8]
 800aac0:	e006      	b.n	800aad0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	689a      	ldr	r2, [r3, #8]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800aace:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	68db      	ldr	r3, [r3, #12]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d104      	bne.n	800aae2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aae0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	6859      	ldr	r1, [r3, #4]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	4b1d      	ldr	r3, [pc, #116]	; (800ab64 <HAL_I2C_Init+0x11c>)
 800aaee:	430b      	orrs	r3, r1
 800aaf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	68da      	ldr	r2, [r3, #12]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ab00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	691a      	ldr	r2, [r3, #16]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	695b      	ldr	r3, [r3, #20]
 800ab0a:	ea42 0103 	orr.w	r1, r2, r3
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	699b      	ldr	r3, [r3, #24]
 800ab12:	021a      	lsls	r2, r3, #8
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	430a      	orrs	r2, r1
 800ab1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	69d9      	ldr	r1, [r3, #28]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6a1a      	ldr	r2, [r3, #32]
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	430a      	orrs	r2, r1
 800ab2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f042 0201 	orr.w	r2, r2, #1
 800ab3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2220      	movs	r2, #32
 800ab46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2200      	movs	r2, #0
 800ab54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	02008000 	.word	0x02008000

0800ab68 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	e021      	b.n	800abbe <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2224      	movs	r2, #36	; 0x24
 800ab7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f022 0201 	bic.w	r2, r2, #1
 800ab90:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f7f8 fa50 	bl	8003038 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2200      	movs	r2, #0
 800aba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2200      	movs	r2, #0
 800abb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800abbc:	2300      	movs	r3, #0
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3708      	adds	r7, #8
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
	...

0800abc8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af02      	add	r7, sp, #8
 800abce:	60f8      	str	r0, [r7, #12]
 800abd0:	4608      	mov	r0, r1
 800abd2:	4611      	mov	r1, r2
 800abd4:	461a      	mov	r2, r3
 800abd6:	4603      	mov	r3, r0
 800abd8:	817b      	strh	r3, [r7, #10]
 800abda:	460b      	mov	r3, r1
 800abdc:	813b      	strh	r3, [r7, #8]
 800abde:	4613      	mov	r3, r2
 800abe0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	2b20      	cmp	r3, #32
 800abec:	f040 80f9 	bne.w	800ade2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800abf0:	6a3b      	ldr	r3, [r7, #32]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d002      	beq.n	800abfc <HAL_I2C_Mem_Write+0x34>
 800abf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d105      	bne.n	800ac08 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac02:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800ac04:	2301      	movs	r3, #1
 800ac06:	e0ed      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d101      	bne.n	800ac16 <HAL_I2C_Mem_Write+0x4e>
 800ac12:	2302      	movs	r3, #2
 800ac14:	e0e6      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac1e:	f7fc f859 	bl	8006cd4 <HAL_GetTick>
 800ac22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	9300      	str	r3, [sp, #0]
 800ac28:	2319      	movs	r3, #25
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ac30:	68f8      	ldr	r0, [r7, #12]
 800ac32:	f000 fac3 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800ac36:	4603      	mov	r3, r0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d001      	beq.n	800ac40 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e0d1      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2221      	movs	r2, #33	; 0x21
 800ac44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2240      	movs	r2, #64	; 0x40
 800ac4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2200      	movs	r2, #0
 800ac54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6a3a      	ldr	r2, [r7, #32]
 800ac5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ac60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ac68:	88f8      	ldrh	r0, [r7, #6]
 800ac6a:	893a      	ldrh	r2, [r7, #8]
 800ac6c:	8979      	ldrh	r1, [r7, #10]
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	9301      	str	r3, [sp, #4]
 800ac72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac74:	9300      	str	r3, [sp, #0]
 800ac76:	4603      	mov	r3, r0
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 f9d3 	bl	800b024 <I2C_RequestMemoryWrite>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d005      	beq.n	800ac90 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e0a9      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	2bff      	cmp	r3, #255	; 0xff
 800ac98:	d90e      	bls.n	800acb8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	22ff      	movs	r2, #255	; 0xff
 800ac9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aca4:	b2da      	uxtb	r2, r3
 800aca6:	8979      	ldrh	r1, [r7, #10]
 800aca8:	2300      	movs	r3, #0
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	f000 fba5 	bl	800b400 <I2C_TransferConfig>
 800acb6:	e00f      	b.n	800acd8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800acbc:	b29a      	uxth	r2, r3
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	8979      	ldrh	r1, [r7, #10]
 800acca:	2300      	movs	r3, #0
 800accc:	9300      	str	r3, [sp, #0]
 800acce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800acd2:	68f8      	ldr	r0, [r7, #12]
 800acd4:	f000 fb94 	bl	800b400 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acd8:	697a      	ldr	r2, [r7, #20]
 800acda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	f000 faad 	bl	800b23c <I2C_WaitOnTXISFlagUntilTimeout>
 800ace2:	4603      	mov	r3, r0
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d001      	beq.n	800acec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800ace8:	2301      	movs	r3, #1
 800acea:	e07b      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acf0:	781a      	ldrb	r2, [r3, #0]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acfc:	1c5a      	adds	r2, r3, #1
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	b29a      	uxth	r2, r3
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad14:	3b01      	subs	r3, #1
 800ad16:	b29a      	uxth	r2, r3
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d034      	beq.n	800ad90 <HAL_I2C_Mem_Write+0x1c8>
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d130      	bne.n	800ad90 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad34:	2200      	movs	r2, #0
 800ad36:	2180      	movs	r1, #128	; 0x80
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 fa3f 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d001      	beq.n	800ad48 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	e04d      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	2bff      	cmp	r3, #255	; 0xff
 800ad50:	d90e      	bls.n	800ad70 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	22ff      	movs	r2, #255	; 0xff
 800ad56:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad5c:	b2da      	uxtb	r2, r3
 800ad5e:	8979      	ldrh	r1, [r7, #10]
 800ad60:	2300      	movs	r3, #0
 800ad62:	9300      	str	r3, [sp, #0]
 800ad64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ad68:	68f8      	ldr	r0, [r7, #12]
 800ad6a:	f000 fb49 	bl	800b400 <I2C_TransferConfig>
 800ad6e:	e00f      	b.n	800ad90 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad74:	b29a      	uxth	r2, r3
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad7e:	b2da      	uxtb	r2, r3
 800ad80:	8979      	ldrh	r1, [r7, #10]
 800ad82:	2300      	movs	r3, #0
 800ad84:	9300      	str	r3, [sp, #0]
 800ad86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f000 fb38 	bl	800b400 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d19e      	bne.n	800acd8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f000 fa8c 	bl	800b2bc <I2C_WaitOnSTOPFlagUntilTimeout>
 800ada4:	4603      	mov	r3, r0
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d001      	beq.n	800adae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800adaa:	2301      	movs	r3, #1
 800adac:	e01a      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	2220      	movs	r2, #32
 800adb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	6859      	ldr	r1, [r3, #4]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	4b0a      	ldr	r3, [pc, #40]	; (800adec <HAL_I2C_Mem_Write+0x224>)
 800adc2:	400b      	ands	r3, r1
 800adc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2220      	movs	r2, #32
 800adca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2200      	movs	r2, #0
 800add2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800adde:	2300      	movs	r3, #0
 800ade0:	e000      	b.n	800ade4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ade2:	2302      	movs	r3, #2
  }
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3718      	adds	r7, #24
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	fe00e800 	.word	0xfe00e800

0800adf0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b088      	sub	sp, #32
 800adf4:	af02      	add	r7, sp, #8
 800adf6:	60f8      	str	r0, [r7, #12]
 800adf8:	4608      	mov	r0, r1
 800adfa:	4611      	mov	r1, r2
 800adfc:	461a      	mov	r2, r3
 800adfe:	4603      	mov	r3, r0
 800ae00:	817b      	strh	r3, [r7, #10]
 800ae02:	460b      	mov	r3, r1
 800ae04:	813b      	strh	r3, [r7, #8]
 800ae06:	4613      	mov	r3, r2
 800ae08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	2b20      	cmp	r3, #32
 800ae14:	f040 80fd 	bne.w	800b012 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae18:	6a3b      	ldr	r3, [r7, #32]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d002      	beq.n	800ae24 <HAL_I2C_Mem_Read+0x34>
 800ae1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d105      	bne.n	800ae30 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	e0f1      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d101      	bne.n	800ae3e <HAL_I2C_Mem_Read+0x4e>
 800ae3a:	2302      	movs	r3, #2
 800ae3c:	e0ea      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2201      	movs	r2, #1
 800ae42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ae46:	f7fb ff45 	bl	8006cd4 <HAL_GetTick>
 800ae4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	2319      	movs	r3, #25
 800ae52:	2201      	movs	r2, #1
 800ae54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f000 f9af 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d001      	beq.n	800ae68 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800ae64:	2301      	movs	r3, #1
 800ae66:	e0d5      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	2222      	movs	r2, #34	; 0x22
 800ae6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2240      	movs	r2, #64	; 0x40
 800ae74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6a3a      	ldr	r2, [r7, #32]
 800ae82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ae88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ae90:	88f8      	ldrh	r0, [r7, #6]
 800ae92:	893a      	ldrh	r2, [r7, #8]
 800ae94:	8979      	ldrh	r1, [r7, #10]
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	9301      	str	r3, [sp, #4]
 800ae9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae9c:	9300      	str	r3, [sp, #0]
 800ae9e:	4603      	mov	r3, r0
 800aea0:	68f8      	ldr	r0, [r7, #12]
 800aea2:	f000 f913 	bl	800b0cc <I2C_RequestMemoryRead>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d005      	beq.n	800aeb8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e0ad      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aebc:	b29b      	uxth	r3, r3
 800aebe:	2bff      	cmp	r3, #255	; 0xff
 800aec0:	d90e      	bls.n	800aee0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	22ff      	movs	r2, #255	; 0xff
 800aec6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aecc:	b2da      	uxtb	r2, r3
 800aece:	8979      	ldrh	r1, [r7, #10]
 800aed0:	4b52      	ldr	r3, [pc, #328]	; (800b01c <HAL_I2C_Mem_Read+0x22c>)
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f000 fa91 	bl	800b400 <I2C_TransferConfig>
 800aede:	e00f      	b.n	800af00 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aee4:	b29a      	uxth	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aeee:	b2da      	uxtb	r2, r3
 800aef0:	8979      	ldrh	r1, [r7, #10]
 800aef2:	4b4a      	ldr	r3, [pc, #296]	; (800b01c <HAL_I2C_Mem_Read+0x22c>)
 800aef4:	9300      	str	r3, [sp, #0]
 800aef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800aefa:	68f8      	ldr	r0, [r7, #12]
 800aefc:	f000 fa80 	bl	800b400 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af06:	2200      	movs	r2, #0
 800af08:	2104      	movs	r1, #4
 800af0a:	68f8      	ldr	r0, [r7, #12]
 800af0c:	f000 f956 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800af10:	4603      	mov	r3, r0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d001      	beq.n	800af1a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800af16:	2301      	movs	r3, #1
 800af18:	e07c      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af24:	b2d2      	uxtb	r2, r2
 800af26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af2c:	1c5a      	adds	r2, r3, #1
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af36:	3b01      	subs	r3, #1
 800af38:	b29a      	uxth	r2, r3
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af42:	b29b      	uxth	r3, r3
 800af44:	3b01      	subs	r3, #1
 800af46:	b29a      	uxth	r2, r3
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af50:	b29b      	uxth	r3, r3
 800af52:	2b00      	cmp	r3, #0
 800af54:	d034      	beq.n	800afc0 <HAL_I2C_Mem_Read+0x1d0>
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d130      	bne.n	800afc0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	9300      	str	r3, [sp, #0]
 800af62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af64:	2200      	movs	r2, #0
 800af66:	2180      	movs	r1, #128	; 0x80
 800af68:	68f8      	ldr	r0, [r7, #12]
 800af6a:	f000 f927 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d001      	beq.n	800af78 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800af74:	2301      	movs	r3, #1
 800af76:	e04d      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	2bff      	cmp	r3, #255	; 0xff
 800af80:	d90e      	bls.n	800afa0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	22ff      	movs	r2, #255	; 0xff
 800af86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af8c:	b2da      	uxtb	r2, r3
 800af8e:	8979      	ldrh	r1, [r7, #10]
 800af90:	2300      	movs	r3, #0
 800af92:	9300      	str	r3, [sp, #0]
 800af94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800af98:	68f8      	ldr	r0, [r7, #12]
 800af9a:	f000 fa31 	bl	800b400 <I2C_TransferConfig>
 800af9e:	e00f      	b.n	800afc0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afa4:	b29a      	uxth	r2, r3
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afae:	b2da      	uxtb	r2, r3
 800afb0:	8979      	ldrh	r1, [r7, #10]
 800afb2:	2300      	movs	r3, #0
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800afba:	68f8      	ldr	r0, [r7, #12]
 800afbc:	f000 fa20 	bl	800b400 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d19a      	bne.n	800af00 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800afca:	697a      	ldr	r2, [r7, #20]
 800afcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afce:	68f8      	ldr	r0, [r7, #12]
 800afd0:	f000 f974 	bl	800b2bc <I2C_WaitOnSTOPFlagUntilTimeout>
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800afda:	2301      	movs	r3, #1
 800afdc:	e01a      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	2220      	movs	r2, #32
 800afe4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	6859      	ldr	r1, [r3, #4]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681a      	ldr	r2, [r3, #0]
 800aff0:	4b0b      	ldr	r3, [pc, #44]	; (800b020 <HAL_I2C_Mem_Read+0x230>)
 800aff2:	400b      	ands	r3, r1
 800aff4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	2220      	movs	r2, #32
 800affa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2200      	movs	r2, #0
 800b002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2200      	movs	r2, #0
 800b00a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b00e:	2300      	movs	r3, #0
 800b010:	e000      	b.n	800b014 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b012:	2302      	movs	r3, #2
  }
}
 800b014:	4618      	mov	r0, r3
 800b016:	3718      	adds	r7, #24
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}
 800b01c:	80002400 	.word	0x80002400
 800b020:	fe00e800 	.word	0xfe00e800

0800b024 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b086      	sub	sp, #24
 800b028:	af02      	add	r7, sp, #8
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	4608      	mov	r0, r1
 800b02e:	4611      	mov	r1, r2
 800b030:	461a      	mov	r2, r3
 800b032:	4603      	mov	r3, r0
 800b034:	817b      	strh	r3, [r7, #10]
 800b036:	460b      	mov	r3, r1
 800b038:	813b      	strh	r3, [r7, #8]
 800b03a:	4613      	mov	r3, r2
 800b03c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b03e:	88fb      	ldrh	r3, [r7, #6]
 800b040:	b2da      	uxtb	r2, r3
 800b042:	8979      	ldrh	r1, [r7, #10]
 800b044:	4b20      	ldr	r3, [pc, #128]	; (800b0c8 <I2C_RequestMemoryWrite+0xa4>)
 800b046:	9300      	str	r3, [sp, #0]
 800b048:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b04c:	68f8      	ldr	r0, [r7, #12]
 800b04e:	f000 f9d7 	bl	800b400 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b052:	69fa      	ldr	r2, [r7, #28]
 800b054:	69b9      	ldr	r1, [r7, #24]
 800b056:	68f8      	ldr	r0, [r7, #12]
 800b058:	f000 f8f0 	bl	800b23c <I2C_WaitOnTXISFlagUntilTimeout>
 800b05c:	4603      	mov	r3, r0
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d001      	beq.n	800b066 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b062:	2301      	movs	r3, #1
 800b064:	e02c      	b.n	800b0c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b066:	88fb      	ldrh	r3, [r7, #6]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d105      	bne.n	800b078 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b06c:	893b      	ldrh	r3, [r7, #8]
 800b06e:	b2da      	uxtb	r2, r3
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	629a      	str	r2, [r3, #40]	; 0x28
 800b076:	e015      	b.n	800b0a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b078:	893b      	ldrh	r3, [r7, #8]
 800b07a:	0a1b      	lsrs	r3, r3, #8
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	b2da      	uxtb	r2, r3
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b086:	69fa      	ldr	r2, [r7, #28]
 800b088:	69b9      	ldr	r1, [r7, #24]
 800b08a:	68f8      	ldr	r0, [r7, #12]
 800b08c:	f000 f8d6 	bl	800b23c <I2C_WaitOnTXISFlagUntilTimeout>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d001      	beq.n	800b09a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	e012      	b.n	800b0c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b09a:	893b      	ldrh	r3, [r7, #8]
 800b09c:	b2da      	uxtb	r2, r3
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	2180      	movs	r1, #128	; 0x80
 800b0ae:	68f8      	ldr	r0, [r7, #12]
 800b0b0:	f000 f884 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d001      	beq.n	800b0be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e000      	b.n	800b0c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b0be:	2300      	movs	r3, #0
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	3710      	adds	r7, #16
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}
 800b0c8:	80002000 	.word	0x80002000

0800b0cc <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b086      	sub	sp, #24
 800b0d0:	af02      	add	r7, sp, #8
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	4611      	mov	r1, r2
 800b0d8:	461a      	mov	r2, r3
 800b0da:	4603      	mov	r3, r0
 800b0dc:	817b      	strh	r3, [r7, #10]
 800b0de:	460b      	mov	r3, r1
 800b0e0:	813b      	strh	r3, [r7, #8]
 800b0e2:	4613      	mov	r3, r2
 800b0e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b0e6:	88fb      	ldrh	r3, [r7, #6]
 800b0e8:	b2da      	uxtb	r2, r3
 800b0ea:	8979      	ldrh	r1, [r7, #10]
 800b0ec:	4b20      	ldr	r3, [pc, #128]	; (800b170 <I2C_RequestMemoryRead+0xa4>)
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 f984 	bl	800b400 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b0f8:	69fa      	ldr	r2, [r7, #28]
 800b0fa:	69b9      	ldr	r1, [r7, #24]
 800b0fc:	68f8      	ldr	r0, [r7, #12]
 800b0fe:	f000 f89d 	bl	800b23c <I2C_WaitOnTXISFlagUntilTimeout>
 800b102:	4603      	mov	r3, r0
 800b104:	2b00      	cmp	r3, #0
 800b106:	d001      	beq.n	800b10c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b108:	2301      	movs	r3, #1
 800b10a:	e02c      	b.n	800b166 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b10c:	88fb      	ldrh	r3, [r7, #6]
 800b10e:	2b01      	cmp	r3, #1
 800b110:	d105      	bne.n	800b11e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b112:	893b      	ldrh	r3, [r7, #8]
 800b114:	b2da      	uxtb	r2, r3
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	629a      	str	r2, [r3, #40]	; 0x28
 800b11c:	e015      	b.n	800b14a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b11e:	893b      	ldrh	r3, [r7, #8]
 800b120:	0a1b      	lsrs	r3, r3, #8
 800b122:	b29b      	uxth	r3, r3
 800b124:	b2da      	uxtb	r2, r3
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b12c:	69fa      	ldr	r2, [r7, #28]
 800b12e:	69b9      	ldr	r1, [r7, #24]
 800b130:	68f8      	ldr	r0, [r7, #12]
 800b132:	f000 f883 	bl	800b23c <I2C_WaitOnTXISFlagUntilTimeout>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d001      	beq.n	800b140 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	e012      	b.n	800b166 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b140:	893b      	ldrh	r3, [r7, #8]
 800b142:	b2da      	uxtb	r2, r3
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	9300      	str	r3, [sp, #0]
 800b14e:	69bb      	ldr	r3, [r7, #24]
 800b150:	2200      	movs	r2, #0
 800b152:	2140      	movs	r1, #64	; 0x40
 800b154:	68f8      	ldr	r0, [r7, #12]
 800b156:	f000 f831 	bl	800b1bc <I2C_WaitOnFlagUntilTimeout>
 800b15a:	4603      	mov	r3, r0
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d001      	beq.n	800b164 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b160:	2301      	movs	r3, #1
 800b162:	e000      	b.n	800b166 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b164:	2300      	movs	r3, #0
}
 800b166:	4618      	mov	r0, r3
 800b168:	3710      	adds	r7, #16
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	bf00      	nop
 800b170:	80002000 	.word	0x80002000

0800b174 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	699b      	ldr	r3, [r3, #24]
 800b182:	f003 0302 	and.w	r3, r3, #2
 800b186:	2b02      	cmp	r3, #2
 800b188:	d103      	bne.n	800b192 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	2200      	movs	r2, #0
 800b190:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	699b      	ldr	r3, [r3, #24]
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d007      	beq.n	800b1b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	699a      	ldr	r2, [r3, #24]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f042 0201 	orr.w	r2, r2, #1
 800b1ae:	619a      	str	r2, [r3, #24]
  }
}
 800b1b0:	bf00      	nop
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	603b      	str	r3, [r7, #0]
 800b1c8:	4613      	mov	r3, r2
 800b1ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b1cc:	e022      	b.n	800b214 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1d4:	d01e      	beq.n	800b214 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1d6:	f7fb fd7d 	bl	8006cd4 <HAL_GetTick>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	69bb      	ldr	r3, [r7, #24]
 800b1de:	1ad3      	subs	r3, r2, r3
 800b1e0:	683a      	ldr	r2, [r7, #0]
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d302      	bcc.n	800b1ec <I2C_WaitOnFlagUntilTimeout+0x30>
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d113      	bne.n	800b214 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1f0:	f043 0220 	orr.w	r2, r3, #32
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2220      	movs	r2, #32
 800b1fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2200      	movs	r2, #0
 800b204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	e00f      	b.n	800b234 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	699a      	ldr	r2, [r3, #24]
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	4013      	ands	r3, r2
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	429a      	cmp	r2, r3
 800b222:	bf0c      	ite	eq
 800b224:	2301      	moveq	r3, #1
 800b226:	2300      	movne	r3, #0
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	461a      	mov	r2, r3
 800b22c:	79fb      	ldrb	r3, [r7, #7]
 800b22e:	429a      	cmp	r2, r3
 800b230:	d0cd      	beq.n	800b1ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b232:	2300      	movs	r3, #0
}
 800b234:	4618      	mov	r0, r3
 800b236:	3710      	adds	r7, #16
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}

0800b23c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b084      	sub	sp, #16
 800b240:	af00      	add	r7, sp, #0
 800b242:	60f8      	str	r0, [r7, #12]
 800b244:	60b9      	str	r1, [r7, #8]
 800b246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b248:	e02c      	b.n	800b2a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	68b9      	ldr	r1, [r7, #8]
 800b24e:	68f8      	ldr	r0, [r7, #12]
 800b250:	f000 f870 	bl	800b334 <I2C_IsAcknowledgeFailed>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d001      	beq.n	800b25e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e02a      	b.n	800b2b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b264:	d01e      	beq.n	800b2a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b266:	f7fb fd35 	bl	8006cd4 <HAL_GetTick>
 800b26a:	4602      	mov	r2, r0
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	1ad3      	subs	r3, r2, r3
 800b270:	68ba      	ldr	r2, [r7, #8]
 800b272:	429a      	cmp	r2, r3
 800b274:	d302      	bcc.n	800b27c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d113      	bne.n	800b2a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b280:	f043 0220 	orr.w	r2, r3, #32
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	2220      	movs	r2, #32
 800b28c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	2200      	movs	r2, #0
 800b294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2200      	movs	r2, #0
 800b29c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	e007      	b.n	800b2b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	699b      	ldr	r3, [r3, #24]
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	2b02      	cmp	r3, #2
 800b2b0:	d1cb      	bne.n	800b24a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b2b2:	2300      	movs	r3, #0
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3710      	adds	r7, #16
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b084      	sub	sp, #16
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b2c8:	e028      	b.n	800b31c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	68b9      	ldr	r1, [r7, #8]
 800b2ce:	68f8      	ldr	r0, [r7, #12]
 800b2d0:	f000 f830 	bl	800b334 <I2C_IsAcknowledgeFailed>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d001      	beq.n	800b2de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e026      	b.n	800b32c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2de:	f7fb fcf9 	bl	8006cd4 <HAL_GetTick>
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	1ad3      	subs	r3, r2, r3
 800b2e8:	68ba      	ldr	r2, [r7, #8]
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d302      	bcc.n	800b2f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d113      	bne.n	800b31c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2f8:	f043 0220 	orr.w	r2, r3, #32
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2220      	movs	r2, #32
 800b304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2200      	movs	r2, #0
 800b30c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2200      	movs	r2, #0
 800b314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800b318:	2301      	movs	r3, #1
 800b31a:	e007      	b.n	800b32c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	699b      	ldr	r3, [r3, #24]
 800b322:	f003 0320 	and.w	r3, r3, #32
 800b326:	2b20      	cmp	r3, #32
 800b328:	d1cf      	bne.n	800b2ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800b32a:	2300      	movs	r3, #0
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3710      	adds	r7, #16
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	699b      	ldr	r3, [r3, #24]
 800b346:	f003 0310 	and.w	r3, r3, #16
 800b34a:	2b10      	cmp	r3, #16
 800b34c:	d151      	bne.n	800b3f2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b34e:	e022      	b.n	800b396 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b356:	d01e      	beq.n	800b396 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b358:	f7fb fcbc 	bl	8006cd4 <HAL_GetTick>
 800b35c:	4602      	mov	r2, r0
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	1ad3      	subs	r3, r2, r3
 800b362:	68ba      	ldr	r2, [r7, #8]
 800b364:	429a      	cmp	r2, r3
 800b366:	d302      	bcc.n	800b36e <I2C_IsAcknowledgeFailed+0x3a>
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d113      	bne.n	800b396 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b372:	f043 0220 	orr.w	r2, r3, #32
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	2220      	movs	r2, #32
 800b37e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2200      	movs	r2, #0
 800b386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	e02e      	b.n	800b3f4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	699b      	ldr	r3, [r3, #24]
 800b39c:	f003 0320 	and.w	r3, r3, #32
 800b3a0:	2b20      	cmp	r3, #32
 800b3a2:	d1d5      	bne.n	800b350 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	2210      	movs	r2, #16
 800b3aa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	2220      	movs	r2, #32
 800b3b2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b3b4:	68f8      	ldr	r0, [r7, #12]
 800b3b6:	f7ff fedd 	bl	800b174 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	6859      	ldr	r1, [r3, #4]
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681a      	ldr	r2, [r3, #0]
 800b3c4:	4b0d      	ldr	r3, [pc, #52]	; (800b3fc <I2C_IsAcknowledgeFailed+0xc8>)
 800b3c6:	400b      	ands	r3, r1
 800b3c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3ce:	f043 0204 	orr.w	r2, r3, #4
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2220      	movs	r2, #32
 800b3da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e000      	b.n	800b3f4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800b3f2:	2300      	movs	r3, #0
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3710      	adds	r7, #16
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}
 800b3fc:	fe00e800 	.word	0xfe00e800

0800b400 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	607b      	str	r3, [r7, #4]
 800b40a:	460b      	mov	r3, r1
 800b40c:	817b      	strh	r3, [r7, #10]
 800b40e:	4613      	mov	r3, r2
 800b410:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	685a      	ldr	r2, [r3, #4]
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	0d5b      	lsrs	r3, r3, #21
 800b41c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800b420:	4b0d      	ldr	r3, [pc, #52]	; (800b458 <I2C_TransferConfig+0x58>)
 800b422:	430b      	orrs	r3, r1
 800b424:	43db      	mvns	r3, r3
 800b426:	ea02 0103 	and.w	r1, r2, r3
 800b42a:	897b      	ldrh	r3, [r7, #10]
 800b42c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b430:	7a7b      	ldrb	r3, [r7, #9]
 800b432:	041b      	lsls	r3, r3, #16
 800b434:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b438:	431a      	orrs	r2, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	431a      	orrs	r2, r3
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	431a      	orrs	r2, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	430a      	orrs	r2, r1
 800b448:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800b44a:	bf00      	nop
 800b44c:	3714      	adds	r7, #20
 800b44e:	46bd      	mov	sp, r7
 800b450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b454:	4770      	bx	lr
 800b456:	bf00      	nop
 800b458:	03ff63ff 	.word	0x03ff63ff

0800b45c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	2b20      	cmp	r3, #32
 800b470:	d138      	bne.n	800b4e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d101      	bne.n	800b480 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b47c:	2302      	movs	r3, #2
 800b47e:	e032      	b.n	800b4e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2201      	movs	r2, #1
 800b484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2224      	movs	r2, #36	; 0x24
 800b48c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	681a      	ldr	r2, [r3, #0]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f022 0201 	bic.w	r2, r2, #1
 800b49e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	681a      	ldr	r2, [r3, #0]
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b4ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6819      	ldr	r1, [r3, #0]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	430a      	orrs	r2, r1
 800b4be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f042 0201 	orr.w	r2, r2, #1
 800b4ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2220      	movs	r2, #32
 800b4d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	e000      	b.n	800b4e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b4e4:	2302      	movs	r3, #2
  }
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	370c      	adds	r7, #12
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f0:	4770      	bx	lr

0800b4f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b4f2:	b480      	push	{r7}
 800b4f4:	b085      	sub	sp, #20
 800b4f6:	af00      	add	r7, sp, #0
 800b4f8:	6078      	str	r0, [r7, #4]
 800b4fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b502:	b2db      	uxtb	r3, r3
 800b504:	2b20      	cmp	r3, #32
 800b506:	d139      	bne.n	800b57c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b50e:	2b01      	cmp	r3, #1
 800b510:	d101      	bne.n	800b516 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b512:	2302      	movs	r3, #2
 800b514:	e033      	b.n	800b57e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2201      	movs	r2, #1
 800b51a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2224      	movs	r2, #36	; 0x24
 800b522:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	681a      	ldr	r2, [r3, #0]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f022 0201 	bic.w	r2, r2, #1
 800b534:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b544:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	021b      	lsls	r3, r3, #8
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	4313      	orrs	r3, r2
 800b54e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f042 0201 	orr.w	r2, r2, #1
 800b566:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2220      	movs	r2, #32
 800b56c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b578:	2300      	movs	r3, #0
 800b57a:	e000      	b.n	800b57e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b57c:	2302      	movs	r3, #2
  }
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3714      	adds	r7, #20
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr
	...

0800b58c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d101      	bne.n	800b59e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800b59a:	2301      	movs	r3, #1
 800b59c:	e0bf      	b.n	800b71e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d106      	bne.n	800b5b8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f7f7 fd7c 	bl	80030b0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2202      	movs	r2, #2
 800b5bc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	699a      	ldr	r2, [r3, #24]
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800b5ce:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	6999      	ldr	r1, [r3, #24]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685a      	ldr	r2, [r3, #4]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b5e4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	691b      	ldr	r3, [r3, #16]
 800b5ea:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	430a      	orrs	r2, r1
 800b5f2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	6899      	ldr	r1, [r3, #8]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	4b4a      	ldr	r3, [pc, #296]	; (800b728 <HAL_LTDC_Init+0x19c>)
 800b600:	400b      	ands	r3, r1
 800b602:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	695b      	ldr	r3, [r3, #20]
 800b608:	041b      	lsls	r3, r3, #16
 800b60a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	6899      	ldr	r1, [r3, #8]
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	699a      	ldr	r2, [r3, #24]
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	431a      	orrs	r2, r3
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	430a      	orrs	r2, r1
 800b620:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	68d9      	ldr	r1, [r3, #12]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	4b3e      	ldr	r3, [pc, #248]	; (800b728 <HAL_LTDC_Init+0x19c>)
 800b62e:	400b      	ands	r3, r1
 800b630:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	69db      	ldr	r3, [r3, #28]
 800b636:	041b      	lsls	r3, r3, #16
 800b638:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	68d9      	ldr	r1, [r3, #12]
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6a1a      	ldr	r2, [r3, #32]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	431a      	orrs	r2, r3
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	430a      	orrs	r2, r1
 800b64e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	6919      	ldr	r1, [r3, #16]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	4b33      	ldr	r3, [pc, #204]	; (800b728 <HAL_LTDC_Init+0x19c>)
 800b65c:	400b      	ands	r3, r1
 800b65e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b664:	041b      	lsls	r3, r3, #16
 800b666:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	6919      	ldr	r1, [r3, #16]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	431a      	orrs	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	430a      	orrs	r2, r1
 800b67c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	6959      	ldr	r1, [r3, #20]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	4b27      	ldr	r3, [pc, #156]	; (800b728 <HAL_LTDC_Init+0x19c>)
 800b68a:	400b      	ands	r3, r1
 800b68c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b692:	041b      	lsls	r3, r3, #16
 800b694:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	6959      	ldr	r1, [r3, #20]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	431a      	orrs	r2, r3
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	430a      	orrs	r2, r1
 800b6aa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b6b2:	021b      	lsls	r3, r3, #8
 800b6b4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800b6bc:	041b      	lsls	r3, r3, #16
 800b6be:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800b6ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b6d6:	68ba      	ldr	r2, [r7, #8]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	687a      	ldr	r2, [r7, #4]
 800b6de:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800b6e2:	431a      	orrs	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	430a      	orrs	r2, r1
 800b6ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f042 0206 	orr.w	r2, r2, #6
 800b6fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	699a      	ldr	r2, [r3, #24]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f042 0201 	orr.w	r2, r2, #1
 800b70a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2201      	movs	r2, #1
 800b718:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
 800b726:	bf00      	nop
 800b728:	f000f800 	.word	0xf000f800

0800b72c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800b72c:	b5b0      	push	{r4, r5, r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800b73e:	2b01      	cmp	r3, #1
 800b740:	d101      	bne.n	800b746 <HAL_LTDC_ConfigLayer+0x1a>
 800b742:	2302      	movs	r3, #2
 800b744:	e02c      	b.n	800b7a0 <HAL_LTDC_ConfigLayer+0x74>
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2202      	movs	r2, #2
 800b752:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2134      	movs	r1, #52	; 0x34
 800b75c:	fb01 f303 	mul.w	r3, r1, r3
 800b760:	4413      	add	r3, r2
 800b762:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	4614      	mov	r4, r2
 800b76a:	461d      	mov	r5, r3
 800b76c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b76e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b774:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b776:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b778:	682b      	ldr	r3, [r5, #0]
 800b77a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800b77c:	687a      	ldr	r2, [r7, #4]
 800b77e:	68b9      	ldr	r1, [r7, #8]
 800b780:	68f8      	ldr	r0, [r7, #12]
 800b782:	f000 f847 	bl	800b814 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2201      	movs	r2, #1
 800b78c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2201      	movs	r2, #1
 800b792:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bdb0      	pop	{r4, r5, r7, pc}

0800b7a8 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d101      	bne.n	800b7c2 <HAL_LTDC_SetAddress+0x1a>
 800b7be:	2302      	movs	r3, #2
 800b7c0:	e024      	b.n	800b80c <HAL_LTDC_SetAddress+0x64>
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2202      	movs	r2, #2
 800b7ce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2234      	movs	r2, #52	; 0x34
 800b7d6:	fb02 f303 	mul.w	r3, r2, r3
 800b7da:	3338      	adds	r3, #56	; 0x38
 800b7dc:	68fa      	ldr	r2, [r7, #12]
 800b7de:	4413      	add	r3, r2
 800b7e0:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	68ba      	ldr	r2, [r7, #8]
 800b7e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	6979      	ldr	r1, [r7, #20]
 800b7ec:	68f8      	ldr	r0, [r7, #12]
 800b7ee:	f000 f811 	bl	800b814 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2201      	movs	r2, #1
 800b7fe:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2200      	movs	r2, #0
 800b806:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800b80a:	2300      	movs	r3, #0
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3718      	adds	r7, #24
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}

0800b814 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800b814:	b480      	push	{r7}
 800b816:	b089      	sub	sp, #36	; 0x24
 800b818:	af00      	add	r7, sp, #0
 800b81a:	60f8      	str	r0, [r7, #12]
 800b81c:	60b9      	str	r1, [r7, #8]
 800b81e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	685a      	ldr	r2, [r3, #4]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	0c1b      	lsrs	r3, r3, #16
 800b82c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b830:	4413      	add	r3, r2
 800b832:	041b      	lsls	r3, r3, #16
 800b834:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	461a      	mov	r2, r3
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	01db      	lsls	r3, r3, #7
 800b840:	4413      	add	r3, r2
 800b842:	3384      	adds	r3, #132	; 0x84
 800b844:	685b      	ldr	r3, [r3, #4]
 800b846:	68fa      	ldr	r2, [r7, #12]
 800b848:	6812      	ldr	r2, [r2, #0]
 800b84a:	4611      	mov	r1, r2
 800b84c:	687a      	ldr	r2, [r7, #4]
 800b84e:	01d2      	lsls	r2, r2, #7
 800b850:	440a      	add	r2, r1
 800b852:	3284      	adds	r2, #132	; 0x84
 800b854:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800b858:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	681a      	ldr	r2, [r3, #0]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	0c1b      	lsrs	r3, r3, #16
 800b866:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b86a:	4413      	add	r3, r2
 800b86c:	1c5a      	adds	r2, r3, #1
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4619      	mov	r1, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	01db      	lsls	r3, r3, #7
 800b878:	440b      	add	r3, r1
 800b87a:	3384      	adds	r3, #132	; 0x84
 800b87c:	4619      	mov	r1, r3
 800b87e:	69fb      	ldr	r3, [r7, #28]
 800b880:	4313      	orrs	r3, r2
 800b882:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	68da      	ldr	r2, [r3, #12]
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b892:	4413      	add	r3, r2
 800b894:	041b      	lsls	r3, r3, #16
 800b896:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	461a      	mov	r2, r3
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	01db      	lsls	r3, r3, #7
 800b8a2:	4413      	add	r3, r2
 800b8a4:	3384      	adds	r3, #132	; 0x84
 800b8a6:	689b      	ldr	r3, [r3, #8]
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	6812      	ldr	r2, [r2, #0]
 800b8ac:	4611      	mov	r1, r2
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	01d2      	lsls	r2, r2, #7
 800b8b2:	440a      	add	r2, r1
 800b8b4:	3284      	adds	r2, #132	; 0x84
 800b8b6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800b8ba:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	689a      	ldr	r2, [r3, #8]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b8ca:	4413      	add	r3, r2
 800b8cc:	1c5a      	adds	r2, r3, #1
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	01db      	lsls	r3, r3, #7
 800b8d8:	440b      	add	r3, r1
 800b8da:	3384      	adds	r3, #132	; 0x84
 800b8dc:	4619      	mov	r1, r3
 800b8de:	69fb      	ldr	r3, [r7, #28]
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	01db      	lsls	r3, r3, #7
 800b8ee:	4413      	add	r3, r2
 800b8f0:	3384      	adds	r3, #132	; 0x84
 800b8f2:	691b      	ldr	r3, [r3, #16]
 800b8f4:	68fa      	ldr	r2, [r7, #12]
 800b8f6:	6812      	ldr	r2, [r2, #0]
 800b8f8:	4611      	mov	r1, r2
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	01d2      	lsls	r2, r2, #7
 800b8fe:	440a      	add	r2, r1
 800b900:	3284      	adds	r2, #132	; 0x84
 800b902:	f023 0307 	bic.w	r3, r3, #7
 800b906:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	461a      	mov	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	01db      	lsls	r3, r3, #7
 800b912:	4413      	add	r3, r2
 800b914:	3384      	adds	r3, #132	; 0x84
 800b916:	461a      	mov	r2, r3
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	691b      	ldr	r3, [r3, #16]
 800b91c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b924:	021b      	lsls	r3, r3, #8
 800b926:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800b92e:	041b      	lsls	r3, r3, #16
 800b930:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	061b      	lsls	r3, r3, #24
 800b938:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	461a      	mov	r2, r3
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	01db      	lsls	r3, r3, #7
 800b944:	4413      	add	r3, r2
 800b946:	3384      	adds	r3, #132	; 0x84
 800b948:	699b      	ldr	r3, [r3, #24]
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	461a      	mov	r2, r3
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	01db      	lsls	r3, r3, #7
 800b954:	4413      	add	r3, r2
 800b956:	3384      	adds	r3, #132	; 0x84
 800b958:	461a      	mov	r2, r3
 800b95a:	2300      	movs	r3, #0
 800b95c:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b964:	461a      	mov	r2, r3
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	431a      	orrs	r2, r3
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	431a      	orrs	r2, r3
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4619      	mov	r1, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	01db      	lsls	r3, r3, #7
 800b978:	440b      	add	r3, r1
 800b97a:	3384      	adds	r3, #132	; 0x84
 800b97c:	4619      	mov	r1, r3
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	4313      	orrs	r3, r2
 800b982:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	461a      	mov	r2, r3
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	01db      	lsls	r3, r3, #7
 800b98e:	4413      	add	r3, r2
 800b990:	3384      	adds	r3, #132	; 0x84
 800b992:	695b      	ldr	r3, [r3, #20]
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	6812      	ldr	r2, [r2, #0]
 800b998:	4611      	mov	r1, r2
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	01d2      	lsls	r2, r2, #7
 800b99e:	440a      	add	r2, r1
 800b9a0:	3284      	adds	r2, #132	; 0x84
 800b9a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b9a6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	01db      	lsls	r3, r3, #7
 800b9b2:	4413      	add	r3, r2
 800b9b4:	3384      	adds	r3, #132	; 0x84
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	695b      	ldr	r3, [r3, #20]
 800b9bc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	01db      	lsls	r3, r3, #7
 800b9c8:	4413      	add	r3, r2
 800b9ca:	3384      	adds	r3, #132	; 0x84
 800b9cc:	69da      	ldr	r2, [r3, #28]
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	01db      	lsls	r3, r3, #7
 800b9d8:	440b      	add	r3, r1
 800b9da:	3384      	adds	r3, #132	; 0x84
 800b9dc:	4619      	mov	r1, r3
 800b9de:	4b58      	ldr	r3, [pc, #352]	; (800bb40 <LTDC_SetConfig+0x32c>)
 800b9e0:	4013      	ands	r3, r2
 800b9e2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	69da      	ldr	r2, [r3, #28]
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	6a1b      	ldr	r3, [r3, #32]
 800b9ec:	68f9      	ldr	r1, [r7, #12]
 800b9ee:	6809      	ldr	r1, [r1, #0]
 800b9f0:	4608      	mov	r0, r1
 800b9f2:	6879      	ldr	r1, [r7, #4]
 800b9f4:	01c9      	lsls	r1, r1, #7
 800b9f6:	4401      	add	r1, r0
 800b9f8:	3184      	adds	r1, #132	; 0x84
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	461a      	mov	r2, r3
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	01db      	lsls	r3, r3, #7
 800ba08:	4413      	add	r3, r2
 800ba0a:	3384      	adds	r3, #132	; 0x84
 800ba0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	461a      	mov	r2, r3
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	01db      	lsls	r3, r3, #7
 800ba18:	4413      	add	r3, r2
 800ba1a:	3384      	adds	r3, #132	; 0x84
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	2300      	movs	r3, #0
 800ba20:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	461a      	mov	r2, r3
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	01db      	lsls	r3, r3, #7
 800ba2c:	4413      	add	r3, r2
 800ba2e:	3384      	adds	r3, #132	; 0x84
 800ba30:	461a      	mov	r2, r3
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba36:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	691b      	ldr	r3, [r3, #16]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d102      	bne.n	800ba46 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800ba40:	2304      	movs	r3, #4
 800ba42:	61fb      	str	r3, [r7, #28]
 800ba44:	e01b      	b.n	800ba7e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	d102      	bne.n	800ba54 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800ba4e:	2303      	movs	r3, #3
 800ba50:	61fb      	str	r3, [r7, #28]
 800ba52:	e014      	b.n	800ba7e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	691b      	ldr	r3, [r3, #16]
 800ba58:	2b04      	cmp	r3, #4
 800ba5a:	d00b      	beq.n	800ba74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ba60:	2b02      	cmp	r3, #2
 800ba62:	d007      	beq.n	800ba74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ba68:	2b03      	cmp	r3, #3
 800ba6a:	d003      	beq.n	800ba74 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ba70:	2b07      	cmp	r3, #7
 800ba72:	d102      	bne.n	800ba7a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800ba74:	2302      	movs	r3, #2
 800ba76:	61fb      	str	r3, [r7, #28]
 800ba78:	e001      	b.n	800ba7e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	01db      	lsls	r3, r3, #7
 800ba88:	4413      	add	r3, r2
 800ba8a:	3384      	adds	r3, #132	; 0x84
 800ba8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba8e:	68fa      	ldr	r2, [r7, #12]
 800ba90:	6812      	ldr	r2, [r2, #0]
 800ba92:	4611      	mov	r1, r2
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	01d2      	lsls	r2, r2, #7
 800ba98:	440a      	add	r2, r1
 800ba9a:	3284      	adds	r2, #132	; 0x84
 800ba9c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800baa0:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa6:	69fa      	ldr	r2, [r7, #28]
 800baa8:	fb02 f303 	mul.w	r3, r2, r3
 800baac:	041a      	lsls	r2, r3, #16
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	6859      	ldr	r1, [r3, #4]
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	1acb      	subs	r3, r1, r3
 800bab8:	69f9      	ldr	r1, [r7, #28]
 800baba:	fb01 f303 	mul.w	r3, r1, r3
 800babe:	3303      	adds	r3, #3
 800bac0:	68f9      	ldr	r1, [r7, #12]
 800bac2:	6809      	ldr	r1, [r1, #0]
 800bac4:	4608      	mov	r0, r1
 800bac6:	6879      	ldr	r1, [r7, #4]
 800bac8:	01c9      	lsls	r1, r1, #7
 800baca:	4401      	add	r1, r0
 800bacc:	3184      	adds	r1, #132	; 0x84
 800bace:	4313      	orrs	r3, r2
 800bad0:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	01db      	lsls	r3, r3, #7
 800badc:	4413      	add	r3, r2
 800bade:	3384      	adds	r3, #132	; 0x84
 800bae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	4619      	mov	r1, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	01db      	lsls	r3, r3, #7
 800baec:	440b      	add	r3, r1
 800baee:	3384      	adds	r3, #132	; 0x84
 800baf0:	4619      	mov	r1, r3
 800baf2:	4b14      	ldr	r3, [pc, #80]	; (800bb44 <LTDC_SetConfig+0x330>)
 800baf4:	4013      	ands	r3, r2
 800baf6:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	461a      	mov	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	01db      	lsls	r3, r3, #7
 800bb02:	4413      	add	r3, r2
 800bb04:	3384      	adds	r3, #132	; 0x84
 800bb06:	461a      	mov	r2, r3
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb0c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	461a      	mov	r2, r3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	01db      	lsls	r3, r3, #7
 800bb18:	4413      	add	r3, r2
 800bb1a:	3384      	adds	r3, #132	; 0x84
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	6812      	ldr	r2, [r2, #0]
 800bb22:	4611      	mov	r1, r2
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	01d2      	lsls	r2, r2, #7
 800bb28:	440a      	add	r2, r1
 800bb2a:	3284      	adds	r2, #132	; 0x84
 800bb2c:	f043 0301 	orr.w	r3, r3, #1
 800bb30:	6013      	str	r3, [r2, #0]
}
 800bb32:	bf00      	nop
 800bb34:	3724      	adds	r7, #36	; 0x24
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	fffff8f8 	.word	0xfffff8f8
 800bb44:	fffff800 	.word	0xfffff800

0800bb48 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb4c:	4b05      	ldr	r3, [pc, #20]	; (800bb64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4a04      	ldr	r2, [pc, #16]	; (800bb64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bb52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb56:	6013      	str	r3, [r2, #0]
}
 800bb58:	bf00      	nop
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb60:	4770      	bx	lr
 800bb62:	bf00      	nop
 800bb64:	40007000 	.word	0x40007000

0800bb68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b082      	sub	sp, #8
 800bb6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800bb72:	4b23      	ldr	r3, [pc, #140]	; (800bc00 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb76:	4a22      	ldr	r2, [pc, #136]	; (800bc00 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb7c:	6413      	str	r3, [r2, #64]	; 0x40
 800bb7e:	4b20      	ldr	r3, [pc, #128]	; (800bc00 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb86:	603b      	str	r3, [r7, #0]
 800bb88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800bb8a:	4b1e      	ldr	r3, [pc, #120]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	4a1d      	ldr	r2, [pc, #116]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bb90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bb96:	f7fb f89d 	bl	8006cd4 <HAL_GetTick>
 800bb9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bb9c:	e009      	b.n	800bbb2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bb9e:	f7fb f899 	bl	8006cd4 <HAL_GetTick>
 800bba2:	4602      	mov	r2, r0
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbac:	d901      	bls.n	800bbb2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800bbae:	2303      	movs	r3, #3
 800bbb0:	e022      	b.n	800bbf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bbb2:	4b14      	ldr	r3, [pc, #80]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bbba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbbe:	d1ee      	bne.n	800bb9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800bbc0:	4b10      	ldr	r3, [pc, #64]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4a0f      	ldr	r2, [pc, #60]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bbcc:	f7fb f882 	bl	8006cd4 <HAL_GetTick>
 800bbd0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bbd2:	e009      	b.n	800bbe8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bbd4:	f7fb f87e 	bl	8006cd4 <HAL_GetTick>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	1ad3      	subs	r3, r2, r3
 800bbde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbe2:	d901      	bls.n	800bbe8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800bbe4:	2303      	movs	r3, #3
 800bbe6:	e007      	b.n	800bbf8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bbe8:	4b06      	ldr	r3, [pc, #24]	; (800bc04 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbf4:	d1ee      	bne.n	800bbd4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3708      	adds	r7, #8
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	40023800 	.word	0x40023800
 800bc04:	40007000 	.word	0x40007000

0800bc08 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b086      	sub	sp, #24
 800bc0c:	af02      	add	r7, sp, #8
 800bc0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800bc10:	f7fb f860 	bl	8006cd4 <HAL_GetTick>
 800bc14:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d101      	bne.n	800bc20 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e067      	b.n	800bcf0 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d10b      	bne.n	800bc44 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f7f7 fafb 	bl	8003230 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800bc3a:	f241 3188 	movw	r1, #5000	; 0x1388
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f000 fda8 	bl	800c794 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	689b      	ldr	r3, [r3, #8]
 800bc52:	3b01      	subs	r3, #1
 800bc54:	021a      	lsls	r2, r3, #8
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	430a      	orrs	r2, r1
 800bc5c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc62:	9300      	str	r3, [sp, #0]
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	2120      	movs	r1, #32
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f000 fdd3 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800bc70:	4603      	mov	r3, r0
 800bc72:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800bc74:	7afb      	ldrb	r3, [r7, #11]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d135      	bne.n	800bce6 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	681a      	ldr	r2, [r3, #0]
 800bc80:	4b1d      	ldr	r3, [pc, #116]	; (800bcf8 <HAL_QSPI_Init+0xf0>)
 800bc82:	4013      	ands	r3, r2
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	6852      	ldr	r2, [r2, #4]
 800bc88:	0611      	lsls	r1, r2, #24
 800bc8a:	687a      	ldr	r2, [r7, #4]
 800bc8c:	68d2      	ldr	r2, [r2, #12]
 800bc8e:	4311      	orrs	r1, r2
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	69d2      	ldr	r2, [r2, #28]
 800bc94:	4311      	orrs	r1, r2
 800bc96:	687a      	ldr	r2, [r7, #4]
 800bc98:	6a12      	ldr	r2, [r2, #32]
 800bc9a:	4311      	orrs	r1, r2
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	6812      	ldr	r2, [r2, #0]
 800bca0:	430b      	orrs	r3, r1
 800bca2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	685a      	ldr	r2, [r3, #4]
 800bcaa:	4b14      	ldr	r3, [pc, #80]	; (800bcfc <HAL_QSPI_Init+0xf4>)
 800bcac:	4013      	ands	r3, r2
 800bcae:	687a      	ldr	r2, [r7, #4]
 800bcb0:	6912      	ldr	r2, [r2, #16]
 800bcb2:	0411      	lsls	r1, r2, #16
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	6952      	ldr	r2, [r2, #20]
 800bcb8:	4311      	orrs	r1, r2
 800bcba:	687a      	ldr	r2, [r7, #4]
 800bcbc:	6992      	ldr	r2, [r2, #24]
 800bcbe:	4311      	orrs	r1, r2
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	6812      	ldr	r2, [r2, #0]
 800bcc4:	430b      	orrs	r3, r1
 800bcc6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	681a      	ldr	r2, [r3, #0]
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f042 0201 	orr.w	r2, r2, #1
 800bcd6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2201      	movs	r2, #1
 800bce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800bcee:	7afb      	ldrb	r3, [r7, #11]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	00ffff2f 	.word	0x00ffff2f
 800bcfc:	ffe0f8fe 	.word	0xffe0f8fe

0800bd00 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b086      	sub	sp, #24
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	f003 0304 	and.w	r3, r3, #4
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d064      	beq.n	800bdec <HAL_QSPI_IRQHandler+0xec>
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d05f      	beq.n	800bdec <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	3320      	adds	r3, #32
 800bd32:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	2b12      	cmp	r3, #18
 800bd3e:	d125      	bne.n	800bd8c <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800bd40:	e01c      	b.n	800bd7c <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00f      	beq.n	800bd6a <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd4e:	781a      	ldrb	r2, [r3, #0]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd58:	1c5a      	adds	r2, r3, #1
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd62:	1e5a      	subs	r2, r3, #1
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	62da      	str	r2, [r3, #44]	; 0x2c
 800bd68:	e008      	b.n	800bd7c <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	681a      	ldr	r2, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bd78:	601a      	str	r2, [r3, #0]
          break;
 800bd7a:	e033      	b.n	800bde4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	f003 0304 	and.w	r3, r3, #4
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d1db      	bne.n	800bd42 <HAL_QSPI_IRQHandler+0x42>
 800bd8a:	e02b      	b.n	800bde4 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	2b22      	cmp	r3, #34	; 0x22
 800bd96:	d125      	bne.n	800bde4 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800bd98:	e01d      	b.n	800bdd6 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d010      	beq.n	800bdc4 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	7812      	ldrb	r2, [r2, #0]
 800bdaa:	b2d2      	uxtb	r2, r2
 800bdac:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdb2:	1c5a      	adds	r2, r3, #1
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdbc:	1e5a      	subs	r2, r3, #1
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	639a      	str	r2, [r3, #56]	; 0x38
 800bdc2:	e008      	b.n	800bdd6 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bdd2:	601a      	str	r2, [r3, #0]
          break;
 800bdd4:	e006      	b.n	800bde4 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	f003 0304 	and.w	r3, r3, #4
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d1da      	bne.n	800bd9a <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fbed 	bl	800c5c4 <HAL_QSPI_FifoThresholdCallback>
 800bdea:	e142      	b.n	800c072 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 800bdec:	697b      	ldr	r3, [r7, #20]
 800bdee:	f003 0302 	and.w	r3, r3, #2
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	f000 80b6 	beq.w	800bf64 <HAL_QSPI_IRQHandler+0x264>
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	f000 80b0 	beq.w	800bf64 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2202      	movs	r2, #2
 800be0a:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800be1a:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be22:	b2db      	uxtb	r3, r3
 800be24:	2b12      	cmp	r3, #18
 800be26:	d123      	bne.n	800be70 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f003 0304 	and.w	r3, r3, #4
 800be32:	2b00      	cmp	r3, #0
 800be34:	d011      	beq.n	800be5a <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f022 0204 	bic.w	r2, r2, #4
 800be44:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	681a      	ldr	r2, [r3, #0]
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f022 0201 	bic.w	r2, r2, #1
 800be58:	601a      	str	r2, [r3, #0]
      }

#if  defined(QSPI1_V1_0)
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 fc3e 	bl	800c6dc <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2201      	movs	r2, #1
 800be64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f000 fba1 	bl	800c5b0 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800be6e:	e0fd      	b.n	800c06c <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be76:	b2db      	uxtb	r3, r3
 800be78:	2b22      	cmp	r3, #34	; 0x22
 800be7a:	d146      	bne.n	800bf0a <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f003 0304 	and.w	r3, r3, #4
 800be86:	2b00      	cmp	r3, #0
 800be88:	d012      	beq.n	800beb0 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	681a      	ldr	r2, [r3, #0]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f022 0204 	bic.w	r2, r2, #4
 800be98:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f022 0201 	bic.w	r2, r2, #1
 800beac:	601a      	str	r2, [r3, #0]
 800beae:	e021      	b.n	800bef4 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	3320      	adds	r3, #32
 800beb6:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 800beb8:	e013      	b.n	800bee2 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d017      	beq.n	800bef2 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bec6:	68fa      	ldr	r2, [r7, #12]
 800bec8:	7812      	ldrb	r2, [r2, #0]
 800beca:	b2d2      	uxtb	r2, r2
 800becc:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bed2:	1c5a      	adds	r2, r3, #1
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bedc:	1e5a      	subs	r2, r3, #1
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1e4      	bne.n	800beba <HAL_QSPI_IRQHandler+0x1ba>
 800bef0:	e000      	b.n	800bef4 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 800bef2:	bf00      	nop
        }
      }

#if  defined(QSPI1_V1_0)
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f000 fbf1 	bl	800c6dc <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2201      	movs	r2, #1
 800befe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 fb4a 	bl	800c59c <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800bf08:	e0b0      	b.n	800c06c <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b02      	cmp	r3, #2
 800bf14:	d107      	bne.n	800bf26 <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2201      	movs	r2, #1
 800bf1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f000 fb32 	bl	800c588 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800bf24:	e0a2      	b.n	800c06c <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf2c:	b2db      	uxtb	r3, r3
 800bf2e:	2b08      	cmp	r3, #8
 800bf30:	f040 809c 	bne.w	800c06c <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	695a      	ldr	r2, [r3, #20]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800bf42:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2201      	movs	r2, #1
 800bf48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d103      	bne.n	800bf5c <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f000 fb0d 	bl	800c574 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800bf5a:	e087      	b.n	800c06c <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f000 faff 	bl	800c560 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800bf62:	e083      	b.n	800c06c <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	f003 0308 	and.w	r3, r3, #8
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d01f      	beq.n	800bfae <HAL_QSPI_IRQHandler+0x2ae>
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d01a      	beq.n	800bfae <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	2208      	movs	r2, #8
 800bf7e:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d00b      	beq.n	800bfa6 <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681a      	ldr	r2, [r3, #0]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800bf9c:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2201      	movs	r2, #1
 800bfa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 fb16 	bl	800c5d8 <HAL_QSPI_StatusMatchCallback>
 800bfac:	e061      	b.n	800c072 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	f003 0301 	and.w	r3, r3, #1
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d047      	beq.n	800c048 <HAL_QSPI_IRQHandler+0x348>
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d042      	beq.n	800c048 <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	681a      	ldr	r2, [r3, #0]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 800bfd8:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bfde:	f043 0202 	orr.w	r2, r3, #2
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	f003 0304 	and.w	r3, r3, #4
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d021      	beq.n	800c038 <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	681a      	ldr	r2, [r3, #0]
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f022 0204 	bic.w	r2, r2, #4
 800c002:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c008:	4a1c      	ldr	r2, [pc, #112]	; (800c07c <HAL_QSPI_IRQHandler+0x37c>)
 800c00a:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c010:	4618      	mov	r0, r3
 800c012:	f7fb fe59 	bl	8007cc8 <HAL_DMA_Abort_IT>
 800c016:	4603      	mov	r3, r0
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d029      	beq.n	800c070 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c020:	f043 0204 	orr.w	r2, r3, #4
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 fa95 	bl	800c560 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800c036:	e01b      	b.n	800c070 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 fa8d 	bl	800c560 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800c046:	e013      	b.n	800c070 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	f003 0310 	and.w	r3, r3, #16
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d00f      	beq.n	800c072 <HAL_QSPI_IRQHandler+0x372>
 800c052:	693b      	ldr	r3, [r7, #16]
 800c054:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d00a      	beq.n	800c072 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2210      	movs	r2, #16
 800c062:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 fac1 	bl	800c5ec <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 800c06a:	e002      	b.n	800c072 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800c06c:	bf00      	nop
 800c06e:	e000      	b.n	800c072 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800c070:	bf00      	nop
}
 800c072:	bf00      	nop
 800c074:	3718      	adds	r7, #24
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
 800c07a:	bf00      	nop
 800c07c:	0800c7b1 	.word	0x0800c7b1

0800c080 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b088      	sub	sp, #32
 800c084:	af02      	add	r7, sp, #8
 800c086:	60f8      	str	r0, [r7, #12]
 800c088:	60b9      	str	r1, [r7, #8]
 800c08a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800c08c:	f7fa fe22 	bl	8006cd4 <HAL_GetTick>
 800c090:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c098:	b2db      	uxtb	r3, r3
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d101      	bne.n	800c0a2 <HAL_QSPI_Command+0x22>
 800c09e:	2302      	movs	r3, #2
 800c0a0:	e048      	b.n	800c134 <HAL_QSPI_Command+0xb4>
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c0b0:	b2db      	uxtb	r3, r3
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d137      	bne.n	800c126 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2202      	movs	r2, #2
 800c0c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	9300      	str	r3, [sp, #0]
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	2200      	movs	r2, #0
 800c0cc:	2120      	movs	r1, #32
 800c0ce:	68f8      	ldr	r0, [r7, #12]
 800c0d0:	f000 fba1 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800c0d8:	7dfb      	ldrb	r3, [r7, #23]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d125      	bne.n	800c12a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800c0de:	2200      	movs	r2, #0
 800c0e0:	68b9      	ldr	r1, [r7, #8]
 800c0e2:	68f8      	ldr	r0, [r7, #12]
 800c0e4:	f000 fbce 	bl	800c884 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d115      	bne.n	800c11c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	2102      	movs	r1, #2
 800c0fa:	68f8      	ldr	r0, [r7, #12]
 800c0fc:	f000 fb8b 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c100:	4603      	mov	r3, r0
 800c102:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800c104:	7dfb      	ldrb	r3, [r7, #23]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d10f      	bne.n	800c12a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2202      	movs	r2, #2
 800c110:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	2201      	movs	r2, #1
 800c116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c11a:	e006      	b.n	800c12a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2201      	movs	r2, #1
 800c120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c124:	e001      	b.n	800c12a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800c126:	2302      	movs	r3, #2
 800c128:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2200      	movs	r2, #0
 800c12e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800c132:	7dfb      	ldrb	r3, [r7, #23]
}
 800c134:	4618      	mov	r0, r3
 800c136:	3718      	adds	r7, #24
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b08a      	sub	sp, #40	; 0x28
 800c140:	af02      	add	r7, sp, #8
 800c142:	60f8      	str	r0, [r7, #12]
 800c144:	60b9      	str	r1, [r7, #8]
 800c146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800c14c:	f7fa fdc2 	bl	8006cd4 <HAL_GetTick>
 800c150:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	3320      	adds	r3, #32
 800c158:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c160:	b2db      	uxtb	r3, r3
 800c162:	2b01      	cmp	r3, #1
 800c164:	d101      	bne.n	800c16a <HAL_QSPI_Transmit+0x2e>
 800c166:	2302      	movs	r3, #2
 800c168:	e07b      	b.n	800c262 <HAL_QSPI_Transmit+0x126>
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2201      	movs	r2, #1
 800c16e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c178:	b2db      	uxtb	r3, r3
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d16a      	bne.n	800c254 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2200      	movs	r2, #0
 800c182:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d05b      	beq.n	800c242 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2212      	movs	r2, #18
 800c18e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	691b      	ldr	r3, [r3, #16]
 800c198:	1c5a      	adds	r2, r3, #1
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	1c5a      	adds	r2, r3, #1
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	68ba      	ldr	r2, [r7, #8]
 800c1ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	695a      	ldr	r2, [r3, #20]
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800c1be:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800c1c0:	e01b      	b.n	800c1fa <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	9300      	str	r3, [sp, #0]
 800c1c6:	69bb      	ldr	r3, [r7, #24]
 800c1c8:	2201      	movs	r2, #1
 800c1ca:	2104      	movs	r1, #4
 800c1cc:	68f8      	ldr	r0, [r7, #12]
 800c1ce:	f000 fb22 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800c1d6:	7ffb      	ldrb	r3, [r7, #31]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d113      	bne.n	800c204 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1e0:	781a      	ldrb	r2, [r3, #0]
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1f4:	1e5a      	subs	r2, r3, #1
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d1df      	bne.n	800c1c2 <HAL_QSPI_Transmit+0x86>
 800c202:	e000      	b.n	800c206 <HAL_QSPI_Transmit+0xca>
          break;
 800c204:	bf00      	nop
      }

      if (status == HAL_OK)
 800c206:	7ffb      	ldrb	r3, [r7, #31]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d115      	bne.n	800c238 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	9300      	str	r3, [sp, #0]
 800c210:	69bb      	ldr	r3, [r7, #24]
 800c212:	2201      	movs	r2, #1
 800c214:	2102      	movs	r1, #2
 800c216:	68f8      	ldr	r0, [r7, #12]
 800c218:	f000 fafd 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c21c:	4603      	mov	r3, r0
 800c21e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800c220:	7ffb      	ldrb	r3, [r7, #31]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d108      	bne.n	800c238 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	2202      	movs	r2, #2
 800c22c:	60da      	str	r2, [r3, #12]

#if  defined(QSPI1_V1_0)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	f000 f9e6 	bl	800c600 <HAL_QSPI_Abort>
 800c234:	4603      	mov	r3, r0
 800c236:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	2201      	movs	r2, #1
 800c23c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c240:	e00a      	b.n	800c258 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c246:	f043 0208 	orr.w	r2, r3, #8
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800c24e:	2301      	movs	r3, #1
 800c250:	77fb      	strb	r3, [r7, #31]
 800c252:	e001      	b.n	800c258 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 800c254:	2302      	movs	r3, #2
 800c256:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	2200      	movs	r2, #0
 800c25c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800c260:	7ffb      	ldrb	r3, [r7, #31]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3720      	adds	r7, #32
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b08a      	sub	sp, #40	; 0x28
 800c26e:	af02      	add	r7, sp, #8
 800c270:	60f8      	str	r0, [r7, #12]
 800c272:	60b9      	str	r1, [r7, #8]
 800c274:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c276:	2300      	movs	r3, #0
 800c278:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800c27a:	f7fa fd2b 	bl	8006cd4 <HAL_GetTick>
 800c27e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	699b      	ldr	r3, [r3, #24]
 800c286:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	3320      	adds	r3, #32
 800c28e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c296:	b2db      	uxtb	r3, r3
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d101      	bne.n	800c2a0 <HAL_QSPI_Receive+0x36>
 800c29c:	2302      	movs	r3, #2
 800c29e:	e082      	b.n	800c3a6 <HAL_QSPI_Receive+0x13c>
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	2b01      	cmp	r3, #1
 800c2b2:	d171      	bne.n	800c398 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d062      	beq.n	800c386 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2222      	movs	r2, #34	; 0x22
 800c2c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	691b      	ldr	r3, [r3, #16]
 800c2ce:	1c5a      	adds	r2, r3, #1
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	691b      	ldr	r3, [r3, #16]
 800c2da:	1c5a      	adds	r2, r3, #1
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	68ba      	ldr	r2, [r7, #8]
 800c2e4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	695b      	ldr	r3, [r3, #20]
 800c2ec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c2f8:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	697a      	ldr	r2, [r7, #20]
 800c300:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800c302:	e01c      	b.n	800c33e <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	69bb      	ldr	r3, [r7, #24]
 800c30a:	2201      	movs	r2, #1
 800c30c:	2106      	movs	r1, #6
 800c30e:	68f8      	ldr	r0, [r7, #12]
 800c310:	f000 fa81 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c314:	4603      	mov	r3, r0
 800c316:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800c318:	7ffb      	ldrb	r3, [r7, #31]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d114      	bne.n	800c348 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c322:	693a      	ldr	r2, [r7, #16]
 800c324:	7812      	ldrb	r2, [r2, #0]
 800c326:	b2d2      	uxtb	r2, r2
 800c328:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c32e:	1c5a      	adds	r2, r3, #1
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c338:	1e5a      	subs	r2, r3, #1
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c342:	2b00      	cmp	r3, #0
 800c344:	d1de      	bne.n	800c304 <HAL_QSPI_Receive+0x9a>
 800c346:	e000      	b.n	800c34a <HAL_QSPI_Receive+0xe0>
          break;
 800c348:	bf00      	nop
      }

      if (status == HAL_OK)
 800c34a:	7ffb      	ldrb	r3, [r7, #31]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d115      	bne.n	800c37c <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	9300      	str	r3, [sp, #0]
 800c354:	69bb      	ldr	r3, [r7, #24]
 800c356:	2201      	movs	r2, #1
 800c358:	2102      	movs	r1, #2
 800c35a:	68f8      	ldr	r0, [r7, #12]
 800c35c:	f000 fa5b 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c360:	4603      	mov	r3, r0
 800c362:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800c364:	7ffb      	ldrb	r3, [r7, #31]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d108      	bne.n	800c37c <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	2202      	movs	r2, #2
 800c370:	60da      	str	r2, [r3, #12]

#if  defined(QSPI1_V1_0)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f000 f944 	bl	800c600 <HAL_QSPI_Abort>
 800c378:	4603      	mov	r3, r0
 800c37a:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2201      	movs	r2, #1
 800c380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c384:	e00a      	b.n	800c39c <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c38a:	f043 0208 	orr.w	r2, r3, #8
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	77fb      	strb	r3, [r7, #31]
 800c396:	e001      	b.n	800c39c <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800c398:	2302      	movs	r3, #2
 800c39a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2200      	movs	r2, #0
 800c3a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800c3a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3720      	adds	r7, #32
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}

0800c3ae <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800c3ae:	b580      	push	{r7, lr}
 800c3b0:	b088      	sub	sp, #32
 800c3b2:	af02      	add	r7, sp, #8
 800c3b4:	60f8      	str	r0, [r7, #12]
 800c3b6:	60b9      	str	r1, [r7, #8]
 800c3b8:	607a      	str	r2, [r7, #4]
 800c3ba:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800c3bc:	f7fa fc8a 	bl	8006cd4 <HAL_GetTick>
 800c3c0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	d101      	bne.n	800c3d2 <HAL_QSPI_AutoPolling+0x24>
 800c3ce:	2302      	movs	r3, #2
 800c3d0:	e060      	b.n	800c494 <HAL_QSPI_AutoPolling+0xe6>
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d14f      	bne.n	800c486 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2242      	movs	r2, #66	; 0x42
 800c3f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	9300      	str	r3, [sp, #0]
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	2120      	movs	r1, #32
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f000 fa09 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c404:	4603      	mov	r3, r0
 800c406:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800c408:	7dfb      	ldrb	r3, [r7, #23]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d13d      	bne.n	800c48a <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	687a      	ldr	r2, [r7, #4]
 800c414:	6812      	ldr	r2, [r2, #0]
 800c416:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	6852      	ldr	r2, [r2, #4]
 800c420:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	6892      	ldr	r2, [r2, #8]
 800c42a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	431a      	orrs	r2, r3
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c444:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	68da      	ldr	r2, [r3, #12]
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800c44e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c452:	68b9      	ldr	r1, [r7, #8]
 800c454:	68f8      	ldr	r0, [r7, #12]
 800c456:	f000 fa15 	bl	800c884 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	2201      	movs	r2, #1
 800c462:	2108      	movs	r1, #8
 800c464:	68f8      	ldr	r0, [r7, #12]
 800c466:	f000 f9d6 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c46a:	4603      	mov	r3, r0
 800c46c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800c46e:	7dfb      	ldrb	r3, [r7, #23]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d10a      	bne.n	800c48a <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	2208      	movs	r2, #8
 800c47a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2201      	movs	r2, #1
 800c480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c484:	e001      	b.n	800c48a <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800c486:	2302      	movs	r3, #2
 800c488:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2200      	movs	r2, #0
 800c48e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800c492:	7dfb      	ldrb	r3, [r7, #23]
}
 800c494:	4618      	mov	r0, r3
 800c496:	3718      	adds	r7, #24
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b088      	sub	sp, #32
 800c4a0:	af02      	add	r7, sp, #8
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800c4a8:	f7fa fc14 	bl	8006cd4 <HAL_GetTick>
 800c4ac:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c4b4:	b2db      	uxtb	r3, r3
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d101      	bne.n	800c4be <HAL_QSPI_MemoryMapped+0x22>
 800c4ba:	2302      	movs	r3, #2
 800c4bc:	e04c      	b.n	800c558 <HAL_QSPI_MemoryMapped+0xbc>
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d13b      	bne.n	800c54a <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2282      	movs	r2, #130	; 0x82
 800c4dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4e4:	9300      	str	r3, [sp, #0]
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	2120      	movs	r1, #32
 800c4ec:	68f8      	ldr	r0, [r7, #12]
 800c4ee:	f000 f992 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800c4f6:	7dfb      	ldrb	r3, [r7, #23]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d128      	bne.n	800c54e <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f023 0108 	bic.w	r1, r3, #8
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	685a      	ldr	r2, [r3, #4]
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	430a      	orrs	r2, r1
 800c510:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	685b      	ldr	r3, [r3, #4]
 800c516:	2b08      	cmp	r3, #8
 800c518:	d110      	bne.n	800c53c <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	687a      	ldr	r2, [r7, #4]
 800c520:	6812      	ldr	r2, [r2, #0]
 800c522:	631a      	str	r2, [r3, #48]	; 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	2210      	movs	r2, #16
 800c52a:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c53a:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 800c53c:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800c540:	68b9      	ldr	r1, [r7, #8]
 800c542:	68f8      	ldr	r0, [r7, #12]
 800c544:	f000 f99e 	bl	800c884 <QSPI_Config>
 800c548:	e001      	b.n	800c54e <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 800c54a:	2302      	movs	r3, #2
 800c54c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	2200      	movs	r2, #0
 800c552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800c556:	7dfb      	ldrb	r3, [r7, #23]
}
 800c558:	4618      	mov	r0, r3
 800c55a:	3718      	adds	r7, #24
 800c55c:	46bd      	mov	sp, r7
 800c55e:	bd80      	pop	{r7, pc}

0800c560 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 800c560:	b480      	push	{r7}
 800c562:	b083      	sub	sp, #12
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 800c568:	bf00      	nop
 800c56a:	370c      	adds	r7, #12
 800c56c:	46bd      	mov	sp, r7
 800c56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c572:	4770      	bx	lr

0800c574 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800c574:	b480      	push	{r7}
 800c576:	b083      	sub	sp, #12
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800c57c:	bf00      	nop
 800c57e:	370c      	adds	r7, #12
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr

0800c588 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800c588:	b480      	push	{r7}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800c590:	bf00      	nop
 800c592:	370c      	adds	r7, #12
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b083      	sub	sp, #12
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 800c5a4:	bf00      	nop
 800c5a6:	370c      	adds	r7, #12
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ae:	4770      	bx	lr

0800c5b0 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b083      	sub	sp, #12
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 800c5b8:	bf00      	nop
 800c5ba:	370c      	adds	r7, #12
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr

0800c5c4 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b083      	sub	sp, #12
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800c5cc:	bf00      	nop
 800c5ce:	370c      	adds	r7, #12
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b083      	sub	sp, #12
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800c5e0:	bf00      	nop
 800c5e2:	370c      	adds	r7, #12
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr

0800c5ec <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b083      	sub	sp, #12
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 800c5f4:	bf00      	nop
 800c5f6:	370c      	adds	r7, #12
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b086      	sub	sp, #24
 800c604:	af02      	add	r7, sp, #8
 800c606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c608:	2300      	movs	r3, #0
 800c60a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800c60c:	f7fa fb62 	bl	8006cd4 <HAL_GetTick>
 800c610:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c618:	b2db      	uxtb	r3, r3
 800c61a:	f003 0302 	and.w	r3, r3, #2
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d056      	beq.n	800c6d0 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2200      	movs	r2, #0
 800c626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f003 0304 	and.w	r3, r3, #4
 800c634:	2b00      	cmp	r3, #0
 800c636:	d017      	beq.n	800c668 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f022 0204 	bic.w	r2, r2, #4
 800c646:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c64c:	4618      	mov	r0, r3
 800c64e:	f7fb facb 	bl	8007be8 <HAL_DMA_Abort>
 800c652:	4603      	mov	r3, r0
 800c654:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800c656:	7bfb      	ldrb	r3, [r7, #15]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d005      	beq.n	800c668 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c660:	f043 0204 	orr.w	r2, r3, #4
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	681a      	ldr	r2, [r3, #0]
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f042 0202 	orr.w	r2, r2, #2
 800c676:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c67c:	9300      	str	r3, [sp, #0]
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	2201      	movs	r2, #1
 800c682:	2102      	movs	r1, #2
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f000 f8c6 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c68a:	4603      	mov	r3, r0
 800c68c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c68e:	7bfb      	ldrb	r3, [r7, #15]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d10e      	bne.n	800c6b2 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	2202      	movs	r2, #2
 800c69a:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	2120      	movs	r1, #32
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f000 f8b4 	bl	800c816 <QSPI_WaitFlagStateUntilTimeout>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6b2:	7bfb      	ldrb	r3, [r7, #15]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d10b      	bne.n	800c6d0 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	695a      	ldr	r2, [r3, #20]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800c6c6:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 800c6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
	...

0800c6dc <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	f003 0302 	and.w	r3, r3, #2
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d046      	beq.n	800c786 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2208      	movs	r2, #8
 800c704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	681a      	ldr	r2, [r3, #0]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800c716:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f003 0304 	and.w	r3, r3, #4
 800c722:	2b00      	cmp	r3, #0
 800c724:	d01b      	beq.n	800c75e <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	681a      	ldr	r2, [r3, #0]
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f022 0204 	bic.w	r2, r2, #4
 800c734:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c73a:	4a15      	ldr	r2, [pc, #84]	; (800c790 <HAL_QSPI_Abort_IT+0xb4>)
 800c73c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c742:	4618      	mov	r0, r3
 800c744:	f7fb fac0 	bl	8007cc8 <HAL_DMA_Abort_IT>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d01b      	beq.n	800c786 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2201      	movs	r2, #1
 800c752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f7ff ff0c 	bl	800c574 <HAL_QSPI_AbortCpltCallback>
 800c75c:	e013      	b.n	800c786 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	2202      	movs	r2, #2
 800c764:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	681a      	ldr	r2, [r3, #0]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800c774:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	681a      	ldr	r2, [r3, #0]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f042 0202 	orr.w	r2, r2, #2
 800c784:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 800c786:	7bfb      	ldrb	r3, [r7, #15]
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3710      	adds	r7, #16
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}
 800c790:	0800c7b1 	.word	0x0800c7b1

0800c794 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800c794:	b480      	push	{r7}
 800c796:	b083      	sub	sp, #12
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	683a      	ldr	r2, [r7, #0]
 800c7a2:	649a      	str	r2, [r3, #72]	; 0x48
}
 800c7a4:	bf00      	nop
 800c7a6:	370c      	adds	r7, #12
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr

0800c7b0 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7bc:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	2b08      	cmp	r3, #8
 800c7d4:	d114      	bne.n	800c800 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2202      	movs	r2, #2
 800c7dc:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800c7ec:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	681a      	ldr	r2, [r3, #0]
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f042 0202 	orr.w	r2, r2, #2
 800c7fc:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 800c7fe:	e006      	b.n	800c80e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	2201      	movs	r2, #1
 800c804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 800c808:	68f8      	ldr	r0, [r7, #12]
 800c80a:	f7ff fea9 	bl	800c560 <HAL_QSPI_ErrorCallback>
}
 800c80e:	bf00      	nop
 800c810:	3710      	adds	r7, #16
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b084      	sub	sp, #16
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	60f8      	str	r0, [r7, #12]
 800c81e:	60b9      	str	r1, [r7, #8]
 800c820:	603b      	str	r3, [r7, #0]
 800c822:	4613      	mov	r3, r2
 800c824:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800c826:	e01a      	b.n	800c85e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c828:	69bb      	ldr	r3, [r7, #24]
 800c82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82e:	d016      	beq.n	800c85e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c830:	f7fa fa50 	bl	8006cd4 <HAL_GetTick>
 800c834:	4602      	mov	r2, r0
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	69ba      	ldr	r2, [r7, #24]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d302      	bcc.n	800c846 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d10b      	bne.n	800c85e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	2204      	movs	r2, #4
 800c84a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c852:	f043 0201 	orr.w	r2, r3, #1
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800c85a:	2301      	movs	r3, #1
 800c85c:	e00e      	b.n	800c87c <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	689a      	ldr	r2, [r3, #8]
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	4013      	ands	r3, r2
 800c868:	2b00      	cmp	r3, #0
 800c86a:	bf14      	ite	ne
 800c86c:	2301      	movne	r3, #1
 800c86e:	2300      	moveq	r3, #0
 800c870:	b2db      	uxtb	r3, r3
 800c872:	461a      	mov	r2, r3
 800c874:	79fb      	ldrb	r3, [r7, #7]
 800c876:	429a      	cmp	r2, r3
 800c878:	d1d6      	bne.n	800c828 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c87a:	2300      	movs	r3, #0
}
 800c87c:	4618      	mov	r0, r3
 800c87e:	3710      	adds	r7, #16
 800c880:	46bd      	mov	sp, r7
 800c882:	bd80      	pop	{r7, pc}

0800c884 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800c884:	b480      	push	{r7}
 800c886:	b085      	sub	sp, #20
 800c888:	af00      	add	r7, sp, #0
 800c88a:	60f8      	str	r0, [r7, #12]
 800c88c:	60b9      	str	r1, [r7, #8]
 800c88e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c894:	2b00      	cmp	r3, #0
 800c896:	d009      	beq.n	800c8ac <QSPI_Config+0x28>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c89e:	d005      	beq.n	800c8ac <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	3a01      	subs	r2, #1
 800c8aa:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	699b      	ldr	r3, [r3, #24]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	f000 80b9 	beq.w	800ca28 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	6a1b      	ldr	r3, [r3, #32]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d05f      	beq.n	800c97e <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	68ba      	ldr	r2, [r7, #8]
 800c8c4:	6892      	ldr	r2, [r2, #8]
 800c8c6:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	69db      	ldr	r3, [r3, #28]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d031      	beq.n	800c934 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8d8:	431a      	orrs	r2, r3
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8de:	431a      	orrs	r2, r3
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8e4:	431a      	orrs	r2, r3
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	695b      	ldr	r3, [r3, #20]
 800c8ea:	049b      	lsls	r3, r3, #18
 800c8ec:	431a      	orrs	r2, r3
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	691b      	ldr	r3, [r3, #16]
 800c8f2:	431a      	orrs	r2, r3
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	6a1b      	ldr	r3, [r3, #32]
 800c8f8:	431a      	orrs	r2, r3
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	431a      	orrs	r2, r3
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	69db      	ldr	r3, [r3, #28]
 800c904:	431a      	orrs	r2, r3
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	699b      	ldr	r3, [r3, #24]
 800c90a:	431a      	orrs	r2, r3
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	ea42 0103 	orr.w	r1, r2, r3
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	687a      	ldr	r2, [r7, #4]
 800c91a:	430a      	orrs	r2, r1
 800c91c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c924:	f000 812e 	beq.w	800cb84 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	68ba      	ldr	r2, [r7, #8]
 800c92e:	6852      	ldr	r2, [r2, #4]
 800c930:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800c932:	e127      	b.n	800cb84 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c93c:	431a      	orrs	r2, r3
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c942:	431a      	orrs	r2, r3
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c948:	431a      	orrs	r2, r3
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	695b      	ldr	r3, [r3, #20]
 800c94e:	049b      	lsls	r3, r3, #18
 800c950:	431a      	orrs	r2, r3
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	691b      	ldr	r3, [r3, #16]
 800c956:	431a      	orrs	r2, r3
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	6a1b      	ldr	r3, [r3, #32]
 800c95c:	431a      	orrs	r2, r3
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	69db      	ldr	r3, [r3, #28]
 800c962:	431a      	orrs	r2, r3
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	699b      	ldr	r3, [r3, #24]
 800c968:	431a      	orrs	r2, r3
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	ea42 0103 	orr.w	r1, r2, r3
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	687a      	ldr	r2, [r7, #4]
 800c978:	430a      	orrs	r2, r1
 800c97a:	615a      	str	r2, [r3, #20]
}
 800c97c:	e102      	b.n	800cb84 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	69db      	ldr	r3, [r3, #28]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d02e      	beq.n	800c9e4 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c98e:	431a      	orrs	r2, r3
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c994:	431a      	orrs	r2, r3
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c99a:	431a      	orrs	r2, r3
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	695b      	ldr	r3, [r3, #20]
 800c9a0:	049b      	lsls	r3, r3, #18
 800c9a2:	431a      	orrs	r2, r3
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	6a1b      	ldr	r3, [r3, #32]
 800c9a8:	431a      	orrs	r2, r3
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	68db      	ldr	r3, [r3, #12]
 800c9ae:	431a      	orrs	r2, r3
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	69db      	ldr	r3, [r3, #28]
 800c9b4:	431a      	orrs	r2, r3
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	699b      	ldr	r3, [r3, #24]
 800c9ba:	431a      	orrs	r2, r3
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	ea42 0103 	orr.w	r1, r2, r3
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	430a      	orrs	r2, r1
 800c9cc:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c9d4:	f000 80d6 	beq.w	800cb84 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	68ba      	ldr	r2, [r7, #8]
 800c9de:	6852      	ldr	r2, [r2, #4]
 800c9e0:	619a      	str	r2, [r3, #24]
}
 800c9e2:	e0cf      	b.n	800cb84 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ec:	431a      	orrs	r2, r3
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9f2:	431a      	orrs	r2, r3
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9f8:	431a      	orrs	r2, r3
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	695b      	ldr	r3, [r3, #20]
 800c9fe:	049b      	lsls	r3, r3, #18
 800ca00:	431a      	orrs	r2, r3
 800ca02:	68bb      	ldr	r3, [r7, #8]
 800ca04:	6a1b      	ldr	r3, [r3, #32]
 800ca06:	431a      	orrs	r2, r3
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	69db      	ldr	r3, [r3, #28]
 800ca0c:	431a      	orrs	r2, r3
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	699b      	ldr	r3, [r3, #24]
 800ca12:	431a      	orrs	r2, r3
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	ea42 0103 	orr.w	r1, r2, r3
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	687a      	ldr	r2, [r7, #4]
 800ca22:	430a      	orrs	r2, r1
 800ca24:	615a      	str	r2, [r3, #20]
}
 800ca26:	e0ad      	b.n	800cb84 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	6a1b      	ldr	r3, [r3, #32]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d058      	beq.n	800cae2 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	68ba      	ldr	r2, [r7, #8]
 800ca36:	6892      	ldr	r2, [r2, #8]
 800ca38:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	69db      	ldr	r3, [r3, #28]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d02d      	beq.n	800ca9e <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca4a:	431a      	orrs	r2, r3
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca50:	431a      	orrs	r2, r3
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca56:	431a      	orrs	r2, r3
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	695b      	ldr	r3, [r3, #20]
 800ca5c:	049b      	lsls	r3, r3, #18
 800ca5e:	431a      	orrs	r2, r3
 800ca60:	68bb      	ldr	r3, [r7, #8]
 800ca62:	691b      	ldr	r3, [r3, #16]
 800ca64:	431a      	orrs	r2, r3
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	6a1b      	ldr	r3, [r3, #32]
 800ca6a:	431a      	orrs	r2, r3
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	431a      	orrs	r2, r3
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	69db      	ldr	r3, [r3, #28]
 800ca76:	431a      	orrs	r2, r3
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	699b      	ldr	r3, [r3, #24]
 800ca7c:	ea42 0103 	orr.w	r1, r2, r3
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	430a      	orrs	r2, r1
 800ca88:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800ca90:	d078      	beq.n	800cb84 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	68ba      	ldr	r2, [r7, #8]
 800ca98:	6852      	ldr	r2, [r2, #4]
 800ca9a:	619a      	str	r2, [r3, #24]
}
 800ca9c:	e072      	b.n	800cb84 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa6:	431a      	orrs	r2, r3
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800caac:	431a      	orrs	r2, r3
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cab2:	431a      	orrs	r2, r3
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	695b      	ldr	r3, [r3, #20]
 800cab8:	049b      	lsls	r3, r3, #18
 800caba:	431a      	orrs	r2, r3
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	691b      	ldr	r3, [r3, #16]
 800cac0:	431a      	orrs	r2, r3
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	6a1b      	ldr	r3, [r3, #32]
 800cac6:	431a      	orrs	r2, r3
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	69db      	ldr	r3, [r3, #28]
 800cacc:	431a      	orrs	r2, r3
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	ea42 0103 	orr.w	r1, r2, r3
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	687a      	ldr	r2, [r7, #4]
 800cadc:	430a      	orrs	r2, r1
 800cade:	615a      	str	r2, [r3, #20]
}
 800cae0:	e050      	b.n	800cb84 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	69db      	ldr	r3, [r3, #28]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d02a      	beq.n	800cb40 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caf2:	431a      	orrs	r2, r3
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800caf8:	431a      	orrs	r2, r3
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cafe:	431a      	orrs	r2, r3
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	695b      	ldr	r3, [r3, #20]
 800cb04:	049b      	lsls	r3, r3, #18
 800cb06:	431a      	orrs	r2, r3
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	6a1b      	ldr	r3, [r3, #32]
 800cb0c:	431a      	orrs	r2, r3
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	431a      	orrs	r2, r3
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	69db      	ldr	r3, [r3, #28]
 800cb18:	431a      	orrs	r2, r3
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	699b      	ldr	r3, [r3, #24]
 800cb1e:	ea42 0103 	orr.w	r1, r2, r3
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	430a      	orrs	r2, r1
 800cb2a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800cb32:	d027      	beq.n	800cb84 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68ba      	ldr	r2, [r7, #8]
 800cb3a:	6852      	ldr	r2, [r2, #4]
 800cb3c:	619a      	str	r2, [r3, #24]
}
 800cb3e:	e021      	b.n	800cb84 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d01d      	beq.n	800cb84 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb50:	431a      	orrs	r2, r3
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb56:	431a      	orrs	r2, r3
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb5c:	431a      	orrs	r2, r3
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	695b      	ldr	r3, [r3, #20]
 800cb62:	049b      	lsls	r3, r3, #18
 800cb64:	431a      	orrs	r2, r3
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	6a1b      	ldr	r3, [r3, #32]
 800cb6a:	431a      	orrs	r2, r3
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	69db      	ldr	r3, [r3, #28]
 800cb70:	431a      	orrs	r2, r3
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	699b      	ldr	r3, [r3, #24]
 800cb76:	ea42 0103 	orr.w	r1, r2, r3
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	687a      	ldr	r2, [r7, #4]
 800cb80:	430a      	orrs	r2, r1
 800cb82:	615a      	str	r2, [r3, #20]
}
 800cb84:	bf00      	nop
 800cb86:	3714      	adds	r7, #20
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr

0800cb90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d101      	bne.n	800cba6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800cba2:	2301      	movs	r3, #1
 800cba4:	e291      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f003 0301 	and.w	r3, r3, #1
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	f000 8087 	beq.w	800ccc2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800cbb4:	4b96      	ldr	r3, [pc, #600]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	f003 030c 	and.w	r3, r3, #12
 800cbbc:	2b04      	cmp	r3, #4
 800cbbe:	d00c      	beq.n	800cbda <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cbc0:	4b93      	ldr	r3, [pc, #588]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cbc2:	689b      	ldr	r3, [r3, #8]
 800cbc4:	f003 030c 	and.w	r3, r3, #12
 800cbc8:	2b08      	cmp	r3, #8
 800cbca:	d112      	bne.n	800cbf2 <HAL_RCC_OscConfig+0x62>
 800cbcc:	4b90      	ldr	r3, [pc, #576]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cbce:	685b      	ldr	r3, [r3, #4]
 800cbd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cbd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cbd8:	d10b      	bne.n	800cbf2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cbda:	4b8d      	ldr	r3, [pc, #564]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d06c      	beq.n	800ccc0 <HAL_RCC_OscConfig+0x130>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d168      	bne.n	800ccc0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	e26b      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	685b      	ldr	r3, [r3, #4]
 800cbf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbfa:	d106      	bne.n	800cc0a <HAL_RCC_OscConfig+0x7a>
 800cbfc:	4b84      	ldr	r3, [pc, #528]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a83      	ldr	r2, [pc, #524]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc06:	6013      	str	r3, [r2, #0]
 800cc08:	e02e      	b.n	800cc68 <HAL_RCC_OscConfig+0xd8>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	685b      	ldr	r3, [r3, #4]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d10c      	bne.n	800cc2c <HAL_RCC_OscConfig+0x9c>
 800cc12:	4b7f      	ldr	r3, [pc, #508]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	4a7e      	ldr	r2, [pc, #504]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc1c:	6013      	str	r3, [r2, #0]
 800cc1e:	4b7c      	ldr	r3, [pc, #496]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	4a7b      	ldr	r2, [pc, #492]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cc28:	6013      	str	r3, [r2, #0]
 800cc2a:	e01d      	b.n	800cc68 <HAL_RCC_OscConfig+0xd8>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	685b      	ldr	r3, [r3, #4]
 800cc30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cc34:	d10c      	bne.n	800cc50 <HAL_RCC_OscConfig+0xc0>
 800cc36:	4b76      	ldr	r3, [pc, #472]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4a75      	ldr	r2, [pc, #468]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cc40:	6013      	str	r3, [r2, #0]
 800cc42:	4b73      	ldr	r3, [pc, #460]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4a72      	ldr	r2, [pc, #456]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc4c:	6013      	str	r3, [r2, #0]
 800cc4e:	e00b      	b.n	800cc68 <HAL_RCC_OscConfig+0xd8>
 800cc50:	4b6f      	ldr	r3, [pc, #444]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	4a6e      	ldr	r2, [pc, #440]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc5a:	6013      	str	r3, [r2, #0]
 800cc5c:	4b6c      	ldr	r3, [pc, #432]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	4a6b      	ldr	r2, [pc, #428]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cc66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	685b      	ldr	r3, [r3, #4]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d013      	beq.n	800cc98 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc70:	f7fa f830 	bl	8006cd4 <HAL_GetTick>
 800cc74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cc76:	e008      	b.n	800cc8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cc78:	f7fa f82c 	bl	8006cd4 <HAL_GetTick>
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	1ad3      	subs	r3, r2, r3
 800cc82:	2b64      	cmp	r3, #100	; 0x64
 800cc84:	d901      	bls.n	800cc8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cc86:	2303      	movs	r3, #3
 800cc88:	e21f      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cc8a:	4b61      	ldr	r3, [pc, #388]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d0f0      	beq.n	800cc78 <HAL_RCC_OscConfig+0xe8>
 800cc96:	e014      	b.n	800ccc2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc98:	f7fa f81c 	bl	8006cd4 <HAL_GetTick>
 800cc9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cc9e:	e008      	b.n	800ccb2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cca0:	f7fa f818 	bl	8006cd4 <HAL_GetTick>
 800cca4:	4602      	mov	r2, r0
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1ad3      	subs	r3, r2, r3
 800ccaa:	2b64      	cmp	r3, #100	; 0x64
 800ccac:	d901      	bls.n	800ccb2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800ccae:	2303      	movs	r3, #3
 800ccb0:	e20b      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ccb2:	4b57      	ldr	r3, [pc, #348]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d1f0      	bne.n	800cca0 <HAL_RCC_OscConfig+0x110>
 800ccbe:	e000      	b.n	800ccc2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ccc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f003 0302 	and.w	r3, r3, #2
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d069      	beq.n	800cda2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ccce:	4b50      	ldr	r3, [pc, #320]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800ccd0:	689b      	ldr	r3, [r3, #8]
 800ccd2:	f003 030c 	and.w	r3, r3, #12
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d00b      	beq.n	800ccf2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ccda:	4b4d      	ldr	r3, [pc, #308]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800ccdc:	689b      	ldr	r3, [r3, #8]
 800ccde:	f003 030c 	and.w	r3, r3, #12
 800cce2:	2b08      	cmp	r3, #8
 800cce4:	d11c      	bne.n	800cd20 <HAL_RCC_OscConfig+0x190>
 800cce6:	4b4a      	ldr	r3, [pc, #296]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d116      	bne.n	800cd20 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ccf2:	4b47      	ldr	r3, [pc, #284]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f003 0302 	and.w	r3, r3, #2
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d005      	beq.n	800cd0a <HAL_RCC_OscConfig+0x17a>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	68db      	ldr	r3, [r3, #12]
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	d001      	beq.n	800cd0a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800cd06:	2301      	movs	r3, #1
 800cd08:	e1df      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd0a:	4b41      	ldr	r3, [pc, #260]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	691b      	ldr	r3, [r3, #16]
 800cd16:	00db      	lsls	r3, r3, #3
 800cd18:	493d      	ldr	r1, [pc, #244]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cd1e:	e040      	b.n	800cda2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	68db      	ldr	r3, [r3, #12]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d023      	beq.n	800cd70 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cd28:	4b39      	ldr	r3, [pc, #228]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	4a38      	ldr	r2, [pc, #224]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd2e:	f043 0301 	orr.w	r3, r3, #1
 800cd32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd34:	f7f9 ffce 	bl	8006cd4 <HAL_GetTick>
 800cd38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cd3a:	e008      	b.n	800cd4e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cd3c:	f7f9 ffca 	bl	8006cd4 <HAL_GetTick>
 800cd40:	4602      	mov	r2, r0
 800cd42:	693b      	ldr	r3, [r7, #16]
 800cd44:	1ad3      	subs	r3, r2, r3
 800cd46:	2b02      	cmp	r3, #2
 800cd48:	d901      	bls.n	800cd4e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800cd4a:	2303      	movs	r3, #3
 800cd4c:	e1bd      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cd4e:	4b30      	ldr	r3, [pc, #192]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f003 0302 	and.w	r3, r3, #2
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d0f0      	beq.n	800cd3c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd5a:	4b2d      	ldr	r3, [pc, #180]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	691b      	ldr	r3, [r3, #16]
 800cd66:	00db      	lsls	r3, r3, #3
 800cd68:	4929      	ldr	r1, [pc, #164]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	600b      	str	r3, [r1, #0]
 800cd6e:	e018      	b.n	800cda2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cd70:	4b27      	ldr	r3, [pc, #156]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	4a26      	ldr	r2, [pc, #152]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd76:	f023 0301 	bic.w	r3, r3, #1
 800cd7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd7c:	f7f9 ffaa 	bl	8006cd4 <HAL_GetTick>
 800cd80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cd82:	e008      	b.n	800cd96 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cd84:	f7f9 ffa6 	bl	8006cd4 <HAL_GetTick>
 800cd88:	4602      	mov	r2, r0
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	1ad3      	subs	r3, r2, r3
 800cd8e:	2b02      	cmp	r3, #2
 800cd90:	d901      	bls.n	800cd96 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800cd92:	2303      	movs	r3, #3
 800cd94:	e199      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cd96:	4b1e      	ldr	r3, [pc, #120]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f003 0302 	and.w	r3, r3, #2
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d1f0      	bne.n	800cd84 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f003 0308 	and.w	r3, r3, #8
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d038      	beq.n	800ce20 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	695b      	ldr	r3, [r3, #20]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d019      	beq.n	800cdea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cdb6:	4b16      	ldr	r3, [pc, #88]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cdb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cdba:	4a15      	ldr	r2, [pc, #84]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cdbc:	f043 0301 	orr.w	r3, r3, #1
 800cdc0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cdc2:	f7f9 ff87 	bl	8006cd4 <HAL_GetTick>
 800cdc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cdc8:	e008      	b.n	800cddc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cdca:	f7f9 ff83 	bl	8006cd4 <HAL_GetTick>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	1ad3      	subs	r3, r2, r3
 800cdd4:	2b02      	cmp	r3, #2
 800cdd6:	d901      	bls.n	800cddc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800cdd8:	2303      	movs	r3, #3
 800cdda:	e176      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cddc:	4b0c      	ldr	r3, [pc, #48]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cdde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cde0:	f003 0302 	and.w	r3, r3, #2
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d0f0      	beq.n	800cdca <HAL_RCC_OscConfig+0x23a>
 800cde8:	e01a      	b.n	800ce20 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cdea:	4b09      	ldr	r3, [pc, #36]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cdec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cdee:	4a08      	ldr	r2, [pc, #32]	; (800ce10 <HAL_RCC_OscConfig+0x280>)
 800cdf0:	f023 0301 	bic.w	r3, r3, #1
 800cdf4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cdf6:	f7f9 ff6d 	bl	8006cd4 <HAL_GetTick>
 800cdfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cdfc:	e00a      	b.n	800ce14 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cdfe:	f7f9 ff69 	bl	8006cd4 <HAL_GetTick>
 800ce02:	4602      	mov	r2, r0
 800ce04:	693b      	ldr	r3, [r7, #16]
 800ce06:	1ad3      	subs	r3, r2, r3
 800ce08:	2b02      	cmp	r3, #2
 800ce0a:	d903      	bls.n	800ce14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800ce0c:	2303      	movs	r3, #3
 800ce0e:	e15c      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
 800ce10:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ce14:	4b91      	ldr	r3, [pc, #580]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce18:	f003 0302 	and.w	r3, r3, #2
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d1ee      	bne.n	800cdfe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f003 0304 	and.w	r3, r3, #4
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	f000 80a4 	beq.w	800cf76 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ce2e:	4b8b      	ldr	r3, [pc, #556]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d10d      	bne.n	800ce56 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800ce3a:	4b88      	ldr	r3, [pc, #544]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce3e:	4a87      	ldr	r2, [pc, #540]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce44:	6413      	str	r3, [r2, #64]	; 0x40
 800ce46:	4b85      	ldr	r3, [pc, #532]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce4e:	60bb      	str	r3, [r7, #8]
 800ce50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ce52:	2301      	movs	r3, #1
 800ce54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ce56:	4b82      	ldr	r3, [pc, #520]	; (800d060 <HAL_RCC_OscConfig+0x4d0>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d118      	bne.n	800ce94 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800ce62:	4b7f      	ldr	r3, [pc, #508]	; (800d060 <HAL_RCC_OscConfig+0x4d0>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4a7e      	ldr	r2, [pc, #504]	; (800d060 <HAL_RCC_OscConfig+0x4d0>)
 800ce68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ce6e:	f7f9 ff31 	bl	8006cd4 <HAL_GetTick>
 800ce72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ce74:	e008      	b.n	800ce88 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ce76:	f7f9 ff2d 	bl	8006cd4 <HAL_GetTick>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	1ad3      	subs	r3, r2, r3
 800ce80:	2b64      	cmp	r3, #100	; 0x64
 800ce82:	d901      	bls.n	800ce88 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800ce84:	2303      	movs	r3, #3
 800ce86:	e120      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ce88:	4b75      	ldr	r3, [pc, #468]	; (800d060 <HAL_RCC_OscConfig+0x4d0>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d0f0      	beq.n	800ce76 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	689b      	ldr	r3, [r3, #8]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d106      	bne.n	800ceaa <HAL_RCC_OscConfig+0x31a>
 800ce9c:	4b6f      	ldr	r3, [pc, #444]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ce9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cea0:	4a6e      	ldr	r2, [pc, #440]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cea2:	f043 0301 	orr.w	r3, r3, #1
 800cea6:	6713      	str	r3, [r2, #112]	; 0x70
 800cea8:	e02d      	b.n	800cf06 <HAL_RCC_OscConfig+0x376>
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	689b      	ldr	r3, [r3, #8]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d10c      	bne.n	800cecc <HAL_RCC_OscConfig+0x33c>
 800ceb2:	4b6a      	ldr	r3, [pc, #424]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ceb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ceb6:	4a69      	ldr	r2, [pc, #420]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ceb8:	f023 0301 	bic.w	r3, r3, #1
 800cebc:	6713      	str	r3, [r2, #112]	; 0x70
 800cebe:	4b67      	ldr	r3, [pc, #412]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cec2:	4a66      	ldr	r2, [pc, #408]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cec4:	f023 0304 	bic.w	r3, r3, #4
 800cec8:	6713      	str	r3, [r2, #112]	; 0x70
 800ceca:	e01c      	b.n	800cf06 <HAL_RCC_OscConfig+0x376>
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	2b05      	cmp	r3, #5
 800ced2:	d10c      	bne.n	800ceee <HAL_RCC_OscConfig+0x35e>
 800ced4:	4b61      	ldr	r3, [pc, #388]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ced6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ced8:	4a60      	ldr	r2, [pc, #384]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800ceda:	f043 0304 	orr.w	r3, r3, #4
 800cede:	6713      	str	r3, [r2, #112]	; 0x70
 800cee0:	4b5e      	ldr	r3, [pc, #376]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cee4:	4a5d      	ldr	r2, [pc, #372]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cee6:	f043 0301 	orr.w	r3, r3, #1
 800ceea:	6713      	str	r3, [r2, #112]	; 0x70
 800ceec:	e00b      	b.n	800cf06 <HAL_RCC_OscConfig+0x376>
 800ceee:	4b5b      	ldr	r3, [pc, #364]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cef2:	4a5a      	ldr	r2, [pc, #360]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cef4:	f023 0301 	bic.w	r3, r3, #1
 800cef8:	6713      	str	r3, [r2, #112]	; 0x70
 800cefa:	4b58      	ldr	r3, [pc, #352]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cefc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cefe:	4a57      	ldr	r2, [pc, #348]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf00:	f023 0304 	bic.w	r3, r3, #4
 800cf04:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	689b      	ldr	r3, [r3, #8]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d015      	beq.n	800cf3a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf0e:	f7f9 fee1 	bl	8006cd4 <HAL_GetTick>
 800cf12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf14:	e00a      	b.n	800cf2c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf16:	f7f9 fedd 	bl	8006cd4 <HAL_GetTick>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	1ad3      	subs	r3, r2, r3
 800cf20:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d901      	bls.n	800cf2c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800cf28:	2303      	movs	r3, #3
 800cf2a:	e0ce      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf2c:	4b4b      	ldr	r3, [pc, #300]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf30:	f003 0302 	and.w	r3, r3, #2
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d0ee      	beq.n	800cf16 <HAL_RCC_OscConfig+0x386>
 800cf38:	e014      	b.n	800cf64 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf3a:	f7f9 fecb 	bl	8006cd4 <HAL_GetTick>
 800cf3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cf40:	e00a      	b.n	800cf58 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf42:	f7f9 fec7 	bl	8006cd4 <HAL_GetTick>
 800cf46:	4602      	mov	r2, r0
 800cf48:	693b      	ldr	r3, [r7, #16]
 800cf4a:	1ad3      	subs	r3, r2, r3
 800cf4c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf50:	4293      	cmp	r3, r2
 800cf52:	d901      	bls.n	800cf58 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800cf54:	2303      	movs	r3, #3
 800cf56:	e0b8      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cf58:	4b40      	ldr	r3, [pc, #256]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cf5c:	f003 0302 	and.w	r3, r3, #2
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d1ee      	bne.n	800cf42 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cf64:	7dfb      	ldrb	r3, [r7, #23]
 800cf66:	2b01      	cmp	r3, #1
 800cf68:	d105      	bne.n	800cf76 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cf6a:	4b3c      	ldr	r3, [pc, #240]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf6e:	4a3b      	ldr	r2, [pc, #236]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cf74:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	699b      	ldr	r3, [r3, #24]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	f000 80a4 	beq.w	800d0c8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800cf80:	4b36      	ldr	r3, [pc, #216]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	f003 030c 	and.w	r3, r3, #12
 800cf88:	2b08      	cmp	r3, #8
 800cf8a:	d06b      	beq.n	800d064 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	699b      	ldr	r3, [r3, #24]
 800cf90:	2b02      	cmp	r3, #2
 800cf92:	d149      	bne.n	800d028 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cf94:	4b31      	ldr	r3, [pc, #196]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	4a30      	ldr	r2, [pc, #192]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cf9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfa0:	f7f9 fe98 	bl	8006cd4 <HAL_GetTick>
 800cfa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfa6:	e008      	b.n	800cfba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cfa8:	f7f9 fe94 	bl	8006cd4 <HAL_GetTick>
 800cfac:	4602      	mov	r2, r0
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	1ad3      	subs	r3, r2, r3
 800cfb2:	2b02      	cmp	r3, #2
 800cfb4:	d901      	bls.n	800cfba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800cfb6:	2303      	movs	r3, #3
 800cfb8:	e087      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfba:	4b28      	ldr	r3, [pc, #160]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d1f0      	bne.n	800cfa8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	69da      	ldr	r2, [r3, #28]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a1b      	ldr	r3, [r3, #32]
 800cfce:	431a      	orrs	r2, r3
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfd4:	019b      	lsls	r3, r3, #6
 800cfd6:	431a      	orrs	r2, r3
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfdc:	085b      	lsrs	r3, r3, #1
 800cfde:	3b01      	subs	r3, #1
 800cfe0:	041b      	lsls	r3, r3, #16
 800cfe2:	431a      	orrs	r2, r3
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfe8:	061b      	lsls	r3, r3, #24
 800cfea:	4313      	orrs	r3, r2
 800cfec:	4a1b      	ldr	r2, [pc, #108]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cfee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cff2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cff4:	4b19      	ldr	r3, [pc, #100]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	4a18      	ldr	r2, [pc, #96]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800cffa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cffe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d000:	f7f9 fe68 	bl	8006cd4 <HAL_GetTick>
 800d004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d006:	e008      	b.n	800d01a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d008:	f7f9 fe64 	bl	8006cd4 <HAL_GetTick>
 800d00c:	4602      	mov	r2, r0
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	1ad3      	subs	r3, r2, r3
 800d012:	2b02      	cmp	r3, #2
 800d014:	d901      	bls.n	800d01a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800d016:	2303      	movs	r3, #3
 800d018:	e057      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d01a:	4b10      	ldr	r3, [pc, #64]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d022:	2b00      	cmp	r3, #0
 800d024:	d0f0      	beq.n	800d008 <HAL_RCC_OscConfig+0x478>
 800d026:	e04f      	b.n	800d0c8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d028:	4b0c      	ldr	r3, [pc, #48]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4a0b      	ldr	r2, [pc, #44]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800d02e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d034:	f7f9 fe4e 	bl	8006cd4 <HAL_GetTick>
 800d038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d03a:	e008      	b.n	800d04e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d03c:	f7f9 fe4a 	bl	8006cd4 <HAL_GetTick>
 800d040:	4602      	mov	r2, r0
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	1ad3      	subs	r3, r2, r3
 800d046:	2b02      	cmp	r3, #2
 800d048:	d901      	bls.n	800d04e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800d04a:	2303      	movs	r3, #3
 800d04c:	e03d      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d04e:	4b03      	ldr	r3, [pc, #12]	; (800d05c <HAL_RCC_OscConfig+0x4cc>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d056:	2b00      	cmp	r3, #0
 800d058:	d1f0      	bne.n	800d03c <HAL_RCC_OscConfig+0x4ac>
 800d05a:	e035      	b.n	800d0c8 <HAL_RCC_OscConfig+0x538>
 800d05c:	40023800 	.word	0x40023800
 800d060:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800d064:	4b1b      	ldr	r3, [pc, #108]	; (800d0d4 <HAL_RCC_OscConfig+0x544>)
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	699b      	ldr	r3, [r3, #24]
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d028      	beq.n	800d0c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d07c:	429a      	cmp	r2, r3
 800d07e:	d121      	bne.n	800d0c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d11a      	bne.n	800d0c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d08e:	68fa      	ldr	r2, [r7, #12]
 800d090:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d094:	4013      	ands	r3, r2
 800d096:	687a      	ldr	r2, [r7, #4]
 800d098:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d09a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d111      	bne.n	800d0c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0aa:	085b      	lsrs	r3, r3, #1
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d107      	bne.n	800d0c4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800d0c0:	429a      	cmp	r2, r3
 800d0c2:	d001      	beq.n	800d0c8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	e000      	b.n	800d0ca <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800d0c8:	2300      	movs	r3, #0
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3718      	adds	r7, #24
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}
 800d0d2:	bf00      	nop
 800d0d4:	40023800 	.word	0x40023800

0800d0d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d101      	bne.n	800d0f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	e0d0      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d0f0:	4b6a      	ldr	r3, [pc, #424]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f003 030f 	and.w	r3, r3, #15
 800d0f8:	683a      	ldr	r2, [r7, #0]
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d910      	bls.n	800d120 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d0fe:	4b67      	ldr	r3, [pc, #412]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f023 020f 	bic.w	r2, r3, #15
 800d106:	4965      	ldr	r1, [pc, #404]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	4313      	orrs	r3, r2
 800d10c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d10e:	4b63      	ldr	r3, [pc, #396]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	f003 030f 	and.w	r3, r3, #15
 800d116:	683a      	ldr	r2, [r7, #0]
 800d118:	429a      	cmp	r2, r3
 800d11a:	d001      	beq.n	800d120 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d11c:	2301      	movs	r3, #1
 800d11e:	e0b8      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f003 0302 	and.w	r3, r3, #2
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d020      	beq.n	800d16e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f003 0304 	and.w	r3, r3, #4
 800d134:	2b00      	cmp	r3, #0
 800d136:	d005      	beq.n	800d144 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d138:	4b59      	ldr	r3, [pc, #356]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	4a58      	ldr	r2, [pc, #352]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d13e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d142:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f003 0308 	and.w	r3, r3, #8
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d005      	beq.n	800d15c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d150:	4b53      	ldr	r3, [pc, #332]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d152:	689b      	ldr	r3, [r3, #8]
 800d154:	4a52      	ldr	r2, [pc, #328]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d156:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d15a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d15c:	4b50      	ldr	r3, [pc, #320]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d15e:	689b      	ldr	r3, [r3, #8]
 800d160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	689b      	ldr	r3, [r3, #8]
 800d168:	494d      	ldr	r1, [pc, #308]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d16a:	4313      	orrs	r3, r2
 800d16c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	f003 0301 	and.w	r3, r3, #1
 800d176:	2b00      	cmp	r3, #0
 800d178:	d040      	beq.n	800d1fc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	685b      	ldr	r3, [r3, #4]
 800d17e:	2b01      	cmp	r3, #1
 800d180:	d107      	bne.n	800d192 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d182:	4b47      	ldr	r3, [pc, #284]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d115      	bne.n	800d1ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	e07f      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	685b      	ldr	r3, [r3, #4]
 800d196:	2b02      	cmp	r3, #2
 800d198:	d107      	bne.n	800d1aa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d19a:	4b41      	ldr	r3, [pc, #260]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d109      	bne.n	800d1ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e073      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d1aa:	4b3d      	ldr	r3, [pc, #244]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f003 0302 	and.w	r3, r3, #2
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d101      	bne.n	800d1ba <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e06b      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d1ba:	4b39      	ldr	r3, [pc, #228]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d1bc:	689b      	ldr	r3, [r3, #8]
 800d1be:	f023 0203 	bic.w	r2, r3, #3
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	4936      	ldr	r1, [pc, #216]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d1c8:	4313      	orrs	r3, r2
 800d1ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d1cc:	f7f9 fd82 	bl	8006cd4 <HAL_GetTick>
 800d1d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d1d2:	e00a      	b.n	800d1ea <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d1d4:	f7f9 fd7e 	bl	8006cd4 <HAL_GetTick>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	1ad3      	subs	r3, r2, r3
 800d1de:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1e2:	4293      	cmp	r3, r2
 800d1e4:	d901      	bls.n	800d1ea <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800d1e6:	2303      	movs	r3, #3
 800d1e8:	e053      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d1ea:	4b2d      	ldr	r3, [pc, #180]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d1ec:	689b      	ldr	r3, [r3, #8]
 800d1ee:	f003 020c 	and.w	r2, r3, #12
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	685b      	ldr	r3, [r3, #4]
 800d1f6:	009b      	lsls	r3, r3, #2
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d1eb      	bne.n	800d1d4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d1fc:	4b27      	ldr	r3, [pc, #156]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	f003 030f 	and.w	r3, r3, #15
 800d204:	683a      	ldr	r2, [r7, #0]
 800d206:	429a      	cmp	r2, r3
 800d208:	d210      	bcs.n	800d22c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d20a:	4b24      	ldr	r3, [pc, #144]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f023 020f 	bic.w	r2, r3, #15
 800d212:	4922      	ldr	r1, [pc, #136]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	4313      	orrs	r3, r2
 800d218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d21a:	4b20      	ldr	r3, [pc, #128]	; (800d29c <HAL_RCC_ClockConfig+0x1c4>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f003 030f 	and.w	r3, r3, #15
 800d222:	683a      	ldr	r2, [r7, #0]
 800d224:	429a      	cmp	r2, r3
 800d226:	d001      	beq.n	800d22c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800d228:	2301      	movs	r3, #1
 800d22a:	e032      	b.n	800d292 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f003 0304 	and.w	r3, r3, #4
 800d234:	2b00      	cmp	r3, #0
 800d236:	d008      	beq.n	800d24a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d238:	4b19      	ldr	r3, [pc, #100]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	4916      	ldr	r1, [pc, #88]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d246:	4313      	orrs	r3, r2
 800d248:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f003 0308 	and.w	r3, r3, #8
 800d252:	2b00      	cmp	r3, #0
 800d254:	d009      	beq.n	800d26a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800d256:	4b12      	ldr	r3, [pc, #72]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	691b      	ldr	r3, [r3, #16]
 800d262:	00db      	lsls	r3, r3, #3
 800d264:	490e      	ldr	r1, [pc, #56]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d266:	4313      	orrs	r3, r2
 800d268:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d26a:	f000 f821 	bl	800d2b0 <HAL_RCC_GetSysClockFreq>
 800d26e:	4602      	mov	r2, r0
 800d270:	4b0b      	ldr	r3, [pc, #44]	; (800d2a0 <HAL_RCC_ClockConfig+0x1c8>)
 800d272:	689b      	ldr	r3, [r3, #8]
 800d274:	091b      	lsrs	r3, r3, #4
 800d276:	f003 030f 	and.w	r3, r3, #15
 800d27a:	490a      	ldr	r1, [pc, #40]	; (800d2a4 <HAL_RCC_ClockConfig+0x1cc>)
 800d27c:	5ccb      	ldrb	r3, [r1, r3]
 800d27e:	fa22 f303 	lsr.w	r3, r2, r3
 800d282:	4a09      	ldr	r2, [pc, #36]	; (800d2a8 <HAL_RCC_ClockConfig+0x1d0>)
 800d284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800d286:	4b09      	ldr	r3, [pc, #36]	; (800d2ac <HAL_RCC_ClockConfig+0x1d4>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7f6 fcb4 	bl	8003bf8 <HAL_InitTick>

  return HAL_OK;
 800d290:	2300      	movs	r3, #0
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}
 800d29a:	bf00      	nop
 800d29c:	40023c00 	.word	0x40023c00
 800d2a0:	40023800 	.word	0x40023800
 800d2a4:	0801ba64 	.word	0x0801ba64
 800d2a8:	20000008 	.word	0x20000008
 800d2ac:	20000034 	.word	0x20000034

0800d2b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d2b0:	b5b0      	push	{r4, r5, r7, lr}
 800d2b2:	b084      	sub	sp, #16
 800d2b4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800d2b6:	2100      	movs	r1, #0
 800d2b8:	6079      	str	r1, [r7, #4]
 800d2ba:	2100      	movs	r1, #0
 800d2bc:	60f9      	str	r1, [r7, #12]
 800d2be:	2100      	movs	r1, #0
 800d2c0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800d2c2:	2100      	movs	r1, #0
 800d2c4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d2c6:	4952      	ldr	r1, [pc, #328]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d2c8:	6889      	ldr	r1, [r1, #8]
 800d2ca:	f001 010c 	and.w	r1, r1, #12
 800d2ce:	2908      	cmp	r1, #8
 800d2d0:	d00d      	beq.n	800d2ee <HAL_RCC_GetSysClockFreq+0x3e>
 800d2d2:	2908      	cmp	r1, #8
 800d2d4:	f200 8094 	bhi.w	800d400 <HAL_RCC_GetSysClockFreq+0x150>
 800d2d8:	2900      	cmp	r1, #0
 800d2da:	d002      	beq.n	800d2e2 <HAL_RCC_GetSysClockFreq+0x32>
 800d2dc:	2904      	cmp	r1, #4
 800d2de:	d003      	beq.n	800d2e8 <HAL_RCC_GetSysClockFreq+0x38>
 800d2e0:	e08e      	b.n	800d400 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d2e2:	4b4c      	ldr	r3, [pc, #304]	; (800d414 <HAL_RCC_GetSysClockFreq+0x164>)
 800d2e4:	60bb      	str	r3, [r7, #8]
      break;
 800d2e6:	e08e      	b.n	800d406 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d2e8:	4b4b      	ldr	r3, [pc, #300]	; (800d418 <HAL_RCC_GetSysClockFreq+0x168>)
 800d2ea:	60bb      	str	r3, [r7, #8]
      break;
 800d2ec:	e08b      	b.n	800d406 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d2ee:	4948      	ldr	r1, [pc, #288]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d2f0:	6849      	ldr	r1, [r1, #4]
 800d2f2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800d2f6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800d2f8:	4945      	ldr	r1, [pc, #276]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d2fa:	6849      	ldr	r1, [r1, #4]
 800d2fc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800d300:	2900      	cmp	r1, #0
 800d302:	d024      	beq.n	800d34e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d304:	4942      	ldr	r1, [pc, #264]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d306:	6849      	ldr	r1, [r1, #4]
 800d308:	0989      	lsrs	r1, r1, #6
 800d30a:	4608      	mov	r0, r1
 800d30c:	f04f 0100 	mov.w	r1, #0
 800d310:	f240 14ff 	movw	r4, #511	; 0x1ff
 800d314:	f04f 0500 	mov.w	r5, #0
 800d318:	ea00 0204 	and.w	r2, r0, r4
 800d31c:	ea01 0305 	and.w	r3, r1, r5
 800d320:	493d      	ldr	r1, [pc, #244]	; (800d418 <HAL_RCC_GetSysClockFreq+0x168>)
 800d322:	fb01 f003 	mul.w	r0, r1, r3
 800d326:	2100      	movs	r1, #0
 800d328:	fb01 f102 	mul.w	r1, r1, r2
 800d32c:	1844      	adds	r4, r0, r1
 800d32e:	493a      	ldr	r1, [pc, #232]	; (800d418 <HAL_RCC_GetSysClockFreq+0x168>)
 800d330:	fba2 0101 	umull	r0, r1, r2, r1
 800d334:	1863      	adds	r3, r4, r1
 800d336:	4619      	mov	r1, r3
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	461a      	mov	r2, r3
 800d33c:	f04f 0300 	mov.w	r3, #0
 800d340:	f7f3 fc04 	bl	8000b4c <__aeabi_uldivmod>
 800d344:	4602      	mov	r2, r0
 800d346:	460b      	mov	r3, r1
 800d348:	4613      	mov	r3, r2
 800d34a:	60fb      	str	r3, [r7, #12]
 800d34c:	e04a      	b.n	800d3e4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d34e:	4b30      	ldr	r3, [pc, #192]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	099b      	lsrs	r3, r3, #6
 800d354:	461a      	mov	r2, r3
 800d356:	f04f 0300 	mov.w	r3, #0
 800d35a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800d35e:	f04f 0100 	mov.w	r1, #0
 800d362:	ea02 0400 	and.w	r4, r2, r0
 800d366:	ea03 0501 	and.w	r5, r3, r1
 800d36a:	4620      	mov	r0, r4
 800d36c:	4629      	mov	r1, r5
 800d36e:	f04f 0200 	mov.w	r2, #0
 800d372:	f04f 0300 	mov.w	r3, #0
 800d376:	014b      	lsls	r3, r1, #5
 800d378:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800d37c:	0142      	lsls	r2, r0, #5
 800d37e:	4610      	mov	r0, r2
 800d380:	4619      	mov	r1, r3
 800d382:	1b00      	subs	r0, r0, r4
 800d384:	eb61 0105 	sbc.w	r1, r1, r5
 800d388:	f04f 0200 	mov.w	r2, #0
 800d38c:	f04f 0300 	mov.w	r3, #0
 800d390:	018b      	lsls	r3, r1, #6
 800d392:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800d396:	0182      	lsls	r2, r0, #6
 800d398:	1a12      	subs	r2, r2, r0
 800d39a:	eb63 0301 	sbc.w	r3, r3, r1
 800d39e:	f04f 0000 	mov.w	r0, #0
 800d3a2:	f04f 0100 	mov.w	r1, #0
 800d3a6:	00d9      	lsls	r1, r3, #3
 800d3a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d3ac:	00d0      	lsls	r0, r2, #3
 800d3ae:	4602      	mov	r2, r0
 800d3b0:	460b      	mov	r3, r1
 800d3b2:	1912      	adds	r2, r2, r4
 800d3b4:	eb45 0303 	adc.w	r3, r5, r3
 800d3b8:	f04f 0000 	mov.w	r0, #0
 800d3bc:	f04f 0100 	mov.w	r1, #0
 800d3c0:	0299      	lsls	r1, r3, #10
 800d3c2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800d3c6:	0290      	lsls	r0, r2, #10
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	460b      	mov	r3, r1
 800d3cc:	4610      	mov	r0, r2
 800d3ce:	4619      	mov	r1, r3
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	461a      	mov	r2, r3
 800d3d4:	f04f 0300 	mov.w	r3, #0
 800d3d8:	f7f3 fbb8 	bl	8000b4c <__aeabi_uldivmod>
 800d3dc:	4602      	mov	r2, r0
 800d3de:	460b      	mov	r3, r1
 800d3e0:	4613      	mov	r3, r2
 800d3e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800d3e4:	4b0a      	ldr	r3, [pc, #40]	; (800d410 <HAL_RCC_GetSysClockFreq+0x160>)
 800d3e6:	685b      	ldr	r3, [r3, #4]
 800d3e8:	0c1b      	lsrs	r3, r3, #16
 800d3ea:	f003 0303 	and.w	r3, r3, #3
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	005b      	lsls	r3, r3, #1
 800d3f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800d3f4:	68fa      	ldr	r2, [r7, #12]
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3fc:	60bb      	str	r3, [r7, #8]
      break;
 800d3fe:	e002      	b.n	800d406 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d400:	4b04      	ldr	r3, [pc, #16]	; (800d414 <HAL_RCC_GetSysClockFreq+0x164>)
 800d402:	60bb      	str	r3, [r7, #8]
      break;
 800d404:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d406:	68bb      	ldr	r3, [r7, #8]
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bdb0      	pop	{r4, r5, r7, pc}
 800d410:	40023800 	.word	0x40023800
 800d414:	00f42400 	.word	0x00f42400
 800d418:	017d7840 	.word	0x017d7840

0800d41c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d41c:	b480      	push	{r7}
 800d41e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d420:	4b03      	ldr	r3, [pc, #12]	; (800d430 <HAL_RCC_GetHCLKFreq+0x14>)
 800d422:	681b      	ldr	r3, [r3, #0]
}
 800d424:	4618      	mov	r0, r3
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr
 800d42e:	bf00      	nop
 800d430:	20000008 	.word	0x20000008

0800d434 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d438:	f7ff fff0 	bl	800d41c <HAL_RCC_GetHCLKFreq>
 800d43c:	4602      	mov	r2, r0
 800d43e:	4b05      	ldr	r3, [pc, #20]	; (800d454 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d440:	689b      	ldr	r3, [r3, #8]
 800d442:	0a9b      	lsrs	r3, r3, #10
 800d444:	f003 0307 	and.w	r3, r3, #7
 800d448:	4903      	ldr	r1, [pc, #12]	; (800d458 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d44a:	5ccb      	ldrb	r3, [r1, r3]
 800d44c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d450:	4618      	mov	r0, r3
 800d452:	bd80      	pop	{r7, pc}
 800d454:	40023800 	.word	0x40023800
 800d458:	0801ba74 	.word	0x0801ba74

0800d45c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d460:	f7ff ffdc 	bl	800d41c <HAL_RCC_GetHCLKFreq>
 800d464:	4602      	mov	r2, r0
 800d466:	4b05      	ldr	r3, [pc, #20]	; (800d47c <HAL_RCC_GetPCLK2Freq+0x20>)
 800d468:	689b      	ldr	r3, [r3, #8]
 800d46a:	0b5b      	lsrs	r3, r3, #13
 800d46c:	f003 0307 	and.w	r3, r3, #7
 800d470:	4903      	ldr	r1, [pc, #12]	; (800d480 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d472:	5ccb      	ldrb	r3, [r1, r3]
 800d474:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d478:	4618      	mov	r0, r3
 800d47a:	bd80      	pop	{r7, pc}
 800d47c:	40023800 	.word	0x40023800
 800d480:	0801ba74 	.word	0x0801ba74

0800d484 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d484:	b480      	push	{r7}
 800d486:	b083      	sub	sp, #12
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
 800d48c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	220f      	movs	r2, #15
 800d492:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800d494:	4b12      	ldr	r3, [pc, #72]	; (800d4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800d496:	689b      	ldr	r3, [r3, #8]
 800d498:	f003 0203 	and.w	r2, r3, #3
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800d4a0:	4b0f      	ldr	r3, [pc, #60]	; (800d4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800d4a2:	689b      	ldr	r3, [r3, #8]
 800d4a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800d4ac:	4b0c      	ldr	r3, [pc, #48]	; (800d4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800d4ae:	689b      	ldr	r3, [r3, #8]
 800d4b0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800d4b8:	4b09      	ldr	r3, [pc, #36]	; (800d4e0 <HAL_RCC_GetClockConfig+0x5c>)
 800d4ba:	689b      	ldr	r3, [r3, #8]
 800d4bc:	08db      	lsrs	r3, r3, #3
 800d4be:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800d4c6:	4b07      	ldr	r3, [pc, #28]	; (800d4e4 <HAL_RCC_GetClockConfig+0x60>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f003 020f 	and.w	r2, r3, #15
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	601a      	str	r2, [r3, #0]
}
 800d4d2:	bf00      	nop
 800d4d4:	370c      	adds	r7, #12
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4dc:	4770      	bx	lr
 800d4de:	bf00      	nop
 800d4e0:	40023800 	.word	0x40023800
 800d4e4:	40023c00 	.word	0x40023c00

0800d4e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b088      	sub	sp, #32
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800d500:	2300      	movs	r3, #0
 800d502:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f003 0301 	and.w	r3, r3, #1
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d012      	beq.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d510:	4b69      	ldr	r3, [pc, #420]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d512:	689b      	ldr	r3, [r3, #8]
 800d514:	4a68      	ldr	r2, [pc, #416]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d516:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800d51a:	6093      	str	r3, [r2, #8]
 800d51c:	4b66      	ldr	r3, [pc, #408]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d51e:	689a      	ldr	r2, [r3, #8]
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d524:	4964      	ldr	r1, [pc, #400]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d526:	4313      	orrs	r3, r2
 800d528:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d101      	bne.n	800d536 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800d532:	2301      	movs	r3, #1
 800d534:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d017      	beq.n	800d572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d542:	4b5d      	ldr	r3, [pc, #372]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d548:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d550:	4959      	ldr	r1, [pc, #356]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d552:	4313      	orrs	r3, r2
 800d554:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d55c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d560:	d101      	bne.n	800d566 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800d562:	2301      	movs	r3, #1
 800d564:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d101      	bne.n	800d572 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800d56e:	2301      	movs	r3, #1
 800d570:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d017      	beq.n	800d5ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800d57e:	4b4e      	ldr	r3, [pc, #312]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d580:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d584:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d58c:	494a      	ldr	r1, [pc, #296]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d58e:	4313      	orrs	r3, r2
 800d590:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d598:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d59c:	d101      	bne.n	800d5a2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800d59e:	2301      	movs	r3, #1
 800d5a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d101      	bne.n	800d5ae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d001      	beq.n	800d5be <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f003 0320 	and.w	r3, r3, #32
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 808b 	beq.w	800d6e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800d5cc:	4b3a      	ldr	r3, [pc, #232]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5d0:	4a39      	ldr	r2, [pc, #228]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d5d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5d6:	6413      	str	r3, [r2, #64]	; 0x40
 800d5d8:	4b37      	ldr	r3, [pc, #220]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5e0:	60bb      	str	r3, [r7, #8]
 800d5e2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d5e4:	4b35      	ldr	r3, [pc, #212]	; (800d6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	4a34      	ldr	r2, [pc, #208]	; (800d6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800d5ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d5ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d5f0:	f7f9 fb70 	bl	8006cd4 <HAL_GetTick>
 800d5f4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800d5f6:	e008      	b.n	800d60a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d5f8:	f7f9 fb6c 	bl	8006cd4 <HAL_GetTick>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	1ad3      	subs	r3, r2, r3
 800d602:	2b64      	cmp	r3, #100	; 0x64
 800d604:	d901      	bls.n	800d60a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800d606:	2303      	movs	r3, #3
 800d608:	e357      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800d60a:	4b2c      	ldr	r3, [pc, #176]	; (800d6bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d612:	2b00      	cmp	r3, #0
 800d614:	d0f0      	beq.n	800d5f8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800d616:	4b28      	ldr	r3, [pc, #160]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d61a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d61e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d035      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d62a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	429a      	cmp	r2, r3
 800d632:	d02e      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d634:	4b20      	ldr	r3, [pc, #128]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d638:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d63c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800d63e:	4b1e      	ldr	r3, [pc, #120]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d642:	4a1d      	ldr	r2, [pc, #116]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d648:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800d64a:	4b1b      	ldr	r3, [pc, #108]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d64c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d64e:	4a1a      	ldr	r2, [pc, #104]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d650:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d654:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800d656:	4a18      	ldr	r2, [pc, #96]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800d65c:	4b16      	ldr	r3, [pc, #88]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d65e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d660:	f003 0301 	and.w	r3, r3, #1
 800d664:	2b01      	cmp	r3, #1
 800d666:	d114      	bne.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d668:	f7f9 fb34 	bl	8006cd4 <HAL_GetTick>
 800d66c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d66e:	e00a      	b.n	800d686 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d670:	f7f9 fb30 	bl	8006cd4 <HAL_GetTick>
 800d674:	4602      	mov	r2, r0
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	1ad3      	subs	r3, r2, r3
 800d67a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d67e:	4293      	cmp	r3, r2
 800d680:	d901      	bls.n	800d686 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800d682:	2303      	movs	r3, #3
 800d684:	e319      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d686:	4b0c      	ldr	r3, [pc, #48]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d68a:	f003 0302 	and.w	r3, r3, #2
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d0ee      	beq.n	800d670 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d69a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d69e:	d111      	bne.n	800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800d6a0:	4b05      	ldr	r3, [pc, #20]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d6a2:	689b      	ldr	r3, [r3, #8]
 800d6a4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800d6ac:	4b04      	ldr	r3, [pc, #16]	; (800d6c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800d6ae:	400b      	ands	r3, r1
 800d6b0:	4901      	ldr	r1, [pc, #4]	; (800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	608b      	str	r3, [r1, #8]
 800d6b6:	e00b      	b.n	800d6d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800d6b8:	40023800 	.word	0x40023800
 800d6bc:	40007000 	.word	0x40007000
 800d6c0:	0ffffcff 	.word	0x0ffffcff
 800d6c4:	4bb1      	ldr	r3, [pc, #708]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	4ab0      	ldr	r2, [pc, #704]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6ca:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800d6ce:	6093      	str	r3, [r2, #8]
 800d6d0:	4bae      	ldr	r3, [pc, #696]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d6dc:	49ab      	ldr	r1, [pc, #684]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6de:	4313      	orrs	r3, r2
 800d6e0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f003 0310 	and.w	r3, r3, #16
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d010      	beq.n	800d710 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d6ee:	4ba7      	ldr	r3, [pc, #668]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6f4:	4aa5      	ldr	r2, [pc, #660]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d6f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d6fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800d6fe:	4ba3      	ldr	r3, [pc, #652]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d700:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d708:	49a0      	ldr	r1, [pc, #640]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d70a:	4313      	orrs	r3, r2
 800d70c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d00a      	beq.n	800d732 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d71c:	4b9b      	ldr	r3, [pc, #620]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d722:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d72a:	4998      	ldr	r1, [pc, #608]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d72c:	4313      	orrs	r3, r2
 800d72e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d00a      	beq.n	800d754 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d73e:	4b93      	ldr	r3, [pc, #588]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d744:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d74c:	498f      	ldr	r1, [pc, #572]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d74e:	4313      	orrs	r3, r2
 800d750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d00a      	beq.n	800d776 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d760:	4b8a      	ldr	r3, [pc, #552]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d766:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d76e:	4987      	ldr	r1, [pc, #540]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d770:	4313      	orrs	r3, r2
 800d772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00a      	beq.n	800d798 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d782:	4b82      	ldr	r3, [pc, #520]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d788:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d790:	497e      	ldr	r1, [pc, #504]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d792:	4313      	orrs	r3, r2
 800d794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d00a      	beq.n	800d7ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d7a4:	4b79      	ldr	r3, [pc, #484]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7aa:	f023 0203 	bic.w	r2, r3, #3
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d7b2:	4976      	ldr	r1, [pc, #472]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d00a      	beq.n	800d7dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d7c6:	4b71      	ldr	r3, [pc, #452]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7cc:	f023 020c 	bic.w	r2, r3, #12
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d7d4:	496d      	ldr	r1, [pc, #436]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d00a      	beq.n	800d7fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d7e8:	4b68      	ldr	r3, [pc, #416]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d7f6:	4965      	ldr	r1, [pc, #404]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d806:	2b00      	cmp	r3, #0
 800d808:	d00a      	beq.n	800d820 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d80a:	4b60      	ldr	r3, [pc, #384]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d810:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d818:	495c      	ldr	r1, [pc, #368]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d81a:	4313      	orrs	r3, r2
 800d81c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d00a      	beq.n	800d842 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d82c:	4b57      	ldr	r3, [pc, #348]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d82e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d832:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d83a:	4954      	ldr	r1, [pc, #336]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d83c:	4313      	orrs	r3, r2
 800d83e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00a      	beq.n	800d864 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800d84e:	4b4f      	ldr	r3, [pc, #316]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d854:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d85c:	494b      	ldr	r1, [pc, #300]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d85e:	4313      	orrs	r3, r2
 800d860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d00a      	beq.n	800d886 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800d870:	4b46      	ldr	r3, [pc, #280]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d876:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d87e:	4943      	ldr	r1, [pc, #268]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d880:	4313      	orrs	r3, r2
 800d882:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d00a      	beq.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800d892:	4b3e      	ldr	r3, [pc, #248]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d898:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8a0:	493a      	ldr	r1, [pc, #232]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d00a      	beq.n	800d8ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d8b4:	4b35      	ldr	r3, [pc, #212]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d8ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d8c2:	4932      	ldr	r1, [pc, #200]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d8c4:	4313      	orrs	r3, r2
 800d8c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d011      	beq.n	800d8fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800d8d6:	4b2d      	ldr	r3, [pc, #180]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d8d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d8dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d8e4:	4929      	ldr	r1, [pc, #164]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d8f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d8f4:	d101      	bne.n	800d8fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f003 0308 	and.w	r3, r3, #8
 800d902:	2b00      	cmp	r3, #0
 800d904:	d001      	beq.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800d906:	2301      	movs	r3, #1
 800d908:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d912:	2b00      	cmp	r3, #0
 800d914:	d00a      	beq.n	800d92c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d916:	4b1d      	ldr	r3, [pc, #116]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d91c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d924:	4919      	ldr	r1, [pc, #100]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d926:	4313      	orrs	r3, r2
 800d928:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d934:	2b00      	cmp	r3, #0
 800d936:	d00b      	beq.n	800d950 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800d938:	4b14      	ldr	r3, [pc, #80]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d93a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d93e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d948:	4910      	ldr	r1, [pc, #64]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d94a:	4313      	orrs	r3, r2
 800d94c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800d950:	69fb      	ldr	r3, [r7, #28]
 800d952:	2b01      	cmp	r3, #1
 800d954:	d006      	beq.n	800d964 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d95e:	2b00      	cmp	r3, #0
 800d960:	f000 80d9 	beq.w	800db16 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800d964:	4b09      	ldr	r3, [pc, #36]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a08      	ldr	r2, [pc, #32]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800d96a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d96e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d970:	f7f9 f9b0 	bl	8006cd4 <HAL_GetTick>
 800d974:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800d976:	e00b      	b.n	800d990 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d978:	f7f9 f9ac 	bl	8006cd4 <HAL_GetTick>
 800d97c:	4602      	mov	r2, r0
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	1ad3      	subs	r3, r2, r3
 800d982:	2b64      	cmp	r3, #100	; 0x64
 800d984:	d904      	bls.n	800d990 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800d986:	2303      	movs	r3, #3
 800d988:	e197      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800d98a:	bf00      	nop
 800d98c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800d990:	4b6c      	ldr	r3, [pc, #432]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1ed      	bne.n	800d978 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f003 0301 	and.w	r3, r3, #1
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d021      	beq.n	800d9ec <HAL_RCCEx_PeriphCLKConfig+0x504>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d11d      	bne.n	800d9ec <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800d9b0:	4b64      	ldr	r3, [pc, #400]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800d9b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d9b6:	0c1b      	lsrs	r3, r3, #16
 800d9b8:	f003 0303 	and.w	r3, r3, #3
 800d9bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800d9be:	4b61      	ldr	r3, [pc, #388]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800d9c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d9c4:	0e1b      	lsrs	r3, r3, #24
 800d9c6:	f003 030f 	and.w	r3, r3, #15
 800d9ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	685b      	ldr	r3, [r3, #4]
 800d9d0:	019a      	lsls	r2, r3, #6
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	041b      	lsls	r3, r3, #16
 800d9d6:	431a      	orrs	r2, r3
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	061b      	lsls	r3, r3, #24
 800d9dc:	431a      	orrs	r2, r3
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	689b      	ldr	r3, [r3, #8]
 800d9e2:	071b      	lsls	r3, r3, #28
 800d9e4:	4957      	ldr	r1, [pc, #348]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800d9e6:	4313      	orrs	r3, r2
 800d9e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d004      	beq.n	800da02 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800da00:	d00a      	beq.n	800da18 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d02e      	beq.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800da16:	d129      	bne.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800da18:	4b4a      	ldr	r3, [pc, #296]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da1e:	0c1b      	lsrs	r3, r3, #16
 800da20:	f003 0303 	and.w	r3, r3, #3
 800da24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800da26:	4b47      	ldr	r3, [pc, #284]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da2c:	0f1b      	lsrs	r3, r3, #28
 800da2e:	f003 0307 	and.w	r3, r3, #7
 800da32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	685b      	ldr	r3, [r3, #4]
 800da38:	019a      	lsls	r2, r3, #6
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	041b      	lsls	r3, r3, #16
 800da3e:	431a      	orrs	r2, r3
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	68db      	ldr	r3, [r3, #12]
 800da44:	061b      	lsls	r3, r3, #24
 800da46:	431a      	orrs	r2, r3
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	071b      	lsls	r3, r3, #28
 800da4c:	493d      	ldr	r1, [pc, #244]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da4e:	4313      	orrs	r3, r2
 800da50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800da54:	4b3b      	ldr	r3, [pc, #236]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800da5a:	f023 021f 	bic.w	r2, r3, #31
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da62:	3b01      	subs	r3, #1
 800da64:	4937      	ldr	r1, [pc, #220]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da66:	4313      	orrs	r3, r2
 800da68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800da74:	2b00      	cmp	r3, #0
 800da76:	d01d      	beq.n	800dab4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800da78:	4b32      	ldr	r3, [pc, #200]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da7e:	0e1b      	lsrs	r3, r3, #24
 800da80:	f003 030f 	and.w	r3, r3, #15
 800da84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800da86:	4b2f      	ldr	r3, [pc, #188]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800da88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da8c:	0f1b      	lsrs	r3, r3, #28
 800da8e:	f003 0307 	and.w	r3, r3, #7
 800da92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	019a      	lsls	r2, r3, #6
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	041b      	lsls	r3, r3, #16
 800daa0:	431a      	orrs	r2, r3
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	061b      	lsls	r3, r3, #24
 800daa6:	431a      	orrs	r2, r3
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	071b      	lsls	r3, r3, #28
 800daac:	4925      	ldr	r1, [pc, #148]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800daae:	4313      	orrs	r3, r2
 800dab0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d011      	beq.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	019a      	lsls	r2, r3, #6
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	691b      	ldr	r3, [r3, #16]
 800daca:	041b      	lsls	r3, r3, #16
 800dacc:	431a      	orrs	r2, r3
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	68db      	ldr	r3, [r3, #12]
 800dad2:	061b      	lsls	r3, r3, #24
 800dad4:	431a      	orrs	r2, r3
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	689b      	ldr	r3, [r3, #8]
 800dada:	071b      	lsls	r3, r3, #28
 800dadc:	4919      	ldr	r1, [pc, #100]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800dade:	4313      	orrs	r3, r2
 800dae0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800dae4:	4b17      	ldr	r3, [pc, #92]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a16      	ldr	r2, [pc, #88]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800daea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800daee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800daf0:	f7f9 f8f0 	bl	8006cd4 <HAL_GetTick>
 800daf4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800daf6:	e008      	b.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800daf8:	f7f9 f8ec 	bl	8006cd4 <HAL_GetTick>
 800dafc:	4602      	mov	r2, r0
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	1ad3      	subs	r3, r2, r3
 800db02:	2b64      	cmp	r3, #100	; 0x64
 800db04:	d901      	bls.n	800db0a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800db06:	2303      	movs	r3, #3
 800db08:	e0d7      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800db0a:	4b0e      	ldr	r3, [pc, #56]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800db12:	2b00      	cmp	r3, #0
 800db14:	d0f0      	beq.n	800daf8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	2b01      	cmp	r3, #1
 800db1a:	f040 80cd 	bne.w	800dcb8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800db1e:	4b09      	ldr	r3, [pc, #36]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	4a08      	ldr	r2, [pc, #32]	; (800db44 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800db24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800db28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db2a:	f7f9 f8d3 	bl	8006cd4 <HAL_GetTick>
 800db2e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800db30:	e00a      	b.n	800db48 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800db32:	f7f9 f8cf 	bl	8006cd4 <HAL_GetTick>
 800db36:	4602      	mov	r2, r0
 800db38:	697b      	ldr	r3, [r7, #20]
 800db3a:	1ad3      	subs	r3, r2, r3
 800db3c:	2b64      	cmp	r3, #100	; 0x64
 800db3e:	d903      	bls.n	800db48 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800db40:	2303      	movs	r3, #3
 800db42:	e0ba      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800db44:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800db48:	4b5e      	ldr	r3, [pc, #376]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800db50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800db54:	d0ed      	beq.n	800db32 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d003      	beq.n	800db6a <HAL_RCCEx_PeriphCLKConfig+0x682>
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db66:	2b00      	cmp	r3, #0
 800db68:	d009      	beq.n	800db7e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800db72:	2b00      	cmp	r3, #0
 800db74:	d02e      	beq.n	800dbd4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d12a      	bne.n	800dbd4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800db7e:	4b51      	ldr	r3, [pc, #324]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800db80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db84:	0c1b      	lsrs	r3, r3, #16
 800db86:	f003 0303 	and.w	r3, r3, #3
 800db8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800db8c:	4b4d      	ldr	r3, [pc, #308]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800db8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db92:	0f1b      	lsrs	r3, r3, #28
 800db94:	f003 0307 	and.w	r3, r3, #7
 800db98:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	695b      	ldr	r3, [r3, #20]
 800db9e:	019a      	lsls	r2, r3, #6
 800dba0:	693b      	ldr	r3, [r7, #16]
 800dba2:	041b      	lsls	r3, r3, #16
 800dba4:	431a      	orrs	r2, r3
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	699b      	ldr	r3, [r3, #24]
 800dbaa:	061b      	lsls	r3, r3, #24
 800dbac:	431a      	orrs	r2, r3
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	071b      	lsls	r3, r3, #28
 800dbb2:	4944      	ldr	r1, [pc, #272]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800dbba:	4b42      	ldr	r3, [pc, #264]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dbbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dbc0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbc8:	3b01      	subs	r3, #1
 800dbca:	021b      	lsls	r3, r3, #8
 800dbcc:	493d      	ldr	r1, [pc, #244]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dbce:	4313      	orrs	r3, r2
 800dbd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d022      	beq.n	800dc26 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dbe4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dbe8:	d11d      	bne.n	800dc26 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800dbea:	4b36      	ldr	r3, [pc, #216]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dbec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dbf0:	0e1b      	lsrs	r3, r3, #24
 800dbf2:	f003 030f 	and.w	r3, r3, #15
 800dbf6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800dbf8:	4b32      	ldr	r3, [pc, #200]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dbfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dbfe:	0f1b      	lsrs	r3, r3, #28
 800dc00:	f003 0307 	and.w	r3, r3, #7
 800dc04:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	695b      	ldr	r3, [r3, #20]
 800dc0a:	019a      	lsls	r2, r3, #6
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	6a1b      	ldr	r3, [r3, #32]
 800dc10:	041b      	lsls	r3, r3, #16
 800dc12:	431a      	orrs	r2, r3
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	061b      	lsls	r3, r3, #24
 800dc18:	431a      	orrs	r2, r3
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	071b      	lsls	r3, r3, #28
 800dc1e:	4929      	ldr	r1, [pc, #164]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc20:	4313      	orrs	r3, r2
 800dc22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f003 0308 	and.w	r3, r3, #8
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d028      	beq.n	800dc84 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800dc32:	4b24      	ldr	r3, [pc, #144]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc38:	0e1b      	lsrs	r3, r3, #24
 800dc3a:	f003 030f 	and.w	r3, r3, #15
 800dc3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800dc40:	4b20      	ldr	r3, [pc, #128]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc46:	0c1b      	lsrs	r3, r3, #16
 800dc48:	f003 0303 	and.w	r3, r3, #3
 800dc4c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	695b      	ldr	r3, [r3, #20]
 800dc52:	019a      	lsls	r2, r3, #6
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	041b      	lsls	r3, r3, #16
 800dc58:	431a      	orrs	r2, r3
 800dc5a:	693b      	ldr	r3, [r7, #16]
 800dc5c:	061b      	lsls	r3, r3, #24
 800dc5e:	431a      	orrs	r2, r3
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	69db      	ldr	r3, [r3, #28]
 800dc64:	071b      	lsls	r3, r3, #28
 800dc66:	4917      	ldr	r1, [pc, #92]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800dc6e:	4b15      	ldr	r3, [pc, #84]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dc74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc7c:	4911      	ldr	r1, [pc, #68]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800dc84:	4b0f      	ldr	r3, [pc, #60]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	4a0e      	ldr	r2, [pc, #56]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dc8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc90:	f7f9 f820 	bl	8006cd4 <HAL_GetTick>
 800dc94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800dc96:	e008      	b.n	800dcaa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800dc98:	f7f9 f81c 	bl	8006cd4 <HAL_GetTick>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	1ad3      	subs	r3, r2, r3
 800dca2:	2b64      	cmp	r3, #100	; 0x64
 800dca4:	d901      	bls.n	800dcaa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800dca6:	2303      	movs	r3, #3
 800dca8:	e007      	b.n	800dcba <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800dcaa:	4b06      	ldr	r3, [pc, #24]	; (800dcc4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dcb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dcb6:	d1ef      	bne.n	800dc98 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800dcb8:	2300      	movs	r3, #0
}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3720      	adds	r7, #32
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	40023800 	.word	0x40023800

0800dcc8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b087      	sub	sp, #28
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800dcdc:	2300      	movs	r3, #0
 800dcde:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800dce6:	f040 808c 	bne.w	800de02 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  {
    saiclocksource = RCC->DCKCFGR1;
 800dcea:	4b95      	ldr	r3, [pc, #596]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dcec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dcf0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800dcf2:	68bb      	ldr	r3, [r7, #8]
 800dcf4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800dcf8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd00:	d07c      	beq.n	800ddfc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd08:	d87d      	bhi.n	800de06 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800dd0a:	68bb      	ldr	r3, [r7, #8]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d004      	beq.n	800dd1a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dd16:	d039      	beq.n	800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800dd18:	e075      	b.n	800de06 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800dd1a:	4b89      	ldr	r3, [pc, #548]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd1c:	685b      	ldr	r3, [r3, #4]
 800dd1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d108      	bne.n	800dd38 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800dd26:	4b86      	ldr	r3, [pc, #536]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dd2e:	4a85      	ldr	r2, [pc, #532]	; (800df44 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800dd30:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd34:	613b      	str	r3, [r7, #16]
 800dd36:	e007      	b.n	800dd48 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800dd38:	4b81      	ldr	r3, [pc, #516]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dd40:	4a81      	ldr	r2, [pc, #516]	; (800df48 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800dd42:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd46:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800dd48:	4b7d      	ldr	r3, [pc, #500]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd4e:	0e1b      	lsrs	r3, r3, #24
 800dd50:	f003 030f 	and.w	r3, r3, #15
 800dd54:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800dd56:	4b7a      	ldr	r3, [pc, #488]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd5c:	099b      	lsrs	r3, r3, #6
 800dd5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd62:	693a      	ldr	r2, [r7, #16]
 800dd64:	fb02 f203 	mul.w	r2, r2, r3
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd6e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800dd70:	4b73      	ldr	r3, [pc, #460]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd76:	0a1b      	lsrs	r3, r3, #8
 800dd78:	f003 031f 	and.w	r3, r3, #31
 800dd7c:	3301      	adds	r3, #1
 800dd7e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800dd80:	697a      	ldr	r2, [r7, #20]
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd88:	617b      	str	r3, [r7, #20]
        break;
 800dd8a:	e03d      	b.n	800de08 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800dd8c:	4b6c      	ldr	r3, [pc, #432]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d108      	bne.n	800ddaa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800dd98:	4b69      	ldr	r3, [pc, #420]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dda0:	4a68      	ldr	r2, [pc, #416]	; (800df44 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800dda2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dda6:	613b      	str	r3, [r7, #16]
 800dda8:	e007      	b.n	800ddba <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ddaa:	4b65      	ldr	r3, [pc, #404]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ddb2:	4a65      	ldr	r2, [pc, #404]	; (800df48 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800ddb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddb8:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800ddba:	4b61      	ldr	r3, [pc, #388]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ddbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ddc0:	0e1b      	lsrs	r3, r3, #24
 800ddc2:	f003 030f 	and.w	r3, r3, #15
 800ddc6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800ddc8:	4b5d      	ldr	r3, [pc, #372]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ddca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ddce:	099b      	lsrs	r3, r3, #6
 800ddd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddd4:	693a      	ldr	r2, [r7, #16]
 800ddd6:	fb02 f203 	mul.w	r2, r2, r3
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dde0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800dde2:	4b57      	ldr	r3, [pc, #348]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dde4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dde8:	f003 031f 	and.w	r3, r3, #31
 800ddec:	3301      	adds	r3, #1
 800ddee:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800ddf0:	697a      	ldr	r2, [r7, #20]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddf8:	617b      	str	r3, [r7, #20]
        break;
 800ddfa:	e005      	b.n	800de08 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        frequency = EXTERNAL_CLOCK_VALUE;
 800ddfc:	4b53      	ldr	r3, [pc, #332]	; (800df4c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800ddfe:	617b      	str	r3, [r7, #20]
        break;
 800de00:	e002      	b.n	800de08 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      }
    }
  }
 800de02:	bf00      	nop
 800de04:	e000      	b.n	800de08 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        break;
 800de06:	bf00      	nop

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800de0e:	f040 808c 	bne.w	800df2a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
  {
    saiclocksource = RCC->DCKCFGR1;
 800de12:	4b4b      	ldr	r3, [pc, #300]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de18:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800de20:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800de22:	68bb      	ldr	r3, [r7, #8]
 800de24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800de28:	d07c      	beq.n	800df24 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800de30:	d87d      	bhi.n	800df2e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d004      	beq.n	800de42 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800de3e:	d039      	beq.n	800deb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800de40:	e075      	b.n	800df2e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800de42:	4b3f      	ldr	r3, [pc, #252]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d108      	bne.n	800de60 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800de4e:	4b3c      	ldr	r3, [pc, #240]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800de56:	4a3b      	ldr	r2, [pc, #236]	; (800df44 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800de58:	fbb2 f3f3 	udiv	r3, r2, r3
 800de5c:	613b      	str	r3, [r7, #16]
 800de5e:	e007      	b.n	800de70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800de60:	4b37      	ldr	r3, [pc, #220]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de62:	685b      	ldr	r3, [r3, #4]
 800de64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800de68:	4a37      	ldr	r2, [pc, #220]	; (800df48 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800de6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de6e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800de70:	4b33      	ldr	r3, [pc, #204]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de76:	0e1b      	lsrs	r3, r3, #24
 800de78:	f003 030f 	and.w	r3, r3, #15
 800de7c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800de7e:	4b30      	ldr	r3, [pc, #192]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de84:	099b      	lsrs	r3, r3, #6
 800de86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de8a:	693a      	ldr	r2, [r7, #16]
 800de8c:	fb02 f203 	mul.w	r2, r2, r3
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	fbb2 f3f3 	udiv	r3, r2, r3
 800de96:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800de98:	4b29      	ldr	r3, [pc, #164]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800de9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de9e:	0a1b      	lsrs	r3, r3, #8
 800dea0:	f003 031f 	and.w	r3, r3, #31
 800dea4:	3301      	adds	r3, #1
 800dea6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800dea8:	697a      	ldr	r2, [r7, #20]
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	fbb2 f3f3 	udiv	r3, r2, r3
 800deb0:	617b      	str	r3, [r7, #20]
        break;
 800deb2:	e03d      	b.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800deb4:	4b22      	ldr	r3, [pc, #136]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800deb6:	685b      	ldr	r3, [r3, #4]
 800deb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800debc:	2b00      	cmp	r3, #0
 800debe:	d108      	bne.n	800ded2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800dec0:	4b1f      	ldr	r3, [pc, #124]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dec2:	685b      	ldr	r3, [r3, #4]
 800dec4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dec8:	4a1e      	ldr	r2, [pc, #120]	; (800df44 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800deca:	fbb2 f3f3 	udiv	r3, r2, r3
 800dece:	613b      	str	r3, [r7, #16]
 800ded0:	e007      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800ded2:	4b1b      	ldr	r3, [pc, #108]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800deda:	4a1b      	ldr	r2, [pc, #108]	; (800df48 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800dedc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dee0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800dee2:	4b17      	ldr	r3, [pc, #92]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800dee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dee8:	0e1b      	lsrs	r3, r3, #24
 800deea:	f003 030f 	and.w	r3, r3, #15
 800deee:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800def0:	4b13      	ldr	r3, [pc, #76]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800def2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800def6:	099b      	lsrs	r3, r3, #6
 800def8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800defc:	693a      	ldr	r2, [r7, #16]
 800defe:	fb02 f203 	mul.w	r2, r2, r3
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	fbb2 f3f3 	udiv	r3, r2, r3
 800df08:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800df0a:	4b0d      	ldr	r3, [pc, #52]	; (800df40 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800df0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df10:	f003 031f 	and.w	r3, r3, #31
 800df14:	3301      	adds	r3, #1
 800df16:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800df18:	697a      	ldr	r2, [r7, #20]
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800df20:	617b      	str	r3, [r7, #20]
        break;
 800df22:	e005      	b.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        frequency = EXTERNAL_CLOCK_VALUE;
 800df24:	4b09      	ldr	r3, [pc, #36]	; (800df4c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800df26:	617b      	str	r3, [r7, #20]
        break;
 800df28:	e002      	b.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
      }
    }
  }
 800df2a:	bf00      	nop
 800df2c:	e000      	b.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        break;
 800df2e:	bf00      	nop

  return frequency;
 800df30:	697b      	ldr	r3, [r7, #20]
}
 800df32:	4618      	mov	r0, r3
 800df34:	371c      	adds	r7, #28
 800df36:	46bd      	mov	sp, r7
 800df38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3c:	4770      	bx	lr
 800df3e:	bf00      	nop
 800df40:	40023800 	.word	0x40023800
 800df44:	00f42400 	.word	0x00f42400
 800df48:	017d7840 	.word	0x017d7840
 800df4c:	00bb8000 	.word	0x00bb8000

0800df50 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b082      	sub	sp, #8
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d101      	bne.n	800df62 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800df5e:	2301      	movs	r3, #1
 800df60:	e081      	b.n	800e066 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	7f5b      	ldrb	r3, [r3, #29]
 800df66:	b2db      	uxtb	r3, r3
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d105      	bne.n	800df78 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2200      	movs	r2, #0
 800df70:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f7f5 f9f4 	bl	8003360 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2202      	movs	r2, #2
 800df7c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	22ca      	movs	r2, #202	; 0xca
 800df84:	625a      	str	r2, [r3, #36]	; 0x24
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	2253      	movs	r2, #83	; 0x53
 800df8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 fb16 	bl	800e5c0 <RTC_EnterInitMode>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d008      	beq.n	800dfac <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	22ff      	movs	r2, #255	; 0xff
 800dfa0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2204      	movs	r2, #4
 800dfa6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800dfa8:	2301      	movs	r3, #1
 800dfaa:	e05c      	b.n	800e066 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	6899      	ldr	r1, [r3, #8]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681a      	ldr	r2, [r3, #0]
 800dfb6:	4b2e      	ldr	r3, [pc, #184]	; (800e070 <HAL_RTC_Init+0x120>)
 800dfb8:	400b      	ands	r3, r1
 800dfba:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	6899      	ldr	r1, [r3, #8]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	685a      	ldr	r2, [r3, #4]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	691b      	ldr	r3, [r3, #16]
 800dfca:	431a      	orrs	r2, r3
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	695b      	ldr	r3, [r3, #20]
 800dfd0:	431a      	orrs	r2, r3
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	430a      	orrs	r2, r1
 800dfd8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	68d2      	ldr	r2, [r2, #12]
 800dfe2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	6919      	ldr	r1, [r3, #16]
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	689b      	ldr	r3, [r3, #8]
 800dfee:	041a      	lsls	r2, r3, #16
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	430a      	orrs	r2, r1
 800dff6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	68da      	ldr	r2, [r3, #12]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e006:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	689b      	ldr	r3, [r3, #8]
 800e00e:	f003 0320 	and.w	r3, r3, #32
 800e012:	2b00      	cmp	r3, #0
 800e014:	d10e      	bne.n	800e034 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e016:	6878      	ldr	r0, [r7, #4]
 800e018:	f000 faaa 	bl	800e570 <HAL_RTC_WaitForSynchro>
 800e01c:	4603      	mov	r3, r0
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d008      	beq.n	800e034 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	22ff      	movs	r2, #255	; 0xff
 800e028:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	2204      	movs	r2, #4
 800e02e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800e030:	2301      	movs	r3, #1
 800e032:	e018      	b.n	800e066 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f022 0208 	bic.w	r2, r2, #8
 800e042:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	699a      	ldr	r2, [r3, #24]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	430a      	orrs	r2, r1
 800e054:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	22ff      	movs	r2, #255	; 0xff
 800e05c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	2201      	movs	r2, #1
 800e062:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800e064:	2300      	movs	r3, #0
  }
}
 800e066:	4618      	mov	r0, r3
 800e068:	3708      	adds	r7, #8
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	ff8fffbf 	.word	0xff8fffbf

0800e074 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800e074:	b590      	push	{r4, r7, lr}
 800e076:	b087      	sub	sp, #28
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800e080:	2300      	movs	r3, #0
 800e082:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	7f1b      	ldrb	r3, [r3, #28]
 800e088:	2b01      	cmp	r3, #1
 800e08a:	d101      	bne.n	800e090 <HAL_RTC_SetTime+0x1c>
 800e08c:	2302      	movs	r3, #2
 800e08e:	e0a8      	b.n	800e1e2 <HAL_RTC_SetTime+0x16e>
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2201      	movs	r2, #1
 800e094:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2202      	movs	r2, #2
 800e09a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d126      	bne.n	800e0f0 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	689b      	ldr	r3, [r3, #8]
 800e0a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d102      	bne.n	800e0b6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	781b      	ldrb	r3, [r3, #0]
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	f000 faac 	bl	800e618 <RTC_ByteToBcd2>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	785b      	ldrb	r3, [r3, #1]
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f000 faa5 	bl	800e618 <RTC_ByteToBcd2>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800e0d2:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800e0d4:	68bb      	ldr	r3, [r7, #8]
 800e0d6:	789b      	ldrb	r3, [r3, #2]
 800e0d8:	4618      	mov	r0, r3
 800e0da:	f000 fa9d 	bl	800e618 <RTC_ByteToBcd2>
 800e0de:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800e0e0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 800e0e4:	68bb      	ldr	r3, [r7, #8]
 800e0e6:	7b1b      	ldrb	r3, [r3, #12]
 800e0e8:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	617b      	str	r3, [r7, #20]
 800e0ee:	e018      	b.n	800e122 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	689b      	ldr	r3, [r3, #8]
 800e0f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d102      	bne.n	800e104 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	2200      	movs	r2, #0
 800e102:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	781b      	ldrb	r3, [r3, #0]
 800e108:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	785b      	ldrb	r3, [r3, #1]
 800e10e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800e110:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800e112:	68ba      	ldr	r2, [r7, #8]
 800e114:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800e116:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	7b1b      	ldrb	r3, [r3, #12]
 800e11c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800e11e:	4313      	orrs	r3, r2
 800e120:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	22ca      	movs	r2, #202	; 0xca
 800e128:	625a      	str	r2, [r3, #36]	; 0x24
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	2253      	movs	r2, #83	; 0x53
 800e130:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800e132:	68f8      	ldr	r0, [r7, #12]
 800e134:	f000 fa44 	bl	800e5c0 <RTC_EnterInitMode>
 800e138:	4603      	mov	r3, r0
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d00b      	beq.n	800e156 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	22ff      	movs	r2, #255	; 0xff
 800e144:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2204      	movs	r2, #4
 800e14a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	2200      	movs	r2, #0
 800e150:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800e152:	2301      	movs	r3, #1
 800e154:	e045      	b.n	800e1e2 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681a      	ldr	r2, [r3, #0]
 800e15a:	6979      	ldr	r1, [r7, #20]
 800e15c:	4b23      	ldr	r3, [pc, #140]	; (800e1ec <HAL_RTC_SetTime+0x178>)
 800e15e:	400b      	ands	r3, r1
 800e160:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	689a      	ldr	r2, [r3, #8]
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e170:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	6899      	ldr	r1, [r3, #8]
 800e178:	68bb      	ldr	r3, [r7, #8]
 800e17a:	691a      	ldr	r2, [r3, #16]
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	695b      	ldr	r3, [r3, #20]
 800e180:	431a      	orrs	r2, r3
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	430a      	orrs	r2, r1
 800e188:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	68da      	ldr	r2, [r3, #12]
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e198:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	689b      	ldr	r3, [r3, #8]
 800e1a0:	f003 0320 	and.w	r3, r3, #32
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d111      	bne.n	800e1cc <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e1a8:	68f8      	ldr	r0, [r7, #12]
 800e1aa:	f000 f9e1 	bl	800e570 <HAL_RTC_WaitForSynchro>
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d00b      	beq.n	800e1cc <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	22ff      	movs	r2, #255	; 0xff
 800e1ba:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2204      	movs	r2, #4
 800e1c0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	e00a      	b.n	800e1e2 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	22ff      	movs	r2, #255	; 0xff
 800e1d2:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	2200      	movs	r2, #0
 800e1de:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800e1e0:	2300      	movs	r3, #0
  }
}
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	371c      	adds	r7, #28
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	bd90      	pop	{r4, r7, pc}
 800e1ea:	bf00      	nop
 800e1ec:	007f7f7f 	.word	0x007f7f7f

0800e1f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800e1f0:	b590      	push	{r4, r7, lr}
 800e1f2:	b087      	sub	sp, #28
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	60f8      	str	r0, [r7, #12]
 800e1f8:	60b9      	str	r1, [r7, #8]
 800e1fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	7f1b      	ldrb	r3, [r3, #28]
 800e204:	2b01      	cmp	r3, #1
 800e206:	d101      	bne.n	800e20c <HAL_RTC_SetDate+0x1c>
 800e208:	2302      	movs	r3, #2
 800e20a:	e092      	b.n	800e332 <HAL_RTC_SetDate+0x142>
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2201      	movs	r2, #1
 800e210:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	2202      	movs	r2, #2
 800e216:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d10e      	bne.n	800e23c <HAL_RTC_SetDate+0x4c>
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	785b      	ldrb	r3, [r3, #1]
 800e222:	f003 0310 	and.w	r3, r3, #16
 800e226:	2b00      	cmp	r3, #0
 800e228:	d008      	beq.n	800e23c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	785b      	ldrb	r3, [r3, #1]
 800e22e:	f023 0310 	bic.w	r3, r3, #16
 800e232:	b2db      	uxtb	r3, r3
 800e234:	330a      	adds	r3, #10
 800e236:	b2da      	uxtb	r2, r3
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d11c      	bne.n	800e27c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	78db      	ldrb	r3, [r3, #3]
 800e246:	4618      	mov	r0, r3
 800e248:	f000 f9e6 	bl	800e618 <RTC_ByteToBcd2>
 800e24c:	4603      	mov	r3, r0
 800e24e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	785b      	ldrb	r3, [r3, #1]
 800e254:	4618      	mov	r0, r3
 800e256:	f000 f9df 	bl	800e618 <RTC_ByteToBcd2>
 800e25a:	4603      	mov	r3, r0
 800e25c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800e25e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	789b      	ldrb	r3, [r3, #2]
 800e264:	4618      	mov	r0, r3
 800e266:	f000 f9d7 	bl	800e618 <RTC_ByteToBcd2>
 800e26a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800e26c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800e276:	4313      	orrs	r3, r2
 800e278:	617b      	str	r3, [r7, #20]
 800e27a:	e00e      	b.n	800e29a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800e27c:	68bb      	ldr	r3, [r7, #8]
 800e27e:	78db      	ldrb	r3, [r3, #3]
 800e280:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	785b      	ldrb	r3, [r3, #1]
 800e286:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800e288:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800e28a:	68ba      	ldr	r2, [r7, #8]
 800e28c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800e28e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800e290:	68bb      	ldr	r3, [r7, #8]
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800e296:	4313      	orrs	r3, r2
 800e298:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	22ca      	movs	r2, #202	; 0xca
 800e2a0:	625a      	str	r2, [r3, #36]	; 0x24
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	2253      	movs	r2, #83	; 0x53
 800e2a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800e2aa:	68f8      	ldr	r0, [r7, #12]
 800e2ac:	f000 f988 	bl	800e5c0 <RTC_EnterInitMode>
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d00b      	beq.n	800e2ce <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	22ff      	movs	r2, #255	; 0xff
 800e2bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	2204      	movs	r2, #4
 800e2c2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	e031      	b.n	800e332 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	681a      	ldr	r2, [r3, #0]
 800e2d2:	6979      	ldr	r1, [r7, #20]
 800e2d4:	4b19      	ldr	r3, [pc, #100]	; (800e33c <HAL_RTC_SetDate+0x14c>)
 800e2d6:	400b      	ands	r3, r1
 800e2d8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	68da      	ldr	r2, [r3, #12]
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e2e8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	f003 0320 	and.w	r3, r3, #32
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d111      	bne.n	800e31c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e2f8:	68f8      	ldr	r0, [r7, #12]
 800e2fa:	f000 f939 	bl	800e570 <HAL_RTC_WaitForSynchro>
 800e2fe:	4603      	mov	r3, r0
 800e300:	2b00      	cmp	r3, #0
 800e302:	d00b      	beq.n	800e31c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	22ff      	movs	r2, #255	; 0xff
 800e30a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	2204      	movs	r2, #4
 800e310:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	2200      	movs	r2, #0
 800e316:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800e318:	2301      	movs	r3, #1
 800e31a:	e00a      	b.n	800e332 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	22ff      	movs	r2, #255	; 0xff
 800e322:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	2201      	movs	r2, #1
 800e328:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	2200      	movs	r2, #0
 800e32e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800e330:	2300      	movs	r3, #0
  }
}
 800e332:	4618      	mov	r0, r3
 800e334:	371c      	adds	r7, #28
 800e336:	46bd      	mov	sp, r7
 800e338:	bd90      	pop	{r4, r7, pc}
 800e33a:	bf00      	nop
 800e33c:	00ffff3f 	.word	0x00ffff3f

0800e340 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800e340:	b590      	push	{r4, r7, lr}
 800e342:	b089      	sub	sp, #36	; 0x24
 800e344:	af00      	add	r7, sp, #0
 800e346:	60f8      	str	r0, [r7, #12]
 800e348:	60b9      	str	r1, [r7, #8]
 800e34a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 800e34c:	2300      	movs	r3, #0
 800e34e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 800e350:	2300      	movs	r3, #0
 800e352:	61fb      	str	r3, [r7, #28]
 800e354:	2300      	movs	r3, #0
 800e356:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	7f1b      	ldrb	r3, [r3, #28]
 800e35c:	2b01      	cmp	r3, #1
 800e35e:	d101      	bne.n	800e364 <HAL_RTC_SetAlarm+0x24>
 800e360:	2302      	movs	r3, #2
 800e362:	e101      	b.n	800e568 <HAL_RTC_SetAlarm+0x228>
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2201      	movs	r2, #1
 800e368:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	2202      	movs	r2, #2
 800e36e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d137      	bne.n	800e3e6 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	689b      	ldr	r3, [r3, #8]
 800e37c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e380:	2b00      	cmp	r3, #0
 800e382:	d102      	bne.n	800e38a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800e384:	68bb      	ldr	r3, [r7, #8]
 800e386:	2200      	movs	r2, #0
 800e388:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	4618      	mov	r0, r3
 800e390:	f000 f942 	bl	800e618 <RTC_ByteToBcd2>
 800e394:	4603      	mov	r3, r0
 800e396:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	785b      	ldrb	r3, [r3, #1]
 800e39c:	4618      	mov	r0, r3
 800e39e:	f000 f93b 	bl	800e618 <RTC_ByteToBcd2>
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800e3a6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	789b      	ldrb	r3, [r3, #2]
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f000 f933 	bl	800e618 <RTC_ByteToBcd2>
 800e3b2:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800e3b4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	7b1b      	ldrb	r3, [r3, #12]
 800e3bc:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800e3be:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800e3c2:	68bb      	ldr	r3, [r7, #8]
 800e3c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f000 f925 	bl	800e618 <RTC_ByteToBcd2>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800e3d2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 800e3da:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800e3e0:	4313      	orrs	r3, r2
 800e3e2:	61fb      	str	r3, [r7, #28]
 800e3e4:	e023      	b.n	800e42e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	689b      	ldr	r3, [r3, #8]
 800e3ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d102      	bne.n	800e3fa <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	785b      	ldrb	r3, [r3, #1]
 800e404:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800e406:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800e408:	68ba      	ldr	r2, [r7, #8]
 800e40a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 800e40c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800e40e:	68bb      	ldr	r3, [r7, #8]
 800e410:	7b1b      	ldrb	r3, [r3, #12]
 800e412:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800e414:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e41c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800e41e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 800e424:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 800e42a:	4313      	orrs	r3, r2
 800e42c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800e42e:	68bb      	ldr	r3, [r7, #8]
 800e430:	685a      	ldr	r2, [r3, #4]
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	69db      	ldr	r3, [r3, #28]
 800e436:	4313      	orrs	r3, r2
 800e438:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	22ca      	movs	r2, #202	; 0xca
 800e440:	625a      	str	r2, [r3, #36]	; 0x24
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	2253      	movs	r2, #83	; 0x53
 800e448:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800e44a:	68bb      	ldr	r3, [r7, #8]
 800e44c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e44e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e452:	d13f      	bne.n	800e4d4 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	689a      	ldr	r2, [r3, #8]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e462:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	689a      	ldr	r2, [r3, #8]
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e472:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e474:	f7f8 fc2e 	bl	8006cd4 <HAL_GetTick>
 800e478:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800e47a:	e013      	b.n	800e4a4 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800e47c:	f7f8 fc2a 	bl	8006cd4 <HAL_GetTick>
 800e480:	4602      	mov	r2, r0
 800e482:	69bb      	ldr	r3, [r7, #24]
 800e484:	1ad3      	subs	r3, r2, r3
 800e486:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e48a:	d90b      	bls.n	800e4a4 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	22ff      	movs	r2, #255	; 0xff
 800e492:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	2203      	movs	r2, #3
 800e498:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	2200      	movs	r2, #0
 800e49e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800e4a0:	2303      	movs	r3, #3
 800e4a2:	e061      	b.n	800e568 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	68db      	ldr	r3, [r3, #12]
 800e4aa:	f003 0301 	and.w	r3, r3, #1
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d0e4      	beq.n	800e47c <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	69fa      	ldr	r2, [r7, #28]
 800e4b8:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	697a      	ldr	r2, [r7, #20]
 800e4c0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	689a      	ldr	r2, [r3, #8]
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e4d0:	609a      	str	r2, [r3, #8]
 800e4d2:	e03e      	b.n	800e552 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	689a      	ldr	r2, [r3, #8]
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e4e2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	689a      	ldr	r2, [r3, #8]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e4f2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e4f4:	f7f8 fbee 	bl	8006cd4 <HAL_GetTick>
 800e4f8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800e4fa:	e013      	b.n	800e524 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800e4fc:	f7f8 fbea 	bl	8006cd4 <HAL_GetTick>
 800e500:	4602      	mov	r2, r0
 800e502:	69bb      	ldr	r3, [r7, #24]
 800e504:	1ad3      	subs	r3, r2, r3
 800e506:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e50a:	d90b      	bls.n	800e524 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	22ff      	movs	r2, #255	; 0xff
 800e512:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2203      	movs	r2, #3
 800e518:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	2200      	movs	r2, #0
 800e51e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800e520:	2303      	movs	r3, #3
 800e522:	e021      	b.n	800e568 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	68db      	ldr	r3, [r3, #12]
 800e52a:	f003 0302 	and.w	r3, r3, #2
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d0e4      	beq.n	800e4fc <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	69fa      	ldr	r2, [r7, #28]
 800e538:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	697a      	ldr	r2, [r7, #20]
 800e540:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	689a      	ldr	r2, [r3, #8]
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e550:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	22ff      	movs	r2, #255	; 0xff
 800e558:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	2201      	movs	r2, #1
 800e55e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	2200      	movs	r2, #0
 800e564:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800e566:	2300      	movs	r3, #0
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3724      	adds	r7, #36	; 0x24
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd90      	pop	{r4, r7, pc}

0800e570 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800e578:	2300      	movs	r3, #0
 800e57a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	68da      	ldr	r2, [r3, #12]
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800e58a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e58c:	f7f8 fba2 	bl	8006cd4 <HAL_GetTick>
 800e590:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800e592:	e009      	b.n	800e5a8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800e594:	f7f8 fb9e 	bl	8006cd4 <HAL_GetTick>
 800e598:	4602      	mov	r2, r0
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	1ad3      	subs	r3, r2, r3
 800e59e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e5a2:	d901      	bls.n	800e5a8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800e5a4:	2303      	movs	r3, #3
 800e5a6:	e007      	b.n	800e5b8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	68db      	ldr	r3, [r3, #12]
 800e5ae:	f003 0320 	and.w	r3, r3, #32
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d0ee      	beq.n	800e594 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800e5b6:	2300      	movs	r3, #0
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	3710      	adds	r7, #16
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	bd80      	pop	{r7, pc}

0800e5c0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800e5c0:	b580      	push	{r7, lr}
 800e5c2:	b084      	sub	sp, #16
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	68db      	ldr	r3, [r3, #12]
 800e5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d119      	bne.n	800e60e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f04f 32ff 	mov.w	r2, #4294967295
 800e5e2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e5e4:	f7f8 fb76 	bl	8006cd4 <HAL_GetTick>
 800e5e8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800e5ea:	e009      	b.n	800e600 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800e5ec:	f7f8 fb72 	bl	8006cd4 <HAL_GetTick>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	1ad3      	subs	r3, r2, r3
 800e5f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e5fa:	d901      	bls.n	800e600 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800e5fc:	2303      	movs	r3, #3
 800e5fe:	e007      	b.n	800e610 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	68db      	ldr	r3, [r3, #12]
 800e606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d0ee      	beq.n	800e5ec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800e60e:	2300      	movs	r3, #0
}
 800e610:	4618      	mov	r0, r3
 800e612:	3710      	adds	r7, #16
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800e618:	b480      	push	{r7}
 800e61a:	b085      	sub	sp, #20
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	4603      	mov	r3, r0
 800e620:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800e622:	2300      	movs	r3, #0
 800e624:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 800e626:	e005      	b.n	800e634 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	3301      	adds	r3, #1
 800e62c:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800e62e:	79fb      	ldrb	r3, [r7, #7]
 800e630:	3b0a      	subs	r3, #10
 800e632:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 800e634:	79fb      	ldrb	r3, [r7, #7]
 800e636:	2b09      	cmp	r3, #9
 800e638:	d8f6      	bhi.n	800e628 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	b2db      	uxtb	r3, r3
 800e63e:	011b      	lsls	r3, r3, #4
 800e640:	b2da      	uxtb	r2, r3
 800e642:	79fb      	ldrb	r3, [r7, #7]
 800e644:	4313      	orrs	r3, r2
 800e646:	b2db      	uxtb	r3, r3
}
 800e648:	4618      	mov	r0, r3
 800e64a:	3714      	adds	r7, #20
 800e64c:	46bd      	mov	sp, r7
 800e64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e652:	4770      	bx	lr

0800e654 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800e654:	b480      	push	{r7}
 800e656:	b087      	sub	sp, #28
 800e658:	af00      	add	r7, sp, #0
 800e65a:	60f8      	str	r0, [r7, #12]
 800e65c:	60b9      	str	r1, [r7, #8]
 800e65e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800e660:	2300      	movs	r3, #0
 800e662:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	7f1b      	ldrb	r3, [r3, #28]
 800e668:	2b01      	cmp	r3, #1
 800e66a:	d101      	bne.n	800e670 <HAL_RTCEx_SetTimeStamp+0x1c>
 800e66c:	2302      	movs	r3, #2
 800e66e:	e03e      	b.n	800e6ee <HAL_RTCEx_SetTimeStamp+0x9a>
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2201      	movs	r2, #1
 800e674:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	2202      	movs	r2, #2
 800e67a:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	689a      	ldr	r2, [r3, #8]
 800e682:	4b1e      	ldr	r3, [pc, #120]	; (800e6fc <HAL_RTCEx_SetTimeStamp+0xa8>)
 800e684:	4013      	ands	r3, r2
 800e686:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 800e688:	697a      	ldr	r2, [r7, #20]
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	4313      	orrs	r3, r2
 800e68e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	22ca      	movs	r2, #202	; 0xca
 800e696:	625a      	str	r2, [r3, #36]	; 0x24
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	2253      	movs	r2, #83	; 0x53
 800e69e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	f022 0206 	bic.w	r2, r2, #6
 800e6ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	687a      	ldr	r2, [r7, #4]
 800e6bc:	430a      	orrs	r2, r1
 800e6be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	697a      	ldr	r2, [r7, #20]
 800e6c6:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	689a      	ldr	r2, [r3, #8]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e6d6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	22ff      	movs	r2, #255	; 0xff
 800e6de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800e6ec:	2300      	movs	r3, #0
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	371c      	adds	r7, #28
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f8:	4770      	bx	lr
 800e6fa:	bf00      	nop
 800e6fc:	fffff7f7 	.word	0xfffff7f7

0800e700 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b088      	sub	sp, #32
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800e708:	2300      	movs	r3, #0
 800e70a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800e70c:	2300      	movs	r3, #0
 800e70e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800e710:	2300      	movs	r3, #0
 800e712:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2b00      	cmp	r3, #0
 800e718:	d101      	bne.n	800e71e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800e71a:	2301      	movs	r3, #1
 800e71c:	e156      	b.n	800e9cc <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800e724:	b2db      	uxtb	r3, r3
 800e726:	2b00      	cmp	r3, #0
 800e728:	d106      	bne.n	800e738 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2200      	movs	r2, #0
 800e72e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f7f5 f966 	bl	8003a04 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2202      	movs	r2, #2
 800e73c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f000 facf 	bl	800ece4 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	68db      	ldr	r3, [r3, #12]
 800e74a:	2b02      	cmp	r3, #2
 800e74c:	d00c      	beq.n	800e768 <HAL_SAI_Init+0x68>
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d80d      	bhi.n	800e76e <HAL_SAI_Init+0x6e>
 800e752:	2b00      	cmp	r3, #0
 800e754:	d002      	beq.n	800e75c <HAL_SAI_Init+0x5c>
 800e756:	2b01      	cmp	r3, #1
 800e758:	d003      	beq.n	800e762 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800e75a:	e008      	b.n	800e76e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800e75c:	2300      	movs	r3, #0
 800e75e:	61fb      	str	r3, [r7, #28]
      break;
 800e760:	e006      	b.n	800e770 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800e762:	2310      	movs	r3, #16
 800e764:	61fb      	str	r3, [r7, #28]
      break;
 800e766:	e003      	b.n	800e770 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800e768:	2320      	movs	r3, #32
 800e76a:	61fb      	str	r3, [r7, #28]
      break;
 800e76c:	e000      	b.n	800e770 <HAL_SAI_Init+0x70>
      break;
 800e76e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	689b      	ldr	r3, [r3, #8]
 800e774:	2b03      	cmp	r3, #3
 800e776:	d81e      	bhi.n	800e7b6 <HAL_SAI_Init+0xb6>
 800e778:	a201      	add	r2, pc, #4	; (adr r2, 800e780 <HAL_SAI_Init+0x80>)
 800e77a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e77e:	bf00      	nop
 800e780:	0800e791 	.word	0x0800e791
 800e784:	0800e797 	.word	0x0800e797
 800e788:	0800e79f 	.word	0x0800e79f
 800e78c:	0800e7a7 	.word	0x0800e7a7
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800e790:	2300      	movs	r3, #0
 800e792:	617b      	str	r3, [r7, #20]
    }
    break;
 800e794:	e010      	b.n	800e7b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800e796:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e79a:	617b      	str	r3, [r7, #20]
    }
    break;
 800e79c:	e00c      	b.n	800e7b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800e79e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e7a2:	617b      	str	r3, [r7, #20]
    }
    break;
 800e7a4:	e008      	b.n	800e7b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800e7a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e7aa:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	f043 0301 	orr.w	r3, r3, #1
 800e7b2:	61fb      	str	r3, [r7, #28]
    }
    break;
 800e7b4:	e000      	b.n	800e7b8 <HAL_SAI_Init+0xb8>
    default:
      break;
 800e7b6:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a85      	ldr	r2, [pc, #532]	; (800e9d4 <HAL_SAI_Init+0x2d4>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d004      	beq.n	800e7cc <HAL_SAI_Init+0xcc>
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	4a84      	ldr	r2, [pc, #528]	; (800e9d8 <HAL_SAI_Init+0x2d8>)
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d103      	bne.n	800e7d4 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800e7cc:	4a83      	ldr	r2, [pc, #524]	; (800e9dc <HAL_SAI_Init+0x2dc>)
 800e7ce:	69fb      	ldr	r3, [r7, #28]
 800e7d0:	6013      	str	r3, [r2, #0]
 800e7d2:	e002      	b.n	800e7da <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800e7d4:	4a82      	ldr	r2, [pc, #520]	; (800e9e0 <HAL_SAI_Init+0x2e0>)
 800e7d6:	69fb      	ldr	r3, [r7, #28]
 800e7d8:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	69db      	ldr	r3, [r3, #28]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d04c      	beq.n	800e87c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	4a7a      	ldr	r2, [pc, #488]	; (800e9d4 <HAL_SAI_Init+0x2d4>)
 800e7ec:	4293      	cmp	r3, r2
 800e7ee:	d004      	beq.n	800e7fa <HAL_SAI_Init+0xfa>
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	4a78      	ldr	r2, [pc, #480]	; (800e9d8 <HAL_SAI_Init+0x2d8>)
 800e7f6:	4293      	cmp	r3, r2
 800e7f8:	d104      	bne.n	800e804 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800e7fa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800e7fe:	f7ff fa63 	bl	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq>
 800e802:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	4a76      	ldr	r2, [pc, #472]	; (800e9e4 <HAL_SAI_Init+0x2e4>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d004      	beq.n	800e818 <HAL_SAI_Init+0x118>
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	4a75      	ldr	r2, [pc, #468]	; (800e9e8 <HAL_SAI_Init+0x2e8>)
 800e814:	4293      	cmp	r3, r2
 800e816:	d104      	bne.n	800e822 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800e818:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800e81c:	f7ff fa54 	bl	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq>
 800e820:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800e822:	693a      	ldr	r2, [r7, #16]
 800e824:	4613      	mov	r3, r2
 800e826:	009b      	lsls	r3, r3, #2
 800e828:	4413      	add	r3, r2
 800e82a:	005b      	lsls	r3, r3, #1
 800e82c:	461a      	mov	r2, r3
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	69db      	ldr	r3, [r3, #28]
 800e832:	025b      	lsls	r3, r3, #9
 800e834:	fbb2 f3f3 	udiv	r3, r2, r3
 800e838:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	4a6b      	ldr	r2, [pc, #428]	; (800e9ec <HAL_SAI_Init+0x2ec>)
 800e83e:	fba2 2303 	umull	r2, r3, r2, r3
 800e842:	08da      	lsrs	r2, r3, #3
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800e848:	68f9      	ldr	r1, [r7, #12]
 800e84a:	4b68      	ldr	r3, [pc, #416]	; (800e9ec <HAL_SAI_Init+0x2ec>)
 800e84c:	fba3 2301 	umull	r2, r3, r3, r1
 800e850:	08da      	lsrs	r2, r3, #3
 800e852:	4613      	mov	r3, r2
 800e854:	009b      	lsls	r3, r3, #2
 800e856:	4413      	add	r3, r2
 800e858:	005b      	lsls	r3, r3, #1
 800e85a:	1aca      	subs	r2, r1, r3
 800e85c:	2a08      	cmp	r2, #8
 800e85e:	d904      	bls.n	800e86a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	6a1b      	ldr	r3, [r3, #32]
 800e864:	1c5a      	adds	r2, r3, #1
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e86e:	2b04      	cmp	r3, #4
 800e870:	d104      	bne.n	800e87c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	6a1b      	ldr	r3, [r3, #32]
 800e876:	085a      	lsrs	r2, r3, #1
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d003      	beq.n	800e88c <HAL_SAI_Init+0x18c>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	2b02      	cmp	r3, #2
 800e88a:	d109      	bne.n	800e8a0 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e890:	2b01      	cmp	r3, #1
 800e892:	d101      	bne.n	800e898 <HAL_SAI_Init+0x198>
 800e894:	2300      	movs	r3, #0
 800e896:	e001      	b.n	800e89c <HAL_SAI_Init+0x19c>
 800e898:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e89c:	61bb      	str	r3, [r7, #24]
 800e89e:	e008      	b.n	800e8b2 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	d102      	bne.n	800e8ae <HAL_SAI_Init+0x1ae>
 800e8a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e8ac:	e000      	b.n	800e8b0 <HAL_SAI_Init+0x1b0>
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	6819      	ldr	r1, [r3, #0]
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681a      	ldr	r2, [r3, #0]
 800e8bc:	4b4c      	ldr	r3, [pc, #304]	; (800e9f0 <HAL_SAI_Init+0x2f0>)
 800e8be:	400b      	ands	r3, r1
 800e8c0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	6819      	ldr	r1, [r3, #0]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	685a      	ldr	r2, [r3, #4]
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8d0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800e8d6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8dc:	431a      	orrs	r2, r3
 800e8de:	69bb      	ldr	r3, [r7, #24]
 800e8e0:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                               \
 800e8ea:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	691b      	ldr	r3, [r3, #16]
 800e8f0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800e8f6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6a1b      	ldr	r3, [r3, #32]
 800e8fc:	051b      	lsls	r3, r3, #20
 800e8fe:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	430a      	orrs	r2, r1
 800e906:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	6859      	ldr	r1, [r3, #4]
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681a      	ldr	r2, [r3, #0]
 800e912:	4b38      	ldr	r3, [pc, #224]	; (800e9f4 <HAL_SAI_Init+0x2f4>)
 800e914:	400b      	ands	r3, r1
 800e916:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	6859      	ldr	r1, [r3, #4]
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	699a      	ldr	r2, [r3, #24]
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e926:	431a      	orrs	r2, r3
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e92c:	431a      	orrs	r2, r3
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	430a      	orrs	r2, r1
 800e934:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	6899      	ldr	r1, [r3, #8]
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681a      	ldr	r2, [r3, #0]
 800e940:	4b2d      	ldr	r3, [pc, #180]	; (800e9f8 <HAL_SAI_Init+0x2f8>)
 800e942:	400b      	ands	r3, r1
 800e944:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	6899      	ldr	r1, [r3, #8]
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e950:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800e956:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800e95c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800e962:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e968:	3b01      	subs	r3, #1
 800e96a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800e96c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	430a      	orrs	r2, r1
 800e974:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	68d9      	ldr	r1, [r3, #12]
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	f24f 0320 	movw	r3, #61472	; 0xf020
 800e984:	400b      	ands	r3, r1
 800e986:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	68d9      	ldr	r1, [r3, #12]
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e996:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e99c:	041b      	lsls	r3, r3, #16
 800e99e:	431a      	orrs	r2, r3
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e9a4:	3b01      	subs	r3, #1
 800e9a6:	021b      	lsls	r3, r3, #8
 800e9a8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	430a      	orrs	r2, r1
 800e9b0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2201      	movs	r2, #1
 800e9be:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800e9ca:	2300      	movs	r3, #0
}
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	3720      	adds	r7, #32
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	bd80      	pop	{r7, pc}
 800e9d4:	40015804 	.word	0x40015804
 800e9d8:	40015824 	.word	0x40015824
 800e9dc:	40015800 	.word	0x40015800
 800e9e0:	40015c00 	.word	0x40015c00
 800e9e4:	40015c04 	.word	0x40015c04
 800e9e8:	40015c24 	.word	0x40015c24
 800e9ec:	cccccccd 	.word	0xcccccccd
 800e9f0:	ff05c010 	.word	0xff05c010
 800e9f4:	ffff1ff0 	.word	0xffff1ff0
 800e9f8:	fff88000 	.word	0xfff88000

0800e9fc <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b086      	sub	sp, #24
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	60f8      	str	r0, [r7, #12]
 800ea04:	60b9      	str	r1, [r7, #8]
 800ea06:	4613      	mov	r3, r2
 800ea08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800ea0a:	f7f8 f963 	bl	8006cd4 <HAL_GetTick>
 800ea0e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800ea10:	68bb      	ldr	r3, [r7, #8]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d002      	beq.n	800ea1c <HAL_SAI_Transmit_DMA+0x20>
 800ea16:	88fb      	ldrh	r3, [r7, #6]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d101      	bne.n	800ea20 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800ea1c:	2301      	movs	r3, #1
 800ea1e:	e093      	b.n	800eb48 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800ea26:	b2db      	uxtb	r3, r3
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	f040 808c 	bne.w	800eb46 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ea34:	2b01      	cmp	r3, #1
 800ea36:	d101      	bne.n	800ea3c <HAL_SAI_Transmit_DMA+0x40>
 800ea38:	2302      	movs	r3, #2
 800ea3a:	e085      	b.n	800eb48 <HAL_SAI_Transmit_DMA+0x14c>
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	2201      	movs	r2, #1
 800ea40:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	68ba      	ldr	r2, [r7, #8]
 800ea48:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	88fa      	ldrh	r2, [r7, #6]
 800ea4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	88fa      	ldrh	r2, [r7, #6]
 800ea56:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	2212      	movs	r2, #18
 800ea66:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea6e:	4a38      	ldr	r2, [pc, #224]	; (800eb50 <HAL_SAI_Transmit_DMA+0x154>)
 800ea70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea76:	4a37      	ldr	r2, [pc, #220]	; (800eb54 <HAL_SAI_Transmit_DMA+0x158>)
 800ea78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea7e:	4a36      	ldr	r2, [pc, #216]	; (800eb58 <HAL_SAI_Transmit_DMA+0x15c>)
 800ea80:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea86:	2200      	movs	r2, #0
 800ea88:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea92:	4619      	mov	r1, r3
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	331c      	adds	r3, #28
 800ea9a:	461a      	mov	r2, r3
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800eaa2:	f7f9 f841 	bl	8007b28 <HAL_DMA_Start_IT>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d005      	beq.n	800eab8 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	2200      	movs	r2, #0
 800eab0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 800eab4:	2301      	movs	r3, #1
 800eab6:	e047      	b.n	800eb48 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800eab8:	2100      	movs	r1, #0
 800eaba:	68f8      	ldr	r0, [r7, #12]
 800eabc:	f000 f8dc 	bl	800ec78 <SAI_InterruptFlag>
 800eac0:	4601      	mov	r1, r0
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	691a      	ldr	r2, [r3, #16]
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	430a      	orrs	r2, r1
 800eace:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800eade:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800eae0:	e015      	b.n	800eb0e <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800eae2:	f7f8 f8f7 	bl	8006cd4 <HAL_GetTick>
 800eae6:	4602      	mov	r2, r0
 800eae8:	697b      	ldr	r3, [r7, #20]
 800eaea:	1ad3      	subs	r3, r2, r3
 800eaec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800eaf0:	d90d      	bls.n	800eb0e <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800eaf8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2200      	movs	r2, #0
 800eb06:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	e01c      	b.n	800eb48 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	695b      	ldr	r3, [r3, #20]
 800eb14:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d0e2      	beq.n	800eae2 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d107      	bne.n	800eb3a <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	681a      	ldr	r2, [r3, #0]
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800eb38:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800eb42:	2300      	movs	r3, #0
 800eb44:	e000      	b.n	800eb48 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800eb46:	2302      	movs	r3, #2
  }
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3718      	adds	r7, #24
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	bd80      	pop	{r7, pc}
 800eb50:	0800edb5 	.word	0x0800edb5
 800eb54:	0800ed55 	.word	0x0800ed55
 800eb58:	0800ee4d 	.word	0x0800ee4d

0800eb5c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b084      	sub	sp, #16
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	60f8      	str	r0, [r7, #12]
 800eb64:	60b9      	str	r1, [r7, #8]
 800eb66:	4613      	mov	r3, r2
 800eb68:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800eb6a:	68bb      	ldr	r3, [r7, #8]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d002      	beq.n	800eb76 <HAL_SAI_Receive_DMA+0x1a>
 800eb70:	88fb      	ldrh	r3, [r7, #6]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d101      	bne.n	800eb7a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800eb76:	2301      	movs	r3, #1
 800eb78:	e074      	b.n	800ec64 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800eb80:	b2db      	uxtb	r3, r3
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d16d      	bne.n	800ec62 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d101      	bne.n	800eb94 <HAL_SAI_Receive_DMA+0x38>
 800eb90:	2302      	movs	r3, #2
 800eb92:	e067      	b.n	800ec64 <HAL_SAI_Receive_DMA+0x108>
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	2201      	movs	r2, #1
 800eb98:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	68ba      	ldr	r2, [r7, #8]
 800eba0:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	88fa      	ldrh	r2, [r7, #6]
 800eba6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	88fa      	ldrh	r2, [r7, #6]
 800ebae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2222      	movs	r2, #34	; 0x22
 800ebbe:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebc6:	4a29      	ldr	r2, [pc, #164]	; (800ec6c <HAL_SAI_Receive_DMA+0x110>)
 800ebc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebce:	4a28      	ldr	r2, [pc, #160]	; (800ec70 <HAL_SAI_Receive_DMA+0x114>)
 800ebd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebd6:	4a27      	ldr	r2, [pc, #156]	; (800ec74 <HAL_SAI_Receive_DMA+0x118>)
 800ebd8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ebde:	2200      	movs	r2, #0
 800ebe0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	331c      	adds	r3, #28
 800ebec:	4619      	mov	r1, r3
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ebf2:	461a      	mov	r2, r3
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ebfa:	f7f8 ff95 	bl	8007b28 <HAL_DMA_Start_IT>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d005      	beq.n	800ec10 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	2200      	movs	r2, #0
 800ec08:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	e029      	b.n	800ec64 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800ec10:	2100      	movs	r1, #0
 800ec12:	68f8      	ldr	r0, [r7, #12]
 800ec14:	f000 f830 	bl	800ec78 <SAI_InterruptFlag>
 800ec18:	4601      	mov	r1, r0
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	691a      	ldr	r2, [r3, #16]
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	430a      	orrs	r2, r1
 800ec26:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	681a      	ldr	r2, [r3, #0]
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ec36:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d107      	bne.n	800ec56 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	681a      	ldr	r2, [r3, #0]
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800ec54:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	2200      	movs	r2, #0
 800ec5a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800ec5e:	2300      	movs	r3, #0
 800ec60:	e000      	b.n	800ec64 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800ec62:	2302      	movs	r3, #2
  }
}
 800ec64:	4618      	mov	r0, r3
 800ec66:	3710      	adds	r7, #16
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}
 800ec6c:	0800ee31 	.word	0x0800ee31
 800ec70:	0800edd1 	.word	0x0800edd1
 800ec74:	0800ee4d 	.word	0x0800ee4d

0800ec78 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800ec78:	b480      	push	{r7}
 800ec7a:	b085      	sub	sp, #20
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
 800ec80:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800ec82:	2301      	movs	r3, #1
 800ec84:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	2b01      	cmp	r3, #1
 800ec8a:	d103      	bne.n	800ec94 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f043 0308 	orr.w	r3, r3, #8
 800ec92:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec98:	2b08      	cmp	r3, #8
 800ec9a:	d10b      	bne.n	800ecb4 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800eca0:	2b03      	cmp	r3, #3
 800eca2:	d003      	beq.n	800ecac <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	685b      	ldr	r3, [r3, #4]
 800eca8:	2b01      	cmp	r3, #1
 800ecaa:	d103      	bne.n	800ecb4 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	f043 0310 	orr.w	r3, r3, #16
 800ecb2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	685b      	ldr	r3, [r3, #4]
 800ecb8:	2b03      	cmp	r3, #3
 800ecba:	d003      	beq.n	800ecc4 <SAI_InterruptFlag+0x4c>
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	685b      	ldr	r3, [r3, #4]
 800ecc0:	2b02      	cmp	r3, #2
 800ecc2:	d104      	bne.n	800ecce <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800ecca:	60fb      	str	r3, [r7, #12]
 800eccc:	e003      	b.n	800ecd6 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	f043 0304 	orr.w	r3, r3, #4
 800ecd4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	3714      	adds	r7, #20
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece2:	4770      	bx	lr

0800ece4 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b085      	sub	sp, #20
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800ecec:	4b17      	ldr	r3, [pc, #92]	; (800ed4c <SAI_Disable+0x68>)
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4a17      	ldr	r2, [pc, #92]	; (800ed50 <SAI_Disable+0x6c>)
 800ecf2:	fba2 2303 	umull	r2, r3, r2, r3
 800ecf6:	0b1b      	lsrs	r3, r3, #12
 800ecf8:	009b      	lsls	r3, r3, #2
 800ecfa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	681a      	ldr	r2, [r3, #0]
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ed0e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	1e5a      	subs	r2, r3, #1
 800ed14:	60fa      	str	r2, [r7, #12]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d10a      	bne.n	800ed30 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ed20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800ed2a:	2303      	movs	r3, #3
 800ed2c:	72fb      	strb	r3, [r7, #11]
      break;
 800ed2e:	e006      	b.n	800ed3e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d1e8      	bne.n	800ed10 <SAI_Disable+0x2c>

  return status;
 800ed3e:	7afb      	ldrb	r3, [r7, #11]
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	3714      	adds	r7, #20
 800ed44:	46bd      	mov	sp, r7
 800ed46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4a:	4770      	bx	lr
 800ed4c:	20000008 	.word	0x20000008
 800ed50:	95cbec1b 	.word	0x95cbec1b

0800ed54 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed60:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	69db      	ldr	r3, [r3, #28]
 800ed66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed6a:	d01c      	beq.n	800eda6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	2200      	movs	r2, #0
 800ed70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	681a      	ldr	r2, [r3, #0]
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800ed82:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800ed84:	2100      	movs	r1, #0
 800ed86:	68f8      	ldr	r0, [r7, #12]
 800ed88:	f7ff ff76 	bl	800ec78 <SAI_InterruptFlag>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	43d9      	mvns	r1, r3
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	691a      	ldr	r2, [r3, #16]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	400a      	ands	r2, r1
 800ed9c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	2201      	movs	r2, #1
 800eda2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800eda6:	68f8      	ldr	r0, [r7, #12]
 800eda8:	f7f6 fa56 	bl	8005258 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800edac:	bf00      	nop
 800edae:	3710      	adds	r7, #16
 800edb0:	46bd      	mov	sp, r7
 800edb2:	bd80      	pop	{r7, pc}

0800edb4 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b084      	sub	sp, #16
 800edb8:	af00      	add	r7, sp, #0
 800edba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edc0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800edc2:	68f8      	ldr	r0, [r7, #12]
 800edc4:	f7f6 fa52 	bl	800526c <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800edc8:	bf00      	nop
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b084      	sub	sp, #16
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eddc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	69db      	ldr	r3, [r3, #28]
 800ede2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ede6:	d01c      	beq.n	800ee22 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	681a      	ldr	r2, [r3, #0]
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800edf6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	2200      	movs	r2, #0
 800edfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800ee00:	2100      	movs	r1, #0
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f7ff ff38 	bl	800ec78 <SAI_InterruptFlag>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	43d9      	mvns	r1, r3
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	691a      	ldr	r2, [r3, #16]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	400a      	ands	r2, r1
 800ee18:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800ee22:	68f8      	ldr	r0, [r7, #12]
 800ee24:	f7f2 f92c 	bl	8001080 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800ee28:	bf00      	nop
 800ee2a:	3710      	adds	r7, #16
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}

0800ee30 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b084      	sub	sp, #16
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee3c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800ee3e:	68f8      	ldr	r0, [r7, #12]
 800ee40:	f7f2 f92e 	bl	80010a0 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800ee44:	bf00      	nop
 800ee46:	3710      	adds	r7, #16
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}

0800ee4c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b084      	sub	sp, #16
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee58:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ee60:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee70:	2b01      	cmp	r3, #1
 800ee72:	d004      	beq.n	800ee7e <SAI_DMAError+0x32>
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ee78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	d112      	bne.n	800eea4 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	681a      	ldr	r2, [r3, #0]
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800ee8c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800ee8e:	68f8      	ldr	r0, [r7, #12]
 800ee90:	f7ff ff28 	bl	800ece4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2201      	movs	r2, #1
 800ee98:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800eea4:	68f8      	ldr	r0, [r7, #12]
 800eea6:	f7f6 f9eb 	bl	8005280 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800eeaa:	bf00      	nop
 800eeac:	3710      	adds	r7, #16
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}

0800eeb2 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800eeb2:	b580      	push	{r7, lr}
 800eeb4:	b082      	sub	sp, #8
 800eeb6:	af00      	add	r7, sp, #0
 800eeb8:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d101      	bne.n	800eec4 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800eec0:	2301      	movs	r3, #1
 800eec2:	e022      	b.n	800ef0a <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800eeca:	b2db      	uxtb	r3, r3
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d105      	bne.n	800eedc <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2200      	movs	r2, #0
 800eed4:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f7f4 fa5c 	bl	8003394 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2203      	movs	r2, #3
 800eee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 f815 	bl	800ef14 <HAL_SD_InitCard>
 800eeea:	4603      	mov	r3, r0
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d001      	beq.n	800eef4 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800eef0:	2301      	movs	r3, #1
 800eef2:	e00a      	b.n	800ef0a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2200      	movs	r2, #0
 800eef8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	2200      	movs	r2, #0
 800eefe:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2201      	movs	r2, #1
 800ef04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ef08:	2300      	movs	r3, #0
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	3708      	adds	r7, #8
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}
	...

0800ef14 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ef14:	b5b0      	push	{r4, r5, r7, lr}
 800ef16:	b08e      	sub	sp, #56	; 0x38
 800ef18:	af04      	add	r7, sp, #16
 800ef1a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800ef20:	2300      	movs	r3, #0
 800ef22:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800ef24:	2300      	movs	r3, #0
 800ef26:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800ef30:	2376      	movs	r3, #118	; 0x76
 800ef32:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681d      	ldr	r5, [r3, #0]
 800ef38:	466c      	mov	r4, sp
 800ef3a:	f107 0314 	add.w	r3, r7, #20
 800ef3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ef42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ef46:	f107 0308 	add.w	r3, r7, #8
 800ef4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ef4c:	4628      	mov	r0, r5
 800ef4e:	f002 ffef 	bl	8011f30 <SDMMC_Init>
 800ef52:	4603      	mov	r3, r0
 800ef54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ef58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d001      	beq.n	800ef64 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ef60:	2301      	movs	r3, #1
 800ef62:	e056      	b.n	800f012 <HAL_SD_InitCard+0xfe>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	685a      	ldr	r2, [r3, #4]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ef72:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f003 f812 	bl	8011fa2 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	685a      	ldr	r2, [r3, #4]
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ef8c:	605a      	str	r2, [r3, #4]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 fe0e 	bl	800fbb0 <SD_PowerON>
 800ef94:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ef96:	6a3b      	ldr	r3, [r7, #32]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d00b      	beq.n	800efb4 <HAL_SD_InitCard+0xa0>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2201      	movs	r2, #1
 800efa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800efa8:	6a3b      	ldr	r3, [r7, #32]
 800efaa:	431a      	orrs	r2, r3
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800efb0:	2301      	movs	r3, #1
 800efb2:	e02e      	b.n	800f012 <HAL_SD_InitCard+0xfe>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f000 fd2f 	bl	800fa18 <SD_InitCard>
 800efba:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800efbc:	6a3b      	ldr	r3, [r7, #32]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d00b      	beq.n	800efda <HAL_SD_InitCard+0xc6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2201      	movs	r2, #1
 800efc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800efce:	6a3b      	ldr	r3, [r7, #32]
 800efd0:	431a      	orrs	r2, r3
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800efd6:	2301      	movs	r3, #1
 800efd8:	e01b      	b.n	800f012 <HAL_SD_InitCard+0xfe>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efe2:	4618      	mov	r0, r3
 800efe4:	f003 f870 	bl	80120c8 <SDMMC_CmdBlockLength>
 800efe8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800efea:	6a3b      	ldr	r3, [r7, #32]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d00f      	beq.n	800f010 <HAL_SD_InitCard+0xfc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	4a09      	ldr	r2, [pc, #36]	; (800f01c <HAL_SD_InitCard+0x108>)
 800eff6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800effc:	6a3b      	ldr	r3, [r7, #32]
 800effe:	431a      	orrs	r2, r3
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2201      	movs	r2, #1
 800f008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800f00c:	2301      	movs	r3, #1
 800f00e:	e000      	b.n	800f012 <HAL_SD_InitCard+0xfe>
  }

  return HAL_OK;
 800f010:	2300      	movs	r3, #0
}
 800f012:	4618      	mov	r0, r3
 800f014:	3728      	adds	r7, #40	; 0x28
 800f016:	46bd      	mov	sp, r7
 800f018:	bdb0      	pop	{r4, r5, r7, pc}
 800f01a:	bf00      	nop
 800f01c:	004005ff 	.word	0x004005ff

0800f020 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b08c      	sub	sp, #48	; 0x30
 800f024:	af00      	add	r7, sp, #0
 800f026:	60f8      	str	r0, [r7, #12]
 800f028:	60b9      	str	r1, [r7, #8]
 800f02a:	607a      	str	r2, [r7, #4]
 800f02c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d107      	bne.n	800f048 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f03c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800f044:	2301      	movs	r3, #1
 800f046:	e0c3      	b.n	800f1d0 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f04e:	b2db      	uxtb	r3, r3
 800f050:	2b01      	cmp	r3, #1
 800f052:	f040 80bc 	bne.w	800f1ce <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2200      	movs	r2, #0
 800f05a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800f05c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	441a      	add	r2, r3
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f066:	429a      	cmp	r2, r3
 800f068:	d907      	bls.n	800f07a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f06e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800f076:	2301      	movs	r3, #1
 800f078:	e0aa      	b.n	800f1d0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	2203      	movs	r2, #3
 800f07e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	2200      	movs	r2, #0
 800f088:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800f098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f09e:	4a4e      	ldr	r2, [pc, #312]	; (800f1d8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800f0a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0a6:	4a4d      	ldr	r2, [pc, #308]	; (800f1dc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800f0a8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0ca:	689a      	ldr	r2, [r3, #8]
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	430a      	orrs	r2, r1
 800f0d4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	3380      	adds	r3, #128	; 0x80
 800f0e0:	4619      	mov	r1, r3
 800f0e2:	68ba      	ldr	r2, [r7, #8]
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	025b      	lsls	r3, r3, #9
 800f0e8:	089b      	lsrs	r3, r3, #2
 800f0ea:	f7f8 fd1d 	bl	8007b28 <HAL_DMA_Start_IT>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d017      	beq.n	800f124 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800f102:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	4a35      	ldr	r2, [pc, #212]	; (800f1e0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800f10a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f110:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2201      	movs	r2, #1
 800f11c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800f120:	2301      	movs	r3, #1
 800f122:	e055      	b.n	800f1d0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	f042 0208 	orr.w	r2, r2, #8
 800f132:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d002      	beq.n	800f142 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800f13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13e:	025b      	lsls	r3, r3, #9
 800f140:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f142:	f04f 33ff 	mov.w	r3, #4294967295
 800f146:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	025b      	lsls	r3, r3, #9
 800f14c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800f14e:	2390      	movs	r3, #144	; 0x90
 800f150:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f152:	2302      	movs	r3, #2
 800f154:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f156:	2300      	movs	r3, #0
 800f158:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800f15a:	2301      	movs	r3, #1
 800f15c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	f107 0210 	add.w	r2, r7, #16
 800f166:	4611      	mov	r1, r2
 800f168:	4618      	mov	r0, r3
 800f16a:	f002 ff81 	bl	8012070 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	2b01      	cmp	r3, #1
 800f172:	d90a      	bls.n	800f18a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	2282      	movs	r2, #130	; 0x82
 800f178:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f180:	4618      	mov	r0, r3
 800f182:	f002 ffe5 	bl	8012150 <SDMMC_CmdReadMultiBlock>
 800f186:	62f8      	str	r0, [r7, #44]	; 0x2c
 800f188:	e009      	b.n	800f19e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	2281      	movs	r2, #129	; 0x81
 800f18e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f196:	4618      	mov	r0, r3
 800f198:	f002 ffb8 	bl	801210c <SDMMC_CmdReadSingleBlock>
 800f19c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800f19e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d012      	beq.n	800f1ca <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	4a0d      	ldr	r2, [pc, #52]	; (800f1e0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800f1aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1b2:	431a      	orrs	r2, r3
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	e002      	b.n	800f1d0 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	e000      	b.n	800f1d0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800f1ce:	2302      	movs	r3, #2
  }
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	3730      	adds	r7, #48	; 0x30
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	bd80      	pop	{r7, pc}
 800f1d8:	0800f903 	.word	0x0800f903
 800f1dc:	0800f975 	.word	0x0800f975
 800f1e0:	004005ff 	.word	0x004005ff

0800f1e4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b08c      	sub	sp, #48	; 0x30
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	60f8      	str	r0, [r7, #12]
 800f1ec:	60b9      	str	r1, [r7, #8]
 800f1ee:	607a      	str	r2, [r7, #4]
 800f1f0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d107      	bne.n	800f20c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f200:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800f208:	2301      	movs	r3, #1
 800f20a:	e0c6      	b.n	800f39a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f212:	b2db      	uxtb	r3, r3
 800f214:	2b01      	cmp	r3, #1
 800f216:	f040 80bf 	bne.w	800f398 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	2200      	movs	r2, #0
 800f21e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800f220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	441a      	add	r2, r3
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f22a:	429a      	cmp	r2, r3
 800f22c:	d907      	bls.n	800f23e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f232:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800f23a:	2301      	movs	r3, #1
 800f23c:	e0ad      	b.n	800f39a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	2203      	movs	r2, #3
 800f242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	2200      	movs	r2, #0
 800f24c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	f042 021a 	orr.w	r2, r2, #26
 800f25c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f262:	4a50      	ldr	r2, [pc, #320]	; (800f3a4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800f264:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f26a:	4a4f      	ldr	r2, [pc, #316]	; (800f3a8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800f26c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f272:	2200      	movs	r2, #0
 800f274:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f27a:	2b01      	cmp	r3, #1
 800f27c:	d002      	beq.n	800f284 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800f27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f280:	025b      	lsls	r3, r3, #9
 800f282:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	2b01      	cmp	r3, #1
 800f288:	d90a      	bls.n	800f2a0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	22a0      	movs	r2, #160	; 0xa0
 800f28e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f296:	4618      	mov	r0, r3
 800f298:	f002 ff9e 	bl	80121d8 <SDMMC_CmdWriteMultiBlock>
 800f29c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800f29e:	e009      	b.n	800f2b4 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2290      	movs	r2, #144	; 0x90
 800f2a4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	f002 ff71 	bl	8012194 <SDMMC_CmdWriteSingleBlock>
 800f2b2:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800f2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d012      	beq.n	800f2e0 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	4a3b      	ldr	r2, [pc, #236]	; (800f3ac <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800f2c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2c8:	431a      	orrs	r2, r3
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	2201      	movs	r2, #1
 800f2d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	2200      	movs	r2, #0
 800f2da:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800f2dc:	2301      	movs	r3, #1
 800f2de:	e05c      	b.n	800f39a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	f042 0208 	orr.w	r2, r2, #8
 800f2ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2f4:	2240      	movs	r2, #64	; 0x40
 800f2f6:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f308:	689a      	ldr	r2, [r3, #8]
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	430a      	orrs	r2, r1
 800f312:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800f318:	68b9      	ldr	r1, [r7, #8]
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	3380      	adds	r3, #128	; 0x80
 800f320:	461a      	mov	r2, r3
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	025b      	lsls	r3, r3, #9
 800f326:	089b      	lsrs	r3, r3, #2
 800f328:	f7f8 fbfe 	bl	8007b28 <HAL_DMA_Start_IT>
 800f32c:	4603      	mov	r3, r0
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d01a      	beq.n	800f368 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f022 021a 	bic.w	r2, r2, #26
 800f340:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	4a19      	ldr	r2, [pc, #100]	; (800f3ac <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800f348:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f34e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	2201      	movs	r2, #1
 800f35a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	2200      	movs	r2, #0
 800f362:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800f364:	2301      	movs	r3, #1
 800f366:	e018      	b.n	800f39a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f368:	f04f 33ff 	mov.w	r3, #4294967295
 800f36c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	025b      	lsls	r3, r3, #9
 800f372:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800f374:	2390      	movs	r3, #144	; 0x90
 800f376:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800f378:	2300      	movs	r3, #0
 800f37a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f37c:	2300      	movs	r3, #0
 800f37e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800f380:	2301      	movs	r3, #1
 800f382:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	f107 0210 	add.w	r2, r7, #16
 800f38c:	4611      	mov	r1, r2
 800f38e:	4618      	mov	r0, r3
 800f390:	f002 fe6e 	bl	8012070 <SDMMC_ConfigData>

      return HAL_OK;
 800f394:	2300      	movs	r3, #0
 800f396:	e000      	b.n	800f39a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800f398:	2302      	movs	r3, #2
  }
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3730      	adds	r7, #48	; 0x30
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}
 800f3a2:	bf00      	nop
 800f3a4:	0800f8d9 	.word	0x0800f8d9
 800f3a8:	0800f975 	.word	0x0800f975
 800f3ac:	004005ff 	.word	0x004005ff

0800f3b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800f3b0:	b480      	push	{r7}
 800f3b2:	b083      	sub	sp, #12
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800f3b8:	bf00      	nop
 800f3ba:	370c      	adds	r7, #12
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b083      	sub	sp, #12
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3d2:	0f9b      	lsrs	r3, r3, #30
 800f3d4:	b2da      	uxtb	r2, r3
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3de:	0e9b      	lsrs	r3, r3, #26
 800f3e0:	b2db      	uxtb	r3, r3
 800f3e2:	f003 030f 	and.w	r3, r3, #15
 800f3e6:	b2da      	uxtb	r2, r3
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3f0:	0e1b      	lsrs	r3, r3, #24
 800f3f2:	b2db      	uxtb	r3, r3
 800f3f4:	f003 0303 	and.w	r3, r3, #3
 800f3f8:	b2da      	uxtb	r2, r3
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f402:	0c1b      	lsrs	r3, r3, #16
 800f404:	b2da      	uxtb	r2, r3
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f40e:	0a1b      	lsrs	r3, r3, #8
 800f410:	b2da      	uxtb	r2, r3
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f41a:	b2da      	uxtb	r2, r3
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f424:	0d1b      	lsrs	r3, r3, #20
 800f426:	b29a      	uxth	r2, r3
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f430:	0c1b      	lsrs	r3, r3, #16
 800f432:	b2db      	uxtb	r3, r3
 800f434:	f003 030f 	and.w	r3, r3, #15
 800f438:	b2da      	uxtb	r2, r3
 800f43a:	683b      	ldr	r3, [r7, #0]
 800f43c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f442:	0bdb      	lsrs	r3, r3, #15
 800f444:	b2db      	uxtb	r3, r3
 800f446:	f003 0301 	and.w	r3, r3, #1
 800f44a:	b2da      	uxtb	r2, r3
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f454:	0b9b      	lsrs	r3, r3, #14
 800f456:	b2db      	uxtb	r3, r3
 800f458:	f003 0301 	and.w	r3, r3, #1
 800f45c:	b2da      	uxtb	r2, r3
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f466:	0b5b      	lsrs	r3, r3, #13
 800f468:	b2db      	uxtb	r3, r3
 800f46a:	f003 0301 	and.w	r3, r3, #1
 800f46e:	b2da      	uxtb	r2, r3
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f478:	0b1b      	lsrs	r3, r3, #12
 800f47a:	b2db      	uxtb	r3, r3
 800f47c:	f003 0301 	and.w	r3, r3, #1
 800f480:	b2da      	uxtb	r2, r3
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	2200      	movs	r2, #0
 800f48a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f490:	2b00      	cmp	r3, #0
 800f492:	d163      	bne.n	800f55c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f498:	009a      	lsls	r2, r3, #2
 800f49a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800f49e:	4013      	ands	r3, r2
 800f4a0:	687a      	ldr	r2, [r7, #4]
 800f4a2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800f4a4:	0f92      	lsrs	r2, r2, #30
 800f4a6:	431a      	orrs	r2, r3
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4b0:	0edb      	lsrs	r3, r3, #27
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	f003 0307 	and.w	r3, r3, #7
 800f4b8:	b2da      	uxtb	r2, r3
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4c2:	0e1b      	lsrs	r3, r3, #24
 800f4c4:	b2db      	uxtb	r3, r3
 800f4c6:	f003 0307 	and.w	r3, r3, #7
 800f4ca:	b2da      	uxtb	r2, r3
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4d4:	0d5b      	lsrs	r3, r3, #21
 800f4d6:	b2db      	uxtb	r3, r3
 800f4d8:	f003 0307 	and.w	r3, r3, #7
 800f4dc:	b2da      	uxtb	r2, r3
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4e6:	0c9b      	lsrs	r3, r3, #18
 800f4e8:	b2db      	uxtb	r3, r3
 800f4ea:	f003 0307 	and.w	r3, r3, #7
 800f4ee:	b2da      	uxtb	r2, r3
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4f8:	0bdb      	lsrs	r3, r3, #15
 800f4fa:	b2db      	uxtb	r3, r3
 800f4fc:	f003 0307 	and.w	r3, r3, #7
 800f500:	b2da      	uxtb	r2, r3
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	691b      	ldr	r3, [r3, #16]
 800f50a:	1c5a      	adds	r2, r3, #1
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	7e1b      	ldrb	r3, [r3, #24]
 800f514:	b2db      	uxtb	r3, r3
 800f516:	f003 0307 	and.w	r3, r3, #7
 800f51a:	3302      	adds	r3, #2
 800f51c:	2201      	movs	r2, #1
 800f51e:	fa02 f303 	lsl.w	r3, r2, r3
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800f526:	fb02 f203 	mul.w	r2, r2, r3
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	7a1b      	ldrb	r3, [r3, #8]
 800f532:	b2db      	uxtb	r3, r3
 800f534:	f003 030f 	and.w	r3, r3, #15
 800f538:	2201      	movs	r2, #1
 800f53a:	409a      	lsls	r2, r3
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800f548:	0a52      	lsrs	r2, r2, #9
 800f54a:	fb02 f203 	mul.w	r2, r2, r3
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f558:	661a      	str	r2, [r3, #96]	; 0x60
 800f55a:	e031      	b.n	800f5c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f560:	2b01      	cmp	r3, #1
 800f562:	d11d      	bne.n	800f5a0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f568:	041b      	lsls	r3, r3, #16
 800f56a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f572:	0c1b      	lsrs	r3, r3, #16
 800f574:	431a      	orrs	r2, r3
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	691b      	ldr	r3, [r3, #16]
 800f57e:	3301      	adds	r3, #1
 800f580:	029a      	lsls	r2, r3, #10
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f594:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	661a      	str	r2, [r3, #96]	; 0x60
 800f59e:	e00f      	b.n	800f5c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	4a58      	ldr	r2, [pc, #352]	; (800f708 <HAL_SD_GetCardCSD+0x344>)
 800f5a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	2201      	movs	r2, #1
 800f5b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800f5bc:	2301      	movs	r3, #1
 800f5be:	e09d      	b.n	800f6fc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5c4:	0b9b      	lsrs	r3, r3, #14
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	f003 0301 	and.w	r3, r3, #1
 800f5cc:	b2da      	uxtb	r2, r3
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5d6:	09db      	lsrs	r3, r3, #7
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5de:	b2da      	uxtb	r2, r3
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f5e8:	b2db      	uxtb	r3, r3
 800f5ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5ee:	b2da      	uxtb	r2, r3
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f5f8:	0fdb      	lsrs	r3, r3, #31
 800f5fa:	b2da      	uxtb	r2, r3
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f604:	0f5b      	lsrs	r3, r3, #29
 800f606:	b2db      	uxtb	r3, r3
 800f608:	f003 0303 	and.w	r3, r3, #3
 800f60c:	b2da      	uxtb	r2, r3
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f616:	0e9b      	lsrs	r3, r3, #26
 800f618:	b2db      	uxtb	r3, r3
 800f61a:	f003 0307 	and.w	r3, r3, #7
 800f61e:	b2da      	uxtb	r2, r3
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f628:	0d9b      	lsrs	r3, r3, #22
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	f003 030f 	and.w	r3, r3, #15
 800f630:	b2da      	uxtb	r2, r3
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f63a:	0d5b      	lsrs	r3, r3, #21
 800f63c:	b2db      	uxtb	r3, r3
 800f63e:	f003 0301 	and.w	r3, r3, #1
 800f642:	b2da      	uxtb	r2, r3
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	2200      	movs	r2, #0
 800f64e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f656:	0c1b      	lsrs	r3, r3, #16
 800f658:	b2db      	uxtb	r3, r3
 800f65a:	f003 0301 	and.w	r3, r3, #1
 800f65e:	b2da      	uxtb	r2, r3
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f66a:	0bdb      	lsrs	r3, r3, #15
 800f66c:	b2db      	uxtb	r3, r3
 800f66e:	f003 0301 	and.w	r3, r3, #1
 800f672:	b2da      	uxtb	r2, r3
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f67e:	0b9b      	lsrs	r3, r3, #14
 800f680:	b2db      	uxtb	r3, r3
 800f682:	f003 0301 	and.w	r3, r3, #1
 800f686:	b2da      	uxtb	r2, r3
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f692:	0b5b      	lsrs	r3, r3, #13
 800f694:	b2db      	uxtb	r3, r3
 800f696:	f003 0301 	and.w	r3, r3, #1
 800f69a:	b2da      	uxtb	r2, r3
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6a6:	0b1b      	lsrs	r3, r3, #12
 800f6a8:	b2db      	uxtb	r3, r3
 800f6aa:	f003 0301 	and.w	r3, r3, #1
 800f6ae:	b2da      	uxtb	r2, r3
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6ba:	0a9b      	lsrs	r3, r3, #10
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	f003 0303 	and.w	r3, r3, #3
 800f6c2:	b2da      	uxtb	r2, r3
 800f6c4:	683b      	ldr	r3, [r7, #0]
 800f6c6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6ce:	0a1b      	lsrs	r3, r3, #8
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	f003 0303 	and.w	r3, r3, #3
 800f6d6:	b2da      	uxtb	r2, r3
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6e2:	085b      	lsrs	r3, r3, #1
 800f6e4:	b2db      	uxtb	r3, r3
 800f6e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f6ea:	b2da      	uxtb	r2, r3
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800f6f2:	683b      	ldr	r3, [r7, #0]
 800f6f4:	2201      	movs	r2, #1
 800f6f6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800f6fa:	2300      	movs	r3, #0
}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	370c      	adds	r7, #12
 800f700:	46bd      	mov	sp, r7
 800f702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f706:	4770      	bx	lr
 800f708:	004005ff 	.word	0x004005ff

0800f70c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800f70c:	b480      	push	{r7}
 800f70e:	b083      	sub	sp, #12
 800f710:	af00      	add	r7, sp, #0
 800f712:	6078      	str	r0, [r7, #4]
 800f714:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800f756:	2300      	movs	r3, #0
}
 800f758:	4618      	mov	r0, r3
 800f75a:	370c      	adds	r7, #12
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800f764:	b5b0      	push	{r4, r5, r7, lr}
 800f766:	b08e      	sub	sp, #56	; 0x38
 800f768:	af04      	add	r7, sp, #16
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800f76e:	2300      	movs	r3, #0
 800f770:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	2203      	movs	r2, #3
 800f778:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f780:	2b03      	cmp	r3, #3
 800f782:	d02e      	beq.n	800f7e2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f78a:	d106      	bne.n	800f79a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f790:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	639a      	str	r2, [r3, #56]	; 0x38
 800f798:	e029      	b.n	800f7ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f7a0:	d10a      	bne.n	800f7b8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800f7a2:	6878      	ldr	r0, [r7, #4]
 800f7a4:	f000 faba 	bl	800fd1c <SD_WideBus_Enable>
 800f7a8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f7ae:	6a3b      	ldr	r3, [r7, #32]
 800f7b0:	431a      	orrs	r2, r3
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	639a      	str	r2, [r3, #56]	; 0x38
 800f7b6:	e01a      	b.n	800f7ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d10a      	bne.n	800f7d4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f000 faf7 	bl	800fdb2 <SD_WideBus_Disable>
 800f7c4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f7ca:	6a3b      	ldr	r3, [r7, #32]
 800f7cc:	431a      	orrs	r2, r3
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	639a      	str	r2, [r3, #56]	; 0x38
 800f7d2:	e00c      	b.n	800f7ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7d8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	639a      	str	r2, [r3, #56]	; 0x38
 800f7e0:	e005      	b.n	800f7ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7e6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d00b      	beq.n	800f80e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	4a26      	ldr	r2, [pc, #152]	; (800f894 <HAL_SD_ConfigWideBusOperation+0x130>)
 800f7fc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2201      	movs	r2, #1
 800f802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800f806:	2301      	movs	r3, #1
 800f808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f80c:	e01f      	b.n	800f84e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	685b      	ldr	r3, [r3, #4]
 800f812:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	689b      	ldr	r3, [r3, #8]
 800f818:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	68db      	ldr	r3, [r3, #12]
 800f81e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	695b      	ldr	r3, [r3, #20]
 800f828:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	699b      	ldr	r3, [r3, #24]
 800f82e:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681d      	ldr	r5, [r3, #0]
 800f834:	466c      	mov	r4, sp
 800f836:	f107 0314 	add.w	r3, r7, #20
 800f83a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f83e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f842:	f107 0308 	add.w	r3, r7, #8
 800f846:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f848:	4628      	mov	r0, r5
 800f84a:	f002 fb71 	bl	8011f30 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f856:	4618      	mov	r0, r3
 800f858:	f002 fc36 	bl	80120c8 <SDMMC_CmdBlockLength>
 800f85c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f85e:	6a3b      	ldr	r3, [r7, #32]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d00c      	beq.n	800f87e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	4a0a      	ldr	r2, [pc, #40]	; (800f894 <HAL_SD_ConfigWideBusOperation+0x130>)
 800f86a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f870:	6a3b      	ldr	r3, [r7, #32]
 800f872:	431a      	orrs	r2, r3
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800f878:	2301      	movs	r3, #1
 800f87a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	2201      	movs	r2, #1
 800f882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800f886:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	3728      	adds	r7, #40	; 0x28
 800f88e:	46bd      	mov	sp, r7
 800f890:	bdb0      	pop	{r4, r5, r7, pc}
 800f892:	bf00      	nop
 800f894:	004005ff 	.word	0x004005ff

0800f898 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b086      	sub	sp, #24
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800f8a4:	f107 030c 	add.w	r3, r7, #12
 800f8a8:	4619      	mov	r1, r3
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 fa0e 	bl	800fccc <SD_SendStatus>
 800f8b0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d005      	beq.n	800f8c4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f8bc:	697b      	ldr	r3, [r7, #20]
 800f8be:	431a      	orrs	r2, r3
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	0a5b      	lsrs	r3, r3, #9
 800f8c8:	f003 030f 	and.w	r3, r3, #15
 800f8cc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800f8ce:	693b      	ldr	r3, [r7, #16]
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	3718      	adds	r7, #24
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	bd80      	pop	{r7, pc}

0800f8d8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f8d8:	b480      	push	{r7}
 800f8da:	b085      	sub	sp, #20
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f8e4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f8f4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800f8f6:	bf00      	nop
 800f8f8:	3714      	adds	r7, #20
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f900:	4770      	bx	lr

0800f902 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f902:	b580      	push	{r7, lr}
 800f904:	b084      	sub	sp, #16
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f90e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f914:	2b82      	cmp	r3, #130	; 0x82
 800f916:	d111      	bne.n	800f93c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	4618      	mov	r0, r3
 800f91e:	f002 fc7d 	bl	801221c <SDMMC_CmdStopTransfer>
 800f922:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800f924:	68bb      	ldr	r3, [r7, #8]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d008      	beq.n	800f93c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f92e:	68bb      	ldr	r3, [r7, #8]
 800f930:	431a      	orrs	r2, r3
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800f936:	68f8      	ldr	r0, [r7, #12]
 800f938:	f7ff fd3a 	bl	800f3b0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f022 0208 	bic.w	r2, r2, #8
 800f94a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f240 523a 	movw	r2, #1338	; 0x53a
 800f954:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	2201      	movs	r2, #1
 800f95a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	2200      	movs	r2, #0
 800f962:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800f964:	68f8      	ldr	r0, [r7, #12]
 800f966:	f004 f829 	bl	80139bc <HAL_SD_RxCpltCallback>
#endif
}
 800f96a:	bf00      	nop
 800f96c:	3710      	adds	r7, #16
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}
	...

0800f974 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b086      	sub	sp, #24
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f980:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800f982:	6878      	ldr	r0, [r7, #4]
 800f984:	f7f8 fb4c 	bl	8008020 <HAL_DMA_GetError>
 800f988:	4603      	mov	r3, r0
 800f98a:	2b02      	cmp	r3, #2
 800f98c:	d03e      	beq.n	800fa0c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f994:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800f996:	697b      	ldr	r3, [r7, #20]
 800f998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f99a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f99c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800f99e:	693b      	ldr	r3, [r7, #16]
 800f9a0:	2b01      	cmp	r3, #1
 800f9a2:	d002      	beq.n	800f9aa <SD_DMAError+0x36>
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	2b01      	cmp	r3, #1
 800f9a8:	d12d      	bne.n	800fa06 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	4a19      	ldr	r2, [pc, #100]	; (800fa14 <SD_DMAError+0xa0>)
 800f9b0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800f9b2:	697b      	ldr	r3, [r7, #20]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f9b8:	697b      	ldr	r3, [r7, #20]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800f9c0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f9ca:	697b      	ldr	r3, [r7, #20]
 800f9cc:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800f9ce:	6978      	ldr	r0, [r7, #20]
 800f9d0:	f7ff ff62 	bl	800f898 <HAL_SD_GetCardState>
 800f9d4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800f9d6:	68bb      	ldr	r3, [r7, #8]
 800f9d8:	2b06      	cmp	r3, #6
 800f9da:	d002      	beq.n	800f9e2 <SD_DMAError+0x6e>
 800f9dc:	68bb      	ldr	r3, [r7, #8]
 800f9de:	2b05      	cmp	r3, #5
 800f9e0:	d10a      	bne.n	800f9f8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800f9e2:	697b      	ldr	r3, [r7, #20]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	f002 fc18 	bl	801221c <SDMMC_CmdStopTransfer>
 800f9ec:	4602      	mov	r2, r0
 800f9ee:	697b      	ldr	r3, [r7, #20]
 800f9f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9f2:	431a      	orrs	r2, r3
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800f9f8:	697b      	ldr	r3, [r7, #20]
 800f9fa:	2201      	movs	r2, #1
 800f9fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	2200      	movs	r2, #0
 800fa04:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800fa06:	6978      	ldr	r0, [r7, #20]
 800fa08:	f7ff fcd2 	bl	800f3b0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800fa0c:	bf00      	nop
 800fa0e:	3718      	adds	r7, #24
 800fa10:	46bd      	mov	sp, r7
 800fa12:	bd80      	pop	{r7, pc}
 800fa14:	004005ff 	.word	0x004005ff

0800fa18 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800fa18:	b5b0      	push	{r4, r5, r7, lr}
 800fa1a:	b094      	sub	sp, #80	; 0x50
 800fa1c:	af04      	add	r7, sp, #16
 800fa1e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800fa20:	2301      	movs	r3, #1
 800fa22:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f002 fac9 	bl	8011fc0 <SDMMC_GetPowerState>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d102      	bne.n	800fa3a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800fa34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800fa38:	e0b6      	b.n	800fba8 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa3e:	2b03      	cmp	r3, #3
 800fa40:	d02f      	beq.n	800faa2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4618      	mov	r0, r3
 800fa48:	f002 fcf3 	bl	8012432 <SDMMC_CmdSendCID>
 800fa4c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800fa4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d001      	beq.n	800fa58 <SD_InitCard+0x40>
    {
      return errorstate;
 800fa54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa56:	e0a7      	b.n	800fba8 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	2100      	movs	r1, #0
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f002 faf3 	bl	801204a <SDMMC_GetResponse>
 800fa64:	4602      	mov	r2, r0
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	2104      	movs	r1, #4
 800fa70:	4618      	mov	r0, r3
 800fa72:	f002 faea 	bl	801204a <SDMMC_GetResponse>
 800fa76:	4602      	mov	r2, r0
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	2108      	movs	r1, #8
 800fa82:	4618      	mov	r0, r3
 800fa84:	f002 fae1 	bl	801204a <SDMMC_GetResponse>
 800fa88:	4602      	mov	r2, r0
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	210c      	movs	r1, #12
 800fa94:	4618      	mov	r0, r3
 800fa96:	f002 fad8 	bl	801204a <SDMMC_GetResponse>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800faa6:	2b03      	cmp	r3, #3
 800faa8:	d00d      	beq.n	800fac6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	f107 020e 	add.w	r2, r7, #14
 800fab2:	4611      	mov	r1, r2
 800fab4:	4618      	mov	r0, r3
 800fab6:	f002 fcf9 	bl	80124ac <SDMMC_CmdSetRelAdd>
 800faba:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800fabc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <SD_InitCard+0xae>
    {
      return errorstate;
 800fac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fac4:	e070      	b.n	800fba8 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800faca:	2b03      	cmp	r3, #3
 800facc:	d036      	beq.n	800fb3c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800face:	89fb      	ldrh	r3, [r7, #14]
 800fad0:	461a      	mov	r2, r3
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681a      	ldr	r2, [r3, #0]
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fade:	041b      	lsls	r3, r3, #16
 800fae0:	4619      	mov	r1, r3
 800fae2:	4610      	mov	r0, r2
 800fae4:	f002 fcc3 	bl	801246e <SDMMC_CmdSendCSD>
 800fae8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800faea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800faec:	2b00      	cmp	r3, #0
 800faee:	d001      	beq.n	800faf4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800faf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800faf2:	e059      	b.n	800fba8 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	2100      	movs	r1, #0
 800fafa:	4618      	mov	r0, r3
 800fafc:	f002 faa5 	bl	801204a <SDMMC_GetResponse>
 800fb00:	4602      	mov	r2, r0
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	2104      	movs	r1, #4
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	f002 fa9c 	bl	801204a <SDMMC_GetResponse>
 800fb12:	4602      	mov	r2, r0
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	2108      	movs	r1, #8
 800fb1e:	4618      	mov	r0, r3
 800fb20:	f002 fa93 	bl	801204a <SDMMC_GetResponse>
 800fb24:	4602      	mov	r2, r0
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	210c      	movs	r1, #12
 800fb30:	4618      	mov	r0, r3
 800fb32:	f002 fa8a 	bl	801204a <SDMMC_GetResponse>
 800fb36:	4602      	mov	r2, r0
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	2104      	movs	r1, #4
 800fb42:	4618      	mov	r0, r3
 800fb44:	f002 fa81 	bl	801204a <SDMMC_GetResponse>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	0d1a      	lsrs	r2, r3, #20
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800fb50:	f107 0310 	add.w	r3, r7, #16
 800fb54:	4619      	mov	r1, r3
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f7ff fc34 	bl	800f3c4 <HAL_SD_GetCardCSD>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d002      	beq.n	800fb68 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800fb62:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800fb66:	e01f      	b.n	800fba8 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	6819      	ldr	r1, [r3, #0]
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fb70:	041b      	lsls	r3, r3, #16
 800fb72:	461a      	mov	r2, r3
 800fb74:	f04f 0300 	mov.w	r3, #0
 800fb78:	4608      	mov	r0, r1
 800fb7a:	f002 fb71 	bl	8012260 <SDMMC_CmdSelDesel>
 800fb7e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800fb80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d001      	beq.n	800fb8a <SD_InitCard+0x172>
  {
    return errorstate;
 800fb86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb88:	e00e      	b.n	800fba8 <SD_InitCard+0x190>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681d      	ldr	r5, [r3, #0]
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	466c      	mov	r4, sp
 800fb92:	f103 0210 	add.w	r2, r3, #16
 800fb96:	ca07      	ldmia	r2, {r0, r1, r2}
 800fb98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fb9c:	3304      	adds	r3, #4
 800fb9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800fba0:	4628      	mov	r0, r5
 800fba2:	f002 f9c5 	bl	8011f30 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800fba6:	2300      	movs	r3, #0
}
 800fba8:	4618      	mov	r0, r3
 800fbaa:	3740      	adds	r7, #64	; 0x40
 800fbac:	46bd      	mov	sp, r7
 800fbae:	bdb0      	pop	{r4, r5, r7, pc}

0800fbb0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800fbb0:	b580      	push	{r7, lr}
 800fbb2:	b086      	sub	sp, #24
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fbb8:	2300      	movs	r3, #0
 800fbba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800fbbc:	2300      	movs	r3, #0
 800fbbe:	617b      	str	r3, [r7, #20]
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	4618      	mov	r0, r3
 800fbca:	f002 fb6c 	bl	80122a6 <SDMMC_CmdGoIdleState>
 800fbce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d001      	beq.n	800fbda <SD_PowerON+0x2a>
  {
    return errorstate;
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	e072      	b.n	800fcc0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	4618      	mov	r0, r3
 800fbe0:	f002 fb7f 	bl	80122e2 <SDMMC_CmdOperCond>
 800fbe4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d00d      	beq.n	800fc08 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f002 fb55 	bl	80122a6 <SDMMC_CmdGoIdleState>
 800fbfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d004      	beq.n	800fc0e <SD_PowerON+0x5e>
    {
      return errorstate;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	e05b      	b.n	800fcc0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2201      	movs	r2, #1
 800fc0c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc12:	2b01      	cmp	r3, #1
 800fc14:	d137      	bne.n	800fc86 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	2100      	movs	r1, #0
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f002 fb7f 	bl	8012320 <SDMMC_CmdAppCommand>
 800fc22:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d02d      	beq.n	800fc86 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800fc2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800fc2e:	e047      	b.n	800fcc0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	2100      	movs	r1, #0
 800fc36:	4618      	mov	r0, r3
 800fc38:	f002 fb72 	bl	8012320 <SDMMC_CmdAppCommand>
 800fc3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d001      	beq.n	800fc48 <SD_PowerON+0x98>
    {
      return errorstate;
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	e03b      	b.n	800fcc0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	491e      	ldr	r1, [pc, #120]	; (800fcc8 <SD_PowerON+0x118>)
 800fc4e:	4618      	mov	r0, r3
 800fc50:	f002 fb88 	bl	8012364 <SDMMC_CmdAppOperCommand>
 800fc54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d002      	beq.n	800fc62 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800fc5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800fc60:	e02e      	b.n	800fcc0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	2100      	movs	r1, #0
 800fc68:	4618      	mov	r0, r3
 800fc6a:	f002 f9ee 	bl	801204a <SDMMC_GetResponse>
 800fc6e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800fc70:	697b      	ldr	r3, [r7, #20]
 800fc72:	0fdb      	lsrs	r3, r3, #31
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d101      	bne.n	800fc7c <SD_PowerON+0xcc>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	e000      	b.n	800fc7e <SD_PowerON+0xce>
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	613b      	str	r3, [r7, #16]

    count++;
 800fc80:	68bb      	ldr	r3, [r7, #8]
 800fc82:	3301      	adds	r3, #1
 800fc84:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d802      	bhi.n	800fc96 <SD_PowerON+0xe6>
 800fc90:	693b      	ldr	r3, [r7, #16]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d0cc      	beq.n	800fc30 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	d902      	bls.n	800fca6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800fca0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800fca4:	e00c      	b.n	800fcc0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d003      	beq.n	800fcb8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2201      	movs	r2, #1
 800fcb4:	645a      	str	r2, [r3, #68]	; 0x44
 800fcb6:	e002      	b.n	800fcbe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2200      	movs	r2, #0
 800fcbc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800fcbe:	2300      	movs	r3, #0
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	3718      	adds	r7, #24
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}
 800fcc8:	c1100000 	.word	0xc1100000

0800fccc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b084      	sub	sp, #16
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800fcd6:	683b      	ldr	r3, [r7, #0]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d102      	bne.n	800fce2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800fcdc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800fce0:	e018      	b.n	800fd14 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681a      	ldr	r2, [r3, #0]
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fcea:	041b      	lsls	r3, r3, #16
 800fcec:	4619      	mov	r1, r3
 800fcee:	4610      	mov	r0, r2
 800fcf0:	f002 fbfd 	bl	80124ee <SDMMC_CmdSendStatus>
 800fcf4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d001      	beq.n	800fd00 <SD_SendStatus+0x34>
  {
    return errorstate;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	e009      	b.n	800fd14 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	2100      	movs	r1, #0
 800fd06:	4618      	mov	r0, r3
 800fd08:	f002 f99f 	bl	801204a <SDMMC_GetResponse>
 800fd0c:	4602      	mov	r2, r0
 800fd0e:	683b      	ldr	r3, [r7, #0]
 800fd10:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800fd12:	2300      	movs	r3, #0
}
 800fd14:	4618      	mov	r0, r3
 800fd16:	3710      	adds	r7, #16
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	bd80      	pop	{r7, pc}

0800fd1c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b086      	sub	sp, #24
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800fd24:	2300      	movs	r3, #0
 800fd26:	60fb      	str	r3, [r7, #12]
 800fd28:	2300      	movs	r3, #0
 800fd2a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	2100      	movs	r1, #0
 800fd32:	4618      	mov	r0, r3
 800fd34:	f002 f989 	bl	801204a <SDMMC_GetResponse>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fd3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800fd42:	d102      	bne.n	800fd4a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800fd44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fd48:	e02f      	b.n	800fdaa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800fd4a:	f107 030c 	add.w	r3, r7, #12
 800fd4e:	4619      	mov	r1, r3
 800fd50:	6878      	ldr	r0, [r7, #4]
 800fd52:	f000 f879 	bl	800fe48 <SD_FindSCR>
 800fd56:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d001      	beq.n	800fd62 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	e023      	b.n	800fdaa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d01c      	beq.n	800fda6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681a      	ldr	r2, [r3, #0]
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd74:	041b      	lsls	r3, r3, #16
 800fd76:	4619      	mov	r1, r3
 800fd78:	4610      	mov	r0, r2
 800fd7a:	f002 fad1 	bl	8012320 <SDMMC_CmdAppCommand>
 800fd7e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fd80:	697b      	ldr	r3, [r7, #20]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d001      	beq.n	800fd8a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	e00f      	b.n	800fdaa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	2102      	movs	r1, #2
 800fd90:	4618      	mov	r0, r3
 800fd92:	f002 fb0b 	bl	80123ac <SDMMC_CmdBusWidth>
 800fd96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d001      	beq.n	800fda2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800fd9e:	697b      	ldr	r3, [r7, #20]
 800fda0:	e003      	b.n	800fdaa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800fda2:	2300      	movs	r3, #0
 800fda4:	e001      	b.n	800fdaa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800fda6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800fdaa:	4618      	mov	r0, r3
 800fdac:	3718      	adds	r7, #24
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}

0800fdb2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800fdb2:	b580      	push	{r7, lr}
 800fdb4:	b086      	sub	sp, #24
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800fdba:	2300      	movs	r3, #0
 800fdbc:	60fb      	str	r3, [r7, #12]
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	2100      	movs	r1, #0
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f002 f93e 	bl	801204a <SDMMC_GetResponse>
 800fdce:	4603      	mov	r3, r0
 800fdd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fdd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800fdd8:	d102      	bne.n	800fde0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800fdda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fdde:	e02f      	b.n	800fe40 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800fde0:	f107 030c 	add.w	r3, r7, #12
 800fde4:	4619      	mov	r1, r3
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f000 f82e 	bl	800fe48 <SD_FindSCR>
 800fdec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800fdee:	697b      	ldr	r3, [r7, #20]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d001      	beq.n	800fdf8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	e023      	b.n	800fe40 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800fdf8:	693b      	ldr	r3, [r7, #16]
 800fdfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d01c      	beq.n	800fe3c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681a      	ldr	r2, [r3, #0]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fe0a:	041b      	lsls	r3, r3, #16
 800fe0c:	4619      	mov	r1, r3
 800fe0e:	4610      	mov	r0, r2
 800fe10:	f002 fa86 	bl	8012320 <SDMMC_CmdAppCommand>
 800fe14:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fe16:	697b      	ldr	r3, [r7, #20]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d001      	beq.n	800fe20 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800fe1c:	697b      	ldr	r3, [r7, #20]
 800fe1e:	e00f      	b.n	800fe40 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	2100      	movs	r1, #0
 800fe26:	4618      	mov	r0, r3
 800fe28:	f002 fac0 	bl	80123ac <SDMMC_CmdBusWidth>
 800fe2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d001      	beq.n	800fe38 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800fe34:	697b      	ldr	r3, [r7, #20]
 800fe36:	e003      	b.n	800fe40 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800fe38:	2300      	movs	r3, #0
 800fe3a:	e001      	b.n	800fe40 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800fe3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3718      	adds	r7, #24
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}

0800fe48 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800fe48:	b590      	push	{r4, r7, lr}
 800fe4a:	b08f      	sub	sp, #60	; 0x3c
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800fe52:	f7f6 ff3f 	bl	8006cd4 <HAL_GetTick>
 800fe56:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800fe58:	2300      	movs	r3, #0
 800fe5a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	60bb      	str	r3, [r7, #8]
 800fe60:	2300      	movs	r3, #0
 800fe62:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2108      	movs	r1, #8
 800fe6e:	4618      	mov	r0, r3
 800fe70:	f002 f92a 	bl	80120c8 <SDMMC_CmdBlockLength>
 800fe74:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800fe76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d001      	beq.n	800fe80 <SD_FindSCR+0x38>
  {
    return errorstate;
 800fe7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe7e:	e0b2      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681a      	ldr	r2, [r3, #0]
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fe88:	041b      	lsls	r3, r3, #16
 800fe8a:	4619      	mov	r1, r3
 800fe8c:	4610      	mov	r0, r2
 800fe8e:	f002 fa47 	bl	8012320 <SDMMC_CmdAppCommand>
 800fe92:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800fe94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d001      	beq.n	800fe9e <SD_FindSCR+0x56>
  {
    return errorstate;
 800fe9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe9c:	e0a3      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800fe9e:	f04f 33ff 	mov.w	r3, #4294967295
 800fea2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800fea4:	2308      	movs	r3, #8
 800fea6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800fea8:	2330      	movs	r3, #48	; 0x30
 800feaa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800feac:	2302      	movs	r3, #2
 800feae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800feb0:	2300      	movs	r3, #0
 800feb2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800feb4:	2301      	movs	r3, #1
 800feb6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	f107 0210 	add.w	r2, r7, #16
 800fec0:	4611      	mov	r1, r2
 800fec2:	4618      	mov	r0, r3
 800fec4:	f002 f8d4 	bl	8012070 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4618      	mov	r0, r3
 800fece:	f002 fa8f 	bl	80123f0 <SDMMC_CmdSendSCR>
 800fed2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800fed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d02a      	beq.n	800ff30 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800feda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fedc:	e083      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d00f      	beq.n	800ff0c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	6819      	ldr	r1, [r3, #0]
 800fef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fef2:	009b      	lsls	r3, r3, #2
 800fef4:	f107 0208 	add.w	r2, r7, #8
 800fef8:	18d4      	adds	r4, r2, r3
 800fefa:	4608      	mov	r0, r1
 800fefc:	f002 f844 	bl	8011f88 <SDMMC_ReadFIFO>
 800ff00:	4603      	mov	r3, r0
 800ff02:	6023      	str	r3, [r4, #0]
      index++;
 800ff04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff06:	3301      	adds	r3, #1
 800ff08:	637b      	str	r3, [r7, #52]	; 0x34
 800ff0a:	e006      	b.n	800ff1a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ff12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d012      	beq.n	800ff40 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ff1a:	f7f6 fedb 	bl	8006cd4 <HAL_GetTick>
 800ff1e:	4602      	mov	r2, r0
 800ff20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff22:	1ad3      	subs	r3, r2, r3
 800ff24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff28:	d102      	bne.n	800ff30 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ff2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ff2e:	e05a      	b.n	800ffe6 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ff36:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d0cf      	beq.n	800fede <SD_FindSCR+0x96>
 800ff3e:	e000      	b.n	800ff42 <SD_FindSCR+0xfa>
      break;
 800ff40:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ff48:	f003 0308 	and.w	r3, r3, #8
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d005      	beq.n	800ff5c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	2208      	movs	r2, #8
 800ff56:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ff58:	2308      	movs	r3, #8
 800ff5a:	e044      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ff62:	f003 0302 	and.w	r3, r3, #2
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d005      	beq.n	800ff76 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	2202      	movs	r2, #2
 800ff70:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ff72:	2302      	movs	r3, #2
 800ff74:	e037      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ff7c:	f003 0320 	and.w	r3, r3, #32
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d005      	beq.n	800ff90 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	2220      	movs	r2, #32
 800ff8a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ff8c:	2320      	movs	r3, #32
 800ff8e:	e02a      	b.n	800ffe6 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	f240 523a 	movw	r2, #1338	; 0x53a
 800ff98:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	061a      	lsls	r2, r3, #24
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	021b      	lsls	r3, r3, #8
 800ffa2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ffa6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	0a1b      	lsrs	r3, r3, #8
 800ffac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ffb0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	0e1b      	lsrs	r3, r3, #24
 800ffb6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ffb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffba:	601a      	str	r2, [r3, #0]
    scr++;
 800ffbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffbe:	3304      	adds	r3, #4
 800ffc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	061a      	lsls	r2, r3, #24
 800ffc6:	68bb      	ldr	r3, [r7, #8]
 800ffc8:	021b      	lsls	r3, r3, #8
 800ffca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ffce:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ffd0:	68bb      	ldr	r3, [r7, #8]
 800ffd2:	0a1b      	lsrs	r3, r3, #8
 800ffd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ffd8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ffda:	68bb      	ldr	r3, [r7, #8]
 800ffdc:	0e1b      	lsrs	r3, r3, #24
 800ffde:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ffe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffe2:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ffe4:	2300      	movs	r3, #0
}
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	373c      	adds	r7, #60	; 0x3c
 800ffea:	46bd      	mov	sp, r7
 800ffec:	bd90      	pop	{r4, r7, pc}

0800ffee <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 800ffee:	b580      	push	{r7, lr}
 800fff0:	b082      	sub	sp, #8
 800fff2:	af00      	add	r7, sp, #0
 800fff4:	6078      	str	r0, [r7, #4]
 800fff6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d101      	bne.n	8010002 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800fffe:	2301      	movs	r3, #1
 8010000:	e025      	b.n	801004e <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010008:	b2db      	uxtb	r3, r3
 801000a:	2b00      	cmp	r3, #0
 801000c:	d106      	bne.n	801001c <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2200      	movs	r2, #0
 8010012:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8010016:	6878      	ldr	r0, [r7, #4]
 8010018:	f7f3 fcea 	bl	80039f0 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	2202      	movs	r2, #2
 8010020:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681a      	ldr	r2, [r3, #0]
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	3304      	adds	r3, #4
 801002c:	4619      	mov	r1, r3
 801002e:	4610      	mov	r0, r2
 8010030:	f001 fe54 	bl	8011cdc <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6818      	ldr	r0, [r3, #0]
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	685b      	ldr	r3, [r3, #4]
 801003c:	461a      	mov	r2, r3
 801003e:	6839      	ldr	r1, [r7, #0]
 8010040:	f001 febe 	bl	8011dc0 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2201      	movs	r2, #1
 8010048:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 801004c:	2300      	movs	r3, #0
}
 801004e:	4618      	mov	r0, r3
 8010050:	3708      	adds	r7, #8
 8010052:	46bd      	mov	sp, r7
 8010054:	bd80      	pop	{r7, pc}

08010056 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8010056:	b580      	push	{r7, lr}
 8010058:	b084      	sub	sp, #16
 801005a:	af00      	add	r7, sp, #0
 801005c:	60f8      	str	r0, [r7, #12]
 801005e:	60b9      	str	r1, [r7, #8]
 8010060:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010068:	b2db      	uxtb	r3, r3
 801006a:	2b02      	cmp	r3, #2
 801006c:	d101      	bne.n	8010072 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 801006e:	2302      	movs	r3, #2
 8010070:	e018      	b.n	80100a4 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	2202      	movs	r2, #2
 8010076:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	687a      	ldr	r2, [r7, #4]
 8010080:	68b9      	ldr	r1, [r7, #8]
 8010082:	4618      	mov	r0, r3
 8010084:	f001 ff1c 	bl	8011ec0 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	2b02      	cmp	r3, #2
 801008e:	d104      	bne.n	801009a <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	2205      	movs	r2, #5
 8010094:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8010098:	e003      	b.n	80100a2 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	2201      	movs	r2, #1
 801009e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80100a2:	2300      	movs	r3, #0
}
 80100a4:	4618      	mov	r0, r3
 80100a6:	3710      	adds	r7, #16
 80100a8:	46bd      	mov	sp, r7
 80100aa:	bd80      	pop	{r7, pc}

080100ac <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b082      	sub	sp, #8
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
 80100b4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80100bc:	b2db      	uxtb	r3, r3
 80100be:	2b02      	cmp	r3, #2
 80100c0:	d101      	bne.n	80100c6 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80100c2:	2302      	movs	r3, #2
 80100c4:	e00e      	b.n	80100e4 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	2202      	movs	r2, #2
 80100ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	6839      	ldr	r1, [r7, #0]
 80100d4:	4618      	mov	r0, r3
 80100d6:	f001 ff17 	bl	8011f08 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	2201      	movs	r2, #1
 80100de:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80100e2:	2300      	movs	r3, #0
}
 80100e4:	4618      	mov	r0, r3
 80100e6:	3708      	adds	r7, #8
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd80      	pop	{r7, pc}

080100ec <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b084      	sub	sp, #16
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if(hspdif == NULL)
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d101      	bne.n	80100fe <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 80100fa:	2301      	movs	r3, #1
 80100fc:	e04c      	b.n	8010198 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if(hspdif->State == HAL_SPDIFRX_STATE_RESET)
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010104:	b2db      	uxtb	r3, r3
 8010106:	2b00      	cmp	r3, #0
 8010108:	d106      	bne.n	8010118 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2200      	movs	r2, #0
 801010e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f7f3 f9a0 	bl	8003458 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	2202      	movs	r2, #2
 801011c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	681a      	ldr	r2, [r3, #0]
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	f022 0203 	bic.w	r2, r2, #3
 801012e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 8010138:	68fa      	ldr	r2, [r7, #12]
 801013a:	4b19      	ldr	r3, [pc, #100]	; (80101a0 <HAL_SPDIFRX_Init+0xb4>)
 801013c:	4013      	ands	r3, r2
 801013e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 8010148:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 801014e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 8010154:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 801015a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 8010160:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 8010166:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 801016c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
             hspdif->Init.ChannelStatusMask |
 8010172:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
             hspdif->Init.ValidityBitMask |
 8010178:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 801017a:	68fa      	ldr	r2, [r7, #12]
 801017c:	4313      	orrs	r3, r2
 801017e:	60fb      	str	r3, [r7, #12]
             );


  hspdif->Instance->CR = tmpreg;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	68fa      	ldr	r2, [r7, #12]
 8010186:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2200      	movs	r2, #0
 801018c:	649a      	str	r2, [r3, #72]	; 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	2201      	movs	r2, #1
 8010192:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  return HAL_OK;
 8010196:	2300      	movs	r3, #0
}
 8010198:	4618      	mov	r0, r3
 801019a:	3710      	adds	r7, #16
 801019c:	46bd      	mov	sp, r7
 801019e:	bd80      	pop	{r7, pc}
 80101a0:	fff88407 	.word	0xfff88407

080101a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b082      	sub	sp, #8
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d101      	bne.n	80101b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80101b2:	2301      	movs	r3, #1
 80101b4:	e049      	b.n	801024a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80101bc:	b2db      	uxtb	r3, r3
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d106      	bne.n	80101d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	2200      	movs	r2, #0
 80101c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80101ca:	6878      	ldr	r0, [r7, #4]
 80101cc:	f7f3 f986 	bl	80034dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	2202      	movs	r2, #2
 80101d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681a      	ldr	r2, [r3, #0]
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	3304      	adds	r3, #4
 80101e0:	4619      	mov	r1, r3
 80101e2:	4610      	mov	r0, r2
 80101e4:	f000 fc22 	bl	8010a2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2201      	movs	r2, #1
 80101ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2201      	movs	r2, #1
 80101f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2201      	movs	r2, #1
 80101fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	2201      	movs	r2, #1
 8010204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2201      	movs	r2, #1
 801020c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2201      	movs	r2, #1
 8010214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2201      	movs	r2, #1
 801021c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2201      	movs	r2, #1
 8010224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2201      	movs	r2, #1
 801022c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2201      	movs	r2, #1
 8010234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	2201      	movs	r2, #1
 801023c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	2201      	movs	r2, #1
 8010244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010248:	2300      	movs	r3, #0
}
 801024a:	4618      	mov	r0, r3
 801024c:	3708      	adds	r7, #8
 801024e:	46bd      	mov	sp, r7
 8010250:	bd80      	pop	{r7, pc}
	...

08010254 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010254:	b480      	push	{r7}
 8010256:	b085      	sub	sp, #20
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010262:	b2db      	uxtb	r3, r3
 8010264:	2b01      	cmp	r3, #1
 8010266:	d001      	beq.n	801026c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010268:	2301      	movs	r3, #1
 801026a:	e054      	b.n	8010316 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	2202      	movs	r2, #2
 8010270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	68da      	ldr	r2, [r3, #12]
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	f042 0201 	orr.w	r2, r2, #1
 8010282:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	4a26      	ldr	r2, [pc, #152]	; (8010324 <HAL_TIM_Base_Start_IT+0xd0>)
 801028a:	4293      	cmp	r3, r2
 801028c:	d022      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010296:	d01d      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	4a22      	ldr	r2, [pc, #136]	; (8010328 <HAL_TIM_Base_Start_IT+0xd4>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d018      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	4a21      	ldr	r2, [pc, #132]	; (801032c <HAL_TIM_Base_Start_IT+0xd8>)
 80102a8:	4293      	cmp	r3, r2
 80102aa:	d013      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	4a1f      	ldr	r2, [pc, #124]	; (8010330 <HAL_TIM_Base_Start_IT+0xdc>)
 80102b2:	4293      	cmp	r3, r2
 80102b4:	d00e      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	4a1e      	ldr	r2, [pc, #120]	; (8010334 <HAL_TIM_Base_Start_IT+0xe0>)
 80102bc:	4293      	cmp	r3, r2
 80102be:	d009      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	4a1c      	ldr	r2, [pc, #112]	; (8010338 <HAL_TIM_Base_Start_IT+0xe4>)
 80102c6:	4293      	cmp	r3, r2
 80102c8:	d004      	beq.n	80102d4 <HAL_TIM_Base_Start_IT+0x80>
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	4a1b      	ldr	r2, [pc, #108]	; (801033c <HAL_TIM_Base_Start_IT+0xe8>)
 80102d0:	4293      	cmp	r3, r2
 80102d2:	d115      	bne.n	8010300 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	689a      	ldr	r2, [r3, #8]
 80102da:	4b19      	ldr	r3, [pc, #100]	; (8010340 <HAL_TIM_Base_Start_IT+0xec>)
 80102dc:	4013      	ands	r3, r2
 80102de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2b06      	cmp	r3, #6
 80102e4:	d015      	beq.n	8010312 <HAL_TIM_Base_Start_IT+0xbe>
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80102ec:	d011      	beq.n	8010312 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	681a      	ldr	r2, [r3, #0]
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f042 0201 	orr.w	r2, r2, #1
 80102fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80102fe:	e008      	b.n	8010312 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	681a      	ldr	r2, [r3, #0]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	f042 0201 	orr.w	r2, r2, #1
 801030e:	601a      	str	r2, [r3, #0]
 8010310:	e000      	b.n	8010314 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010312:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010314:	2300      	movs	r3, #0
}
 8010316:	4618      	mov	r0, r3
 8010318:	3714      	adds	r7, #20
 801031a:	46bd      	mov	sp, r7
 801031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010320:	4770      	bx	lr
 8010322:	bf00      	nop
 8010324:	40010000 	.word	0x40010000
 8010328:	40000400 	.word	0x40000400
 801032c:	40000800 	.word	0x40000800
 8010330:	40000c00 	.word	0x40000c00
 8010334:	40010400 	.word	0x40010400
 8010338:	40014000 	.word	0x40014000
 801033c:	40001800 	.word	0x40001800
 8010340:	00010007 	.word	0x00010007

08010344 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b082      	sub	sp, #8
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d101      	bne.n	8010356 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010352:	2301      	movs	r3, #1
 8010354:	e049      	b.n	80103ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801035c:	b2db      	uxtb	r3, r3
 801035e:	2b00      	cmp	r3, #0
 8010360:	d106      	bne.n	8010370 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2200      	movs	r2, #0
 8010366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801036a:	6878      	ldr	r0, [r7, #4]
 801036c:	f7f3 f924 	bl	80035b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2202      	movs	r2, #2
 8010374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681a      	ldr	r2, [r3, #0]
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	3304      	adds	r3, #4
 8010380:	4619      	mov	r1, r3
 8010382:	4610      	mov	r0, r2
 8010384:	f000 fb52 	bl	8010a2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	2201      	movs	r2, #1
 801038c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2201      	movs	r2, #1
 8010394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2201      	movs	r2, #1
 801039c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	2201      	movs	r2, #1
 80103a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2201      	movs	r2, #1
 80103ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2201      	movs	r2, #1
 80103b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	2201      	movs	r2, #1
 80103bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	2201      	movs	r2, #1
 80103c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	2201      	movs	r2, #1
 80103cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	2201      	movs	r2, #1
 80103d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2201      	movs	r2, #1
 80103dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	2201      	movs	r2, #1
 80103e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80103e8:	2300      	movs	r3, #0
}
 80103ea:	4618      	mov	r0, r3
 80103ec:	3708      	adds	r7, #8
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}

080103f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80103f2:	b580      	push	{r7, lr}
 80103f4:	b082      	sub	sp, #8
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	691b      	ldr	r3, [r3, #16]
 8010400:	f003 0302 	and.w	r3, r3, #2
 8010404:	2b02      	cmp	r3, #2
 8010406:	d122      	bne.n	801044e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	68db      	ldr	r3, [r3, #12]
 801040e:	f003 0302 	and.w	r3, r3, #2
 8010412:	2b02      	cmp	r3, #2
 8010414:	d11b      	bne.n	801044e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	f06f 0202 	mvn.w	r2, #2
 801041e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	2201      	movs	r2, #1
 8010424:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	699b      	ldr	r3, [r3, #24]
 801042c:	f003 0303 	and.w	r3, r3, #3
 8010430:	2b00      	cmp	r3, #0
 8010432:	d003      	beq.n	801043c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f000 fadb 	bl	80109f0 <HAL_TIM_IC_CaptureCallback>
 801043a:	e005      	b.n	8010448 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801043c:	6878      	ldr	r0, [r7, #4]
 801043e:	f000 facd 	bl	80109dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010442:	6878      	ldr	r0, [r7, #4]
 8010444:	f000 fade 	bl	8010a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2200      	movs	r2, #0
 801044c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	691b      	ldr	r3, [r3, #16]
 8010454:	f003 0304 	and.w	r3, r3, #4
 8010458:	2b04      	cmp	r3, #4
 801045a:	d122      	bne.n	80104a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	68db      	ldr	r3, [r3, #12]
 8010462:	f003 0304 	and.w	r3, r3, #4
 8010466:	2b04      	cmp	r3, #4
 8010468:	d11b      	bne.n	80104a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	f06f 0204 	mvn.w	r2, #4
 8010472:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2202      	movs	r2, #2
 8010478:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	699b      	ldr	r3, [r3, #24]
 8010480:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010484:	2b00      	cmp	r3, #0
 8010486:	d003      	beq.n	8010490 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 fab1 	bl	80109f0 <HAL_TIM_IC_CaptureCallback>
 801048e:	e005      	b.n	801049c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010490:	6878      	ldr	r0, [r7, #4]
 8010492:	f000 faa3 	bl	80109dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010496:	6878      	ldr	r0, [r7, #4]
 8010498:	f000 fab4 	bl	8010a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2200      	movs	r2, #0
 80104a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	691b      	ldr	r3, [r3, #16]
 80104a8:	f003 0308 	and.w	r3, r3, #8
 80104ac:	2b08      	cmp	r3, #8
 80104ae:	d122      	bne.n	80104f6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	f003 0308 	and.w	r3, r3, #8
 80104ba:	2b08      	cmp	r3, #8
 80104bc:	d11b      	bne.n	80104f6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	f06f 0208 	mvn.w	r2, #8
 80104c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	2204      	movs	r2, #4
 80104cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	69db      	ldr	r3, [r3, #28]
 80104d4:	f003 0303 	and.w	r3, r3, #3
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d003      	beq.n	80104e4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 fa87 	bl	80109f0 <HAL_TIM_IC_CaptureCallback>
 80104e2:	e005      	b.n	80104f0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80104e4:	6878      	ldr	r0, [r7, #4]
 80104e6:	f000 fa79 	bl	80109dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80104ea:	6878      	ldr	r0, [r7, #4]
 80104ec:	f000 fa8a 	bl	8010a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	691b      	ldr	r3, [r3, #16]
 80104fc:	f003 0310 	and.w	r3, r3, #16
 8010500:	2b10      	cmp	r3, #16
 8010502:	d122      	bne.n	801054a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	68db      	ldr	r3, [r3, #12]
 801050a:	f003 0310 	and.w	r3, r3, #16
 801050e:	2b10      	cmp	r3, #16
 8010510:	d11b      	bne.n	801054a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	f06f 0210 	mvn.w	r2, #16
 801051a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2208      	movs	r2, #8
 8010520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	69db      	ldr	r3, [r3, #28]
 8010528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801052c:	2b00      	cmp	r3, #0
 801052e:	d003      	beq.n	8010538 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010530:	6878      	ldr	r0, [r7, #4]
 8010532:	f000 fa5d 	bl	80109f0 <HAL_TIM_IC_CaptureCallback>
 8010536:	e005      	b.n	8010544 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010538:	6878      	ldr	r0, [r7, #4]
 801053a:	f000 fa4f 	bl	80109dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f000 fa60 	bl	8010a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2200      	movs	r2, #0
 8010548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	691b      	ldr	r3, [r3, #16]
 8010550:	f003 0301 	and.w	r3, r3, #1
 8010554:	2b01      	cmp	r3, #1
 8010556:	d10e      	bne.n	8010576 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	68db      	ldr	r3, [r3, #12]
 801055e:	f003 0301 	and.w	r3, r3, #1
 8010562:	2b01      	cmp	r3, #1
 8010564:	d107      	bne.n	8010576 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	f06f 0201 	mvn.w	r2, #1
 801056e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010570:	6878      	ldr	r0, [r7, #4]
 8010572:	f7f2 fb0d 	bl	8002b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	691b      	ldr	r3, [r3, #16]
 801057c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010580:	2b80      	cmp	r3, #128	; 0x80
 8010582:	d10e      	bne.n	80105a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	68db      	ldr	r3, [r3, #12]
 801058a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801058e:	2b80      	cmp	r3, #128	; 0x80
 8010590:	d107      	bne.n	80105a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801059a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801059c:	6878      	ldr	r0, [r7, #4]
 801059e:	f000 fef3 	bl	8011388 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	691b      	ldr	r3, [r3, #16]
 80105a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80105ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80105b0:	d10e      	bne.n	80105d0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	68db      	ldr	r3, [r3, #12]
 80105b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80105bc:	2b80      	cmp	r3, #128	; 0x80
 80105be:	d107      	bne.n	80105d0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80105c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80105ca:	6878      	ldr	r0, [r7, #4]
 80105cc:	f000 fee6 	bl	801139c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	691b      	ldr	r3, [r3, #16]
 80105d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105da:	2b40      	cmp	r3, #64	; 0x40
 80105dc:	d10e      	bne.n	80105fc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	68db      	ldr	r3, [r3, #12]
 80105e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105e8:	2b40      	cmp	r3, #64	; 0x40
 80105ea:	d107      	bne.n	80105fc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80105f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80105f6:	6878      	ldr	r0, [r7, #4]
 80105f8:	f000 fa0e 	bl	8010a18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	691b      	ldr	r3, [r3, #16]
 8010602:	f003 0320 	and.w	r3, r3, #32
 8010606:	2b20      	cmp	r3, #32
 8010608:	d10e      	bne.n	8010628 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	68db      	ldr	r3, [r3, #12]
 8010610:	f003 0320 	and.w	r3, r3, #32
 8010614:	2b20      	cmp	r3, #32
 8010616:	d107      	bne.n	8010628 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	f06f 0220 	mvn.w	r2, #32
 8010620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010622:	6878      	ldr	r0, [r7, #4]
 8010624:	f000 fea6 	bl	8011374 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010628:	bf00      	nop
 801062a:	3708      	adds	r7, #8
 801062c:	46bd      	mov	sp, r7
 801062e:	bd80      	pop	{r7, pc}

08010630 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b084      	sub	sp, #16
 8010634:	af00      	add	r7, sp, #0
 8010636:	60f8      	str	r0, [r7, #12]
 8010638:	60b9      	str	r1, [r7, #8]
 801063a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010642:	2b01      	cmp	r3, #1
 8010644:	d101      	bne.n	801064a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8010646:	2302      	movs	r3, #2
 8010648:	e0fd      	b.n	8010846 <HAL_TIM_PWM_ConfigChannel+0x216>
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	2201      	movs	r2, #1
 801064e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	2b14      	cmp	r3, #20
 8010656:	f200 80f0 	bhi.w	801083a <HAL_TIM_PWM_ConfigChannel+0x20a>
 801065a:	a201      	add	r2, pc, #4	; (adr r2, 8010660 <HAL_TIM_PWM_ConfigChannel+0x30>)
 801065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010660:	080106b5 	.word	0x080106b5
 8010664:	0801083b 	.word	0x0801083b
 8010668:	0801083b 	.word	0x0801083b
 801066c:	0801083b 	.word	0x0801083b
 8010670:	080106f5 	.word	0x080106f5
 8010674:	0801083b 	.word	0x0801083b
 8010678:	0801083b 	.word	0x0801083b
 801067c:	0801083b 	.word	0x0801083b
 8010680:	08010737 	.word	0x08010737
 8010684:	0801083b 	.word	0x0801083b
 8010688:	0801083b 	.word	0x0801083b
 801068c:	0801083b 	.word	0x0801083b
 8010690:	08010777 	.word	0x08010777
 8010694:	0801083b 	.word	0x0801083b
 8010698:	0801083b 	.word	0x0801083b
 801069c:	0801083b 	.word	0x0801083b
 80106a0:	080107b9 	.word	0x080107b9
 80106a4:	0801083b 	.word	0x0801083b
 80106a8:	0801083b 	.word	0x0801083b
 80106ac:	0801083b 	.word	0x0801083b
 80106b0:	080107f9 	.word	0x080107f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	68b9      	ldr	r1, [r7, #8]
 80106ba:	4618      	mov	r0, r3
 80106bc:	f000 fa56 	bl	8010b6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	699a      	ldr	r2, [r3, #24]
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	f042 0208 	orr.w	r2, r2, #8
 80106ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	699a      	ldr	r2, [r3, #24]
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	f022 0204 	bic.w	r2, r2, #4
 80106de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	6999      	ldr	r1, [r3, #24]
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	691a      	ldr	r2, [r3, #16]
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	430a      	orrs	r2, r1
 80106f0:	619a      	str	r2, [r3, #24]
      break;
 80106f2:	e0a3      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	68b9      	ldr	r1, [r7, #8]
 80106fa:	4618      	mov	r0, r3
 80106fc:	f000 faa8 	bl	8010c50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	699a      	ldr	r2, [r3, #24]
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801070e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010710:	68fb      	ldr	r3, [r7, #12]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	699a      	ldr	r2, [r3, #24]
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801071e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	6999      	ldr	r1, [r3, #24]
 8010726:	68bb      	ldr	r3, [r7, #8]
 8010728:	691b      	ldr	r3, [r3, #16]
 801072a:	021a      	lsls	r2, r3, #8
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	430a      	orrs	r2, r1
 8010732:	619a      	str	r2, [r3, #24]
      break;
 8010734:	e082      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	68b9      	ldr	r1, [r7, #8]
 801073c:	4618      	mov	r0, r3
 801073e:	f000 faff 	bl	8010d40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	69da      	ldr	r2, [r3, #28]
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f042 0208 	orr.w	r2, r2, #8
 8010750:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	69da      	ldr	r2, [r3, #28]
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	f022 0204 	bic.w	r2, r2, #4
 8010760:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	69d9      	ldr	r1, [r3, #28]
 8010768:	68bb      	ldr	r3, [r7, #8]
 801076a:	691a      	ldr	r2, [r3, #16]
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	430a      	orrs	r2, r1
 8010772:	61da      	str	r2, [r3, #28]
      break;
 8010774:	e062      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	68b9      	ldr	r1, [r7, #8]
 801077c:	4618      	mov	r0, r3
 801077e:	f000 fb55 	bl	8010e2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	69da      	ldr	r2, [r3, #28]
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010790:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	69da      	ldr	r2, [r3, #28]
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80107a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	69d9      	ldr	r1, [r3, #28]
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	691b      	ldr	r3, [r3, #16]
 80107ac:	021a      	lsls	r2, r3, #8
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	430a      	orrs	r2, r1
 80107b4:	61da      	str	r2, [r3, #28]
      break;
 80107b6:	e041      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	68b9      	ldr	r1, [r7, #8]
 80107be:	4618      	mov	r0, r3
 80107c0:	f000 fb8c 	bl	8010edc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	f042 0208 	orr.w	r2, r2, #8
 80107d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	f022 0204 	bic.w	r2, r2, #4
 80107e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80107ea:	68bb      	ldr	r3, [r7, #8]
 80107ec:	691a      	ldr	r2, [r3, #16]
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	430a      	orrs	r2, r1
 80107f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80107f6:	e021      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	68b9      	ldr	r1, [r7, #8]
 80107fe:	4618      	mov	r0, r3
 8010800:	f000 fbbe 	bl	8010f80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010812:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010822:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	691b      	ldr	r3, [r3, #16]
 801082e:	021a      	lsls	r2, r3, #8
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	430a      	orrs	r2, r1
 8010836:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010838:	e000      	b.n	801083c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 801083a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	2200      	movs	r2, #0
 8010840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010844:	2300      	movs	r3, #0
}
 8010846:	4618      	mov	r0, r3
 8010848:	3710      	adds	r7, #16
 801084a:	46bd      	mov	sp, r7
 801084c:	bd80      	pop	{r7, pc}
 801084e:	bf00      	nop

08010850 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b084      	sub	sp, #16
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]
 8010858:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010860:	2b01      	cmp	r3, #1
 8010862:	d101      	bne.n	8010868 <HAL_TIM_ConfigClockSource+0x18>
 8010864:	2302      	movs	r3, #2
 8010866:	e0b3      	b.n	80109d0 <HAL_TIM_ConfigClockSource+0x180>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2201      	movs	r2, #1
 801086c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	2202      	movs	r2, #2
 8010874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	689b      	ldr	r3, [r3, #8]
 801087e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010880:	68fa      	ldr	r2, [r7, #12]
 8010882:	4b55      	ldr	r3, [pc, #340]	; (80109d8 <HAL_TIM_ConfigClockSource+0x188>)
 8010884:	4013      	ands	r3, r2
 8010886:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801088e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	68fa      	ldr	r2, [r7, #12]
 8010896:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80108a0:	d03e      	beq.n	8010920 <HAL_TIM_ConfigClockSource+0xd0>
 80108a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80108a6:	f200 8087 	bhi.w	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80108ae:	f000 8085 	beq.w	80109bc <HAL_TIM_ConfigClockSource+0x16c>
 80108b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80108b6:	d87f      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108b8:	2b70      	cmp	r3, #112	; 0x70
 80108ba:	d01a      	beq.n	80108f2 <HAL_TIM_ConfigClockSource+0xa2>
 80108bc:	2b70      	cmp	r3, #112	; 0x70
 80108be:	d87b      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108c0:	2b60      	cmp	r3, #96	; 0x60
 80108c2:	d050      	beq.n	8010966 <HAL_TIM_ConfigClockSource+0x116>
 80108c4:	2b60      	cmp	r3, #96	; 0x60
 80108c6:	d877      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108c8:	2b50      	cmp	r3, #80	; 0x50
 80108ca:	d03c      	beq.n	8010946 <HAL_TIM_ConfigClockSource+0xf6>
 80108cc:	2b50      	cmp	r3, #80	; 0x50
 80108ce:	d873      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108d0:	2b40      	cmp	r3, #64	; 0x40
 80108d2:	d058      	beq.n	8010986 <HAL_TIM_ConfigClockSource+0x136>
 80108d4:	2b40      	cmp	r3, #64	; 0x40
 80108d6:	d86f      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108d8:	2b30      	cmp	r3, #48	; 0x30
 80108da:	d064      	beq.n	80109a6 <HAL_TIM_ConfigClockSource+0x156>
 80108dc:	2b30      	cmp	r3, #48	; 0x30
 80108de:	d86b      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108e0:	2b20      	cmp	r3, #32
 80108e2:	d060      	beq.n	80109a6 <HAL_TIM_ConfigClockSource+0x156>
 80108e4:	2b20      	cmp	r3, #32
 80108e6:	d867      	bhi.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d05c      	beq.n	80109a6 <HAL_TIM_ConfigClockSource+0x156>
 80108ec:	2b10      	cmp	r3, #16
 80108ee:	d05a      	beq.n	80109a6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80108f0:	e062      	b.n	80109b8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6818      	ldr	r0, [r3, #0]
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	6899      	ldr	r1, [r3, #8]
 80108fa:	683b      	ldr	r3, [r7, #0]
 80108fc:	685a      	ldr	r2, [r3, #4]
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	68db      	ldr	r3, [r3, #12]
 8010902:	f000 fc0b 	bl	801111c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	689b      	ldr	r3, [r3, #8]
 801090c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8010914:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	68fa      	ldr	r2, [r7, #12]
 801091c:	609a      	str	r2, [r3, #8]
      break;
 801091e:	e04e      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6818      	ldr	r0, [r3, #0]
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	6899      	ldr	r1, [r3, #8]
 8010928:	683b      	ldr	r3, [r7, #0]
 801092a:	685a      	ldr	r2, [r3, #4]
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	68db      	ldr	r3, [r3, #12]
 8010930:	f000 fbf4 	bl	801111c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	689a      	ldr	r2, [r3, #8]
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010942:	609a      	str	r2, [r3, #8]
      break;
 8010944:	e03b      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	6818      	ldr	r0, [r3, #0]
 801094a:	683b      	ldr	r3, [r7, #0]
 801094c:	6859      	ldr	r1, [r3, #4]
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	68db      	ldr	r3, [r3, #12]
 8010952:	461a      	mov	r2, r3
 8010954:	f000 fb68 	bl	8011028 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	2150      	movs	r1, #80	; 0x50
 801095e:	4618      	mov	r0, r3
 8010960:	f000 fbc1 	bl	80110e6 <TIM_ITRx_SetConfig>
      break;
 8010964:	e02b      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6818      	ldr	r0, [r3, #0]
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	6859      	ldr	r1, [r3, #4]
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	68db      	ldr	r3, [r3, #12]
 8010972:	461a      	mov	r2, r3
 8010974:	f000 fb87 	bl	8011086 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	2160      	movs	r1, #96	; 0x60
 801097e:	4618      	mov	r0, r3
 8010980:	f000 fbb1 	bl	80110e6 <TIM_ITRx_SetConfig>
      break;
 8010984:	e01b      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6818      	ldr	r0, [r3, #0]
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	6859      	ldr	r1, [r3, #4]
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	68db      	ldr	r3, [r3, #12]
 8010992:	461a      	mov	r2, r3
 8010994:	f000 fb48 	bl	8011028 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	2140      	movs	r1, #64	; 0x40
 801099e:	4618      	mov	r0, r3
 80109a0:	f000 fba1 	bl	80110e6 <TIM_ITRx_SetConfig>
      break;
 80109a4:	e00b      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	681a      	ldr	r2, [r3, #0]
 80109aa:	683b      	ldr	r3, [r7, #0]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	4619      	mov	r1, r3
 80109b0:	4610      	mov	r0, r2
 80109b2:	f000 fb98 	bl	80110e6 <TIM_ITRx_SetConfig>
        break;
 80109b6:	e002      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80109b8:	bf00      	nop
 80109ba:	e000      	b.n	80109be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80109bc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	2201      	movs	r2, #1
 80109c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	2200      	movs	r2, #0
 80109ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80109ce:	2300      	movs	r3, #0
}
 80109d0:	4618      	mov	r0, r3
 80109d2:	3710      	adds	r7, #16
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	fffeff88 	.word	0xfffeff88

080109dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80109dc:	b480      	push	{r7}
 80109de:	b083      	sub	sp, #12
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80109e4:	bf00      	nop
 80109e6:	370c      	adds	r7, #12
 80109e8:	46bd      	mov	sp, r7
 80109ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ee:	4770      	bx	lr

080109f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80109f0:	b480      	push	{r7}
 80109f2:	b083      	sub	sp, #12
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80109f8:	bf00      	nop
 80109fa:	370c      	adds	r7, #12
 80109fc:	46bd      	mov	sp, r7
 80109fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a02:	4770      	bx	lr

08010a04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010a04:	b480      	push	{r7}
 8010a06:	b083      	sub	sp, #12
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010a0c:	bf00      	nop
 8010a0e:	370c      	adds	r7, #12
 8010a10:	46bd      	mov	sp, r7
 8010a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a16:	4770      	bx	lr

08010a18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010a18:	b480      	push	{r7}
 8010a1a:	b083      	sub	sp, #12
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010a20:	bf00      	nop
 8010a22:	370c      	adds	r7, #12
 8010a24:	46bd      	mov	sp, r7
 8010a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2a:	4770      	bx	lr

08010a2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8010a2c:	b480      	push	{r7}
 8010a2e:	b085      	sub	sp, #20
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
 8010a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	4a40      	ldr	r2, [pc, #256]	; (8010b40 <TIM_Base_SetConfig+0x114>)
 8010a40:	4293      	cmp	r3, r2
 8010a42:	d013      	beq.n	8010a6c <TIM_Base_SetConfig+0x40>
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a4a:	d00f      	beq.n	8010a6c <TIM_Base_SetConfig+0x40>
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	4a3d      	ldr	r2, [pc, #244]	; (8010b44 <TIM_Base_SetConfig+0x118>)
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d00b      	beq.n	8010a6c <TIM_Base_SetConfig+0x40>
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	4a3c      	ldr	r2, [pc, #240]	; (8010b48 <TIM_Base_SetConfig+0x11c>)
 8010a58:	4293      	cmp	r3, r2
 8010a5a:	d007      	beq.n	8010a6c <TIM_Base_SetConfig+0x40>
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	4a3b      	ldr	r2, [pc, #236]	; (8010b4c <TIM_Base_SetConfig+0x120>)
 8010a60:	4293      	cmp	r3, r2
 8010a62:	d003      	beq.n	8010a6c <TIM_Base_SetConfig+0x40>
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	4a3a      	ldr	r2, [pc, #232]	; (8010b50 <TIM_Base_SetConfig+0x124>)
 8010a68:	4293      	cmp	r3, r2
 8010a6a:	d108      	bne.n	8010a7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	685b      	ldr	r3, [r3, #4]
 8010a78:	68fa      	ldr	r2, [r7, #12]
 8010a7a:	4313      	orrs	r3, r2
 8010a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	4a2f      	ldr	r2, [pc, #188]	; (8010b40 <TIM_Base_SetConfig+0x114>)
 8010a82:	4293      	cmp	r3, r2
 8010a84:	d02b      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a8c:	d027      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	4a2c      	ldr	r2, [pc, #176]	; (8010b44 <TIM_Base_SetConfig+0x118>)
 8010a92:	4293      	cmp	r3, r2
 8010a94:	d023      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	4a2b      	ldr	r2, [pc, #172]	; (8010b48 <TIM_Base_SetConfig+0x11c>)
 8010a9a:	4293      	cmp	r3, r2
 8010a9c:	d01f      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	4a2a      	ldr	r2, [pc, #168]	; (8010b4c <TIM_Base_SetConfig+0x120>)
 8010aa2:	4293      	cmp	r3, r2
 8010aa4:	d01b      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	4a29      	ldr	r2, [pc, #164]	; (8010b50 <TIM_Base_SetConfig+0x124>)
 8010aaa:	4293      	cmp	r3, r2
 8010aac:	d017      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	4a28      	ldr	r2, [pc, #160]	; (8010b54 <TIM_Base_SetConfig+0x128>)
 8010ab2:	4293      	cmp	r3, r2
 8010ab4:	d013      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	4a27      	ldr	r2, [pc, #156]	; (8010b58 <TIM_Base_SetConfig+0x12c>)
 8010aba:	4293      	cmp	r3, r2
 8010abc:	d00f      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	4a26      	ldr	r2, [pc, #152]	; (8010b5c <TIM_Base_SetConfig+0x130>)
 8010ac2:	4293      	cmp	r3, r2
 8010ac4:	d00b      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	4a25      	ldr	r2, [pc, #148]	; (8010b60 <TIM_Base_SetConfig+0x134>)
 8010aca:	4293      	cmp	r3, r2
 8010acc:	d007      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	4a24      	ldr	r2, [pc, #144]	; (8010b64 <TIM_Base_SetConfig+0x138>)
 8010ad2:	4293      	cmp	r3, r2
 8010ad4:	d003      	beq.n	8010ade <TIM_Base_SetConfig+0xb2>
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	4a23      	ldr	r2, [pc, #140]	; (8010b68 <TIM_Base_SetConfig+0x13c>)
 8010ada:	4293      	cmp	r3, r2
 8010adc:	d108      	bne.n	8010af0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	68db      	ldr	r3, [r3, #12]
 8010aea:	68fa      	ldr	r2, [r7, #12]
 8010aec:	4313      	orrs	r3, r2
 8010aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	695b      	ldr	r3, [r3, #20]
 8010afa:	4313      	orrs	r3, r2
 8010afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	68fa      	ldr	r2, [r7, #12]
 8010b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010b04:	683b      	ldr	r3, [r7, #0]
 8010b06:	689a      	ldr	r2, [r3, #8]
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	681a      	ldr	r2, [r3, #0]
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	4a0a      	ldr	r2, [pc, #40]	; (8010b40 <TIM_Base_SetConfig+0x114>)
 8010b18:	4293      	cmp	r3, r2
 8010b1a:	d003      	beq.n	8010b24 <TIM_Base_SetConfig+0xf8>
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	4a0c      	ldr	r2, [pc, #48]	; (8010b50 <TIM_Base_SetConfig+0x124>)
 8010b20:	4293      	cmp	r3, r2
 8010b22:	d103      	bne.n	8010b2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	691a      	ldr	r2, [r3, #16]
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	2201      	movs	r2, #1
 8010b30:	615a      	str	r2, [r3, #20]
}
 8010b32:	bf00      	nop
 8010b34:	3714      	adds	r7, #20
 8010b36:	46bd      	mov	sp, r7
 8010b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3c:	4770      	bx	lr
 8010b3e:	bf00      	nop
 8010b40:	40010000 	.word	0x40010000
 8010b44:	40000400 	.word	0x40000400
 8010b48:	40000800 	.word	0x40000800
 8010b4c:	40000c00 	.word	0x40000c00
 8010b50:	40010400 	.word	0x40010400
 8010b54:	40014000 	.word	0x40014000
 8010b58:	40014400 	.word	0x40014400
 8010b5c:	40014800 	.word	0x40014800
 8010b60:	40001800 	.word	0x40001800
 8010b64:	40001c00 	.word	0x40001c00
 8010b68:	40002000 	.word	0x40002000

08010b6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b087      	sub	sp, #28
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	6a1b      	ldr	r3, [r3, #32]
 8010b7a:	f023 0201 	bic.w	r2, r3, #1
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	6a1b      	ldr	r3, [r3, #32]
 8010b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	685b      	ldr	r3, [r3, #4]
 8010b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	699b      	ldr	r3, [r3, #24]
 8010b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010b94:	68fa      	ldr	r2, [r7, #12]
 8010b96:	4b2b      	ldr	r3, [pc, #172]	; (8010c44 <TIM_OC1_SetConfig+0xd8>)
 8010b98:	4013      	ands	r3, r2
 8010b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	f023 0303 	bic.w	r3, r3, #3
 8010ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	68fa      	ldr	r2, [r7, #12]
 8010baa:	4313      	orrs	r3, r2
 8010bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	f023 0302 	bic.w	r3, r3, #2
 8010bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010bb6:	683b      	ldr	r3, [r7, #0]
 8010bb8:	689b      	ldr	r3, [r3, #8]
 8010bba:	697a      	ldr	r2, [r7, #20]
 8010bbc:	4313      	orrs	r3, r2
 8010bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	4a21      	ldr	r2, [pc, #132]	; (8010c48 <TIM_OC1_SetConfig+0xdc>)
 8010bc4:	4293      	cmp	r3, r2
 8010bc6:	d003      	beq.n	8010bd0 <TIM_OC1_SetConfig+0x64>
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	4a20      	ldr	r2, [pc, #128]	; (8010c4c <TIM_OC1_SetConfig+0xe0>)
 8010bcc:	4293      	cmp	r3, r2
 8010bce:	d10c      	bne.n	8010bea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	f023 0308 	bic.w	r3, r3, #8
 8010bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010bd8:	683b      	ldr	r3, [r7, #0]
 8010bda:	68db      	ldr	r3, [r3, #12]
 8010bdc:	697a      	ldr	r2, [r7, #20]
 8010bde:	4313      	orrs	r3, r2
 8010be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	f023 0304 	bic.w	r3, r3, #4
 8010be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	4a16      	ldr	r2, [pc, #88]	; (8010c48 <TIM_OC1_SetConfig+0xdc>)
 8010bee:	4293      	cmp	r3, r2
 8010bf0:	d003      	beq.n	8010bfa <TIM_OC1_SetConfig+0x8e>
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	4a15      	ldr	r2, [pc, #84]	; (8010c4c <TIM_OC1_SetConfig+0xe0>)
 8010bf6:	4293      	cmp	r3, r2
 8010bf8:	d111      	bne.n	8010c1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8010bfa:	693b      	ldr	r3, [r7, #16]
 8010bfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010c02:	693b      	ldr	r3, [r7, #16]
 8010c04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8010c0a:	683b      	ldr	r3, [r7, #0]
 8010c0c:	695b      	ldr	r3, [r3, #20]
 8010c0e:	693a      	ldr	r2, [r7, #16]
 8010c10:	4313      	orrs	r3, r2
 8010c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	699b      	ldr	r3, [r3, #24]
 8010c18:	693a      	ldr	r2, [r7, #16]
 8010c1a:	4313      	orrs	r3, r2
 8010c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	693a      	ldr	r2, [r7, #16]
 8010c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	68fa      	ldr	r2, [r7, #12]
 8010c28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8010c2a:	683b      	ldr	r3, [r7, #0]
 8010c2c:	685a      	ldr	r2, [r3, #4]
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	697a      	ldr	r2, [r7, #20]
 8010c36:	621a      	str	r2, [r3, #32]
}
 8010c38:	bf00      	nop
 8010c3a:	371c      	adds	r7, #28
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c42:	4770      	bx	lr
 8010c44:	fffeff8f 	.word	0xfffeff8f
 8010c48:	40010000 	.word	0x40010000
 8010c4c:	40010400 	.word	0x40010400

08010c50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010c50:	b480      	push	{r7}
 8010c52:	b087      	sub	sp, #28
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
 8010c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	6a1b      	ldr	r3, [r3, #32]
 8010c5e:	f023 0210 	bic.w	r2, r3, #16
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	6a1b      	ldr	r3, [r3, #32]
 8010c6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	685b      	ldr	r3, [r3, #4]
 8010c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	699b      	ldr	r3, [r3, #24]
 8010c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010c78:	68fa      	ldr	r2, [r7, #12]
 8010c7a:	4b2e      	ldr	r3, [pc, #184]	; (8010d34 <TIM_OC2_SetConfig+0xe4>)
 8010c7c:	4013      	ands	r3, r2
 8010c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	021b      	lsls	r3, r3, #8
 8010c8e:	68fa      	ldr	r2, [r7, #12]
 8010c90:	4313      	orrs	r3, r2
 8010c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010c94:	697b      	ldr	r3, [r7, #20]
 8010c96:	f023 0320 	bic.w	r3, r3, #32
 8010c9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	689b      	ldr	r3, [r3, #8]
 8010ca0:	011b      	lsls	r3, r3, #4
 8010ca2:	697a      	ldr	r2, [r7, #20]
 8010ca4:	4313      	orrs	r3, r2
 8010ca6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	4a23      	ldr	r2, [pc, #140]	; (8010d38 <TIM_OC2_SetConfig+0xe8>)
 8010cac:	4293      	cmp	r3, r2
 8010cae:	d003      	beq.n	8010cb8 <TIM_OC2_SetConfig+0x68>
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	4a22      	ldr	r2, [pc, #136]	; (8010d3c <TIM_OC2_SetConfig+0xec>)
 8010cb4:	4293      	cmp	r3, r2
 8010cb6:	d10d      	bne.n	8010cd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010cb8:	697b      	ldr	r3, [r7, #20]
 8010cba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010cc0:	683b      	ldr	r3, [r7, #0]
 8010cc2:	68db      	ldr	r3, [r3, #12]
 8010cc4:	011b      	lsls	r3, r3, #4
 8010cc6:	697a      	ldr	r2, [r7, #20]
 8010cc8:	4313      	orrs	r3, r2
 8010cca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010ccc:	697b      	ldr	r3, [r7, #20]
 8010cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010cd2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	4a18      	ldr	r2, [pc, #96]	; (8010d38 <TIM_OC2_SetConfig+0xe8>)
 8010cd8:	4293      	cmp	r3, r2
 8010cda:	d003      	beq.n	8010ce4 <TIM_OC2_SetConfig+0x94>
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	4a17      	ldr	r2, [pc, #92]	; (8010d3c <TIM_OC2_SetConfig+0xec>)
 8010ce0:	4293      	cmp	r3, r2
 8010ce2:	d113      	bne.n	8010d0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010cea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010cec:	693b      	ldr	r3, [r7, #16]
 8010cee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010cf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010cf4:	683b      	ldr	r3, [r7, #0]
 8010cf6:	695b      	ldr	r3, [r3, #20]
 8010cf8:	009b      	lsls	r3, r3, #2
 8010cfa:	693a      	ldr	r2, [r7, #16]
 8010cfc:	4313      	orrs	r3, r2
 8010cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	699b      	ldr	r3, [r3, #24]
 8010d04:	009b      	lsls	r3, r3, #2
 8010d06:	693a      	ldr	r2, [r7, #16]
 8010d08:	4313      	orrs	r3, r2
 8010d0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	693a      	ldr	r2, [r7, #16]
 8010d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	68fa      	ldr	r2, [r7, #12]
 8010d16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	685a      	ldr	r2, [r3, #4]
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	697a      	ldr	r2, [r7, #20]
 8010d24:	621a      	str	r2, [r3, #32]
}
 8010d26:	bf00      	nop
 8010d28:	371c      	adds	r7, #28
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d30:	4770      	bx	lr
 8010d32:	bf00      	nop
 8010d34:	feff8fff 	.word	0xfeff8fff
 8010d38:	40010000 	.word	0x40010000
 8010d3c:	40010400 	.word	0x40010400

08010d40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b087      	sub	sp, #28
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
 8010d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6a1b      	ldr	r3, [r3, #32]
 8010d4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	6a1b      	ldr	r3, [r3, #32]
 8010d5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	685b      	ldr	r3, [r3, #4]
 8010d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	69db      	ldr	r3, [r3, #28]
 8010d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010d68:	68fa      	ldr	r2, [r7, #12]
 8010d6a:	4b2d      	ldr	r3, [pc, #180]	; (8010e20 <TIM_OC3_SetConfig+0xe0>)
 8010d6c:	4013      	ands	r3, r2
 8010d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	f023 0303 	bic.w	r3, r3, #3
 8010d76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	68fa      	ldr	r2, [r7, #12]
 8010d7e:	4313      	orrs	r3, r2
 8010d80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010d82:	697b      	ldr	r3, [r7, #20]
 8010d84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010d88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	689b      	ldr	r3, [r3, #8]
 8010d8e:	021b      	lsls	r3, r3, #8
 8010d90:	697a      	ldr	r2, [r7, #20]
 8010d92:	4313      	orrs	r3, r2
 8010d94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	4a22      	ldr	r2, [pc, #136]	; (8010e24 <TIM_OC3_SetConfig+0xe4>)
 8010d9a:	4293      	cmp	r3, r2
 8010d9c:	d003      	beq.n	8010da6 <TIM_OC3_SetConfig+0x66>
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	4a21      	ldr	r2, [pc, #132]	; (8010e28 <TIM_OC3_SetConfig+0xe8>)
 8010da2:	4293      	cmp	r3, r2
 8010da4:	d10d      	bne.n	8010dc2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010da6:	697b      	ldr	r3, [r7, #20]
 8010da8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010dac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010dae:	683b      	ldr	r3, [r7, #0]
 8010db0:	68db      	ldr	r3, [r3, #12]
 8010db2:	021b      	lsls	r3, r3, #8
 8010db4:	697a      	ldr	r2, [r7, #20]
 8010db6:	4313      	orrs	r3, r2
 8010db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010dba:	697b      	ldr	r3, [r7, #20]
 8010dbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	4a17      	ldr	r2, [pc, #92]	; (8010e24 <TIM_OC3_SetConfig+0xe4>)
 8010dc6:	4293      	cmp	r3, r2
 8010dc8:	d003      	beq.n	8010dd2 <TIM_OC3_SetConfig+0x92>
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	4a16      	ldr	r2, [pc, #88]	; (8010e28 <TIM_OC3_SetConfig+0xe8>)
 8010dce:	4293      	cmp	r3, r2
 8010dd0:	d113      	bne.n	8010dfa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010dd2:	693b      	ldr	r3, [r7, #16]
 8010dd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010dda:	693b      	ldr	r3, [r7, #16]
 8010ddc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010de2:	683b      	ldr	r3, [r7, #0]
 8010de4:	695b      	ldr	r3, [r3, #20]
 8010de6:	011b      	lsls	r3, r3, #4
 8010de8:	693a      	ldr	r2, [r7, #16]
 8010dea:	4313      	orrs	r3, r2
 8010dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	699b      	ldr	r3, [r3, #24]
 8010df2:	011b      	lsls	r3, r3, #4
 8010df4:	693a      	ldr	r2, [r7, #16]
 8010df6:	4313      	orrs	r3, r2
 8010df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	693a      	ldr	r2, [r7, #16]
 8010dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	68fa      	ldr	r2, [r7, #12]
 8010e04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010e06:	683b      	ldr	r3, [r7, #0]
 8010e08:	685a      	ldr	r2, [r3, #4]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	697a      	ldr	r2, [r7, #20]
 8010e12:	621a      	str	r2, [r3, #32]
}
 8010e14:	bf00      	nop
 8010e16:	371c      	adds	r7, #28
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1e:	4770      	bx	lr
 8010e20:	fffeff8f 	.word	0xfffeff8f
 8010e24:	40010000 	.word	0x40010000
 8010e28:	40010400 	.word	0x40010400

08010e2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010e2c:	b480      	push	{r7}
 8010e2e:	b087      	sub	sp, #28
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
 8010e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	6a1b      	ldr	r3, [r3, #32]
 8010e3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6a1b      	ldr	r3, [r3, #32]
 8010e46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	685b      	ldr	r3, [r3, #4]
 8010e4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	69db      	ldr	r3, [r3, #28]
 8010e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010e54:	68fa      	ldr	r2, [r7, #12]
 8010e56:	4b1e      	ldr	r3, [pc, #120]	; (8010ed0 <TIM_OC4_SetConfig+0xa4>)
 8010e58:	4013      	ands	r3, r2
 8010e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010e64:	683b      	ldr	r3, [r7, #0]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	021b      	lsls	r3, r3, #8
 8010e6a:	68fa      	ldr	r2, [r7, #12]
 8010e6c:	4313      	orrs	r3, r2
 8010e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010e70:	693b      	ldr	r3, [r7, #16]
 8010e72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010e76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	689b      	ldr	r3, [r3, #8]
 8010e7c:	031b      	lsls	r3, r3, #12
 8010e7e:	693a      	ldr	r2, [r7, #16]
 8010e80:	4313      	orrs	r3, r2
 8010e82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	4a13      	ldr	r2, [pc, #76]	; (8010ed4 <TIM_OC4_SetConfig+0xa8>)
 8010e88:	4293      	cmp	r3, r2
 8010e8a:	d003      	beq.n	8010e94 <TIM_OC4_SetConfig+0x68>
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	4a12      	ldr	r2, [pc, #72]	; (8010ed8 <TIM_OC4_SetConfig+0xac>)
 8010e90:	4293      	cmp	r3, r2
 8010e92:	d109      	bne.n	8010ea8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010e94:	697b      	ldr	r3, [r7, #20]
 8010e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010e9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	695b      	ldr	r3, [r3, #20]
 8010ea0:	019b      	lsls	r3, r3, #6
 8010ea2:	697a      	ldr	r2, [r7, #20]
 8010ea4:	4313      	orrs	r3, r2
 8010ea6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	697a      	ldr	r2, [r7, #20]
 8010eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	68fa      	ldr	r2, [r7, #12]
 8010eb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010eb4:	683b      	ldr	r3, [r7, #0]
 8010eb6:	685a      	ldr	r2, [r3, #4]
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	693a      	ldr	r2, [r7, #16]
 8010ec0:	621a      	str	r2, [r3, #32]
}
 8010ec2:	bf00      	nop
 8010ec4:	371c      	adds	r7, #28
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	feff8fff 	.word	0xfeff8fff
 8010ed4:	40010000 	.word	0x40010000
 8010ed8:	40010400 	.word	0x40010400

08010edc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b087      	sub	sp, #28
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	6a1b      	ldr	r3, [r3, #32]
 8010eea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	6a1b      	ldr	r3, [r3, #32]
 8010ef6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	685b      	ldr	r3, [r3, #4]
 8010efc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010f04:	68fa      	ldr	r2, [r7, #12]
 8010f06:	4b1b      	ldr	r3, [pc, #108]	; (8010f74 <TIM_OC5_SetConfig+0x98>)
 8010f08:	4013      	ands	r3, r2
 8010f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010f0c:	683b      	ldr	r3, [r7, #0]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	68fa      	ldr	r2, [r7, #12]
 8010f12:	4313      	orrs	r3, r2
 8010f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010f16:	693b      	ldr	r3, [r7, #16]
 8010f18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010f1c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010f1e:	683b      	ldr	r3, [r7, #0]
 8010f20:	689b      	ldr	r3, [r3, #8]
 8010f22:	041b      	lsls	r3, r3, #16
 8010f24:	693a      	ldr	r2, [r7, #16]
 8010f26:	4313      	orrs	r3, r2
 8010f28:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	4a12      	ldr	r2, [pc, #72]	; (8010f78 <TIM_OC5_SetConfig+0x9c>)
 8010f2e:	4293      	cmp	r3, r2
 8010f30:	d003      	beq.n	8010f3a <TIM_OC5_SetConfig+0x5e>
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	4a11      	ldr	r2, [pc, #68]	; (8010f7c <TIM_OC5_SetConfig+0xa0>)
 8010f36:	4293      	cmp	r3, r2
 8010f38:	d109      	bne.n	8010f4e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010f3a:	697b      	ldr	r3, [r7, #20]
 8010f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010f40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010f42:	683b      	ldr	r3, [r7, #0]
 8010f44:	695b      	ldr	r3, [r3, #20]
 8010f46:	021b      	lsls	r3, r3, #8
 8010f48:	697a      	ldr	r2, [r7, #20]
 8010f4a:	4313      	orrs	r3, r2
 8010f4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	697a      	ldr	r2, [r7, #20]
 8010f52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	68fa      	ldr	r2, [r7, #12]
 8010f58:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	685a      	ldr	r2, [r3, #4]
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	693a      	ldr	r2, [r7, #16]
 8010f66:	621a      	str	r2, [r3, #32]
}
 8010f68:	bf00      	nop
 8010f6a:	371c      	adds	r7, #28
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f72:	4770      	bx	lr
 8010f74:	fffeff8f 	.word	0xfffeff8f
 8010f78:	40010000 	.word	0x40010000
 8010f7c:	40010400 	.word	0x40010400

08010f80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010f80:	b480      	push	{r7}
 8010f82:	b087      	sub	sp, #28
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	6a1b      	ldr	r3, [r3, #32]
 8010f8e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	6a1b      	ldr	r3, [r3, #32]
 8010f9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	685b      	ldr	r3, [r3, #4]
 8010fa0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010fa8:	68fa      	ldr	r2, [r7, #12]
 8010faa:	4b1c      	ldr	r3, [pc, #112]	; (801101c <TIM_OC6_SetConfig+0x9c>)
 8010fac:	4013      	ands	r3, r2
 8010fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010fb0:	683b      	ldr	r3, [r7, #0]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	021b      	lsls	r3, r3, #8
 8010fb6:	68fa      	ldr	r2, [r7, #12]
 8010fb8:	4313      	orrs	r3, r2
 8010fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010fc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010fc4:	683b      	ldr	r3, [r7, #0]
 8010fc6:	689b      	ldr	r3, [r3, #8]
 8010fc8:	051b      	lsls	r3, r3, #20
 8010fca:	693a      	ldr	r2, [r7, #16]
 8010fcc:	4313      	orrs	r3, r2
 8010fce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	4a13      	ldr	r2, [pc, #76]	; (8011020 <TIM_OC6_SetConfig+0xa0>)
 8010fd4:	4293      	cmp	r3, r2
 8010fd6:	d003      	beq.n	8010fe0 <TIM_OC6_SetConfig+0x60>
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	4a12      	ldr	r2, [pc, #72]	; (8011024 <TIM_OC6_SetConfig+0xa4>)
 8010fdc:	4293      	cmp	r3, r2
 8010fde:	d109      	bne.n	8010ff4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010fe0:	697b      	ldr	r3, [r7, #20]
 8010fe2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010fe8:	683b      	ldr	r3, [r7, #0]
 8010fea:	695b      	ldr	r3, [r3, #20]
 8010fec:	029b      	lsls	r3, r3, #10
 8010fee:	697a      	ldr	r2, [r7, #20]
 8010ff0:	4313      	orrs	r3, r2
 8010ff2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	697a      	ldr	r2, [r7, #20]
 8010ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	68fa      	ldr	r2, [r7, #12]
 8010ffe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	685a      	ldr	r2, [r3, #4]
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	693a      	ldr	r2, [r7, #16]
 801100c:	621a      	str	r2, [r3, #32]
}
 801100e:	bf00      	nop
 8011010:	371c      	adds	r7, #28
 8011012:	46bd      	mov	sp, r7
 8011014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011018:	4770      	bx	lr
 801101a:	bf00      	nop
 801101c:	feff8fff 	.word	0xfeff8fff
 8011020:	40010000 	.word	0x40010000
 8011024:	40010400 	.word	0x40010400

08011028 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011028:	b480      	push	{r7}
 801102a:	b087      	sub	sp, #28
 801102c:	af00      	add	r7, sp, #0
 801102e:	60f8      	str	r0, [r7, #12]
 8011030:	60b9      	str	r1, [r7, #8]
 8011032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	6a1b      	ldr	r3, [r3, #32]
 8011038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	6a1b      	ldr	r3, [r3, #32]
 801103e:	f023 0201 	bic.w	r2, r3, #1
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	699b      	ldr	r3, [r3, #24]
 801104a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801104c:	693b      	ldr	r3, [r7, #16]
 801104e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	011b      	lsls	r3, r3, #4
 8011058:	693a      	ldr	r2, [r7, #16]
 801105a:	4313      	orrs	r3, r2
 801105c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801105e:	697b      	ldr	r3, [r7, #20]
 8011060:	f023 030a 	bic.w	r3, r3, #10
 8011064:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011066:	697a      	ldr	r2, [r7, #20]
 8011068:	68bb      	ldr	r3, [r7, #8]
 801106a:	4313      	orrs	r3, r2
 801106c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	693a      	ldr	r2, [r7, #16]
 8011072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	697a      	ldr	r2, [r7, #20]
 8011078:	621a      	str	r2, [r3, #32]
}
 801107a:	bf00      	nop
 801107c:	371c      	adds	r7, #28
 801107e:	46bd      	mov	sp, r7
 8011080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011084:	4770      	bx	lr

08011086 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011086:	b480      	push	{r7}
 8011088:	b087      	sub	sp, #28
 801108a:	af00      	add	r7, sp, #0
 801108c:	60f8      	str	r0, [r7, #12]
 801108e:	60b9      	str	r1, [r7, #8]
 8011090:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	6a1b      	ldr	r3, [r3, #32]
 8011096:	f023 0210 	bic.w	r2, r3, #16
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	699b      	ldr	r3, [r3, #24]
 80110a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	6a1b      	ldr	r3, [r3, #32]
 80110a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80110b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	031b      	lsls	r3, r3, #12
 80110b6:	697a      	ldr	r2, [r7, #20]
 80110b8:	4313      	orrs	r3, r2
 80110ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80110bc:	693b      	ldr	r3, [r7, #16]
 80110be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80110c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80110c4:	68bb      	ldr	r3, [r7, #8]
 80110c6:	011b      	lsls	r3, r3, #4
 80110c8:	693a      	ldr	r2, [r7, #16]
 80110ca:	4313      	orrs	r3, r2
 80110cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	697a      	ldr	r2, [r7, #20]
 80110d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	693a      	ldr	r2, [r7, #16]
 80110d8:	621a      	str	r2, [r3, #32]
}
 80110da:	bf00      	nop
 80110dc:	371c      	adds	r7, #28
 80110de:	46bd      	mov	sp, r7
 80110e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110e4:	4770      	bx	lr

080110e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80110e6:	b480      	push	{r7}
 80110e8:	b085      	sub	sp, #20
 80110ea:	af00      	add	r7, sp, #0
 80110ec:	6078      	str	r0, [r7, #4]
 80110ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	689b      	ldr	r3, [r3, #8]
 80110f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80110fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80110fe:	683a      	ldr	r2, [r7, #0]
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	4313      	orrs	r3, r2
 8011104:	f043 0307 	orr.w	r3, r3, #7
 8011108:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	68fa      	ldr	r2, [r7, #12]
 801110e:	609a      	str	r2, [r3, #8]
}
 8011110:	bf00      	nop
 8011112:	3714      	adds	r7, #20
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr

0801111c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801111c:	b480      	push	{r7}
 801111e:	b087      	sub	sp, #28
 8011120:	af00      	add	r7, sp, #0
 8011122:	60f8      	str	r0, [r7, #12]
 8011124:	60b9      	str	r1, [r7, #8]
 8011126:	607a      	str	r2, [r7, #4]
 8011128:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	689b      	ldr	r3, [r3, #8]
 801112e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011130:	697b      	ldr	r3, [r7, #20]
 8011132:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8011136:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011138:	683b      	ldr	r3, [r7, #0]
 801113a:	021a      	lsls	r2, r3, #8
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	431a      	orrs	r2, r3
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	4313      	orrs	r3, r2
 8011144:	697a      	ldr	r2, [r7, #20]
 8011146:	4313      	orrs	r3, r2
 8011148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	697a      	ldr	r2, [r7, #20]
 801114e:	609a      	str	r2, [r3, #8]
}
 8011150:	bf00      	nop
 8011152:	371c      	adds	r7, #28
 8011154:	46bd      	mov	sp, r7
 8011156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115a:	4770      	bx	lr

0801115c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 801115c:	b480      	push	{r7}
 801115e:	b085      	sub	sp, #20
 8011160:	af00      	add	r7, sp, #0
 8011162:	6078      	str	r0, [r7, #4]
 8011164:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801116c:	2b01      	cmp	r3, #1
 801116e:	d101      	bne.n	8011174 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011170:	2302      	movs	r3, #2
 8011172:	e06d      	b.n	8011250 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	2201      	movs	r2, #1
 8011178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2202      	movs	r2, #2
 8011180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	685b      	ldr	r3, [r3, #4]
 801118a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	689b      	ldr	r3, [r3, #8]
 8011192:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	4a30      	ldr	r2, [pc, #192]	; (801125c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801119a:	4293      	cmp	r3, r2
 801119c:	d004      	beq.n	80111a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	4a2f      	ldr	r2, [pc, #188]	; (8011260 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80111a4:	4293      	cmp	r3, r2
 80111a6:	d108      	bne.n	80111ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80111ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	685b      	ldr	r3, [r3, #4]
 80111b4:	68fa      	ldr	r2, [r7, #12]
 80111b6:	4313      	orrs	r3, r2
 80111b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80111c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	68fa      	ldr	r2, [r7, #12]
 80111c8:	4313      	orrs	r3, r2
 80111ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	68fa      	ldr	r2, [r7, #12]
 80111d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	4a20      	ldr	r2, [pc, #128]	; (801125c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80111da:	4293      	cmp	r3, r2
 80111dc:	d022      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80111e6:	d01d      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	4a1d      	ldr	r2, [pc, #116]	; (8011264 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80111ee:	4293      	cmp	r3, r2
 80111f0:	d018      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	4a1c      	ldr	r2, [pc, #112]	; (8011268 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80111f8:	4293      	cmp	r3, r2
 80111fa:	d013      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	4a1a      	ldr	r2, [pc, #104]	; (801126c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011202:	4293      	cmp	r3, r2
 8011204:	d00e      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	4a15      	ldr	r2, [pc, #84]	; (8011260 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801120c:	4293      	cmp	r3, r2
 801120e:	d009      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	4a16      	ldr	r2, [pc, #88]	; (8011270 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011216:	4293      	cmp	r3, r2
 8011218:	d004      	beq.n	8011224 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	4a15      	ldr	r2, [pc, #84]	; (8011274 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011220:	4293      	cmp	r3, r2
 8011222:	d10c      	bne.n	801123e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011224:	68bb      	ldr	r3, [r7, #8]
 8011226:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801122a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801122c:	683b      	ldr	r3, [r7, #0]
 801122e:	689b      	ldr	r3, [r3, #8]
 8011230:	68ba      	ldr	r2, [r7, #8]
 8011232:	4313      	orrs	r3, r2
 8011234:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	68ba      	ldr	r2, [r7, #8]
 801123c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	2201      	movs	r2, #1
 8011242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	2200      	movs	r2, #0
 801124a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801124e:	2300      	movs	r3, #0
}
 8011250:	4618      	mov	r0, r3
 8011252:	3714      	adds	r7, #20
 8011254:	46bd      	mov	sp, r7
 8011256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125a:	4770      	bx	lr
 801125c:	40010000 	.word	0x40010000
 8011260:	40010400 	.word	0x40010400
 8011264:	40000400 	.word	0x40000400
 8011268:	40000800 	.word	0x40000800
 801126c:	40000c00 	.word	0x40000c00
 8011270:	40014000 	.word	0x40014000
 8011274:	40001800 	.word	0x40001800

08011278 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8011278:	b480      	push	{r7}
 801127a:	b085      	sub	sp, #20
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8011282:	2300      	movs	r3, #0
 8011284:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801128c:	2b01      	cmp	r3, #1
 801128e:	d101      	bne.n	8011294 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8011290:	2302      	movs	r3, #2
 8011292:	e065      	b.n	8011360 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2201      	movs	r2, #1
 8011298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80112a2:	683b      	ldr	r3, [r7, #0]
 80112a4:	68db      	ldr	r3, [r3, #12]
 80112a6:	4313      	orrs	r3, r2
 80112a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80112b0:	683b      	ldr	r3, [r7, #0]
 80112b2:	689b      	ldr	r3, [r3, #8]
 80112b4:	4313      	orrs	r3, r2
 80112b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	685b      	ldr	r3, [r3, #4]
 80112c2:	4313      	orrs	r3, r2
 80112c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	4313      	orrs	r3, r2
 80112d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80112da:	683b      	ldr	r3, [r7, #0]
 80112dc:	691b      	ldr	r3, [r3, #16]
 80112de:	4313      	orrs	r3, r2
 80112e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	695b      	ldr	r3, [r3, #20]
 80112ec:	4313      	orrs	r3, r2
 80112ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112fa:	4313      	orrs	r3, r2
 80112fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8011304:	683b      	ldr	r3, [r7, #0]
 8011306:	699b      	ldr	r3, [r3, #24]
 8011308:	041b      	lsls	r3, r3, #16
 801130a:	4313      	orrs	r3, r2
 801130c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	4a16      	ldr	r2, [pc, #88]	; (801136c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8011314:	4293      	cmp	r3, r2
 8011316:	d004      	beq.n	8011322 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	4a14      	ldr	r2, [pc, #80]	; (8011370 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 801131e:	4293      	cmp	r3, r2
 8011320:	d115      	bne.n	801134e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801132c:	051b      	lsls	r3, r3, #20
 801132e:	4313      	orrs	r3, r2
 8011330:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	69db      	ldr	r3, [r3, #28]
 801133c:	4313      	orrs	r3, r2
 801133e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8011346:	683b      	ldr	r3, [r7, #0]
 8011348:	6a1b      	ldr	r3, [r3, #32]
 801134a:	4313      	orrs	r3, r2
 801134c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	68fa      	ldr	r2, [r7, #12]
 8011354:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	2200      	movs	r2, #0
 801135a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801135e:	2300      	movs	r3, #0
}
 8011360:	4618      	mov	r0, r3
 8011362:	3714      	adds	r7, #20
 8011364:	46bd      	mov	sp, r7
 8011366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801136a:	4770      	bx	lr
 801136c:	40010000 	.word	0x40010000
 8011370:	40010400 	.word	0x40010400

08011374 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011374:	b480      	push	{r7}
 8011376:	b083      	sub	sp, #12
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801137c:	bf00      	nop
 801137e:	370c      	adds	r7, #12
 8011380:	46bd      	mov	sp, r7
 8011382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011386:	4770      	bx	lr

08011388 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011388:	b480      	push	{r7}
 801138a:	b083      	sub	sp, #12
 801138c:	af00      	add	r7, sp, #0
 801138e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011390:	bf00      	nop
 8011392:	370c      	adds	r7, #12
 8011394:	46bd      	mov	sp, r7
 8011396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139a:	4770      	bx	lr

0801139c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801139c:	b480      	push	{r7}
 801139e:	b083      	sub	sp, #12
 80113a0:	af00      	add	r7, sp, #0
 80113a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80113a4:	bf00      	nop
 80113a6:	370c      	adds	r7, #12
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr

080113b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b082      	sub	sp, #8
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d101      	bne.n	80113c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80113be:	2301      	movs	r3, #1
 80113c0:	e040      	b.n	8011444 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d106      	bne.n	80113d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2200      	movs	r2, #0
 80113ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80113d2:	6878      	ldr	r0, [r7, #4]
 80113d4:	f7f2 f9de 	bl	8003794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2224      	movs	r2, #36	; 0x24
 80113dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	681a      	ldr	r2, [r3, #0]
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	f022 0201 	bic.w	r2, r2, #1
 80113ec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80113ee:	6878      	ldr	r0, [r7, #4]
 80113f0:	f000 f8c0 	bl	8011574 <UART_SetConfig>
 80113f4:	4603      	mov	r3, r0
 80113f6:	2b01      	cmp	r3, #1
 80113f8:	d101      	bne.n	80113fe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80113fa:	2301      	movs	r3, #1
 80113fc:	e022      	b.n	8011444 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011402:	2b00      	cmp	r3, #0
 8011404:	d002      	beq.n	801140c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f000 fb16 	bl	8011a38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	685a      	ldr	r2, [r3, #4]
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801141a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	689a      	ldr	r2, [r3, #8]
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801142a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	681a      	ldr	r2, [r3, #0]
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	f042 0201 	orr.w	r2, r2, #1
 801143a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801143c:	6878      	ldr	r0, [r7, #4]
 801143e:	f000 fb9d 	bl	8011b7c <UART_CheckIdleState>
 8011442:	4603      	mov	r3, r0
}
 8011444:	4618      	mov	r0, r3
 8011446:	3708      	adds	r7, #8
 8011448:	46bd      	mov	sp, r7
 801144a:	bd80      	pop	{r7, pc}

0801144c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801144c:	b580      	push	{r7, lr}
 801144e:	b08a      	sub	sp, #40	; 0x28
 8011450:	af02      	add	r7, sp, #8
 8011452:	60f8      	str	r0, [r7, #12]
 8011454:	60b9      	str	r1, [r7, #8]
 8011456:	603b      	str	r3, [r7, #0]
 8011458:	4613      	mov	r3, r2
 801145a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011460:	2b20      	cmp	r3, #32
 8011462:	f040 8081 	bne.w	8011568 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8011466:	68bb      	ldr	r3, [r7, #8]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d002      	beq.n	8011472 <HAL_UART_Transmit+0x26>
 801146c:	88fb      	ldrh	r3, [r7, #6]
 801146e:	2b00      	cmp	r3, #0
 8011470:	d101      	bne.n	8011476 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8011472:	2301      	movs	r3, #1
 8011474:	e079      	b.n	801156a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801147c:	2b01      	cmp	r3, #1
 801147e:	d101      	bne.n	8011484 <HAL_UART_Transmit+0x38>
 8011480:	2302      	movs	r3, #2
 8011482:	e072      	b.n	801156a <HAL_UART_Transmit+0x11e>
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	2201      	movs	r2, #1
 8011488:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	2200      	movs	r2, #0
 8011490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2221      	movs	r2, #33	; 0x21
 8011498:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801149a:	f7f5 fc1b 	bl	8006cd4 <HAL_GetTick>
 801149e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	88fa      	ldrh	r2, [r7, #6]
 80114a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	88fa      	ldrh	r2, [r7, #6]
 80114ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	689b      	ldr	r3, [r3, #8]
 80114b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80114b8:	d108      	bne.n	80114cc <HAL_UART_Transmit+0x80>
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	691b      	ldr	r3, [r3, #16]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d104      	bne.n	80114cc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80114c2:	2300      	movs	r3, #0
 80114c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80114c6:	68bb      	ldr	r3, [r7, #8]
 80114c8:	61bb      	str	r3, [r7, #24]
 80114ca:	e003      	b.n	80114d4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80114d0:	2300      	movs	r3, #0
 80114d2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	2200      	movs	r2, #0
 80114d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80114dc:	e02c      	b.n	8011538 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	9300      	str	r3, [sp, #0]
 80114e2:	697b      	ldr	r3, [r7, #20]
 80114e4:	2200      	movs	r2, #0
 80114e6:	2180      	movs	r1, #128	; 0x80
 80114e8:	68f8      	ldr	r0, [r7, #12]
 80114ea:	f000 fb7a 	bl	8011be2 <UART_WaitOnFlagUntilTimeout>
 80114ee:	4603      	mov	r3, r0
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d001      	beq.n	80114f8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80114f4:	2303      	movs	r3, #3
 80114f6:	e038      	b.n	801156a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80114f8:	69fb      	ldr	r3, [r7, #28]
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d10b      	bne.n	8011516 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80114fe:	69bb      	ldr	r3, [r7, #24]
 8011500:	881b      	ldrh	r3, [r3, #0]
 8011502:	461a      	mov	r2, r3
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801150c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801150e:	69bb      	ldr	r3, [r7, #24]
 8011510:	3302      	adds	r3, #2
 8011512:	61bb      	str	r3, [r7, #24]
 8011514:	e007      	b.n	8011526 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8011516:	69fb      	ldr	r3, [r7, #28]
 8011518:	781a      	ldrb	r2, [r3, #0]
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8011520:	69fb      	ldr	r3, [r7, #28]
 8011522:	3301      	adds	r3, #1
 8011524:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801152c:	b29b      	uxth	r3, r3
 801152e:	3b01      	subs	r3, #1
 8011530:	b29a      	uxth	r2, r3
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801153e:	b29b      	uxth	r3, r3
 8011540:	2b00      	cmp	r3, #0
 8011542:	d1cc      	bne.n	80114de <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011544:	683b      	ldr	r3, [r7, #0]
 8011546:	9300      	str	r3, [sp, #0]
 8011548:	697b      	ldr	r3, [r7, #20]
 801154a:	2200      	movs	r2, #0
 801154c:	2140      	movs	r1, #64	; 0x40
 801154e:	68f8      	ldr	r0, [r7, #12]
 8011550:	f000 fb47 	bl	8011be2 <UART_WaitOnFlagUntilTimeout>
 8011554:	4603      	mov	r3, r0
 8011556:	2b00      	cmp	r3, #0
 8011558:	d001      	beq.n	801155e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 801155a:	2303      	movs	r3, #3
 801155c:	e005      	b.n	801156a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	2220      	movs	r2, #32
 8011562:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8011564:	2300      	movs	r3, #0
 8011566:	e000      	b.n	801156a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8011568:	2302      	movs	r3, #2
  }
}
 801156a:	4618      	mov	r0, r3
 801156c:	3720      	adds	r7, #32
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
	...

08011574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	b088      	sub	sp, #32
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801157c:	2300      	movs	r3, #0
 801157e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	689a      	ldr	r2, [r3, #8]
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	691b      	ldr	r3, [r3, #16]
 8011588:	431a      	orrs	r2, r3
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	695b      	ldr	r3, [r3, #20]
 801158e:	431a      	orrs	r2, r3
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	69db      	ldr	r3, [r3, #28]
 8011594:	4313      	orrs	r3, r2
 8011596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	681a      	ldr	r2, [r3, #0]
 801159e:	4ba7      	ldr	r3, [pc, #668]	; (801183c <UART_SetConfig+0x2c8>)
 80115a0:	4013      	ands	r3, r2
 80115a2:	687a      	ldr	r2, [r7, #4]
 80115a4:	6812      	ldr	r2, [r2, #0]
 80115a6:	6979      	ldr	r1, [r7, #20]
 80115a8:	430b      	orrs	r3, r1
 80115aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	685b      	ldr	r3, [r3, #4]
 80115b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	68da      	ldr	r2, [r3, #12]
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	430a      	orrs	r2, r1
 80115c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	699b      	ldr	r3, [r3, #24]
 80115c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	6a1b      	ldr	r3, [r3, #32]
 80115cc:	697a      	ldr	r2, [r7, #20]
 80115ce:	4313      	orrs	r3, r2
 80115d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	689b      	ldr	r3, [r3, #8]
 80115d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	697a      	ldr	r2, [r7, #20]
 80115e2:	430a      	orrs	r2, r1
 80115e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	4a95      	ldr	r2, [pc, #596]	; (8011840 <UART_SetConfig+0x2cc>)
 80115ec:	4293      	cmp	r3, r2
 80115ee:	d120      	bne.n	8011632 <UART_SetConfig+0xbe>
 80115f0:	4b94      	ldr	r3, [pc, #592]	; (8011844 <UART_SetConfig+0x2d0>)
 80115f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80115f6:	f003 0303 	and.w	r3, r3, #3
 80115fa:	2b03      	cmp	r3, #3
 80115fc:	d816      	bhi.n	801162c <UART_SetConfig+0xb8>
 80115fe:	a201      	add	r2, pc, #4	; (adr r2, 8011604 <UART_SetConfig+0x90>)
 8011600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011604:	08011615 	.word	0x08011615
 8011608:	08011621 	.word	0x08011621
 801160c:	0801161b 	.word	0x0801161b
 8011610:	08011627 	.word	0x08011627
 8011614:	2301      	movs	r3, #1
 8011616:	77fb      	strb	r3, [r7, #31]
 8011618:	e14f      	b.n	80118ba <UART_SetConfig+0x346>
 801161a:	2302      	movs	r3, #2
 801161c:	77fb      	strb	r3, [r7, #31]
 801161e:	e14c      	b.n	80118ba <UART_SetConfig+0x346>
 8011620:	2304      	movs	r3, #4
 8011622:	77fb      	strb	r3, [r7, #31]
 8011624:	e149      	b.n	80118ba <UART_SetConfig+0x346>
 8011626:	2308      	movs	r3, #8
 8011628:	77fb      	strb	r3, [r7, #31]
 801162a:	e146      	b.n	80118ba <UART_SetConfig+0x346>
 801162c:	2310      	movs	r3, #16
 801162e:	77fb      	strb	r3, [r7, #31]
 8011630:	e143      	b.n	80118ba <UART_SetConfig+0x346>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	4a84      	ldr	r2, [pc, #528]	; (8011848 <UART_SetConfig+0x2d4>)
 8011638:	4293      	cmp	r3, r2
 801163a:	d132      	bne.n	80116a2 <UART_SetConfig+0x12e>
 801163c:	4b81      	ldr	r3, [pc, #516]	; (8011844 <UART_SetConfig+0x2d0>)
 801163e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011642:	f003 030c 	and.w	r3, r3, #12
 8011646:	2b0c      	cmp	r3, #12
 8011648:	d828      	bhi.n	801169c <UART_SetConfig+0x128>
 801164a:	a201      	add	r2, pc, #4	; (adr r2, 8011650 <UART_SetConfig+0xdc>)
 801164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011650:	08011685 	.word	0x08011685
 8011654:	0801169d 	.word	0x0801169d
 8011658:	0801169d 	.word	0x0801169d
 801165c:	0801169d 	.word	0x0801169d
 8011660:	08011691 	.word	0x08011691
 8011664:	0801169d 	.word	0x0801169d
 8011668:	0801169d 	.word	0x0801169d
 801166c:	0801169d 	.word	0x0801169d
 8011670:	0801168b 	.word	0x0801168b
 8011674:	0801169d 	.word	0x0801169d
 8011678:	0801169d 	.word	0x0801169d
 801167c:	0801169d 	.word	0x0801169d
 8011680:	08011697 	.word	0x08011697
 8011684:	2300      	movs	r3, #0
 8011686:	77fb      	strb	r3, [r7, #31]
 8011688:	e117      	b.n	80118ba <UART_SetConfig+0x346>
 801168a:	2302      	movs	r3, #2
 801168c:	77fb      	strb	r3, [r7, #31]
 801168e:	e114      	b.n	80118ba <UART_SetConfig+0x346>
 8011690:	2304      	movs	r3, #4
 8011692:	77fb      	strb	r3, [r7, #31]
 8011694:	e111      	b.n	80118ba <UART_SetConfig+0x346>
 8011696:	2308      	movs	r3, #8
 8011698:	77fb      	strb	r3, [r7, #31]
 801169a:	e10e      	b.n	80118ba <UART_SetConfig+0x346>
 801169c:	2310      	movs	r3, #16
 801169e:	77fb      	strb	r3, [r7, #31]
 80116a0:	e10b      	b.n	80118ba <UART_SetConfig+0x346>
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	4a69      	ldr	r2, [pc, #420]	; (801184c <UART_SetConfig+0x2d8>)
 80116a8:	4293      	cmp	r3, r2
 80116aa:	d120      	bne.n	80116ee <UART_SetConfig+0x17a>
 80116ac:	4b65      	ldr	r3, [pc, #404]	; (8011844 <UART_SetConfig+0x2d0>)
 80116ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80116b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80116b6:	2b30      	cmp	r3, #48	; 0x30
 80116b8:	d013      	beq.n	80116e2 <UART_SetConfig+0x16e>
 80116ba:	2b30      	cmp	r3, #48	; 0x30
 80116bc:	d814      	bhi.n	80116e8 <UART_SetConfig+0x174>
 80116be:	2b20      	cmp	r3, #32
 80116c0:	d009      	beq.n	80116d6 <UART_SetConfig+0x162>
 80116c2:	2b20      	cmp	r3, #32
 80116c4:	d810      	bhi.n	80116e8 <UART_SetConfig+0x174>
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d002      	beq.n	80116d0 <UART_SetConfig+0x15c>
 80116ca:	2b10      	cmp	r3, #16
 80116cc:	d006      	beq.n	80116dc <UART_SetConfig+0x168>
 80116ce:	e00b      	b.n	80116e8 <UART_SetConfig+0x174>
 80116d0:	2300      	movs	r3, #0
 80116d2:	77fb      	strb	r3, [r7, #31]
 80116d4:	e0f1      	b.n	80118ba <UART_SetConfig+0x346>
 80116d6:	2302      	movs	r3, #2
 80116d8:	77fb      	strb	r3, [r7, #31]
 80116da:	e0ee      	b.n	80118ba <UART_SetConfig+0x346>
 80116dc:	2304      	movs	r3, #4
 80116de:	77fb      	strb	r3, [r7, #31]
 80116e0:	e0eb      	b.n	80118ba <UART_SetConfig+0x346>
 80116e2:	2308      	movs	r3, #8
 80116e4:	77fb      	strb	r3, [r7, #31]
 80116e6:	e0e8      	b.n	80118ba <UART_SetConfig+0x346>
 80116e8:	2310      	movs	r3, #16
 80116ea:	77fb      	strb	r3, [r7, #31]
 80116ec:	e0e5      	b.n	80118ba <UART_SetConfig+0x346>
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	4a57      	ldr	r2, [pc, #348]	; (8011850 <UART_SetConfig+0x2dc>)
 80116f4:	4293      	cmp	r3, r2
 80116f6:	d120      	bne.n	801173a <UART_SetConfig+0x1c6>
 80116f8:	4b52      	ldr	r3, [pc, #328]	; (8011844 <UART_SetConfig+0x2d0>)
 80116fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80116fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8011702:	2bc0      	cmp	r3, #192	; 0xc0
 8011704:	d013      	beq.n	801172e <UART_SetConfig+0x1ba>
 8011706:	2bc0      	cmp	r3, #192	; 0xc0
 8011708:	d814      	bhi.n	8011734 <UART_SetConfig+0x1c0>
 801170a:	2b80      	cmp	r3, #128	; 0x80
 801170c:	d009      	beq.n	8011722 <UART_SetConfig+0x1ae>
 801170e:	2b80      	cmp	r3, #128	; 0x80
 8011710:	d810      	bhi.n	8011734 <UART_SetConfig+0x1c0>
 8011712:	2b00      	cmp	r3, #0
 8011714:	d002      	beq.n	801171c <UART_SetConfig+0x1a8>
 8011716:	2b40      	cmp	r3, #64	; 0x40
 8011718:	d006      	beq.n	8011728 <UART_SetConfig+0x1b4>
 801171a:	e00b      	b.n	8011734 <UART_SetConfig+0x1c0>
 801171c:	2300      	movs	r3, #0
 801171e:	77fb      	strb	r3, [r7, #31]
 8011720:	e0cb      	b.n	80118ba <UART_SetConfig+0x346>
 8011722:	2302      	movs	r3, #2
 8011724:	77fb      	strb	r3, [r7, #31]
 8011726:	e0c8      	b.n	80118ba <UART_SetConfig+0x346>
 8011728:	2304      	movs	r3, #4
 801172a:	77fb      	strb	r3, [r7, #31]
 801172c:	e0c5      	b.n	80118ba <UART_SetConfig+0x346>
 801172e:	2308      	movs	r3, #8
 8011730:	77fb      	strb	r3, [r7, #31]
 8011732:	e0c2      	b.n	80118ba <UART_SetConfig+0x346>
 8011734:	2310      	movs	r3, #16
 8011736:	77fb      	strb	r3, [r7, #31]
 8011738:	e0bf      	b.n	80118ba <UART_SetConfig+0x346>
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	4a45      	ldr	r2, [pc, #276]	; (8011854 <UART_SetConfig+0x2e0>)
 8011740:	4293      	cmp	r3, r2
 8011742:	d125      	bne.n	8011790 <UART_SetConfig+0x21c>
 8011744:	4b3f      	ldr	r3, [pc, #252]	; (8011844 <UART_SetConfig+0x2d0>)
 8011746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801174a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801174e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011752:	d017      	beq.n	8011784 <UART_SetConfig+0x210>
 8011754:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011758:	d817      	bhi.n	801178a <UART_SetConfig+0x216>
 801175a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801175e:	d00b      	beq.n	8011778 <UART_SetConfig+0x204>
 8011760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011764:	d811      	bhi.n	801178a <UART_SetConfig+0x216>
 8011766:	2b00      	cmp	r3, #0
 8011768:	d003      	beq.n	8011772 <UART_SetConfig+0x1fe>
 801176a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801176e:	d006      	beq.n	801177e <UART_SetConfig+0x20a>
 8011770:	e00b      	b.n	801178a <UART_SetConfig+0x216>
 8011772:	2300      	movs	r3, #0
 8011774:	77fb      	strb	r3, [r7, #31]
 8011776:	e0a0      	b.n	80118ba <UART_SetConfig+0x346>
 8011778:	2302      	movs	r3, #2
 801177a:	77fb      	strb	r3, [r7, #31]
 801177c:	e09d      	b.n	80118ba <UART_SetConfig+0x346>
 801177e:	2304      	movs	r3, #4
 8011780:	77fb      	strb	r3, [r7, #31]
 8011782:	e09a      	b.n	80118ba <UART_SetConfig+0x346>
 8011784:	2308      	movs	r3, #8
 8011786:	77fb      	strb	r3, [r7, #31]
 8011788:	e097      	b.n	80118ba <UART_SetConfig+0x346>
 801178a:	2310      	movs	r3, #16
 801178c:	77fb      	strb	r3, [r7, #31]
 801178e:	e094      	b.n	80118ba <UART_SetConfig+0x346>
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	4a30      	ldr	r2, [pc, #192]	; (8011858 <UART_SetConfig+0x2e4>)
 8011796:	4293      	cmp	r3, r2
 8011798:	d125      	bne.n	80117e6 <UART_SetConfig+0x272>
 801179a:	4b2a      	ldr	r3, [pc, #168]	; (8011844 <UART_SetConfig+0x2d0>)
 801179c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80117a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80117a8:	d017      	beq.n	80117da <UART_SetConfig+0x266>
 80117aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80117ae:	d817      	bhi.n	80117e0 <UART_SetConfig+0x26c>
 80117b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80117b4:	d00b      	beq.n	80117ce <UART_SetConfig+0x25a>
 80117b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80117ba:	d811      	bhi.n	80117e0 <UART_SetConfig+0x26c>
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d003      	beq.n	80117c8 <UART_SetConfig+0x254>
 80117c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80117c4:	d006      	beq.n	80117d4 <UART_SetConfig+0x260>
 80117c6:	e00b      	b.n	80117e0 <UART_SetConfig+0x26c>
 80117c8:	2301      	movs	r3, #1
 80117ca:	77fb      	strb	r3, [r7, #31]
 80117cc:	e075      	b.n	80118ba <UART_SetConfig+0x346>
 80117ce:	2302      	movs	r3, #2
 80117d0:	77fb      	strb	r3, [r7, #31]
 80117d2:	e072      	b.n	80118ba <UART_SetConfig+0x346>
 80117d4:	2304      	movs	r3, #4
 80117d6:	77fb      	strb	r3, [r7, #31]
 80117d8:	e06f      	b.n	80118ba <UART_SetConfig+0x346>
 80117da:	2308      	movs	r3, #8
 80117dc:	77fb      	strb	r3, [r7, #31]
 80117de:	e06c      	b.n	80118ba <UART_SetConfig+0x346>
 80117e0:	2310      	movs	r3, #16
 80117e2:	77fb      	strb	r3, [r7, #31]
 80117e4:	e069      	b.n	80118ba <UART_SetConfig+0x346>
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	4a1c      	ldr	r2, [pc, #112]	; (801185c <UART_SetConfig+0x2e8>)
 80117ec:	4293      	cmp	r3, r2
 80117ee:	d137      	bne.n	8011860 <UART_SetConfig+0x2ec>
 80117f0:	4b14      	ldr	r3, [pc, #80]	; (8011844 <UART_SetConfig+0x2d0>)
 80117f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117f6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80117fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80117fe:	d017      	beq.n	8011830 <UART_SetConfig+0x2bc>
 8011800:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8011804:	d817      	bhi.n	8011836 <UART_SetConfig+0x2c2>
 8011806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801180a:	d00b      	beq.n	8011824 <UART_SetConfig+0x2b0>
 801180c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011810:	d811      	bhi.n	8011836 <UART_SetConfig+0x2c2>
 8011812:	2b00      	cmp	r3, #0
 8011814:	d003      	beq.n	801181e <UART_SetConfig+0x2aa>
 8011816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801181a:	d006      	beq.n	801182a <UART_SetConfig+0x2b6>
 801181c:	e00b      	b.n	8011836 <UART_SetConfig+0x2c2>
 801181e:	2300      	movs	r3, #0
 8011820:	77fb      	strb	r3, [r7, #31]
 8011822:	e04a      	b.n	80118ba <UART_SetConfig+0x346>
 8011824:	2302      	movs	r3, #2
 8011826:	77fb      	strb	r3, [r7, #31]
 8011828:	e047      	b.n	80118ba <UART_SetConfig+0x346>
 801182a:	2304      	movs	r3, #4
 801182c:	77fb      	strb	r3, [r7, #31]
 801182e:	e044      	b.n	80118ba <UART_SetConfig+0x346>
 8011830:	2308      	movs	r3, #8
 8011832:	77fb      	strb	r3, [r7, #31]
 8011834:	e041      	b.n	80118ba <UART_SetConfig+0x346>
 8011836:	2310      	movs	r3, #16
 8011838:	77fb      	strb	r3, [r7, #31]
 801183a:	e03e      	b.n	80118ba <UART_SetConfig+0x346>
 801183c:	efff69f3 	.word	0xefff69f3
 8011840:	40011000 	.word	0x40011000
 8011844:	40023800 	.word	0x40023800
 8011848:	40004400 	.word	0x40004400
 801184c:	40004800 	.word	0x40004800
 8011850:	40004c00 	.word	0x40004c00
 8011854:	40005000 	.word	0x40005000
 8011858:	40011400 	.word	0x40011400
 801185c:	40007800 	.word	0x40007800
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4a71      	ldr	r2, [pc, #452]	; (8011a2c <UART_SetConfig+0x4b8>)
 8011866:	4293      	cmp	r3, r2
 8011868:	d125      	bne.n	80118b6 <UART_SetConfig+0x342>
 801186a:	4b71      	ldr	r3, [pc, #452]	; (8011a30 <UART_SetConfig+0x4bc>)
 801186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011870:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8011874:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8011878:	d017      	beq.n	80118aa <UART_SetConfig+0x336>
 801187a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 801187e:	d817      	bhi.n	80118b0 <UART_SetConfig+0x33c>
 8011880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011884:	d00b      	beq.n	801189e <UART_SetConfig+0x32a>
 8011886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801188a:	d811      	bhi.n	80118b0 <UART_SetConfig+0x33c>
 801188c:	2b00      	cmp	r3, #0
 801188e:	d003      	beq.n	8011898 <UART_SetConfig+0x324>
 8011890:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011894:	d006      	beq.n	80118a4 <UART_SetConfig+0x330>
 8011896:	e00b      	b.n	80118b0 <UART_SetConfig+0x33c>
 8011898:	2300      	movs	r3, #0
 801189a:	77fb      	strb	r3, [r7, #31]
 801189c:	e00d      	b.n	80118ba <UART_SetConfig+0x346>
 801189e:	2302      	movs	r3, #2
 80118a0:	77fb      	strb	r3, [r7, #31]
 80118a2:	e00a      	b.n	80118ba <UART_SetConfig+0x346>
 80118a4:	2304      	movs	r3, #4
 80118a6:	77fb      	strb	r3, [r7, #31]
 80118a8:	e007      	b.n	80118ba <UART_SetConfig+0x346>
 80118aa:	2308      	movs	r3, #8
 80118ac:	77fb      	strb	r3, [r7, #31]
 80118ae:	e004      	b.n	80118ba <UART_SetConfig+0x346>
 80118b0:	2310      	movs	r3, #16
 80118b2:	77fb      	strb	r3, [r7, #31]
 80118b4:	e001      	b.n	80118ba <UART_SetConfig+0x346>
 80118b6:	2310      	movs	r3, #16
 80118b8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	69db      	ldr	r3, [r3, #28]
 80118be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80118c2:	d15b      	bne.n	801197c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80118c4:	7ffb      	ldrb	r3, [r7, #31]
 80118c6:	2b08      	cmp	r3, #8
 80118c8:	d827      	bhi.n	801191a <UART_SetConfig+0x3a6>
 80118ca:	a201      	add	r2, pc, #4	; (adr r2, 80118d0 <UART_SetConfig+0x35c>)
 80118cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118d0:	080118f5 	.word	0x080118f5
 80118d4:	080118fd 	.word	0x080118fd
 80118d8:	08011905 	.word	0x08011905
 80118dc:	0801191b 	.word	0x0801191b
 80118e0:	0801190b 	.word	0x0801190b
 80118e4:	0801191b 	.word	0x0801191b
 80118e8:	0801191b 	.word	0x0801191b
 80118ec:	0801191b 	.word	0x0801191b
 80118f0:	08011913 	.word	0x08011913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80118f4:	f7fb fd9e 	bl	800d434 <HAL_RCC_GetPCLK1Freq>
 80118f8:	61b8      	str	r0, [r7, #24]
        break;
 80118fa:	e013      	b.n	8011924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80118fc:	f7fb fdae 	bl	800d45c <HAL_RCC_GetPCLK2Freq>
 8011900:	61b8      	str	r0, [r7, #24]
        break;
 8011902:	e00f      	b.n	8011924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011904:	4b4b      	ldr	r3, [pc, #300]	; (8011a34 <UART_SetConfig+0x4c0>)
 8011906:	61bb      	str	r3, [r7, #24]
        break;
 8011908:	e00c      	b.n	8011924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801190a:	f7fb fcd1 	bl	800d2b0 <HAL_RCC_GetSysClockFreq>
 801190e:	61b8      	str	r0, [r7, #24]
        break;
 8011910:	e008      	b.n	8011924 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011916:	61bb      	str	r3, [r7, #24]
        break;
 8011918:	e004      	b.n	8011924 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 801191a:	2300      	movs	r3, #0
 801191c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801191e:	2301      	movs	r3, #1
 8011920:	77bb      	strb	r3, [r7, #30]
        break;
 8011922:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011924:	69bb      	ldr	r3, [r7, #24]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d074      	beq.n	8011a14 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801192a:	69bb      	ldr	r3, [r7, #24]
 801192c:	005a      	lsls	r2, r3, #1
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	685b      	ldr	r3, [r3, #4]
 8011932:	085b      	lsrs	r3, r3, #1
 8011934:	441a      	add	r2, r3
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	685b      	ldr	r3, [r3, #4]
 801193a:	fbb2 f3f3 	udiv	r3, r2, r3
 801193e:	b29b      	uxth	r3, r3
 8011940:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	2b0f      	cmp	r3, #15
 8011946:	d916      	bls.n	8011976 <UART_SetConfig+0x402>
 8011948:	693b      	ldr	r3, [r7, #16]
 801194a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801194e:	d212      	bcs.n	8011976 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011950:	693b      	ldr	r3, [r7, #16]
 8011952:	b29b      	uxth	r3, r3
 8011954:	f023 030f 	bic.w	r3, r3, #15
 8011958:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	085b      	lsrs	r3, r3, #1
 801195e:	b29b      	uxth	r3, r3
 8011960:	f003 0307 	and.w	r3, r3, #7
 8011964:	b29a      	uxth	r2, r3
 8011966:	89fb      	ldrh	r3, [r7, #14]
 8011968:	4313      	orrs	r3, r2
 801196a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	89fa      	ldrh	r2, [r7, #14]
 8011972:	60da      	str	r2, [r3, #12]
 8011974:	e04e      	b.n	8011a14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8011976:	2301      	movs	r3, #1
 8011978:	77bb      	strb	r3, [r7, #30]
 801197a:	e04b      	b.n	8011a14 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 801197c:	7ffb      	ldrb	r3, [r7, #31]
 801197e:	2b08      	cmp	r3, #8
 8011980:	d827      	bhi.n	80119d2 <UART_SetConfig+0x45e>
 8011982:	a201      	add	r2, pc, #4	; (adr r2, 8011988 <UART_SetConfig+0x414>)
 8011984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011988:	080119ad 	.word	0x080119ad
 801198c:	080119b5 	.word	0x080119b5
 8011990:	080119bd 	.word	0x080119bd
 8011994:	080119d3 	.word	0x080119d3
 8011998:	080119c3 	.word	0x080119c3
 801199c:	080119d3 	.word	0x080119d3
 80119a0:	080119d3 	.word	0x080119d3
 80119a4:	080119d3 	.word	0x080119d3
 80119a8:	080119cb 	.word	0x080119cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80119ac:	f7fb fd42 	bl	800d434 <HAL_RCC_GetPCLK1Freq>
 80119b0:	61b8      	str	r0, [r7, #24]
        break;
 80119b2:	e013      	b.n	80119dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80119b4:	f7fb fd52 	bl	800d45c <HAL_RCC_GetPCLK2Freq>
 80119b8:	61b8      	str	r0, [r7, #24]
        break;
 80119ba:	e00f      	b.n	80119dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80119bc:	4b1d      	ldr	r3, [pc, #116]	; (8011a34 <UART_SetConfig+0x4c0>)
 80119be:	61bb      	str	r3, [r7, #24]
        break;
 80119c0:	e00c      	b.n	80119dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80119c2:	f7fb fc75 	bl	800d2b0 <HAL_RCC_GetSysClockFreq>
 80119c6:	61b8      	str	r0, [r7, #24]
        break;
 80119c8:	e008      	b.n	80119dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80119ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80119ce:	61bb      	str	r3, [r7, #24]
        break;
 80119d0:	e004      	b.n	80119dc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80119d2:	2300      	movs	r3, #0
 80119d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80119d6:	2301      	movs	r3, #1
 80119d8:	77bb      	strb	r3, [r7, #30]
        break;
 80119da:	bf00      	nop
    }

    if (pclk != 0U)
 80119dc:	69bb      	ldr	r3, [r7, #24]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d018      	beq.n	8011a14 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	685b      	ldr	r3, [r3, #4]
 80119e6:	085a      	lsrs	r2, r3, #1
 80119e8:	69bb      	ldr	r3, [r7, #24]
 80119ea:	441a      	add	r2, r3
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	685b      	ldr	r3, [r3, #4]
 80119f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80119f4:	b29b      	uxth	r3, r3
 80119f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80119f8:	693b      	ldr	r3, [r7, #16]
 80119fa:	2b0f      	cmp	r3, #15
 80119fc:	d908      	bls.n	8011a10 <UART_SetConfig+0x49c>
 80119fe:	693b      	ldr	r3, [r7, #16]
 8011a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a04:	d204      	bcs.n	8011a10 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	693a      	ldr	r2, [r7, #16]
 8011a0c:	60da      	str	r2, [r3, #12]
 8011a0e:	e001      	b.n	8011a14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8011a10:	2301      	movs	r3, #1
 8011a12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2200      	movs	r2, #0
 8011a18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	2200      	movs	r2, #0
 8011a1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8011a20:	7fbb      	ldrb	r3, [r7, #30]
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	3720      	adds	r7, #32
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	40007c00 	.word	0x40007c00
 8011a30:	40023800 	.word	0x40023800
 8011a34:	00f42400 	.word	0x00f42400

08011a38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011a38:	b480      	push	{r7}
 8011a3a:	b083      	sub	sp, #12
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a44:	f003 0301 	and.w	r3, r3, #1
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d00a      	beq.n	8011a62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	685b      	ldr	r3, [r3, #4]
 8011a52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	430a      	orrs	r2, r1
 8011a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a66:	f003 0302 	and.w	r3, r3, #2
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d00a      	beq.n	8011a84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	685b      	ldr	r3, [r3, #4]
 8011a74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	430a      	orrs	r2, r1
 8011a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a88:	f003 0304 	and.w	r3, r3, #4
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d00a      	beq.n	8011aa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	685b      	ldr	r3, [r3, #4]
 8011a96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	430a      	orrs	r2, r1
 8011aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011aaa:	f003 0308 	and.w	r3, r3, #8
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d00a      	beq.n	8011ac8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	685b      	ldr	r3, [r3, #4]
 8011ab8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	430a      	orrs	r2, r1
 8011ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011acc:	f003 0310 	and.w	r3, r3, #16
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d00a      	beq.n	8011aea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	689b      	ldr	r3, [r3, #8]
 8011ada:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	430a      	orrs	r2, r1
 8011ae8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011aee:	f003 0320 	and.w	r3, r3, #32
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d00a      	beq.n	8011b0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	689b      	ldr	r3, [r3, #8]
 8011afc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	430a      	orrs	r2, r1
 8011b0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d01a      	beq.n	8011b4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	685b      	ldr	r3, [r3, #4]
 8011b1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	430a      	orrs	r2, r1
 8011b2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011b36:	d10a      	bne.n	8011b4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	685b      	ldr	r3, [r3, #4]
 8011b3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	430a      	orrs	r2, r1
 8011b4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d00a      	beq.n	8011b70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	685b      	ldr	r3, [r3, #4]
 8011b60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	430a      	orrs	r2, r1
 8011b6e:	605a      	str	r2, [r3, #4]
  }
}
 8011b70:	bf00      	nop
 8011b72:	370c      	adds	r7, #12
 8011b74:	46bd      	mov	sp, r7
 8011b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b7a:	4770      	bx	lr

08011b7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b086      	sub	sp, #24
 8011b80:	af02      	add	r7, sp, #8
 8011b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2200      	movs	r2, #0
 8011b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011b8c:	f7f5 f8a2 	bl	8006cd4 <HAL_GetTick>
 8011b90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	f003 0308 	and.w	r3, r3, #8
 8011b9c:	2b08      	cmp	r3, #8
 8011b9e:	d10e      	bne.n	8011bbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011ba0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011ba4:	9300      	str	r3, [sp, #0]
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	2200      	movs	r2, #0
 8011baa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011bae:	6878      	ldr	r0, [r7, #4]
 8011bb0:	f000 f817 	bl	8011be2 <UART_WaitOnFlagUntilTimeout>
 8011bb4:	4603      	mov	r3, r0
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d001      	beq.n	8011bbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011bba:	2303      	movs	r3, #3
 8011bbc:	e00d      	b.n	8011bda <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	2220      	movs	r2, #32
 8011bc2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2220      	movs	r2, #32
 8011bc8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2200      	movs	r2, #0
 8011bce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8011bd8:	2300      	movs	r3, #0
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3710      	adds	r7, #16
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}

08011be2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011be2:	b580      	push	{r7, lr}
 8011be4:	b084      	sub	sp, #16
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	60f8      	str	r0, [r7, #12]
 8011bea:	60b9      	str	r1, [r7, #8]
 8011bec:	603b      	str	r3, [r7, #0]
 8011bee:	4613      	mov	r3, r2
 8011bf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011bf2:	e05e      	b.n	8011cb2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011bf4:	69bb      	ldr	r3, [r7, #24]
 8011bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bfa:	d05a      	beq.n	8011cb2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011bfc:	f7f5 f86a 	bl	8006cd4 <HAL_GetTick>
 8011c00:	4602      	mov	r2, r0
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	1ad3      	subs	r3, r2, r3
 8011c06:	69ba      	ldr	r2, [r7, #24]
 8011c08:	429a      	cmp	r2, r3
 8011c0a:	d302      	bcc.n	8011c12 <UART_WaitOnFlagUntilTimeout+0x30>
 8011c0c:	69bb      	ldr	r3, [r7, #24]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d11b      	bne.n	8011c4a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	681a      	ldr	r2, [r3, #0]
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011c20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	689a      	ldr	r2, [r3, #8]
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	f022 0201 	bic.w	r2, r2, #1
 8011c30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	2220      	movs	r2, #32
 8011c36:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	2220      	movs	r2, #32
 8011c3c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	2200      	movs	r2, #0
 8011c42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8011c46:	2303      	movs	r3, #3
 8011c48:	e043      	b.n	8011cd2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	f003 0304 	and.w	r3, r3, #4
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d02c      	beq.n	8011cb2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	69db      	ldr	r3, [r3, #28]
 8011c5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011c62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011c66:	d124      	bne.n	8011cb2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011c70:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	681a      	ldr	r2, [r3, #0]
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8011c80:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	689a      	ldr	r2, [r3, #8]
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	f022 0201 	bic.w	r2, r2, #1
 8011c90:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	2220      	movs	r2, #32
 8011c96:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	2220      	movs	r2, #32
 8011c9c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	2220      	movs	r2, #32
 8011ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	2200      	movs	r2, #0
 8011caa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8011cae:	2303      	movs	r3, #3
 8011cb0:	e00f      	b.n	8011cd2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	69da      	ldr	r2, [r3, #28]
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	4013      	ands	r3, r2
 8011cbc:	68ba      	ldr	r2, [r7, #8]
 8011cbe:	429a      	cmp	r2, r3
 8011cc0:	bf0c      	ite	eq
 8011cc2:	2301      	moveq	r3, #1
 8011cc4:	2300      	movne	r3, #0
 8011cc6:	b2db      	uxtb	r3, r3
 8011cc8:	461a      	mov	r2, r3
 8011cca:	79fb      	ldrb	r3, [r7, #7]
 8011ccc:	429a      	cmp	r2, r3
 8011cce:	d091      	beq.n	8011bf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011cd0:	2300      	movs	r3, #0
}
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	3710      	adds	r7, #16
 8011cd6:	46bd      	mov	sp, r7
 8011cd8:	bd80      	pop	{r7, pc}
	...

08011cdc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	b085      	sub	sp, #20
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
 8011ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8011cea:	2300      	movs	r3, #0
 8011cec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	2b01      	cmp	r3, #1
 8011cf4:	d027      	beq.n	8011d46 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	681b      	ldr	r3, [r3, #0]
 8011cfa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8011cfc:	68fa      	ldr	r2, [r7, #12]
 8011cfe:	4b2f      	ldr	r3, [pc, #188]	; (8011dbc <FMC_SDRAM_Init+0xe0>)
 8011d00:	4013      	ands	r3, r2
 8011d02:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d04:	683b      	ldr	r3, [r7, #0]
 8011d06:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8011d08:	683b      	ldr	r3, [r7, #0]
 8011d0a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d0c:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8011d12:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8011d18:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8011d1e:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8011d20:	683b      	ldr	r3, [r7, #0]
 8011d22:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8011d24:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8011d2a:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8011d30:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8011d36:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d38:	68fa      	ldr	r2, [r7, #12]
 8011d3a:	4313      	orrs	r3, r2
 8011d3c:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	68fa      	ldr	r2, [r7, #12]
 8011d42:	601a      	str	r2, [r3, #0]
 8011d44:	e032      	b.n	8011dac <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011d52:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8011d5c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8011d62:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8011d64:	68fa      	ldr	r2, [r7, #12]
 8011d66:	4313      	orrs	r3, r2
 8011d68:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	685b      	ldr	r3, [r3, #4]
 8011d6e:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8011d70:	68ba      	ldr	r2, [r7, #8]
 8011d72:	4b12      	ldr	r3, [pc, #72]	; (8011dbc <FMC_SDRAM_Init+0xe0>)
 8011d74:	4013      	ands	r3, r2
 8011d76:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d80:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8011d82:	683b      	ldr	r3, [r7, #0]
 8011d84:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8011d86:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8011d88:	683b      	ldr	r3, [r7, #0]
 8011d8a:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8011d8c:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8011d92:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8011d98:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8011d9a:	68ba      	ldr	r2, [r7, #8]
 8011d9c:	4313      	orrs	r3, r2
 8011d9e:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	68fa      	ldr	r2, [r7, #12]
 8011da4:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	68ba      	ldr	r2, [r7, #8]
 8011daa:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8011dac:	2300      	movs	r3, #0
}
 8011dae:	4618      	mov	r0, r3
 8011db0:	3714      	adds	r7, #20
 8011db2:	46bd      	mov	sp, r7
 8011db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db8:	4770      	bx	lr
 8011dba:	bf00      	nop
 8011dbc:	ffff8000 	.word	0xffff8000

08011dc0 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8011dc0:	b480      	push	{r7}
 8011dc2:	b087      	sub	sp, #28
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	60f8      	str	r0, [r7, #12]
 8011dc8:	60b9      	str	r1, [r7, #8]
 8011dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8011dcc:	2300      	movs	r3, #0
 8011dce:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	2b01      	cmp	r3, #1
 8011dd8:	d02e      	beq.n	8011e38 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	689b      	ldr	r3, [r3, #8]
 8011dde:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011de6:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011de8:	68bb      	ldr	r3, [r7, #8]
 8011dea:	681b      	ldr	r3, [r3, #0]
 8011dec:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8011dee:	68bb      	ldr	r3, [r7, #8]
 8011df0:	685b      	ldr	r3, [r3, #4]
 8011df2:	3b01      	subs	r3, #1
 8011df4:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011df6:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8011df8:	68bb      	ldr	r3, [r7, #8]
 8011dfa:	689b      	ldr	r3, [r3, #8]
 8011dfc:	3b01      	subs	r3, #1
 8011dfe:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8011e00:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8011e02:	68bb      	ldr	r3, [r7, #8]
 8011e04:	68db      	ldr	r3, [r3, #12]
 8011e06:	3b01      	subs	r3, #1
 8011e08:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8011e0a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8011e0c:	68bb      	ldr	r3, [r7, #8]
 8011e0e:	691b      	ldr	r3, [r3, #16]
 8011e10:	3b01      	subs	r3, #1
 8011e12:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8011e14:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	695b      	ldr	r3, [r3, #20]
 8011e1a:	3b01      	subs	r3, #1
 8011e1c:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8011e1e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8011e20:	68bb      	ldr	r3, [r7, #8]
 8011e22:	699b      	ldr	r3, [r3, #24]
 8011e24:	3b01      	subs	r3, #1
 8011e26:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011e28:	4313      	orrs	r3, r2
 8011e2a:	697a      	ldr	r2, [r7, #20]
 8011e2c:	4313      	orrs	r3, r2
 8011e2e:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	697a      	ldr	r2, [r7, #20]
 8011e34:	609a      	str	r2, [r3, #8]
 8011e36:	e039      	b.n	8011eac <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	689b      	ldr	r3, [r3, #8]
 8011e3c:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8011e3e:	697a      	ldr	r2, [r7, #20]
 8011e40:	4b1e      	ldr	r3, [pc, #120]	; (8011ebc <FMC_SDRAM_Timing_Init+0xfc>)
 8011e42:	4013      	ands	r3, r2
 8011e44:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8011e46:	68bb      	ldr	r3, [r7, #8]
 8011e48:	68db      	ldr	r3, [r3, #12]
 8011e4a:	3b01      	subs	r3, #1
 8011e4c:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	695b      	ldr	r3, [r3, #20]
 8011e52:	3b01      	subs	r3, #1
 8011e54:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8011e56:	4313      	orrs	r3, r2
 8011e58:	697a      	ldr	r2, [r7, #20]
 8011e5a:	4313      	orrs	r3, r2
 8011e5c:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	68db      	ldr	r3, [r3, #12]
 8011e62:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8011e64:	693b      	ldr	r3, [r7, #16]
 8011e66:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011e6a:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011e6c:	68bb      	ldr	r3, [r7, #8]
 8011e6e:	681b      	ldr	r3, [r3, #0]
 8011e70:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8011e72:	68bb      	ldr	r3, [r7, #8]
 8011e74:	685b      	ldr	r3, [r3, #4]
 8011e76:	3b01      	subs	r3, #1
 8011e78:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011e7a:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	689b      	ldr	r3, [r3, #8]
 8011e80:	3b01      	subs	r3, #1
 8011e82:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8011e84:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8011e86:	68bb      	ldr	r3, [r7, #8]
 8011e88:	691b      	ldr	r3, [r3, #16]
 8011e8a:	3b01      	subs	r3, #1
 8011e8c:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8011e8e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	699b      	ldr	r3, [r3, #24]
 8011e94:	3b01      	subs	r3, #1
 8011e96:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8011e98:	4313      	orrs	r3, r2
 8011e9a:	693a      	ldr	r2, [r7, #16]
 8011e9c:	4313      	orrs	r3, r2
 8011e9e:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	697a      	ldr	r2, [r7, #20]
 8011ea4:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	693a      	ldr	r2, [r7, #16]
 8011eaa:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8011eac:	2300      	movs	r3, #0
}
 8011eae:	4618      	mov	r0, r3
 8011eb0:	371c      	adds	r7, #28
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr
 8011eba:	bf00      	nop
 8011ebc:	ff0f0fff 	.word	0xff0f0fff

08011ec0 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{ 
 8011ec0:	b480      	push	{r7}
 8011ec2:	b085      	sub	sp, #20
 8011ec4:	af00      	add	r7, sp, #0
 8011ec6:	60f8      	str	r0, [r7, #12]
 8011ec8:	60b9      	str	r1, [r7, #8]
 8011eca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8011ecc:	68fb      	ldr	r3, [r7, #12]
 8011ece:	691a      	ldr	r2, [r3, #16]
 8011ed0:	4b0c      	ldr	r3, [pc, #48]	; (8011f04 <FMC_SDRAM_SendCommand+0x44>)
 8011ed2:	4013      	ands	r3, r2
 8011ed4:	68ba      	ldr	r2, [r7, #8]
 8011ed6:	6811      	ldr	r1, [r2, #0]
 8011ed8:	68ba      	ldr	r2, [r7, #8]
 8011eda:	6852      	ldr	r2, [r2, #4]
 8011edc:	4311      	orrs	r1, r2
 8011ede:	68ba      	ldr	r2, [r7, #8]
 8011ee0:	6892      	ldr	r2, [r2, #8]
 8011ee2:	3a01      	subs	r2, #1
 8011ee4:	0152      	lsls	r2, r2, #5
 8011ee6:	4311      	orrs	r1, r2
 8011ee8:	68ba      	ldr	r2, [r7, #8]
 8011eea:	68d2      	ldr	r2, [r2, #12]
 8011eec:	0252      	lsls	r2, r2, #9
 8011eee:	430a      	orrs	r2, r1
 8011ef0:	431a      	orrs	r2, r3
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	611a      	str	r2, [r3, #16]
             FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  
  return HAL_OK;  
 8011ef6:	2300      	movs	r3, #0
}
 8011ef8:	4618      	mov	r0, r3
 8011efa:	3714      	adds	r7, #20
 8011efc:	46bd      	mov	sp, r7
 8011efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f02:	4770      	bx	lr
 8011f04:	ffc00000 	.word	0xffc00000

08011f08 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8011f08:	b480      	push	{r7}
 8011f0a:	b083      	sub	sp, #12
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
 8011f10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	695a      	ldr	r2, [r3, #20]
 8011f16:	683b      	ldr	r3, [r7, #0]
 8011f18:	005b      	lsls	r3, r3, #1
 8011f1a:	431a      	orrs	r2, r3
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8011f20:	2300      	movs	r3, #0
}
 8011f22:	4618      	mov	r0, r3
 8011f24:	370c      	adds	r7, #12
 8011f26:	46bd      	mov	sp, r7
 8011f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2c:	4770      	bx	lr
	...

08011f30 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011f30:	b084      	sub	sp, #16
 8011f32:	b480      	push	{r7}
 8011f34:	b085      	sub	sp, #20
 8011f36:	af00      	add	r7, sp, #0
 8011f38:	6078      	str	r0, [r7, #4]
 8011f3a:	f107 001c 	add.w	r0, r7, #28
 8011f3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011f42:	2300      	movs	r3, #0
 8011f44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8011f46:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8011f48:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011f4a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8011f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8011f4e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8011f52:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8011f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8011f56:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8011f5a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011f5c:	68fa      	ldr	r2, [r7, #12]
 8011f5e:	4313      	orrs	r3, r2
 8011f60:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	685a      	ldr	r2, [r3, #4]
 8011f66:	4b07      	ldr	r3, [pc, #28]	; (8011f84 <SDMMC_Init+0x54>)
 8011f68:	4013      	ands	r3, r2
 8011f6a:	68fa      	ldr	r2, [r7, #12]
 8011f6c:	431a      	orrs	r2, r3
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011f72:	2300      	movs	r3, #0
}
 8011f74:	4618      	mov	r0, r3
 8011f76:	3714      	adds	r7, #20
 8011f78:	46bd      	mov	sp, r7
 8011f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7e:	b004      	add	sp, #16
 8011f80:	4770      	bx	lr
 8011f82:	bf00      	nop
 8011f84:	ffff8100 	.word	0xffff8100

08011f88 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011f88:	b480      	push	{r7}
 8011f8a:	b083      	sub	sp, #12
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011f96:	4618      	mov	r0, r3
 8011f98:	370c      	adds	r7, #12
 8011f9a:	46bd      	mov	sp, r7
 8011f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa0:	4770      	bx	lr

08011fa2 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8011fa2:	b580      	push	{r7, lr}
 8011fa4:	b082      	sub	sp, #8
 8011fa6:	af00      	add	r7, sp, #0
 8011fa8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	2203      	movs	r2, #3
 8011fae:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8011fb0:	2002      	movs	r0, #2
 8011fb2:	f7f4 fe9b 	bl	8006cec <HAL_Delay>
  
  return HAL_OK;
 8011fb6:	2300      	movs	r3, #0
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3708      	adds	r7, #8
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}

08011fc0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8011fc0:	b480      	push	{r7}
 8011fc2:	b083      	sub	sp, #12
 8011fc4:	af00      	add	r7, sp, #0
 8011fc6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	f003 0303 	and.w	r3, r3, #3
}
 8011fd0:	4618      	mov	r0, r3
 8011fd2:	370c      	adds	r7, #12
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fda:	4770      	bx	lr

08011fdc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011fdc:	b480      	push	{r7}
 8011fde:	b085      	sub	sp, #20
 8011fe0:	af00      	add	r7, sp, #0
 8011fe2:	6078      	str	r0, [r7, #4]
 8011fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011fea:	683b      	ldr	r3, [r7, #0]
 8011fec:	681a      	ldr	r2, [r3, #0]
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011ff2:	683b      	ldr	r3, [r7, #0]
 8011ff4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011ffa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8011ffc:	683b      	ldr	r3, [r7, #0]
 8011ffe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8012000:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8012006:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012008:	68fa      	ldr	r2, [r7, #12]
 801200a:	4313      	orrs	r3, r2
 801200c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	68da      	ldr	r2, [r3, #12]
 8012012:	4b06      	ldr	r3, [pc, #24]	; (801202c <SDMMC_SendCommand+0x50>)
 8012014:	4013      	ands	r3, r2
 8012016:	68fa      	ldr	r2, [r7, #12]
 8012018:	431a      	orrs	r2, r3
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801201e:	2300      	movs	r3, #0
}
 8012020:	4618      	mov	r0, r3
 8012022:	3714      	adds	r7, #20
 8012024:	46bd      	mov	sp, r7
 8012026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801202a:	4770      	bx	lr
 801202c:	fffff000 	.word	0xfffff000

08012030 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012030:	b480      	push	{r7}
 8012032:	b083      	sub	sp, #12
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	691b      	ldr	r3, [r3, #16]
 801203c:	b2db      	uxtb	r3, r3
}
 801203e:	4618      	mov	r0, r3
 8012040:	370c      	adds	r7, #12
 8012042:	46bd      	mov	sp, r7
 8012044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012048:	4770      	bx	lr

0801204a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801204a:	b480      	push	{r7}
 801204c:	b085      	sub	sp, #20
 801204e:	af00      	add	r7, sp, #0
 8012050:	6078      	str	r0, [r7, #4]
 8012052:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	3314      	adds	r3, #20
 8012058:	461a      	mov	r2, r3
 801205a:	683b      	ldr	r3, [r7, #0]
 801205c:	4413      	add	r3, r2
 801205e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	681b      	ldr	r3, [r3, #0]
}  
 8012064:	4618      	mov	r0, r3
 8012066:	3714      	adds	r7, #20
 8012068:	46bd      	mov	sp, r7
 801206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801206e:	4770      	bx	lr

08012070 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8012070:	b480      	push	{r7}
 8012072:	b085      	sub	sp, #20
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
 8012078:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801207a:	2300      	movs	r3, #0
 801207c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801207e:	683b      	ldr	r3, [r7, #0]
 8012080:	681a      	ldr	r2, [r3, #0]
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	685a      	ldr	r2, [r3, #4]
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801208e:	683b      	ldr	r3, [r7, #0]
 8012090:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8012092:	683b      	ldr	r3, [r7, #0]
 8012094:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012096:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 801209c:	431a      	orrs	r2, r3
                       Data->DPSM);
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80120a2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80120a4:	68fa      	ldr	r2, [r7, #12]
 80120a6:	4313      	orrs	r3, r2
 80120a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120ae:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	431a      	orrs	r2, r3
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80120ba:	2300      	movs	r3, #0

}
 80120bc:	4618      	mov	r0, r3
 80120be:	3714      	adds	r7, #20
 80120c0:	46bd      	mov	sp, r7
 80120c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c6:	4770      	bx	lr

080120c8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b088      	sub	sp, #32
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80120d2:	683b      	ldr	r3, [r7, #0]
 80120d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80120d6:	2310      	movs	r3, #16
 80120d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80120da:	2340      	movs	r3, #64	; 0x40
 80120dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80120de:	2300      	movs	r3, #0
 80120e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80120e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80120e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80120e8:	f107 0308 	add.w	r3, r7, #8
 80120ec:	4619      	mov	r1, r3
 80120ee:	6878      	ldr	r0, [r7, #4]
 80120f0:	f7ff ff74 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80120f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80120f8:	2110      	movs	r1, #16
 80120fa:	6878      	ldr	r0, [r7, #4]
 80120fc:	f000 fa46 	bl	801258c <SDMMC_GetCmdResp1>
 8012100:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012102:	69fb      	ldr	r3, [r7, #28]
}
 8012104:	4618      	mov	r0, r3
 8012106:	3720      	adds	r7, #32
 8012108:	46bd      	mov	sp, r7
 801210a:	bd80      	pop	{r7, pc}

0801210c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801210c:	b580      	push	{r7, lr}
 801210e:	b088      	sub	sp, #32
 8012110:	af00      	add	r7, sp, #0
 8012112:	6078      	str	r0, [r7, #4]
 8012114:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801211a:	2311      	movs	r3, #17
 801211c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801211e:	2340      	movs	r3, #64	; 0x40
 8012120:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012122:	2300      	movs	r3, #0
 8012124:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012126:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801212a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801212c:	f107 0308 	add.w	r3, r7, #8
 8012130:	4619      	mov	r1, r3
 8012132:	6878      	ldr	r0, [r7, #4]
 8012134:	f7ff ff52 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012138:	f241 3288 	movw	r2, #5000	; 0x1388
 801213c:	2111      	movs	r1, #17
 801213e:	6878      	ldr	r0, [r7, #4]
 8012140:	f000 fa24 	bl	801258c <SDMMC_GetCmdResp1>
 8012144:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012146:	69fb      	ldr	r3, [r7, #28]
}
 8012148:	4618      	mov	r0, r3
 801214a:	3720      	adds	r7, #32
 801214c:	46bd      	mov	sp, r7
 801214e:	bd80      	pop	{r7, pc}

08012150 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012150:	b580      	push	{r7, lr}
 8012152:	b088      	sub	sp, #32
 8012154:	af00      	add	r7, sp, #0
 8012156:	6078      	str	r0, [r7, #4]
 8012158:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801215e:	2312      	movs	r3, #18
 8012160:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012162:	2340      	movs	r3, #64	; 0x40
 8012164:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012166:	2300      	movs	r3, #0
 8012168:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801216a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801216e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012170:	f107 0308 	add.w	r3, r7, #8
 8012174:	4619      	mov	r1, r3
 8012176:	6878      	ldr	r0, [r7, #4]
 8012178:	f7ff ff30 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801217c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012180:	2112      	movs	r1, #18
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 fa02 	bl	801258c <SDMMC_GetCmdResp1>
 8012188:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801218a:	69fb      	ldr	r3, [r7, #28]
}
 801218c:	4618      	mov	r0, r3
 801218e:	3720      	adds	r7, #32
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}

08012194 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b088      	sub	sp, #32
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
 801219c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801219e:	683b      	ldr	r3, [r7, #0]
 80121a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80121a2:	2318      	movs	r3, #24
 80121a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121a6:	2340      	movs	r3, #64	; 0x40
 80121a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121aa:	2300      	movs	r3, #0
 80121ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121b4:	f107 0308 	add.w	r3, r7, #8
 80121b8:	4619      	mov	r1, r3
 80121ba:	6878      	ldr	r0, [r7, #4]
 80121bc:	f7ff ff0e 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80121c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80121c4:	2118      	movs	r1, #24
 80121c6:	6878      	ldr	r0, [r7, #4]
 80121c8:	f000 f9e0 	bl	801258c <SDMMC_GetCmdResp1>
 80121cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80121ce:	69fb      	ldr	r3, [r7, #28]
}
 80121d0:	4618      	mov	r0, r3
 80121d2:	3720      	adds	r7, #32
 80121d4:	46bd      	mov	sp, r7
 80121d6:	bd80      	pop	{r7, pc}

080121d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80121d8:	b580      	push	{r7, lr}
 80121da:	b088      	sub	sp, #32
 80121dc:	af00      	add	r7, sp, #0
 80121de:	6078      	str	r0, [r7, #4]
 80121e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80121e6:	2319      	movs	r3, #25
 80121e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121ea:	2340      	movs	r3, #64	; 0x40
 80121ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121ee:	2300      	movs	r3, #0
 80121f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80121f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121f8:	f107 0308 	add.w	r3, r7, #8
 80121fc:	4619      	mov	r1, r3
 80121fe:	6878      	ldr	r0, [r7, #4]
 8012200:	f7ff feec 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012204:	f241 3288 	movw	r2, #5000	; 0x1388
 8012208:	2119      	movs	r1, #25
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f000 f9be 	bl	801258c <SDMMC_GetCmdResp1>
 8012210:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012212:	69fb      	ldr	r3, [r7, #28]
}
 8012214:	4618      	mov	r0, r3
 8012216:	3720      	adds	r7, #32
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}

0801221c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b088      	sub	sp, #32
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8012224:	2300      	movs	r3, #0
 8012226:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8012228:	230c      	movs	r3, #12
 801222a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801222c:	2340      	movs	r3, #64	; 0x40
 801222e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012230:	2300      	movs	r3, #0
 8012232:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012238:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801223a:	f107 0308 	add.w	r3, r7, #8
 801223e:	4619      	mov	r1, r3
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f7ff fecb 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8012246:	4a05      	ldr	r2, [pc, #20]	; (801225c <SDMMC_CmdStopTransfer+0x40>)
 8012248:	210c      	movs	r1, #12
 801224a:	6878      	ldr	r0, [r7, #4]
 801224c:	f000 f99e 	bl	801258c <SDMMC_GetCmdResp1>
 8012250:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012252:	69fb      	ldr	r3, [r7, #28]
}
 8012254:	4618      	mov	r0, r3
 8012256:	3720      	adds	r7, #32
 8012258:	46bd      	mov	sp, r7
 801225a:	bd80      	pop	{r7, pc}
 801225c:	05f5e100 	.word	0x05f5e100

08012260 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8012260:	b580      	push	{r7, lr}
 8012262:	b08a      	sub	sp, #40	; 0x28
 8012264:	af00      	add	r7, sp, #0
 8012266:	60f8      	str	r0, [r7, #12]
 8012268:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8012270:	2307      	movs	r3, #7
 8012272:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012274:	2340      	movs	r3, #64	; 0x40
 8012276:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012278:	2300      	movs	r3, #0
 801227a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801227c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012280:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012282:	f107 0310 	add.w	r3, r7, #16
 8012286:	4619      	mov	r1, r3
 8012288:	68f8      	ldr	r0, [r7, #12]
 801228a:	f7ff fea7 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801228e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012292:	2107      	movs	r1, #7
 8012294:	68f8      	ldr	r0, [r7, #12]
 8012296:	f000 f979 	bl	801258c <SDMMC_GetCmdResp1>
 801229a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 801229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801229e:	4618      	mov	r0, r3
 80122a0:	3728      	adds	r7, #40	; 0x28
 80122a2:	46bd      	mov	sp, r7
 80122a4:	bd80      	pop	{r7, pc}

080122a6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80122a6:	b580      	push	{r7, lr}
 80122a8:	b088      	sub	sp, #32
 80122aa:	af00      	add	r7, sp, #0
 80122ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80122ae:	2300      	movs	r3, #0
 80122b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80122b2:	2300      	movs	r3, #0
 80122b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80122b6:	2300      	movs	r3, #0
 80122b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122ba:	2300      	movs	r3, #0
 80122bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80122c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122c4:	f107 0308 	add.w	r3, r7, #8
 80122c8:	4619      	mov	r1, r3
 80122ca:	6878      	ldr	r0, [r7, #4]
 80122cc:	f7ff fe86 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80122d0:	6878      	ldr	r0, [r7, #4]
 80122d2:	f000 f92f 	bl	8012534 <SDMMC_GetCmdError>
 80122d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80122d8:	69fb      	ldr	r3, [r7, #28]
}
 80122da:	4618      	mov	r0, r3
 80122dc:	3720      	adds	r7, #32
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}

080122e2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80122e2:	b580      	push	{r7, lr}
 80122e4:	b088      	sub	sp, #32
 80122e6:	af00      	add	r7, sp, #0
 80122e8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80122ea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80122ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80122f0:	2308      	movs	r3, #8
 80122f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80122f4:	2340      	movs	r3, #64	; 0x40
 80122f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122f8:	2300      	movs	r3, #0
 80122fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012300:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012302:	f107 0308 	add.w	r3, r7, #8
 8012306:	4619      	mov	r1, r3
 8012308:	6878      	ldr	r0, [r7, #4]
 801230a:	f7ff fe67 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801230e:	6878      	ldr	r0, [r7, #4]
 8012310:	f000 fb26 	bl	8012960 <SDMMC_GetCmdResp7>
 8012314:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012316:	69fb      	ldr	r3, [r7, #28]
}
 8012318:	4618      	mov	r0, r3
 801231a:	3720      	adds	r7, #32
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}

08012320 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b088      	sub	sp, #32
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
 8012328:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801232a:	683b      	ldr	r3, [r7, #0]
 801232c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801232e:	2337      	movs	r3, #55	; 0x37
 8012330:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012332:	2340      	movs	r3, #64	; 0x40
 8012334:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012336:	2300      	movs	r3, #0
 8012338:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801233a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801233e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012340:	f107 0308 	add.w	r3, r7, #8
 8012344:	4619      	mov	r1, r3
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f7ff fe48 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 801234c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012350:	2137      	movs	r1, #55	; 0x37
 8012352:	6878      	ldr	r0, [r7, #4]
 8012354:	f000 f91a 	bl	801258c <SDMMC_GetCmdResp1>
 8012358:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801235a:	69fb      	ldr	r3, [r7, #28]
}
 801235c:	4618      	mov	r0, r3
 801235e:	3720      	adds	r7, #32
 8012360:	46bd      	mov	sp, r7
 8012362:	bd80      	pop	{r7, pc}

08012364 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012364:	b580      	push	{r7, lr}
 8012366:	b088      	sub	sp, #32
 8012368:	af00      	add	r7, sp, #0
 801236a:	6078      	str	r0, [r7, #4]
 801236c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 801236e:	683a      	ldr	r2, [r7, #0]
 8012370:	4b0d      	ldr	r3, [pc, #52]	; (80123a8 <SDMMC_CmdAppOperCommand+0x44>)
 8012372:	4313      	orrs	r3, r2
 8012374:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8012376:	2329      	movs	r3, #41	; 0x29
 8012378:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801237a:	2340      	movs	r3, #64	; 0x40
 801237c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801237e:	2300      	movs	r3, #0
 8012380:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012386:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012388:	f107 0308 	add.w	r3, r7, #8
 801238c:	4619      	mov	r1, r3
 801238e:	6878      	ldr	r0, [r7, #4]
 8012390:	f7ff fe24 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f000 fa2f 	bl	80127f8 <SDMMC_GetCmdResp3>
 801239a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801239c:	69fb      	ldr	r3, [r7, #28]
}
 801239e:	4618      	mov	r0, r3
 80123a0:	3720      	adds	r7, #32
 80123a2:	46bd      	mov	sp, r7
 80123a4:	bd80      	pop	{r7, pc}
 80123a6:	bf00      	nop
 80123a8:	80100000 	.word	0x80100000

080123ac <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b088      	sub	sp, #32
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
 80123b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80123b6:	683b      	ldr	r3, [r7, #0]
 80123b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80123ba:	2306      	movs	r3, #6
 80123bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123be:	2340      	movs	r3, #64	; 0x40
 80123c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123c2:	2300      	movs	r3, #0
 80123c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80123ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123cc:	f107 0308 	add.w	r3, r7, #8
 80123d0:	4619      	mov	r1, r3
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f7ff fe02 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80123d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80123dc:	2106      	movs	r1, #6
 80123de:	6878      	ldr	r0, [r7, #4]
 80123e0:	f000 f8d4 	bl	801258c <SDMMC_GetCmdResp1>
 80123e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80123e6:	69fb      	ldr	r3, [r7, #28]
}
 80123e8:	4618      	mov	r0, r3
 80123ea:	3720      	adds	r7, #32
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b088      	sub	sp, #32
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80123f8:	2300      	movs	r3, #0
 80123fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80123fc:	2333      	movs	r3, #51	; 0x33
 80123fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012400:	2340      	movs	r3, #64	; 0x40
 8012402:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012404:	2300      	movs	r3, #0
 8012406:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801240c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801240e:	f107 0308 	add.w	r3, r7, #8
 8012412:	4619      	mov	r1, r3
 8012414:	6878      	ldr	r0, [r7, #4]
 8012416:	f7ff fde1 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801241a:	f241 3288 	movw	r2, #5000	; 0x1388
 801241e:	2133      	movs	r1, #51	; 0x33
 8012420:	6878      	ldr	r0, [r7, #4]
 8012422:	f000 f8b3 	bl	801258c <SDMMC_GetCmdResp1>
 8012426:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012428:	69fb      	ldr	r3, [r7, #28]
}
 801242a:	4618      	mov	r0, r3
 801242c:	3720      	adds	r7, #32
 801242e:	46bd      	mov	sp, r7
 8012430:	bd80      	pop	{r7, pc}

08012432 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8012432:	b580      	push	{r7, lr}
 8012434:	b088      	sub	sp, #32
 8012436:	af00      	add	r7, sp, #0
 8012438:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801243a:	2300      	movs	r3, #0
 801243c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801243e:	2302      	movs	r3, #2
 8012440:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012442:	23c0      	movs	r3, #192	; 0xc0
 8012444:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012446:	2300      	movs	r3, #0
 8012448:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801244a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801244e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012450:	f107 0308 	add.w	r3, r7, #8
 8012454:	4619      	mov	r1, r3
 8012456:	6878      	ldr	r0, [r7, #4]
 8012458:	f7ff fdc0 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801245c:	6878      	ldr	r0, [r7, #4]
 801245e:	f000 f983 	bl	8012768 <SDMMC_GetCmdResp2>
 8012462:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012464:	69fb      	ldr	r3, [r7, #28]
}
 8012466:	4618      	mov	r0, r3
 8012468:	3720      	adds	r7, #32
 801246a:	46bd      	mov	sp, r7
 801246c:	bd80      	pop	{r7, pc}

0801246e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801246e:	b580      	push	{r7, lr}
 8012470:	b088      	sub	sp, #32
 8012472:	af00      	add	r7, sp, #0
 8012474:	6078      	str	r0, [r7, #4]
 8012476:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801247c:	2309      	movs	r3, #9
 801247e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8012480:	23c0      	movs	r3, #192	; 0xc0
 8012482:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012484:	2300      	movs	r3, #0
 8012486:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012488:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801248c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801248e:	f107 0308 	add.w	r3, r7, #8
 8012492:	4619      	mov	r1, r3
 8012494:	6878      	ldr	r0, [r7, #4]
 8012496:	f7ff fda1 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801249a:	6878      	ldr	r0, [r7, #4]
 801249c:	f000 f964 	bl	8012768 <SDMMC_GetCmdResp2>
 80124a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80124a2:	69fb      	ldr	r3, [r7, #28]
}
 80124a4:	4618      	mov	r0, r3
 80124a6:	3720      	adds	r7, #32
 80124a8:	46bd      	mov	sp, r7
 80124aa:	bd80      	pop	{r7, pc}

080124ac <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b088      	sub	sp, #32
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
 80124b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80124b6:	2300      	movs	r3, #0
 80124b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80124ba:	2303      	movs	r3, #3
 80124bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80124be:	2340      	movs	r3, #64	; 0x40
 80124c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124c2:	2300      	movs	r3, #0
 80124c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80124ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80124cc:	f107 0308 	add.w	r3, r7, #8
 80124d0:	4619      	mov	r1, r3
 80124d2:	6878      	ldr	r0, [r7, #4]
 80124d4:	f7ff fd82 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80124d8:	683a      	ldr	r2, [r7, #0]
 80124da:	2103      	movs	r1, #3
 80124dc:	6878      	ldr	r0, [r7, #4]
 80124de:	f000 f9c9 	bl	8012874 <SDMMC_GetCmdResp6>
 80124e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80124e4:	69fb      	ldr	r3, [r7, #28]
}
 80124e6:	4618      	mov	r0, r3
 80124e8:	3720      	adds	r7, #32
 80124ea:	46bd      	mov	sp, r7
 80124ec:	bd80      	pop	{r7, pc}

080124ee <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80124ee:	b580      	push	{r7, lr}
 80124f0:	b088      	sub	sp, #32
 80124f2:	af00      	add	r7, sp, #0
 80124f4:	6078      	str	r0, [r7, #4]
 80124f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80124f8:	683b      	ldr	r3, [r7, #0]
 80124fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80124fc:	230d      	movs	r3, #13
 80124fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012500:	2340      	movs	r3, #64	; 0x40
 8012502:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012504:	2300      	movs	r3, #0
 8012506:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012508:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801250c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801250e:	f107 0308 	add.w	r3, r7, #8
 8012512:	4619      	mov	r1, r3
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f7ff fd61 	bl	8011fdc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801251a:	f241 3288 	movw	r2, #5000	; 0x1388
 801251e:	210d      	movs	r1, #13
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f000 f833 	bl	801258c <SDMMC_GetCmdResp1>
 8012526:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012528:	69fb      	ldr	r3, [r7, #28]
}
 801252a:	4618      	mov	r0, r3
 801252c:	3720      	adds	r7, #32
 801252e:	46bd      	mov	sp, r7
 8012530:	bd80      	pop	{r7, pc}
	...

08012534 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8012534:	b480      	push	{r7}
 8012536:	b085      	sub	sp, #20
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801253c:	4b11      	ldr	r3, [pc, #68]	; (8012584 <SDMMC_GetCmdError+0x50>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	4a11      	ldr	r2, [pc, #68]	; (8012588 <SDMMC_GetCmdError+0x54>)
 8012542:	fba2 2303 	umull	r2, r3, r2, r3
 8012546:	0a5b      	lsrs	r3, r3, #9
 8012548:	f241 3288 	movw	r2, #5000	; 0x1388
 801254c:	fb02 f303 	mul.w	r3, r2, r3
 8012550:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	1e5a      	subs	r2, r3, #1
 8012556:	60fa      	str	r2, [r7, #12]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d102      	bne.n	8012562 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801255c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012560:	e009      	b.n	8012576 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801256a:	2b00      	cmp	r3, #0
 801256c:	d0f1      	beq.n	8012552 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	22c5      	movs	r2, #197	; 0xc5
 8012572:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8012574:	2300      	movs	r3, #0
}
 8012576:	4618      	mov	r0, r3
 8012578:	3714      	adds	r7, #20
 801257a:	46bd      	mov	sp, r7
 801257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012580:	4770      	bx	lr
 8012582:	bf00      	nop
 8012584:	20000008 	.word	0x20000008
 8012588:	10624dd3 	.word	0x10624dd3

0801258c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b088      	sub	sp, #32
 8012590:	af00      	add	r7, sp, #0
 8012592:	60f8      	str	r0, [r7, #12]
 8012594:	460b      	mov	r3, r1
 8012596:	607a      	str	r2, [r7, #4]
 8012598:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 801259a:	4b70      	ldr	r3, [pc, #448]	; (801275c <SDMMC_GetCmdResp1+0x1d0>)
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	4a70      	ldr	r2, [pc, #448]	; (8012760 <SDMMC_GetCmdResp1+0x1d4>)
 80125a0:	fba2 2303 	umull	r2, r3, r2, r3
 80125a4:	0a5a      	lsrs	r2, r3, #9
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	fb02 f303 	mul.w	r3, r2, r3
 80125ac:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80125ae:	69fb      	ldr	r3, [r7, #28]
 80125b0:	1e5a      	subs	r2, r3, #1
 80125b2:	61fa      	str	r2, [r7, #28]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d102      	bne.n	80125be <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80125b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80125bc:	e0c9      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125c2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80125c4:	69bb      	ldr	r3, [r7, #24]
 80125c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d0ef      	beq.n	80125ae <SDMMC_GetCmdResp1+0x22>
 80125ce:	69bb      	ldr	r3, [r7, #24]
 80125d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d1ea      	bne.n	80125ae <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125dc:	f003 0304 	and.w	r3, r3, #4
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d004      	beq.n	80125ee <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	2204      	movs	r2, #4
 80125e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80125ea:	2304      	movs	r3, #4
 80125ec:	e0b1      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125f2:	f003 0301 	and.w	r3, r3, #1
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d004      	beq.n	8012604 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	2201      	movs	r2, #1
 80125fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012600:	2301      	movs	r3, #1
 8012602:	e0a6      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	22c5      	movs	r2, #197	; 0xc5
 8012608:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801260a:	68f8      	ldr	r0, [r7, #12]
 801260c:	f7ff fd10 	bl	8012030 <SDMMC_GetCommandResponse>
 8012610:	4603      	mov	r3, r0
 8012612:	461a      	mov	r2, r3
 8012614:	7afb      	ldrb	r3, [r7, #11]
 8012616:	4293      	cmp	r3, r2
 8012618:	d001      	beq.n	801261e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801261a:	2301      	movs	r3, #1
 801261c:	e099      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801261e:	2100      	movs	r1, #0
 8012620:	68f8      	ldr	r0, [r7, #12]
 8012622:	f7ff fd12 	bl	801204a <SDMMC_GetResponse>
 8012626:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8012628:	697a      	ldr	r2, [r7, #20]
 801262a:	4b4e      	ldr	r3, [pc, #312]	; (8012764 <SDMMC_GetCmdResp1+0x1d8>)
 801262c:	4013      	ands	r3, r2
 801262e:	2b00      	cmp	r3, #0
 8012630:	d101      	bne.n	8012636 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8012632:	2300      	movs	r3, #0
 8012634:	e08d      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8012636:	697b      	ldr	r3, [r7, #20]
 8012638:	2b00      	cmp	r3, #0
 801263a:	da02      	bge.n	8012642 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 801263c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012640:	e087      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8012642:	697b      	ldr	r3, [r7, #20]
 8012644:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012648:	2b00      	cmp	r3, #0
 801264a:	d001      	beq.n	8012650 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 801264c:	2340      	movs	r3, #64	; 0x40
 801264e:	e080      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8012650:	697b      	ldr	r3, [r7, #20]
 8012652:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012656:	2b00      	cmp	r3, #0
 8012658:	d001      	beq.n	801265e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801265a:	2380      	movs	r3, #128	; 0x80
 801265c:	e079      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801265e:	697b      	ldr	r3, [r7, #20]
 8012660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012664:	2b00      	cmp	r3, #0
 8012666:	d002      	beq.n	801266e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012668:	f44f 7380 	mov.w	r3, #256	; 0x100
 801266c:	e071      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801266e:	697b      	ldr	r3, [r7, #20]
 8012670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012674:	2b00      	cmp	r3, #0
 8012676:	d002      	beq.n	801267e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012678:	f44f 7300 	mov.w	r3, #512	; 0x200
 801267c:	e069      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801267e:	697b      	ldr	r3, [r7, #20]
 8012680:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012684:	2b00      	cmp	r3, #0
 8012686:	d002      	beq.n	801268e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801268c:	e061      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012694:	2b00      	cmp	r3, #0
 8012696:	d002      	beq.n	801269e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8012698:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801269c:	e059      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801269e:	697b      	ldr	r3, [r7, #20]
 80126a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d002      	beq.n	80126ae <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80126a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80126ac:	e051      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d002      	beq.n	80126be <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80126b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80126bc:	e049      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80126be:	697b      	ldr	r3, [r7, #20]
 80126c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d002      	beq.n	80126ce <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80126c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80126cc:	e041      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d002      	beq.n	80126de <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80126d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80126dc:	e039      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d002      	beq.n	80126ee <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80126e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80126ec:	e031      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d002      	beq.n	80126fe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80126f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80126fc:	e029      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80126fe:	697b      	ldr	r3, [r7, #20]
 8012700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012704:	2b00      	cmp	r3, #0
 8012706:	d002      	beq.n	801270e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8012708:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801270c:	e021      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801270e:	697b      	ldr	r3, [r7, #20]
 8012710:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012714:	2b00      	cmp	r3, #0
 8012716:	d002      	beq.n	801271e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8012718:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801271c:	e019      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801271e:	697b      	ldr	r3, [r7, #20]
 8012720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012724:	2b00      	cmp	r3, #0
 8012726:	d002      	beq.n	801272e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8012728:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801272c:	e011      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801272e:	697b      	ldr	r3, [r7, #20]
 8012730:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012734:	2b00      	cmp	r3, #0
 8012736:	d002      	beq.n	801273e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8012738:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801273c:	e009      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801273e:	697b      	ldr	r3, [r7, #20]
 8012740:	f003 0308 	and.w	r3, r3, #8
 8012744:	2b00      	cmp	r3, #0
 8012746:	d002      	beq.n	801274e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8012748:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801274c:	e001      	b.n	8012752 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801274e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8012752:	4618      	mov	r0, r3
 8012754:	3720      	adds	r7, #32
 8012756:	46bd      	mov	sp, r7
 8012758:	bd80      	pop	{r7, pc}
 801275a:	bf00      	nop
 801275c:	20000008 	.word	0x20000008
 8012760:	10624dd3 	.word	0x10624dd3
 8012764:	fdffe008 	.word	0xfdffe008

08012768 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8012768:	b480      	push	{r7}
 801276a:	b085      	sub	sp, #20
 801276c:	af00      	add	r7, sp, #0
 801276e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012770:	4b1f      	ldr	r3, [pc, #124]	; (80127f0 <SDMMC_GetCmdResp2+0x88>)
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	4a1f      	ldr	r2, [pc, #124]	; (80127f4 <SDMMC_GetCmdResp2+0x8c>)
 8012776:	fba2 2303 	umull	r2, r3, r2, r3
 801277a:	0a5b      	lsrs	r3, r3, #9
 801277c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012780:	fb02 f303 	mul.w	r3, r2, r3
 8012784:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	1e5a      	subs	r2, r3, #1
 801278a:	60fa      	str	r2, [r7, #12]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d102      	bne.n	8012796 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012790:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012794:	e026      	b.n	80127e4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801279a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801279c:	68bb      	ldr	r3, [r7, #8]
 801279e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d0ef      	beq.n	8012786 <SDMMC_GetCmdResp2+0x1e>
 80127a6:	68bb      	ldr	r3, [r7, #8]
 80127a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d1ea      	bne.n	8012786 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127b4:	f003 0304 	and.w	r3, r3, #4
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d004      	beq.n	80127c6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	2204      	movs	r2, #4
 80127c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80127c2:	2304      	movs	r3, #4
 80127c4:	e00e      	b.n	80127e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127ca:	f003 0301 	and.w	r3, r3, #1
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d004      	beq.n	80127dc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	2201      	movs	r2, #1
 80127d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80127d8:	2301      	movs	r3, #1
 80127da:	e003      	b.n	80127e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	22c5      	movs	r2, #197	; 0xc5
 80127e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80127e2:	2300      	movs	r3, #0
}
 80127e4:	4618      	mov	r0, r3
 80127e6:	3714      	adds	r7, #20
 80127e8:	46bd      	mov	sp, r7
 80127ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ee:	4770      	bx	lr
 80127f0:	20000008 	.word	0x20000008
 80127f4:	10624dd3 	.word	0x10624dd3

080127f8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80127f8:	b480      	push	{r7}
 80127fa:	b085      	sub	sp, #20
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012800:	4b1a      	ldr	r3, [pc, #104]	; (801286c <SDMMC_GetCmdResp3+0x74>)
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	4a1a      	ldr	r2, [pc, #104]	; (8012870 <SDMMC_GetCmdResp3+0x78>)
 8012806:	fba2 2303 	umull	r2, r3, r2, r3
 801280a:	0a5b      	lsrs	r3, r3, #9
 801280c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012810:	fb02 f303 	mul.w	r3, r2, r3
 8012814:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	1e5a      	subs	r2, r3, #1
 801281a:	60fa      	str	r2, [r7, #12]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d102      	bne.n	8012826 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012820:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012824:	e01b      	b.n	801285e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801282a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801282c:	68bb      	ldr	r3, [r7, #8]
 801282e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8012832:	2b00      	cmp	r3, #0
 8012834:	d0ef      	beq.n	8012816 <SDMMC_GetCmdResp3+0x1e>
 8012836:	68bb      	ldr	r3, [r7, #8]
 8012838:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801283c:	2b00      	cmp	r3, #0
 801283e:	d1ea      	bne.n	8012816 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012844:	f003 0304 	and.w	r3, r3, #4
 8012848:	2b00      	cmp	r3, #0
 801284a:	d004      	beq.n	8012856 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	2204      	movs	r2, #4
 8012850:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012852:	2304      	movs	r3, #4
 8012854:	e003      	b.n	801285e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	22c5      	movs	r2, #197	; 0xc5
 801285a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801285c:	2300      	movs	r3, #0
}
 801285e:	4618      	mov	r0, r3
 8012860:	3714      	adds	r7, #20
 8012862:	46bd      	mov	sp, r7
 8012864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012868:	4770      	bx	lr
 801286a:	bf00      	nop
 801286c:	20000008 	.word	0x20000008
 8012870:	10624dd3 	.word	0x10624dd3

08012874 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b088      	sub	sp, #32
 8012878:	af00      	add	r7, sp, #0
 801287a:	60f8      	str	r0, [r7, #12]
 801287c:	460b      	mov	r3, r1
 801287e:	607a      	str	r2, [r7, #4]
 8012880:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012882:	4b35      	ldr	r3, [pc, #212]	; (8012958 <SDMMC_GetCmdResp6+0xe4>)
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	4a35      	ldr	r2, [pc, #212]	; (801295c <SDMMC_GetCmdResp6+0xe8>)
 8012888:	fba2 2303 	umull	r2, r3, r2, r3
 801288c:	0a5b      	lsrs	r3, r3, #9
 801288e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012892:	fb02 f303 	mul.w	r3, r2, r3
 8012896:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8012898:	69fb      	ldr	r3, [r7, #28]
 801289a:	1e5a      	subs	r2, r3, #1
 801289c:	61fa      	str	r2, [r7, #28]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d102      	bne.n	80128a8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80128a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80128a6:	e052      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128ac:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80128ae:	69bb      	ldr	r3, [r7, #24]
 80128b0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d0ef      	beq.n	8012898 <SDMMC_GetCmdResp6+0x24>
 80128b8:	69bb      	ldr	r3, [r7, #24]
 80128ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d1ea      	bne.n	8012898 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128c6:	f003 0304 	and.w	r3, r3, #4
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d004      	beq.n	80128d8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	2204      	movs	r2, #4
 80128d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80128d4:	2304      	movs	r3, #4
 80128d6:	e03a      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128dc:	f003 0301 	and.w	r3, r3, #1
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d004      	beq.n	80128ee <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	2201      	movs	r2, #1
 80128e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128ea:	2301      	movs	r3, #1
 80128ec:	e02f      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80128ee:	68f8      	ldr	r0, [r7, #12]
 80128f0:	f7ff fb9e 	bl	8012030 <SDMMC_GetCommandResponse>
 80128f4:	4603      	mov	r3, r0
 80128f6:	461a      	mov	r2, r3
 80128f8:	7afb      	ldrb	r3, [r7, #11]
 80128fa:	4293      	cmp	r3, r2
 80128fc:	d001      	beq.n	8012902 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80128fe:	2301      	movs	r3, #1
 8012900:	e025      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	22c5      	movs	r2, #197	; 0xc5
 8012906:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012908:	2100      	movs	r1, #0
 801290a:	68f8      	ldr	r0, [r7, #12]
 801290c:	f7ff fb9d 	bl	801204a <SDMMC_GetResponse>
 8012910:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8012912:	697b      	ldr	r3, [r7, #20]
 8012914:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8012918:	2b00      	cmp	r3, #0
 801291a:	d106      	bne.n	801292a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 801291c:	697b      	ldr	r3, [r7, #20]
 801291e:	0c1b      	lsrs	r3, r3, #16
 8012920:	b29a      	uxth	r2, r3
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8012926:	2300      	movs	r3, #0
 8012928:	e011      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801292a:	697b      	ldr	r3, [r7, #20]
 801292c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012930:	2b00      	cmp	r3, #0
 8012932:	d002      	beq.n	801293a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012934:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012938:	e009      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801293a:	697b      	ldr	r3, [r7, #20]
 801293c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012940:	2b00      	cmp	r3, #0
 8012942:	d002      	beq.n	801294a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012948:	e001      	b.n	801294e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801294a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801294e:	4618      	mov	r0, r3
 8012950:	3720      	adds	r7, #32
 8012952:	46bd      	mov	sp, r7
 8012954:	bd80      	pop	{r7, pc}
 8012956:	bf00      	nop
 8012958:	20000008 	.word	0x20000008
 801295c:	10624dd3 	.word	0x10624dd3

08012960 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012960:	b480      	push	{r7}
 8012962:	b085      	sub	sp, #20
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012968:	4b22      	ldr	r3, [pc, #136]	; (80129f4 <SDMMC_GetCmdResp7+0x94>)
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	4a22      	ldr	r2, [pc, #136]	; (80129f8 <SDMMC_GetCmdResp7+0x98>)
 801296e:	fba2 2303 	umull	r2, r3, r2, r3
 8012972:	0a5b      	lsrs	r3, r3, #9
 8012974:	f241 3288 	movw	r2, #5000	; 0x1388
 8012978:	fb02 f303 	mul.w	r3, r2, r3
 801297c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	1e5a      	subs	r2, r3, #1
 8012982:	60fa      	str	r2, [r7, #12]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d102      	bne.n	801298e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012988:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801298c:	e02c      	b.n	80129e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012992:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012994:	68bb      	ldr	r3, [r7, #8]
 8012996:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801299a:	2b00      	cmp	r3, #0
 801299c:	d0ef      	beq.n	801297e <SDMMC_GetCmdResp7+0x1e>
 801299e:	68bb      	ldr	r3, [r7, #8]
 80129a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d1ea      	bne.n	801297e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129ac:	f003 0304 	and.w	r3, r3, #4
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d004      	beq.n	80129be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2204      	movs	r2, #4
 80129b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80129ba:	2304      	movs	r3, #4
 80129bc:	e014      	b.n	80129e8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129c2:	f003 0301 	and.w	r3, r3, #1
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d004      	beq.n	80129d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	2201      	movs	r2, #1
 80129ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80129d0:	2301      	movs	r3, #1
 80129d2:	e009      	b.n	80129e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80129d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d002      	beq.n	80129e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	2240      	movs	r2, #64	; 0x40
 80129e4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80129e6:	2300      	movs	r3, #0
  
}
 80129e8:	4618      	mov	r0, r3
 80129ea:	3714      	adds	r7, #20
 80129ec:	46bd      	mov	sp, r7
 80129ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129f2:	4770      	bx	lr
 80129f4:	20000008 	.word	0x20000008
 80129f8:	10624dd3 	.word	0x10624dd3

080129fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80129fc:	b084      	sub	sp, #16
 80129fe:	b580      	push	{r7, lr}
 8012a00:	b084      	sub	sp, #16
 8012a02:	af00      	add	r7, sp, #0
 8012a04:	6078      	str	r0, [r7, #4]
 8012a06:	f107 001c 	add.w	r0, r7, #28
 8012a0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a10:	2b01      	cmp	r3, #1
 8012a12:	d120      	bne.n	8012a56 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a18:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	68da      	ldr	r2, [r3, #12]
 8012a24:	4b20      	ldr	r3, [pc, #128]	; (8012aa8 <USB_CoreInit+0xac>)
 8012a26:	4013      	ands	r3, r2
 8012a28:	687a      	ldr	r2, [r7, #4]
 8012a2a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	68db      	ldr	r3, [r3, #12]
 8012a30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8012a38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a3a:	2b01      	cmp	r3, #1
 8012a3c:	d105      	bne.n	8012a4a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	68db      	ldr	r3, [r3, #12]
 8012a42:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8012a4a:	6878      	ldr	r0, [r7, #4]
 8012a4c:	f000 f942 	bl	8012cd4 <USB_CoreReset>
 8012a50:	4603      	mov	r3, r0
 8012a52:	73fb      	strb	r3, [r7, #15]
 8012a54:	e010      	b.n	8012a78 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	68db      	ldr	r3, [r3, #12]
 8012a5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012a62:	6878      	ldr	r0, [r7, #4]
 8012a64:	f000 f936 	bl	8012cd4 <USB_CoreReset>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8012a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a7a:	2b01      	cmp	r3, #1
 8012a7c:	d10b      	bne.n	8012a96 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	689b      	ldr	r3, [r3, #8]
 8012a82:	f043 0206 	orr.w	r2, r3, #6
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	689b      	ldr	r3, [r3, #8]
 8012a8e:	f043 0220 	orr.w	r2, r3, #32
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8012a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a98:	4618      	mov	r0, r3
 8012a9a:	3710      	adds	r7, #16
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012aa2:	b004      	add	sp, #16
 8012aa4:	4770      	bx	lr
 8012aa6:	bf00      	nop
 8012aa8:	ffbdffbf 	.word	0xffbdffbf

08012aac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012aac:	b480      	push	{r7}
 8012aae:	b083      	sub	sp, #12
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	689b      	ldr	r3, [r3, #8]
 8012ab8:	f043 0201 	orr.w	r2, r3, #1
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012ac0:	2300      	movs	r3, #0
}
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	370c      	adds	r7, #12
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012acc:	4770      	bx	lr

08012ace <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012ace:	b480      	push	{r7}
 8012ad0:	b083      	sub	sp, #12
 8012ad2:	af00      	add	r7, sp, #0
 8012ad4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	689b      	ldr	r3, [r3, #8]
 8012ada:	f023 0201 	bic.w	r2, r3, #1
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012ae2:	2300      	movs	r3, #0
}
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	370c      	adds	r7, #12
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aee:	4770      	bx	lr

08012af0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b082      	sub	sp, #8
 8012af4:	af00      	add	r7, sp, #0
 8012af6:	6078      	str	r0, [r7, #4]
 8012af8:	460b      	mov	r3, r1
 8012afa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	68db      	ldr	r3, [r3, #12]
 8012b00:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8012b08:	78fb      	ldrb	r3, [r7, #3]
 8012b0a:	2b01      	cmp	r3, #1
 8012b0c:	d106      	bne.n	8012b1c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	68db      	ldr	r3, [r3, #12]
 8012b12:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	60da      	str	r2, [r3, #12]
 8012b1a:	e00b      	b.n	8012b34 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8012b1c:	78fb      	ldrb	r3, [r7, #3]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d106      	bne.n	8012b30 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	68db      	ldr	r3, [r3, #12]
 8012b26:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	60da      	str	r2, [r3, #12]
 8012b2e:	e001      	b.n	8012b34 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8012b30:	2301      	movs	r3, #1
 8012b32:	e003      	b.n	8012b3c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8012b34:	2032      	movs	r0, #50	; 0x32
 8012b36:	f7f4 f8d9 	bl	8006cec <HAL_Delay>

  return HAL_OK;
 8012b3a:	2300      	movs	r3, #0
}
 8012b3c:	4618      	mov	r0, r3
 8012b3e:	3708      	adds	r7, #8
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}

08012b44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8012b44:	b480      	push	{r7}
 8012b46:	b085      	sub	sp, #20
 8012b48:	af00      	add	r7, sp, #0
 8012b4a:	6078      	str	r0, [r7, #4]
 8012b4c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8012b4e:	2300      	movs	r3, #0
 8012b50:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8012b52:	683b      	ldr	r3, [r7, #0]
 8012b54:	019b      	lsls	r3, r3, #6
 8012b56:	f043 0220 	orr.w	r2, r3, #32
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	3301      	adds	r3, #1
 8012b62:	60fb      	str	r3, [r7, #12]
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	4a09      	ldr	r2, [pc, #36]	; (8012b8c <USB_FlushTxFifo+0x48>)
 8012b68:	4293      	cmp	r3, r2
 8012b6a:	d901      	bls.n	8012b70 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8012b6c:	2303      	movs	r3, #3
 8012b6e:	e006      	b.n	8012b7e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	691b      	ldr	r3, [r3, #16]
 8012b74:	f003 0320 	and.w	r3, r3, #32
 8012b78:	2b20      	cmp	r3, #32
 8012b7a:	d0f0      	beq.n	8012b5e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8012b7c:	2300      	movs	r3, #0
}
 8012b7e:	4618      	mov	r0, r3
 8012b80:	3714      	adds	r7, #20
 8012b82:	46bd      	mov	sp, r7
 8012b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b88:	4770      	bx	lr
 8012b8a:	bf00      	nop
 8012b8c:	00030d40 	.word	0x00030d40

08012b90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8012b90:	b480      	push	{r7}
 8012b92:	b085      	sub	sp, #20
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8012b98:	2300      	movs	r3, #0
 8012b9a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	2210      	movs	r2, #16
 8012ba0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8012ba2:	68fb      	ldr	r3, [r7, #12]
 8012ba4:	3301      	adds	r3, #1
 8012ba6:	60fb      	str	r3, [r7, #12]
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	4a09      	ldr	r2, [pc, #36]	; (8012bd0 <USB_FlushRxFifo+0x40>)
 8012bac:	4293      	cmp	r3, r2
 8012bae:	d901      	bls.n	8012bb4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8012bb0:	2303      	movs	r3, #3
 8012bb2:	e006      	b.n	8012bc2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	691b      	ldr	r3, [r3, #16]
 8012bb8:	f003 0310 	and.w	r3, r3, #16
 8012bbc:	2b10      	cmp	r3, #16
 8012bbe:	d0f0      	beq.n	8012ba2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8012bc0:	2300      	movs	r3, #0
}
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	3714      	adds	r7, #20
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bcc:	4770      	bx	lr
 8012bce:	bf00      	nop
 8012bd0:	00030d40 	.word	0x00030d40

08012bd4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8012bd4:	b480      	push	{r7}
 8012bd6:	b089      	sub	sp, #36	; 0x24
 8012bd8:	af00      	add	r7, sp, #0
 8012bda:	60f8      	str	r0, [r7, #12]
 8012bdc:	60b9      	str	r1, [r7, #8]
 8012bde:	4611      	mov	r1, r2
 8012be0:	461a      	mov	r2, r3
 8012be2:	460b      	mov	r3, r1
 8012be4:	71fb      	strb	r3, [r7, #7]
 8012be6:	4613      	mov	r3, r2
 8012be8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8012bee:	68bb      	ldr	r3, [r7, #8]
 8012bf0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8012bf2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d11a      	bne.n	8012c30 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8012bfa:	88bb      	ldrh	r3, [r7, #4]
 8012bfc:	3303      	adds	r3, #3
 8012bfe:	089b      	lsrs	r3, r3, #2
 8012c00:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8012c02:	2300      	movs	r3, #0
 8012c04:	61bb      	str	r3, [r7, #24]
 8012c06:	e00f      	b.n	8012c28 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012c08:	79fb      	ldrb	r3, [r7, #7]
 8012c0a:	031a      	lsls	r2, r3, #12
 8012c0c:	697b      	ldr	r3, [r7, #20]
 8012c0e:	4413      	add	r3, r2
 8012c10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012c14:	461a      	mov	r2, r3
 8012c16:	69fb      	ldr	r3, [r7, #28]
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8012c1c:	69fb      	ldr	r3, [r7, #28]
 8012c1e:	3304      	adds	r3, #4
 8012c20:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8012c22:	69bb      	ldr	r3, [r7, #24]
 8012c24:	3301      	adds	r3, #1
 8012c26:	61bb      	str	r3, [r7, #24]
 8012c28:	69ba      	ldr	r2, [r7, #24]
 8012c2a:	693b      	ldr	r3, [r7, #16]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d3eb      	bcc.n	8012c08 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8012c30:	2300      	movs	r3, #0
}
 8012c32:	4618      	mov	r0, r3
 8012c34:	3724      	adds	r7, #36	; 0x24
 8012c36:	46bd      	mov	sp, r7
 8012c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3c:	4770      	bx	lr

08012c3e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8012c3e:	b480      	push	{r7}
 8012c40:	b089      	sub	sp, #36	; 0x24
 8012c42:	af00      	add	r7, sp, #0
 8012c44:	60f8      	str	r0, [r7, #12]
 8012c46:	60b9      	str	r1, [r7, #8]
 8012c48:	4613      	mov	r3, r2
 8012c4a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8012c50:	68bb      	ldr	r3, [r7, #8]
 8012c52:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8012c54:	88fb      	ldrh	r3, [r7, #6]
 8012c56:	3303      	adds	r3, #3
 8012c58:	089b      	lsrs	r3, r3, #2
 8012c5a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	61bb      	str	r3, [r7, #24]
 8012c60:	e00b      	b.n	8012c7a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012c62:	697b      	ldr	r3, [r7, #20]
 8012c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012c68:	681a      	ldr	r2, [r3, #0]
 8012c6a:	69fb      	ldr	r3, [r7, #28]
 8012c6c:	601a      	str	r2, [r3, #0]
    pDest++;
 8012c6e:	69fb      	ldr	r3, [r7, #28]
 8012c70:	3304      	adds	r3, #4
 8012c72:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8012c74:	69bb      	ldr	r3, [r7, #24]
 8012c76:	3301      	adds	r3, #1
 8012c78:	61bb      	str	r3, [r7, #24]
 8012c7a:	69ba      	ldr	r2, [r7, #24]
 8012c7c:	693b      	ldr	r3, [r7, #16]
 8012c7e:	429a      	cmp	r2, r3
 8012c80:	d3ef      	bcc.n	8012c62 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8012c82:	69fb      	ldr	r3, [r7, #28]
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	3724      	adds	r7, #36	; 0x24
 8012c88:	46bd      	mov	sp, r7
 8012c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c8e:	4770      	bx	lr

08012c90 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8012c90:	b480      	push	{r7}
 8012c92:	b085      	sub	sp, #20
 8012c94:	af00      	add	r7, sp, #0
 8012c96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	695b      	ldr	r3, [r3, #20]
 8012c9c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	699b      	ldr	r3, [r3, #24]
 8012ca2:	68fa      	ldr	r2, [r7, #12]
 8012ca4:	4013      	ands	r3, r2
 8012ca6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8012ca8:	68fb      	ldr	r3, [r7, #12]
}
 8012caa:	4618      	mov	r0, r3
 8012cac:	3714      	adds	r7, #20
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb4:	4770      	bx	lr

08012cb6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8012cb6:	b480      	push	{r7}
 8012cb8:	b083      	sub	sp, #12
 8012cba:	af00      	add	r7, sp, #0
 8012cbc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	695b      	ldr	r3, [r3, #20]
 8012cc2:	f003 0301 	and.w	r3, r3, #1
}
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	370c      	adds	r7, #12
 8012cca:	46bd      	mov	sp, r7
 8012ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cd0:	4770      	bx	lr
	...

08012cd4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8012cd4:	b480      	push	{r7}
 8012cd6:	b085      	sub	sp, #20
 8012cd8:	af00      	add	r7, sp, #0
 8012cda:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8012cdc:	2300      	movs	r3, #0
 8012cde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	3301      	adds	r3, #1
 8012ce4:	60fb      	str	r3, [r7, #12]
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	4a13      	ldr	r2, [pc, #76]	; (8012d38 <USB_CoreReset+0x64>)
 8012cea:	4293      	cmp	r3, r2
 8012cec:	d901      	bls.n	8012cf2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8012cee:	2303      	movs	r3, #3
 8012cf0:	e01b      	b.n	8012d2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	691b      	ldr	r3, [r3, #16]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	daf2      	bge.n	8012ce0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	691b      	ldr	r3, [r3, #16]
 8012d02:	f043 0201 	orr.w	r2, r3, #1
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	3301      	adds	r3, #1
 8012d0e:	60fb      	str	r3, [r7, #12]
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	4a09      	ldr	r2, [pc, #36]	; (8012d38 <USB_CoreReset+0x64>)
 8012d14:	4293      	cmp	r3, r2
 8012d16:	d901      	bls.n	8012d1c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8012d18:	2303      	movs	r3, #3
 8012d1a:	e006      	b.n	8012d2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	691b      	ldr	r3, [r3, #16]
 8012d20:	f003 0301 	and.w	r3, r3, #1
 8012d24:	2b01      	cmp	r3, #1
 8012d26:	d0f0      	beq.n	8012d0a <USB_CoreReset+0x36>

  return HAL_OK;
 8012d28:	2300      	movs	r3, #0
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3714      	adds	r7, #20
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d34:	4770      	bx	lr
 8012d36:	bf00      	nop
 8012d38:	00030d40 	.word	0x00030d40

08012d3c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012d3c:	b084      	sub	sp, #16
 8012d3e:	b580      	push	{r7, lr}
 8012d40:	b084      	sub	sp, #16
 8012d42:	af00      	add	r7, sp, #0
 8012d44:	6078      	str	r0, [r7, #4]
 8012d46:	f107 001c 	add.w	r0, r7, #28
 8012d4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012d52:	68bb      	ldr	r3, [r7, #8]
 8012d54:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012d58:	461a      	mov	r2, r3
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d62:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	639a      	str	r2, [r3, #56]	; 0x38

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d018      	beq.n	8012da8 <USB_HostInit+0x6c>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8012d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d78:	2b01      	cmp	r3, #1
 8012d7a:	d10a      	bne.n	8012d92 <USB_HostInit+0x56>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8012d7c:	68bb      	ldr	r3, [r7, #8]
 8012d7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	68ba      	ldr	r2, [r7, #8]
 8012d86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012d8a:	f043 0304 	orr.w	r3, r3, #4
 8012d8e:	6013      	str	r3, [r2, #0]
 8012d90:	e014      	b.n	8012dbc <USB_HostInit+0x80>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8012d92:	68bb      	ldr	r3, [r7, #8]
 8012d94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	68ba      	ldr	r2, [r7, #8]
 8012d9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012da0:	f023 0304 	bic.w	r3, r3, #4
 8012da4:	6013      	str	r3, [r2, #0]
 8012da6:	e009      	b.n	8012dbc <USB_HostInit+0x80>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8012da8:	68bb      	ldr	r3, [r7, #8]
 8012daa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	68ba      	ldr	r2, [r7, #8]
 8012db2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012db6:	f023 0304 	bic.w	r3, r3, #4
 8012dba:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8012dbc:	2110      	movs	r1, #16
 8012dbe:	6878      	ldr	r0, [r7, #4]
 8012dc0:	f7ff fec0 	bl	8012b44 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f7ff fee3 	bl	8012b90 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8012dca:	2300      	movs	r3, #0
 8012dcc:	60fb      	str	r3, [r7, #12]
 8012dce:	e015      	b.n	8012dfc <USB_HostInit+0xc0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	015a      	lsls	r2, r3, #5
 8012dd4:	68bb      	ldr	r3, [r7, #8]
 8012dd6:	4413      	add	r3, r2
 8012dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8012ddc:	461a      	mov	r2, r3
 8012dde:	f04f 33ff 	mov.w	r3, #4294967295
 8012de2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	015a      	lsls	r2, r3, #5
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	4413      	add	r3, r2
 8012dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8012df0:	461a      	mov	r2, r3
 8012df2:	2300      	movs	r3, #0
 8012df4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	3301      	adds	r3, #1
 8012dfa:	60fb      	str	r3, [r7, #12]
 8012dfc:	6a3b      	ldr	r3, [r7, #32]
 8012dfe:	68fa      	ldr	r2, [r7, #12]
 8012e00:	429a      	cmp	r2, r3
 8012e02:	d3e5      	bcc.n	8012dd0 <USB_HostInit+0x94>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8012e04:	2101      	movs	r1, #1
 8012e06:	6878      	ldr	r0, [r7, #4]
 8012e08:	f000 f8ac 	bl	8012f64 <USB_DriveVbus>

  HAL_Delay(200U);
 8012e0c:	20c8      	movs	r0, #200	; 0xc8
 8012e0e:	f7f3 ff6d 	bl	8006cec <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	2200      	movs	r2, #0
 8012e16:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8012e1e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d00b      	beq.n	8012e44 <USB_HostInit+0x108>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012e32:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	4a14      	ldr	r2, [pc, #80]	; (8012e88 <USB_HostInit+0x14c>)
 8012e38:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	4a13      	ldr	r2, [pc, #76]	; (8012e8c <USB_HostInit+0x150>)
 8012e3e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8012e42:	e009      	b.n	8012e58 <USB_HostInit+0x11c>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	2280      	movs	r2, #128	; 0x80
 8012e48:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	4a10      	ldr	r2, [pc, #64]	; (8012e90 <USB_HostInit+0x154>)
 8012e4e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	4a10      	ldr	r2, [pc, #64]	; (8012e94 <USB_HostInit+0x158>)
 8012e54:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8012e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	d105      	bne.n	8012e6a <USB_HostInit+0x12e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	699b      	ldr	r3, [r3, #24]
 8012e62:	f043 0210 	orr.w	r2, r3, #16
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	699a      	ldr	r2, [r3, #24]
 8012e6e:	4b0a      	ldr	r3, [pc, #40]	; (8012e98 <USB_HostInit+0x15c>)
 8012e70:	4313      	orrs	r3, r2
 8012e72:	687a      	ldr	r2, [r7, #4]
 8012e74:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8012e76:	2300      	movs	r3, #0
}
 8012e78:	4618      	mov	r0, r3
 8012e7a:	3710      	adds	r7, #16
 8012e7c:	46bd      	mov	sp, r7
 8012e7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012e82:	b004      	add	sp, #16
 8012e84:	4770      	bx	lr
 8012e86:	bf00      	nop
 8012e88:	01000200 	.word	0x01000200
 8012e8c:	00e00300 	.word	0x00e00300
 8012e90:	00600080 	.word	0x00600080
 8012e94:	004000e0 	.word	0x004000e0
 8012e98:	a3200008 	.word	0xa3200008

08012e9c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b085      	sub	sp, #20
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
 8012ea4:	460b      	mov	r3, r1
 8012ea6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	68fa      	ldr	r2, [r7, #12]
 8012eb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012eba:	f023 0303 	bic.w	r3, r3, #3
 8012ebe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012ec6:	681a      	ldr	r2, [r3, #0]
 8012ec8:	78fb      	ldrb	r3, [r7, #3]
 8012eca:	f003 0303 	and.w	r3, r3, #3
 8012ece:	68f9      	ldr	r1, [r7, #12]
 8012ed0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8012ed4:	4313      	orrs	r3, r2
 8012ed6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8012ed8:	78fb      	ldrb	r3, [r7, #3]
 8012eda:	2b01      	cmp	r3, #1
 8012edc:	d107      	bne.n	8012eee <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012ee4:	461a      	mov	r2, r3
 8012ee6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8012eea:	6053      	str	r3, [r2, #4]
 8012eec:	e009      	b.n	8012f02 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8012eee:	78fb      	ldrb	r3, [r7, #3]
 8012ef0:	2b02      	cmp	r3, #2
 8012ef2:	d106      	bne.n	8012f02 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012efa:	461a      	mov	r2, r3
 8012efc:	f241 7370 	movw	r3, #6000	; 0x1770
 8012f00:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8012f02:	2300      	movs	r3, #0
}
 8012f04:	4618      	mov	r0, r3
 8012f06:	3714      	adds	r7, #20
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f0e:	4770      	bx	lr

08012f10 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b084      	sub	sp, #16
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012f2a:	68bb      	ldr	r3, [r7, #8]
 8012f2c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8012f30:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8012f32:	68bb      	ldr	r3, [r7, #8]
 8012f34:	68fa      	ldr	r2, [r7, #12]
 8012f36:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8012f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012f3e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8012f40:	2064      	movs	r0, #100	; 0x64
 8012f42:	f7f3 fed3 	bl	8006cec <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8012f46:	68bb      	ldr	r3, [r7, #8]
 8012f48:	68fa      	ldr	r2, [r7, #12]
 8012f4a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8012f4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012f52:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8012f54:	200a      	movs	r0, #10
 8012f56:	f7f3 fec9 	bl	8006cec <HAL_Delay>

  return HAL_OK;
 8012f5a:	2300      	movs	r3, #0
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	3710      	adds	r7, #16
 8012f60:	46bd      	mov	sp, r7
 8012f62:	bd80      	pop	{r7, pc}

08012f64 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8012f64:	b480      	push	{r7}
 8012f66:	b085      	sub	sp, #20
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
 8012f6c:	460b      	mov	r3, r1
 8012f6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8012f74:	2300      	movs	r3, #0
 8012f76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8012f7e:	681b      	ldr	r3, [r3, #0]
 8012f80:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012f82:	68bb      	ldr	r3, [r7, #8]
 8012f84:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8012f88:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8012f8a:	68bb      	ldr	r3, [r7, #8]
 8012f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d109      	bne.n	8012fa8 <USB_DriveVbus+0x44>
 8012f94:	78fb      	ldrb	r3, [r7, #3]
 8012f96:	2b01      	cmp	r3, #1
 8012f98:	d106      	bne.n	8012fa8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8012f9a:	68bb      	ldr	r3, [r7, #8]
 8012f9c:	68fa      	ldr	r2, [r7, #12]
 8012f9e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8012fa2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012fa6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8012fa8:	68bb      	ldr	r3, [r7, #8]
 8012faa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012fb2:	d109      	bne.n	8012fc8 <USB_DriveVbus+0x64>
 8012fb4:	78fb      	ldrb	r3, [r7, #3]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d106      	bne.n	8012fc8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8012fba:	68bb      	ldr	r3, [r7, #8]
 8012fbc:	68fa      	ldr	r2, [r7, #12]
 8012fbe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8012fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012fc6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012fc8:	2300      	movs	r3, #0
}
 8012fca:	4618      	mov	r0, r3
 8012fcc:	3714      	adds	r7, #20
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd4:	4770      	bx	lr

08012fd6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8012fd6:	b480      	push	{r7}
 8012fd8:	b085      	sub	sp, #20
 8012fda:	af00      	add	r7, sp, #0
 8012fdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	0c5b      	lsrs	r3, r3, #17
 8012ff4:	f003 0303 	and.w	r3, r3, #3
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	3714      	adds	r7, #20
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013002:	4770      	bx	lr

08013004 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8013004:	b480      	push	{r7}
 8013006:	b085      	sub	sp, #20
 8013008:	af00      	add	r7, sp, #0
 801300a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8013016:	689b      	ldr	r3, [r3, #8]
 8013018:	b29b      	uxth	r3, r3
}
 801301a:	4618      	mov	r0, r3
 801301c:	3714      	adds	r7, #20
 801301e:	46bd      	mov	sp, r7
 8013020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013024:	4770      	bx	lr
	...

08013028 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b088      	sub	sp, #32
 801302c:	af00      	add	r7, sp, #0
 801302e:	6078      	str	r0, [r7, #4]
 8013030:	4608      	mov	r0, r1
 8013032:	4611      	mov	r1, r2
 8013034:	461a      	mov	r2, r3
 8013036:	4603      	mov	r3, r0
 8013038:	70fb      	strb	r3, [r7, #3]
 801303a:	460b      	mov	r3, r1
 801303c:	70bb      	strb	r3, [r7, #2]
 801303e:	4613      	mov	r3, r2
 8013040:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8013042:	2300      	movs	r3, #0
 8013044:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 801304a:	78fb      	ldrb	r3, [r7, #3]
 801304c:	015a      	lsls	r2, r3, #5
 801304e:	693b      	ldr	r3, [r7, #16]
 8013050:	4413      	add	r3, r2
 8013052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013056:	461a      	mov	r2, r3
 8013058:	f04f 33ff 	mov.w	r3, #4294967295
 801305c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 801305e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013062:	2b03      	cmp	r3, #3
 8013064:	d87e      	bhi.n	8013164 <USB_HC_Init+0x13c>
 8013066:	a201      	add	r2, pc, #4	; (adr r2, 801306c <USB_HC_Init+0x44>)
 8013068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801306c:	0801307d 	.word	0x0801307d
 8013070:	08013127 	.word	0x08013127
 8013074:	0801307d 	.word	0x0801307d
 8013078:	080130e9 	.word	0x080130e9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801307c:	78fb      	ldrb	r3, [r7, #3]
 801307e:	015a      	lsls	r2, r3, #5
 8013080:	693b      	ldr	r3, [r7, #16]
 8013082:	4413      	add	r3, r2
 8013084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013088:	461a      	mov	r2, r3
 801308a:	f240 439d 	movw	r3, #1181	; 0x49d
 801308e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8013090:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8013094:	2b00      	cmp	r3, #0
 8013096:	da10      	bge.n	80130ba <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8013098:	78fb      	ldrb	r3, [r7, #3]
 801309a:	015a      	lsls	r2, r3, #5
 801309c:	693b      	ldr	r3, [r7, #16]
 801309e:	4413      	add	r3, r2
 80130a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80130a4:	68db      	ldr	r3, [r3, #12]
 80130a6:	78fa      	ldrb	r2, [r7, #3]
 80130a8:	0151      	lsls	r1, r2, #5
 80130aa:	693a      	ldr	r2, [r7, #16]
 80130ac:	440a      	add	r2, r1
 80130ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80130b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80130b6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80130b8:	e057      	b.n	801316a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80130be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d051      	beq.n	801316a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80130c6:	78fb      	ldrb	r3, [r7, #3]
 80130c8:	015a      	lsls	r2, r3, #5
 80130ca:	693b      	ldr	r3, [r7, #16]
 80130cc:	4413      	add	r3, r2
 80130ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80130d2:	68db      	ldr	r3, [r3, #12]
 80130d4:	78fa      	ldrb	r2, [r7, #3]
 80130d6:	0151      	lsls	r1, r2, #5
 80130d8:	693a      	ldr	r2, [r7, #16]
 80130da:	440a      	add	r2, r1
 80130dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80130e0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80130e4:	60d3      	str	r3, [r2, #12]
      break;
 80130e6:	e040      	b.n	801316a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80130e8:	78fb      	ldrb	r3, [r7, #3]
 80130ea:	015a      	lsls	r2, r3, #5
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	4413      	add	r3, r2
 80130f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80130f4:	461a      	mov	r2, r3
 80130f6:	f240 639d 	movw	r3, #1693	; 0x69d
 80130fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80130fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8013100:	2b00      	cmp	r3, #0
 8013102:	da34      	bge.n	801316e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8013104:	78fb      	ldrb	r3, [r7, #3]
 8013106:	015a      	lsls	r2, r3, #5
 8013108:	693b      	ldr	r3, [r7, #16]
 801310a:	4413      	add	r3, r2
 801310c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013110:	68db      	ldr	r3, [r3, #12]
 8013112:	78fa      	ldrb	r2, [r7, #3]
 8013114:	0151      	lsls	r1, r2, #5
 8013116:	693a      	ldr	r2, [r7, #16]
 8013118:	440a      	add	r2, r1
 801311a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 801311e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013122:	60d3      	str	r3, [r2, #12]
      }

      break;
 8013124:	e023      	b.n	801316e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8013126:	78fb      	ldrb	r3, [r7, #3]
 8013128:	015a      	lsls	r2, r3, #5
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	4413      	add	r3, r2
 801312e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013132:	461a      	mov	r2, r3
 8013134:	f240 2325 	movw	r3, #549	; 0x225
 8013138:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 801313a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801313e:	2b00      	cmp	r3, #0
 8013140:	da17      	bge.n	8013172 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8013142:	78fb      	ldrb	r3, [r7, #3]
 8013144:	015a      	lsls	r2, r3, #5
 8013146:	693b      	ldr	r3, [r7, #16]
 8013148:	4413      	add	r3, r2
 801314a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801314e:	68db      	ldr	r3, [r3, #12]
 8013150:	78fa      	ldrb	r2, [r7, #3]
 8013152:	0151      	lsls	r1, r2, #5
 8013154:	693a      	ldr	r2, [r7, #16]
 8013156:	440a      	add	r2, r1
 8013158:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 801315c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8013160:	60d3      	str	r3, [r2, #12]
      }
      break;
 8013162:	e006      	b.n	8013172 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8013164:	2301      	movs	r3, #1
 8013166:	77fb      	strb	r3, [r7, #31]
      break;
 8013168:	e004      	b.n	8013174 <USB_HC_Init+0x14c>
      break;
 801316a:	bf00      	nop
 801316c:	e002      	b.n	8013174 <USB_HC_Init+0x14c>
      break;
 801316e:	bf00      	nop
 8013170:	e000      	b.n	8013174 <USB_HC_Init+0x14c>
      break;
 8013172:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8013174:	693b      	ldr	r3, [r7, #16]
 8013176:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801317a:	699a      	ldr	r2, [r3, #24]
 801317c:	78fb      	ldrb	r3, [r7, #3]
 801317e:	f003 030f 	and.w	r3, r3, #15
 8013182:	2101      	movs	r1, #1
 8013184:	fa01 f303 	lsl.w	r3, r1, r3
 8013188:	6939      	ldr	r1, [r7, #16]
 801318a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801318e:	4313      	orrs	r3, r2
 8013190:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	699b      	ldr	r3, [r3, #24]
 8013196:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 801319e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	da03      	bge.n	80131ae <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80131a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80131aa:	61bb      	str	r3, [r7, #24]
 80131ac:	e001      	b.n	80131b2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80131ae:	2300      	movs	r3, #0
 80131b0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80131b2:	6878      	ldr	r0, [r7, #4]
 80131b4:	f7ff ff0f 	bl	8012fd6 <USB_GetHostSpeed>
 80131b8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80131ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80131be:	2b02      	cmp	r3, #2
 80131c0:	d106      	bne.n	80131d0 <USB_HC_Init+0x1a8>
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	2b02      	cmp	r3, #2
 80131c6:	d003      	beq.n	80131d0 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80131c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80131cc:	617b      	str	r3, [r7, #20]
 80131ce:	e001      	b.n	80131d4 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80131d0:	2300      	movs	r3, #0
 80131d2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80131d4:	787b      	ldrb	r3, [r7, #1]
 80131d6:	059b      	lsls	r3, r3, #22
 80131d8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80131dc:	78bb      	ldrb	r3, [r7, #2]
 80131de:	02db      	lsls	r3, r3, #11
 80131e0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80131e4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80131e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80131ea:	049b      	lsls	r3, r3, #18
 80131ec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80131f0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80131f2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80131f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80131f8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80131fa:	69bb      	ldr	r3, [r7, #24]
 80131fc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80131fe:	78fb      	ldrb	r3, [r7, #3]
 8013200:	0159      	lsls	r1, r3, #5
 8013202:	693b      	ldr	r3, [r7, #16]
 8013204:	440b      	add	r3, r1
 8013206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801320a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 801320c:	697b      	ldr	r3, [r7, #20]
 801320e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8013210:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8013212:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8013216:	2b03      	cmp	r3, #3
 8013218:	d10f      	bne.n	801323a <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 801321a:	78fb      	ldrb	r3, [r7, #3]
 801321c:	015a      	lsls	r2, r3, #5
 801321e:	693b      	ldr	r3, [r7, #16]
 8013220:	4413      	add	r3, r2
 8013222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	78fa      	ldrb	r2, [r7, #3]
 801322a:	0151      	lsls	r1, r2, #5
 801322c:	693a      	ldr	r2, [r7, #16]
 801322e:	440a      	add	r2, r1
 8013230:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8013234:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013238:	6013      	str	r3, [r2, #0]
  }

  return ret;
 801323a:	7ffb      	ldrb	r3, [r7, #31]
}
 801323c:	4618      	mov	r0, r3
 801323e:	3720      	adds	r7, #32
 8013240:	46bd      	mov	sp, r7
 8013242:	bd80      	pop	{r7, pc}

08013244 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b08c      	sub	sp, #48	; 0x30
 8013248:	af02      	add	r7, sp, #8
 801324a:	60f8      	str	r0, [r7, #12]
 801324c:	60b9      	str	r1, [r7, #8]
 801324e:	4613      	mov	r3, r2
 8013250:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8013256:	68bb      	ldr	r3, [r7, #8]
 8013258:	785b      	ldrb	r3, [r3, #1]
 801325a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 801325c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013260:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801326a:	2b00      	cmp	r3, #0
 801326c:	d02d      	beq.n	80132ca <USB_HC_StartXfer+0x86>
 801326e:	68bb      	ldr	r3, [r7, #8]
 8013270:	791b      	ldrb	r3, [r3, #4]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d129      	bne.n	80132ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8013276:	79fb      	ldrb	r3, [r7, #7]
 8013278:	2b01      	cmp	r3, #1
 801327a:	d117      	bne.n	80132ac <USB_HC_StartXfer+0x68>
 801327c:	68bb      	ldr	r3, [r7, #8]
 801327e:	79db      	ldrb	r3, [r3, #7]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d003      	beq.n	801328c <USB_HC_StartXfer+0x48>
 8013284:	68bb      	ldr	r3, [r7, #8]
 8013286:	79db      	ldrb	r3, [r3, #7]
 8013288:	2b02      	cmp	r3, #2
 801328a:	d10f      	bne.n	80132ac <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 801328c:	69fb      	ldr	r3, [r7, #28]
 801328e:	015a      	lsls	r2, r3, #5
 8013290:	6a3b      	ldr	r3, [r7, #32]
 8013292:	4413      	add	r3, r2
 8013294:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013298:	68db      	ldr	r3, [r3, #12]
 801329a:	69fa      	ldr	r2, [r7, #28]
 801329c:	0151      	lsls	r1, r2, #5
 801329e:	6a3a      	ldr	r2, [r7, #32]
 80132a0:	440a      	add	r2, r1
 80132a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80132a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80132aa:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80132ac:	79fb      	ldrb	r3, [r7, #7]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d10b      	bne.n	80132ca <USB_HC_StartXfer+0x86>
 80132b2:	68bb      	ldr	r3, [r7, #8]
 80132b4:	795b      	ldrb	r3, [r3, #5]
 80132b6:	2b01      	cmp	r3, #1
 80132b8:	d107      	bne.n	80132ca <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	785b      	ldrb	r3, [r3, #1]
 80132be:	4619      	mov	r1, r3
 80132c0:	68f8      	ldr	r0, [r7, #12]
 80132c2:	f000 fa2f 	bl	8013724 <USB_DoPing>
      return HAL_OK;
 80132c6:	2300      	movs	r3, #0
 80132c8:	e0f8      	b.n	80134bc <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80132ca:	68bb      	ldr	r3, [r7, #8]
 80132cc:	695b      	ldr	r3, [r3, #20]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d018      	beq.n	8013304 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	695b      	ldr	r3, [r3, #20]
 80132d6:	68ba      	ldr	r2, [r7, #8]
 80132d8:	8912      	ldrh	r2, [r2, #8]
 80132da:	4413      	add	r3, r2
 80132dc:	3b01      	subs	r3, #1
 80132de:	68ba      	ldr	r2, [r7, #8]
 80132e0:	8912      	ldrh	r2, [r2, #8]
 80132e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80132e6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80132e8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80132ea:	8b7b      	ldrh	r3, [r7, #26]
 80132ec:	429a      	cmp	r2, r3
 80132ee:	d90b      	bls.n	8013308 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80132f0:	8b7b      	ldrh	r3, [r7, #26]
 80132f2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80132f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80132f6:	68ba      	ldr	r2, [r7, #8]
 80132f8:	8912      	ldrh	r2, [r2, #8]
 80132fa:	fb02 f203 	mul.w	r2, r2, r3
 80132fe:	68bb      	ldr	r3, [r7, #8]
 8013300:	611a      	str	r2, [r3, #16]
 8013302:	e001      	b.n	8013308 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8013304:	2301      	movs	r3, #1
 8013306:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8013308:	68bb      	ldr	r3, [r7, #8]
 801330a:	78db      	ldrb	r3, [r3, #3]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d007      	beq.n	8013320 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8013310:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013312:	68ba      	ldr	r2, [r7, #8]
 8013314:	8912      	ldrh	r2, [r2, #8]
 8013316:	fb02 f203 	mul.w	r2, r2, r3
 801331a:	68bb      	ldr	r3, [r7, #8]
 801331c:	611a      	str	r2, [r3, #16]
 801331e:	e003      	b.n	8013328 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8013320:	68bb      	ldr	r3, [r7, #8]
 8013322:	695a      	ldr	r2, [r3, #20]
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8013328:	68bb      	ldr	r3, [r7, #8]
 801332a:	691b      	ldr	r3, [r3, #16]
 801332c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8013330:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013332:	04d9      	lsls	r1, r3, #19
 8013334:	4b63      	ldr	r3, [pc, #396]	; (80134c4 <USB_HC_StartXfer+0x280>)
 8013336:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8013338:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 801333a:	68bb      	ldr	r3, [r7, #8]
 801333c:	7a9b      	ldrb	r3, [r3, #10]
 801333e:	075b      	lsls	r3, r3, #29
 8013340:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8013344:	69f9      	ldr	r1, [r7, #28]
 8013346:	0148      	lsls	r0, r1, #5
 8013348:	6a39      	ldr	r1, [r7, #32]
 801334a:	4401      	add	r1, r0
 801334c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8013350:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8013352:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8013354:	79fb      	ldrb	r3, [r7, #7]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d009      	beq.n	801336e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 801335a:	68bb      	ldr	r3, [r7, #8]
 801335c:	68d9      	ldr	r1, [r3, #12]
 801335e:	69fb      	ldr	r3, [r7, #28]
 8013360:	015a      	lsls	r2, r3, #5
 8013362:	6a3b      	ldr	r3, [r7, #32]
 8013364:	4413      	add	r3, r2
 8013366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801336a:	460a      	mov	r2, r1
 801336c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 801336e:	6a3b      	ldr	r3, [r7, #32]
 8013370:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8013374:	689b      	ldr	r3, [r3, #8]
 8013376:	f003 0301 	and.w	r3, r3, #1
 801337a:	2b00      	cmp	r3, #0
 801337c:	bf0c      	ite	eq
 801337e:	2301      	moveq	r3, #1
 8013380:	2300      	movne	r3, #0
 8013382:	b2db      	uxtb	r3, r3
 8013384:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8013386:	69fb      	ldr	r3, [r7, #28]
 8013388:	015a      	lsls	r2, r3, #5
 801338a:	6a3b      	ldr	r3, [r7, #32]
 801338c:	4413      	add	r3, r2
 801338e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	69fa      	ldr	r2, [r7, #28]
 8013396:	0151      	lsls	r1, r2, #5
 8013398:	6a3a      	ldr	r2, [r7, #32]
 801339a:	440a      	add	r2, r1
 801339c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80133a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80133a4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80133a6:	69fb      	ldr	r3, [r7, #28]
 80133a8:	015a      	lsls	r2, r3, #5
 80133aa:	6a3b      	ldr	r3, [r7, #32]
 80133ac:	4413      	add	r3, r2
 80133ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80133b2:	681a      	ldr	r2, [r3, #0]
 80133b4:	7e7b      	ldrb	r3, [r7, #25]
 80133b6:	075b      	lsls	r3, r3, #29
 80133b8:	69f9      	ldr	r1, [r7, #28]
 80133ba:	0148      	lsls	r0, r1, #5
 80133bc:	6a39      	ldr	r1, [r7, #32]
 80133be:	4401      	add	r1, r0
 80133c0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80133c4:	4313      	orrs	r3, r2
 80133c6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80133c8:	69fb      	ldr	r3, [r7, #28]
 80133ca:	015a      	lsls	r2, r3, #5
 80133cc:	6a3b      	ldr	r3, [r7, #32]
 80133ce:	4413      	add	r3, r2
 80133d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80133d8:	693b      	ldr	r3, [r7, #16]
 80133da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80133de:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	78db      	ldrb	r3, [r3, #3]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d004      	beq.n	80133f2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80133e8:	693b      	ldr	r3, [r7, #16]
 80133ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80133ee:	613b      	str	r3, [r7, #16]
 80133f0:	e003      	b.n	80133fa <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80133f2:	693b      	ldr	r3, [r7, #16]
 80133f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80133f8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80133fa:	693b      	ldr	r3, [r7, #16]
 80133fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013400:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8013402:	69fb      	ldr	r3, [r7, #28]
 8013404:	015a      	lsls	r2, r3, #5
 8013406:	6a3b      	ldr	r3, [r7, #32]
 8013408:	4413      	add	r3, r2
 801340a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801340e:	461a      	mov	r2, r3
 8013410:	693b      	ldr	r3, [r7, #16]
 8013412:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8013414:	79fb      	ldrb	r3, [r7, #7]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d001      	beq.n	801341e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 801341a:	2300      	movs	r3, #0
 801341c:	e04e      	b.n	80134bc <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 801341e:	68bb      	ldr	r3, [r7, #8]
 8013420:	78db      	ldrb	r3, [r3, #3]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d149      	bne.n	80134ba <USB_HC_StartXfer+0x276>
 8013426:	68bb      	ldr	r3, [r7, #8]
 8013428:	695b      	ldr	r3, [r3, #20]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d045      	beq.n	80134ba <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 801342e:	68bb      	ldr	r3, [r7, #8]
 8013430:	79db      	ldrb	r3, [r3, #7]
 8013432:	2b03      	cmp	r3, #3
 8013434:	d830      	bhi.n	8013498 <USB_HC_StartXfer+0x254>
 8013436:	a201      	add	r2, pc, #4	; (adr r2, 801343c <USB_HC_StartXfer+0x1f8>)
 8013438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801343c:	0801344d 	.word	0x0801344d
 8013440:	08013471 	.word	0x08013471
 8013444:	0801344d 	.word	0x0801344d
 8013448:	08013471 	.word	0x08013471
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 801344c:	68bb      	ldr	r3, [r7, #8]
 801344e:	695b      	ldr	r3, [r3, #20]
 8013450:	3303      	adds	r3, #3
 8013452:	089b      	lsrs	r3, r3, #2
 8013454:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8013456:	8afa      	ldrh	r2, [r7, #22]
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801345c:	b29b      	uxth	r3, r3
 801345e:	429a      	cmp	r2, r3
 8013460:	d91c      	bls.n	801349c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	699b      	ldr	r3, [r3, #24]
 8013466:	f043 0220 	orr.w	r2, r3, #32
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	619a      	str	r2, [r3, #24]
        }
        break;
 801346e:	e015      	b.n	801349c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8013470:	68bb      	ldr	r3, [r7, #8]
 8013472:	695b      	ldr	r3, [r3, #20]
 8013474:	3303      	adds	r3, #3
 8013476:	089b      	lsrs	r3, r3, #2
 8013478:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 801347a:	8afa      	ldrh	r2, [r7, #22]
 801347c:	6a3b      	ldr	r3, [r7, #32]
 801347e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8013482:	691b      	ldr	r3, [r3, #16]
 8013484:	b29b      	uxth	r3, r3
 8013486:	429a      	cmp	r2, r3
 8013488:	d90a      	bls.n	80134a0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 801348a:	68fb      	ldr	r3, [r7, #12]
 801348c:	699b      	ldr	r3, [r3, #24]
 801348e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	619a      	str	r2, [r3, #24]
        }
        break;
 8013496:	e003      	b.n	80134a0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8013498:	bf00      	nop
 801349a:	e002      	b.n	80134a2 <USB_HC_StartXfer+0x25e>
        break;
 801349c:	bf00      	nop
 801349e:	e000      	b.n	80134a2 <USB_HC_StartXfer+0x25e>
        break;
 80134a0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80134a2:	68bb      	ldr	r3, [r7, #8]
 80134a4:	68d9      	ldr	r1, [r3, #12]
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	785a      	ldrb	r2, [r3, #1]
 80134aa:	68bb      	ldr	r3, [r7, #8]
 80134ac:	695b      	ldr	r3, [r3, #20]
 80134ae:	b29b      	uxth	r3, r3
 80134b0:	2000      	movs	r0, #0
 80134b2:	9000      	str	r0, [sp, #0]
 80134b4:	68f8      	ldr	r0, [r7, #12]
 80134b6:	f7ff fb8d 	bl	8012bd4 <USB_WritePacket>
  }

  return HAL_OK;
 80134ba:	2300      	movs	r3, #0
}
 80134bc:	4618      	mov	r0, r3
 80134be:	3728      	adds	r7, #40	; 0x28
 80134c0:	46bd      	mov	sp, r7
 80134c2:	bd80      	pop	{r7, pc}
 80134c4:	1ff80000 	.word	0x1ff80000

080134c8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80134c8:	b480      	push	{r7}
 80134ca:	b085      	sub	sp, #20
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80134da:	695b      	ldr	r3, [r3, #20]
 80134dc:	b29b      	uxth	r3, r3
}
 80134de:	4618      	mov	r0, r3
 80134e0:	3714      	adds	r7, #20
 80134e2:	46bd      	mov	sp, r7
 80134e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134e8:	4770      	bx	lr

080134ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80134ea:	b480      	push	{r7}
 80134ec:	b089      	sub	sp, #36	; 0x24
 80134ee:	af00      	add	r7, sp, #0
 80134f0:	6078      	str	r0, [r7, #4]
 80134f2:	460b      	mov	r3, r1
 80134f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80134fa:	78fb      	ldrb	r3, [r7, #3]
 80134fc:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80134fe:	2300      	movs	r3, #0
 8013500:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8013502:	697b      	ldr	r3, [r7, #20]
 8013504:	015a      	lsls	r2, r3, #5
 8013506:	69bb      	ldr	r3, [r7, #24]
 8013508:	4413      	add	r3, r2
 801350a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	0c9b      	lsrs	r3, r3, #18
 8013512:	f003 0303 	and.w	r3, r3, #3
 8013516:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8013518:	697b      	ldr	r3, [r7, #20]
 801351a:	015a      	lsls	r2, r3, #5
 801351c:	69bb      	ldr	r3, [r7, #24]
 801351e:	4413      	add	r3, r2
 8013520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	0fdb      	lsrs	r3, r3, #31
 8013528:	f003 0301 	and.w	r3, r3, #1
 801352c:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	689b      	ldr	r3, [r3, #8]
 8013532:	f003 0320 	and.w	r3, r3, #32
 8013536:	2b20      	cmp	r3, #32
 8013538:	d104      	bne.n	8013544 <USB_HC_Halt+0x5a>
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	2b00      	cmp	r3, #0
 801353e:	d101      	bne.n	8013544 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8013540:	2300      	movs	r3, #0
 8013542:	e0e8      	b.n	8013716 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8013544:	693b      	ldr	r3, [r7, #16]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d002      	beq.n	8013550 <USB_HC_Halt+0x66>
 801354a:	693b      	ldr	r3, [r7, #16]
 801354c:	2b02      	cmp	r3, #2
 801354e:	d173      	bne.n	8013638 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8013550:	697b      	ldr	r3, [r7, #20]
 8013552:	015a      	lsls	r2, r3, #5
 8013554:	69bb      	ldr	r3, [r7, #24]
 8013556:	4413      	add	r3, r2
 8013558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	697a      	ldr	r2, [r7, #20]
 8013560:	0151      	lsls	r1, r2, #5
 8013562:	69ba      	ldr	r2, [r7, #24]
 8013564:	440a      	add	r2, r1
 8013566:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 801356a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801356e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	689b      	ldr	r3, [r3, #8]
 8013574:	f003 0320 	and.w	r3, r3, #32
 8013578:	2b00      	cmp	r3, #0
 801357a:	f040 80cb 	bne.w	8013714 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013582:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8013586:	2b00      	cmp	r3, #0
 8013588:	d143      	bne.n	8013612 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 801358a:	697b      	ldr	r3, [r7, #20]
 801358c:	015a      	lsls	r2, r3, #5
 801358e:	69bb      	ldr	r3, [r7, #24]
 8013590:	4413      	add	r3, r2
 8013592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	697a      	ldr	r2, [r7, #20]
 801359a:	0151      	lsls	r1, r2, #5
 801359c:	69ba      	ldr	r2, [r7, #24]
 801359e:	440a      	add	r2, r1
 80135a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80135a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80135a8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80135aa:	697b      	ldr	r3, [r7, #20]
 80135ac:	015a      	lsls	r2, r3, #5
 80135ae:	69bb      	ldr	r3, [r7, #24]
 80135b0:	4413      	add	r3, r2
 80135b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	697a      	ldr	r2, [r7, #20]
 80135ba:	0151      	lsls	r1, r2, #5
 80135bc:	69ba      	ldr	r2, [r7, #24]
 80135be:	440a      	add	r2, r1
 80135c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80135c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80135c8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80135ca:	697b      	ldr	r3, [r7, #20]
 80135cc:	015a      	lsls	r2, r3, #5
 80135ce:	69bb      	ldr	r3, [r7, #24]
 80135d0:	4413      	add	r3, r2
 80135d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	697a      	ldr	r2, [r7, #20]
 80135da:	0151      	lsls	r1, r2, #5
 80135dc:	69ba      	ldr	r2, [r7, #24]
 80135de:	440a      	add	r2, r1
 80135e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80135e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80135e8:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80135ea:	69fb      	ldr	r3, [r7, #28]
 80135ec:	3301      	adds	r3, #1
 80135ee:	61fb      	str	r3, [r7, #28]
 80135f0:	69fb      	ldr	r3, [r7, #28]
 80135f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80135f6:	d81d      	bhi.n	8013634 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80135f8:	697b      	ldr	r3, [r7, #20]
 80135fa:	015a      	lsls	r2, r3, #5
 80135fc:	69bb      	ldr	r3, [r7, #24]
 80135fe:	4413      	add	r3, r2
 8013600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801360a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801360e:	d0ec      	beq.n	80135ea <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013610:	e080      	b.n	8013714 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8013612:	697b      	ldr	r3, [r7, #20]
 8013614:	015a      	lsls	r2, r3, #5
 8013616:	69bb      	ldr	r3, [r7, #24]
 8013618:	4413      	add	r3, r2
 801361a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	697a      	ldr	r2, [r7, #20]
 8013622:	0151      	lsls	r1, r2, #5
 8013624:	69ba      	ldr	r2, [r7, #24]
 8013626:	440a      	add	r2, r1
 8013628:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 801362c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013630:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013632:	e06f      	b.n	8013714 <USB_HC_Halt+0x22a>
            break;
 8013634:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013636:	e06d      	b.n	8013714 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8013638:	697b      	ldr	r3, [r7, #20]
 801363a:	015a      	lsls	r2, r3, #5
 801363c:	69bb      	ldr	r3, [r7, #24]
 801363e:	4413      	add	r3, r2
 8013640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	697a      	ldr	r2, [r7, #20]
 8013648:	0151      	lsls	r1, r2, #5
 801364a:	69ba      	ldr	r2, [r7, #24]
 801364c:	440a      	add	r2, r1
 801364e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8013652:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013656:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8013658:	69bb      	ldr	r3, [r7, #24]
 801365a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801365e:	691b      	ldr	r3, [r3, #16]
 8013660:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8013664:	2b00      	cmp	r3, #0
 8013666:	d143      	bne.n	80136f0 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8013668:	697b      	ldr	r3, [r7, #20]
 801366a:	015a      	lsls	r2, r3, #5
 801366c:	69bb      	ldr	r3, [r7, #24]
 801366e:	4413      	add	r3, r2
 8013670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	697a      	ldr	r2, [r7, #20]
 8013678:	0151      	lsls	r1, r2, #5
 801367a:	69ba      	ldr	r2, [r7, #24]
 801367c:	440a      	add	r2, r1
 801367e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8013682:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013686:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8013688:	697b      	ldr	r3, [r7, #20]
 801368a:	015a      	lsls	r2, r3, #5
 801368c:	69bb      	ldr	r3, [r7, #24]
 801368e:	4413      	add	r3, r2
 8013690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	697a      	ldr	r2, [r7, #20]
 8013698:	0151      	lsls	r1, r2, #5
 801369a:	69ba      	ldr	r2, [r7, #24]
 801369c:	440a      	add	r2, r1
 801369e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80136a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80136a6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80136a8:	697b      	ldr	r3, [r7, #20]
 80136aa:	015a      	lsls	r2, r3, #5
 80136ac:	69bb      	ldr	r3, [r7, #24]
 80136ae:	4413      	add	r3, r2
 80136b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	697a      	ldr	r2, [r7, #20]
 80136b8:	0151      	lsls	r1, r2, #5
 80136ba:	69ba      	ldr	r2, [r7, #24]
 80136bc:	440a      	add	r2, r1
 80136be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80136c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80136c6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80136c8:	69fb      	ldr	r3, [r7, #28]
 80136ca:	3301      	adds	r3, #1
 80136cc:	61fb      	str	r3, [r7, #28]
 80136ce:	69fb      	ldr	r3, [r7, #28]
 80136d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80136d4:	d81d      	bhi.n	8013712 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80136d6:	697b      	ldr	r3, [r7, #20]
 80136d8:	015a      	lsls	r2, r3, #5
 80136da:	69bb      	ldr	r3, [r7, #24]
 80136dc:	4413      	add	r3, r2
 80136de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80136e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80136ec:	d0ec      	beq.n	80136c8 <USB_HC_Halt+0x1de>
 80136ee:	e011      	b.n	8013714 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80136f0:	697b      	ldr	r3, [r7, #20]
 80136f2:	015a      	lsls	r2, r3, #5
 80136f4:	69bb      	ldr	r3, [r7, #24]
 80136f6:	4413      	add	r3, r2
 80136f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	697a      	ldr	r2, [r7, #20]
 8013700:	0151      	lsls	r1, r2, #5
 8013702:	69ba      	ldr	r2, [r7, #24]
 8013704:	440a      	add	r2, r1
 8013706:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 801370a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801370e:	6013      	str	r3, [r2, #0]
 8013710:	e000      	b.n	8013714 <USB_HC_Halt+0x22a>
          break;
 8013712:	bf00      	nop
    }
  }

  return HAL_OK;
 8013714:	2300      	movs	r3, #0
}
 8013716:	4618      	mov	r0, r3
 8013718:	3724      	adds	r7, #36	; 0x24
 801371a:	46bd      	mov	sp, r7
 801371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013720:	4770      	bx	lr
	...

08013724 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8013724:	b480      	push	{r7}
 8013726:	b087      	sub	sp, #28
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
 801372c:	460b      	mov	r3, r1
 801372e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8013734:	78fb      	ldrb	r3, [r7, #3]
 8013736:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8013738:	2301      	movs	r3, #1
 801373a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	04da      	lsls	r2, r3, #19
 8013740:	4b15      	ldr	r3, [pc, #84]	; (8013798 <USB_DoPing+0x74>)
 8013742:	4013      	ands	r3, r2
 8013744:	693a      	ldr	r2, [r7, #16]
 8013746:	0151      	lsls	r1, r2, #5
 8013748:	697a      	ldr	r2, [r7, #20]
 801374a:	440a      	add	r2, r1
 801374c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8013750:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013754:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8013756:	693b      	ldr	r3, [r7, #16]
 8013758:	015a      	lsls	r2, r3, #5
 801375a:	697b      	ldr	r3, [r7, #20]
 801375c:	4413      	add	r3, r2
 801375e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013762:	681b      	ldr	r3, [r3, #0]
 8013764:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8013766:	68bb      	ldr	r3, [r7, #8]
 8013768:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801376c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 801376e:	68bb      	ldr	r3, [r7, #8]
 8013770:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013774:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8013776:	693b      	ldr	r3, [r7, #16]
 8013778:	015a      	lsls	r2, r3, #5
 801377a:	697b      	ldr	r3, [r7, #20]
 801377c:	4413      	add	r3, r2
 801377e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013782:	461a      	mov	r2, r3
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8013788:	2300      	movs	r3, #0
}
 801378a:	4618      	mov	r0, r3
 801378c:	371c      	adds	r7, #28
 801378e:	46bd      	mov	sp, r7
 8013790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013794:	4770      	bx	lr
 8013796:	bf00      	nop
 8013798:	1ff80000 	.word	0x1ff80000

0801379c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 801379c:	b580      	push	{r7, lr}
 801379e:	b086      	sub	sp, #24
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80137a8:	2300      	movs	r3, #0
 80137aa:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80137ac:	6878      	ldr	r0, [r7, #4]
 80137ae:	f7ff f98e 	bl	8012ace <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80137b2:	2110      	movs	r1, #16
 80137b4:	6878      	ldr	r0, [r7, #4]
 80137b6:	f7ff f9c5 	bl	8012b44 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80137ba:	6878      	ldr	r0, [r7, #4]
 80137bc:	f7ff f9e8 	bl	8012b90 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80137c0:	2300      	movs	r3, #0
 80137c2:	613b      	str	r3, [r7, #16]
 80137c4:	e01f      	b.n	8013806 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80137c6:	693b      	ldr	r3, [r7, #16]
 80137c8:	015a      	lsls	r2, r3, #5
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	4413      	add	r3, r2
 80137ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80137d2:	681b      	ldr	r3, [r3, #0]
 80137d4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80137d6:	68bb      	ldr	r3, [r7, #8]
 80137d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80137dc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80137de:	68bb      	ldr	r3, [r7, #8]
 80137e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80137e4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80137e6:	68bb      	ldr	r3, [r7, #8]
 80137e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80137ec:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80137ee:	693b      	ldr	r3, [r7, #16]
 80137f0:	015a      	lsls	r2, r3, #5
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	4413      	add	r3, r2
 80137f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80137fa:	461a      	mov	r2, r3
 80137fc:	68bb      	ldr	r3, [r7, #8]
 80137fe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8013800:	693b      	ldr	r3, [r7, #16]
 8013802:	3301      	adds	r3, #1
 8013804:	613b      	str	r3, [r7, #16]
 8013806:	693b      	ldr	r3, [r7, #16]
 8013808:	2b0f      	cmp	r3, #15
 801380a:	d9dc      	bls.n	80137c6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 801380c:	2300      	movs	r3, #0
 801380e:	613b      	str	r3, [r7, #16]
 8013810:	e034      	b.n	801387c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8013812:	693b      	ldr	r3, [r7, #16]
 8013814:	015a      	lsls	r2, r3, #5
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	4413      	add	r3, r2
 801381a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8013822:	68bb      	ldr	r3, [r7, #8]
 8013824:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013828:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8013830:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8013832:	68bb      	ldr	r3, [r7, #8]
 8013834:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8013838:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 801383a:	693b      	ldr	r3, [r7, #16]
 801383c:	015a      	lsls	r2, r3, #5
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	4413      	add	r3, r2
 8013842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013846:	461a      	mov	r2, r3
 8013848:	68bb      	ldr	r3, [r7, #8]
 801384a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 801384c:	697b      	ldr	r3, [r7, #20]
 801384e:	3301      	adds	r3, #1
 8013850:	617b      	str	r3, [r7, #20]
 8013852:	697b      	ldr	r3, [r7, #20]
 8013854:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8013858:	d80c      	bhi.n	8013874 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801385a:	693b      	ldr	r3, [r7, #16]
 801385c:	015a      	lsls	r2, r3, #5
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	4413      	add	r3, r2
 8013862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801386c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013870:	d0ec      	beq.n	801384c <USB_StopHost+0xb0>
 8013872:	e000      	b.n	8013876 <USB_StopHost+0xda>
        break;
 8013874:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8013876:	693b      	ldr	r3, [r7, #16]
 8013878:	3301      	adds	r3, #1
 801387a:	613b      	str	r3, [r7, #16]
 801387c:	693b      	ldr	r3, [r7, #16]
 801387e:	2b0f      	cmp	r3, #15
 8013880:	d9c7      	bls.n	8013812 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8013888:	461a      	mov	r2, r3
 801388a:	f04f 33ff 	mov.w	r3, #4294967295
 801388e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f04f 32ff 	mov.w	r2, #4294967295
 8013896:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8013898:	6878      	ldr	r0, [r7, #4]
 801389a:	f7ff f907 	bl	8012aac <USB_EnableGlobalInt>

  return HAL_OK;
 801389e:	2300      	movs	r3, #0
}
 80138a0:	4618      	mov	r0, r3
 80138a2:	3718      	adds	r7, #24
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}

080138a8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80138ac:	4904      	ldr	r1, [pc, #16]	; (80138c0 <MX_FATFS_Init+0x18>)
 80138ae:	4805      	ldr	r0, [pc, #20]	; (80138c4 <MX_FATFS_Init+0x1c>)
 80138b0:	f002 fbf0 	bl	8016094 <FATFS_LinkDriver>
 80138b4:	4603      	mov	r3, r0
 80138b6:	461a      	mov	r2, r3
 80138b8:	4b03      	ldr	r3, [pc, #12]	; (80138c8 <MX_FATFS_Init+0x20>)
 80138ba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80138bc:	bf00      	nop
 80138be:	bd80      	pop	{r7, pc}
 80138c0:	2004a4d0 	.word	0x2004a4d0
 80138c4:	0801e590 	.word	0x0801e590
 80138c8:	2004a4cc 	.word	0x2004a4cc

080138cc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b082      	sub	sp, #8
 80138d0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80138d2:	2300      	movs	r3, #0
 80138d4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80138d6:	f000 f87b 	bl	80139d0 <BSP_SD_IsDetected>
 80138da:	4603      	mov	r3, r0
 80138dc:	2b01      	cmp	r3, #1
 80138de:	d001      	beq.n	80138e4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80138e0:	2302      	movs	r3, #2
 80138e2:	e012      	b.n	801390a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80138e4:	480b      	ldr	r0, [pc, #44]	; (8013914 <BSP_SD_Init+0x48>)
 80138e6:	f7fb fae4 	bl	800eeb2 <HAL_SD_Init>
 80138ea:	4603      	mov	r3, r0
 80138ec:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80138ee:	79fb      	ldrb	r3, [r7, #7]
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d109      	bne.n	8013908 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80138f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80138f8:	4806      	ldr	r0, [pc, #24]	; (8013914 <BSP_SD_Init+0x48>)
 80138fa:	f7fb ff33 	bl	800f764 <HAL_SD_ConfigWideBusOperation>
 80138fe:	4603      	mov	r3, r0
 8013900:	2b00      	cmp	r3, #0
 8013902:	d001      	beq.n	8013908 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8013904:	2301      	movs	r3, #1
 8013906:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8013908:	79fb      	ldrb	r3, [r7, #7]
}
 801390a:	4618      	mov	r0, r3
 801390c:	3708      	adds	r7, #8
 801390e:	46bd      	mov	sp, r7
 8013910:	bd80      	pop	{r7, pc}
 8013912:	bf00      	nop
 8013914:	2000a2ec 	.word	0x2000a2ec

08013918 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8013918:	b580      	push	{r7, lr}
 801391a:	b086      	sub	sp, #24
 801391c:	af00      	add	r7, sp, #0
 801391e:	60f8      	str	r0, [r7, #12]
 8013920:	60b9      	str	r1, [r7, #8]
 8013922:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8013924:	2300      	movs	r3, #0
 8013926:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	68ba      	ldr	r2, [r7, #8]
 801392c:	68f9      	ldr	r1, [r7, #12]
 801392e:	4806      	ldr	r0, [pc, #24]	; (8013948 <BSP_SD_ReadBlocks_DMA+0x30>)
 8013930:	f7fb fb76 	bl	800f020 <HAL_SD_ReadBlocks_DMA>
 8013934:	4603      	mov	r3, r0
 8013936:	2b00      	cmp	r3, #0
 8013938:	d001      	beq.n	801393e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801393a:	2301      	movs	r3, #1
 801393c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801393e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013940:	4618      	mov	r0, r3
 8013942:	3718      	adds	r7, #24
 8013944:	46bd      	mov	sp, r7
 8013946:	bd80      	pop	{r7, pc}
 8013948:	2000a2ec 	.word	0x2000a2ec

0801394c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801394c:	b580      	push	{r7, lr}
 801394e:	b086      	sub	sp, #24
 8013950:	af00      	add	r7, sp, #0
 8013952:	60f8      	str	r0, [r7, #12]
 8013954:	60b9      	str	r1, [r7, #8]
 8013956:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8013958:	2300      	movs	r3, #0
 801395a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	68ba      	ldr	r2, [r7, #8]
 8013960:	68f9      	ldr	r1, [r7, #12]
 8013962:	4806      	ldr	r0, [pc, #24]	; (801397c <BSP_SD_WriteBlocks_DMA+0x30>)
 8013964:	f7fb fc3e 	bl	800f1e4 <HAL_SD_WriteBlocks_DMA>
 8013968:	4603      	mov	r3, r0
 801396a:	2b00      	cmp	r3, #0
 801396c:	d001      	beq.n	8013972 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801396e:	2301      	movs	r3, #1
 8013970:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013972:	7dfb      	ldrb	r3, [r7, #23]
}
 8013974:	4618      	mov	r0, r3
 8013976:	3718      	adds	r7, #24
 8013978:	46bd      	mov	sp, r7
 801397a:	bd80      	pop	{r7, pc}
 801397c:	2000a2ec 	.word	0x2000a2ec

08013980 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8013980:	b580      	push	{r7, lr}
 8013982:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8013984:	4805      	ldr	r0, [pc, #20]	; (801399c <BSP_SD_GetCardState+0x1c>)
 8013986:	f7fb ff87 	bl	800f898 <HAL_SD_GetCardState>
 801398a:	4603      	mov	r3, r0
 801398c:	2b04      	cmp	r3, #4
 801398e:	bf14      	ite	ne
 8013990:	2301      	movne	r3, #1
 8013992:	2300      	moveq	r3, #0
 8013994:	b2db      	uxtb	r3, r3
}
 8013996:	4618      	mov	r0, r3
 8013998:	bd80      	pop	{r7, pc}
 801399a:	bf00      	nop
 801399c:	2000a2ec 	.word	0x2000a2ec

080139a0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	b082      	sub	sp, #8
 80139a4:	af00      	add	r7, sp, #0
 80139a6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80139a8:	6879      	ldr	r1, [r7, #4]
 80139aa:	4803      	ldr	r0, [pc, #12]	; (80139b8 <BSP_SD_GetCardInfo+0x18>)
 80139ac:	f7fb feae 	bl	800f70c <HAL_SD_GetCardInfo>
}
 80139b0:	bf00      	nop
 80139b2:	3708      	adds	r7, #8
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}
 80139b8:	2000a2ec 	.word	0x2000a2ec

080139bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80139c4:	f000 f9b2 	bl	8013d2c <BSP_SD_ReadCpltCallback>
}
 80139c8:	bf00      	nop
 80139ca:	3708      	adds	r7, #8
 80139cc:	46bd      	mov	sp, r7
 80139ce:	bd80      	pop	{r7, pc}

080139d0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80139d0:	b580      	push	{r7, lr}
 80139d2:	b082      	sub	sp, #8
 80139d4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80139d6:	2301      	movs	r3, #1
 80139d8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80139da:	f000 f80b 	bl	80139f4 <BSP_PlatformIsDetected>
 80139de:	4603      	mov	r3, r0
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d101      	bne.n	80139e8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80139e4:	2300      	movs	r3, #0
 80139e6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80139e8:	79fb      	ldrb	r3, [r7, #7]
 80139ea:	b2db      	uxtb	r3, r3
}
 80139ec:	4618      	mov	r0, r3
 80139ee:	3708      	adds	r7, #8
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}

080139f4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b082      	sub	sp, #8
 80139f8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80139fa:	2301      	movs	r3, #1
 80139fc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80139fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8013a02:	4806      	ldr	r0, [pc, #24]	; (8013a1c <BSP_PlatformIsDetected+0x28>)
 8013a04:	f7f5 fa4c 	bl	8008ea0 <HAL_GPIO_ReadPin>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d001      	beq.n	8013a12 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8013a0e:	2300      	movs	r3, #0
 8013a10:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8013a12:	79fb      	ldrb	r3, [r7, #7]
}
 8013a14:	4618      	mov	r0, r3
 8013a16:	3708      	adds	r7, #8
 8013a18:	46bd      	mov	sp, r7
 8013a1a:	bd80      	pop	{r7, pc}
 8013a1c:	40020800 	.word	0x40020800

08013a20 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b084      	sub	sp, #16
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8013a28:	f002 fb80 	bl	801612c <osKernelSysTick>
 8013a2c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8013a2e:	e006      	b.n	8013a3e <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013a30:	f7ff ffa6 	bl	8013980 <BSP_SD_GetCardState>
 8013a34:	4603      	mov	r3, r0
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d101      	bne.n	8013a3e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	e009      	b.n	8013a52 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8013a3e:	f002 fb75 	bl	801612c <osKernelSysTick>
 8013a42:	4602      	mov	r2, r0
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	1ad3      	subs	r3, r2, r3
 8013a48:	687a      	ldr	r2, [r7, #4]
 8013a4a:	429a      	cmp	r2, r3
 8013a4c:	d8f0      	bhi.n	8013a30 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8013a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013a52:	4618      	mov	r0, r3
 8013a54:	3710      	adds	r7, #16
 8013a56:	46bd      	mov	sp, r7
 8013a58:	bd80      	pop	{r7, pc}
	...

08013a5c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	b082      	sub	sp, #8
 8013a60:	af00      	add	r7, sp, #0
 8013a62:	4603      	mov	r3, r0
 8013a64:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8013a66:	4b0b      	ldr	r3, [pc, #44]	; (8013a94 <SD_CheckStatus+0x38>)
 8013a68:	2201      	movs	r2, #1
 8013a6a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013a6c:	f7ff ff88 	bl	8013980 <BSP_SD_GetCardState>
 8013a70:	4603      	mov	r3, r0
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d107      	bne.n	8013a86 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8013a76:	4b07      	ldr	r3, [pc, #28]	; (8013a94 <SD_CheckStatus+0x38>)
 8013a78:	781b      	ldrb	r3, [r3, #0]
 8013a7a:	b2db      	uxtb	r3, r3
 8013a7c:	f023 0301 	bic.w	r3, r3, #1
 8013a80:	b2da      	uxtb	r2, r3
 8013a82:	4b04      	ldr	r3, [pc, #16]	; (8013a94 <SD_CheckStatus+0x38>)
 8013a84:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8013a86:	4b03      	ldr	r3, [pc, #12]	; (8013a94 <SD_CheckStatus+0x38>)
 8013a88:	781b      	ldrb	r3, [r3, #0]
 8013a8a:	b2db      	uxtb	r3, r3
}
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	3708      	adds	r7, #8
 8013a90:	46bd      	mov	sp, r7
 8013a92:	bd80      	pop	{r7, pc}
 8013a94:	20000039 	.word	0x20000039

08013a98 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8013a98:	b590      	push	{r4, r7, lr}
 8013a9a:	b087      	sub	sp, #28
 8013a9c:	af00      	add	r7, sp, #0
 8013a9e:	4603      	mov	r3, r0
 8013aa0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8013aa2:	4b20      	ldr	r3, [pc, #128]	; (8013b24 <SD_initialize+0x8c>)
 8013aa4:	2201      	movs	r2, #1
 8013aa6:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8013aa8:	f002 fb34 	bl	8016114 <osKernelRunning>
 8013aac:	4603      	mov	r3, r0
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d030      	beq.n	8013b14 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8013ab2:	f7ff ff0b 	bl	80138cc <BSP_SD_Init>
 8013ab6:	4603      	mov	r3, r0
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d107      	bne.n	8013acc <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8013abc:	79fb      	ldrb	r3, [r7, #7]
 8013abe:	4618      	mov	r0, r3
 8013ac0:	f7ff ffcc 	bl	8013a5c <SD_CheckStatus>
 8013ac4:	4603      	mov	r3, r0
 8013ac6:	461a      	mov	r2, r3
 8013ac8:	4b16      	ldr	r3, [pc, #88]	; (8013b24 <SD_initialize+0x8c>)
 8013aca:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8013acc:	4b15      	ldr	r3, [pc, #84]	; (8013b24 <SD_initialize+0x8c>)
 8013ace:	781b      	ldrb	r3, [r3, #0]
 8013ad0:	b2db      	uxtb	r3, r3
 8013ad2:	2b01      	cmp	r3, #1
 8013ad4:	d01e      	beq.n	8013b14 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8013ad6:	4b14      	ldr	r3, [pc, #80]	; (8013b28 <SD_initialize+0x90>)
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d10e      	bne.n	8013afc <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8013ade:	4b13      	ldr	r3, [pc, #76]	; (8013b2c <SD_initialize+0x94>)
 8013ae0:	f107 0408 	add.w	r4, r7, #8
 8013ae4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013ae6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8013aea:	f107 0308 	add.w	r3, r7, #8
 8013aee:	2100      	movs	r1, #0
 8013af0:	4618      	mov	r0, r3
 8013af2:	f002 fc17 	bl	8016324 <osMessageCreate>
 8013af6:	4603      	mov	r3, r0
 8013af8:	4a0b      	ldr	r2, [pc, #44]	; (8013b28 <SD_initialize+0x90>)
 8013afa:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8013afc:	4b0a      	ldr	r3, [pc, #40]	; (8013b28 <SD_initialize+0x90>)
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d107      	bne.n	8013b14 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8013b04:	4b07      	ldr	r3, [pc, #28]	; (8013b24 <SD_initialize+0x8c>)
 8013b06:	781b      	ldrb	r3, [r3, #0]
 8013b08:	b2db      	uxtb	r3, r3
 8013b0a:	f043 0301 	orr.w	r3, r3, #1
 8013b0e:	b2da      	uxtb	r2, r3
 8013b10:	4b04      	ldr	r3, [pc, #16]	; (8013b24 <SD_initialize+0x8c>)
 8013b12:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8013b14:	4b03      	ldr	r3, [pc, #12]	; (8013b24 <SD_initialize+0x8c>)
 8013b16:	781b      	ldrb	r3, [r3, #0]
 8013b18:	b2db      	uxtb	r3, r3
}
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	371c      	adds	r7, #28
 8013b1e:	46bd      	mov	sp, r7
 8013b20:	bd90      	pop	{r4, r7, pc}
 8013b22:	bf00      	nop
 8013b24:	20000039 	.word	0x20000039
 8013b28:	200003d4 	.word	0x200003d4
 8013b2c:	0801ba10 	.word	0x0801ba10

08013b30 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8013b30:	b580      	push	{r7, lr}
 8013b32:	b082      	sub	sp, #8
 8013b34:	af00      	add	r7, sp, #0
 8013b36:	4603      	mov	r3, r0
 8013b38:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8013b3a:	79fb      	ldrb	r3, [r7, #7]
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f7ff ff8d 	bl	8013a5c <SD_CheckStatus>
 8013b42:	4603      	mov	r3, r0
}
 8013b44:	4618      	mov	r0, r3
 8013b46:	3708      	adds	r7, #8
 8013b48:	46bd      	mov	sp, r7
 8013b4a:	bd80      	pop	{r7, pc}

08013b4c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8013b4c:	b580      	push	{r7, lr}
 8013b4e:	b08a      	sub	sp, #40	; 0x28
 8013b50:	af00      	add	r7, sp, #0
 8013b52:	60b9      	str	r1, [r7, #8]
 8013b54:	607a      	str	r2, [r7, #4]
 8013b56:	603b      	str	r3, [r7, #0]
 8013b58:	4603      	mov	r3, r0
 8013b5a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013b5c:	2301      	movs	r3, #1
 8013b5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013b62:	f247 5030 	movw	r0, #30000	; 0x7530
 8013b66:	f7ff ff5b 	bl	8013a20 <SD_CheckStatusWithTimeout>
 8013b6a:	4603      	mov	r3, r0
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	da02      	bge.n	8013b76 <SD_read+0x2a>
  {
    return res;
 8013b70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b74:	e032      	b.n	8013bdc <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8013b76:	683a      	ldr	r2, [r7, #0]
 8013b78:	6879      	ldr	r1, [r7, #4]
 8013b7a:	68b8      	ldr	r0, [r7, #8]
 8013b7c:	f7ff fecc 	bl	8013918 <BSP_SD_ReadBlocks_DMA>
 8013b80:	4603      	mov	r3, r0
 8013b82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (ret == MSD_OK) {
 8013b86:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d124      	bne.n	8013bd8 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8013b8e:	4b15      	ldr	r3, [pc, #84]	; (8013be4 <SD_read+0x98>)
 8013b90:	6819      	ldr	r1, [r3, #0]
 8013b92:	f107 0314 	add.w	r3, r7, #20
 8013b96:	f247 5230 	movw	r2, #30000	; 0x7530
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	f002 fc2a 	bl	80163f4 <osMessageGet>

    if (event.status == osEventMessage)
 8013ba0:	697b      	ldr	r3, [r7, #20]
 8013ba2:	2b10      	cmp	r3, #16
 8013ba4:	d118      	bne.n	8013bd8 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8013ba6:	69bb      	ldr	r3, [r7, #24]
 8013ba8:	2b01      	cmp	r3, #1
 8013baa:	d115      	bne.n	8013bd8 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8013bac:	f002 fabe 	bl	801612c <osKernelSysTick>
 8013bb0:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8013bb2:	e008      	b.n	8013bc6 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013bb4:	f7ff fee4 	bl	8013980 <BSP_SD_GetCardState>
 8013bb8:	4603      	mov	r3, r0
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d103      	bne.n	8013bc6 <SD_read+0x7a>
              {
                res = RES_OK;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8013bc4:	e008      	b.n	8013bd8 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8013bc6:	f002 fab1 	bl	801612c <osKernelSysTick>
 8013bca:	4602      	mov	r2, r0
 8013bcc:	6a3b      	ldr	r3, [r7, #32]
 8013bce:	1ad3      	subs	r3, r2, r3
 8013bd0:	f247 522f 	movw	r2, #29999	; 0x752f
 8013bd4:	4293      	cmp	r3, r2
 8013bd6:	d9ed      	bls.n	8013bb4 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8013bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013bdc:	4618      	mov	r0, r3
 8013bde:	3728      	adds	r7, #40	; 0x28
 8013be0:	46bd      	mov	sp, r7
 8013be2:	bd80      	pop	{r7, pc}
 8013be4:	200003d4 	.word	0x200003d4

08013be8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b08a      	sub	sp, #40	; 0x28
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	60b9      	str	r1, [r7, #8]
 8013bf0:	607a      	str	r2, [r7, #4]
 8013bf2:	603b      	str	r3, [r7, #0]
 8013bf4:	4603      	mov	r3, r0
 8013bf6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013bf8:	2301      	movs	r3, #1
 8013bfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013bfe:	f247 5030 	movw	r0, #30000	; 0x7530
 8013c02:	f7ff ff0d 	bl	8013a20 <SD_CheckStatusWithTimeout>
 8013c06:	4603      	mov	r3, r0
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	da02      	bge.n	8013c12 <SD_write+0x2a>
  {
    return res;
 8013c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013c10:	e02e      	b.n	8013c70 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8013c12:	683a      	ldr	r2, [r7, #0]
 8013c14:	6879      	ldr	r1, [r7, #4]
 8013c16:	68b8      	ldr	r0, [r7, #8]
 8013c18:	f7ff fe98 	bl	801394c <BSP_SD_WriteBlocks_DMA>
 8013c1c:	4603      	mov	r3, r0
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d124      	bne.n	8013c6c <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8013c22:	4b15      	ldr	r3, [pc, #84]	; (8013c78 <SD_write+0x90>)
 8013c24:	6819      	ldr	r1, [r3, #0]
 8013c26:	f107 0314 	add.w	r3, r7, #20
 8013c2a:	f247 5230 	movw	r2, #30000	; 0x7530
 8013c2e:	4618      	mov	r0, r3
 8013c30:	f002 fbe0 	bl	80163f4 <osMessageGet>

    if (event.status == osEventMessage)
 8013c34:	697b      	ldr	r3, [r7, #20]
 8013c36:	2b10      	cmp	r3, #16
 8013c38:	d118      	bne.n	8013c6c <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8013c3a:	69bb      	ldr	r3, [r7, #24]
 8013c3c:	2b02      	cmp	r3, #2
 8013c3e:	d115      	bne.n	8013c6c <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8013c40:	f002 fa74 	bl	801612c <osKernelSysTick>
 8013c44:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8013c46:	e008      	b.n	8013c5a <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013c48:	f7ff fe9a 	bl	8013980 <BSP_SD_GetCardState>
 8013c4c:	4603      	mov	r3, r0
 8013c4e:	2b00      	cmp	r3, #0
 8013c50:	d103      	bne.n	8013c5a <SD_write+0x72>
          {
            res = RES_OK;
 8013c52:	2300      	movs	r3, #0
 8013c54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8013c58:	e008      	b.n	8013c6c <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8013c5a:	f002 fa67 	bl	801612c <osKernelSysTick>
 8013c5e:	4602      	mov	r2, r0
 8013c60:	6a3b      	ldr	r3, [r7, #32]
 8013c62:	1ad3      	subs	r3, r2, r3
 8013c64:	f247 522f 	movw	r2, #29999	; 0x752f
 8013c68:	4293      	cmp	r3, r2
 8013c6a:	d9ed      	bls.n	8013c48 <SD_write+0x60>
    }

  }
#endif

  return res;
 8013c6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013c70:	4618      	mov	r0, r3
 8013c72:	3728      	adds	r7, #40	; 0x28
 8013c74:	46bd      	mov	sp, r7
 8013c76:	bd80      	pop	{r7, pc}
 8013c78:	200003d4 	.word	0x200003d4

08013c7c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b08c      	sub	sp, #48	; 0x30
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	4603      	mov	r3, r0
 8013c84:	603a      	str	r2, [r7, #0]
 8013c86:	71fb      	strb	r3, [r7, #7]
 8013c88:	460b      	mov	r3, r1
 8013c8a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8013c8c:	2301      	movs	r3, #1
 8013c8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8013c92:	4b25      	ldr	r3, [pc, #148]	; (8013d28 <SD_ioctl+0xac>)
 8013c94:	781b      	ldrb	r3, [r3, #0]
 8013c96:	b2db      	uxtb	r3, r3
 8013c98:	f003 0301 	and.w	r3, r3, #1
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d001      	beq.n	8013ca4 <SD_ioctl+0x28>
 8013ca0:	2303      	movs	r3, #3
 8013ca2:	e03c      	b.n	8013d1e <SD_ioctl+0xa2>

  switch (cmd)
 8013ca4:	79bb      	ldrb	r3, [r7, #6]
 8013ca6:	2b03      	cmp	r3, #3
 8013ca8:	d834      	bhi.n	8013d14 <SD_ioctl+0x98>
 8013caa:	a201      	add	r2, pc, #4	; (adr r2, 8013cb0 <SD_ioctl+0x34>)
 8013cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cb0:	08013cc1 	.word	0x08013cc1
 8013cb4:	08013cc9 	.word	0x08013cc9
 8013cb8:	08013ce1 	.word	0x08013ce1
 8013cbc:	08013cfb 	.word	0x08013cfb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013cc6:	e028      	b.n	8013d1a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8013cc8:	f107 030c 	add.w	r3, r7, #12
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7ff fe67 	bl	80139a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8013cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013cd8:	2300      	movs	r3, #0
 8013cda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013cde:	e01c      	b.n	8013d1a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013ce0:	f107 030c 	add.w	r3, r7, #12
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f7ff fe5b 	bl	80139a0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8013cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cec:	b29a      	uxth	r2, r3
 8013cee:	683b      	ldr	r3, [r7, #0]
 8013cf0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013cf8:	e00f      	b.n	8013d1a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013cfa:	f107 030c 	add.w	r3, r7, #12
 8013cfe:	4618      	mov	r0, r3
 8013d00:	f7ff fe4e 	bl	80139a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8013d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d06:	0a5a      	lsrs	r2, r3, #9
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013d12:	e002      	b.n	8013d1a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8013d14:	2304      	movs	r3, #4
 8013d16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8013d1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8013d1e:	4618      	mov	r0, r3
 8013d20:	3730      	adds	r7, #48	; 0x30
 8013d22:	46bd      	mov	sp, r7
 8013d24:	bd80      	pop	{r7, pc}
 8013d26:	bf00      	nop
 8013d28:	20000039 	.word	0x20000039

08013d2c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8013d2c:	b580      	push	{r7, lr}
 8013d2e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8013d30:	4b04      	ldr	r3, [pc, #16]	; (8013d44 <BSP_SD_ReadCpltCallback+0x18>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	2200      	movs	r2, #0
 8013d36:	2101      	movs	r1, #1
 8013d38:	4618      	mov	r0, r3
 8013d3a:	f002 fb1b 	bl	8016374 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 8013d3e:	bf00      	nop
 8013d40:	bd80      	pop	{r7, pc}
 8013d42:	bf00      	nop
 8013d44:	200003d4 	.word	0x200003d4

08013d48 <MX_LIBJPEG_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* LIBJPEG init function */
void MX_LIBJPEG_Init(void)
{
 8013d48:	b480      	push	{r7}
 8013d4a:	af00      	add	r7, sp, #0
  */

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8013d4c:	bf00      	nop
 8013d4e:	46bd      	mov	sp, r7
 8013d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d54:	4770      	bx	lr

08013d56 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8013d56:	b590      	push	{r4, r7, lr}
 8013d58:	b089      	sub	sp, #36	; 0x24
 8013d5a:	af04      	add	r7, sp, #16
 8013d5c:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8013d5e:	2301      	movs	r3, #1
 8013d60:	2202      	movs	r2, #2
 8013d62:	2102      	movs	r1, #2
 8013d64:	6878      	ldr	r0, [r7, #4]
 8013d66:	f000 fcb9 	bl	80146dc <USBH_FindInterface>
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8013d6e:	7bfb      	ldrb	r3, [r7, #15]
 8013d70:	2bff      	cmp	r3, #255	; 0xff
 8013d72:	d002      	beq.n	8013d7a <USBH_CDC_InterfaceInit+0x24>
 8013d74:	7bfb      	ldrb	r3, [r7, #15]
 8013d76:	2b01      	cmp	r3, #1
 8013d78:	d901      	bls.n	8013d7e <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8013d7a:	2302      	movs	r3, #2
 8013d7c:	e13d      	b.n	8013ffa <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8013d7e:	7bfb      	ldrb	r3, [r7, #15]
 8013d80:	4619      	mov	r1, r3
 8013d82:	6878      	ldr	r0, [r7, #4]
 8013d84:	f000 fc8e 	bl	80146a4 <USBH_SelectInterface>
 8013d88:	4603      	mov	r3, r0
 8013d8a:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8013d8c:	7bbb      	ldrb	r3, [r7, #14]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d001      	beq.n	8013d96 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8013d92:	2302      	movs	r3, #2
 8013d94:	e131      	b.n	8013ffa <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8013d9c:	2050      	movs	r0, #80	; 0x50
 8013d9e:	f006 fb35 	bl	801a40c <malloc>
 8013da2:	4603      	mov	r3, r0
 8013da4:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8013dac:	69db      	ldr	r3, [r3, #28]
 8013dae:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d101      	bne.n	8013dba <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8013db6:	2302      	movs	r3, #2
 8013db8:	e11f      	b.n	8013ffa <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8013dba:	2250      	movs	r2, #80	; 0x50
 8013dbc:	2100      	movs	r1, #0
 8013dbe:	68b8      	ldr	r0, [r7, #8]
 8013dc0:	f006 fb42 	bl	801a448 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8013dc4:	7bfb      	ldrb	r3, [r7, #15]
 8013dc6:	687a      	ldr	r2, [r7, #4]
 8013dc8:	211a      	movs	r1, #26
 8013dca:	fb01 f303 	mul.w	r3, r1, r3
 8013dce:	4413      	add	r3, r2
 8013dd0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8013dd4:	781b      	ldrb	r3, [r3, #0]
 8013dd6:	b25b      	sxtb	r3, r3
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	da15      	bge.n	8013e08 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013ddc:	7bfb      	ldrb	r3, [r7, #15]
 8013dde:	687a      	ldr	r2, [r7, #4]
 8013de0:	211a      	movs	r1, #26
 8013de2:	fb01 f303 	mul.w	r3, r1, r3
 8013de6:	4413      	add	r3, r2
 8013de8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8013dec:	781a      	ldrb	r2, [r3, #0]
 8013dee:	68bb      	ldr	r3, [r7, #8]
 8013df0:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8013df2:	7bfb      	ldrb	r3, [r7, #15]
 8013df4:	687a      	ldr	r2, [r7, #4]
 8013df6:	211a      	movs	r1, #26
 8013df8:	fb01 f303 	mul.w	r3, r1, r3
 8013dfc:	4413      	add	r3, r2
 8013dfe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8013e02:	881a      	ldrh	r2, [r3, #0]
 8013e04:	68bb      	ldr	r3, [r7, #8]
 8013e06:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8013e08:	68bb      	ldr	r3, [r7, #8]
 8013e0a:	785b      	ldrb	r3, [r3, #1]
 8013e0c:	4619      	mov	r1, r3
 8013e0e:	6878      	ldr	r0, [r7, #4]
 8013e10:	f002 f891 	bl	8015f36 <USBH_AllocPipe>
 8013e14:	4603      	mov	r3, r0
 8013e16:	461a      	mov	r2, r3
 8013e18:	68bb      	ldr	r3, [r7, #8]
 8013e1a:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8013e1c:	68bb      	ldr	r3, [r7, #8]
 8013e1e:	7819      	ldrb	r1, [r3, #0]
 8013e20:	68bb      	ldr	r3, [r7, #8]
 8013e22:	7858      	ldrb	r0, [r3, #1]
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8013e30:	68ba      	ldr	r2, [r7, #8]
 8013e32:	8952      	ldrh	r2, [r2, #10]
 8013e34:	9202      	str	r2, [sp, #8]
 8013e36:	2203      	movs	r2, #3
 8013e38:	9201      	str	r2, [sp, #4]
 8013e3a:	9300      	str	r3, [sp, #0]
 8013e3c:	4623      	mov	r3, r4
 8013e3e:	4602      	mov	r2, r0
 8013e40:	6878      	ldr	r0, [r7, #4]
 8013e42:	f002 f849 	bl	8015ed8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8013e46:	68bb      	ldr	r3, [r7, #8]
 8013e48:	781b      	ldrb	r3, [r3, #0]
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	4619      	mov	r1, r3
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f005 f93c 	bl	80190cc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8013e54:	2300      	movs	r3, #0
 8013e56:	2200      	movs	r2, #0
 8013e58:	210a      	movs	r1, #10
 8013e5a:	6878      	ldr	r0, [r7, #4]
 8013e5c:	f000 fc3e 	bl	80146dc <USBH_FindInterface>
 8013e60:	4603      	mov	r3, r0
 8013e62:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8013e64:	7bfb      	ldrb	r3, [r7, #15]
 8013e66:	2bff      	cmp	r3, #255	; 0xff
 8013e68:	d002      	beq.n	8013e70 <USBH_CDC_InterfaceInit+0x11a>
 8013e6a:	7bfb      	ldrb	r3, [r7, #15]
 8013e6c:	2b01      	cmp	r3, #1
 8013e6e:	d901      	bls.n	8013e74 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8013e70:	2302      	movs	r3, #2
 8013e72:	e0c2      	b.n	8013ffa <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8013e74:	7bfb      	ldrb	r3, [r7, #15]
 8013e76:	687a      	ldr	r2, [r7, #4]
 8013e78:	211a      	movs	r1, #26
 8013e7a:	fb01 f303 	mul.w	r3, r1, r3
 8013e7e:	4413      	add	r3, r2
 8013e80:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8013e84:	781b      	ldrb	r3, [r3, #0]
 8013e86:	b25b      	sxtb	r3, r3
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	da16      	bge.n	8013eba <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013e8c:	7bfb      	ldrb	r3, [r7, #15]
 8013e8e:	687a      	ldr	r2, [r7, #4]
 8013e90:	211a      	movs	r1, #26
 8013e92:	fb01 f303 	mul.w	r3, r1, r3
 8013e96:	4413      	add	r3, r2
 8013e98:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8013e9c:	781a      	ldrb	r2, [r3, #0]
 8013e9e:	68bb      	ldr	r3, [r7, #8]
 8013ea0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8013ea2:	7bfb      	ldrb	r3, [r7, #15]
 8013ea4:	687a      	ldr	r2, [r7, #4]
 8013ea6:	211a      	movs	r1, #26
 8013ea8:	fb01 f303 	mul.w	r3, r1, r3
 8013eac:	4413      	add	r3, r2
 8013eae:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8013eb2:	881a      	ldrh	r2, [r3, #0]
 8013eb4:	68bb      	ldr	r3, [r7, #8]
 8013eb6:	835a      	strh	r2, [r3, #26]
 8013eb8:	e015      	b.n	8013ee6 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8013eba:	7bfb      	ldrb	r3, [r7, #15]
 8013ebc:	687a      	ldr	r2, [r7, #4]
 8013ebe:	211a      	movs	r1, #26
 8013ec0:	fb01 f303 	mul.w	r3, r1, r3
 8013ec4:	4413      	add	r3, r2
 8013ec6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8013eca:	781a      	ldrb	r2, [r3, #0]
 8013ecc:	68bb      	ldr	r3, [r7, #8]
 8013ece:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8013ed0:	7bfb      	ldrb	r3, [r7, #15]
 8013ed2:	687a      	ldr	r2, [r7, #4]
 8013ed4:	211a      	movs	r1, #26
 8013ed6:	fb01 f303 	mul.w	r3, r1, r3
 8013eda:	4413      	add	r3, r2
 8013edc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8013ee0:	881a      	ldrh	r2, [r3, #0]
 8013ee2:	68bb      	ldr	r3, [r7, #8]
 8013ee4:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8013ee6:	7bfb      	ldrb	r3, [r7, #15]
 8013ee8:	687a      	ldr	r2, [r7, #4]
 8013eea:	211a      	movs	r1, #26
 8013eec:	fb01 f303 	mul.w	r3, r1, r3
 8013ef0:	4413      	add	r3, r2
 8013ef2:	f203 3356 	addw	r3, r3, #854	; 0x356
 8013ef6:	781b      	ldrb	r3, [r3, #0]
 8013ef8:	b25b      	sxtb	r3, r3
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	da16      	bge.n	8013f2c <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013efe:	7bfb      	ldrb	r3, [r7, #15]
 8013f00:	687a      	ldr	r2, [r7, #4]
 8013f02:	211a      	movs	r1, #26
 8013f04:	fb01 f303 	mul.w	r3, r1, r3
 8013f08:	4413      	add	r3, r2
 8013f0a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8013f0e:	781a      	ldrb	r2, [r3, #0]
 8013f10:	68bb      	ldr	r3, [r7, #8]
 8013f12:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8013f14:	7bfb      	ldrb	r3, [r7, #15]
 8013f16:	687a      	ldr	r2, [r7, #4]
 8013f18:	211a      	movs	r1, #26
 8013f1a:	fb01 f303 	mul.w	r3, r1, r3
 8013f1e:	4413      	add	r3, r2
 8013f20:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8013f24:	881a      	ldrh	r2, [r3, #0]
 8013f26:	68bb      	ldr	r3, [r7, #8]
 8013f28:	835a      	strh	r2, [r3, #26]
 8013f2a:	e015      	b.n	8013f58 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8013f2c:	7bfb      	ldrb	r3, [r7, #15]
 8013f2e:	687a      	ldr	r2, [r7, #4]
 8013f30:	211a      	movs	r1, #26
 8013f32:	fb01 f303 	mul.w	r3, r1, r3
 8013f36:	4413      	add	r3, r2
 8013f38:	f203 3356 	addw	r3, r3, #854	; 0x356
 8013f3c:	781a      	ldrb	r2, [r3, #0]
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8013f42:	7bfb      	ldrb	r3, [r7, #15]
 8013f44:	687a      	ldr	r2, [r7, #4]
 8013f46:	211a      	movs	r1, #26
 8013f48:	fb01 f303 	mul.w	r3, r1, r3
 8013f4c:	4413      	add	r3, r2
 8013f4e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8013f52:	881a      	ldrh	r2, [r3, #0]
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8013f58:	68bb      	ldr	r3, [r7, #8]
 8013f5a:	7b9b      	ldrb	r3, [r3, #14]
 8013f5c:	4619      	mov	r1, r3
 8013f5e:	6878      	ldr	r0, [r7, #4]
 8013f60:	f001 ffe9 	bl	8015f36 <USBH_AllocPipe>
 8013f64:	4603      	mov	r3, r0
 8013f66:	461a      	mov	r2, r3
 8013f68:	68bb      	ldr	r3, [r7, #8]
 8013f6a:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8013f6c:	68bb      	ldr	r3, [r7, #8]
 8013f6e:	7bdb      	ldrb	r3, [r3, #15]
 8013f70:	4619      	mov	r1, r3
 8013f72:	6878      	ldr	r0, [r7, #4]
 8013f74:	f001 ffdf 	bl	8015f36 <USBH_AllocPipe>
 8013f78:	4603      	mov	r3, r0
 8013f7a:	461a      	mov	r2, r3
 8013f7c:	68bb      	ldr	r3, [r7, #8]
 8013f7e:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8013f80:	68bb      	ldr	r3, [r7, #8]
 8013f82:	7b59      	ldrb	r1, [r3, #13]
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	7b98      	ldrb	r0, [r3, #14]
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8013f94:	68ba      	ldr	r2, [r7, #8]
 8013f96:	8b12      	ldrh	r2, [r2, #24]
 8013f98:	9202      	str	r2, [sp, #8]
 8013f9a:	2202      	movs	r2, #2
 8013f9c:	9201      	str	r2, [sp, #4]
 8013f9e:	9300      	str	r3, [sp, #0]
 8013fa0:	4623      	mov	r3, r4
 8013fa2:	4602      	mov	r2, r0
 8013fa4:	6878      	ldr	r0, [r7, #4]
 8013fa6:	f001 ff97 	bl	8015ed8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	7b19      	ldrb	r1, [r3, #12]
 8013fae:	68bb      	ldr	r3, [r7, #8]
 8013fb0:	7bd8      	ldrb	r0, [r3, #15]
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8013fbe:	68ba      	ldr	r2, [r7, #8]
 8013fc0:	8b52      	ldrh	r2, [r2, #26]
 8013fc2:	9202      	str	r2, [sp, #8]
 8013fc4:	2202      	movs	r2, #2
 8013fc6:	9201      	str	r2, [sp, #4]
 8013fc8:	9300      	str	r3, [sp, #0]
 8013fca:	4623      	mov	r3, r4
 8013fcc:	4602      	mov	r2, r0
 8013fce:	6878      	ldr	r0, [r7, #4]
 8013fd0:	f001 ff82 	bl	8015ed8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8013fd4:	68bb      	ldr	r3, [r7, #8]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8013fdc:	68bb      	ldr	r3, [r7, #8]
 8013fde:	7b5b      	ldrb	r3, [r3, #13]
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	4619      	mov	r1, r3
 8013fe4:	6878      	ldr	r0, [r7, #4]
 8013fe6:	f005 f871 	bl	80190cc <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8013fea:	68bb      	ldr	r3, [r7, #8]
 8013fec:	7b1b      	ldrb	r3, [r3, #12]
 8013fee:	2200      	movs	r2, #0
 8013ff0:	4619      	mov	r1, r3
 8013ff2:	6878      	ldr	r0, [r7, #4]
 8013ff4:	f005 f86a 	bl	80190cc <USBH_LL_SetToggle>

  return USBH_OK;
 8013ff8:	2300      	movs	r3, #0
}
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	3714      	adds	r7, #20
 8013ffe:	46bd      	mov	sp, r7
 8014000:	bd90      	pop	{r4, r7, pc}

08014002 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8014002:	b580      	push	{r7, lr}
 8014004:	b084      	sub	sp, #16
 8014006:	af00      	add	r7, sp, #0
 8014008:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014010:	69db      	ldr	r3, [r3, #28]
 8014012:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	781b      	ldrb	r3, [r3, #0]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d00e      	beq.n	801403a <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	781b      	ldrb	r3, [r3, #0]
 8014020:	4619      	mov	r1, r3
 8014022:	6878      	ldr	r0, [r7, #4]
 8014024:	f001 ff77 	bl	8015f16 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	781b      	ldrb	r3, [r3, #0]
 801402c:	4619      	mov	r1, r3
 801402e:	6878      	ldr	r0, [r7, #4]
 8014030:	f001 ffa2 	bl	8015f78 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	2200      	movs	r2, #0
 8014038:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	7b1b      	ldrb	r3, [r3, #12]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d00e      	beq.n	8014060 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	7b1b      	ldrb	r3, [r3, #12]
 8014046:	4619      	mov	r1, r3
 8014048:	6878      	ldr	r0, [r7, #4]
 801404a:	f001 ff64 	bl	8015f16 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	7b1b      	ldrb	r3, [r3, #12]
 8014052:	4619      	mov	r1, r3
 8014054:	6878      	ldr	r0, [r7, #4]
 8014056:	f001 ff8f 	bl	8015f78 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	2200      	movs	r2, #0
 801405e:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	7b5b      	ldrb	r3, [r3, #13]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d00e      	beq.n	8014086 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	7b5b      	ldrb	r3, [r3, #13]
 801406c:	4619      	mov	r1, r3
 801406e:	6878      	ldr	r0, [r7, #4]
 8014070:	f001 ff51 	bl	8015f16 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8014074:	68fb      	ldr	r3, [r7, #12]
 8014076:	7b5b      	ldrb	r3, [r3, #13]
 8014078:	4619      	mov	r1, r3
 801407a:	6878      	ldr	r0, [r7, #4]
 801407c:	f001 ff7c 	bl	8015f78 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	2200      	movs	r2, #0
 8014084:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 801408c:	69db      	ldr	r3, [r3, #28]
 801408e:	2b00      	cmp	r3, #0
 8014090:	d00b      	beq.n	80140aa <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014098:	69db      	ldr	r3, [r3, #28]
 801409a:	4618      	mov	r0, r3
 801409c:	f006 f9be 	bl	801a41c <free>
    phost->pActiveClass->pData = 0U;
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80140a6:	2200      	movs	r2, #0
 80140a8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80140aa:	2300      	movs	r3, #0
}
 80140ac:	4618      	mov	r0, r3
 80140ae:	3710      	adds	r7, #16
 80140b0:	46bd      	mov	sp, r7
 80140b2:	bd80      	pop	{r7, pc}

080140b4 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b084      	sub	sp, #16
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80140c2:	69db      	ldr	r3, [r3, #28]
 80140c4:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80140c6:	68fb      	ldr	r3, [r7, #12]
 80140c8:	3340      	adds	r3, #64	; 0x40
 80140ca:	4619      	mov	r1, r3
 80140cc:	6878      	ldr	r0, [r7, #4]
 80140ce:	f000 f8b2 	bl	8014236 <GetLineCoding>
 80140d2:	4603      	mov	r3, r0
 80140d4:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80140d6:	7afb      	ldrb	r3, [r7, #11]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d105      	bne.n	80140e8 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80140e2:	2102      	movs	r1, #2
 80140e4:	6878      	ldr	r0, [r7, #4]
 80140e6:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80140e8:	7afb      	ldrb	r3, [r7, #11]
}
 80140ea:	4618      	mov	r0, r3
 80140ec:	3710      	adds	r7, #16
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bd80      	pop	{r7, pc}
	...

080140f4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80140f4:	b580      	push	{r7, lr}
 80140f6:	b084      	sub	sp, #16
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80140fc:	2301      	movs	r3, #1
 80140fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8014100:	2300      	movs	r3, #0
 8014102:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 801410a:	69db      	ldr	r3, [r3, #28]
 801410c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8014114:	2b04      	cmp	r3, #4
 8014116:	d877      	bhi.n	8014208 <USBH_CDC_Process+0x114>
 8014118:	a201      	add	r2, pc, #4	; (adr r2, 8014120 <USBH_CDC_Process+0x2c>)
 801411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801411e:	bf00      	nop
 8014120:	08014135 	.word	0x08014135
 8014124:	0801413b 	.word	0x0801413b
 8014128:	0801416b 	.word	0x0801416b
 801412c:	080141df 	.word	0x080141df
 8014130:	080141ed 	.word	0x080141ed
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8014134:	2300      	movs	r3, #0
 8014136:	73fb      	strb	r3, [r7, #15]
      break;
 8014138:	e06d      	b.n	8014216 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 801413a:	68bb      	ldr	r3, [r7, #8]
 801413c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801413e:	4619      	mov	r1, r3
 8014140:	6878      	ldr	r0, [r7, #4]
 8014142:	f000 f897 	bl	8014274 <SetLineCoding>
 8014146:	4603      	mov	r3, r0
 8014148:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801414a:	7bbb      	ldrb	r3, [r7, #14]
 801414c:	2b00      	cmp	r3, #0
 801414e:	d104      	bne.n	801415a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8014150:	68bb      	ldr	r3, [r7, #8]
 8014152:	2202      	movs	r2, #2
 8014154:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8014158:	e058      	b.n	801420c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 801415a:	7bbb      	ldrb	r3, [r7, #14]
 801415c:	2b01      	cmp	r3, #1
 801415e:	d055      	beq.n	801420c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	2204      	movs	r2, #4
 8014164:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8014168:	e050      	b.n	801420c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	3340      	adds	r3, #64	; 0x40
 801416e:	4619      	mov	r1, r3
 8014170:	6878      	ldr	r0, [r7, #4]
 8014172:	f000 f860 	bl	8014236 <GetLineCoding>
 8014176:	4603      	mov	r3, r0
 8014178:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 801417a:	7bbb      	ldrb	r3, [r7, #14]
 801417c:	2b00      	cmp	r3, #0
 801417e:	d126      	bne.n	80141ce <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	2200      	movs	r2, #0
 8014184:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014192:	791b      	ldrb	r3, [r3, #4]
 8014194:	429a      	cmp	r2, r3
 8014196:	d13b      	bne.n	8014210 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8014198:	68bb      	ldr	r3, [r7, #8]
 801419a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 801419e:	68bb      	ldr	r3, [r7, #8]
 80141a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80141a2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80141a4:	429a      	cmp	r2, r3
 80141a6:	d133      	bne.n	8014210 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80141a8:	68bb      	ldr	r3, [r7, #8]
 80141aa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80141b2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80141b4:	429a      	cmp	r2, r3
 80141b6:	d12b      	bne.n	8014210 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80141b8:	68bb      	ldr	r3, [r7, #8]
 80141ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80141c0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d124      	bne.n	8014210 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80141c6:	6878      	ldr	r0, [r7, #4]
 80141c8:	f000 f982 	bl	80144d0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80141cc:	e020      	b.n	8014210 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80141ce:	7bbb      	ldrb	r3, [r7, #14]
 80141d0:	2b01      	cmp	r3, #1
 80141d2:	d01d      	beq.n	8014210 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80141d4:	68bb      	ldr	r3, [r7, #8]
 80141d6:	2204      	movs	r2, #4
 80141d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80141dc:	e018      	b.n	8014210 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80141de:	6878      	ldr	r0, [r7, #4]
 80141e0:	f000 f867 	bl	80142b2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80141e4:	6878      	ldr	r0, [r7, #4]
 80141e6:	f000 f8f6 	bl	80143d6 <CDC_ProcessReception>
      break;
 80141ea:	e014      	b.n	8014216 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80141ec:	2100      	movs	r1, #0
 80141ee:	6878      	ldr	r0, [r7, #4]
 80141f0:	f001 f951 	bl	8015496 <USBH_ClrFeature>
 80141f4:	4603      	mov	r3, r0
 80141f6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80141f8:	7bbb      	ldrb	r3, [r7, #14]
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d10a      	bne.n	8014214 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80141fe:	68bb      	ldr	r3, [r7, #8]
 8014200:	2200      	movs	r2, #0
 8014202:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8014206:	e005      	b.n	8014214 <USBH_CDC_Process+0x120>

    default:
      break;
 8014208:	bf00      	nop
 801420a:	e004      	b.n	8014216 <USBH_CDC_Process+0x122>
      break;
 801420c:	bf00      	nop
 801420e:	e002      	b.n	8014216 <USBH_CDC_Process+0x122>
      break;
 8014210:	bf00      	nop
 8014212:	e000      	b.n	8014216 <USBH_CDC_Process+0x122>
      break;
 8014214:	bf00      	nop

  }

  return status;
 8014216:	7bfb      	ldrb	r3, [r7, #15]
}
 8014218:	4618      	mov	r0, r3
 801421a:	3710      	adds	r7, #16
 801421c:	46bd      	mov	sp, r7
 801421e:	bd80      	pop	{r7, pc}

08014220 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8014220:	b480      	push	{r7}
 8014222:	b083      	sub	sp, #12
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8014228:	2300      	movs	r3, #0
}
 801422a:	4618      	mov	r0, r3
 801422c:	370c      	adds	r7, #12
 801422e:	46bd      	mov	sp, r7
 8014230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014234:	4770      	bx	lr

08014236 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8014236:	b580      	push	{r7, lr}
 8014238:	b082      	sub	sp, #8
 801423a:	af00      	add	r7, sp, #0
 801423c:	6078      	str	r0, [r7, #4]
 801423e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	22a1      	movs	r2, #161	; 0xa1
 8014244:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	2221      	movs	r2, #33	; 0x21
 801424a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	2200      	movs	r2, #0
 8014250:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	2200      	movs	r2, #0
 8014256:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	2207      	movs	r2, #7
 801425c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801425e:	683b      	ldr	r3, [r7, #0]
 8014260:	2207      	movs	r2, #7
 8014262:	4619      	mov	r1, r3
 8014264:	6878      	ldr	r0, [r7, #4]
 8014266:	f001 faf6 	bl	8015856 <USBH_CtlReq>
 801426a:	4603      	mov	r3, r0
}
 801426c:	4618      	mov	r0, r3
 801426e:	3708      	adds	r7, #8
 8014270:	46bd      	mov	sp, r7
 8014272:	bd80      	pop	{r7, pc}

08014274 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8014274:	b580      	push	{r7, lr}
 8014276:	b082      	sub	sp, #8
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
 801427c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	2221      	movs	r2, #33	; 0x21
 8014282:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	2220      	movs	r2, #32
 8014288:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	2200      	movs	r2, #0
 801428e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	2200      	movs	r2, #0
 8014294:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	2207      	movs	r2, #7
 801429a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 801429c:	683b      	ldr	r3, [r7, #0]
 801429e:	2207      	movs	r2, #7
 80142a0:	4619      	mov	r1, r3
 80142a2:	6878      	ldr	r0, [r7, #4]
 80142a4:	f001 fad7 	bl	8015856 <USBH_CtlReq>
 80142a8:	4603      	mov	r3, r0
}
 80142aa:	4618      	mov	r0, r3
 80142ac:	3708      	adds	r7, #8
 80142ae:	46bd      	mov	sp, r7
 80142b0:	bd80      	pop	{r7, pc}

080142b2 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80142b2:	b580      	push	{r7, lr}
 80142b4:	b086      	sub	sp, #24
 80142b6:	af02      	add	r7, sp, #8
 80142b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80142c0:	69db      	ldr	r3, [r3, #28]
 80142c2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80142c4:	2300      	movs	r3, #0
 80142c6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80142ce:	2b01      	cmp	r3, #1
 80142d0:	d002      	beq.n	80142d8 <CDC_ProcessTransmission+0x26>
 80142d2:	2b02      	cmp	r3, #2
 80142d4:	d023      	beq.n	801431e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80142d6:	e07a      	b.n	80143ce <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80142dc:	68fa      	ldr	r2, [r7, #12]
 80142de:	8b12      	ldrh	r2, [r2, #24]
 80142e0:	4293      	cmp	r3, r2
 80142e2:	d90b      	bls.n	80142fc <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	69d9      	ldr	r1, [r3, #28]
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	8b1a      	ldrh	r2, [r3, #24]
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	7b5b      	ldrb	r3, [r3, #13]
 80142f0:	2001      	movs	r0, #1
 80142f2:	9000      	str	r0, [sp, #0]
 80142f4:	6878      	ldr	r0, [r7, #4]
 80142f6:	f001 fdac 	bl	8015e52 <USBH_BulkSendData>
 80142fa:	e00b      	b.n	8014314 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8014304:	b29a      	uxth	r2, r3
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	7b5b      	ldrb	r3, [r3, #13]
 801430a:	2001      	movs	r0, #1
 801430c:	9000      	str	r0, [sp, #0]
 801430e:	6878      	ldr	r0, [r7, #4]
 8014310:	f001 fd9f 	bl	8015e52 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8014314:	68fb      	ldr	r3, [r7, #12]
 8014316:	2202      	movs	r2, #2
 8014318:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 801431c:	e057      	b.n	80143ce <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 801431e:	68fb      	ldr	r3, [r7, #12]
 8014320:	7b5b      	ldrb	r3, [r3, #13]
 8014322:	4619      	mov	r1, r3
 8014324:	6878      	ldr	r0, [r7, #4]
 8014326:	f004 fea7 	bl	8019078 <USBH_LL_GetURBState>
 801432a:	4603      	mov	r3, r0
 801432c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 801432e:	7afb      	ldrb	r3, [r7, #11]
 8014330:	2b01      	cmp	r3, #1
 8014332:	d136      	bne.n	80143a2 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014338:	68fa      	ldr	r2, [r7, #12]
 801433a:	8b12      	ldrh	r2, [r2, #24]
 801433c:	4293      	cmp	r3, r2
 801433e:	d90e      	bls.n	801435e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014344:	68fa      	ldr	r2, [r7, #12]
 8014346:	8b12      	ldrh	r2, [r2, #24]
 8014348:	1a9a      	subs	r2, r3, r2
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 801434e:	68fb      	ldr	r3, [r7, #12]
 8014350:	69db      	ldr	r3, [r3, #28]
 8014352:	68fa      	ldr	r2, [r7, #12]
 8014354:	8b12      	ldrh	r2, [r2, #24]
 8014356:	441a      	add	r2, r3
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	61da      	str	r2, [r3, #28]
 801435c:	e002      	b.n	8014364 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 801435e:	68fb      	ldr	r3, [r7, #12]
 8014360:	2200      	movs	r2, #0
 8014362:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014368:	2b00      	cmp	r3, #0
 801436a:	d004      	beq.n	8014376 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801436c:	68fb      	ldr	r3, [r7, #12]
 801436e:	2201      	movs	r2, #1
 8014370:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8014374:	e006      	b.n	8014384 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	2200      	movs	r2, #0
 801437a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 801437e:	6878      	ldr	r0, [r7, #4]
 8014380:	f000 f892 	bl	80144a8 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	2204      	movs	r2, #4
 8014388:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014398:	2200      	movs	r2, #0
 801439a:	4619      	mov	r1, r3
 801439c:	f001 ffea 	bl	8016374 <osMessagePut>
      break;
 80143a0:	e014      	b.n	80143cc <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 80143a2:	7afb      	ldrb	r3, [r7, #11]
 80143a4:	2b02      	cmp	r3, #2
 80143a6:	d111      	bne.n	80143cc <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	2201      	movs	r2, #1
 80143ac:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	2204      	movs	r2, #4
 80143b4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80143c4:	2200      	movs	r2, #0
 80143c6:	4619      	mov	r1, r3
 80143c8:	f001 ffd4 	bl	8016374 <osMessagePut>
      break;
 80143cc:	bf00      	nop
  }
}
 80143ce:	bf00      	nop
 80143d0:	3710      	adds	r7, #16
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}

080143d6 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80143d6:	b580      	push	{r7, lr}
 80143d8:	b086      	sub	sp, #24
 80143da:	af00      	add	r7, sp, #0
 80143dc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80143e4:	69db      	ldr	r3, [r3, #28]
 80143e6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80143e8:	2300      	movs	r3, #0
 80143ea:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80143ec:	697b      	ldr	r3, [r7, #20]
 80143ee:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80143f2:	2b03      	cmp	r3, #3
 80143f4:	d002      	beq.n	80143fc <CDC_ProcessReception+0x26>
 80143f6:	2b04      	cmp	r3, #4
 80143f8:	d00e      	beq.n	8014418 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80143fa:	e051      	b.n	80144a0 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 80143fc:	697b      	ldr	r3, [r7, #20]
 80143fe:	6a19      	ldr	r1, [r3, #32]
 8014400:	697b      	ldr	r3, [r7, #20]
 8014402:	8b5a      	ldrh	r2, [r3, #26]
 8014404:	697b      	ldr	r3, [r7, #20]
 8014406:	7b1b      	ldrb	r3, [r3, #12]
 8014408:	6878      	ldr	r0, [r7, #4]
 801440a:	f001 fd47 	bl	8015e9c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 801440e:	697b      	ldr	r3, [r7, #20]
 8014410:	2204      	movs	r2, #4
 8014412:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8014416:	e043      	b.n	80144a0 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8014418:	697b      	ldr	r3, [r7, #20]
 801441a:	7b1b      	ldrb	r3, [r3, #12]
 801441c:	4619      	mov	r1, r3
 801441e:	6878      	ldr	r0, [r7, #4]
 8014420:	f004 fe2a 	bl	8019078 <USBH_LL_GetURBState>
 8014424:	4603      	mov	r3, r0
 8014426:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8014428:	7cfb      	ldrb	r3, [r7, #19]
 801442a:	2b01      	cmp	r3, #1
 801442c:	d137      	bne.n	801449e <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 801442e:	697b      	ldr	r3, [r7, #20]
 8014430:	7b1b      	ldrb	r3, [r3, #12]
 8014432:	4619      	mov	r1, r3
 8014434:	6878      	ldr	r0, [r7, #4]
 8014436:	f004 fd8d 	bl	8018f54 <USBH_LL_GetLastXferSize>
 801443a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 801443c:	697b      	ldr	r3, [r7, #20]
 801443e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014440:	68fa      	ldr	r2, [r7, #12]
 8014442:	429a      	cmp	r2, r3
 8014444:	d016      	beq.n	8014474 <CDC_ProcessReception+0x9e>
 8014446:	697b      	ldr	r3, [r7, #20]
 8014448:	8b5b      	ldrh	r3, [r3, #26]
 801444a:	461a      	mov	r2, r3
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	4293      	cmp	r3, r2
 8014450:	d910      	bls.n	8014474 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8014452:	697b      	ldr	r3, [r7, #20]
 8014454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	1ad2      	subs	r2, r2, r3
 801445a:	697b      	ldr	r3, [r7, #20]
 801445c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 801445e:	697b      	ldr	r3, [r7, #20]
 8014460:	6a1a      	ldr	r2, [r3, #32]
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	441a      	add	r2, r3
 8014466:	697b      	ldr	r3, [r7, #20]
 8014468:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 801446a:	697b      	ldr	r3, [r7, #20]
 801446c:	2203      	movs	r2, #3
 801446e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8014472:	e006      	b.n	8014482 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8014474:	697b      	ldr	r3, [r7, #20]
 8014476:	2200      	movs	r2, #0
 8014478:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 801447c:	6878      	ldr	r0, [r7, #4]
 801447e:	f000 f81d 	bl	80144bc <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	2204      	movs	r2, #4
 8014486:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014496:	2200      	movs	r2, #0
 8014498:	4619      	mov	r1, r3
 801449a:	f001 ff6b 	bl	8016374 <osMessagePut>
      break;
 801449e:	bf00      	nop
  }
}
 80144a0:	bf00      	nop
 80144a2:	3718      	adds	r7, #24
 80144a4:	46bd      	mov	sp, r7
 80144a6:	bd80      	pop	{r7, pc}

080144a8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80144a8:	b480      	push	{r7}
 80144aa:	b083      	sub	sp, #12
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80144b0:	bf00      	nop
 80144b2:	370c      	adds	r7, #12
 80144b4:	46bd      	mov	sp, r7
 80144b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ba:	4770      	bx	lr

080144bc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80144bc:	b480      	push	{r7}
 80144be:	b083      	sub	sp, #12
 80144c0:	af00      	add	r7, sp, #0
 80144c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80144c4:	bf00      	nop
 80144c6:	370c      	adds	r7, #12
 80144c8:	46bd      	mov	sp, r7
 80144ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ce:	4770      	bx	lr

080144d0 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80144d0:	b480      	push	{r7}
 80144d2:	b083      	sub	sp, #12
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80144d8:	bf00      	nop
 80144da:	370c      	adds	r7, #12
 80144dc:	46bd      	mov	sp, r7
 80144de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144e2:	4770      	bx	lr

080144e4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80144e4:	b5b0      	push	{r4, r5, r7, lr}
 80144e6:	b090      	sub	sp, #64	; 0x40
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	60f8      	str	r0, [r7, #12]
 80144ec:	60b9      	str	r1, [r7, #8]
 80144ee:	4613      	mov	r3, r2
 80144f0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80144f2:	68fb      	ldr	r3, [r7, #12]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d101      	bne.n	80144fc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80144f8:	2302      	movs	r3, #2
 80144fa:	e04d      	b.n	8014598 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	79fa      	ldrb	r2, [r7, #7]
 8014500:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	2200      	movs	r2, #0
 8014508:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	2200      	movs	r2, #0
 8014510:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8014514:	68f8      	ldr	r0, [r7, #12]
 8014516:	f000 f847 	bl	80145a8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	2200      	movs	r2, #0
 801451e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	2200      	movs	r2, #0
 8014526:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	2200      	movs	r2, #0
 801452e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	2200      	movs	r2, #0
 8014536:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 801453a:	68bb      	ldr	r3, [r7, #8]
 801453c:	2b00      	cmp	r3, #0
 801453e:	d003      	beq.n	8014548 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8014540:	68fb      	ldr	r3, [r7, #12]
 8014542:	68ba      	ldr	r2, [r7, #8]
 8014544:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8014548:	4b15      	ldr	r3, [pc, #84]	; (80145a0 <USBH_Init+0xbc>)
 801454a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 801454e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8014554:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014558:	2100      	movs	r1, #0
 801455a:	4618      	mov	r0, r3
 801455c:	f001 fee2 	bl	8016324 <osMessageCreate>
 8014560:	4602      	mov	r2, r0
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8014568:	4b0e      	ldr	r3, [pc, #56]	; (80145a4 <USBH_Init+0xc0>)
 801456a:	f107 0414 	add.w	r4, r7, #20
 801456e:	461d      	mov	r5, r3
 8014570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014574:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8014578:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 801457c:	f107 0314 	add.w	r3, r7, #20
 8014580:	68f9      	ldr	r1, [r7, #12]
 8014582:	4618      	mov	r0, r3
 8014584:	f001 fde2 	bl	801614c <osThreadCreate>
 8014588:	4602      	mov	r2, r0
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8014590:	68f8      	ldr	r0, [r7, #12]
 8014592:	f004 fc2b 	bl	8018dec <USBH_LL_Init>

  return USBH_OK;
 8014596:	2300      	movs	r3, #0
}
 8014598:	4618      	mov	r0, r3
 801459a:	3740      	adds	r7, #64	; 0x40
 801459c:	46bd      	mov	sp, r7
 801459e:	bdb0      	pop	{r4, r5, r7, pc}
 80145a0:	0801ba30 	.word	0x0801ba30
 80145a4:	0801ba40 	.word	0x0801ba40

080145a8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80145a8:	b480      	push	{r7}
 80145aa:	b085      	sub	sp, #20
 80145ac:	af00      	add	r7, sp, #0
 80145ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80145b0:	2300      	movs	r3, #0
 80145b2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80145b4:	2300      	movs	r3, #0
 80145b6:	60fb      	str	r3, [r7, #12]
 80145b8:	e009      	b.n	80145ce <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80145ba:	687a      	ldr	r2, [r7, #4]
 80145bc:	68fb      	ldr	r3, [r7, #12]
 80145be:	33e0      	adds	r3, #224	; 0xe0
 80145c0:	009b      	lsls	r3, r3, #2
 80145c2:	4413      	add	r3, r2
 80145c4:	2200      	movs	r2, #0
 80145c6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	3301      	adds	r3, #1
 80145cc:	60fb      	str	r3, [r7, #12]
 80145ce:	68fb      	ldr	r3, [r7, #12]
 80145d0:	2b0e      	cmp	r3, #14
 80145d2:	d9f2      	bls.n	80145ba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80145d4:	2300      	movs	r3, #0
 80145d6:	60fb      	str	r3, [r7, #12]
 80145d8:	e009      	b.n	80145ee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80145da:	687a      	ldr	r2, [r7, #4]
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	4413      	add	r3, r2
 80145e0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80145e4:	2200      	movs	r2, #0
 80145e6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80145e8:	68fb      	ldr	r3, [r7, #12]
 80145ea:	3301      	adds	r3, #1
 80145ec:	60fb      	str	r3, [r7, #12]
 80145ee:	68fb      	ldr	r3, [r7, #12]
 80145f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80145f4:	d3f1      	bcc.n	80145da <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	2200      	movs	r2, #0
 80145fa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	2200      	movs	r2, #0
 8014600:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	2201      	movs	r2, #1
 8014606:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2200      	movs	r2, #0
 801460c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	2201      	movs	r2, #1
 8014614:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	2240      	movs	r2, #64	; 0x40
 801461a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	2200      	movs	r2, #0
 8014620:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	2200      	movs	r2, #0
 8014626:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	2201      	movs	r2, #1
 801462e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	2200      	movs	r2, #0
 8014636:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	2200      	movs	r2, #0
 801463e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8014642:	2300      	movs	r3, #0
}
 8014644:	4618      	mov	r0, r3
 8014646:	3714      	adds	r7, #20
 8014648:	46bd      	mov	sp, r7
 801464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801464e:	4770      	bx	lr

08014650 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8014650:	b480      	push	{r7}
 8014652:	b085      	sub	sp, #20
 8014654:	af00      	add	r7, sp, #0
 8014656:	6078      	str	r0, [r7, #4]
 8014658:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 801465a:	2300      	movs	r3, #0
 801465c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 801465e:	683b      	ldr	r3, [r7, #0]
 8014660:	2b00      	cmp	r3, #0
 8014662:	d016      	beq.n	8014692 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 801466a:	2b00      	cmp	r3, #0
 801466c:	d10e      	bne.n	801468c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8014674:	1c59      	adds	r1, r3, #1
 8014676:	687a      	ldr	r2, [r7, #4]
 8014678:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 801467c:	687a      	ldr	r2, [r7, #4]
 801467e:	33de      	adds	r3, #222	; 0xde
 8014680:	6839      	ldr	r1, [r7, #0]
 8014682:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8014686:	2300      	movs	r3, #0
 8014688:	73fb      	strb	r3, [r7, #15]
 801468a:	e004      	b.n	8014696 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 801468c:	2302      	movs	r3, #2
 801468e:	73fb      	strb	r3, [r7, #15]
 8014690:	e001      	b.n	8014696 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8014692:	2302      	movs	r3, #2
 8014694:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8014696:	7bfb      	ldrb	r3, [r7, #15]
}
 8014698:	4618      	mov	r0, r3
 801469a:	3714      	adds	r7, #20
 801469c:	46bd      	mov	sp, r7
 801469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146a2:	4770      	bx	lr

080146a4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80146a4:	b480      	push	{r7}
 80146a6:	b085      	sub	sp, #20
 80146a8:	af00      	add	r7, sp, #0
 80146aa:	6078      	str	r0, [r7, #4]
 80146ac:	460b      	mov	r3, r1
 80146ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80146b0:	2300      	movs	r3, #0
 80146b2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80146ba:	78fa      	ldrb	r2, [r7, #3]
 80146bc:	429a      	cmp	r2, r3
 80146be:	d204      	bcs.n	80146ca <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	78fa      	ldrb	r2, [r7, #3]
 80146c4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80146c8:	e001      	b.n	80146ce <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80146ca:	2302      	movs	r3, #2
 80146cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80146ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80146d0:	4618      	mov	r0, r3
 80146d2:	3714      	adds	r7, #20
 80146d4:	46bd      	mov	sp, r7
 80146d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146da:	4770      	bx	lr

080146dc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80146dc:	b480      	push	{r7}
 80146de:	b087      	sub	sp, #28
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	6078      	str	r0, [r7, #4]
 80146e4:	4608      	mov	r0, r1
 80146e6:	4611      	mov	r1, r2
 80146e8:	461a      	mov	r2, r3
 80146ea:	4603      	mov	r3, r0
 80146ec:	70fb      	strb	r3, [r7, #3]
 80146ee:	460b      	mov	r3, r1
 80146f0:	70bb      	strb	r3, [r7, #2]
 80146f2:	4613      	mov	r3, r2
 80146f4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80146f6:	2300      	movs	r3, #0
 80146f8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80146fa:	2300      	movs	r3, #0
 80146fc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8014704:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8014706:	e025      	b.n	8014754 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8014708:	7dfb      	ldrb	r3, [r7, #23]
 801470a:	221a      	movs	r2, #26
 801470c:	fb02 f303 	mul.w	r3, r2, r3
 8014710:	3308      	adds	r3, #8
 8014712:	68fa      	ldr	r2, [r7, #12]
 8014714:	4413      	add	r3, r2
 8014716:	3302      	adds	r3, #2
 8014718:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801471a:	693b      	ldr	r3, [r7, #16]
 801471c:	795b      	ldrb	r3, [r3, #5]
 801471e:	78fa      	ldrb	r2, [r7, #3]
 8014720:	429a      	cmp	r2, r3
 8014722:	d002      	beq.n	801472a <USBH_FindInterface+0x4e>
 8014724:	78fb      	ldrb	r3, [r7, #3]
 8014726:	2bff      	cmp	r3, #255	; 0xff
 8014728:	d111      	bne.n	801474e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801472a:	693b      	ldr	r3, [r7, #16]
 801472c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801472e:	78ba      	ldrb	r2, [r7, #2]
 8014730:	429a      	cmp	r2, r3
 8014732:	d002      	beq.n	801473a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8014734:	78bb      	ldrb	r3, [r7, #2]
 8014736:	2bff      	cmp	r3, #255	; 0xff
 8014738:	d109      	bne.n	801474e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801473a:	693b      	ldr	r3, [r7, #16]
 801473c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801473e:	787a      	ldrb	r2, [r7, #1]
 8014740:	429a      	cmp	r2, r3
 8014742:	d002      	beq.n	801474a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8014744:	787b      	ldrb	r3, [r7, #1]
 8014746:	2bff      	cmp	r3, #255	; 0xff
 8014748:	d101      	bne.n	801474e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 801474a:	7dfb      	ldrb	r3, [r7, #23]
 801474c:	e006      	b.n	801475c <USBH_FindInterface+0x80>
    }
    if_ix++;
 801474e:	7dfb      	ldrb	r3, [r7, #23]
 8014750:	3301      	adds	r3, #1
 8014752:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8014754:	7dfb      	ldrb	r3, [r7, #23]
 8014756:	2b01      	cmp	r3, #1
 8014758:	d9d6      	bls.n	8014708 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 801475a:	23ff      	movs	r3, #255	; 0xff
}
 801475c:	4618      	mov	r0, r3
 801475e:	371c      	adds	r7, #28
 8014760:	46bd      	mov	sp, r7
 8014762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014766:	4770      	bx	lr

08014768 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b082      	sub	sp, #8
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f004 fb77 	bl	8018e64 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8014776:	2101      	movs	r1, #1
 8014778:	6878      	ldr	r0, [r7, #4]
 801477a:	f004 fc90 	bl	801909e <USBH_LL_DriverVBUS>

  return USBH_OK;
 801477e:	2300      	movs	r3, #0
}
 8014780:	4618      	mov	r0, r3
 8014782:	3708      	adds	r7, #8
 8014784:	46bd      	mov	sp, r7
 8014786:	bd80      	pop	{r7, pc}

08014788 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8014788:	b580      	push	{r7, lr}
 801478a:	b088      	sub	sp, #32
 801478c:	af04      	add	r7, sp, #16
 801478e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8014790:	2302      	movs	r3, #2
 8014792:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8014794:	2300      	movs	r3, #0
 8014796:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 801479e:	b2db      	uxtb	r3, r3
 80147a0:	2b01      	cmp	r3, #1
 80147a2:	d102      	bne.n	80147aa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	2203      	movs	r2, #3
 80147a8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	781b      	ldrb	r3, [r3, #0]
 80147ae:	b2db      	uxtb	r3, r3
 80147b0:	2b0b      	cmp	r3, #11
 80147b2:	f200 823c 	bhi.w	8014c2e <USBH_Process+0x4a6>
 80147b6:	a201      	add	r2, pc, #4	; (adr r2, 80147bc <USBH_Process+0x34>)
 80147b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147bc:	080147ed 	.word	0x080147ed
 80147c0:	0801483b 	.word	0x0801483b
 80147c4:	080148bf 	.word	0x080148bf
 80147c8:	08014bad 	.word	0x08014bad
 80147cc:	08014c2f 	.word	0x08014c2f
 80147d0:	0801497f 	.word	0x0801497f
 80147d4:	08014b37 	.word	0x08014b37
 80147d8:	080149d1 	.word	0x080149d1
 80147dc:	08014a0d 	.word	0x08014a0d
 80147e0:	08014a47 	.word	0x08014a47
 80147e4:	08014a8f 	.word	0x08014a8f
 80147e8:	08014b95 	.word	0x08014b95
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80147f2:	b2db      	uxtb	r3, r3
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	f000 821c 	beq.w	8014c32 <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	2201      	movs	r2, #1
 80147fe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8014800:	20c8      	movs	r0, #200	; 0xc8
 8014802:	f004 fc93 	bl	801912c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8014806:	6878      	ldr	r0, [r7, #4]
 8014808:	f004 fb89 	bl	8018f1e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	2200      	movs	r2, #0
 8014810:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	2200      	movs	r2, #0
 8014818:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	2201      	movs	r2, #1
 8014820:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014830:	2200      	movs	r2, #0
 8014832:	4619      	mov	r1, r3
 8014834:	f001 fd9e 	bl	8016374 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8014838:	e1fb      	b.n	8014c32 <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8014840:	2b01      	cmp	r3, #1
 8014842:	d107      	bne.n	8014854 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	2200      	movs	r2, #0
 8014848:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	2202      	movs	r2, #2
 8014850:	701a      	strb	r2, [r3, #0]
 8014852:	e025      	b.n	80148a0 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 801485a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801485e:	d914      	bls.n	801488a <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8014866:	3301      	adds	r3, #1
 8014868:	b2da      	uxtb	r2, r3
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8014876:	2b03      	cmp	r3, #3
 8014878:	d903      	bls.n	8014882 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	220d      	movs	r2, #13
 801487e:	701a      	strb	r2, [r3, #0]
 8014880:	e00e      	b.n	80148a0 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	2200      	movs	r2, #0
 8014886:	701a      	strb	r2, [r3, #0]
 8014888:	e00a      	b.n	80148a0 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8014890:	f103 020a 	add.w	r2, r3, #10
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 801489a:	200a      	movs	r0, #10
 801489c:	f004 fc46 	bl	801912c <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	2201      	movs	r2, #1
 80148a4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80148b4:	2200      	movs	r2, #0
 80148b6:	4619      	mov	r1, r3
 80148b8:	f001 fd5c 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80148bc:	e1c0      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d005      	beq.n	80148d4 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80148ce:	2104      	movs	r1, #4
 80148d0:	6878      	ldr	r0, [r7, #4]
 80148d2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80148d4:	2064      	movs	r0, #100	; 0x64
 80148d6:	f004 fc29 	bl	801912c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80148da:	6878      	ldr	r0, [r7, #4]
 80148dc:	f004 faf8 	bl	8018ed0 <USBH_LL_GetSpeed>
 80148e0:	4603      	mov	r3, r0
 80148e2:	461a      	mov	r2, r3
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	2205      	movs	r2, #5
 80148ee:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80148f0:	2100      	movs	r1, #0
 80148f2:	6878      	ldr	r0, [r7, #4]
 80148f4:	f001 fb1f 	bl	8015f36 <USBH_AllocPipe>
 80148f8:	4603      	mov	r3, r0
 80148fa:	461a      	mov	r2, r3
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8014900:	2180      	movs	r1, #128	; 0x80
 8014902:	6878      	ldr	r0, [r7, #4]
 8014904:	f001 fb17 	bl	8015f36 <USBH_AllocPipe>
 8014908:	4603      	mov	r3, r0
 801490a:	461a      	mov	r2, r3
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	7919      	ldrb	r1, [r3, #4]
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8014920:	687a      	ldr	r2, [r7, #4]
 8014922:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8014924:	b292      	uxth	r2, r2
 8014926:	9202      	str	r2, [sp, #8]
 8014928:	2200      	movs	r2, #0
 801492a:	9201      	str	r2, [sp, #4]
 801492c:	9300      	str	r3, [sp, #0]
 801492e:	4603      	mov	r3, r0
 8014930:	2280      	movs	r2, #128	; 0x80
 8014932:	6878      	ldr	r0, [r7, #4]
 8014934:	f001 fad0 	bl	8015ed8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	7959      	ldrb	r1, [r3, #5]
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8014948:	687a      	ldr	r2, [r7, #4]
 801494a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801494c:	b292      	uxth	r2, r2
 801494e:	9202      	str	r2, [sp, #8]
 8014950:	2200      	movs	r2, #0
 8014952:	9201      	str	r2, [sp, #4]
 8014954:	9300      	str	r3, [sp, #0]
 8014956:	4603      	mov	r3, r0
 8014958:	2200      	movs	r2, #0
 801495a:	6878      	ldr	r0, [r7, #4]
 801495c:	f001 fabc 	bl	8015ed8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2201      	movs	r2, #1
 8014964:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014974:	2200      	movs	r2, #0
 8014976:	4619      	mov	r1, r3
 8014978:	f001 fcfc 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 801497c:	e160      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 801497e:	6878      	ldr	r0, [r7, #4]
 8014980:	f000 f964 	bl	8014c4c <USBH_HandleEnum>
 8014984:	4603      	mov	r3, r0
 8014986:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8014988:	7bbb      	ldrb	r3, [r7, #14]
 801498a:	b2db      	uxtb	r3, r3
 801498c:	2b00      	cmp	r3, #0
 801498e:	f040 8152 	bne.w	8014c36 <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	2200      	movs	r2, #0
 8014996:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80149a0:	2b01      	cmp	r3, #1
 80149a2:	d103      	bne.n	80149ac <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	2208      	movs	r2, #8
 80149a8:	701a      	strb	r2, [r3, #0]
 80149aa:	e002      	b.n	80149b2 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2207      	movs	r2, #7
 80149b0:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	2205      	movs	r2, #5
 80149b6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80149c6:	2200      	movs	r2, #0
 80149c8:	4619      	mov	r1, r3
 80149ca:	f001 fcd3 	bl	8016374 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80149ce:	e132      	b.n	8014c36 <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	f000 812f 	beq.w	8014c3a <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80149e2:	2101      	movs	r1, #1
 80149e4:	6878      	ldr	r0, [r7, #4]
 80149e6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2208      	movs	r2, #8
 80149ec:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	2205      	movs	r2, #5
 80149f2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014a02:	2200      	movs	r2, #0
 8014a04:	4619      	mov	r1, r3
 8014a06:	f001 fcb5 	bl	8016374 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8014a0a:	e116      	b.n	8014c3a <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8014a12:	b29b      	uxth	r3, r3
 8014a14:	4619      	mov	r1, r3
 8014a16:	6878      	ldr	r0, [r7, #4]
 8014a18:	f000 fcf6 	bl	8015408 <USBH_SetCfg>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d102      	bne.n	8014a28 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	2209      	movs	r2, #9
 8014a26:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	2201      	movs	r2, #1
 8014a2c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	4619      	mov	r1, r3
 8014a40:	f001 fc98 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014a44:	e0fc      	b.n	8014c40 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8014a4c:	f003 0320 	and.w	r3, r3, #32
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d00a      	beq.n	8014a6a <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8014a54:	2101      	movs	r1, #1
 8014a56:	6878      	ldr	r0, [r7, #4]
 8014a58:	f000 fcf9 	bl	801544e <USBH_SetFeature>
 8014a5c:	4603      	mov	r3, r0
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d106      	bne.n	8014a70 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	220a      	movs	r2, #10
 8014a66:	701a      	strb	r2, [r3, #0]
 8014a68:	e002      	b.n	8014a70 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	220a      	movs	r2, #10
 8014a6e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	2201      	movs	r2, #1
 8014a74:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014a84:	2200      	movs	r2, #0
 8014a86:	4619      	mov	r1, r3
 8014a88:	f001 fc74 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014a8c:	e0d8      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d03f      	beq.n	8014b18 <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	2200      	movs	r2, #0
 8014a9c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8014aa0:	2300      	movs	r3, #0
 8014aa2:	73fb      	strb	r3, [r7, #15]
 8014aa4:	e016      	b.n	8014ad4 <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8014aa6:	7bfa      	ldrb	r2, [r7, #15]
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	32de      	adds	r2, #222	; 0xde
 8014aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ab0:	791a      	ldrb	r2, [r3, #4]
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d108      	bne.n	8014ace <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 8014abc:	7bfa      	ldrb	r2, [r7, #15]
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	32de      	adds	r2, #222	; 0xde
 8014ac2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8014acc:	e005      	b.n	8014ada <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8014ace:	7bfb      	ldrb	r3, [r7, #15]
 8014ad0:	3301      	adds	r3, #1
 8014ad2:	73fb      	strb	r3, [r7, #15]
 8014ad4:	7bfb      	ldrb	r3, [r7, #15]
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d0e5      	beq.n	8014aa6 <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d016      	beq.n	8014b12 <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014aea:	689b      	ldr	r3, [r3, #8]
 8014aec:	6878      	ldr	r0, [r7, #4]
 8014aee:	4798      	blx	r3
 8014af0:	4603      	mov	r3, r0
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d109      	bne.n	8014b0a <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	2206      	movs	r2, #6
 8014afa:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8014b02:	2103      	movs	r1, #3
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	4798      	blx	r3
 8014b08:	e006      	b.n	8014b18 <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	220d      	movs	r2, #13
 8014b0e:	701a      	strb	r2, [r3, #0]
 8014b10:	e002      	b.n	8014b18 <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	220d      	movs	r2, #13
 8014b16:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	2205      	movs	r2, #5
 8014b1c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014b2c:	2200      	movs	r2, #0
 8014b2e:	4619      	mov	r1, r3
 8014b30:	f001 fc20 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014b34:	e084      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d017      	beq.n	8014b70 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014b46:	691b      	ldr	r3, [r3, #16]
 8014b48:	6878      	ldr	r0, [r7, #4]
 8014b4a:	4798      	blx	r3
 8014b4c:	4603      	mov	r3, r0
 8014b4e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8014b50:	7bbb      	ldrb	r3, [r7, #14]
 8014b52:	b2db      	uxtb	r3, r3
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d103      	bne.n	8014b60 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	220b      	movs	r2, #11
 8014b5c:	701a      	strb	r2, [r3, #0]
 8014b5e:	e00a      	b.n	8014b76 <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 8014b60:	7bbb      	ldrb	r3, [r7, #14]
 8014b62:	b2db      	uxtb	r3, r3
 8014b64:	2b02      	cmp	r3, #2
 8014b66:	d106      	bne.n	8014b76 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	220d      	movs	r2, #13
 8014b6c:	701a      	strb	r2, [r3, #0]
 8014b6e:	e002      	b.n	8014b76 <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	220d      	movs	r2, #13
 8014b74:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	2205      	movs	r2, #5
 8014b7a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014b8a:	2200      	movs	r2, #0
 8014b8c:	4619      	mov	r1, r3
 8014b8e:	f001 fbf1 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014b92:	e055      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d04f      	beq.n	8014c3e <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014ba4:	695b      	ldr	r3, [r3, #20]
 8014ba6:	6878      	ldr	r0, [r7, #4]
 8014ba8:	4798      	blx	r3
      }
      break;
 8014baa:	e048      	b.n	8014c3e <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	2200      	movs	r2, #0
 8014bb0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8014bb4:	6878      	ldr	r0, [r7, #4]
 8014bb6:	f7ff fcf7 	bl	80145a8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d009      	beq.n	8014bd8 <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8014bca:	68db      	ldr	r3, [r3, #12]
 8014bcc:	6878      	ldr	r0, [r7, #4]
 8014bce:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d005      	beq.n	8014bee <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8014be8:	2105      	movs	r1, #5
 8014bea:	6878      	ldr	r0, [r7, #4]
 8014bec:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8014bf4:	b2db      	uxtb	r3, r3
 8014bf6:	2b01      	cmp	r3, #1
 8014bf8:	d107      	bne.n	8014c0a <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8014c02:	6878      	ldr	r0, [r7, #4]
 8014c04:	f7ff fdb0 	bl	8014768 <USBH_Start>
 8014c08:	e002      	b.n	8014c10 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8014c0a:	6878      	ldr	r0, [r7, #4]
 8014c0c:	f004 f92a 	bl	8018e64 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	2201      	movs	r2, #1
 8014c14:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014c24:	2200      	movs	r2, #0
 8014c26:	4619      	mov	r1, r3
 8014c28:	f001 fba4 	bl	8016374 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014c2c:	e008      	b.n	8014c40 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 8014c2e:	bf00      	nop
 8014c30:	e006      	b.n	8014c40 <USBH_Process+0x4b8>
      break;
 8014c32:	bf00      	nop
 8014c34:	e004      	b.n	8014c40 <USBH_Process+0x4b8>
      break;
 8014c36:	bf00      	nop
 8014c38:	e002      	b.n	8014c40 <USBH_Process+0x4b8>
    break;
 8014c3a:	bf00      	nop
 8014c3c:	e000      	b.n	8014c40 <USBH_Process+0x4b8>
      break;
 8014c3e:	bf00      	nop
  }
  return USBH_OK;
 8014c40:	2300      	movs	r3, #0
}
 8014c42:	4618      	mov	r0, r3
 8014c44:	3710      	adds	r7, #16
 8014c46:	46bd      	mov	sp, r7
 8014c48:	bd80      	pop	{r7, pc}
 8014c4a:	bf00      	nop

08014c4c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8014c4c:	b580      	push	{r7, lr}
 8014c4e:	b088      	sub	sp, #32
 8014c50:	af04      	add	r7, sp, #16
 8014c52:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8014c54:	2301      	movs	r3, #1
 8014c56:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8014c58:	2301      	movs	r3, #1
 8014c5a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	785b      	ldrb	r3, [r3, #1]
 8014c60:	2b07      	cmp	r3, #7
 8014c62:	f200 8208 	bhi.w	8015076 <USBH_HandleEnum+0x42a>
 8014c66:	a201      	add	r2, pc, #4	; (adr r2, 8014c6c <USBH_HandleEnum+0x20>)
 8014c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c6c:	08014c8d 	.word	0x08014c8d
 8014c70:	08014d4b 	.word	0x08014d4b
 8014c74:	08014db5 	.word	0x08014db5
 8014c78:	08014e43 	.word	0x08014e43
 8014c7c:	08014ead 	.word	0x08014ead
 8014c80:	08014f1d 	.word	0x08014f1d
 8014c84:	08014fb9 	.word	0x08014fb9
 8014c88:	08015037 	.word	0x08015037
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8014c8c:	2108      	movs	r1, #8
 8014c8e:	6878      	ldr	r0, [r7, #4]
 8014c90:	f000 faea 	bl	8015268 <USBH_Get_DevDesc>
 8014c94:	4603      	mov	r3, r0
 8014c96:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014c98:	7bbb      	ldrb	r3, [r7, #14]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d130      	bne.n	8014d00 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	2201      	movs	r2, #1
 8014cac:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8014cae:	687b      	ldr	r3, [r7, #4]
 8014cb0:	7919      	ldrb	r1, [r3, #4]
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8014cbe:	687a      	ldr	r2, [r7, #4]
 8014cc0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8014cc2:	b292      	uxth	r2, r2
 8014cc4:	9202      	str	r2, [sp, #8]
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	9201      	str	r2, [sp, #4]
 8014cca:	9300      	str	r3, [sp, #0]
 8014ccc:	4603      	mov	r3, r0
 8014cce:	2280      	movs	r2, #128	; 0x80
 8014cd0:	6878      	ldr	r0, [r7, #4]
 8014cd2:	f001 f901 	bl	8015ed8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	7959      	ldrb	r1, [r3, #5]
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8014ce6:	687a      	ldr	r2, [r7, #4]
 8014ce8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014cea:	b292      	uxth	r2, r2
 8014cec:	9202      	str	r2, [sp, #8]
 8014cee:	2200      	movs	r2, #0
 8014cf0:	9201      	str	r2, [sp, #4]
 8014cf2:	9300      	str	r3, [sp, #0]
 8014cf4:	4603      	mov	r3, r0
 8014cf6:	2200      	movs	r2, #0
 8014cf8:	6878      	ldr	r0, [r7, #4]
 8014cfa:	f001 f8ed 	bl	8015ed8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8014cfe:	e1bc      	b.n	801507a <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014d00:	7bbb      	ldrb	r3, [r7, #14]
 8014d02:	2b03      	cmp	r3, #3
 8014d04:	f040 81b9 	bne.w	801507a <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014d0e:	3301      	adds	r3, #1
 8014d10:	b2da      	uxtb	r2, r3
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014d1e:	2b03      	cmp	r3, #3
 8014d20:	d903      	bls.n	8014d2a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	220d      	movs	r2, #13
 8014d26:	701a      	strb	r2, [r3, #0]
      break;
 8014d28:	e1a7      	b.n	801507a <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	795b      	ldrb	r3, [r3, #5]
 8014d2e:	4619      	mov	r1, r3
 8014d30:	6878      	ldr	r0, [r7, #4]
 8014d32:	f001 f921 	bl	8015f78 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	791b      	ldrb	r3, [r3, #4]
 8014d3a:	4619      	mov	r1, r3
 8014d3c:	6878      	ldr	r0, [r7, #4]
 8014d3e:	f001 f91b 	bl	8015f78 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	2200      	movs	r2, #0
 8014d46:	701a      	strb	r2, [r3, #0]
      break;
 8014d48:	e197      	b.n	801507a <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8014d4a:	2112      	movs	r1, #18
 8014d4c:	6878      	ldr	r0, [r7, #4]
 8014d4e:	f000 fa8b 	bl	8015268 <USBH_Get_DevDesc>
 8014d52:	4603      	mov	r3, r0
 8014d54:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014d56:	7bbb      	ldrb	r3, [r7, #14]
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d103      	bne.n	8014d64 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2202      	movs	r2, #2
 8014d60:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014d62:	e18c      	b.n	801507e <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014d64:	7bbb      	ldrb	r3, [r7, #14]
 8014d66:	2b03      	cmp	r3, #3
 8014d68:	f040 8189 	bne.w	801507e <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014d72:	3301      	adds	r3, #1
 8014d74:	b2da      	uxtb	r2, r3
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014d82:	2b03      	cmp	r3, #3
 8014d84:	d903      	bls.n	8014d8e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	220d      	movs	r2, #13
 8014d8a:	701a      	strb	r2, [r3, #0]
      break;
 8014d8c:	e177      	b.n	801507e <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	795b      	ldrb	r3, [r3, #5]
 8014d92:	4619      	mov	r1, r3
 8014d94:	6878      	ldr	r0, [r7, #4]
 8014d96:	f001 f8ef 	bl	8015f78 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	791b      	ldrb	r3, [r3, #4]
 8014d9e:	4619      	mov	r1, r3
 8014da0:	6878      	ldr	r0, [r7, #4]
 8014da2:	f001 f8e9 	bl	8015f78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	2200      	movs	r2, #0
 8014daa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	2200      	movs	r2, #0
 8014db0:	701a      	strb	r2, [r3, #0]
      break;
 8014db2:	e164      	b.n	801507e <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8014db4:	2101      	movs	r1, #1
 8014db6:	6878      	ldr	r0, [r7, #4]
 8014db8:	f000 fb02 	bl	80153c0 <USBH_SetAddress>
 8014dbc:	4603      	mov	r3, r0
 8014dbe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014dc0:	7bbb      	ldrb	r3, [r7, #14]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d132      	bne.n	8014e2c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8014dc6:	2002      	movs	r0, #2
 8014dc8:	f004 f9b0 	bl	801912c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	2201      	movs	r2, #1
 8014dd0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	2203      	movs	r2, #3
 8014dd8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	7919      	ldrb	r1, [r3, #4]
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8014dea:	687a      	ldr	r2, [r7, #4]
 8014dec:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8014dee:	b292      	uxth	r2, r2
 8014df0:	9202      	str	r2, [sp, #8]
 8014df2:	2200      	movs	r2, #0
 8014df4:	9201      	str	r2, [sp, #4]
 8014df6:	9300      	str	r3, [sp, #0]
 8014df8:	4603      	mov	r3, r0
 8014dfa:	2280      	movs	r2, #128	; 0x80
 8014dfc:	6878      	ldr	r0, [r7, #4]
 8014dfe:	f001 f86b 	bl	8015ed8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	7959      	ldrb	r1, [r3, #5]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8014e12:	687a      	ldr	r2, [r7, #4]
 8014e14:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8014e16:	b292      	uxth	r2, r2
 8014e18:	9202      	str	r2, [sp, #8]
 8014e1a:	2200      	movs	r2, #0
 8014e1c:	9201      	str	r2, [sp, #4]
 8014e1e:	9300      	str	r3, [sp, #0]
 8014e20:	4603      	mov	r3, r0
 8014e22:	2200      	movs	r2, #0
 8014e24:	6878      	ldr	r0, [r7, #4]
 8014e26:	f001 f857 	bl	8015ed8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8014e2a:	e12a      	b.n	8015082 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014e2c:	7bbb      	ldrb	r3, [r7, #14]
 8014e2e:	2b03      	cmp	r3, #3
 8014e30:	f040 8127 	bne.w	8015082 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	220d      	movs	r2, #13
 8014e38:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2200      	movs	r2, #0
 8014e3e:	705a      	strb	r2, [r3, #1]
      break;
 8014e40:	e11f      	b.n	8015082 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8014e42:	2109      	movs	r1, #9
 8014e44:	6878      	ldr	r0, [r7, #4]
 8014e46:	f000 fa37 	bl	80152b8 <USBH_Get_CfgDesc>
 8014e4a:	4603      	mov	r3, r0
 8014e4c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014e4e:	7bbb      	ldrb	r3, [r7, #14]
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d103      	bne.n	8014e5c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	2204      	movs	r2, #4
 8014e58:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014e5a:	e114      	b.n	8015086 <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014e5c:	7bbb      	ldrb	r3, [r7, #14]
 8014e5e:	2b03      	cmp	r3, #3
 8014e60:	f040 8111 	bne.w	8015086 <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014e6a:	3301      	adds	r3, #1
 8014e6c:	b2da      	uxtb	r2, r3
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014e7a:	2b03      	cmp	r3, #3
 8014e7c:	d903      	bls.n	8014e86 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	220d      	movs	r2, #13
 8014e82:	701a      	strb	r2, [r3, #0]
      break;
 8014e84:	e0ff      	b.n	8015086 <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	795b      	ldrb	r3, [r3, #5]
 8014e8a:	4619      	mov	r1, r3
 8014e8c:	6878      	ldr	r0, [r7, #4]
 8014e8e:	f001 f873 	bl	8015f78 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	791b      	ldrb	r3, [r3, #4]
 8014e96:	4619      	mov	r1, r3
 8014e98:	6878      	ldr	r0, [r7, #4]
 8014e9a:	f001 f86d 	bl	8015f78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	2200      	movs	r2, #0
 8014ea2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	701a      	strb	r2, [r3, #0]
      break;
 8014eaa:	e0ec      	b.n	8015086 <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8014eb2:	4619      	mov	r1, r3
 8014eb4:	6878      	ldr	r0, [r7, #4]
 8014eb6:	f000 f9ff 	bl	80152b8 <USBH_Get_CfgDesc>
 8014eba:	4603      	mov	r3, r0
 8014ebc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8014ebe:	7bbb      	ldrb	r3, [r7, #14]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d103      	bne.n	8014ecc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	2205      	movs	r2, #5
 8014ec8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8014eca:	e0de      	b.n	801508a <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014ecc:	7bbb      	ldrb	r3, [r7, #14]
 8014ece:	2b03      	cmp	r3, #3
 8014ed0:	f040 80db 	bne.w	801508a <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014eda:	3301      	adds	r3, #1
 8014edc:	b2da      	uxtb	r2, r3
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014eea:	2b03      	cmp	r3, #3
 8014eec:	d903      	bls.n	8014ef6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	220d      	movs	r2, #13
 8014ef2:	701a      	strb	r2, [r3, #0]
      break;
 8014ef4:	e0c9      	b.n	801508a <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	795b      	ldrb	r3, [r3, #5]
 8014efa:	4619      	mov	r1, r3
 8014efc:	6878      	ldr	r0, [r7, #4]
 8014efe:	f001 f83b 	bl	8015f78 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	791b      	ldrb	r3, [r3, #4]
 8014f06:	4619      	mov	r1, r3
 8014f08:	6878      	ldr	r0, [r7, #4]
 8014f0a:	f001 f835 	bl	8015f78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	2200      	movs	r2, #0
 8014f12:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	2200      	movs	r2, #0
 8014f18:	701a      	strb	r2, [r3, #0]
      break;
 8014f1a:	e0b6      	b.n	801508a <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d036      	beq.n	8014f94 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8014f32:	23ff      	movs	r3, #255	; 0xff
 8014f34:	6878      	ldr	r0, [r7, #4]
 8014f36:	f000 f9e3 	bl	8015300 <USBH_Get_StringDesc>
 8014f3a:	4603      	mov	r3, r0
 8014f3c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8014f3e:	7bbb      	ldrb	r3, [r7, #14]
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d111      	bne.n	8014f68 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	2206      	movs	r2, #6
 8014f48:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	2205      	movs	r2, #5
 8014f4e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014f5e:	2200      	movs	r2, #0
 8014f60:	4619      	mov	r1, r3
 8014f62:	f001 fa07 	bl	8016374 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8014f66:	e092      	b.n	801508e <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014f68:	7bbb      	ldrb	r3, [r7, #14]
 8014f6a:	2b03      	cmp	r3, #3
 8014f6c:	f040 808f 	bne.w	801508e <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	2206      	movs	r2, #6
 8014f74:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	2205      	movs	r2, #5
 8014f7a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014f8a:	2200      	movs	r2, #0
 8014f8c:	4619      	mov	r1, r3
 8014f8e:	f001 f9f1 	bl	8016374 <osMessagePut>
      break;
 8014f92:	e07c      	b.n	801508e <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2206      	movs	r2, #6
 8014f98:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	2205      	movs	r2, #5
 8014f9e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8014fae:	2200      	movs	r2, #0
 8014fb0:	4619      	mov	r1, r3
 8014fb2:	f001 f9df 	bl	8016374 <osMessagePut>
      break;
 8014fb6:	e06a      	b.n	801508e <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d027      	beq.n	8015012 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8014fce:	23ff      	movs	r3, #255	; 0xff
 8014fd0:	6878      	ldr	r0, [r7, #4]
 8014fd2:	f000 f995 	bl	8015300 <USBH_Get_StringDesc>
 8014fd6:	4603      	mov	r3, r0
 8014fd8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8014fda:	7bbb      	ldrb	r3, [r7, #14]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d103      	bne.n	8014fe8 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	2207      	movs	r2, #7
 8014fe4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8014fe6:	e054      	b.n	8015092 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8014fe8:	7bbb      	ldrb	r3, [r7, #14]
 8014fea:	2b03      	cmp	r3, #3
 8014fec:	d151      	bne.n	8015092 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	2207      	movs	r2, #7
 8014ff2:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	2205      	movs	r2, #5
 8014ff8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015008:	2200      	movs	r2, #0
 801500a:	4619      	mov	r1, r3
 801500c:	f001 f9b2 	bl	8016374 <osMessagePut>
      break;
 8015010:	e03f      	b.n	8015092 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	2207      	movs	r2, #7
 8015016:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2205      	movs	r2, #5
 801501c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 801502c:	2200      	movs	r2, #0
 801502e:	4619      	mov	r1, r3
 8015030:	f001 f9a0 	bl	8016374 <osMessagePut>
      break;
 8015034:	e02d      	b.n	8015092 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 801503c:	2b00      	cmp	r3, #0
 801503e:	d017      	beq.n	8015070 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801504c:	23ff      	movs	r3, #255	; 0xff
 801504e:	6878      	ldr	r0, [r7, #4]
 8015050:	f000 f956 	bl	8015300 <USBH_Get_StringDesc>
 8015054:	4603      	mov	r3, r0
 8015056:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8015058:	7bbb      	ldrb	r3, [r7, #14]
 801505a:	2b00      	cmp	r3, #0
 801505c:	d102      	bne.n	8015064 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 801505e:	2300      	movs	r3, #0
 8015060:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8015062:	e018      	b.n	8015096 <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015064:	7bbb      	ldrb	r3, [r7, #14]
 8015066:	2b03      	cmp	r3, #3
 8015068:	d115      	bne.n	8015096 <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 801506a:	2300      	movs	r3, #0
 801506c:	73fb      	strb	r3, [r7, #15]
      break;
 801506e:	e012      	b.n	8015096 <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8015070:	2300      	movs	r3, #0
 8015072:	73fb      	strb	r3, [r7, #15]
      break;
 8015074:	e00f      	b.n	8015096 <USBH_HandleEnum+0x44a>

    default:
      break;
 8015076:	bf00      	nop
 8015078:	e00e      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 801507a:	bf00      	nop
 801507c:	e00c      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 801507e:	bf00      	nop
 8015080:	e00a      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 8015082:	bf00      	nop
 8015084:	e008      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 8015086:	bf00      	nop
 8015088:	e006      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 801508a:	bf00      	nop
 801508c:	e004      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 801508e:	bf00      	nop
 8015090:	e002      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 8015092:	bf00      	nop
 8015094:	e000      	b.n	8015098 <USBH_HandleEnum+0x44c>
      break;
 8015096:	bf00      	nop
  }
  return Status;
 8015098:	7bfb      	ldrb	r3, [r7, #15]
}
 801509a:	4618      	mov	r0, r3
 801509c:	3710      	adds	r7, #16
 801509e:	46bd      	mov	sp, r7
 80150a0:	bd80      	pop	{r7, pc}
 80150a2:	bf00      	nop

080150a4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80150a4:	b480      	push	{r7}
 80150a6:	b083      	sub	sp, #12
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	6078      	str	r0, [r7, #4]
 80150ac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	683a      	ldr	r2, [r7, #0]
 80150b2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80150b6:	bf00      	nop
 80150b8:	370c      	adds	r7, #12
 80150ba:	46bd      	mov	sp, r7
 80150bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150c0:	4770      	bx	lr

080150c2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80150c2:	b580      	push	{r7, lr}
 80150c4:	b082      	sub	sp, #8
 80150c6:	af00      	add	r7, sp, #0
 80150c8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80150d0:	1c5a      	adds	r2, r3, #1
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80150d8:	6878      	ldr	r0, [r7, #4]
 80150da:	f000 f804 	bl	80150e6 <USBH_HandleSof>
}
 80150de:	bf00      	nop
 80150e0:	3708      	adds	r7, #8
 80150e2:	46bd      	mov	sp, r7
 80150e4:	bd80      	pop	{r7, pc}

080150e6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80150e6:	b580      	push	{r7, lr}
 80150e8:	b082      	sub	sp, #8
 80150ea:	af00      	add	r7, sp, #0
 80150ec:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	781b      	ldrb	r3, [r3, #0]
 80150f2:	b2db      	uxtb	r3, r3
 80150f4:	2b0b      	cmp	r3, #11
 80150f6:	d10a      	bne.n	801510e <USBH_HandleSof+0x28>
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d005      	beq.n	801510e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8015108:	699b      	ldr	r3, [r3, #24]
 801510a:	6878      	ldr	r0, [r7, #4]
 801510c:	4798      	blx	r3
  }
}
 801510e:	bf00      	nop
 8015110:	3708      	adds	r7, #8
 8015112:	46bd      	mov	sp, r7
 8015114:	bd80      	pop	{r7, pc}

08015116 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8015116:	b580      	push	{r7, lr}
 8015118:	b082      	sub	sp, #8
 801511a:	af00      	add	r7, sp, #0
 801511c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	2201      	movs	r2, #1
 8015122:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	2201      	movs	r2, #1
 801512a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 801513a:	2200      	movs	r2, #0
 801513c:	4619      	mov	r1, r3
 801513e:	f001 f919 	bl	8016374 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8015142:	bf00      	nop
}
 8015144:	3708      	adds	r7, #8
 8015146:	46bd      	mov	sp, r7
 8015148:	bd80      	pop	{r7, pc}

0801514a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801514a:	b480      	push	{r7}
 801514c:	b083      	sub	sp, #12
 801514e:	af00      	add	r7, sp, #0
 8015150:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	2200      	movs	r2, #0
 8015156:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 801515a:	bf00      	nop
}
 801515c:	370c      	adds	r7, #12
 801515e:	46bd      	mov	sp, r7
 8015160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015164:	4770      	bx	lr

08015166 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8015166:	b580      	push	{r7, lr}
 8015168:	b082      	sub	sp, #8
 801516a:	af00      	add	r7, sp, #0
 801516c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	2201      	movs	r2, #1
 8015172:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2200      	movs	r2, #0
 801517a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	2200      	movs	r2, #0
 8015182:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	2201      	movs	r2, #1
 801518a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 801519a:	2200      	movs	r2, #0
 801519c:	4619      	mov	r1, r3
 801519e:	f001 f8e9 	bl	8016374 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80151a2:	2300      	movs	r3, #0
}
 80151a4:	4618      	mov	r0, r3
 80151a6:	3708      	adds	r7, #8
 80151a8:	46bd      	mov	sp, r7
 80151aa:	bd80      	pop	{r7, pc}

080151ac <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80151ac:	b580      	push	{r7, lr}
 80151ae:	b082      	sub	sp, #8
 80151b0:	af00      	add	r7, sp, #0
 80151b2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	2201      	movs	r2, #1
 80151b8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	2200      	movs	r2, #0
 80151c0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	2200      	movs	r2, #0
 80151c8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 80151cc:	6878      	ldr	r0, [r7, #4]
 80151ce:	f003 fe64 	bl	8018e9a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	791b      	ldrb	r3, [r3, #4]
 80151d6:	4619      	mov	r1, r3
 80151d8:	6878      	ldr	r0, [r7, #4]
 80151da:	f000 fecd 	bl	8015f78 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	795b      	ldrb	r3, [r3, #5]
 80151e2:	4619      	mov	r1, r3
 80151e4:	6878      	ldr	r0, [r7, #4]
 80151e6:	f000 fec7 	bl	8015f78 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	2201      	movs	r2, #1
 80151ee:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80151fe:	2200      	movs	r2, #0
 8015200:	4619      	mov	r1, r3
 8015202:	f001 f8b7 	bl	8016374 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8015206:	2300      	movs	r3, #0
}
 8015208:	4618      	mov	r0, r3
 801520a:	3708      	adds	r7, #8
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}

08015210 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8015210:	b580      	push	{r7, lr}
 8015212:	b086      	sub	sp, #24
 8015214:	af00      	add	r7, sp, #0
 8015216:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 801521e:	f107 030c 	add.w	r3, r7, #12
 8015222:	f04f 32ff 	mov.w	r2, #4294967295
 8015226:	4618      	mov	r0, r3
 8015228:	f001 f8e4 	bl	80163f4 <osMessageGet>
    if (event.status == osEventMessage)
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	2b10      	cmp	r3, #16
 8015230:	d1f2      	bne.n	8015218 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8015232:	6878      	ldr	r0, [r7, #4]
 8015234:	f7ff faa8 	bl	8014788 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8015238:	e7ee      	b.n	8015218 <USBH_Process_OS+0x8>

0801523a <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 801523a:	b580      	push	{r7, lr}
 801523c:	b082      	sub	sp, #8
 801523e:	af00      	add	r7, sp, #0
 8015240:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	2201      	movs	r2, #1
 8015246:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015256:	2200      	movs	r2, #0
 8015258:	4619      	mov	r1, r3
 801525a:	f001 f88b 	bl	8016374 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 801525e:	2300      	movs	r3, #0
}
 8015260:	4618      	mov	r0, r3
 8015262:	3708      	adds	r7, #8
 8015264:	46bd      	mov	sp, r7
 8015266:	bd80      	pop	{r7, pc}

08015268 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8015268:	b580      	push	{r7, lr}
 801526a:	b086      	sub	sp, #24
 801526c:	af02      	add	r7, sp, #8
 801526e:	6078      	str	r0, [r7, #4]
 8015270:	460b      	mov	r3, r1
 8015272:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 801527a:	78fb      	ldrb	r3, [r7, #3]
 801527c:	b29b      	uxth	r3, r3
 801527e:	9300      	str	r3, [sp, #0]
 8015280:	4613      	mov	r3, r2
 8015282:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015286:	2100      	movs	r1, #0
 8015288:	6878      	ldr	r0, [r7, #4]
 801528a:	f000 f864 	bl	8015356 <USBH_GetDescriptor>
 801528e:	4603      	mov	r3, r0
 8015290:	73fb      	strb	r3, [r7, #15]
 8015292:	7bfb      	ldrb	r3, [r7, #15]
 8015294:	2b00      	cmp	r3, #0
 8015296:	d10a      	bne.n	80152ae <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	f203 3026 	addw	r0, r3, #806	; 0x326
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80152a4:	78fa      	ldrb	r2, [r7, #3]
 80152a6:	b292      	uxth	r2, r2
 80152a8:	4619      	mov	r1, r3
 80152aa:	f000 f918 	bl	80154de <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80152ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80152b0:	4618      	mov	r0, r3
 80152b2:	3710      	adds	r7, #16
 80152b4:	46bd      	mov	sp, r7
 80152b6:	bd80      	pop	{r7, pc}

080152b8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80152b8:	b580      	push	{r7, lr}
 80152ba:	b086      	sub	sp, #24
 80152bc:	af02      	add	r7, sp, #8
 80152be:	6078      	str	r0, [r7, #4]
 80152c0:	460b      	mov	r3, r1
 80152c2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	331c      	adds	r3, #28
 80152c8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80152ca:	887b      	ldrh	r3, [r7, #2]
 80152cc:	9300      	str	r3, [sp, #0]
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80152d4:	2100      	movs	r1, #0
 80152d6:	6878      	ldr	r0, [r7, #4]
 80152d8:	f000 f83d 	bl	8015356 <USBH_GetDescriptor>
 80152dc:	4603      	mov	r3, r0
 80152de:	72fb      	strb	r3, [r7, #11]
 80152e0:	7afb      	ldrb	r3, [r7, #11]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d107      	bne.n	80152f6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80152ec:	887a      	ldrh	r2, [r7, #2]
 80152ee:	68f9      	ldr	r1, [r7, #12]
 80152f0:	4618      	mov	r0, r3
 80152f2:	f000 f964 	bl	80155be <USBH_ParseCfgDesc>
  }

  return status;
 80152f6:	7afb      	ldrb	r3, [r7, #11]
}
 80152f8:	4618      	mov	r0, r3
 80152fa:	3710      	adds	r7, #16
 80152fc:	46bd      	mov	sp, r7
 80152fe:	bd80      	pop	{r7, pc}

08015300 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8015300:	b580      	push	{r7, lr}
 8015302:	b088      	sub	sp, #32
 8015304:	af02      	add	r7, sp, #8
 8015306:	60f8      	str	r0, [r7, #12]
 8015308:	607a      	str	r2, [r7, #4]
 801530a:	461a      	mov	r2, r3
 801530c:	460b      	mov	r3, r1
 801530e:	72fb      	strb	r3, [r7, #11]
 8015310:	4613      	mov	r3, r2
 8015312:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8015314:	7afb      	ldrb	r3, [r7, #11]
 8015316:	b29b      	uxth	r3, r3
 8015318:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 801531c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 801531e:	68fb      	ldr	r3, [r7, #12]
 8015320:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8015324:	893b      	ldrh	r3, [r7, #8]
 8015326:	9300      	str	r3, [sp, #0]
 8015328:	460b      	mov	r3, r1
 801532a:	2100      	movs	r1, #0
 801532c:	68f8      	ldr	r0, [r7, #12]
 801532e:	f000 f812 	bl	8015356 <USBH_GetDescriptor>
 8015332:	4603      	mov	r3, r0
 8015334:	75fb      	strb	r3, [r7, #23]
 8015336:	7dfb      	ldrb	r3, [r7, #23]
 8015338:	2b00      	cmp	r3, #0
 801533a:	d107      	bne.n	801534c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8015342:	893a      	ldrh	r2, [r7, #8]
 8015344:	6879      	ldr	r1, [r7, #4]
 8015346:	4618      	mov	r0, r3
 8015348:	f000 fa37 	bl	80157ba <USBH_ParseStringDesc>
  }

  return status;
 801534c:	7dfb      	ldrb	r3, [r7, #23]
}
 801534e:	4618      	mov	r0, r3
 8015350:	3718      	adds	r7, #24
 8015352:	46bd      	mov	sp, r7
 8015354:	bd80      	pop	{r7, pc}

08015356 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8015356:	b580      	push	{r7, lr}
 8015358:	b084      	sub	sp, #16
 801535a:	af00      	add	r7, sp, #0
 801535c:	60f8      	str	r0, [r7, #12]
 801535e:	607b      	str	r3, [r7, #4]
 8015360:	460b      	mov	r3, r1
 8015362:	72fb      	strb	r3, [r7, #11]
 8015364:	4613      	mov	r3, r2
 8015366:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8015368:	68fb      	ldr	r3, [r7, #12]
 801536a:	789b      	ldrb	r3, [r3, #2]
 801536c:	2b01      	cmp	r3, #1
 801536e:	d11c      	bne.n	80153aa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8015370:	7afb      	ldrb	r3, [r7, #11]
 8015372:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8015376:	b2da      	uxtb	r2, r3
 8015378:	68fb      	ldr	r3, [r7, #12]
 801537a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	2206      	movs	r2, #6
 8015380:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8015382:	68fb      	ldr	r3, [r7, #12]
 8015384:	893a      	ldrh	r2, [r7, #8]
 8015386:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8015388:	893b      	ldrh	r3, [r7, #8]
 801538a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801538e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015392:	d104      	bne.n	801539e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	f240 4209 	movw	r2, #1033	; 0x409
 801539a:	829a      	strh	r2, [r3, #20]
 801539c:	e002      	b.n	80153a4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 801539e:	68fb      	ldr	r3, [r7, #12]
 80153a0:	2200      	movs	r2, #0
 80153a2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	8b3a      	ldrh	r2, [r7, #24]
 80153a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80153aa:	8b3b      	ldrh	r3, [r7, #24]
 80153ac:	461a      	mov	r2, r3
 80153ae:	6879      	ldr	r1, [r7, #4]
 80153b0:	68f8      	ldr	r0, [r7, #12]
 80153b2:	f000 fa50 	bl	8015856 <USBH_CtlReq>
 80153b6:	4603      	mov	r3, r0
}
 80153b8:	4618      	mov	r0, r3
 80153ba:	3710      	adds	r7, #16
 80153bc:	46bd      	mov	sp, r7
 80153be:	bd80      	pop	{r7, pc}

080153c0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80153c0:	b580      	push	{r7, lr}
 80153c2:	b082      	sub	sp, #8
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
 80153c8:	460b      	mov	r3, r1
 80153ca:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	789b      	ldrb	r3, [r3, #2]
 80153d0:	2b01      	cmp	r3, #1
 80153d2:	d10f      	bne.n	80153f4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	2200      	movs	r2, #0
 80153d8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	2205      	movs	r2, #5
 80153de:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80153e0:	78fb      	ldrb	r3, [r7, #3]
 80153e2:	b29a      	uxth	r2, r3
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	2200      	movs	r2, #0
 80153ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	2200      	movs	r2, #0
 80153f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80153f4:	2200      	movs	r2, #0
 80153f6:	2100      	movs	r1, #0
 80153f8:	6878      	ldr	r0, [r7, #4]
 80153fa:	f000 fa2c 	bl	8015856 <USBH_CtlReq>
 80153fe:	4603      	mov	r3, r0
}
 8015400:	4618      	mov	r0, r3
 8015402:	3708      	adds	r7, #8
 8015404:	46bd      	mov	sp, r7
 8015406:	bd80      	pop	{r7, pc}

08015408 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8015408:	b580      	push	{r7, lr}
 801540a:	b082      	sub	sp, #8
 801540c:	af00      	add	r7, sp, #0
 801540e:	6078      	str	r0, [r7, #4]
 8015410:	460b      	mov	r3, r1
 8015412:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	789b      	ldrb	r3, [r3, #2]
 8015418:	2b01      	cmp	r3, #1
 801541a:	d10e      	bne.n	801543a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	2200      	movs	r2, #0
 8015420:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	2209      	movs	r2, #9
 8015426:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	887a      	ldrh	r2, [r7, #2]
 801542c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	2200      	movs	r2, #0
 8015432:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2200      	movs	r2, #0
 8015438:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 801543a:	2200      	movs	r2, #0
 801543c:	2100      	movs	r1, #0
 801543e:	6878      	ldr	r0, [r7, #4]
 8015440:	f000 fa09 	bl	8015856 <USBH_CtlReq>
 8015444:	4603      	mov	r3, r0
}
 8015446:	4618      	mov	r0, r3
 8015448:	3708      	adds	r7, #8
 801544a:	46bd      	mov	sp, r7
 801544c:	bd80      	pop	{r7, pc}

0801544e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801544e:	b580      	push	{r7, lr}
 8015450:	b082      	sub	sp, #8
 8015452:	af00      	add	r7, sp, #0
 8015454:	6078      	str	r0, [r7, #4]
 8015456:	460b      	mov	r3, r1
 8015458:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	789b      	ldrb	r3, [r3, #2]
 801545e:	2b01      	cmp	r3, #1
 8015460:	d10f      	bne.n	8015482 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	2200      	movs	r2, #0
 8015466:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	2203      	movs	r2, #3
 801546c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801546e:	78fb      	ldrb	r3, [r7, #3]
 8015470:	b29a      	uxth	r2, r3
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	2200      	movs	r2, #0
 801547a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	2200      	movs	r2, #0
 8015480:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8015482:	2200      	movs	r2, #0
 8015484:	2100      	movs	r1, #0
 8015486:	6878      	ldr	r0, [r7, #4]
 8015488:	f000 f9e5 	bl	8015856 <USBH_CtlReq>
 801548c:	4603      	mov	r3, r0
}
 801548e:	4618      	mov	r0, r3
 8015490:	3708      	adds	r7, #8
 8015492:	46bd      	mov	sp, r7
 8015494:	bd80      	pop	{r7, pc}

08015496 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8015496:	b580      	push	{r7, lr}
 8015498:	b082      	sub	sp, #8
 801549a:	af00      	add	r7, sp, #0
 801549c:	6078      	str	r0, [r7, #4]
 801549e:	460b      	mov	r3, r1
 80154a0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	789b      	ldrb	r3, [r3, #2]
 80154a6:	2b01      	cmp	r3, #1
 80154a8:	d10f      	bne.n	80154ca <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	2202      	movs	r2, #2
 80154ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	2201      	movs	r2, #1
 80154b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	2200      	movs	r2, #0
 80154ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80154bc:	78fb      	ldrb	r3, [r7, #3]
 80154be:	b29a      	uxth	r2, r3
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	2200      	movs	r2, #0
 80154c8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80154ca:	2200      	movs	r2, #0
 80154cc:	2100      	movs	r1, #0
 80154ce:	6878      	ldr	r0, [r7, #4]
 80154d0:	f000 f9c1 	bl	8015856 <USBH_CtlReq>
 80154d4:	4603      	mov	r3, r0
}
 80154d6:	4618      	mov	r0, r3
 80154d8:	3708      	adds	r7, #8
 80154da:	46bd      	mov	sp, r7
 80154dc:	bd80      	pop	{r7, pc}

080154de <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80154de:	b480      	push	{r7}
 80154e0:	b085      	sub	sp, #20
 80154e2:	af00      	add	r7, sp, #0
 80154e4:	60f8      	str	r0, [r7, #12]
 80154e6:	60b9      	str	r1, [r7, #8]
 80154e8:	4613      	mov	r3, r2
 80154ea:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80154ec:	68bb      	ldr	r3, [r7, #8]
 80154ee:	781a      	ldrb	r2, [r3, #0]
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80154f4:	68bb      	ldr	r3, [r7, #8]
 80154f6:	785a      	ldrb	r2, [r3, #1]
 80154f8:	68fb      	ldr	r3, [r7, #12]
 80154fa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80154fc:	68bb      	ldr	r3, [r7, #8]
 80154fe:	3302      	adds	r3, #2
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	b29a      	uxth	r2, r3
 8015504:	68bb      	ldr	r3, [r7, #8]
 8015506:	3303      	adds	r3, #3
 8015508:	781b      	ldrb	r3, [r3, #0]
 801550a:	b29b      	uxth	r3, r3
 801550c:	021b      	lsls	r3, r3, #8
 801550e:	b29b      	uxth	r3, r3
 8015510:	4313      	orrs	r3, r2
 8015512:	b29a      	uxth	r2, r3
 8015514:	68fb      	ldr	r3, [r7, #12]
 8015516:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8015518:	68bb      	ldr	r3, [r7, #8]
 801551a:	791a      	ldrb	r2, [r3, #4]
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8015520:	68bb      	ldr	r3, [r7, #8]
 8015522:	795a      	ldrb	r2, [r3, #5]
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8015528:	68bb      	ldr	r3, [r7, #8]
 801552a:	799a      	ldrb	r2, [r3, #6]
 801552c:	68fb      	ldr	r3, [r7, #12]
 801552e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8015530:	68bb      	ldr	r3, [r7, #8]
 8015532:	79da      	ldrb	r2, [r3, #7]
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8015538:	88fb      	ldrh	r3, [r7, #6]
 801553a:	2b08      	cmp	r3, #8
 801553c:	d939      	bls.n	80155b2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 801553e:	68bb      	ldr	r3, [r7, #8]
 8015540:	3308      	adds	r3, #8
 8015542:	781b      	ldrb	r3, [r3, #0]
 8015544:	b29a      	uxth	r2, r3
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	3309      	adds	r3, #9
 801554a:	781b      	ldrb	r3, [r3, #0]
 801554c:	b29b      	uxth	r3, r3
 801554e:	021b      	lsls	r3, r3, #8
 8015550:	b29b      	uxth	r3, r3
 8015552:	4313      	orrs	r3, r2
 8015554:	b29a      	uxth	r2, r3
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	330a      	adds	r3, #10
 801555e:	781b      	ldrb	r3, [r3, #0]
 8015560:	b29a      	uxth	r2, r3
 8015562:	68bb      	ldr	r3, [r7, #8]
 8015564:	330b      	adds	r3, #11
 8015566:	781b      	ldrb	r3, [r3, #0]
 8015568:	b29b      	uxth	r3, r3
 801556a:	021b      	lsls	r3, r3, #8
 801556c:	b29b      	uxth	r3, r3
 801556e:	4313      	orrs	r3, r2
 8015570:	b29a      	uxth	r2, r3
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8015576:	68bb      	ldr	r3, [r7, #8]
 8015578:	330c      	adds	r3, #12
 801557a:	781b      	ldrb	r3, [r3, #0]
 801557c:	b29a      	uxth	r2, r3
 801557e:	68bb      	ldr	r3, [r7, #8]
 8015580:	330d      	adds	r3, #13
 8015582:	781b      	ldrb	r3, [r3, #0]
 8015584:	b29b      	uxth	r3, r3
 8015586:	021b      	lsls	r3, r3, #8
 8015588:	b29b      	uxth	r3, r3
 801558a:	4313      	orrs	r3, r2
 801558c:	b29a      	uxth	r2, r3
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8015592:	68bb      	ldr	r3, [r7, #8]
 8015594:	7b9a      	ldrb	r2, [r3, #14]
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 801559a:	68bb      	ldr	r3, [r7, #8]
 801559c:	7bda      	ldrb	r2, [r3, #15]
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	7c1a      	ldrb	r2, [r3, #16]
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80155aa:	68bb      	ldr	r3, [r7, #8]
 80155ac:	7c5a      	ldrb	r2, [r3, #17]
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	745a      	strb	r2, [r3, #17]
  }
}
 80155b2:	bf00      	nop
 80155b4:	3714      	adds	r7, #20
 80155b6:	46bd      	mov	sp, r7
 80155b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155bc:	4770      	bx	lr

080155be <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80155be:	b580      	push	{r7, lr}
 80155c0:	b08a      	sub	sp, #40	; 0x28
 80155c2:	af00      	add	r7, sp, #0
 80155c4:	60f8      	str	r0, [r7, #12]
 80155c6:	60b9      	str	r1, [r7, #8]
 80155c8:	4613      	mov	r3, r2
 80155ca:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80155cc:	68bb      	ldr	r3, [r7, #8]
 80155ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80155d0:	2300      	movs	r3, #0
 80155d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80155d6:	2300      	movs	r3, #0
 80155d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80155dc:	68bb      	ldr	r3, [r7, #8]
 80155de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80155e0:	68bb      	ldr	r3, [r7, #8]
 80155e2:	781a      	ldrb	r2, [r3, #0]
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80155e8:	68bb      	ldr	r3, [r7, #8]
 80155ea:	785a      	ldrb	r2, [r3, #1]
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 80155f0:	68bb      	ldr	r3, [r7, #8]
 80155f2:	3302      	adds	r3, #2
 80155f4:	781b      	ldrb	r3, [r3, #0]
 80155f6:	b29a      	uxth	r2, r3
 80155f8:	68bb      	ldr	r3, [r7, #8]
 80155fa:	3303      	adds	r3, #3
 80155fc:	781b      	ldrb	r3, [r3, #0]
 80155fe:	b29b      	uxth	r3, r3
 8015600:	021b      	lsls	r3, r3, #8
 8015602:	b29b      	uxth	r3, r3
 8015604:	4313      	orrs	r3, r2
 8015606:	b29a      	uxth	r2, r3
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 801560c:	68bb      	ldr	r3, [r7, #8]
 801560e:	791a      	ldrb	r2, [r3, #4]
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8015614:	68bb      	ldr	r3, [r7, #8]
 8015616:	795a      	ldrb	r2, [r3, #5]
 8015618:	68fb      	ldr	r3, [r7, #12]
 801561a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 801561c:	68bb      	ldr	r3, [r7, #8]
 801561e:	799a      	ldrb	r2, [r3, #6]
 8015620:	68fb      	ldr	r3, [r7, #12]
 8015622:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8015624:	68bb      	ldr	r3, [r7, #8]
 8015626:	79da      	ldrb	r2, [r3, #7]
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 801562c:	68bb      	ldr	r3, [r7, #8]
 801562e:	7a1a      	ldrb	r2, [r3, #8]
 8015630:	68fb      	ldr	r3, [r7, #12]
 8015632:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8015634:	88fb      	ldrh	r3, [r7, #6]
 8015636:	2b09      	cmp	r3, #9
 8015638:	d95f      	bls.n	80156fa <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 801563a:	2309      	movs	r3, #9
 801563c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 801563e:	2300      	movs	r3, #0
 8015640:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8015642:	e051      	b.n	80156e8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8015644:	f107 0316 	add.w	r3, r7, #22
 8015648:	4619      	mov	r1, r3
 801564a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801564c:	f000 f8e8 	bl	8015820 <USBH_GetNextDesc>
 8015650:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8015652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015654:	785b      	ldrb	r3, [r3, #1]
 8015656:	2b04      	cmp	r3, #4
 8015658:	d146      	bne.n	80156e8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 801565a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801565e:	221a      	movs	r2, #26
 8015660:	fb02 f303 	mul.w	r3, r2, r3
 8015664:	3308      	adds	r3, #8
 8015666:	68fa      	ldr	r2, [r7, #12]
 8015668:	4413      	add	r3, r2
 801566a:	3302      	adds	r3, #2
 801566c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 801566e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015670:	69f8      	ldr	r0, [r7, #28]
 8015672:	f000 f846 	bl	8015702 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8015676:	2300      	movs	r3, #0
 8015678:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 801567c:	2300      	movs	r3, #0
 801567e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8015680:	e022      	b.n	80156c8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8015682:	f107 0316 	add.w	r3, r7, #22
 8015686:	4619      	mov	r1, r3
 8015688:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801568a:	f000 f8c9 	bl	8015820 <USBH_GetNextDesc>
 801568e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8015690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015692:	785b      	ldrb	r3, [r3, #1]
 8015694:	2b05      	cmp	r3, #5
 8015696:	d117      	bne.n	80156c8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8015698:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801569c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80156a0:	3201      	adds	r2, #1
 80156a2:	00d2      	lsls	r2, r2, #3
 80156a4:	211a      	movs	r1, #26
 80156a6:	fb01 f303 	mul.w	r3, r1, r3
 80156aa:	4413      	add	r3, r2
 80156ac:	3308      	adds	r3, #8
 80156ae:	68fa      	ldr	r2, [r7, #12]
 80156b0:	4413      	add	r3, r2
 80156b2:	3304      	adds	r3, #4
 80156b4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80156b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80156b8:	69b8      	ldr	r0, [r7, #24]
 80156ba:	f000 f851 	bl	8015760 <USBH_ParseEPDesc>
            ep_ix++;
 80156be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80156c2:	3301      	adds	r3, #1
 80156c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80156c8:	69fb      	ldr	r3, [r7, #28]
 80156ca:	791b      	ldrb	r3, [r3, #4]
 80156cc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80156d0:	429a      	cmp	r2, r3
 80156d2:	d204      	bcs.n	80156de <USBH_ParseCfgDesc+0x120>
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	885a      	ldrh	r2, [r3, #2]
 80156d8:	8afb      	ldrh	r3, [r7, #22]
 80156da:	429a      	cmp	r2, r3
 80156dc:	d8d1      	bhi.n	8015682 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80156de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80156e2:	3301      	adds	r3, #1
 80156e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80156e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80156ec:	2b01      	cmp	r3, #1
 80156ee:	d804      	bhi.n	80156fa <USBH_ParseCfgDesc+0x13c>
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	885a      	ldrh	r2, [r3, #2]
 80156f4:	8afb      	ldrh	r3, [r7, #22]
 80156f6:	429a      	cmp	r2, r3
 80156f8:	d8a4      	bhi.n	8015644 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80156fa:	bf00      	nop
 80156fc:	3728      	adds	r7, #40	; 0x28
 80156fe:	46bd      	mov	sp, r7
 8015700:	bd80      	pop	{r7, pc}

08015702 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8015702:	b480      	push	{r7}
 8015704:	b083      	sub	sp, #12
 8015706:	af00      	add	r7, sp, #0
 8015708:	6078      	str	r0, [r7, #4]
 801570a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 801570c:	683b      	ldr	r3, [r7, #0]
 801570e:	781a      	ldrb	r2, [r3, #0]
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8015714:	683b      	ldr	r3, [r7, #0]
 8015716:	785a      	ldrb	r2, [r3, #1]
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 801571c:	683b      	ldr	r3, [r7, #0]
 801571e:	789a      	ldrb	r2, [r3, #2]
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8015724:	683b      	ldr	r3, [r7, #0]
 8015726:	78da      	ldrb	r2, [r3, #3]
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	791a      	ldrb	r2, [r3, #4]
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	795a      	ldrb	r2, [r3, #5]
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	799a      	ldrb	r2, [r3, #6]
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8015744:	683b      	ldr	r3, [r7, #0]
 8015746:	79da      	ldrb	r2, [r3, #7]
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 801574c:	683b      	ldr	r3, [r7, #0]
 801574e:	7a1a      	ldrb	r2, [r3, #8]
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	721a      	strb	r2, [r3, #8]
}
 8015754:	bf00      	nop
 8015756:	370c      	adds	r7, #12
 8015758:	46bd      	mov	sp, r7
 801575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801575e:	4770      	bx	lr

08015760 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8015760:	b480      	push	{r7}
 8015762:	b083      	sub	sp, #12
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
 8015768:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	781a      	ldrb	r2, [r3, #0]
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8015772:	683b      	ldr	r3, [r7, #0]
 8015774:	785a      	ldrb	r2, [r3, #1]
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 801577a:	683b      	ldr	r3, [r7, #0]
 801577c:	789a      	ldrb	r2, [r3, #2]
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8015782:	683b      	ldr	r3, [r7, #0]
 8015784:	78da      	ldrb	r2, [r3, #3]
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 801578a:	683b      	ldr	r3, [r7, #0]
 801578c:	3304      	adds	r3, #4
 801578e:	781b      	ldrb	r3, [r3, #0]
 8015790:	b29a      	uxth	r2, r3
 8015792:	683b      	ldr	r3, [r7, #0]
 8015794:	3305      	adds	r3, #5
 8015796:	781b      	ldrb	r3, [r3, #0]
 8015798:	b29b      	uxth	r3, r3
 801579a:	021b      	lsls	r3, r3, #8
 801579c:	b29b      	uxth	r3, r3
 801579e:	4313      	orrs	r3, r2
 80157a0:	b29a      	uxth	r2, r3
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80157a6:	683b      	ldr	r3, [r7, #0]
 80157a8:	799a      	ldrb	r2, [r3, #6]
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	719a      	strb	r2, [r3, #6]
}
 80157ae:	bf00      	nop
 80157b0:	370c      	adds	r7, #12
 80157b2:	46bd      	mov	sp, r7
 80157b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157b8:	4770      	bx	lr

080157ba <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80157ba:	b480      	push	{r7}
 80157bc:	b087      	sub	sp, #28
 80157be:	af00      	add	r7, sp, #0
 80157c0:	60f8      	str	r0, [r7, #12]
 80157c2:	60b9      	str	r1, [r7, #8]
 80157c4:	4613      	mov	r3, r2
 80157c6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	3301      	adds	r3, #1
 80157cc:	781b      	ldrb	r3, [r3, #0]
 80157ce:	2b03      	cmp	r3, #3
 80157d0:	d120      	bne.n	8015814 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	781b      	ldrb	r3, [r3, #0]
 80157d6:	1e9a      	subs	r2, r3, #2
 80157d8:	88fb      	ldrh	r3, [r7, #6]
 80157da:	4293      	cmp	r3, r2
 80157dc:	bf28      	it	cs
 80157de:	4613      	movcs	r3, r2
 80157e0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80157e2:	68fb      	ldr	r3, [r7, #12]
 80157e4:	3302      	adds	r3, #2
 80157e6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80157e8:	2300      	movs	r3, #0
 80157ea:	82fb      	strh	r3, [r7, #22]
 80157ec:	e00b      	b.n	8015806 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80157ee:	8afb      	ldrh	r3, [r7, #22]
 80157f0:	68fa      	ldr	r2, [r7, #12]
 80157f2:	4413      	add	r3, r2
 80157f4:	781a      	ldrb	r2, [r3, #0]
 80157f6:	68bb      	ldr	r3, [r7, #8]
 80157f8:	701a      	strb	r2, [r3, #0]
      pdest++;
 80157fa:	68bb      	ldr	r3, [r7, #8]
 80157fc:	3301      	adds	r3, #1
 80157fe:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8015800:	8afb      	ldrh	r3, [r7, #22]
 8015802:	3302      	adds	r3, #2
 8015804:	82fb      	strh	r3, [r7, #22]
 8015806:	8afa      	ldrh	r2, [r7, #22]
 8015808:	8abb      	ldrh	r3, [r7, #20]
 801580a:	429a      	cmp	r2, r3
 801580c:	d3ef      	bcc.n	80157ee <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 801580e:	68bb      	ldr	r3, [r7, #8]
 8015810:	2200      	movs	r2, #0
 8015812:	701a      	strb	r2, [r3, #0]
  }
}
 8015814:	bf00      	nop
 8015816:	371c      	adds	r7, #28
 8015818:	46bd      	mov	sp, r7
 801581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801581e:	4770      	bx	lr

08015820 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8015820:	b480      	push	{r7}
 8015822:	b085      	sub	sp, #20
 8015824:	af00      	add	r7, sp, #0
 8015826:	6078      	str	r0, [r7, #4]
 8015828:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801582a:	683b      	ldr	r3, [r7, #0]
 801582c:	881a      	ldrh	r2, [r3, #0]
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	781b      	ldrb	r3, [r3, #0]
 8015832:	b29b      	uxth	r3, r3
 8015834:	4413      	add	r3, r2
 8015836:	b29a      	uxth	r2, r3
 8015838:	683b      	ldr	r3, [r7, #0]
 801583a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	781b      	ldrb	r3, [r3, #0]
 8015840:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	4413      	add	r3, r2
 8015846:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8015848:	68fb      	ldr	r3, [r7, #12]
}
 801584a:	4618      	mov	r0, r3
 801584c:	3714      	adds	r7, #20
 801584e:	46bd      	mov	sp, r7
 8015850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015854:	4770      	bx	lr

08015856 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8015856:	b580      	push	{r7, lr}
 8015858:	b086      	sub	sp, #24
 801585a:	af00      	add	r7, sp, #0
 801585c:	60f8      	str	r0, [r7, #12]
 801585e:	60b9      	str	r1, [r7, #8]
 8015860:	4613      	mov	r3, r2
 8015862:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8015864:	2301      	movs	r3, #1
 8015866:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	789b      	ldrb	r3, [r3, #2]
 801586c:	2b01      	cmp	r3, #1
 801586e:	d002      	beq.n	8015876 <USBH_CtlReq+0x20>
 8015870:	2b02      	cmp	r3, #2
 8015872:	d01d      	beq.n	80158b0 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8015874:	e043      	b.n	80158fe <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	68ba      	ldr	r2, [r7, #8]
 801587a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	88fa      	ldrh	r2, [r7, #6]
 8015880:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	2201      	movs	r2, #1
 8015886:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8015888:	68fb      	ldr	r3, [r7, #12]
 801588a:	2202      	movs	r2, #2
 801588c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 801588e:	2301      	movs	r3, #1
 8015890:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015892:	68fb      	ldr	r3, [r7, #12]
 8015894:	2203      	movs	r2, #3
 8015896:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80158a6:	2200      	movs	r2, #0
 80158a8:	4619      	mov	r1, r3
 80158aa:	f000 fd63 	bl	8016374 <osMessagePut>
      break;
 80158ae:	e026      	b.n	80158fe <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 80158b0:	68f8      	ldr	r0, [r7, #12]
 80158b2:	f000 f829 	bl	8015908 <USBH_HandleControl>
 80158b6:	4603      	mov	r3, r0
 80158b8:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80158ba:	7dfb      	ldrb	r3, [r7, #23]
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d002      	beq.n	80158c6 <USBH_CtlReq+0x70>
 80158c0:	7dfb      	ldrb	r3, [r7, #23]
 80158c2:	2b03      	cmp	r3, #3
 80158c4:	d106      	bne.n	80158d4 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	2201      	movs	r2, #1
 80158ca:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	2200      	movs	r2, #0
 80158d0:	761a      	strb	r2, [r3, #24]
 80158d2:	e005      	b.n	80158e0 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 80158d4:	7dfb      	ldrb	r3, [r7, #23]
 80158d6:	2b02      	cmp	r3, #2
 80158d8:	d102      	bne.n	80158e0 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	2201      	movs	r2, #1
 80158de:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	2203      	movs	r2, #3
 80158e4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80158f4:	2200      	movs	r2, #0
 80158f6:	4619      	mov	r1, r3
 80158f8:	f000 fd3c 	bl	8016374 <osMessagePut>
      break;
 80158fc:	bf00      	nop
  }
  return status;
 80158fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8015900:	4618      	mov	r0, r3
 8015902:	3718      	adds	r7, #24
 8015904:	46bd      	mov	sp, r7
 8015906:	bd80      	pop	{r7, pc}

08015908 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b086      	sub	sp, #24
 801590c:	af02      	add	r7, sp, #8
 801590e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8015910:	2301      	movs	r3, #1
 8015912:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8015914:	2300      	movs	r3, #0
 8015916:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	7e1b      	ldrb	r3, [r3, #24]
 801591c:	3b01      	subs	r3, #1
 801591e:	2b0a      	cmp	r3, #10
 8015920:	f200 8229 	bhi.w	8015d76 <USBH_HandleControl+0x46e>
 8015924:	a201      	add	r2, pc, #4	; (adr r2, 801592c <USBH_HandleControl+0x24>)
 8015926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801592a:	bf00      	nop
 801592c:	08015959 	.word	0x08015959
 8015930:	08015973 	.word	0x08015973
 8015934:	08015a15 	.word	0x08015a15
 8015938:	08015a3b 	.word	0x08015a3b
 801593c:	08015ac7 	.word	0x08015ac7
 8015940:	08015af1 	.word	0x08015af1
 8015944:	08015bb3 	.word	0x08015bb3
 8015948:	08015bd5 	.word	0x08015bd5
 801594c:	08015c67 	.word	0x08015c67
 8015950:	08015c8d 	.word	0x08015c8d
 8015954:	08015d1f 	.word	0x08015d1f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	f103 0110 	add.w	r1, r3, #16
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	795b      	ldrb	r3, [r3, #5]
 8015962:	461a      	mov	r2, r3
 8015964:	6878      	ldr	r0, [r7, #4]
 8015966:	f000 fa17 	bl	8015d98 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 801596a:	687b      	ldr	r3, [r7, #4]
 801596c:	2202      	movs	r2, #2
 801596e:	761a      	strb	r2, [r3, #24]
      break;
 8015970:	e20c      	b.n	8015d8c <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	795b      	ldrb	r3, [r3, #5]
 8015976:	4619      	mov	r1, r3
 8015978:	6878      	ldr	r0, [r7, #4]
 801597a:	f003 fb7d 	bl	8019078 <USBH_LL_GetURBState>
 801597e:	4603      	mov	r3, r0
 8015980:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8015982:	7bbb      	ldrb	r3, [r7, #14]
 8015984:	2b01      	cmp	r3, #1
 8015986:	d12c      	bne.n	80159e2 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	7c1b      	ldrb	r3, [r3, #16]
 801598c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015990:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	8adb      	ldrh	r3, [r3, #22]
 8015996:	2b00      	cmp	r3, #0
 8015998:	d00a      	beq.n	80159b0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 801599a:	7b7b      	ldrb	r3, [r7, #13]
 801599c:	2b80      	cmp	r3, #128	; 0x80
 801599e:	d103      	bne.n	80159a8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	2203      	movs	r2, #3
 80159a4:	761a      	strb	r2, [r3, #24]
 80159a6:	e00d      	b.n	80159c4 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	2205      	movs	r2, #5
 80159ac:	761a      	strb	r2, [r3, #24]
 80159ae:	e009      	b.n	80159c4 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80159b0:	7b7b      	ldrb	r3, [r7, #13]
 80159b2:	2b80      	cmp	r3, #128	; 0x80
 80159b4:	d103      	bne.n	80159be <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	2209      	movs	r2, #9
 80159ba:	761a      	strb	r2, [r3, #24]
 80159bc:	e002      	b.n	80159c4 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	2207      	movs	r2, #7
 80159c2:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	2203      	movs	r2, #3
 80159c8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80159d8:	2200      	movs	r2, #0
 80159da:	4619      	mov	r1, r3
 80159dc:	f000 fcca 	bl	8016374 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80159e0:	e1cb      	b.n	8015d7a <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80159e2:	7bbb      	ldrb	r3, [r7, #14]
 80159e4:	2b04      	cmp	r3, #4
 80159e6:	d003      	beq.n	80159f0 <USBH_HandleControl+0xe8>
 80159e8:	7bbb      	ldrb	r3, [r7, #14]
 80159ea:	2b02      	cmp	r3, #2
 80159ec:	f040 81c5 	bne.w	8015d7a <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	220b      	movs	r2, #11
 80159f4:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	2203      	movs	r2, #3
 80159fa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015a0a:	2200      	movs	r2, #0
 8015a0c:	4619      	mov	r1, r3
 8015a0e:	f000 fcb1 	bl	8016374 <osMessagePut>
      break;
 8015a12:	e1b2      	b.n	8015d7a <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015a1a:	b29a      	uxth	r2, r3
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	6899      	ldr	r1, [r3, #8]
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	899a      	ldrh	r2, [r3, #12]
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	791b      	ldrb	r3, [r3, #4]
 8015a2c:	6878      	ldr	r0, [r7, #4]
 8015a2e:	f000 f9f2 	bl	8015e16 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	2204      	movs	r2, #4
 8015a36:	761a      	strb	r2, [r3, #24]
      break;
 8015a38:	e1a8      	b.n	8015d8c <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	791b      	ldrb	r3, [r3, #4]
 8015a3e:	4619      	mov	r1, r3
 8015a40:	6878      	ldr	r0, [r7, #4]
 8015a42:	f003 fb19 	bl	8019078 <USBH_LL_GetURBState>
 8015a46:	4603      	mov	r3, r0
 8015a48:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8015a4a:	7bbb      	ldrb	r3, [r7, #14]
 8015a4c:	2b01      	cmp	r3, #1
 8015a4e:	d110      	bne.n	8015a72 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	2209      	movs	r2, #9
 8015a54:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	2203      	movs	r2, #3
 8015a5a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	4619      	mov	r1, r3
 8015a6e:	f000 fc81 	bl	8016374 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8015a72:	7bbb      	ldrb	r3, [r7, #14]
 8015a74:	2b05      	cmp	r3, #5
 8015a76:	d110      	bne.n	8015a9a <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8015a78:	2303      	movs	r3, #3
 8015a7a:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	2203      	movs	r2, #3
 8015a80:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015a90:	2200      	movs	r2, #0
 8015a92:	4619      	mov	r1, r3
 8015a94:	f000 fc6e 	bl	8016374 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8015a98:	e171      	b.n	8015d7e <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 8015a9a:	7bbb      	ldrb	r3, [r7, #14]
 8015a9c:	2b04      	cmp	r3, #4
 8015a9e:	f040 816e 	bne.w	8015d7e <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	220b      	movs	r2, #11
 8015aa6:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	2203      	movs	r2, #3
 8015aac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015abc:	2200      	movs	r2, #0
 8015abe:	4619      	mov	r1, r3
 8015ac0:	f000 fc58 	bl	8016374 <osMessagePut>
      break;
 8015ac4:	e15b      	b.n	8015d7e <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	6899      	ldr	r1, [r3, #8]
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	899a      	ldrh	r2, [r3, #12]
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	795b      	ldrb	r3, [r3, #5]
 8015ad2:	2001      	movs	r0, #1
 8015ad4:	9000      	str	r0, [sp, #0]
 8015ad6:	6878      	ldr	r0, [r7, #4]
 8015ad8:	f000 f978 	bl	8015dcc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015ae2:	b29a      	uxth	r2, r3
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	2206      	movs	r2, #6
 8015aec:	761a      	strb	r2, [r3, #24]
      break;
 8015aee:	e14d      	b.n	8015d8c <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	795b      	ldrb	r3, [r3, #5]
 8015af4:	4619      	mov	r1, r3
 8015af6:	6878      	ldr	r0, [r7, #4]
 8015af8:	f003 fabe 	bl	8019078 <USBH_LL_GetURBState>
 8015afc:	4603      	mov	r3, r0
 8015afe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8015b00:	7bbb      	ldrb	r3, [r7, #14]
 8015b02:	2b01      	cmp	r3, #1
 8015b04:	d111      	bne.n	8015b2a <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	2207      	movs	r2, #7
 8015b0a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	2203      	movs	r2, #3
 8015b10:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015b20:	2200      	movs	r2, #0
 8015b22:	4619      	mov	r1, r3
 8015b24:	f000 fc26 	bl	8016374 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8015b28:	e12b      	b.n	8015d82 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 8015b2a:	7bbb      	ldrb	r3, [r7, #14]
 8015b2c:	2b05      	cmp	r3, #5
 8015b2e:	d113      	bne.n	8015b58 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	220c      	movs	r2, #12
 8015b34:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8015b36:	2303      	movs	r3, #3
 8015b38:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	2203      	movs	r2, #3
 8015b3e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015b48:	687b      	ldr	r3, [r7, #4]
 8015b4a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015b4e:	2200      	movs	r2, #0
 8015b50:	4619      	mov	r1, r3
 8015b52:	f000 fc0f 	bl	8016374 <osMessagePut>
      break;
 8015b56:	e114      	b.n	8015d82 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8015b58:	7bbb      	ldrb	r3, [r7, #14]
 8015b5a:	2b02      	cmp	r3, #2
 8015b5c:	d111      	bne.n	8015b82 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	2205      	movs	r2, #5
 8015b62:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	2203      	movs	r2, #3
 8015b68:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015b78:	2200      	movs	r2, #0
 8015b7a:	4619      	mov	r1, r3
 8015b7c:	f000 fbfa 	bl	8016374 <osMessagePut>
      break;
 8015b80:	e0ff      	b.n	8015d82 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 8015b82:	7bbb      	ldrb	r3, [r7, #14]
 8015b84:	2b04      	cmp	r3, #4
 8015b86:	f040 80fc 	bne.w	8015d82 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	220b      	movs	r2, #11
 8015b8e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8015b90:	2302      	movs	r3, #2
 8015b92:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	2203      	movs	r2, #3
 8015b98:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015ba8:	2200      	movs	r2, #0
 8015baa:	4619      	mov	r1, r3
 8015bac:	f000 fbe2 	bl	8016374 <osMessagePut>
      break;
 8015bb0:	e0e7      	b.n	8015d82 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	791b      	ldrb	r3, [r3, #4]
 8015bb6:	2200      	movs	r2, #0
 8015bb8:	2100      	movs	r1, #0
 8015bba:	6878      	ldr	r0, [r7, #4]
 8015bbc:	f000 f92b 	bl	8015e16 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015bc6:	b29a      	uxth	r2, r3
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	2208      	movs	r2, #8
 8015bd0:	761a      	strb	r2, [r3, #24]

      break;
 8015bd2:	e0db      	b.n	8015d8c <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	791b      	ldrb	r3, [r3, #4]
 8015bd8:	4619      	mov	r1, r3
 8015bda:	6878      	ldr	r0, [r7, #4]
 8015bdc:	f003 fa4c 	bl	8019078 <USBH_LL_GetURBState>
 8015be0:	4603      	mov	r3, r0
 8015be2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8015be4:	7bbb      	ldrb	r3, [r7, #14]
 8015be6:	2b01      	cmp	r3, #1
 8015be8:	d113      	bne.n	8015c12 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	220d      	movs	r2, #13
 8015bee:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8015bf0:	2300      	movs	r3, #0
 8015bf2:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	2203      	movs	r2, #3
 8015bf8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015c08:	2200      	movs	r2, #0
 8015c0a:	4619      	mov	r1, r3
 8015c0c:	f000 fbb2 	bl	8016374 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8015c10:	e0b9      	b.n	8015d86 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8015c12:	7bbb      	ldrb	r3, [r7, #14]
 8015c14:	2b04      	cmp	r3, #4
 8015c16:	d111      	bne.n	8015c3c <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	220b      	movs	r2, #11
 8015c1c:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	2203      	movs	r2, #3
 8015c22:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015c32:	2200      	movs	r2, #0
 8015c34:	4619      	mov	r1, r3
 8015c36:	f000 fb9d 	bl	8016374 <osMessagePut>
      break;
 8015c3a:	e0a4      	b.n	8015d86 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8015c3c:	7bbb      	ldrb	r3, [r7, #14]
 8015c3e:	2b05      	cmp	r3, #5
 8015c40:	f040 80a1 	bne.w	8015d86 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8015c44:	2303      	movs	r3, #3
 8015c46:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	2203      	movs	r2, #3
 8015c4c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	4619      	mov	r1, r3
 8015c60:	f000 fb88 	bl	8016374 <osMessagePut>
      break;
 8015c64:	e08f      	b.n	8015d86 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	795b      	ldrb	r3, [r3, #5]
 8015c6a:	2201      	movs	r2, #1
 8015c6c:	9200      	str	r2, [sp, #0]
 8015c6e:	2200      	movs	r2, #0
 8015c70:	2100      	movs	r1, #0
 8015c72:	6878      	ldr	r0, [r7, #4]
 8015c74:	f000 f8aa 	bl	8015dcc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015c7e:	b29a      	uxth	r2, r3
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	220a      	movs	r2, #10
 8015c88:	761a      	strb	r2, [r3, #24]
      break;
 8015c8a:	e07f      	b.n	8015d8c <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	795b      	ldrb	r3, [r3, #5]
 8015c90:	4619      	mov	r1, r3
 8015c92:	6878      	ldr	r0, [r7, #4]
 8015c94:	f003 f9f0 	bl	8019078 <USBH_LL_GetURBState>
 8015c98:	4603      	mov	r3, r0
 8015c9a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8015c9c:	7bbb      	ldrb	r3, [r7, #14]
 8015c9e:	2b01      	cmp	r3, #1
 8015ca0:	d113      	bne.n	8015cca <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	220d      	movs	r2, #13
 8015caa:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	2203      	movs	r2, #3
 8015cb0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015cc0:	2200      	movs	r2, #0
 8015cc2:	4619      	mov	r1, r3
 8015cc4:	f000 fb56 	bl	8016374 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8015cc8:	e05f      	b.n	8015d8a <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8015cca:	7bbb      	ldrb	r3, [r7, #14]
 8015ccc:	2b02      	cmp	r3, #2
 8015cce:	d111      	bne.n	8015cf4 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	2209      	movs	r2, #9
 8015cd4:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	2203      	movs	r2, #3
 8015cda:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015cea:	2200      	movs	r2, #0
 8015cec:	4619      	mov	r1, r3
 8015cee:	f000 fb41 	bl	8016374 <osMessagePut>
      break;
 8015cf2:	e04a      	b.n	8015d8a <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8015cf4:	7bbb      	ldrb	r3, [r7, #14]
 8015cf6:	2b04      	cmp	r3, #4
 8015cf8:	d147      	bne.n	8015d8a <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	220b      	movs	r2, #11
 8015cfe:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	2203      	movs	r2, #3
 8015d04:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8015d14:	2200      	movs	r2, #0
 8015d16:	4619      	mov	r1, r3
 8015d18:	f000 fb2c 	bl	8016374 <osMessagePut>
      break;
 8015d1c:	e035      	b.n	8015d8a <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	7e5b      	ldrb	r3, [r3, #25]
 8015d22:	3301      	adds	r3, #1
 8015d24:	b2da      	uxtb	r2, r3
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	765a      	strb	r2, [r3, #25]
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	7e5b      	ldrb	r3, [r3, #25]
 8015d2e:	2b02      	cmp	r3, #2
 8015d30:	d806      	bhi.n	8015d40 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	2201      	movs	r2, #1
 8015d36:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	2201      	movs	r2, #1
 8015d3c:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8015d3e:	e025      	b.n	8015d8c <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8015d46:	2106      	movs	r1, #6
 8015d48:	6878      	ldr	r0, [r7, #4]
 8015d4a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	2200      	movs	r2, #0
 8015d50:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	795b      	ldrb	r3, [r3, #5]
 8015d56:	4619      	mov	r1, r3
 8015d58:	6878      	ldr	r0, [r7, #4]
 8015d5a:	f000 f90d 	bl	8015f78 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	791b      	ldrb	r3, [r3, #4]
 8015d62:	4619      	mov	r1, r3
 8015d64:	6878      	ldr	r0, [r7, #4]
 8015d66:	f000 f907 	bl	8015f78 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	2200      	movs	r2, #0
 8015d6e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8015d70:	2302      	movs	r3, #2
 8015d72:	73fb      	strb	r3, [r7, #15]
      break;
 8015d74:	e00a      	b.n	8015d8c <USBH_HandleControl+0x484>

    default:
      break;
 8015d76:	bf00      	nop
 8015d78:	e008      	b.n	8015d8c <USBH_HandleControl+0x484>
      break;
 8015d7a:	bf00      	nop
 8015d7c:	e006      	b.n	8015d8c <USBH_HandleControl+0x484>
      break;
 8015d7e:	bf00      	nop
 8015d80:	e004      	b.n	8015d8c <USBH_HandleControl+0x484>
      break;
 8015d82:	bf00      	nop
 8015d84:	e002      	b.n	8015d8c <USBH_HandleControl+0x484>
      break;
 8015d86:	bf00      	nop
 8015d88:	e000      	b.n	8015d8c <USBH_HandleControl+0x484>
      break;
 8015d8a:	bf00      	nop
  }

  return status;
 8015d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d8e:	4618      	mov	r0, r3
 8015d90:	3710      	adds	r7, #16
 8015d92:	46bd      	mov	sp, r7
 8015d94:	bd80      	pop	{r7, pc}
 8015d96:	bf00      	nop

08015d98 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8015d98:	b580      	push	{r7, lr}
 8015d9a:	b088      	sub	sp, #32
 8015d9c:	af04      	add	r7, sp, #16
 8015d9e:	60f8      	str	r0, [r7, #12]
 8015da0:	60b9      	str	r1, [r7, #8]
 8015da2:	4613      	mov	r3, r2
 8015da4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8015da6:	79f9      	ldrb	r1, [r7, #7]
 8015da8:	2300      	movs	r3, #0
 8015daa:	9303      	str	r3, [sp, #12]
 8015dac:	2308      	movs	r3, #8
 8015dae:	9302      	str	r3, [sp, #8]
 8015db0:	68bb      	ldr	r3, [r7, #8]
 8015db2:	9301      	str	r3, [sp, #4]
 8015db4:	2300      	movs	r3, #0
 8015db6:	9300      	str	r3, [sp, #0]
 8015db8:	2300      	movs	r3, #0
 8015dba:	2200      	movs	r2, #0
 8015dbc:	68f8      	ldr	r0, [r7, #12]
 8015dbe:	f003 f92a 	bl	8019016 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8015dc2:	2300      	movs	r3, #0
}
 8015dc4:	4618      	mov	r0, r3
 8015dc6:	3710      	adds	r7, #16
 8015dc8:	46bd      	mov	sp, r7
 8015dca:	bd80      	pop	{r7, pc}

08015dcc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8015dcc:	b580      	push	{r7, lr}
 8015dce:	b088      	sub	sp, #32
 8015dd0:	af04      	add	r7, sp, #16
 8015dd2:	60f8      	str	r0, [r7, #12]
 8015dd4:	60b9      	str	r1, [r7, #8]
 8015dd6:	4611      	mov	r1, r2
 8015dd8:	461a      	mov	r2, r3
 8015dda:	460b      	mov	r3, r1
 8015ddc:	80fb      	strh	r3, [r7, #6]
 8015dde:	4613      	mov	r3, r2
 8015de0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d001      	beq.n	8015df0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8015dec:	2300      	movs	r3, #0
 8015dee:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8015df0:	7979      	ldrb	r1, [r7, #5]
 8015df2:	7e3b      	ldrb	r3, [r7, #24]
 8015df4:	9303      	str	r3, [sp, #12]
 8015df6:	88fb      	ldrh	r3, [r7, #6]
 8015df8:	9302      	str	r3, [sp, #8]
 8015dfa:	68bb      	ldr	r3, [r7, #8]
 8015dfc:	9301      	str	r3, [sp, #4]
 8015dfe:	2301      	movs	r3, #1
 8015e00:	9300      	str	r3, [sp, #0]
 8015e02:	2300      	movs	r3, #0
 8015e04:	2200      	movs	r2, #0
 8015e06:	68f8      	ldr	r0, [r7, #12]
 8015e08:	f003 f905 	bl	8019016 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8015e0c:	2300      	movs	r3, #0
}
 8015e0e:	4618      	mov	r0, r3
 8015e10:	3710      	adds	r7, #16
 8015e12:	46bd      	mov	sp, r7
 8015e14:	bd80      	pop	{r7, pc}

08015e16 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8015e16:	b580      	push	{r7, lr}
 8015e18:	b088      	sub	sp, #32
 8015e1a:	af04      	add	r7, sp, #16
 8015e1c:	60f8      	str	r0, [r7, #12]
 8015e1e:	60b9      	str	r1, [r7, #8]
 8015e20:	4611      	mov	r1, r2
 8015e22:	461a      	mov	r2, r3
 8015e24:	460b      	mov	r3, r1
 8015e26:	80fb      	strh	r3, [r7, #6]
 8015e28:	4613      	mov	r3, r2
 8015e2a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8015e2c:	7979      	ldrb	r1, [r7, #5]
 8015e2e:	2300      	movs	r3, #0
 8015e30:	9303      	str	r3, [sp, #12]
 8015e32:	88fb      	ldrh	r3, [r7, #6]
 8015e34:	9302      	str	r3, [sp, #8]
 8015e36:	68bb      	ldr	r3, [r7, #8]
 8015e38:	9301      	str	r3, [sp, #4]
 8015e3a:	2301      	movs	r3, #1
 8015e3c:	9300      	str	r3, [sp, #0]
 8015e3e:	2300      	movs	r3, #0
 8015e40:	2201      	movs	r2, #1
 8015e42:	68f8      	ldr	r0, [r7, #12]
 8015e44:	f003 f8e7 	bl	8019016 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8015e48:	2300      	movs	r3, #0

}
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	3710      	adds	r7, #16
 8015e4e:	46bd      	mov	sp, r7
 8015e50:	bd80      	pop	{r7, pc}

08015e52 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8015e52:	b580      	push	{r7, lr}
 8015e54:	b088      	sub	sp, #32
 8015e56:	af04      	add	r7, sp, #16
 8015e58:	60f8      	str	r0, [r7, #12]
 8015e5a:	60b9      	str	r1, [r7, #8]
 8015e5c:	4611      	mov	r1, r2
 8015e5e:	461a      	mov	r2, r3
 8015e60:	460b      	mov	r3, r1
 8015e62:	80fb      	strh	r3, [r7, #6]
 8015e64:	4613      	mov	r3, r2
 8015e66:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8015e68:	68fb      	ldr	r3, [r7, #12]
 8015e6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d001      	beq.n	8015e76 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8015e72:	2300      	movs	r3, #0
 8015e74:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8015e76:	7979      	ldrb	r1, [r7, #5]
 8015e78:	7e3b      	ldrb	r3, [r7, #24]
 8015e7a:	9303      	str	r3, [sp, #12]
 8015e7c:	88fb      	ldrh	r3, [r7, #6]
 8015e7e:	9302      	str	r3, [sp, #8]
 8015e80:	68bb      	ldr	r3, [r7, #8]
 8015e82:	9301      	str	r3, [sp, #4]
 8015e84:	2301      	movs	r3, #1
 8015e86:	9300      	str	r3, [sp, #0]
 8015e88:	2302      	movs	r3, #2
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	68f8      	ldr	r0, [r7, #12]
 8015e8e:	f003 f8c2 	bl	8019016 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8015e92:	2300      	movs	r3, #0
}
 8015e94:	4618      	mov	r0, r3
 8015e96:	3710      	adds	r7, #16
 8015e98:	46bd      	mov	sp, r7
 8015e9a:	bd80      	pop	{r7, pc}

08015e9c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8015e9c:	b580      	push	{r7, lr}
 8015e9e:	b088      	sub	sp, #32
 8015ea0:	af04      	add	r7, sp, #16
 8015ea2:	60f8      	str	r0, [r7, #12]
 8015ea4:	60b9      	str	r1, [r7, #8]
 8015ea6:	4611      	mov	r1, r2
 8015ea8:	461a      	mov	r2, r3
 8015eaa:	460b      	mov	r3, r1
 8015eac:	80fb      	strh	r3, [r7, #6]
 8015eae:	4613      	mov	r3, r2
 8015eb0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8015eb2:	7979      	ldrb	r1, [r7, #5]
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	9303      	str	r3, [sp, #12]
 8015eb8:	88fb      	ldrh	r3, [r7, #6]
 8015eba:	9302      	str	r3, [sp, #8]
 8015ebc:	68bb      	ldr	r3, [r7, #8]
 8015ebe:	9301      	str	r3, [sp, #4]
 8015ec0:	2301      	movs	r3, #1
 8015ec2:	9300      	str	r3, [sp, #0]
 8015ec4:	2302      	movs	r3, #2
 8015ec6:	2201      	movs	r2, #1
 8015ec8:	68f8      	ldr	r0, [r7, #12]
 8015eca:	f003 f8a4 	bl	8019016 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8015ece:	2300      	movs	r3, #0
}
 8015ed0:	4618      	mov	r0, r3
 8015ed2:	3710      	adds	r7, #16
 8015ed4:	46bd      	mov	sp, r7
 8015ed6:	bd80      	pop	{r7, pc}

08015ed8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8015ed8:	b580      	push	{r7, lr}
 8015eda:	b086      	sub	sp, #24
 8015edc:	af04      	add	r7, sp, #16
 8015ede:	6078      	str	r0, [r7, #4]
 8015ee0:	4608      	mov	r0, r1
 8015ee2:	4611      	mov	r1, r2
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	4603      	mov	r3, r0
 8015ee8:	70fb      	strb	r3, [r7, #3]
 8015eea:	460b      	mov	r3, r1
 8015eec:	70bb      	strb	r3, [r7, #2]
 8015eee:	4613      	mov	r3, r2
 8015ef0:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8015ef2:	7878      	ldrb	r0, [r7, #1]
 8015ef4:	78ba      	ldrb	r2, [r7, #2]
 8015ef6:	78f9      	ldrb	r1, [r7, #3]
 8015ef8:	8b3b      	ldrh	r3, [r7, #24]
 8015efa:	9302      	str	r3, [sp, #8]
 8015efc:	7d3b      	ldrb	r3, [r7, #20]
 8015efe:	9301      	str	r3, [sp, #4]
 8015f00:	7c3b      	ldrb	r3, [r7, #16]
 8015f02:	9300      	str	r3, [sp, #0]
 8015f04:	4603      	mov	r3, r0
 8015f06:	6878      	ldr	r0, [r7, #4]
 8015f08:	f003 f837 	bl	8018f7a <USBH_LL_OpenPipe>

  return USBH_OK;
 8015f0c:	2300      	movs	r3, #0
}
 8015f0e:	4618      	mov	r0, r3
 8015f10:	3708      	adds	r7, #8
 8015f12:	46bd      	mov	sp, r7
 8015f14:	bd80      	pop	{r7, pc}

08015f16 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8015f16:	b580      	push	{r7, lr}
 8015f18:	b082      	sub	sp, #8
 8015f1a:	af00      	add	r7, sp, #0
 8015f1c:	6078      	str	r0, [r7, #4]
 8015f1e:	460b      	mov	r3, r1
 8015f20:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8015f22:	78fb      	ldrb	r3, [r7, #3]
 8015f24:	4619      	mov	r1, r3
 8015f26:	6878      	ldr	r0, [r7, #4]
 8015f28:	f003 f856 	bl	8018fd8 <USBH_LL_ClosePipe>

  return USBH_OK;
 8015f2c:	2300      	movs	r3, #0
}
 8015f2e:	4618      	mov	r0, r3
 8015f30:	3708      	adds	r7, #8
 8015f32:	46bd      	mov	sp, r7
 8015f34:	bd80      	pop	{r7, pc}

08015f36 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8015f36:	b580      	push	{r7, lr}
 8015f38:	b084      	sub	sp, #16
 8015f3a:	af00      	add	r7, sp, #0
 8015f3c:	6078      	str	r0, [r7, #4]
 8015f3e:	460b      	mov	r3, r1
 8015f40:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8015f42:	6878      	ldr	r0, [r7, #4]
 8015f44:	f000 f836 	bl	8015fb4 <USBH_GetFreePipe>
 8015f48:	4603      	mov	r3, r0
 8015f4a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8015f4c:	89fb      	ldrh	r3, [r7, #14]
 8015f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015f52:	4293      	cmp	r3, r2
 8015f54:	d00a      	beq.n	8015f6c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8015f56:	78fa      	ldrb	r2, [r7, #3]
 8015f58:	89fb      	ldrh	r3, [r7, #14]
 8015f5a:	f003 030f 	and.w	r3, r3, #15
 8015f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8015f62:	6879      	ldr	r1, [r7, #4]
 8015f64:	33e0      	adds	r3, #224	; 0xe0
 8015f66:	009b      	lsls	r3, r3, #2
 8015f68:	440b      	add	r3, r1
 8015f6a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8015f6c:	89fb      	ldrh	r3, [r7, #14]
 8015f6e:	b2db      	uxtb	r3, r3
}
 8015f70:	4618      	mov	r0, r3
 8015f72:	3710      	adds	r7, #16
 8015f74:	46bd      	mov	sp, r7
 8015f76:	bd80      	pop	{r7, pc}

08015f78 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8015f78:	b480      	push	{r7}
 8015f7a:	b083      	sub	sp, #12
 8015f7c:	af00      	add	r7, sp, #0
 8015f7e:	6078      	str	r0, [r7, #4]
 8015f80:	460b      	mov	r3, r1
 8015f82:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8015f84:	78fb      	ldrb	r3, [r7, #3]
 8015f86:	2b0a      	cmp	r3, #10
 8015f88:	d80d      	bhi.n	8015fa6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8015f8a:	78fb      	ldrb	r3, [r7, #3]
 8015f8c:	687a      	ldr	r2, [r7, #4]
 8015f8e:	33e0      	adds	r3, #224	; 0xe0
 8015f90:	009b      	lsls	r3, r3, #2
 8015f92:	4413      	add	r3, r2
 8015f94:	685a      	ldr	r2, [r3, #4]
 8015f96:	78fb      	ldrb	r3, [r7, #3]
 8015f98:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8015f9c:	6879      	ldr	r1, [r7, #4]
 8015f9e:	33e0      	adds	r3, #224	; 0xe0
 8015fa0:	009b      	lsls	r3, r3, #2
 8015fa2:	440b      	add	r3, r1
 8015fa4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8015fa6:	2300      	movs	r3, #0
}
 8015fa8:	4618      	mov	r0, r3
 8015faa:	370c      	adds	r7, #12
 8015fac:	46bd      	mov	sp, r7
 8015fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb2:	4770      	bx	lr

08015fb4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8015fb4:	b480      	push	{r7}
 8015fb6:	b085      	sub	sp, #20
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8015fc0:	2300      	movs	r3, #0
 8015fc2:	73fb      	strb	r3, [r7, #15]
 8015fc4:	e00f      	b.n	8015fe6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8015fc6:	7bfb      	ldrb	r3, [r7, #15]
 8015fc8:	687a      	ldr	r2, [r7, #4]
 8015fca:	33e0      	adds	r3, #224	; 0xe0
 8015fcc:	009b      	lsls	r3, r3, #2
 8015fce:	4413      	add	r3, r2
 8015fd0:	685b      	ldr	r3, [r3, #4]
 8015fd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d102      	bne.n	8015fe0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8015fda:	7bfb      	ldrb	r3, [r7, #15]
 8015fdc:	b29b      	uxth	r3, r3
 8015fde:	e007      	b.n	8015ff0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8015fe0:	7bfb      	ldrb	r3, [r7, #15]
 8015fe2:	3301      	adds	r3, #1
 8015fe4:	73fb      	strb	r3, [r7, #15]
 8015fe6:	7bfb      	ldrb	r3, [r7, #15]
 8015fe8:	2b0a      	cmp	r3, #10
 8015fea:	d9ec      	bls.n	8015fc6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8015fec:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	3714      	adds	r7, #20
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ffa:	4770      	bx	lr

08015ffc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015ffc:	b480      	push	{r7}
 8015ffe:	b087      	sub	sp, #28
 8016000:	af00      	add	r7, sp, #0
 8016002:	60f8      	str	r0, [r7, #12]
 8016004:	60b9      	str	r1, [r7, #8]
 8016006:	4613      	mov	r3, r2
 8016008:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801600a:	2301      	movs	r3, #1
 801600c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801600e:	2300      	movs	r3, #0
 8016010:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016012:	4b1f      	ldr	r3, [pc, #124]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 8016014:	7a5b      	ldrb	r3, [r3, #9]
 8016016:	b2db      	uxtb	r3, r3
 8016018:	2b00      	cmp	r3, #0
 801601a:	d131      	bne.n	8016080 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801601c:	4b1c      	ldr	r3, [pc, #112]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 801601e:	7a5b      	ldrb	r3, [r3, #9]
 8016020:	b2db      	uxtb	r3, r3
 8016022:	461a      	mov	r2, r3
 8016024:	4b1a      	ldr	r3, [pc, #104]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 8016026:	2100      	movs	r1, #0
 8016028:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801602a:	4b19      	ldr	r3, [pc, #100]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 801602c:	7a5b      	ldrb	r3, [r3, #9]
 801602e:	b2db      	uxtb	r3, r3
 8016030:	4a17      	ldr	r2, [pc, #92]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 8016032:	009b      	lsls	r3, r3, #2
 8016034:	4413      	add	r3, r2
 8016036:	68fa      	ldr	r2, [r7, #12]
 8016038:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801603a:	4b15      	ldr	r3, [pc, #84]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 801603c:	7a5b      	ldrb	r3, [r3, #9]
 801603e:	b2db      	uxtb	r3, r3
 8016040:	461a      	mov	r2, r3
 8016042:	4b13      	ldr	r3, [pc, #76]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 8016044:	4413      	add	r3, r2
 8016046:	79fa      	ldrb	r2, [r7, #7]
 8016048:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801604a:	4b11      	ldr	r3, [pc, #68]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 801604c:	7a5b      	ldrb	r3, [r3, #9]
 801604e:	b2db      	uxtb	r3, r3
 8016050:	1c5a      	adds	r2, r3, #1
 8016052:	b2d1      	uxtb	r1, r2
 8016054:	4a0e      	ldr	r2, [pc, #56]	; (8016090 <FATFS_LinkDriverEx+0x94>)
 8016056:	7251      	strb	r1, [r2, #9]
 8016058:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801605a:	7dbb      	ldrb	r3, [r7, #22]
 801605c:	3330      	adds	r3, #48	; 0x30
 801605e:	b2da      	uxtb	r2, r3
 8016060:	68bb      	ldr	r3, [r7, #8]
 8016062:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016064:	68bb      	ldr	r3, [r7, #8]
 8016066:	3301      	adds	r3, #1
 8016068:	223a      	movs	r2, #58	; 0x3a
 801606a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801606c:	68bb      	ldr	r3, [r7, #8]
 801606e:	3302      	adds	r3, #2
 8016070:	222f      	movs	r2, #47	; 0x2f
 8016072:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016074:	68bb      	ldr	r3, [r7, #8]
 8016076:	3303      	adds	r3, #3
 8016078:	2200      	movs	r2, #0
 801607a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801607c:	2300      	movs	r3, #0
 801607e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016080:	7dfb      	ldrb	r3, [r7, #23]
}
 8016082:	4618      	mov	r0, r3
 8016084:	371c      	adds	r7, #28
 8016086:	46bd      	mov	sp, r7
 8016088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608c:	4770      	bx	lr
 801608e:	bf00      	nop
 8016090:	200003d8 	.word	0x200003d8

08016094 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b082      	sub	sp, #8
 8016098:	af00      	add	r7, sp, #0
 801609a:	6078      	str	r0, [r7, #4]
 801609c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801609e:	2200      	movs	r2, #0
 80160a0:	6839      	ldr	r1, [r7, #0]
 80160a2:	6878      	ldr	r0, [r7, #4]
 80160a4:	f7ff ffaa 	bl	8015ffc <FATFS_LinkDriverEx>
 80160a8:	4603      	mov	r3, r0
}
 80160aa:	4618      	mov	r0, r3
 80160ac:	3708      	adds	r7, #8
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bd80      	pop	{r7, pc}

080160b2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80160b2:	b480      	push	{r7}
 80160b4:	b085      	sub	sp, #20
 80160b6:	af00      	add	r7, sp, #0
 80160b8:	4603      	mov	r3, r0
 80160ba:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80160bc:	2300      	movs	r3, #0
 80160be:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80160c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80160c4:	2b84      	cmp	r3, #132	; 0x84
 80160c6:	d005      	beq.n	80160d4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80160c8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	4413      	add	r3, r2
 80160d0:	3303      	adds	r3, #3
 80160d2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80160d4:	68fb      	ldr	r3, [r7, #12]
}
 80160d6:	4618      	mov	r0, r3
 80160d8:	3714      	adds	r7, #20
 80160da:	46bd      	mov	sp, r7
 80160dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e0:	4770      	bx	lr

080160e2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80160e2:	b480      	push	{r7}
 80160e4:	b083      	sub	sp, #12
 80160e6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80160e8:	f3ef 8305 	mrs	r3, IPSR
 80160ec:	607b      	str	r3, [r7, #4]
  return(result);
 80160ee:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	bf14      	ite	ne
 80160f4:	2301      	movne	r3, #1
 80160f6:	2300      	moveq	r3, #0
 80160f8:	b2db      	uxtb	r3, r3
}
 80160fa:	4618      	mov	r0, r3
 80160fc:	370c      	adds	r7, #12
 80160fe:	46bd      	mov	sp, r7
 8016100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016104:	4770      	bx	lr

08016106 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8016106:	b580      	push	{r7, lr}
 8016108:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801610a:	f001 f9e7 	bl	80174dc <vTaskStartScheduler>
  
  return osOK;
 801610e:	2300      	movs	r3, #0
}
 8016110:	4618      	mov	r0, r3
 8016112:	bd80      	pop	{r7, pc}

08016114 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8016114:	b580      	push	{r7, lr}
 8016116:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8016118:	f001 fe3a 	bl	8017d90 <xTaskGetSchedulerState>
 801611c:	4603      	mov	r3, r0
 801611e:	2b01      	cmp	r3, #1
 8016120:	d101      	bne.n	8016126 <osKernelRunning+0x12>
    return 0;
 8016122:	2300      	movs	r3, #0
 8016124:	e000      	b.n	8016128 <osKernelRunning+0x14>
  else
    return 1;
 8016126:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8016128:	4618      	mov	r0, r3
 801612a:	bd80      	pop	{r7, pc}

0801612c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 801612c:	b580      	push	{r7, lr}
 801612e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8016130:	f7ff ffd7 	bl	80160e2 <inHandlerMode>
 8016134:	4603      	mov	r3, r0
 8016136:	2b00      	cmp	r3, #0
 8016138:	d003      	beq.n	8016142 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801613a:	f001 faef 	bl	801771c <xTaskGetTickCountFromISR>
 801613e:	4603      	mov	r3, r0
 8016140:	e002      	b.n	8016148 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8016142:	f001 fadb 	bl	80176fc <xTaskGetTickCount>
 8016146:	4603      	mov	r3, r0
  }
}
 8016148:	4618      	mov	r0, r3
 801614a:	bd80      	pop	{r7, pc}

0801614c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801614c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801614e:	b089      	sub	sp, #36	; 0x24
 8016150:	af04      	add	r7, sp, #16
 8016152:	6078      	str	r0, [r7, #4]
 8016154:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	695b      	ldr	r3, [r3, #20]
 801615a:	2b00      	cmp	r3, #0
 801615c:	d020      	beq.n	80161a0 <osThreadCreate+0x54>
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	699b      	ldr	r3, [r3, #24]
 8016162:	2b00      	cmp	r3, #0
 8016164:	d01c      	beq.n	80161a0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	685c      	ldr	r4, [r3, #4]
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	681d      	ldr	r5, [r3, #0]
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	691e      	ldr	r6, [r3, #16]
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8016178:	4618      	mov	r0, r3
 801617a:	f7ff ff9a 	bl	80160b2 <makeFreeRtosPriority>
 801617e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	695b      	ldr	r3, [r3, #20]
 8016184:	687a      	ldr	r2, [r7, #4]
 8016186:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8016188:	9202      	str	r2, [sp, #8]
 801618a:	9301      	str	r3, [sp, #4]
 801618c:	9100      	str	r1, [sp, #0]
 801618e:	683b      	ldr	r3, [r7, #0]
 8016190:	4632      	mov	r2, r6
 8016192:	4629      	mov	r1, r5
 8016194:	4620      	mov	r0, r4
 8016196:	f000 ffc5 	bl	8017124 <xTaskCreateStatic>
 801619a:	4603      	mov	r3, r0
 801619c:	60fb      	str	r3, [r7, #12]
 801619e:	e01c      	b.n	80161da <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	685c      	ldr	r4, [r3, #4]
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80161a8:	687b      	ldr	r3, [r7, #4]
 80161aa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80161ac:	b29e      	uxth	r6, r3
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80161b4:	4618      	mov	r0, r3
 80161b6:	f7ff ff7c 	bl	80160b2 <makeFreeRtosPriority>
 80161ba:	4602      	mov	r2, r0
 80161bc:	f107 030c 	add.w	r3, r7, #12
 80161c0:	9301      	str	r3, [sp, #4]
 80161c2:	9200      	str	r2, [sp, #0]
 80161c4:	683b      	ldr	r3, [r7, #0]
 80161c6:	4632      	mov	r2, r6
 80161c8:	4629      	mov	r1, r5
 80161ca:	4620      	mov	r0, r4
 80161cc:	f001 f80d 	bl	80171ea <xTaskCreate>
 80161d0:	4603      	mov	r3, r0
 80161d2:	2b01      	cmp	r3, #1
 80161d4:	d001      	beq.n	80161da <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80161d6:	2300      	movs	r3, #0
 80161d8:	e000      	b.n	80161dc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80161da:	68fb      	ldr	r3, [r7, #12]
}
 80161dc:	4618      	mov	r0, r3
 80161de:	3714      	adds	r7, #20
 80161e0:	46bd      	mov	sp, r7
 80161e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080161e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80161e4:	b580      	push	{r7, lr}
 80161e6:	b084      	sub	sp, #16
 80161e8:	af00      	add	r7, sp, #0
 80161ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80161f0:	68fb      	ldr	r3, [r7, #12]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d001      	beq.n	80161fa <osDelay+0x16>
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	e000      	b.n	80161fc <osDelay+0x18>
 80161fa:	2301      	movs	r3, #1
 80161fc:	4618      	mov	r0, r3
 80161fe:	f001 f937 	bl	8017470 <vTaskDelay>
  
  return osOK;
 8016202:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8016204:	4618      	mov	r0, r3
 8016206:	3710      	adds	r7, #16
 8016208:	46bd      	mov	sp, r7
 801620a:	bd80      	pop	{r7, pc}

0801620c <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 801620c:	b580      	push	{r7, lr}
 801620e:	b086      	sub	sp, #24
 8016210:	af02      	add	r7, sp, #8
 8016212:	6078      	str	r0, [r7, #4]
 8016214:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8016216:	2300      	movs	r3, #0
 8016218:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 801621a:	2300      	movs	r3, #0
 801621c:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 801621e:	f7ff ff60 	bl	80160e2 <inHandlerMode>
 8016222:	4603      	mov	r3, r0
 8016224:	2b00      	cmp	r3, #0
 8016226:	d01c      	beq.n	8016262 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8016228:	6839      	ldr	r1, [r7, #0]
 801622a:	f107 0208 	add.w	r2, r7, #8
 801622e:	f107 030c 	add.w	r3, r7, #12
 8016232:	9300      	str	r3, [sp, #0]
 8016234:	4613      	mov	r3, r2
 8016236:	2201      	movs	r2, #1
 8016238:	6878      	ldr	r0, [r7, #4]
 801623a:	f001 ff67 	bl	801810c <xTaskGenericNotifyFromISR>
 801623e:	4603      	mov	r3, r0
 8016240:	2b01      	cmp	r3, #1
 8016242:	d002      	beq.n	801624a <osSignalSet+0x3e>
      return 0x80000000;
 8016244:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8016248:	e019      	b.n	801627e <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d015      	beq.n	801627c <osSignalSet+0x70>
 8016250:	4b0d      	ldr	r3, [pc, #52]	; (8016288 <osSignalSet+0x7c>)
 8016252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016256:	601a      	str	r2, [r3, #0]
 8016258:	f3bf 8f4f 	dsb	sy
 801625c:	f3bf 8f6f 	isb	sy
 8016260:	e00c      	b.n	801627c <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8016262:	6839      	ldr	r1, [r7, #0]
 8016264:	f107 0308 	add.w	r3, r7, #8
 8016268:	2201      	movs	r2, #1
 801626a:	6878      	ldr	r0, [r7, #4]
 801626c:	f001 fe92 	bl	8017f94 <xTaskGenericNotify>
 8016270:	4603      	mov	r3, r0
 8016272:	2b01      	cmp	r3, #1
 8016274:	d002      	beq.n	801627c <osSignalSet+0x70>
    return 0x80000000;
 8016276:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801627a:	e000      	b.n	801627e <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 801627c:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 801627e:	4618      	mov	r0, r3
 8016280:	3710      	adds	r7, #16
 8016282:	46bd      	mov	sp, r7
 8016284:	bd80      	pop	{r7, pc}
 8016286:	bf00      	nop
 8016288:	e000ed04 	.word	0xe000ed04

0801628c <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 801628c:	b590      	push	{r4, r7, lr}
 801628e:	b089      	sub	sp, #36	; 0x24
 8016290:	af00      	add	r7, sp, #0
 8016292:	60f8      	str	r0, [r7, #12]
 8016294:	60b9      	str	r1, [r7, #8]
 8016296:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8016298:	2300      	movs	r3, #0
 801629a:	617b      	str	r3, [r7, #20]
  ticks = 0;
 801629c:	2300      	movs	r3, #0
 801629e:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80162a6:	d103      	bne.n	80162b0 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80162a8:	f04f 33ff 	mov.w	r3, #4294967295
 80162ac:	61fb      	str	r3, [r7, #28]
 80162ae:	e009      	b.n	80162c4 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d006      	beq.n	80162c4 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 80162ba:	69fb      	ldr	r3, [r7, #28]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d101      	bne.n	80162c4 <osSignalWait+0x38>
      ticks = 1;
 80162c0:	2301      	movs	r3, #1
 80162c2:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 80162c4:	f7ff ff0d 	bl	80160e2 <inHandlerMode>
 80162c8:	4603      	mov	r3, r0
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	d002      	beq.n	80162d4 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 80162ce:	2382      	movs	r3, #130	; 0x82
 80162d0:	613b      	str	r3, [r7, #16]
 80162d2:	e01b      	b.n	801630c <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 80162d4:	68b9      	ldr	r1, [r7, #8]
 80162d6:	f107 0310 	add.w	r3, r7, #16
 80162da:	1d1a      	adds	r2, r3, #4
 80162dc:	69fb      	ldr	r3, [r7, #28]
 80162de:	2000      	movs	r0, #0
 80162e0:	f001 fdfe 	bl	8017ee0 <xTaskNotifyWait>
 80162e4:	4603      	mov	r3, r0
 80162e6:	2b01      	cmp	r3, #1
 80162e8:	d008      	beq.n	80162fc <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 80162ea:	69fb      	ldr	r3, [r7, #28]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d102      	bne.n	80162f6 <osSignalWait+0x6a>
 80162f0:	2300      	movs	r3, #0
 80162f2:	613b      	str	r3, [r7, #16]
 80162f4:	e00a      	b.n	801630c <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 80162f6:	2340      	movs	r3, #64	; 0x40
 80162f8:	613b      	str	r3, [r7, #16]
 80162fa:	e007      	b.n	801630c <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 80162fc:	697b      	ldr	r3, [r7, #20]
 80162fe:	2b00      	cmp	r3, #0
 8016300:	da02      	bge.n	8016308 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8016302:	2386      	movs	r3, #134	; 0x86
 8016304:	613b      	str	r3, [r7, #16]
 8016306:	e001      	b.n	801630c <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8016308:	2308      	movs	r3, #8
 801630a:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	461c      	mov	r4, r3
 8016310:	f107 0310 	add.w	r3, r7, #16
 8016314:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8016318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801631c:	68f8      	ldr	r0, [r7, #12]
 801631e:	3724      	adds	r7, #36	; 0x24
 8016320:	46bd      	mov	sp, r7
 8016322:	bd90      	pop	{r4, r7, pc}

08016324 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8016324:	b590      	push	{r4, r7, lr}
 8016326:	b085      	sub	sp, #20
 8016328:	af02      	add	r7, sp, #8
 801632a:	6078      	str	r0, [r7, #4]
 801632c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	689b      	ldr	r3, [r3, #8]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d011      	beq.n	801635a <osMessageCreate+0x36>
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	68db      	ldr	r3, [r3, #12]
 801633a:	2b00      	cmp	r3, #0
 801633c:	d00d      	beq.n	801635a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	6818      	ldr	r0, [r3, #0]
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	6859      	ldr	r1, [r3, #4]
 8016346:	687b      	ldr	r3, [r7, #4]
 8016348:	689a      	ldr	r2, [r3, #8]
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	68db      	ldr	r3, [r3, #12]
 801634e:	2400      	movs	r4, #0
 8016350:	9400      	str	r4, [sp, #0]
 8016352:	f000 f9e1 	bl	8016718 <xQueueGenericCreateStatic>
 8016356:	4603      	mov	r3, r0
 8016358:	e008      	b.n	801636c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	6818      	ldr	r0, [r3, #0]
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	685b      	ldr	r3, [r3, #4]
 8016362:	2200      	movs	r2, #0
 8016364:	4619      	mov	r1, r3
 8016366:	f000 fa59 	bl	801681c <xQueueGenericCreate>
 801636a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801636c:	4618      	mov	r0, r3
 801636e:	370c      	adds	r7, #12
 8016370:	46bd      	mov	sp, r7
 8016372:	bd90      	pop	{r4, r7, pc}

08016374 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8016374:	b580      	push	{r7, lr}
 8016376:	b086      	sub	sp, #24
 8016378:	af00      	add	r7, sp, #0
 801637a:	60f8      	str	r0, [r7, #12]
 801637c:	60b9      	str	r1, [r7, #8]
 801637e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8016380:	2300      	movs	r3, #0
 8016382:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8016388:	697b      	ldr	r3, [r7, #20]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d101      	bne.n	8016392 <osMessagePut+0x1e>
    ticks = 1;
 801638e:	2301      	movs	r3, #1
 8016390:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8016392:	f7ff fea6 	bl	80160e2 <inHandlerMode>
 8016396:	4603      	mov	r3, r0
 8016398:	2b00      	cmp	r3, #0
 801639a:	d018      	beq.n	80163ce <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801639c:	f107 0210 	add.w	r2, r7, #16
 80163a0:	f107 0108 	add.w	r1, r7, #8
 80163a4:	2300      	movs	r3, #0
 80163a6:	68f8      	ldr	r0, [r7, #12]
 80163a8:	f000 fba0 	bl	8016aec <xQueueGenericSendFromISR>
 80163ac:	4603      	mov	r3, r0
 80163ae:	2b01      	cmp	r3, #1
 80163b0:	d001      	beq.n	80163b6 <osMessagePut+0x42>
      return osErrorOS;
 80163b2:	23ff      	movs	r3, #255	; 0xff
 80163b4:	e018      	b.n	80163e8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80163b6:	693b      	ldr	r3, [r7, #16]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d014      	beq.n	80163e6 <osMessagePut+0x72>
 80163bc:	4b0c      	ldr	r3, [pc, #48]	; (80163f0 <osMessagePut+0x7c>)
 80163be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80163c2:	601a      	str	r2, [r3, #0]
 80163c4:	f3bf 8f4f 	dsb	sy
 80163c8:	f3bf 8f6f 	isb	sy
 80163cc:	e00b      	b.n	80163e6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80163ce:	f107 0108 	add.w	r1, r7, #8
 80163d2:	2300      	movs	r3, #0
 80163d4:	697a      	ldr	r2, [r7, #20]
 80163d6:	68f8      	ldr	r0, [r7, #12]
 80163d8:	f000 fa82 	bl	80168e0 <xQueueGenericSend>
 80163dc:	4603      	mov	r3, r0
 80163de:	2b01      	cmp	r3, #1
 80163e0:	d001      	beq.n	80163e6 <osMessagePut+0x72>
      return osErrorOS;
 80163e2:	23ff      	movs	r3, #255	; 0xff
 80163e4:	e000      	b.n	80163e8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80163e6:	2300      	movs	r3, #0
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	3718      	adds	r7, #24
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}
 80163f0:	e000ed04 	.word	0xe000ed04

080163f4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80163f4:	b590      	push	{r4, r7, lr}
 80163f6:	b08b      	sub	sp, #44	; 0x2c
 80163f8:	af00      	add	r7, sp, #0
 80163fa:	60f8      	str	r0, [r7, #12]
 80163fc:	60b9      	str	r1, [r7, #8]
 80163fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8016400:	68bb      	ldr	r3, [r7, #8]
 8016402:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8016404:	2300      	movs	r3, #0
 8016406:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8016408:	68bb      	ldr	r3, [r7, #8]
 801640a:	2b00      	cmp	r3, #0
 801640c:	d10a      	bne.n	8016424 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801640e:	2380      	movs	r3, #128	; 0x80
 8016410:	617b      	str	r3, [r7, #20]
    return event;
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	461c      	mov	r4, r3
 8016416:	f107 0314 	add.w	r3, r7, #20
 801641a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801641e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016422:	e054      	b.n	80164ce <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8016424:	2300      	movs	r3, #0
 8016426:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8016428:	2300      	movs	r3, #0
 801642a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016432:	d103      	bne.n	801643c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8016434:	f04f 33ff 	mov.w	r3, #4294967295
 8016438:	627b      	str	r3, [r7, #36]	; 0x24
 801643a:	e009      	b.n	8016450 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	2b00      	cmp	r3, #0
 8016440:	d006      	beq.n	8016450 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8016446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016448:	2b00      	cmp	r3, #0
 801644a:	d101      	bne.n	8016450 <osMessageGet+0x5c>
      ticks = 1;
 801644c:	2301      	movs	r3, #1
 801644e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8016450:	f7ff fe47 	bl	80160e2 <inHandlerMode>
 8016454:	4603      	mov	r3, r0
 8016456:	2b00      	cmp	r3, #0
 8016458:	d01c      	beq.n	8016494 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801645a:	f107 0220 	add.w	r2, r7, #32
 801645e:	f107 0314 	add.w	r3, r7, #20
 8016462:	3304      	adds	r3, #4
 8016464:	4619      	mov	r1, r3
 8016466:	68b8      	ldr	r0, [r7, #8]
 8016468:	f000 fcc6 	bl	8016df8 <xQueueReceiveFromISR>
 801646c:	4603      	mov	r3, r0
 801646e:	2b01      	cmp	r3, #1
 8016470:	d102      	bne.n	8016478 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8016472:	2310      	movs	r3, #16
 8016474:	617b      	str	r3, [r7, #20]
 8016476:	e001      	b.n	801647c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8016478:	2300      	movs	r3, #0
 801647a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801647c:	6a3b      	ldr	r3, [r7, #32]
 801647e:	2b00      	cmp	r3, #0
 8016480:	d01d      	beq.n	80164be <osMessageGet+0xca>
 8016482:	4b15      	ldr	r3, [pc, #84]	; (80164d8 <osMessageGet+0xe4>)
 8016484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016488:	601a      	str	r2, [r3, #0]
 801648a:	f3bf 8f4f 	dsb	sy
 801648e:	f3bf 8f6f 	isb	sy
 8016492:	e014      	b.n	80164be <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8016494:	f107 0314 	add.w	r3, r7, #20
 8016498:	3304      	adds	r3, #4
 801649a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801649c:	4619      	mov	r1, r3
 801649e:	68b8      	ldr	r0, [r7, #8]
 80164a0:	f000 fbc4 	bl	8016c2c <xQueueReceive>
 80164a4:	4603      	mov	r3, r0
 80164a6:	2b01      	cmp	r3, #1
 80164a8:	d102      	bne.n	80164b0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80164aa:	2310      	movs	r3, #16
 80164ac:	617b      	str	r3, [r7, #20]
 80164ae:	e006      	b.n	80164be <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80164b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d101      	bne.n	80164ba <osMessageGet+0xc6>
 80164b6:	2300      	movs	r3, #0
 80164b8:	e000      	b.n	80164bc <osMessageGet+0xc8>
 80164ba:	2340      	movs	r3, #64	; 0x40
 80164bc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80164be:	68fb      	ldr	r3, [r7, #12]
 80164c0:	461c      	mov	r4, r3
 80164c2:	f107 0314 	add.w	r3, r7, #20
 80164c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80164ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80164ce:	68f8      	ldr	r0, [r7, #12]
 80164d0:	372c      	adds	r7, #44	; 0x2c
 80164d2:	46bd      	mov	sp, r7
 80164d4:	bd90      	pop	{r4, r7, pc}
 80164d6:	bf00      	nop
 80164d8:	e000ed04 	.word	0xe000ed04

080164dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80164dc:	b480      	push	{r7}
 80164de:	b083      	sub	sp, #12
 80164e0:	af00      	add	r7, sp, #0
 80164e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	f103 0208 	add.w	r2, r3, #8
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	f04f 32ff 	mov.w	r2, #4294967295
 80164f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	f103 0208 	add.w	r2, r3, #8
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	f103 0208 	add.w	r2, r3, #8
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	2200      	movs	r2, #0
 801650e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016510:	bf00      	nop
 8016512:	370c      	adds	r7, #12
 8016514:	46bd      	mov	sp, r7
 8016516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801651a:	4770      	bx	lr

0801651c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801651c:	b480      	push	{r7}
 801651e:	b083      	sub	sp, #12
 8016520:	af00      	add	r7, sp, #0
 8016522:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	2200      	movs	r2, #0
 8016528:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801652a:	bf00      	nop
 801652c:	370c      	adds	r7, #12
 801652e:	46bd      	mov	sp, r7
 8016530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016534:	4770      	bx	lr

08016536 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016536:	b480      	push	{r7}
 8016538:	b085      	sub	sp, #20
 801653a:	af00      	add	r7, sp, #0
 801653c:	6078      	str	r0, [r7, #4]
 801653e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	685b      	ldr	r3, [r3, #4]
 8016544:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8016546:	683b      	ldr	r3, [r7, #0]
 8016548:	68fa      	ldr	r2, [r7, #12]
 801654a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801654c:	68fb      	ldr	r3, [r7, #12]
 801654e:	689a      	ldr	r2, [r3, #8]
 8016550:	683b      	ldr	r3, [r7, #0]
 8016552:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	689b      	ldr	r3, [r3, #8]
 8016558:	683a      	ldr	r2, [r7, #0]
 801655a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	683a      	ldr	r2, [r7, #0]
 8016560:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016562:	683b      	ldr	r3, [r7, #0]
 8016564:	687a      	ldr	r2, [r7, #4]
 8016566:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	1c5a      	adds	r2, r3, #1
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	601a      	str	r2, [r3, #0]
}
 8016572:	bf00      	nop
 8016574:	3714      	adds	r7, #20
 8016576:	46bd      	mov	sp, r7
 8016578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801657c:	4770      	bx	lr

0801657e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801657e:	b480      	push	{r7}
 8016580:	b085      	sub	sp, #20
 8016582:	af00      	add	r7, sp, #0
 8016584:	6078      	str	r0, [r7, #4]
 8016586:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016588:	683b      	ldr	r3, [r7, #0]
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801658e:	68bb      	ldr	r3, [r7, #8]
 8016590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016594:	d103      	bne.n	801659e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	691b      	ldr	r3, [r3, #16]
 801659a:	60fb      	str	r3, [r7, #12]
 801659c:	e00c      	b.n	80165b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	3308      	adds	r3, #8
 80165a2:	60fb      	str	r3, [r7, #12]
 80165a4:	e002      	b.n	80165ac <vListInsert+0x2e>
 80165a6:	68fb      	ldr	r3, [r7, #12]
 80165a8:	685b      	ldr	r3, [r3, #4]
 80165aa:	60fb      	str	r3, [r7, #12]
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	685b      	ldr	r3, [r3, #4]
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	68ba      	ldr	r2, [r7, #8]
 80165b4:	429a      	cmp	r2, r3
 80165b6:	d2f6      	bcs.n	80165a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	685a      	ldr	r2, [r3, #4]
 80165bc:	683b      	ldr	r3, [r7, #0]
 80165be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80165c0:	683b      	ldr	r3, [r7, #0]
 80165c2:	685b      	ldr	r3, [r3, #4]
 80165c4:	683a      	ldr	r2, [r7, #0]
 80165c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80165c8:	683b      	ldr	r3, [r7, #0]
 80165ca:	68fa      	ldr	r2, [r7, #12]
 80165cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80165ce:	68fb      	ldr	r3, [r7, #12]
 80165d0:	683a      	ldr	r2, [r7, #0]
 80165d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80165d4:	683b      	ldr	r3, [r7, #0]
 80165d6:	687a      	ldr	r2, [r7, #4]
 80165d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	1c5a      	adds	r2, r3, #1
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	601a      	str	r2, [r3, #0]
}
 80165e4:	bf00      	nop
 80165e6:	3714      	adds	r7, #20
 80165e8:	46bd      	mov	sp, r7
 80165ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165ee:	4770      	bx	lr

080165f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80165f0:	b480      	push	{r7}
 80165f2:	b085      	sub	sp, #20
 80165f4:	af00      	add	r7, sp, #0
 80165f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	691b      	ldr	r3, [r3, #16]
 80165fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	685b      	ldr	r3, [r3, #4]
 8016602:	687a      	ldr	r2, [r7, #4]
 8016604:	6892      	ldr	r2, [r2, #8]
 8016606:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	689b      	ldr	r3, [r3, #8]
 801660c:	687a      	ldr	r2, [r7, #4]
 801660e:	6852      	ldr	r2, [r2, #4]
 8016610:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8016612:	68fb      	ldr	r3, [r7, #12]
 8016614:	685b      	ldr	r3, [r3, #4]
 8016616:	687a      	ldr	r2, [r7, #4]
 8016618:	429a      	cmp	r2, r3
 801661a:	d103      	bne.n	8016624 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	689a      	ldr	r2, [r3, #8]
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	2200      	movs	r2, #0
 8016628:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	1e5a      	subs	r2, r3, #1
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016634:	68fb      	ldr	r3, [r7, #12]
 8016636:	681b      	ldr	r3, [r3, #0]
}
 8016638:	4618      	mov	r0, r3
 801663a:	3714      	adds	r7, #20
 801663c:	46bd      	mov	sp, r7
 801663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016642:	4770      	bx	lr

08016644 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016644:	b580      	push	{r7, lr}
 8016646:	b084      	sub	sp, #16
 8016648:	af00      	add	r7, sp, #0
 801664a:	6078      	str	r0, [r7, #4]
 801664c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016652:	68fb      	ldr	r3, [r7, #12]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d10c      	bne.n	8016672 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016658:	f04f 0350 	mov.w	r3, #80	; 0x50
 801665c:	b672      	cpsid	i
 801665e:	f383 8811 	msr	BASEPRI, r3
 8016662:	f3bf 8f6f 	isb	sy
 8016666:	f3bf 8f4f 	dsb	sy
 801666a:	b662      	cpsie	i
 801666c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801666e:	bf00      	nop
 8016670:	e7fe      	b.n	8016670 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8016672:	f001 ffa3 	bl	80185bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016676:	68fb      	ldr	r3, [r7, #12]
 8016678:	681a      	ldr	r2, [r3, #0]
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801667e:	68f9      	ldr	r1, [r7, #12]
 8016680:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016682:	fb01 f303 	mul.w	r3, r1, r3
 8016686:	441a      	add	r2, r3
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	2200      	movs	r2, #0
 8016690:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016692:	68fb      	ldr	r3, [r7, #12]
 8016694:	681a      	ldr	r2, [r3, #0]
 8016696:	68fb      	ldr	r3, [r7, #12]
 8016698:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801669a:	68fb      	ldr	r3, [r7, #12]
 801669c:	681a      	ldr	r2, [r3, #0]
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80166a2:	3b01      	subs	r3, #1
 80166a4:	68f9      	ldr	r1, [r7, #12]
 80166a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80166a8:	fb01 f303 	mul.w	r3, r1, r3
 80166ac:	441a      	add	r2, r3
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	22ff      	movs	r2, #255	; 0xff
 80166b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80166ba:	68fb      	ldr	r3, [r7, #12]
 80166bc:	22ff      	movs	r2, #255	; 0xff
 80166be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80166c2:	683b      	ldr	r3, [r7, #0]
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d114      	bne.n	80166f2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80166c8:	68fb      	ldr	r3, [r7, #12]
 80166ca:	691b      	ldr	r3, [r3, #16]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d01a      	beq.n	8016706 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80166d0:	68fb      	ldr	r3, [r7, #12]
 80166d2:	3310      	adds	r3, #16
 80166d4:	4618      	mov	r0, r3
 80166d6:	f001 f995 	bl	8017a04 <xTaskRemoveFromEventList>
 80166da:	4603      	mov	r3, r0
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d012      	beq.n	8016706 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80166e0:	4b0c      	ldr	r3, [pc, #48]	; (8016714 <xQueueGenericReset+0xd0>)
 80166e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80166e6:	601a      	str	r2, [r3, #0]
 80166e8:	f3bf 8f4f 	dsb	sy
 80166ec:	f3bf 8f6f 	isb	sy
 80166f0:	e009      	b.n	8016706 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	3310      	adds	r3, #16
 80166f6:	4618      	mov	r0, r3
 80166f8:	f7ff fef0 	bl	80164dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80166fc:	68fb      	ldr	r3, [r7, #12]
 80166fe:	3324      	adds	r3, #36	; 0x24
 8016700:	4618      	mov	r0, r3
 8016702:	f7ff feeb 	bl	80164dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8016706:	f001 ff8d 	bl	8018624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801670a:	2301      	movs	r3, #1
}
 801670c:	4618      	mov	r0, r3
 801670e:	3710      	adds	r7, #16
 8016710:	46bd      	mov	sp, r7
 8016712:	bd80      	pop	{r7, pc}
 8016714:	e000ed04 	.word	0xe000ed04

08016718 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8016718:	b580      	push	{r7, lr}
 801671a:	b08e      	sub	sp, #56	; 0x38
 801671c:	af02      	add	r7, sp, #8
 801671e:	60f8      	str	r0, [r7, #12]
 8016720:	60b9      	str	r1, [r7, #8]
 8016722:	607a      	str	r2, [r7, #4]
 8016724:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	2b00      	cmp	r3, #0
 801672a:	d10c      	bne.n	8016746 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 801672c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016730:	b672      	cpsid	i
 8016732:	f383 8811 	msr	BASEPRI, r3
 8016736:	f3bf 8f6f 	isb	sy
 801673a:	f3bf 8f4f 	dsb	sy
 801673e:	b662      	cpsie	i
 8016740:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8016742:	bf00      	nop
 8016744:	e7fe      	b.n	8016744 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8016746:	683b      	ldr	r3, [r7, #0]
 8016748:	2b00      	cmp	r3, #0
 801674a:	d10c      	bne.n	8016766 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 801674c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016750:	b672      	cpsid	i
 8016752:	f383 8811 	msr	BASEPRI, r3
 8016756:	f3bf 8f6f 	isb	sy
 801675a:	f3bf 8f4f 	dsb	sy
 801675e:	b662      	cpsie	i
 8016760:	627b      	str	r3, [r7, #36]	; 0x24
}
 8016762:	bf00      	nop
 8016764:	e7fe      	b.n	8016764 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d002      	beq.n	8016772 <xQueueGenericCreateStatic+0x5a>
 801676c:	68bb      	ldr	r3, [r7, #8]
 801676e:	2b00      	cmp	r3, #0
 8016770:	d001      	beq.n	8016776 <xQueueGenericCreateStatic+0x5e>
 8016772:	2301      	movs	r3, #1
 8016774:	e000      	b.n	8016778 <xQueueGenericCreateStatic+0x60>
 8016776:	2300      	movs	r3, #0
 8016778:	2b00      	cmp	r3, #0
 801677a:	d10c      	bne.n	8016796 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 801677c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016780:	b672      	cpsid	i
 8016782:	f383 8811 	msr	BASEPRI, r3
 8016786:	f3bf 8f6f 	isb	sy
 801678a:	f3bf 8f4f 	dsb	sy
 801678e:	b662      	cpsie	i
 8016790:	623b      	str	r3, [r7, #32]
}
 8016792:	bf00      	nop
 8016794:	e7fe      	b.n	8016794 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	2b00      	cmp	r3, #0
 801679a:	d102      	bne.n	80167a2 <xQueueGenericCreateStatic+0x8a>
 801679c:	68bb      	ldr	r3, [r7, #8]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d101      	bne.n	80167a6 <xQueueGenericCreateStatic+0x8e>
 80167a2:	2301      	movs	r3, #1
 80167a4:	e000      	b.n	80167a8 <xQueueGenericCreateStatic+0x90>
 80167a6:	2300      	movs	r3, #0
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d10c      	bne.n	80167c6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80167ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167b0:	b672      	cpsid	i
 80167b2:	f383 8811 	msr	BASEPRI, r3
 80167b6:	f3bf 8f6f 	isb	sy
 80167ba:	f3bf 8f4f 	dsb	sy
 80167be:	b662      	cpsie	i
 80167c0:	61fb      	str	r3, [r7, #28]
}
 80167c2:	bf00      	nop
 80167c4:	e7fe      	b.n	80167c4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80167c6:	2348      	movs	r3, #72	; 0x48
 80167c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80167ca:	697b      	ldr	r3, [r7, #20]
 80167cc:	2b48      	cmp	r3, #72	; 0x48
 80167ce:	d00c      	beq.n	80167ea <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80167d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167d4:	b672      	cpsid	i
 80167d6:	f383 8811 	msr	BASEPRI, r3
 80167da:	f3bf 8f6f 	isb	sy
 80167de:	f3bf 8f4f 	dsb	sy
 80167e2:	b662      	cpsie	i
 80167e4:	61bb      	str	r3, [r7, #24]
}
 80167e6:	bf00      	nop
 80167e8:	e7fe      	b.n	80167e8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80167ea:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80167ec:	683b      	ldr	r3, [r7, #0]
 80167ee:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80167f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d00d      	beq.n	8016812 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80167f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167f8:	2201      	movs	r2, #1
 80167fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80167fe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8016802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016804:	9300      	str	r3, [sp, #0]
 8016806:	4613      	mov	r3, r2
 8016808:	687a      	ldr	r2, [r7, #4]
 801680a:	68b9      	ldr	r1, [r7, #8]
 801680c:	68f8      	ldr	r0, [r7, #12]
 801680e:	f000 f847 	bl	80168a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8016814:	4618      	mov	r0, r3
 8016816:	3730      	adds	r7, #48	; 0x30
 8016818:	46bd      	mov	sp, r7
 801681a:	bd80      	pop	{r7, pc}

0801681c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801681c:	b580      	push	{r7, lr}
 801681e:	b08a      	sub	sp, #40	; 0x28
 8016820:	af02      	add	r7, sp, #8
 8016822:	60f8      	str	r0, [r7, #12]
 8016824:	60b9      	str	r1, [r7, #8]
 8016826:	4613      	mov	r3, r2
 8016828:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	2b00      	cmp	r3, #0
 801682e:	d10c      	bne.n	801684a <xQueueGenericCreate+0x2e>
	__asm volatile
 8016830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016834:	b672      	cpsid	i
 8016836:	f383 8811 	msr	BASEPRI, r3
 801683a:	f3bf 8f6f 	isb	sy
 801683e:	f3bf 8f4f 	dsb	sy
 8016842:	b662      	cpsie	i
 8016844:	613b      	str	r3, [r7, #16]
}
 8016846:	bf00      	nop
 8016848:	e7fe      	b.n	8016848 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801684a:	68bb      	ldr	r3, [r7, #8]
 801684c:	2b00      	cmp	r3, #0
 801684e:	d102      	bne.n	8016856 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8016850:	2300      	movs	r3, #0
 8016852:	61fb      	str	r3, [r7, #28]
 8016854:	e004      	b.n	8016860 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	68ba      	ldr	r2, [r7, #8]
 801685a:	fb02 f303 	mul.w	r3, r2, r3
 801685e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016860:	69fb      	ldr	r3, [r7, #28]
 8016862:	3348      	adds	r3, #72	; 0x48
 8016864:	4618      	mov	r0, r3
 8016866:	f001 ffd5 	bl	8018814 <pvPortMalloc>
 801686a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801686c:	69bb      	ldr	r3, [r7, #24]
 801686e:	2b00      	cmp	r3, #0
 8016870:	d011      	beq.n	8016896 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8016872:	69bb      	ldr	r3, [r7, #24]
 8016874:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016876:	697b      	ldr	r3, [r7, #20]
 8016878:	3348      	adds	r3, #72	; 0x48
 801687a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801687c:	69bb      	ldr	r3, [r7, #24]
 801687e:	2200      	movs	r2, #0
 8016880:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016884:	79fa      	ldrb	r2, [r7, #7]
 8016886:	69bb      	ldr	r3, [r7, #24]
 8016888:	9300      	str	r3, [sp, #0]
 801688a:	4613      	mov	r3, r2
 801688c:	697a      	ldr	r2, [r7, #20]
 801688e:	68b9      	ldr	r1, [r7, #8]
 8016890:	68f8      	ldr	r0, [r7, #12]
 8016892:	f000 f805 	bl	80168a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016896:	69bb      	ldr	r3, [r7, #24]
	}
 8016898:	4618      	mov	r0, r3
 801689a:	3720      	adds	r7, #32
 801689c:	46bd      	mov	sp, r7
 801689e:	bd80      	pop	{r7, pc}

080168a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b084      	sub	sp, #16
 80168a4:	af00      	add	r7, sp, #0
 80168a6:	60f8      	str	r0, [r7, #12]
 80168a8:	60b9      	str	r1, [r7, #8]
 80168aa:	607a      	str	r2, [r7, #4]
 80168ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80168ae:	68bb      	ldr	r3, [r7, #8]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d103      	bne.n	80168bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80168b4:	69bb      	ldr	r3, [r7, #24]
 80168b6:	69ba      	ldr	r2, [r7, #24]
 80168b8:	601a      	str	r2, [r3, #0]
 80168ba:	e002      	b.n	80168c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80168bc:	69bb      	ldr	r3, [r7, #24]
 80168be:	687a      	ldr	r2, [r7, #4]
 80168c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80168c2:	69bb      	ldr	r3, [r7, #24]
 80168c4:	68fa      	ldr	r2, [r7, #12]
 80168c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80168c8:	69bb      	ldr	r3, [r7, #24]
 80168ca:	68ba      	ldr	r2, [r7, #8]
 80168cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80168ce:	2101      	movs	r1, #1
 80168d0:	69b8      	ldr	r0, [r7, #24]
 80168d2:	f7ff feb7 	bl	8016644 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80168d6:	bf00      	nop
 80168d8:	3710      	adds	r7, #16
 80168da:	46bd      	mov	sp, r7
 80168dc:	bd80      	pop	{r7, pc}
	...

080168e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80168e0:	b580      	push	{r7, lr}
 80168e2:	b08e      	sub	sp, #56	; 0x38
 80168e4:	af00      	add	r7, sp, #0
 80168e6:	60f8      	str	r0, [r7, #12]
 80168e8:	60b9      	str	r1, [r7, #8]
 80168ea:	607a      	str	r2, [r7, #4]
 80168ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80168ee:	2300      	movs	r3, #0
 80168f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80168f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d10c      	bne.n	8016916 <xQueueGenericSend+0x36>
	__asm volatile
 80168fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016900:	b672      	cpsid	i
 8016902:	f383 8811 	msr	BASEPRI, r3
 8016906:	f3bf 8f6f 	isb	sy
 801690a:	f3bf 8f4f 	dsb	sy
 801690e:	b662      	cpsie	i
 8016910:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8016912:	bf00      	nop
 8016914:	e7fe      	b.n	8016914 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016916:	68bb      	ldr	r3, [r7, #8]
 8016918:	2b00      	cmp	r3, #0
 801691a:	d103      	bne.n	8016924 <xQueueGenericSend+0x44>
 801691c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801691e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016920:	2b00      	cmp	r3, #0
 8016922:	d101      	bne.n	8016928 <xQueueGenericSend+0x48>
 8016924:	2301      	movs	r3, #1
 8016926:	e000      	b.n	801692a <xQueueGenericSend+0x4a>
 8016928:	2300      	movs	r3, #0
 801692a:	2b00      	cmp	r3, #0
 801692c:	d10c      	bne.n	8016948 <xQueueGenericSend+0x68>
	__asm volatile
 801692e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016932:	b672      	cpsid	i
 8016934:	f383 8811 	msr	BASEPRI, r3
 8016938:	f3bf 8f6f 	isb	sy
 801693c:	f3bf 8f4f 	dsb	sy
 8016940:	b662      	cpsie	i
 8016942:	627b      	str	r3, [r7, #36]	; 0x24
}
 8016944:	bf00      	nop
 8016946:	e7fe      	b.n	8016946 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016948:	683b      	ldr	r3, [r7, #0]
 801694a:	2b02      	cmp	r3, #2
 801694c:	d103      	bne.n	8016956 <xQueueGenericSend+0x76>
 801694e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016952:	2b01      	cmp	r3, #1
 8016954:	d101      	bne.n	801695a <xQueueGenericSend+0x7a>
 8016956:	2301      	movs	r3, #1
 8016958:	e000      	b.n	801695c <xQueueGenericSend+0x7c>
 801695a:	2300      	movs	r3, #0
 801695c:	2b00      	cmp	r3, #0
 801695e:	d10c      	bne.n	801697a <xQueueGenericSend+0x9a>
	__asm volatile
 8016960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016964:	b672      	cpsid	i
 8016966:	f383 8811 	msr	BASEPRI, r3
 801696a:	f3bf 8f6f 	isb	sy
 801696e:	f3bf 8f4f 	dsb	sy
 8016972:	b662      	cpsie	i
 8016974:	623b      	str	r3, [r7, #32]
}
 8016976:	bf00      	nop
 8016978:	e7fe      	b.n	8016978 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801697a:	f001 fa09 	bl	8017d90 <xTaskGetSchedulerState>
 801697e:	4603      	mov	r3, r0
 8016980:	2b00      	cmp	r3, #0
 8016982:	d102      	bne.n	801698a <xQueueGenericSend+0xaa>
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	2b00      	cmp	r3, #0
 8016988:	d101      	bne.n	801698e <xQueueGenericSend+0xae>
 801698a:	2301      	movs	r3, #1
 801698c:	e000      	b.n	8016990 <xQueueGenericSend+0xb0>
 801698e:	2300      	movs	r3, #0
 8016990:	2b00      	cmp	r3, #0
 8016992:	d10c      	bne.n	80169ae <xQueueGenericSend+0xce>
	__asm volatile
 8016994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016998:	b672      	cpsid	i
 801699a:	f383 8811 	msr	BASEPRI, r3
 801699e:	f3bf 8f6f 	isb	sy
 80169a2:	f3bf 8f4f 	dsb	sy
 80169a6:	b662      	cpsie	i
 80169a8:	61fb      	str	r3, [r7, #28]
}
 80169aa:	bf00      	nop
 80169ac:	e7fe      	b.n	80169ac <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80169ae:	f001 fe05 	bl	80185bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80169b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80169b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80169ba:	429a      	cmp	r2, r3
 80169bc:	d302      	bcc.n	80169c4 <xQueueGenericSend+0xe4>
 80169be:	683b      	ldr	r3, [r7, #0]
 80169c0:	2b02      	cmp	r3, #2
 80169c2:	d129      	bne.n	8016a18 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80169c4:	683a      	ldr	r2, [r7, #0]
 80169c6:	68b9      	ldr	r1, [r7, #8]
 80169c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80169ca:	f000 fa9b 	bl	8016f04 <prvCopyDataToQueue>
 80169ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80169d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d010      	beq.n	80169fa <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80169d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169da:	3324      	adds	r3, #36	; 0x24
 80169dc:	4618      	mov	r0, r3
 80169de:	f001 f811 	bl	8017a04 <xTaskRemoveFromEventList>
 80169e2:	4603      	mov	r3, r0
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d013      	beq.n	8016a10 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80169e8:	4b3f      	ldr	r3, [pc, #252]	; (8016ae8 <xQueueGenericSend+0x208>)
 80169ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80169ee:	601a      	str	r2, [r3, #0]
 80169f0:	f3bf 8f4f 	dsb	sy
 80169f4:	f3bf 8f6f 	isb	sy
 80169f8:	e00a      	b.n	8016a10 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80169fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d007      	beq.n	8016a10 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016a00:	4b39      	ldr	r3, [pc, #228]	; (8016ae8 <xQueueGenericSend+0x208>)
 8016a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a06:	601a      	str	r2, [r3, #0]
 8016a08:	f3bf 8f4f 	dsb	sy
 8016a0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016a10:	f001 fe08 	bl	8018624 <vPortExitCritical>
				return pdPASS;
 8016a14:	2301      	movs	r3, #1
 8016a16:	e063      	b.n	8016ae0 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d103      	bne.n	8016a26 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016a1e:	f001 fe01 	bl	8018624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016a22:	2300      	movs	r3, #0
 8016a24:	e05c      	b.n	8016ae0 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d106      	bne.n	8016a3a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016a2c:	f107 0314 	add.w	r3, r7, #20
 8016a30:	4618      	mov	r0, r3
 8016a32:	f001 f84b 	bl	8017acc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016a36:	2301      	movs	r3, #1
 8016a38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016a3a:	f001 fdf3 	bl	8018624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016a3e:	f000 fdb1 	bl	80175a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016a42:	f001 fdbb 	bl	80185bc <vPortEnterCritical>
 8016a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016a4c:	b25b      	sxtb	r3, r3
 8016a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a52:	d103      	bne.n	8016a5c <xQueueGenericSend+0x17c>
 8016a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a56:	2200      	movs	r2, #0
 8016a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016a62:	b25b      	sxtb	r3, r3
 8016a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a68:	d103      	bne.n	8016a72 <xQueueGenericSend+0x192>
 8016a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a6c:	2200      	movs	r2, #0
 8016a6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016a72:	f001 fdd7 	bl	8018624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016a76:	1d3a      	adds	r2, r7, #4
 8016a78:	f107 0314 	add.w	r3, r7, #20
 8016a7c:	4611      	mov	r1, r2
 8016a7e:	4618      	mov	r0, r3
 8016a80:	f001 f83a 	bl	8017af8 <xTaskCheckForTimeOut>
 8016a84:	4603      	mov	r3, r0
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d124      	bne.n	8016ad4 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016a8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016a8c:	f000 fb32 	bl	80170f4 <prvIsQueueFull>
 8016a90:	4603      	mov	r3, r0
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d018      	beq.n	8016ac8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a98:	3310      	adds	r3, #16
 8016a9a:	687a      	ldr	r2, [r7, #4]
 8016a9c:	4611      	mov	r1, r2
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f000 ff8a 	bl	80179b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016aa6:	f000 fabd 	bl	8017024 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016aaa:	f000 fd89 	bl	80175c0 <xTaskResumeAll>
 8016aae:	4603      	mov	r3, r0
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	f47f af7c 	bne.w	80169ae <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8016ab6:	4b0c      	ldr	r3, [pc, #48]	; (8016ae8 <xQueueGenericSend+0x208>)
 8016ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016abc:	601a      	str	r2, [r3, #0]
 8016abe:	f3bf 8f4f 	dsb	sy
 8016ac2:	f3bf 8f6f 	isb	sy
 8016ac6:	e772      	b.n	80169ae <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016aca:	f000 faab 	bl	8017024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016ace:	f000 fd77 	bl	80175c0 <xTaskResumeAll>
 8016ad2:	e76c      	b.n	80169ae <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016ad4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016ad6:	f000 faa5 	bl	8017024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016ada:	f000 fd71 	bl	80175c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016ade:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016ae0:	4618      	mov	r0, r3
 8016ae2:	3738      	adds	r7, #56	; 0x38
 8016ae4:	46bd      	mov	sp, r7
 8016ae6:	bd80      	pop	{r7, pc}
 8016ae8:	e000ed04 	.word	0xe000ed04

08016aec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016aec:	b580      	push	{r7, lr}
 8016aee:	b08e      	sub	sp, #56	; 0x38
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	60f8      	str	r0, [r7, #12]
 8016af4:	60b9      	str	r1, [r7, #8]
 8016af6:	607a      	str	r2, [r7, #4]
 8016af8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d10c      	bne.n	8016b1e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8016b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b08:	b672      	cpsid	i
 8016b0a:	f383 8811 	msr	BASEPRI, r3
 8016b0e:	f3bf 8f6f 	isb	sy
 8016b12:	f3bf 8f4f 	dsb	sy
 8016b16:	b662      	cpsie	i
 8016b18:	627b      	str	r3, [r7, #36]	; 0x24
}
 8016b1a:	bf00      	nop
 8016b1c:	e7fe      	b.n	8016b1c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016b1e:	68bb      	ldr	r3, [r7, #8]
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d103      	bne.n	8016b2c <xQueueGenericSendFromISR+0x40>
 8016b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016b28:	2b00      	cmp	r3, #0
 8016b2a:	d101      	bne.n	8016b30 <xQueueGenericSendFromISR+0x44>
 8016b2c:	2301      	movs	r3, #1
 8016b2e:	e000      	b.n	8016b32 <xQueueGenericSendFromISR+0x46>
 8016b30:	2300      	movs	r3, #0
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d10c      	bne.n	8016b50 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8016b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b3a:	b672      	cpsid	i
 8016b3c:	f383 8811 	msr	BASEPRI, r3
 8016b40:	f3bf 8f6f 	isb	sy
 8016b44:	f3bf 8f4f 	dsb	sy
 8016b48:	b662      	cpsie	i
 8016b4a:	623b      	str	r3, [r7, #32]
}
 8016b4c:	bf00      	nop
 8016b4e:	e7fe      	b.n	8016b4e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016b50:	683b      	ldr	r3, [r7, #0]
 8016b52:	2b02      	cmp	r3, #2
 8016b54:	d103      	bne.n	8016b5e <xQueueGenericSendFromISR+0x72>
 8016b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016b5a:	2b01      	cmp	r3, #1
 8016b5c:	d101      	bne.n	8016b62 <xQueueGenericSendFromISR+0x76>
 8016b5e:	2301      	movs	r3, #1
 8016b60:	e000      	b.n	8016b64 <xQueueGenericSendFromISR+0x78>
 8016b62:	2300      	movs	r3, #0
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d10c      	bne.n	8016b82 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8016b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b6c:	b672      	cpsid	i
 8016b6e:	f383 8811 	msr	BASEPRI, r3
 8016b72:	f3bf 8f6f 	isb	sy
 8016b76:	f3bf 8f4f 	dsb	sy
 8016b7a:	b662      	cpsie	i
 8016b7c:	61fb      	str	r3, [r7, #28]
}
 8016b7e:	bf00      	nop
 8016b80:	e7fe      	b.n	8016b80 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016b82:	f001 fe03 	bl	801878c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016b86:	f3ef 8211 	mrs	r2, BASEPRI
 8016b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b8e:	b672      	cpsid	i
 8016b90:	f383 8811 	msr	BASEPRI, r3
 8016b94:	f3bf 8f6f 	isb	sy
 8016b98:	f3bf 8f4f 	dsb	sy
 8016b9c:	b662      	cpsie	i
 8016b9e:	61ba      	str	r2, [r7, #24]
 8016ba0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016ba2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016bae:	429a      	cmp	r2, r3
 8016bb0:	d302      	bcc.n	8016bb8 <xQueueGenericSendFromISR+0xcc>
 8016bb2:	683b      	ldr	r3, [r7, #0]
 8016bb4:	2b02      	cmp	r3, #2
 8016bb6:	d12c      	bne.n	8016c12 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016bc2:	683a      	ldr	r2, [r7, #0]
 8016bc4:	68b9      	ldr	r1, [r7, #8]
 8016bc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016bc8:	f000 f99c 	bl	8016f04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016bcc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8016bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bd4:	d112      	bne.n	8016bfc <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d016      	beq.n	8016c0c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016be0:	3324      	adds	r3, #36	; 0x24
 8016be2:	4618      	mov	r0, r3
 8016be4:	f000 ff0e 	bl	8017a04 <xTaskRemoveFromEventList>
 8016be8:	4603      	mov	r3, r0
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d00e      	beq.n	8016c0c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d00b      	beq.n	8016c0c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	2201      	movs	r2, #1
 8016bf8:	601a      	str	r2, [r3, #0]
 8016bfa:	e007      	b.n	8016c0c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016bfc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8016c00:	3301      	adds	r3, #1
 8016c02:	b2db      	uxtb	r3, r3
 8016c04:	b25a      	sxtb	r2, r3
 8016c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016c0c:	2301      	movs	r3, #1
 8016c0e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8016c10:	e001      	b.n	8016c16 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016c12:	2300      	movs	r3, #0
 8016c14:	637b      	str	r3, [r7, #52]	; 0x34
 8016c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c18:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016c1a:	693b      	ldr	r3, [r7, #16]
 8016c1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016c20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016c24:	4618      	mov	r0, r3
 8016c26:	3738      	adds	r7, #56	; 0x38
 8016c28:	46bd      	mov	sp, r7
 8016c2a:	bd80      	pop	{r7, pc}

08016c2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016c2c:	b580      	push	{r7, lr}
 8016c2e:	b08c      	sub	sp, #48	; 0x30
 8016c30:	af00      	add	r7, sp, #0
 8016c32:	60f8      	str	r0, [r7, #12]
 8016c34:	60b9      	str	r1, [r7, #8]
 8016c36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016c38:	2300      	movs	r3, #0
 8016c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016c3c:	68fb      	ldr	r3, [r7, #12]
 8016c3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d10c      	bne.n	8016c60 <xQueueReceive+0x34>
	__asm volatile
 8016c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c4a:	b672      	cpsid	i
 8016c4c:	f383 8811 	msr	BASEPRI, r3
 8016c50:	f3bf 8f6f 	isb	sy
 8016c54:	f3bf 8f4f 	dsb	sy
 8016c58:	b662      	cpsie	i
 8016c5a:	623b      	str	r3, [r7, #32]
}
 8016c5c:	bf00      	nop
 8016c5e:	e7fe      	b.n	8016c5e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016c60:	68bb      	ldr	r3, [r7, #8]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d103      	bne.n	8016c6e <xQueueReceive+0x42>
 8016c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c6a:	2b00      	cmp	r3, #0
 8016c6c:	d101      	bne.n	8016c72 <xQueueReceive+0x46>
 8016c6e:	2301      	movs	r3, #1
 8016c70:	e000      	b.n	8016c74 <xQueueReceive+0x48>
 8016c72:	2300      	movs	r3, #0
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d10c      	bne.n	8016c92 <xQueueReceive+0x66>
	__asm volatile
 8016c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c7c:	b672      	cpsid	i
 8016c7e:	f383 8811 	msr	BASEPRI, r3
 8016c82:	f3bf 8f6f 	isb	sy
 8016c86:	f3bf 8f4f 	dsb	sy
 8016c8a:	b662      	cpsie	i
 8016c8c:	61fb      	str	r3, [r7, #28]
}
 8016c8e:	bf00      	nop
 8016c90:	e7fe      	b.n	8016c90 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016c92:	f001 f87d 	bl	8017d90 <xTaskGetSchedulerState>
 8016c96:	4603      	mov	r3, r0
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d102      	bne.n	8016ca2 <xQueueReceive+0x76>
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d101      	bne.n	8016ca6 <xQueueReceive+0x7a>
 8016ca2:	2301      	movs	r3, #1
 8016ca4:	e000      	b.n	8016ca8 <xQueueReceive+0x7c>
 8016ca6:	2300      	movs	r3, #0
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d10c      	bne.n	8016cc6 <xQueueReceive+0x9a>
	__asm volatile
 8016cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cb0:	b672      	cpsid	i
 8016cb2:	f383 8811 	msr	BASEPRI, r3
 8016cb6:	f3bf 8f6f 	isb	sy
 8016cba:	f3bf 8f4f 	dsb	sy
 8016cbe:	b662      	cpsie	i
 8016cc0:	61bb      	str	r3, [r7, #24]
}
 8016cc2:	bf00      	nop
 8016cc4:	e7fe      	b.n	8016cc4 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016cc6:	f001 fc79 	bl	80185bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016cce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d01f      	beq.n	8016d16 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016cd6:	68b9      	ldr	r1, [r7, #8]
 8016cd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016cda:	f000 f97d 	bl	8016fd8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ce0:	1e5a      	subs	r2, r3, #1
 8016ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce8:	691b      	ldr	r3, [r3, #16]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d00f      	beq.n	8016d0e <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016cf0:	3310      	adds	r3, #16
 8016cf2:	4618      	mov	r0, r3
 8016cf4:	f000 fe86 	bl	8017a04 <xTaskRemoveFromEventList>
 8016cf8:	4603      	mov	r3, r0
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d007      	beq.n	8016d0e <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016cfe:	4b3d      	ldr	r3, [pc, #244]	; (8016df4 <xQueueReceive+0x1c8>)
 8016d00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016d04:	601a      	str	r2, [r3, #0]
 8016d06:	f3bf 8f4f 	dsb	sy
 8016d0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016d0e:	f001 fc89 	bl	8018624 <vPortExitCritical>
				return pdPASS;
 8016d12:	2301      	movs	r3, #1
 8016d14:	e069      	b.n	8016dea <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d103      	bne.n	8016d24 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016d1c:	f001 fc82 	bl	8018624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016d20:	2300      	movs	r3, #0
 8016d22:	e062      	b.n	8016dea <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d106      	bne.n	8016d38 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016d2a:	f107 0310 	add.w	r3, r7, #16
 8016d2e:	4618      	mov	r0, r3
 8016d30:	f000 fecc 	bl	8017acc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016d34:	2301      	movs	r3, #1
 8016d36:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016d38:	f001 fc74 	bl	8018624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016d3c:	f000 fc32 	bl	80175a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016d40:	f001 fc3c 	bl	80185bc <vPortEnterCritical>
 8016d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016d4a:	b25b      	sxtb	r3, r3
 8016d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d50:	d103      	bne.n	8016d5a <xQueueReceive+0x12e>
 8016d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d54:	2200      	movs	r2, #0
 8016d56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016d60:	b25b      	sxtb	r3, r3
 8016d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d66:	d103      	bne.n	8016d70 <xQueueReceive+0x144>
 8016d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d6a:	2200      	movs	r2, #0
 8016d6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016d70:	f001 fc58 	bl	8018624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016d74:	1d3a      	adds	r2, r7, #4
 8016d76:	f107 0310 	add.w	r3, r7, #16
 8016d7a:	4611      	mov	r1, r2
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	f000 febb 	bl	8017af8 <xTaskCheckForTimeOut>
 8016d82:	4603      	mov	r3, r0
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d123      	bne.n	8016dd0 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016d88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016d8a:	f000 f99d 	bl	80170c8 <prvIsQueueEmpty>
 8016d8e:	4603      	mov	r3, r0
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d017      	beq.n	8016dc4 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d96:	3324      	adds	r3, #36	; 0x24
 8016d98:	687a      	ldr	r2, [r7, #4]
 8016d9a:	4611      	mov	r1, r2
 8016d9c:	4618      	mov	r0, r3
 8016d9e:	f000 fe0b 	bl	80179b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016da2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016da4:	f000 f93e 	bl	8017024 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016da8:	f000 fc0a 	bl	80175c0 <xTaskResumeAll>
 8016dac:	4603      	mov	r3, r0
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d189      	bne.n	8016cc6 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8016db2:	4b10      	ldr	r3, [pc, #64]	; (8016df4 <xQueueReceive+0x1c8>)
 8016db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016db8:	601a      	str	r2, [r3, #0]
 8016dba:	f3bf 8f4f 	dsb	sy
 8016dbe:	f3bf 8f6f 	isb	sy
 8016dc2:	e780      	b.n	8016cc6 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016dc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016dc6:	f000 f92d 	bl	8017024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016dca:	f000 fbf9 	bl	80175c0 <xTaskResumeAll>
 8016dce:	e77a      	b.n	8016cc6 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016dd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016dd2:	f000 f927 	bl	8017024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016dd6:	f000 fbf3 	bl	80175c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016dda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ddc:	f000 f974 	bl	80170c8 <prvIsQueueEmpty>
 8016de0:	4603      	mov	r3, r0
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	f43f af6f 	beq.w	8016cc6 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016de8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016dea:	4618      	mov	r0, r3
 8016dec:	3730      	adds	r7, #48	; 0x30
 8016dee:	46bd      	mov	sp, r7
 8016df0:	bd80      	pop	{r7, pc}
 8016df2:	bf00      	nop
 8016df4:	e000ed04 	.word	0xe000ed04

08016df8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016df8:	b580      	push	{r7, lr}
 8016dfa:	b08e      	sub	sp, #56	; 0x38
 8016dfc:	af00      	add	r7, sp, #0
 8016dfe:	60f8      	str	r0, [r7, #12]
 8016e00:	60b9      	str	r1, [r7, #8]
 8016e02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d10c      	bne.n	8016e28 <xQueueReceiveFromISR+0x30>
	__asm volatile
 8016e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e12:	b672      	cpsid	i
 8016e14:	f383 8811 	msr	BASEPRI, r3
 8016e18:	f3bf 8f6f 	isb	sy
 8016e1c:	f3bf 8f4f 	dsb	sy
 8016e20:	b662      	cpsie	i
 8016e22:	623b      	str	r3, [r7, #32]
}
 8016e24:	bf00      	nop
 8016e26:	e7fe      	b.n	8016e26 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016e28:	68bb      	ldr	r3, [r7, #8]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d103      	bne.n	8016e36 <xQueueReceiveFromISR+0x3e>
 8016e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d101      	bne.n	8016e3a <xQueueReceiveFromISR+0x42>
 8016e36:	2301      	movs	r3, #1
 8016e38:	e000      	b.n	8016e3c <xQueueReceiveFromISR+0x44>
 8016e3a:	2300      	movs	r3, #0
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d10c      	bne.n	8016e5a <xQueueReceiveFromISR+0x62>
	__asm volatile
 8016e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e44:	b672      	cpsid	i
 8016e46:	f383 8811 	msr	BASEPRI, r3
 8016e4a:	f3bf 8f6f 	isb	sy
 8016e4e:	f3bf 8f4f 	dsb	sy
 8016e52:	b662      	cpsie	i
 8016e54:	61fb      	str	r3, [r7, #28]
}
 8016e56:	bf00      	nop
 8016e58:	e7fe      	b.n	8016e58 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016e5a:	f001 fc97 	bl	801878c <vPortValidateInterruptPriority>
	__asm volatile
 8016e5e:	f3ef 8211 	mrs	r2, BASEPRI
 8016e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e66:	b672      	cpsid	i
 8016e68:	f383 8811 	msr	BASEPRI, r3
 8016e6c:	f3bf 8f6f 	isb	sy
 8016e70:	f3bf 8f4f 	dsb	sy
 8016e74:	b662      	cpsie	i
 8016e76:	61ba      	str	r2, [r7, #24]
 8016e78:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8016e7a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016e82:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d02f      	beq.n	8016eea <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016e90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016e94:	68b9      	ldr	r1, [r7, #8]
 8016e96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016e98:	f000 f89e 	bl	8016fd8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e9e:	1e5a      	subs	r2, r3, #1
 8016ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ea2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016ea4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016eac:	d112      	bne.n	8016ed4 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016eb0:	691b      	ldr	r3, [r3, #16]
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d016      	beq.n	8016ee4 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016eb8:	3310      	adds	r3, #16
 8016eba:	4618      	mov	r0, r3
 8016ebc:	f000 fda2 	bl	8017a04 <xTaskRemoveFromEventList>
 8016ec0:	4603      	mov	r3, r0
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d00e      	beq.n	8016ee4 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d00b      	beq.n	8016ee4 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	2201      	movs	r2, #1
 8016ed0:	601a      	str	r2, [r3, #0]
 8016ed2:	e007      	b.n	8016ee4 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016ed8:	3301      	adds	r3, #1
 8016eda:	b2db      	uxtb	r3, r3
 8016edc:	b25a      	sxtb	r2, r3
 8016ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8016ee4:	2301      	movs	r3, #1
 8016ee6:	637b      	str	r3, [r7, #52]	; 0x34
 8016ee8:	e001      	b.n	8016eee <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 8016eea:	2300      	movs	r3, #0
 8016eec:	637b      	str	r3, [r7, #52]	; 0x34
 8016eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ef0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016ef2:	693b      	ldr	r3, [r7, #16]
 8016ef4:	f383 8811 	msr	BASEPRI, r3
}
 8016ef8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	3738      	adds	r7, #56	; 0x38
 8016f00:	46bd      	mov	sp, r7
 8016f02:	bd80      	pop	{r7, pc}

08016f04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016f04:	b580      	push	{r7, lr}
 8016f06:	b086      	sub	sp, #24
 8016f08:	af00      	add	r7, sp, #0
 8016f0a:	60f8      	str	r0, [r7, #12]
 8016f0c:	60b9      	str	r1, [r7, #8]
 8016f0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8016f10:	2300      	movs	r3, #0
 8016f12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016f18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d10d      	bne.n	8016f3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d14d      	bne.n	8016fc6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016f2a:	68fb      	ldr	r3, [r7, #12]
 8016f2c:	689b      	ldr	r3, [r3, #8]
 8016f2e:	4618      	mov	r0, r3
 8016f30:	f000 ff4c 	bl	8017dcc <xTaskPriorityDisinherit>
 8016f34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	2200      	movs	r2, #0
 8016f3a:	609a      	str	r2, [r3, #8]
 8016f3c:	e043      	b.n	8016fc6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d119      	bne.n	8016f78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016f44:	68fb      	ldr	r3, [r7, #12]
 8016f46:	6858      	ldr	r0, [r3, #4]
 8016f48:	68fb      	ldr	r3, [r7, #12]
 8016f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f4c:	461a      	mov	r2, r3
 8016f4e:	68b9      	ldr	r1, [r7, #8]
 8016f50:	f003 fa6c 	bl	801a42c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	685a      	ldr	r2, [r3, #4]
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f5c:	441a      	add	r2, r3
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016f62:	68fb      	ldr	r3, [r7, #12]
 8016f64:	685a      	ldr	r2, [r3, #4]
 8016f66:	68fb      	ldr	r3, [r7, #12]
 8016f68:	689b      	ldr	r3, [r3, #8]
 8016f6a:	429a      	cmp	r2, r3
 8016f6c:	d32b      	bcc.n	8016fc6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	681a      	ldr	r2, [r3, #0]
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	605a      	str	r2, [r3, #4]
 8016f76:	e026      	b.n	8016fc6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	68d8      	ldr	r0, [r3, #12]
 8016f7c:	68fb      	ldr	r3, [r7, #12]
 8016f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f80:	461a      	mov	r2, r3
 8016f82:	68b9      	ldr	r1, [r7, #8]
 8016f84:	f003 fa52 	bl	801a42c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	68da      	ldr	r2, [r3, #12]
 8016f8c:	68fb      	ldr	r3, [r7, #12]
 8016f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f90:	425b      	negs	r3, r3
 8016f92:	441a      	add	r2, r3
 8016f94:	68fb      	ldr	r3, [r7, #12]
 8016f96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016f98:	68fb      	ldr	r3, [r7, #12]
 8016f9a:	68da      	ldr	r2, [r3, #12]
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	429a      	cmp	r2, r3
 8016fa2:	d207      	bcs.n	8016fb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	689a      	ldr	r2, [r3, #8]
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016fac:	425b      	negs	r3, r3
 8016fae:	441a      	add	r2, r3
 8016fb0:	68fb      	ldr	r3, [r7, #12]
 8016fb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	2b02      	cmp	r3, #2
 8016fb8:	d105      	bne.n	8016fc6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016fba:	693b      	ldr	r3, [r7, #16]
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d002      	beq.n	8016fc6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016fc0:	693b      	ldr	r3, [r7, #16]
 8016fc2:	3b01      	subs	r3, #1
 8016fc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016fc6:	693b      	ldr	r3, [r7, #16]
 8016fc8:	1c5a      	adds	r2, r3, #1
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8016fce:	697b      	ldr	r3, [r7, #20]
}
 8016fd0:	4618      	mov	r0, r3
 8016fd2:	3718      	adds	r7, #24
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	bd80      	pop	{r7, pc}

08016fd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b082      	sub	sp, #8
 8016fdc:	af00      	add	r7, sp, #0
 8016fde:	6078      	str	r0, [r7, #4]
 8016fe0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d018      	beq.n	801701c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	68da      	ldr	r2, [r3, #12]
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ff2:	441a      	add	r2, r3
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	68da      	ldr	r2, [r3, #12]
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	689b      	ldr	r3, [r3, #8]
 8017000:	429a      	cmp	r2, r3
 8017002:	d303      	bcc.n	801700c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	681a      	ldr	r2, [r3, #0]
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	68d9      	ldr	r1, [r3, #12]
 8017010:	687b      	ldr	r3, [r7, #4]
 8017012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017014:	461a      	mov	r2, r3
 8017016:	6838      	ldr	r0, [r7, #0]
 8017018:	f003 fa08 	bl	801a42c <memcpy>
	}
}
 801701c:	bf00      	nop
 801701e:	3708      	adds	r7, #8
 8017020:	46bd      	mov	sp, r7
 8017022:	bd80      	pop	{r7, pc}

08017024 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017024:	b580      	push	{r7, lr}
 8017026:	b084      	sub	sp, #16
 8017028:	af00      	add	r7, sp, #0
 801702a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801702c:	f001 fac6 	bl	80185bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017036:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017038:	e011      	b.n	801705e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801703e:	2b00      	cmp	r3, #0
 8017040:	d012      	beq.n	8017068 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	3324      	adds	r3, #36	; 0x24
 8017046:	4618      	mov	r0, r3
 8017048:	f000 fcdc 	bl	8017a04 <xTaskRemoveFromEventList>
 801704c:	4603      	mov	r3, r0
 801704e:	2b00      	cmp	r3, #0
 8017050:	d001      	beq.n	8017056 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8017052:	f000 fdb7 	bl	8017bc4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017056:	7bfb      	ldrb	r3, [r7, #15]
 8017058:	3b01      	subs	r3, #1
 801705a:	b2db      	uxtb	r3, r3
 801705c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801705e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017062:	2b00      	cmp	r3, #0
 8017064:	dce9      	bgt.n	801703a <prvUnlockQueue+0x16>
 8017066:	e000      	b.n	801706a <prvUnlockQueue+0x46>
					break;
 8017068:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	22ff      	movs	r2, #255	; 0xff
 801706e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8017072:	f001 fad7 	bl	8018624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017076:	f001 faa1 	bl	80185bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017080:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017082:	e011      	b.n	80170a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	691b      	ldr	r3, [r3, #16]
 8017088:	2b00      	cmp	r3, #0
 801708a:	d012      	beq.n	80170b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	3310      	adds	r3, #16
 8017090:	4618      	mov	r0, r3
 8017092:	f000 fcb7 	bl	8017a04 <xTaskRemoveFromEventList>
 8017096:	4603      	mov	r3, r0
 8017098:	2b00      	cmp	r3, #0
 801709a:	d001      	beq.n	80170a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801709c:	f000 fd92 	bl	8017bc4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80170a0:	7bbb      	ldrb	r3, [r7, #14]
 80170a2:	3b01      	subs	r3, #1
 80170a4:	b2db      	uxtb	r3, r3
 80170a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80170a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	dce9      	bgt.n	8017084 <prvUnlockQueue+0x60>
 80170b0:	e000      	b.n	80170b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80170b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	22ff      	movs	r2, #255	; 0xff
 80170b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80170bc:	f001 fab2 	bl	8018624 <vPortExitCritical>
}
 80170c0:	bf00      	nop
 80170c2:	3710      	adds	r7, #16
 80170c4:	46bd      	mov	sp, r7
 80170c6:	bd80      	pop	{r7, pc}

080170c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	b084      	sub	sp, #16
 80170cc:	af00      	add	r7, sp, #0
 80170ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80170d0:	f001 fa74 	bl	80185bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80170d4:	687b      	ldr	r3, [r7, #4]
 80170d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d102      	bne.n	80170e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80170dc:	2301      	movs	r3, #1
 80170de:	60fb      	str	r3, [r7, #12]
 80170e0:	e001      	b.n	80170e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80170e2:	2300      	movs	r3, #0
 80170e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80170e6:	f001 fa9d 	bl	8018624 <vPortExitCritical>

	return xReturn;
 80170ea:	68fb      	ldr	r3, [r7, #12]
}
 80170ec:	4618      	mov	r0, r3
 80170ee:	3710      	adds	r7, #16
 80170f0:	46bd      	mov	sp, r7
 80170f2:	bd80      	pop	{r7, pc}

080170f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	b084      	sub	sp, #16
 80170f8:	af00      	add	r7, sp, #0
 80170fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80170fc:	f001 fa5e 	bl	80185bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017108:	429a      	cmp	r2, r3
 801710a:	d102      	bne.n	8017112 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801710c:	2301      	movs	r3, #1
 801710e:	60fb      	str	r3, [r7, #12]
 8017110:	e001      	b.n	8017116 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8017112:	2300      	movs	r3, #0
 8017114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017116:	f001 fa85 	bl	8018624 <vPortExitCritical>

	return xReturn;
 801711a:	68fb      	ldr	r3, [r7, #12]
}
 801711c:	4618      	mov	r0, r3
 801711e:	3710      	adds	r7, #16
 8017120:	46bd      	mov	sp, r7
 8017122:	bd80      	pop	{r7, pc}

08017124 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017124:	b580      	push	{r7, lr}
 8017126:	b08e      	sub	sp, #56	; 0x38
 8017128:	af04      	add	r7, sp, #16
 801712a:	60f8      	str	r0, [r7, #12]
 801712c:	60b9      	str	r1, [r7, #8]
 801712e:	607a      	str	r2, [r7, #4]
 8017130:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8017132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017134:	2b00      	cmp	r3, #0
 8017136:	d10c      	bne.n	8017152 <xTaskCreateStatic+0x2e>
	__asm volatile
 8017138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801713c:	b672      	cpsid	i
 801713e:	f383 8811 	msr	BASEPRI, r3
 8017142:	f3bf 8f6f 	isb	sy
 8017146:	f3bf 8f4f 	dsb	sy
 801714a:	b662      	cpsie	i
 801714c:	623b      	str	r3, [r7, #32]
}
 801714e:	bf00      	nop
 8017150:	e7fe      	b.n	8017150 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8017152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017154:	2b00      	cmp	r3, #0
 8017156:	d10c      	bne.n	8017172 <xTaskCreateStatic+0x4e>
	__asm volatile
 8017158:	f04f 0350 	mov.w	r3, #80	; 0x50
 801715c:	b672      	cpsid	i
 801715e:	f383 8811 	msr	BASEPRI, r3
 8017162:	f3bf 8f6f 	isb	sy
 8017166:	f3bf 8f4f 	dsb	sy
 801716a:	b662      	cpsie	i
 801716c:	61fb      	str	r3, [r7, #28]
}
 801716e:	bf00      	nop
 8017170:	e7fe      	b.n	8017170 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8017172:	2358      	movs	r3, #88	; 0x58
 8017174:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017176:	693b      	ldr	r3, [r7, #16]
 8017178:	2b58      	cmp	r3, #88	; 0x58
 801717a:	d00c      	beq.n	8017196 <xTaskCreateStatic+0x72>
	__asm volatile
 801717c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017180:	b672      	cpsid	i
 8017182:	f383 8811 	msr	BASEPRI, r3
 8017186:	f3bf 8f6f 	isb	sy
 801718a:	f3bf 8f4f 	dsb	sy
 801718e:	b662      	cpsie	i
 8017190:	61bb      	str	r3, [r7, #24]
}
 8017192:	bf00      	nop
 8017194:	e7fe      	b.n	8017194 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017196:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8017198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801719a:	2b00      	cmp	r3, #0
 801719c:	d01e      	beq.n	80171dc <xTaskCreateStatic+0xb8>
 801719e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d01b      	beq.n	80171dc <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80171a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80171a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80171a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80171ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80171ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171b0:	2202      	movs	r2, #2
 80171b2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80171b6:	2300      	movs	r3, #0
 80171b8:	9303      	str	r3, [sp, #12]
 80171ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171bc:	9302      	str	r3, [sp, #8]
 80171be:	f107 0314 	add.w	r3, r7, #20
 80171c2:	9301      	str	r3, [sp, #4]
 80171c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171c6:	9300      	str	r3, [sp, #0]
 80171c8:	683b      	ldr	r3, [r7, #0]
 80171ca:	687a      	ldr	r2, [r7, #4]
 80171cc:	68b9      	ldr	r1, [r7, #8]
 80171ce:	68f8      	ldr	r0, [r7, #12]
 80171d0:	f000 f850 	bl	8017274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80171d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80171d6:	f000 f8e1 	bl	801739c <prvAddNewTaskToReadyList>
 80171da:	e001      	b.n	80171e0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80171dc:	2300      	movs	r3, #0
 80171de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80171e0:	697b      	ldr	r3, [r7, #20]
	}
 80171e2:	4618      	mov	r0, r3
 80171e4:	3728      	adds	r7, #40	; 0x28
 80171e6:	46bd      	mov	sp, r7
 80171e8:	bd80      	pop	{r7, pc}

080171ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80171ea:	b580      	push	{r7, lr}
 80171ec:	b08c      	sub	sp, #48	; 0x30
 80171ee:	af04      	add	r7, sp, #16
 80171f0:	60f8      	str	r0, [r7, #12]
 80171f2:	60b9      	str	r1, [r7, #8]
 80171f4:	603b      	str	r3, [r7, #0]
 80171f6:	4613      	mov	r3, r2
 80171f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80171fa:	88fb      	ldrh	r3, [r7, #6]
 80171fc:	009b      	lsls	r3, r3, #2
 80171fe:	4618      	mov	r0, r3
 8017200:	f001 fb08 	bl	8018814 <pvPortMalloc>
 8017204:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8017206:	697b      	ldr	r3, [r7, #20]
 8017208:	2b00      	cmp	r3, #0
 801720a:	d00e      	beq.n	801722a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801720c:	2058      	movs	r0, #88	; 0x58
 801720e:	f001 fb01 	bl	8018814 <pvPortMalloc>
 8017212:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8017214:	69fb      	ldr	r3, [r7, #28]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d003      	beq.n	8017222 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801721a:	69fb      	ldr	r3, [r7, #28]
 801721c:	697a      	ldr	r2, [r7, #20]
 801721e:	631a      	str	r2, [r3, #48]	; 0x30
 8017220:	e005      	b.n	801722e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8017222:	6978      	ldr	r0, [r7, #20]
 8017224:	f001 fbc6 	bl	80189b4 <vPortFree>
 8017228:	e001      	b.n	801722e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801722a:	2300      	movs	r3, #0
 801722c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801722e:	69fb      	ldr	r3, [r7, #28]
 8017230:	2b00      	cmp	r3, #0
 8017232:	d017      	beq.n	8017264 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017234:	69fb      	ldr	r3, [r7, #28]
 8017236:	2200      	movs	r2, #0
 8017238:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801723c:	88fa      	ldrh	r2, [r7, #6]
 801723e:	2300      	movs	r3, #0
 8017240:	9303      	str	r3, [sp, #12]
 8017242:	69fb      	ldr	r3, [r7, #28]
 8017244:	9302      	str	r3, [sp, #8]
 8017246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017248:	9301      	str	r3, [sp, #4]
 801724a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801724c:	9300      	str	r3, [sp, #0]
 801724e:	683b      	ldr	r3, [r7, #0]
 8017250:	68b9      	ldr	r1, [r7, #8]
 8017252:	68f8      	ldr	r0, [r7, #12]
 8017254:	f000 f80e 	bl	8017274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017258:	69f8      	ldr	r0, [r7, #28]
 801725a:	f000 f89f 	bl	801739c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801725e:	2301      	movs	r3, #1
 8017260:	61bb      	str	r3, [r7, #24]
 8017262:	e002      	b.n	801726a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017264:	f04f 33ff 	mov.w	r3, #4294967295
 8017268:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801726a:	69bb      	ldr	r3, [r7, #24]
	}
 801726c:	4618      	mov	r0, r3
 801726e:	3720      	adds	r7, #32
 8017270:	46bd      	mov	sp, r7
 8017272:	bd80      	pop	{r7, pc}

08017274 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017274:	b580      	push	{r7, lr}
 8017276:	b088      	sub	sp, #32
 8017278:	af00      	add	r7, sp, #0
 801727a:	60f8      	str	r0, [r7, #12]
 801727c:	60b9      	str	r1, [r7, #8]
 801727e:	607a      	str	r2, [r7, #4]
 8017280:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8017282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017284:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	009b      	lsls	r3, r3, #2
 801728a:	461a      	mov	r2, r3
 801728c:	21a5      	movs	r1, #165	; 0xa5
 801728e:	f003 f8db 	bl	801a448 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8017292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017296:	6879      	ldr	r1, [r7, #4]
 8017298:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 801729c:	440b      	add	r3, r1
 801729e:	009b      	lsls	r3, r3, #2
 80172a0:	4413      	add	r3, r2
 80172a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80172a4:	69bb      	ldr	r3, [r7, #24]
 80172a6:	f023 0307 	bic.w	r3, r3, #7
 80172aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80172ac:	69bb      	ldr	r3, [r7, #24]
 80172ae:	f003 0307 	and.w	r3, r3, #7
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d00c      	beq.n	80172d0 <prvInitialiseNewTask+0x5c>
	__asm volatile
 80172b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80172ba:	b672      	cpsid	i
 80172bc:	f383 8811 	msr	BASEPRI, r3
 80172c0:	f3bf 8f6f 	isb	sy
 80172c4:	f3bf 8f4f 	dsb	sy
 80172c8:	b662      	cpsie	i
 80172ca:	617b      	str	r3, [r7, #20]
}
 80172cc:	bf00      	nop
 80172ce:	e7fe      	b.n	80172ce <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80172d0:	68bb      	ldr	r3, [r7, #8]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d01f      	beq.n	8017316 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80172d6:	2300      	movs	r3, #0
 80172d8:	61fb      	str	r3, [r7, #28]
 80172da:	e012      	b.n	8017302 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80172dc:	68ba      	ldr	r2, [r7, #8]
 80172de:	69fb      	ldr	r3, [r7, #28]
 80172e0:	4413      	add	r3, r2
 80172e2:	7819      	ldrb	r1, [r3, #0]
 80172e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80172e6:	69fb      	ldr	r3, [r7, #28]
 80172e8:	4413      	add	r3, r2
 80172ea:	3334      	adds	r3, #52	; 0x34
 80172ec:	460a      	mov	r2, r1
 80172ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80172f0:	68ba      	ldr	r2, [r7, #8]
 80172f2:	69fb      	ldr	r3, [r7, #28]
 80172f4:	4413      	add	r3, r2
 80172f6:	781b      	ldrb	r3, [r3, #0]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d006      	beq.n	801730a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80172fc:	69fb      	ldr	r3, [r7, #28]
 80172fe:	3301      	adds	r3, #1
 8017300:	61fb      	str	r3, [r7, #28]
 8017302:	69fb      	ldr	r3, [r7, #28]
 8017304:	2b0f      	cmp	r3, #15
 8017306:	d9e9      	bls.n	80172dc <prvInitialiseNewTask+0x68>
 8017308:	e000      	b.n	801730c <prvInitialiseNewTask+0x98>
			{
				break;
 801730a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801730c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801730e:	2200      	movs	r2, #0
 8017310:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8017314:	e003      	b.n	801731e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8017316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017318:	2200      	movs	r2, #0
 801731a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801731e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017320:	2b06      	cmp	r3, #6
 8017322:	d901      	bls.n	8017328 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8017324:	2306      	movs	r3, #6
 8017326:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8017328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801732a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801732c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801732e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017332:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8017334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017336:	2200      	movs	r2, #0
 8017338:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801733a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801733c:	3304      	adds	r3, #4
 801733e:	4618      	mov	r0, r3
 8017340:	f7ff f8ec 	bl	801651c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017346:	3318      	adds	r3, #24
 8017348:	4618      	mov	r0, r3
 801734a:	f7ff f8e7 	bl	801651c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801734e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017352:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017356:	f1c3 0207 	rsb	r2, r3, #7
 801735a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801735c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017362:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8017364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017366:	2200      	movs	r2, #0
 8017368:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801736c:	2200      	movs	r2, #0
 801736e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017372:	2200      	movs	r2, #0
 8017374:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017378:	683a      	ldr	r2, [r7, #0]
 801737a:	68f9      	ldr	r1, [r7, #12]
 801737c:	69b8      	ldr	r0, [r7, #24]
 801737e:	f001 f80d 	bl	801839c <pxPortInitialiseStack>
 8017382:	4602      	mov	r2, r0
 8017384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017386:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801738a:	2b00      	cmp	r3, #0
 801738c:	d002      	beq.n	8017394 <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801738e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017392:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017394:	bf00      	nop
 8017396:	3720      	adds	r7, #32
 8017398:	46bd      	mov	sp, r7
 801739a:	bd80      	pop	{r7, pc}

0801739c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b082      	sub	sp, #8
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80173a4:	f001 f90a 	bl	80185bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80173a8:	4b2a      	ldr	r3, [pc, #168]	; (8017454 <prvAddNewTaskToReadyList+0xb8>)
 80173aa:	681b      	ldr	r3, [r3, #0]
 80173ac:	3301      	adds	r3, #1
 80173ae:	4a29      	ldr	r2, [pc, #164]	; (8017454 <prvAddNewTaskToReadyList+0xb8>)
 80173b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80173b2:	4b29      	ldr	r3, [pc, #164]	; (8017458 <prvAddNewTaskToReadyList+0xbc>)
 80173b4:	681b      	ldr	r3, [r3, #0]
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d109      	bne.n	80173ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80173ba:	4a27      	ldr	r2, [pc, #156]	; (8017458 <prvAddNewTaskToReadyList+0xbc>)
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80173c0:	4b24      	ldr	r3, [pc, #144]	; (8017454 <prvAddNewTaskToReadyList+0xb8>)
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	2b01      	cmp	r3, #1
 80173c6:	d110      	bne.n	80173ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80173c8:	f000 fc22 	bl	8017c10 <prvInitialiseTaskLists>
 80173cc:	e00d      	b.n	80173ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80173ce:	4b23      	ldr	r3, [pc, #140]	; (801745c <prvAddNewTaskToReadyList+0xc0>)
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d109      	bne.n	80173ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80173d6:	4b20      	ldr	r3, [pc, #128]	; (8017458 <prvAddNewTaskToReadyList+0xbc>)
 80173d8:	681b      	ldr	r3, [r3, #0]
 80173da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173e0:	429a      	cmp	r2, r3
 80173e2:	d802      	bhi.n	80173ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80173e4:	4a1c      	ldr	r2, [pc, #112]	; (8017458 <prvAddNewTaskToReadyList+0xbc>)
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80173ea:	4b1d      	ldr	r3, [pc, #116]	; (8017460 <prvAddNewTaskToReadyList+0xc4>)
 80173ec:	681b      	ldr	r3, [r3, #0]
 80173ee:	3301      	adds	r3, #1
 80173f0:	4a1b      	ldr	r2, [pc, #108]	; (8017460 <prvAddNewTaskToReadyList+0xc4>)
 80173f2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173f8:	2201      	movs	r2, #1
 80173fa:	409a      	lsls	r2, r3
 80173fc:	4b19      	ldr	r3, [pc, #100]	; (8017464 <prvAddNewTaskToReadyList+0xc8>)
 80173fe:	681b      	ldr	r3, [r3, #0]
 8017400:	4313      	orrs	r3, r2
 8017402:	4a18      	ldr	r2, [pc, #96]	; (8017464 <prvAddNewTaskToReadyList+0xc8>)
 8017404:	6013      	str	r3, [r2, #0]
 8017406:	687b      	ldr	r3, [r7, #4]
 8017408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801740a:	4613      	mov	r3, r2
 801740c:	009b      	lsls	r3, r3, #2
 801740e:	4413      	add	r3, r2
 8017410:	009b      	lsls	r3, r3, #2
 8017412:	4a15      	ldr	r2, [pc, #84]	; (8017468 <prvAddNewTaskToReadyList+0xcc>)
 8017414:	441a      	add	r2, r3
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	3304      	adds	r3, #4
 801741a:	4619      	mov	r1, r3
 801741c:	4610      	mov	r0, r2
 801741e:	f7ff f88a 	bl	8016536 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017422:	f001 f8ff 	bl	8018624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017426:	4b0d      	ldr	r3, [pc, #52]	; (801745c <prvAddNewTaskToReadyList+0xc0>)
 8017428:	681b      	ldr	r3, [r3, #0]
 801742a:	2b00      	cmp	r3, #0
 801742c:	d00e      	beq.n	801744c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801742e:	4b0a      	ldr	r3, [pc, #40]	; (8017458 <prvAddNewTaskToReadyList+0xbc>)
 8017430:	681b      	ldr	r3, [r3, #0]
 8017432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017438:	429a      	cmp	r2, r3
 801743a:	d207      	bcs.n	801744c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801743c:	4b0b      	ldr	r3, [pc, #44]	; (801746c <prvAddNewTaskToReadyList+0xd0>)
 801743e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017442:	601a      	str	r2, [r3, #0]
 8017444:	f3bf 8f4f 	dsb	sy
 8017448:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801744c:	bf00      	nop
 801744e:	3708      	adds	r7, #8
 8017450:	46bd      	mov	sp, r7
 8017452:	bd80      	pop	{r7, pc}
 8017454:	200004e4 	.word	0x200004e4
 8017458:	200003e4 	.word	0x200003e4
 801745c:	200004f0 	.word	0x200004f0
 8017460:	20000500 	.word	0x20000500
 8017464:	200004ec 	.word	0x200004ec
 8017468:	200003e8 	.word	0x200003e8
 801746c:	e000ed04 	.word	0xe000ed04

08017470 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017470:	b580      	push	{r7, lr}
 8017472:	b084      	sub	sp, #16
 8017474:	af00      	add	r7, sp, #0
 8017476:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017478:	2300      	movs	r3, #0
 801747a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801747c:	687b      	ldr	r3, [r7, #4]
 801747e:	2b00      	cmp	r3, #0
 8017480:	d019      	beq.n	80174b6 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017482:	4b14      	ldr	r3, [pc, #80]	; (80174d4 <vTaskDelay+0x64>)
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	2b00      	cmp	r3, #0
 8017488:	d00c      	beq.n	80174a4 <vTaskDelay+0x34>
	__asm volatile
 801748a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801748e:	b672      	cpsid	i
 8017490:	f383 8811 	msr	BASEPRI, r3
 8017494:	f3bf 8f6f 	isb	sy
 8017498:	f3bf 8f4f 	dsb	sy
 801749c:	b662      	cpsie	i
 801749e:	60bb      	str	r3, [r7, #8]
}
 80174a0:	bf00      	nop
 80174a2:	e7fe      	b.n	80174a2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80174a4:	f000 f87e 	bl	80175a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80174a8:	2100      	movs	r1, #0
 80174aa:	6878      	ldr	r0, [r7, #4]
 80174ac:	f000 ff10 	bl	80182d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80174b0:	f000 f886 	bl	80175c0 <xTaskResumeAll>
 80174b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d107      	bne.n	80174cc <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80174bc:	4b06      	ldr	r3, [pc, #24]	; (80174d8 <vTaskDelay+0x68>)
 80174be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80174c2:	601a      	str	r2, [r3, #0]
 80174c4:	f3bf 8f4f 	dsb	sy
 80174c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80174cc:	bf00      	nop
 80174ce:	3710      	adds	r7, #16
 80174d0:	46bd      	mov	sp, r7
 80174d2:	bd80      	pop	{r7, pc}
 80174d4:	2000050c 	.word	0x2000050c
 80174d8:	e000ed04 	.word	0xe000ed04

080174dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80174dc:	b580      	push	{r7, lr}
 80174de:	b08a      	sub	sp, #40	; 0x28
 80174e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80174e2:	2300      	movs	r3, #0
 80174e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80174e6:	2300      	movs	r3, #0
 80174e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80174ea:	463a      	mov	r2, r7
 80174ec:	1d39      	adds	r1, r7, #4
 80174ee:	f107 0308 	add.w	r3, r7, #8
 80174f2:	4618      	mov	r0, r3
 80174f4:	f7e9 ff38 	bl	8001368 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80174f8:	6839      	ldr	r1, [r7, #0]
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	68ba      	ldr	r2, [r7, #8]
 80174fe:	9202      	str	r2, [sp, #8]
 8017500:	9301      	str	r3, [sp, #4]
 8017502:	2300      	movs	r3, #0
 8017504:	9300      	str	r3, [sp, #0]
 8017506:	2300      	movs	r3, #0
 8017508:	460a      	mov	r2, r1
 801750a:	4920      	ldr	r1, [pc, #128]	; (801758c <vTaskStartScheduler+0xb0>)
 801750c:	4820      	ldr	r0, [pc, #128]	; (8017590 <vTaskStartScheduler+0xb4>)
 801750e:	f7ff fe09 	bl	8017124 <xTaskCreateStatic>
 8017512:	4603      	mov	r3, r0
 8017514:	4a1f      	ldr	r2, [pc, #124]	; (8017594 <vTaskStartScheduler+0xb8>)
 8017516:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017518:	4b1e      	ldr	r3, [pc, #120]	; (8017594 <vTaskStartScheduler+0xb8>)
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	2b00      	cmp	r3, #0
 801751e:	d002      	beq.n	8017526 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017520:	2301      	movs	r3, #1
 8017522:	617b      	str	r3, [r7, #20]
 8017524:	e001      	b.n	801752a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017526:	2300      	movs	r3, #0
 8017528:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801752a:	697b      	ldr	r3, [r7, #20]
 801752c:	2b01      	cmp	r3, #1
 801752e:	d118      	bne.n	8017562 <vTaskStartScheduler+0x86>
	__asm volatile
 8017530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017534:	b672      	cpsid	i
 8017536:	f383 8811 	msr	BASEPRI, r3
 801753a:	f3bf 8f6f 	isb	sy
 801753e:	f3bf 8f4f 	dsb	sy
 8017542:	b662      	cpsie	i
 8017544:	613b      	str	r3, [r7, #16]
}
 8017546:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017548:	4b13      	ldr	r3, [pc, #76]	; (8017598 <vTaskStartScheduler+0xbc>)
 801754a:	f04f 32ff 	mov.w	r2, #4294967295
 801754e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017550:	4b12      	ldr	r3, [pc, #72]	; (801759c <vTaskStartScheduler+0xc0>)
 8017552:	2201      	movs	r2, #1
 8017554:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017556:	4b12      	ldr	r3, [pc, #72]	; (80175a0 <vTaskStartScheduler+0xc4>)
 8017558:	2200      	movs	r2, #0
 801755a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801755c:	f000 ffb0 	bl	80184c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017560:	e010      	b.n	8017584 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017562:	697b      	ldr	r3, [r7, #20]
 8017564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017568:	d10c      	bne.n	8017584 <vTaskStartScheduler+0xa8>
	__asm volatile
 801756a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801756e:	b672      	cpsid	i
 8017570:	f383 8811 	msr	BASEPRI, r3
 8017574:	f3bf 8f6f 	isb	sy
 8017578:	f3bf 8f4f 	dsb	sy
 801757c:	b662      	cpsie	i
 801757e:	60fb      	str	r3, [r7, #12]
}
 8017580:	bf00      	nop
 8017582:	e7fe      	b.n	8017582 <vTaskStartScheduler+0xa6>
}
 8017584:	bf00      	nop
 8017586:	3718      	adds	r7, #24
 8017588:	46bd      	mov	sp, r7
 801758a:	bd80      	pop	{r7, pc}
 801758c:	0801ba5c 	.word	0x0801ba5c
 8017590:	08017bdd 	.word	0x08017bdd
 8017594:	20000508 	.word	0x20000508
 8017598:	20000504 	.word	0x20000504
 801759c:	200004f0 	.word	0x200004f0
 80175a0:	200004e8 	.word	0x200004e8

080175a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80175a4:	b480      	push	{r7}
 80175a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80175a8:	4b04      	ldr	r3, [pc, #16]	; (80175bc <vTaskSuspendAll+0x18>)
 80175aa:	681b      	ldr	r3, [r3, #0]
 80175ac:	3301      	adds	r3, #1
 80175ae:	4a03      	ldr	r2, [pc, #12]	; (80175bc <vTaskSuspendAll+0x18>)
 80175b0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80175b2:	bf00      	nop
 80175b4:	46bd      	mov	sp, r7
 80175b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ba:	4770      	bx	lr
 80175bc:	2000050c 	.word	0x2000050c

080175c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b084      	sub	sp, #16
 80175c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80175c6:	2300      	movs	r3, #0
 80175c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80175ca:	2300      	movs	r3, #0
 80175cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80175ce:	4b42      	ldr	r3, [pc, #264]	; (80176d8 <xTaskResumeAll+0x118>)
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d10c      	bne.n	80175f0 <xTaskResumeAll+0x30>
	__asm volatile
 80175d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175da:	b672      	cpsid	i
 80175dc:	f383 8811 	msr	BASEPRI, r3
 80175e0:	f3bf 8f6f 	isb	sy
 80175e4:	f3bf 8f4f 	dsb	sy
 80175e8:	b662      	cpsie	i
 80175ea:	603b      	str	r3, [r7, #0]
}
 80175ec:	bf00      	nop
 80175ee:	e7fe      	b.n	80175ee <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80175f0:	f000 ffe4 	bl	80185bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80175f4:	4b38      	ldr	r3, [pc, #224]	; (80176d8 <xTaskResumeAll+0x118>)
 80175f6:	681b      	ldr	r3, [r3, #0]
 80175f8:	3b01      	subs	r3, #1
 80175fa:	4a37      	ldr	r2, [pc, #220]	; (80176d8 <xTaskResumeAll+0x118>)
 80175fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80175fe:	4b36      	ldr	r3, [pc, #216]	; (80176d8 <xTaskResumeAll+0x118>)
 8017600:	681b      	ldr	r3, [r3, #0]
 8017602:	2b00      	cmp	r3, #0
 8017604:	d161      	bne.n	80176ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017606:	4b35      	ldr	r3, [pc, #212]	; (80176dc <xTaskResumeAll+0x11c>)
 8017608:	681b      	ldr	r3, [r3, #0]
 801760a:	2b00      	cmp	r3, #0
 801760c:	d05d      	beq.n	80176ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801760e:	e02e      	b.n	801766e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017610:	4b33      	ldr	r3, [pc, #204]	; (80176e0 <xTaskResumeAll+0x120>)
 8017612:	68db      	ldr	r3, [r3, #12]
 8017614:	68db      	ldr	r3, [r3, #12]
 8017616:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	3318      	adds	r3, #24
 801761c:	4618      	mov	r0, r3
 801761e:	f7fe ffe7 	bl	80165f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017622:	68fb      	ldr	r3, [r7, #12]
 8017624:	3304      	adds	r3, #4
 8017626:	4618      	mov	r0, r3
 8017628:	f7fe ffe2 	bl	80165f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801762c:	68fb      	ldr	r3, [r7, #12]
 801762e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017630:	2201      	movs	r2, #1
 8017632:	409a      	lsls	r2, r3
 8017634:	4b2b      	ldr	r3, [pc, #172]	; (80176e4 <xTaskResumeAll+0x124>)
 8017636:	681b      	ldr	r3, [r3, #0]
 8017638:	4313      	orrs	r3, r2
 801763a:	4a2a      	ldr	r2, [pc, #168]	; (80176e4 <xTaskResumeAll+0x124>)
 801763c:	6013      	str	r3, [r2, #0]
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017642:	4613      	mov	r3, r2
 8017644:	009b      	lsls	r3, r3, #2
 8017646:	4413      	add	r3, r2
 8017648:	009b      	lsls	r3, r3, #2
 801764a:	4a27      	ldr	r2, [pc, #156]	; (80176e8 <xTaskResumeAll+0x128>)
 801764c:	441a      	add	r2, r3
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	3304      	adds	r3, #4
 8017652:	4619      	mov	r1, r3
 8017654:	4610      	mov	r0, r2
 8017656:	f7fe ff6e 	bl	8016536 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801765a:	68fb      	ldr	r3, [r7, #12]
 801765c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801765e:	4b23      	ldr	r3, [pc, #140]	; (80176ec <xTaskResumeAll+0x12c>)
 8017660:	681b      	ldr	r3, [r3, #0]
 8017662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017664:	429a      	cmp	r2, r3
 8017666:	d302      	bcc.n	801766e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017668:	4b21      	ldr	r3, [pc, #132]	; (80176f0 <xTaskResumeAll+0x130>)
 801766a:	2201      	movs	r2, #1
 801766c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801766e:	4b1c      	ldr	r3, [pc, #112]	; (80176e0 <xTaskResumeAll+0x120>)
 8017670:	681b      	ldr	r3, [r3, #0]
 8017672:	2b00      	cmp	r3, #0
 8017674:	d1cc      	bne.n	8017610 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017676:	68fb      	ldr	r3, [r7, #12]
 8017678:	2b00      	cmp	r3, #0
 801767a:	d001      	beq.n	8017680 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801767c:	f000 fb68 	bl	8017d50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8017680:	4b1c      	ldr	r3, [pc, #112]	; (80176f4 <xTaskResumeAll+0x134>)
 8017682:	681b      	ldr	r3, [r3, #0]
 8017684:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8017686:	687b      	ldr	r3, [r7, #4]
 8017688:	2b00      	cmp	r3, #0
 801768a:	d010      	beq.n	80176ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801768c:	f000 f858 	bl	8017740 <xTaskIncrementTick>
 8017690:	4603      	mov	r3, r0
 8017692:	2b00      	cmp	r3, #0
 8017694:	d002      	beq.n	801769c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017696:	4b16      	ldr	r3, [pc, #88]	; (80176f0 <xTaskResumeAll+0x130>)
 8017698:	2201      	movs	r2, #1
 801769a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	3b01      	subs	r3, #1
 80176a0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d1f1      	bne.n	801768c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80176a8:	4b12      	ldr	r3, [pc, #72]	; (80176f4 <xTaskResumeAll+0x134>)
 80176aa:	2200      	movs	r2, #0
 80176ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80176ae:	4b10      	ldr	r3, [pc, #64]	; (80176f0 <xTaskResumeAll+0x130>)
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d009      	beq.n	80176ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80176b6:	2301      	movs	r3, #1
 80176b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80176ba:	4b0f      	ldr	r3, [pc, #60]	; (80176f8 <xTaskResumeAll+0x138>)
 80176bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80176c0:	601a      	str	r2, [r3, #0]
 80176c2:	f3bf 8f4f 	dsb	sy
 80176c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80176ca:	f000 ffab 	bl	8018624 <vPortExitCritical>

	return xAlreadyYielded;
 80176ce:	68bb      	ldr	r3, [r7, #8]
}
 80176d0:	4618      	mov	r0, r3
 80176d2:	3710      	adds	r7, #16
 80176d4:	46bd      	mov	sp, r7
 80176d6:	bd80      	pop	{r7, pc}
 80176d8:	2000050c 	.word	0x2000050c
 80176dc:	200004e4 	.word	0x200004e4
 80176e0:	200004a4 	.word	0x200004a4
 80176e4:	200004ec 	.word	0x200004ec
 80176e8:	200003e8 	.word	0x200003e8
 80176ec:	200003e4 	.word	0x200003e4
 80176f0:	200004f8 	.word	0x200004f8
 80176f4:	200004f4 	.word	0x200004f4
 80176f8:	e000ed04 	.word	0xe000ed04

080176fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80176fc:	b480      	push	{r7}
 80176fe:	b083      	sub	sp, #12
 8017700:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017702:	4b05      	ldr	r3, [pc, #20]	; (8017718 <xTaskGetTickCount+0x1c>)
 8017704:	681b      	ldr	r3, [r3, #0]
 8017706:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017708:	687b      	ldr	r3, [r7, #4]
}
 801770a:	4618      	mov	r0, r3
 801770c:	370c      	adds	r7, #12
 801770e:	46bd      	mov	sp, r7
 8017710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017714:	4770      	bx	lr
 8017716:	bf00      	nop
 8017718:	200004e8 	.word	0x200004e8

0801771c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801771c:	b580      	push	{r7, lr}
 801771e:	b082      	sub	sp, #8
 8017720:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017722:	f001 f833 	bl	801878c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8017726:	2300      	movs	r3, #0
 8017728:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801772a:	4b04      	ldr	r3, [pc, #16]	; (801773c <xTaskGetTickCountFromISR+0x20>)
 801772c:	681b      	ldr	r3, [r3, #0]
 801772e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017730:	683b      	ldr	r3, [r7, #0]
}
 8017732:	4618      	mov	r0, r3
 8017734:	3708      	adds	r7, #8
 8017736:	46bd      	mov	sp, r7
 8017738:	bd80      	pop	{r7, pc}
 801773a:	bf00      	nop
 801773c:	200004e8 	.word	0x200004e8

08017740 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017740:	b580      	push	{r7, lr}
 8017742:	b086      	sub	sp, #24
 8017744:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017746:	2300      	movs	r3, #0
 8017748:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801774a:	4b4f      	ldr	r3, [pc, #316]	; (8017888 <xTaskIncrementTick+0x148>)
 801774c:	681b      	ldr	r3, [r3, #0]
 801774e:	2b00      	cmp	r3, #0
 8017750:	f040 808a 	bne.w	8017868 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017754:	4b4d      	ldr	r3, [pc, #308]	; (801788c <xTaskIncrementTick+0x14c>)
 8017756:	681b      	ldr	r3, [r3, #0]
 8017758:	3301      	adds	r3, #1
 801775a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801775c:	4a4b      	ldr	r2, [pc, #300]	; (801788c <xTaskIncrementTick+0x14c>)
 801775e:	693b      	ldr	r3, [r7, #16]
 8017760:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017762:	693b      	ldr	r3, [r7, #16]
 8017764:	2b00      	cmp	r3, #0
 8017766:	d122      	bne.n	80177ae <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8017768:	4b49      	ldr	r3, [pc, #292]	; (8017890 <xTaskIncrementTick+0x150>)
 801776a:	681b      	ldr	r3, [r3, #0]
 801776c:	681b      	ldr	r3, [r3, #0]
 801776e:	2b00      	cmp	r3, #0
 8017770:	d00c      	beq.n	801778c <xTaskIncrementTick+0x4c>
	__asm volatile
 8017772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017776:	b672      	cpsid	i
 8017778:	f383 8811 	msr	BASEPRI, r3
 801777c:	f3bf 8f6f 	isb	sy
 8017780:	f3bf 8f4f 	dsb	sy
 8017784:	b662      	cpsie	i
 8017786:	603b      	str	r3, [r7, #0]
}
 8017788:	bf00      	nop
 801778a:	e7fe      	b.n	801778a <xTaskIncrementTick+0x4a>
 801778c:	4b40      	ldr	r3, [pc, #256]	; (8017890 <xTaskIncrementTick+0x150>)
 801778e:	681b      	ldr	r3, [r3, #0]
 8017790:	60fb      	str	r3, [r7, #12]
 8017792:	4b40      	ldr	r3, [pc, #256]	; (8017894 <xTaskIncrementTick+0x154>)
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	4a3e      	ldr	r2, [pc, #248]	; (8017890 <xTaskIncrementTick+0x150>)
 8017798:	6013      	str	r3, [r2, #0]
 801779a:	4a3e      	ldr	r2, [pc, #248]	; (8017894 <xTaskIncrementTick+0x154>)
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	6013      	str	r3, [r2, #0]
 80177a0:	4b3d      	ldr	r3, [pc, #244]	; (8017898 <xTaskIncrementTick+0x158>)
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	3301      	adds	r3, #1
 80177a6:	4a3c      	ldr	r2, [pc, #240]	; (8017898 <xTaskIncrementTick+0x158>)
 80177a8:	6013      	str	r3, [r2, #0]
 80177aa:	f000 fad1 	bl	8017d50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80177ae:	4b3b      	ldr	r3, [pc, #236]	; (801789c <xTaskIncrementTick+0x15c>)
 80177b0:	681b      	ldr	r3, [r3, #0]
 80177b2:	693a      	ldr	r2, [r7, #16]
 80177b4:	429a      	cmp	r2, r3
 80177b6:	d348      	bcc.n	801784a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80177b8:	4b35      	ldr	r3, [pc, #212]	; (8017890 <xTaskIncrementTick+0x150>)
 80177ba:	681b      	ldr	r3, [r3, #0]
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d104      	bne.n	80177cc <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80177c2:	4b36      	ldr	r3, [pc, #216]	; (801789c <xTaskIncrementTick+0x15c>)
 80177c4:	f04f 32ff 	mov.w	r2, #4294967295
 80177c8:	601a      	str	r2, [r3, #0]
					break;
 80177ca:	e03e      	b.n	801784a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80177cc:	4b30      	ldr	r3, [pc, #192]	; (8017890 <xTaskIncrementTick+0x150>)
 80177ce:	681b      	ldr	r3, [r3, #0]
 80177d0:	68db      	ldr	r3, [r3, #12]
 80177d2:	68db      	ldr	r3, [r3, #12]
 80177d4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80177d6:	68bb      	ldr	r3, [r7, #8]
 80177d8:	685b      	ldr	r3, [r3, #4]
 80177da:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80177dc:	693a      	ldr	r2, [r7, #16]
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	429a      	cmp	r2, r3
 80177e2:	d203      	bcs.n	80177ec <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80177e4:	4a2d      	ldr	r2, [pc, #180]	; (801789c <xTaskIncrementTick+0x15c>)
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80177ea:	e02e      	b.n	801784a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80177ec:	68bb      	ldr	r3, [r7, #8]
 80177ee:	3304      	adds	r3, #4
 80177f0:	4618      	mov	r0, r3
 80177f2:	f7fe fefd 	bl	80165f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80177f6:	68bb      	ldr	r3, [r7, #8]
 80177f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d004      	beq.n	8017808 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80177fe:	68bb      	ldr	r3, [r7, #8]
 8017800:	3318      	adds	r3, #24
 8017802:	4618      	mov	r0, r3
 8017804:	f7fe fef4 	bl	80165f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017808:	68bb      	ldr	r3, [r7, #8]
 801780a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801780c:	2201      	movs	r2, #1
 801780e:	409a      	lsls	r2, r3
 8017810:	4b23      	ldr	r3, [pc, #140]	; (80178a0 <xTaskIncrementTick+0x160>)
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	4313      	orrs	r3, r2
 8017816:	4a22      	ldr	r2, [pc, #136]	; (80178a0 <xTaskIncrementTick+0x160>)
 8017818:	6013      	str	r3, [r2, #0]
 801781a:	68bb      	ldr	r3, [r7, #8]
 801781c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801781e:	4613      	mov	r3, r2
 8017820:	009b      	lsls	r3, r3, #2
 8017822:	4413      	add	r3, r2
 8017824:	009b      	lsls	r3, r3, #2
 8017826:	4a1f      	ldr	r2, [pc, #124]	; (80178a4 <xTaskIncrementTick+0x164>)
 8017828:	441a      	add	r2, r3
 801782a:	68bb      	ldr	r3, [r7, #8]
 801782c:	3304      	adds	r3, #4
 801782e:	4619      	mov	r1, r3
 8017830:	4610      	mov	r0, r2
 8017832:	f7fe fe80 	bl	8016536 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017836:	68bb      	ldr	r3, [r7, #8]
 8017838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801783a:	4b1b      	ldr	r3, [pc, #108]	; (80178a8 <xTaskIncrementTick+0x168>)
 801783c:	681b      	ldr	r3, [r3, #0]
 801783e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017840:	429a      	cmp	r2, r3
 8017842:	d3b9      	bcc.n	80177b8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8017844:	2301      	movs	r3, #1
 8017846:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017848:	e7b6      	b.n	80177b8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801784a:	4b17      	ldr	r3, [pc, #92]	; (80178a8 <xTaskIncrementTick+0x168>)
 801784c:	681b      	ldr	r3, [r3, #0]
 801784e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017850:	4914      	ldr	r1, [pc, #80]	; (80178a4 <xTaskIncrementTick+0x164>)
 8017852:	4613      	mov	r3, r2
 8017854:	009b      	lsls	r3, r3, #2
 8017856:	4413      	add	r3, r2
 8017858:	009b      	lsls	r3, r3, #2
 801785a:	440b      	add	r3, r1
 801785c:	681b      	ldr	r3, [r3, #0]
 801785e:	2b01      	cmp	r3, #1
 8017860:	d907      	bls.n	8017872 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8017862:	2301      	movs	r3, #1
 8017864:	617b      	str	r3, [r7, #20]
 8017866:	e004      	b.n	8017872 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8017868:	4b10      	ldr	r3, [pc, #64]	; (80178ac <xTaskIncrementTick+0x16c>)
 801786a:	681b      	ldr	r3, [r3, #0]
 801786c:	3301      	adds	r3, #1
 801786e:	4a0f      	ldr	r2, [pc, #60]	; (80178ac <xTaskIncrementTick+0x16c>)
 8017870:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8017872:	4b0f      	ldr	r3, [pc, #60]	; (80178b0 <xTaskIncrementTick+0x170>)
 8017874:	681b      	ldr	r3, [r3, #0]
 8017876:	2b00      	cmp	r3, #0
 8017878:	d001      	beq.n	801787e <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 801787a:	2301      	movs	r3, #1
 801787c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801787e:	697b      	ldr	r3, [r7, #20]
}
 8017880:	4618      	mov	r0, r3
 8017882:	3718      	adds	r7, #24
 8017884:	46bd      	mov	sp, r7
 8017886:	bd80      	pop	{r7, pc}
 8017888:	2000050c 	.word	0x2000050c
 801788c:	200004e8 	.word	0x200004e8
 8017890:	2000049c 	.word	0x2000049c
 8017894:	200004a0 	.word	0x200004a0
 8017898:	200004fc 	.word	0x200004fc
 801789c:	20000504 	.word	0x20000504
 80178a0:	200004ec 	.word	0x200004ec
 80178a4:	200003e8 	.word	0x200003e8
 80178a8:	200003e4 	.word	0x200003e4
 80178ac:	200004f4 	.word	0x200004f4
 80178b0:	200004f8 	.word	0x200004f8

080178b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b088      	sub	sp, #32
 80178b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80178ba:	4b3a      	ldr	r3, [pc, #232]	; (80179a4 <vTaskSwitchContext+0xf0>)
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d003      	beq.n	80178ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80178c2:	4b39      	ldr	r3, [pc, #228]	; (80179a8 <vTaskSwitchContext+0xf4>)
 80178c4:	2201      	movs	r2, #1
 80178c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80178c8:	e068      	b.n	801799c <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 80178ca:	4b37      	ldr	r3, [pc, #220]	; (80179a8 <vTaskSwitchContext+0xf4>)
 80178cc:	2200      	movs	r2, #0
 80178ce:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80178d0:	4b36      	ldr	r3, [pc, #216]	; (80179ac <vTaskSwitchContext+0xf8>)
 80178d2:	681b      	ldr	r3, [r3, #0]
 80178d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80178d6:	61fb      	str	r3, [r7, #28]
 80178d8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 80178dc:	61bb      	str	r3, [r7, #24]
 80178de:	69fb      	ldr	r3, [r7, #28]
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	69ba      	ldr	r2, [r7, #24]
 80178e4:	429a      	cmp	r2, r3
 80178e6:	d111      	bne.n	801790c <vTaskSwitchContext+0x58>
 80178e8:	69fb      	ldr	r3, [r7, #28]
 80178ea:	3304      	adds	r3, #4
 80178ec:	681b      	ldr	r3, [r3, #0]
 80178ee:	69ba      	ldr	r2, [r7, #24]
 80178f0:	429a      	cmp	r2, r3
 80178f2:	d10b      	bne.n	801790c <vTaskSwitchContext+0x58>
 80178f4:	69fb      	ldr	r3, [r7, #28]
 80178f6:	3308      	adds	r3, #8
 80178f8:	681b      	ldr	r3, [r3, #0]
 80178fa:	69ba      	ldr	r2, [r7, #24]
 80178fc:	429a      	cmp	r2, r3
 80178fe:	d105      	bne.n	801790c <vTaskSwitchContext+0x58>
 8017900:	69fb      	ldr	r3, [r7, #28]
 8017902:	330c      	adds	r3, #12
 8017904:	681b      	ldr	r3, [r3, #0]
 8017906:	69ba      	ldr	r2, [r7, #24]
 8017908:	429a      	cmp	r2, r3
 801790a:	d008      	beq.n	801791e <vTaskSwitchContext+0x6a>
 801790c:	4b27      	ldr	r3, [pc, #156]	; (80179ac <vTaskSwitchContext+0xf8>)
 801790e:	681a      	ldr	r2, [r3, #0]
 8017910:	4b26      	ldr	r3, [pc, #152]	; (80179ac <vTaskSwitchContext+0xf8>)
 8017912:	681b      	ldr	r3, [r3, #0]
 8017914:	3334      	adds	r3, #52	; 0x34
 8017916:	4619      	mov	r1, r3
 8017918:	4610      	mov	r0, r2
 801791a:	f7e9 fd12 	bl	8001342 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801791e:	4b24      	ldr	r3, [pc, #144]	; (80179b0 <vTaskSwitchContext+0xfc>)
 8017920:	681b      	ldr	r3, [r3, #0]
 8017922:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8017924:	68fb      	ldr	r3, [r7, #12]
 8017926:	fab3 f383 	clz	r3, r3
 801792a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801792c:	7afb      	ldrb	r3, [r7, #11]
 801792e:	f1c3 031f 	rsb	r3, r3, #31
 8017932:	617b      	str	r3, [r7, #20]
 8017934:	491f      	ldr	r1, [pc, #124]	; (80179b4 <vTaskSwitchContext+0x100>)
 8017936:	697a      	ldr	r2, [r7, #20]
 8017938:	4613      	mov	r3, r2
 801793a:	009b      	lsls	r3, r3, #2
 801793c:	4413      	add	r3, r2
 801793e:	009b      	lsls	r3, r3, #2
 8017940:	440b      	add	r3, r1
 8017942:	681b      	ldr	r3, [r3, #0]
 8017944:	2b00      	cmp	r3, #0
 8017946:	d10c      	bne.n	8017962 <vTaskSwitchContext+0xae>
	__asm volatile
 8017948:	f04f 0350 	mov.w	r3, #80	; 0x50
 801794c:	b672      	cpsid	i
 801794e:	f383 8811 	msr	BASEPRI, r3
 8017952:	f3bf 8f6f 	isb	sy
 8017956:	f3bf 8f4f 	dsb	sy
 801795a:	b662      	cpsie	i
 801795c:	607b      	str	r3, [r7, #4]
}
 801795e:	bf00      	nop
 8017960:	e7fe      	b.n	8017960 <vTaskSwitchContext+0xac>
 8017962:	697a      	ldr	r2, [r7, #20]
 8017964:	4613      	mov	r3, r2
 8017966:	009b      	lsls	r3, r3, #2
 8017968:	4413      	add	r3, r2
 801796a:	009b      	lsls	r3, r3, #2
 801796c:	4a11      	ldr	r2, [pc, #68]	; (80179b4 <vTaskSwitchContext+0x100>)
 801796e:	4413      	add	r3, r2
 8017970:	613b      	str	r3, [r7, #16]
 8017972:	693b      	ldr	r3, [r7, #16]
 8017974:	685b      	ldr	r3, [r3, #4]
 8017976:	685a      	ldr	r2, [r3, #4]
 8017978:	693b      	ldr	r3, [r7, #16]
 801797a:	605a      	str	r2, [r3, #4]
 801797c:	693b      	ldr	r3, [r7, #16]
 801797e:	685a      	ldr	r2, [r3, #4]
 8017980:	693b      	ldr	r3, [r7, #16]
 8017982:	3308      	adds	r3, #8
 8017984:	429a      	cmp	r2, r3
 8017986:	d104      	bne.n	8017992 <vTaskSwitchContext+0xde>
 8017988:	693b      	ldr	r3, [r7, #16]
 801798a:	685b      	ldr	r3, [r3, #4]
 801798c:	685a      	ldr	r2, [r3, #4]
 801798e:	693b      	ldr	r3, [r7, #16]
 8017990:	605a      	str	r2, [r3, #4]
 8017992:	693b      	ldr	r3, [r7, #16]
 8017994:	685b      	ldr	r3, [r3, #4]
 8017996:	68db      	ldr	r3, [r3, #12]
 8017998:	4a04      	ldr	r2, [pc, #16]	; (80179ac <vTaskSwitchContext+0xf8>)
 801799a:	6013      	str	r3, [r2, #0]
}
 801799c:	bf00      	nop
 801799e:	3720      	adds	r7, #32
 80179a0:	46bd      	mov	sp, r7
 80179a2:	bd80      	pop	{r7, pc}
 80179a4:	2000050c 	.word	0x2000050c
 80179a8:	200004f8 	.word	0x200004f8
 80179ac:	200003e4 	.word	0x200003e4
 80179b0:	200004ec 	.word	0x200004ec
 80179b4:	200003e8 	.word	0x200003e8

080179b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80179b8:	b580      	push	{r7, lr}
 80179ba:	b084      	sub	sp, #16
 80179bc:	af00      	add	r7, sp, #0
 80179be:	6078      	str	r0, [r7, #4]
 80179c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d10c      	bne.n	80179e2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80179c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80179cc:	b672      	cpsid	i
 80179ce:	f383 8811 	msr	BASEPRI, r3
 80179d2:	f3bf 8f6f 	isb	sy
 80179d6:	f3bf 8f4f 	dsb	sy
 80179da:	b662      	cpsie	i
 80179dc:	60fb      	str	r3, [r7, #12]
}
 80179de:	bf00      	nop
 80179e0:	e7fe      	b.n	80179e0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80179e2:	4b07      	ldr	r3, [pc, #28]	; (8017a00 <vTaskPlaceOnEventList+0x48>)
 80179e4:	681b      	ldr	r3, [r3, #0]
 80179e6:	3318      	adds	r3, #24
 80179e8:	4619      	mov	r1, r3
 80179ea:	6878      	ldr	r0, [r7, #4]
 80179ec:	f7fe fdc7 	bl	801657e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80179f0:	2101      	movs	r1, #1
 80179f2:	6838      	ldr	r0, [r7, #0]
 80179f4:	f000 fc6c 	bl	80182d0 <prvAddCurrentTaskToDelayedList>
}
 80179f8:	bf00      	nop
 80179fa:	3710      	adds	r7, #16
 80179fc:	46bd      	mov	sp, r7
 80179fe:	bd80      	pop	{r7, pc}
 8017a00:	200003e4 	.word	0x200003e4

08017a04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017a04:	b580      	push	{r7, lr}
 8017a06:	b086      	sub	sp, #24
 8017a08:	af00      	add	r7, sp, #0
 8017a0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	68db      	ldr	r3, [r3, #12]
 8017a10:	68db      	ldr	r3, [r3, #12]
 8017a12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017a14:	693b      	ldr	r3, [r7, #16]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d10c      	bne.n	8017a34 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8017a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a1e:	b672      	cpsid	i
 8017a20:	f383 8811 	msr	BASEPRI, r3
 8017a24:	f3bf 8f6f 	isb	sy
 8017a28:	f3bf 8f4f 	dsb	sy
 8017a2c:	b662      	cpsie	i
 8017a2e:	60fb      	str	r3, [r7, #12]
}
 8017a30:	bf00      	nop
 8017a32:	e7fe      	b.n	8017a32 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017a34:	693b      	ldr	r3, [r7, #16]
 8017a36:	3318      	adds	r3, #24
 8017a38:	4618      	mov	r0, r3
 8017a3a:	f7fe fdd9 	bl	80165f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017a3e:	4b1d      	ldr	r3, [pc, #116]	; (8017ab4 <xTaskRemoveFromEventList+0xb0>)
 8017a40:	681b      	ldr	r3, [r3, #0]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d11c      	bne.n	8017a80 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017a46:	693b      	ldr	r3, [r7, #16]
 8017a48:	3304      	adds	r3, #4
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f7fe fdd0 	bl	80165f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017a50:	693b      	ldr	r3, [r7, #16]
 8017a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a54:	2201      	movs	r2, #1
 8017a56:	409a      	lsls	r2, r3
 8017a58:	4b17      	ldr	r3, [pc, #92]	; (8017ab8 <xTaskRemoveFromEventList+0xb4>)
 8017a5a:	681b      	ldr	r3, [r3, #0]
 8017a5c:	4313      	orrs	r3, r2
 8017a5e:	4a16      	ldr	r2, [pc, #88]	; (8017ab8 <xTaskRemoveFromEventList+0xb4>)
 8017a60:	6013      	str	r3, [r2, #0]
 8017a62:	693b      	ldr	r3, [r7, #16]
 8017a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a66:	4613      	mov	r3, r2
 8017a68:	009b      	lsls	r3, r3, #2
 8017a6a:	4413      	add	r3, r2
 8017a6c:	009b      	lsls	r3, r3, #2
 8017a6e:	4a13      	ldr	r2, [pc, #76]	; (8017abc <xTaskRemoveFromEventList+0xb8>)
 8017a70:	441a      	add	r2, r3
 8017a72:	693b      	ldr	r3, [r7, #16]
 8017a74:	3304      	adds	r3, #4
 8017a76:	4619      	mov	r1, r3
 8017a78:	4610      	mov	r0, r2
 8017a7a:	f7fe fd5c 	bl	8016536 <vListInsertEnd>
 8017a7e:	e005      	b.n	8017a8c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017a80:	693b      	ldr	r3, [r7, #16]
 8017a82:	3318      	adds	r3, #24
 8017a84:	4619      	mov	r1, r3
 8017a86:	480e      	ldr	r0, [pc, #56]	; (8017ac0 <xTaskRemoveFromEventList+0xbc>)
 8017a88:	f7fe fd55 	bl	8016536 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017a8c:	693b      	ldr	r3, [r7, #16]
 8017a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a90:	4b0c      	ldr	r3, [pc, #48]	; (8017ac4 <xTaskRemoveFromEventList+0xc0>)
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a96:	429a      	cmp	r2, r3
 8017a98:	d905      	bls.n	8017aa6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8017a9a:	2301      	movs	r3, #1
 8017a9c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8017a9e:	4b0a      	ldr	r3, [pc, #40]	; (8017ac8 <xTaskRemoveFromEventList+0xc4>)
 8017aa0:	2201      	movs	r2, #1
 8017aa2:	601a      	str	r2, [r3, #0]
 8017aa4:	e001      	b.n	8017aaa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8017aa6:	2300      	movs	r3, #0
 8017aa8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8017aaa:	697b      	ldr	r3, [r7, #20]
}
 8017aac:	4618      	mov	r0, r3
 8017aae:	3718      	adds	r7, #24
 8017ab0:	46bd      	mov	sp, r7
 8017ab2:	bd80      	pop	{r7, pc}
 8017ab4:	2000050c 	.word	0x2000050c
 8017ab8:	200004ec 	.word	0x200004ec
 8017abc:	200003e8 	.word	0x200003e8
 8017ac0:	200004a4 	.word	0x200004a4
 8017ac4:	200003e4 	.word	0x200003e4
 8017ac8:	200004f8 	.word	0x200004f8

08017acc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8017acc:	b480      	push	{r7}
 8017ace:	b083      	sub	sp, #12
 8017ad0:	af00      	add	r7, sp, #0
 8017ad2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017ad4:	4b06      	ldr	r3, [pc, #24]	; (8017af0 <vTaskInternalSetTimeOutState+0x24>)
 8017ad6:	681a      	ldr	r2, [r3, #0]
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017adc:	4b05      	ldr	r3, [pc, #20]	; (8017af4 <vTaskInternalSetTimeOutState+0x28>)
 8017ade:	681a      	ldr	r2, [r3, #0]
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	605a      	str	r2, [r3, #4]
}
 8017ae4:	bf00      	nop
 8017ae6:	370c      	adds	r7, #12
 8017ae8:	46bd      	mov	sp, r7
 8017aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aee:	4770      	bx	lr
 8017af0:	200004fc 	.word	0x200004fc
 8017af4:	200004e8 	.word	0x200004e8

08017af8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8017af8:	b580      	push	{r7, lr}
 8017afa:	b088      	sub	sp, #32
 8017afc:	af00      	add	r7, sp, #0
 8017afe:	6078      	str	r0, [r7, #4]
 8017b00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d10c      	bne.n	8017b22 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8017b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b0c:	b672      	cpsid	i
 8017b0e:	f383 8811 	msr	BASEPRI, r3
 8017b12:	f3bf 8f6f 	isb	sy
 8017b16:	f3bf 8f4f 	dsb	sy
 8017b1a:	b662      	cpsie	i
 8017b1c:	613b      	str	r3, [r7, #16]
}
 8017b1e:	bf00      	nop
 8017b20:	e7fe      	b.n	8017b20 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8017b22:	683b      	ldr	r3, [r7, #0]
 8017b24:	2b00      	cmp	r3, #0
 8017b26:	d10c      	bne.n	8017b42 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8017b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b2c:	b672      	cpsid	i
 8017b2e:	f383 8811 	msr	BASEPRI, r3
 8017b32:	f3bf 8f6f 	isb	sy
 8017b36:	f3bf 8f4f 	dsb	sy
 8017b3a:	b662      	cpsie	i
 8017b3c:	60fb      	str	r3, [r7, #12]
}
 8017b3e:	bf00      	nop
 8017b40:	e7fe      	b.n	8017b40 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8017b42:	f000 fd3b 	bl	80185bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8017b46:	4b1d      	ldr	r3, [pc, #116]	; (8017bbc <xTaskCheckForTimeOut+0xc4>)
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	685b      	ldr	r3, [r3, #4]
 8017b50:	69ba      	ldr	r2, [r7, #24]
 8017b52:	1ad3      	subs	r3, r2, r3
 8017b54:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8017b56:	683b      	ldr	r3, [r7, #0]
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b5e:	d102      	bne.n	8017b66 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017b60:	2300      	movs	r3, #0
 8017b62:	61fb      	str	r3, [r7, #28]
 8017b64:	e023      	b.n	8017bae <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	681a      	ldr	r2, [r3, #0]
 8017b6a:	4b15      	ldr	r3, [pc, #84]	; (8017bc0 <xTaskCheckForTimeOut+0xc8>)
 8017b6c:	681b      	ldr	r3, [r3, #0]
 8017b6e:	429a      	cmp	r2, r3
 8017b70:	d007      	beq.n	8017b82 <xTaskCheckForTimeOut+0x8a>
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	685b      	ldr	r3, [r3, #4]
 8017b76:	69ba      	ldr	r2, [r7, #24]
 8017b78:	429a      	cmp	r2, r3
 8017b7a:	d302      	bcc.n	8017b82 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8017b7c:	2301      	movs	r3, #1
 8017b7e:	61fb      	str	r3, [r7, #28]
 8017b80:	e015      	b.n	8017bae <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017b82:	683b      	ldr	r3, [r7, #0]
 8017b84:	681b      	ldr	r3, [r3, #0]
 8017b86:	697a      	ldr	r2, [r7, #20]
 8017b88:	429a      	cmp	r2, r3
 8017b8a:	d20b      	bcs.n	8017ba4 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8017b8c:	683b      	ldr	r3, [r7, #0]
 8017b8e:	681a      	ldr	r2, [r3, #0]
 8017b90:	697b      	ldr	r3, [r7, #20]
 8017b92:	1ad2      	subs	r2, r2, r3
 8017b94:	683b      	ldr	r3, [r7, #0]
 8017b96:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8017b98:	6878      	ldr	r0, [r7, #4]
 8017b9a:	f7ff ff97 	bl	8017acc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8017b9e:	2300      	movs	r3, #0
 8017ba0:	61fb      	str	r3, [r7, #28]
 8017ba2:	e004      	b.n	8017bae <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8017ba4:	683b      	ldr	r3, [r7, #0]
 8017ba6:	2200      	movs	r2, #0
 8017ba8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8017baa:	2301      	movs	r3, #1
 8017bac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8017bae:	f000 fd39 	bl	8018624 <vPortExitCritical>

	return xReturn;
 8017bb2:	69fb      	ldr	r3, [r7, #28]
}
 8017bb4:	4618      	mov	r0, r3
 8017bb6:	3720      	adds	r7, #32
 8017bb8:	46bd      	mov	sp, r7
 8017bba:	bd80      	pop	{r7, pc}
 8017bbc:	200004e8 	.word	0x200004e8
 8017bc0:	200004fc 	.word	0x200004fc

08017bc4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8017bc4:	b480      	push	{r7}
 8017bc6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8017bc8:	4b03      	ldr	r3, [pc, #12]	; (8017bd8 <vTaskMissedYield+0x14>)
 8017bca:	2201      	movs	r2, #1
 8017bcc:	601a      	str	r2, [r3, #0]
}
 8017bce:	bf00      	nop
 8017bd0:	46bd      	mov	sp, r7
 8017bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bd6:	4770      	bx	lr
 8017bd8:	200004f8 	.word	0x200004f8

08017bdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8017bdc:	b580      	push	{r7, lr}
 8017bde:	b082      	sub	sp, #8
 8017be0:	af00      	add	r7, sp, #0
 8017be2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8017be4:	f000 f854 	bl	8017c90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8017be8:	4b07      	ldr	r3, [pc, #28]	; (8017c08 <prvIdleTask+0x2c>)
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	2b01      	cmp	r3, #1
 8017bee:	d907      	bls.n	8017c00 <prvIdleTask+0x24>
			{
				taskYIELD();
 8017bf0:	4b06      	ldr	r3, [pc, #24]	; (8017c0c <prvIdleTask+0x30>)
 8017bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017bf6:	601a      	str	r2, [r3, #0]
 8017bf8:	f3bf 8f4f 	dsb	sy
 8017bfc:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8017c00:	f7e9 fb98 	bl	8001334 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8017c04:	e7ee      	b.n	8017be4 <prvIdleTask+0x8>
 8017c06:	bf00      	nop
 8017c08:	200003e8 	.word	0x200003e8
 8017c0c:	e000ed04 	.word	0xe000ed04

08017c10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8017c10:	b580      	push	{r7, lr}
 8017c12:	b082      	sub	sp, #8
 8017c14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017c16:	2300      	movs	r3, #0
 8017c18:	607b      	str	r3, [r7, #4]
 8017c1a:	e00c      	b.n	8017c36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017c1c:	687a      	ldr	r2, [r7, #4]
 8017c1e:	4613      	mov	r3, r2
 8017c20:	009b      	lsls	r3, r3, #2
 8017c22:	4413      	add	r3, r2
 8017c24:	009b      	lsls	r3, r3, #2
 8017c26:	4a12      	ldr	r2, [pc, #72]	; (8017c70 <prvInitialiseTaskLists+0x60>)
 8017c28:	4413      	add	r3, r2
 8017c2a:	4618      	mov	r0, r3
 8017c2c:	f7fe fc56 	bl	80164dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	3301      	adds	r3, #1
 8017c34:	607b      	str	r3, [r7, #4]
 8017c36:	687b      	ldr	r3, [r7, #4]
 8017c38:	2b06      	cmp	r3, #6
 8017c3a:	d9ef      	bls.n	8017c1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017c3c:	480d      	ldr	r0, [pc, #52]	; (8017c74 <prvInitialiseTaskLists+0x64>)
 8017c3e:	f7fe fc4d 	bl	80164dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8017c42:	480d      	ldr	r0, [pc, #52]	; (8017c78 <prvInitialiseTaskLists+0x68>)
 8017c44:	f7fe fc4a 	bl	80164dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8017c48:	480c      	ldr	r0, [pc, #48]	; (8017c7c <prvInitialiseTaskLists+0x6c>)
 8017c4a:	f7fe fc47 	bl	80164dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8017c4e:	480c      	ldr	r0, [pc, #48]	; (8017c80 <prvInitialiseTaskLists+0x70>)
 8017c50:	f7fe fc44 	bl	80164dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8017c54:	480b      	ldr	r0, [pc, #44]	; (8017c84 <prvInitialiseTaskLists+0x74>)
 8017c56:	f7fe fc41 	bl	80164dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8017c5a:	4b0b      	ldr	r3, [pc, #44]	; (8017c88 <prvInitialiseTaskLists+0x78>)
 8017c5c:	4a05      	ldr	r2, [pc, #20]	; (8017c74 <prvInitialiseTaskLists+0x64>)
 8017c5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8017c60:	4b0a      	ldr	r3, [pc, #40]	; (8017c8c <prvInitialiseTaskLists+0x7c>)
 8017c62:	4a05      	ldr	r2, [pc, #20]	; (8017c78 <prvInitialiseTaskLists+0x68>)
 8017c64:	601a      	str	r2, [r3, #0]
}
 8017c66:	bf00      	nop
 8017c68:	3708      	adds	r7, #8
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	bd80      	pop	{r7, pc}
 8017c6e:	bf00      	nop
 8017c70:	200003e8 	.word	0x200003e8
 8017c74:	20000474 	.word	0x20000474
 8017c78:	20000488 	.word	0x20000488
 8017c7c:	200004a4 	.word	0x200004a4
 8017c80:	200004b8 	.word	0x200004b8
 8017c84:	200004d0 	.word	0x200004d0
 8017c88:	2000049c 	.word	0x2000049c
 8017c8c:	200004a0 	.word	0x200004a0

08017c90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017c90:	b580      	push	{r7, lr}
 8017c92:	b082      	sub	sp, #8
 8017c94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017c96:	e019      	b.n	8017ccc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8017c98:	f000 fc90 	bl	80185bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017c9c:	4b10      	ldr	r3, [pc, #64]	; (8017ce0 <prvCheckTasksWaitingTermination+0x50>)
 8017c9e:	68db      	ldr	r3, [r3, #12]
 8017ca0:	68db      	ldr	r3, [r3, #12]
 8017ca2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	3304      	adds	r3, #4
 8017ca8:	4618      	mov	r0, r3
 8017caa:	f7fe fca1 	bl	80165f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8017cae:	4b0d      	ldr	r3, [pc, #52]	; (8017ce4 <prvCheckTasksWaitingTermination+0x54>)
 8017cb0:	681b      	ldr	r3, [r3, #0]
 8017cb2:	3b01      	subs	r3, #1
 8017cb4:	4a0b      	ldr	r2, [pc, #44]	; (8017ce4 <prvCheckTasksWaitingTermination+0x54>)
 8017cb6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017cb8:	4b0b      	ldr	r3, [pc, #44]	; (8017ce8 <prvCheckTasksWaitingTermination+0x58>)
 8017cba:	681b      	ldr	r3, [r3, #0]
 8017cbc:	3b01      	subs	r3, #1
 8017cbe:	4a0a      	ldr	r2, [pc, #40]	; (8017ce8 <prvCheckTasksWaitingTermination+0x58>)
 8017cc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8017cc2:	f000 fcaf 	bl	8018624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8017cc6:	6878      	ldr	r0, [r7, #4]
 8017cc8:	f000 f810 	bl	8017cec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017ccc:	4b06      	ldr	r3, [pc, #24]	; (8017ce8 <prvCheckTasksWaitingTermination+0x58>)
 8017cce:	681b      	ldr	r3, [r3, #0]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	d1e1      	bne.n	8017c98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8017cd4:	bf00      	nop
 8017cd6:	bf00      	nop
 8017cd8:	3708      	adds	r7, #8
 8017cda:	46bd      	mov	sp, r7
 8017cdc:	bd80      	pop	{r7, pc}
 8017cde:	bf00      	nop
 8017ce0:	200004b8 	.word	0x200004b8
 8017ce4:	200004e4 	.word	0x200004e4
 8017ce8:	200004cc 	.word	0x200004cc

08017cec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b084      	sub	sp, #16
 8017cf0:	af00      	add	r7, sp, #0
 8017cf2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	d108      	bne.n	8017d10 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017d02:	4618      	mov	r0, r3
 8017d04:	f000 fe56 	bl	80189b4 <vPortFree>
				vPortFree( pxTCB );
 8017d08:	6878      	ldr	r0, [r7, #4]
 8017d0a:	f000 fe53 	bl	80189b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8017d0e:	e01a      	b.n	8017d46 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8017d16:	2b01      	cmp	r3, #1
 8017d18:	d103      	bne.n	8017d22 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8017d1a:	6878      	ldr	r0, [r7, #4]
 8017d1c:	f000 fe4a 	bl	80189b4 <vPortFree>
	}
 8017d20:	e011      	b.n	8017d46 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8017d28:	2b02      	cmp	r3, #2
 8017d2a:	d00c      	beq.n	8017d46 <prvDeleteTCB+0x5a>
	__asm volatile
 8017d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d30:	b672      	cpsid	i
 8017d32:	f383 8811 	msr	BASEPRI, r3
 8017d36:	f3bf 8f6f 	isb	sy
 8017d3a:	f3bf 8f4f 	dsb	sy
 8017d3e:	b662      	cpsie	i
 8017d40:	60fb      	str	r3, [r7, #12]
}
 8017d42:	bf00      	nop
 8017d44:	e7fe      	b.n	8017d44 <prvDeleteTCB+0x58>
	}
 8017d46:	bf00      	nop
 8017d48:	3710      	adds	r7, #16
 8017d4a:	46bd      	mov	sp, r7
 8017d4c:	bd80      	pop	{r7, pc}
	...

08017d50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017d50:	b480      	push	{r7}
 8017d52:	b083      	sub	sp, #12
 8017d54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017d56:	4b0c      	ldr	r3, [pc, #48]	; (8017d88 <prvResetNextTaskUnblockTime+0x38>)
 8017d58:	681b      	ldr	r3, [r3, #0]
 8017d5a:	681b      	ldr	r3, [r3, #0]
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d104      	bne.n	8017d6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017d60:	4b0a      	ldr	r3, [pc, #40]	; (8017d8c <prvResetNextTaskUnblockTime+0x3c>)
 8017d62:	f04f 32ff 	mov.w	r2, #4294967295
 8017d66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8017d68:	e008      	b.n	8017d7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d6a:	4b07      	ldr	r3, [pc, #28]	; (8017d88 <prvResetNextTaskUnblockTime+0x38>)
 8017d6c:	681b      	ldr	r3, [r3, #0]
 8017d6e:	68db      	ldr	r3, [r3, #12]
 8017d70:	68db      	ldr	r3, [r3, #12]
 8017d72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	685b      	ldr	r3, [r3, #4]
 8017d78:	4a04      	ldr	r2, [pc, #16]	; (8017d8c <prvResetNextTaskUnblockTime+0x3c>)
 8017d7a:	6013      	str	r3, [r2, #0]
}
 8017d7c:	bf00      	nop
 8017d7e:	370c      	adds	r7, #12
 8017d80:	46bd      	mov	sp, r7
 8017d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d86:	4770      	bx	lr
 8017d88:	2000049c 	.word	0x2000049c
 8017d8c:	20000504 	.word	0x20000504

08017d90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017d90:	b480      	push	{r7}
 8017d92:	b083      	sub	sp, #12
 8017d94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8017d96:	4b0b      	ldr	r3, [pc, #44]	; (8017dc4 <xTaskGetSchedulerState+0x34>)
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d102      	bne.n	8017da4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017d9e:	2301      	movs	r3, #1
 8017da0:	607b      	str	r3, [r7, #4]
 8017da2:	e008      	b.n	8017db6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017da4:	4b08      	ldr	r3, [pc, #32]	; (8017dc8 <xTaskGetSchedulerState+0x38>)
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d102      	bne.n	8017db2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8017dac:	2302      	movs	r3, #2
 8017dae:	607b      	str	r3, [r7, #4]
 8017db0:	e001      	b.n	8017db6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8017db2:	2300      	movs	r3, #0
 8017db4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8017db6:	687b      	ldr	r3, [r7, #4]
	}
 8017db8:	4618      	mov	r0, r3
 8017dba:	370c      	adds	r7, #12
 8017dbc:	46bd      	mov	sp, r7
 8017dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dc2:	4770      	bx	lr
 8017dc4:	200004f0 	.word	0x200004f0
 8017dc8:	2000050c 	.word	0x2000050c

08017dcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8017dcc:	b580      	push	{r7, lr}
 8017dce:	b086      	sub	sp, #24
 8017dd0:	af00      	add	r7, sp, #0
 8017dd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8017dd8:	2300      	movs	r3, #0
 8017dda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d072      	beq.n	8017ec8 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017de2:	4b3c      	ldr	r3, [pc, #240]	; (8017ed4 <xTaskPriorityDisinherit+0x108>)
 8017de4:	681b      	ldr	r3, [r3, #0]
 8017de6:	693a      	ldr	r2, [r7, #16]
 8017de8:	429a      	cmp	r2, r3
 8017dea:	d00c      	beq.n	8017e06 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8017dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017df0:	b672      	cpsid	i
 8017df2:	f383 8811 	msr	BASEPRI, r3
 8017df6:	f3bf 8f6f 	isb	sy
 8017dfa:	f3bf 8f4f 	dsb	sy
 8017dfe:	b662      	cpsie	i
 8017e00:	60fb      	str	r3, [r7, #12]
}
 8017e02:	bf00      	nop
 8017e04:	e7fe      	b.n	8017e04 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8017e06:	693b      	ldr	r3, [r7, #16]
 8017e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	d10c      	bne.n	8017e28 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8017e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e12:	b672      	cpsid	i
 8017e14:	f383 8811 	msr	BASEPRI, r3
 8017e18:	f3bf 8f6f 	isb	sy
 8017e1c:	f3bf 8f4f 	dsb	sy
 8017e20:	b662      	cpsie	i
 8017e22:	60bb      	str	r3, [r7, #8]
}
 8017e24:	bf00      	nop
 8017e26:	e7fe      	b.n	8017e26 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8017e28:	693b      	ldr	r3, [r7, #16]
 8017e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017e2c:	1e5a      	subs	r2, r3, #1
 8017e2e:	693b      	ldr	r3, [r7, #16]
 8017e30:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8017e32:	693b      	ldr	r3, [r7, #16]
 8017e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017e36:	693b      	ldr	r3, [r7, #16]
 8017e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017e3a:	429a      	cmp	r2, r3
 8017e3c:	d044      	beq.n	8017ec8 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8017e3e:	693b      	ldr	r3, [r7, #16]
 8017e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d140      	bne.n	8017ec8 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017e46:	693b      	ldr	r3, [r7, #16]
 8017e48:	3304      	adds	r3, #4
 8017e4a:	4618      	mov	r0, r3
 8017e4c:	f7fe fbd0 	bl	80165f0 <uxListRemove>
 8017e50:	4603      	mov	r3, r0
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d115      	bne.n	8017e82 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017e56:	693b      	ldr	r3, [r7, #16]
 8017e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017e5a:	491f      	ldr	r1, [pc, #124]	; (8017ed8 <xTaskPriorityDisinherit+0x10c>)
 8017e5c:	4613      	mov	r3, r2
 8017e5e:	009b      	lsls	r3, r3, #2
 8017e60:	4413      	add	r3, r2
 8017e62:	009b      	lsls	r3, r3, #2
 8017e64:	440b      	add	r3, r1
 8017e66:	681b      	ldr	r3, [r3, #0]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d10a      	bne.n	8017e82 <xTaskPriorityDisinherit+0xb6>
 8017e6c:	693b      	ldr	r3, [r7, #16]
 8017e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017e70:	2201      	movs	r2, #1
 8017e72:	fa02 f303 	lsl.w	r3, r2, r3
 8017e76:	43da      	mvns	r2, r3
 8017e78:	4b18      	ldr	r3, [pc, #96]	; (8017edc <xTaskPriorityDisinherit+0x110>)
 8017e7a:	681b      	ldr	r3, [r3, #0]
 8017e7c:	4013      	ands	r3, r2
 8017e7e:	4a17      	ldr	r2, [pc, #92]	; (8017edc <xTaskPriorityDisinherit+0x110>)
 8017e80:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017e82:	693b      	ldr	r3, [r7, #16]
 8017e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8017e86:	693b      	ldr	r3, [r7, #16]
 8017e88:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017e8a:	693b      	ldr	r3, [r7, #16]
 8017e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017e8e:	f1c3 0207 	rsb	r2, r3, #7
 8017e92:	693b      	ldr	r3, [r7, #16]
 8017e94:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8017e96:	693b      	ldr	r3, [r7, #16]
 8017e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017e9a:	2201      	movs	r2, #1
 8017e9c:	409a      	lsls	r2, r3
 8017e9e:	4b0f      	ldr	r3, [pc, #60]	; (8017edc <xTaskPriorityDisinherit+0x110>)
 8017ea0:	681b      	ldr	r3, [r3, #0]
 8017ea2:	4313      	orrs	r3, r2
 8017ea4:	4a0d      	ldr	r2, [pc, #52]	; (8017edc <xTaskPriorityDisinherit+0x110>)
 8017ea6:	6013      	str	r3, [r2, #0]
 8017ea8:	693b      	ldr	r3, [r7, #16]
 8017eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017eac:	4613      	mov	r3, r2
 8017eae:	009b      	lsls	r3, r3, #2
 8017eb0:	4413      	add	r3, r2
 8017eb2:	009b      	lsls	r3, r3, #2
 8017eb4:	4a08      	ldr	r2, [pc, #32]	; (8017ed8 <xTaskPriorityDisinherit+0x10c>)
 8017eb6:	441a      	add	r2, r3
 8017eb8:	693b      	ldr	r3, [r7, #16]
 8017eba:	3304      	adds	r3, #4
 8017ebc:	4619      	mov	r1, r3
 8017ebe:	4610      	mov	r0, r2
 8017ec0:	f7fe fb39 	bl	8016536 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017ec4:	2301      	movs	r3, #1
 8017ec6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017ec8:	697b      	ldr	r3, [r7, #20]
	}
 8017eca:	4618      	mov	r0, r3
 8017ecc:	3718      	adds	r7, #24
 8017ece:	46bd      	mov	sp, r7
 8017ed0:	bd80      	pop	{r7, pc}
 8017ed2:	bf00      	nop
 8017ed4:	200003e4 	.word	0x200003e4
 8017ed8:	200003e8 	.word	0x200003e8
 8017edc:	200004ec 	.word	0x200004ec

08017ee0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8017ee0:	b580      	push	{r7, lr}
 8017ee2:	b086      	sub	sp, #24
 8017ee4:	af00      	add	r7, sp, #0
 8017ee6:	60f8      	str	r0, [r7, #12]
 8017ee8:	60b9      	str	r1, [r7, #8]
 8017eea:	607a      	str	r2, [r7, #4]
 8017eec:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8017eee:	f000 fb65 	bl	80185bc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8017ef2:	4b26      	ldr	r3, [pc, #152]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017ef4:	681b      	ldr	r3, [r3, #0]
 8017ef6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8017efa:	b2db      	uxtb	r3, r3
 8017efc:	2b02      	cmp	r3, #2
 8017efe:	d01a      	beq.n	8017f36 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8017f00:	4b22      	ldr	r3, [pc, #136]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8017f06:	68fa      	ldr	r2, [r7, #12]
 8017f08:	43d2      	mvns	r2, r2
 8017f0a:	400a      	ands	r2, r1
 8017f0c:	651a      	str	r2, [r3, #80]	; 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8017f0e:	4b1f      	ldr	r3, [pc, #124]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f10:	681b      	ldr	r3, [r3, #0]
 8017f12:	2201      	movs	r2, #1
 8017f14:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 8017f18:	683b      	ldr	r3, [r7, #0]
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	d00b      	beq.n	8017f36 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017f1e:	2101      	movs	r1, #1
 8017f20:	6838      	ldr	r0, [r7, #0]
 8017f22:	f000 f9d5 	bl	80182d0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8017f26:	4b1a      	ldr	r3, [pc, #104]	; (8017f90 <xTaskNotifyWait+0xb0>)
 8017f28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017f2c:	601a      	str	r2, [r3, #0]
 8017f2e:	f3bf 8f4f 	dsb	sy
 8017f32:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8017f36:	f000 fb75 	bl	8018624 <vPortExitCritical>

		taskENTER_CRITICAL();
 8017f3a:	f000 fb3f 	bl	80185bc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	d004      	beq.n	8017f4e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8017f44:	4b11      	ldr	r3, [pc, #68]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8017f4e:	4b0f      	ldr	r3, [pc, #60]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f50:	681b      	ldr	r3, [r3, #0]
 8017f52:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8017f56:	b2db      	uxtb	r3, r3
 8017f58:	2b02      	cmp	r3, #2
 8017f5a:	d002      	beq.n	8017f62 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	617b      	str	r3, [r7, #20]
 8017f60:	e008      	b.n	8017f74 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8017f62:	4b0a      	ldr	r3, [pc, #40]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f64:	681b      	ldr	r3, [r3, #0]
 8017f66:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8017f68:	68ba      	ldr	r2, [r7, #8]
 8017f6a:	43d2      	mvns	r2, r2
 8017f6c:	400a      	ands	r2, r1
 8017f6e:	651a      	str	r2, [r3, #80]	; 0x50
				xReturn = pdTRUE;
 8017f70:	2301      	movs	r3, #1
 8017f72:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017f74:	4b05      	ldr	r3, [pc, #20]	; (8017f8c <xTaskNotifyWait+0xac>)
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	2200      	movs	r2, #0
 8017f7a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 8017f7e:	f000 fb51 	bl	8018624 <vPortExitCritical>

		return xReturn;
 8017f82:	697b      	ldr	r3, [r7, #20]
	}
 8017f84:	4618      	mov	r0, r3
 8017f86:	3718      	adds	r7, #24
 8017f88:	46bd      	mov	sp, r7
 8017f8a:	bd80      	pop	{r7, pc}
 8017f8c:	200003e4 	.word	0x200003e4
 8017f90:	e000ed04 	.word	0xe000ed04

08017f94 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8017f94:	b580      	push	{r7, lr}
 8017f96:	b08a      	sub	sp, #40	; 0x28
 8017f98:	af00      	add	r7, sp, #0
 8017f9a:	60f8      	str	r0, [r7, #12]
 8017f9c:	60b9      	str	r1, [r7, #8]
 8017f9e:	603b      	str	r3, [r7, #0]
 8017fa0:	4613      	mov	r3, r2
 8017fa2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8017fa4:	2301      	movs	r3, #1
 8017fa6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	d10c      	bne.n	8017fc8 <xTaskGenericNotify+0x34>
	__asm volatile
 8017fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017fb2:	b672      	cpsid	i
 8017fb4:	f383 8811 	msr	BASEPRI, r3
 8017fb8:	f3bf 8f6f 	isb	sy
 8017fbc:	f3bf 8f4f 	dsb	sy
 8017fc0:	b662      	cpsie	i
 8017fc2:	61bb      	str	r3, [r7, #24]
}
 8017fc4:	bf00      	nop
 8017fc6:	e7fe      	b.n	8017fc6 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8017fc8:	68fb      	ldr	r3, [r7, #12]
 8017fca:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8017fcc:	f000 faf6 	bl	80185bc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8017fd0:	683b      	ldr	r3, [r7, #0]
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	d003      	beq.n	8017fde <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8017fd6:	6a3b      	ldr	r3, [r7, #32]
 8017fd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017fda:	683b      	ldr	r3, [r7, #0]
 8017fdc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8017fde:	6a3b      	ldr	r3, [r7, #32]
 8017fe0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8017fe4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8017fe6:	6a3b      	ldr	r3, [r7, #32]
 8017fe8:	2202      	movs	r2, #2
 8017fea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 8017fee:	79fb      	ldrb	r3, [r7, #7]
 8017ff0:	2b04      	cmp	r3, #4
 8017ff2:	d828      	bhi.n	8018046 <xTaskGenericNotify+0xb2>
 8017ff4:	a201      	add	r2, pc, #4	; (adr r2, 8017ffc <xTaskGenericNotify+0x68>)
 8017ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017ffa:	bf00      	nop
 8017ffc:	0801806b 	.word	0x0801806b
 8018000:	08018011 	.word	0x08018011
 8018004:	0801801f 	.word	0x0801801f
 8018008:	0801802b 	.word	0x0801802b
 801800c:	08018033 	.word	0x08018033
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8018010:	6a3b      	ldr	r3, [r7, #32]
 8018012:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018014:	68bb      	ldr	r3, [r7, #8]
 8018016:	431a      	orrs	r2, r3
 8018018:	6a3b      	ldr	r3, [r7, #32]
 801801a:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 801801c:	e028      	b.n	8018070 <xTaskGenericNotify+0xdc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801801e:	6a3b      	ldr	r3, [r7, #32]
 8018020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018022:	1c5a      	adds	r2, r3, #1
 8018024:	6a3b      	ldr	r3, [r7, #32]
 8018026:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8018028:	e022      	b.n	8018070 <xTaskGenericNotify+0xdc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801802a:	6a3b      	ldr	r3, [r7, #32]
 801802c:	68ba      	ldr	r2, [r7, #8]
 801802e:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8018030:	e01e      	b.n	8018070 <xTaskGenericNotify+0xdc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8018032:	7ffb      	ldrb	r3, [r7, #31]
 8018034:	2b02      	cmp	r3, #2
 8018036:	d003      	beq.n	8018040 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8018038:	6a3b      	ldr	r3, [r7, #32]
 801803a:	68ba      	ldr	r2, [r7, #8]
 801803c:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801803e:	e017      	b.n	8018070 <xTaskGenericNotify+0xdc>
						xReturn = pdFAIL;
 8018040:	2300      	movs	r3, #0
 8018042:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8018044:	e014      	b.n	8018070 <xTaskGenericNotify+0xdc>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8018046:	6a3b      	ldr	r3, [r7, #32]
 8018048:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801804a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801804e:	d00e      	beq.n	801806e <xTaskGenericNotify+0xda>
	__asm volatile
 8018050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018054:	b672      	cpsid	i
 8018056:	f383 8811 	msr	BASEPRI, r3
 801805a:	f3bf 8f6f 	isb	sy
 801805e:	f3bf 8f4f 	dsb	sy
 8018062:	b662      	cpsie	i
 8018064:	617b      	str	r3, [r7, #20]
}
 8018066:	bf00      	nop
 8018068:	e7fe      	b.n	8018068 <xTaskGenericNotify+0xd4>
					break;
 801806a:	bf00      	nop
 801806c:	e000      	b.n	8018070 <xTaskGenericNotify+0xdc>

					break;
 801806e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8018070:	7ffb      	ldrb	r3, [r7, #31]
 8018072:	2b01      	cmp	r3, #1
 8018074:	d13b      	bne.n	80180ee <xTaskGenericNotify+0x15a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018076:	6a3b      	ldr	r3, [r7, #32]
 8018078:	3304      	adds	r3, #4
 801807a:	4618      	mov	r0, r3
 801807c:	f7fe fab8 	bl	80165f0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8018080:	6a3b      	ldr	r3, [r7, #32]
 8018082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018084:	2201      	movs	r2, #1
 8018086:	409a      	lsls	r2, r3
 8018088:	4b1c      	ldr	r3, [pc, #112]	; (80180fc <xTaskGenericNotify+0x168>)
 801808a:	681b      	ldr	r3, [r3, #0]
 801808c:	4313      	orrs	r3, r2
 801808e:	4a1b      	ldr	r2, [pc, #108]	; (80180fc <xTaskGenericNotify+0x168>)
 8018090:	6013      	str	r3, [r2, #0]
 8018092:	6a3b      	ldr	r3, [r7, #32]
 8018094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018096:	4613      	mov	r3, r2
 8018098:	009b      	lsls	r3, r3, #2
 801809a:	4413      	add	r3, r2
 801809c:	009b      	lsls	r3, r3, #2
 801809e:	4a18      	ldr	r2, [pc, #96]	; (8018100 <xTaskGenericNotify+0x16c>)
 80180a0:	441a      	add	r2, r3
 80180a2:	6a3b      	ldr	r3, [r7, #32]
 80180a4:	3304      	adds	r3, #4
 80180a6:	4619      	mov	r1, r3
 80180a8:	4610      	mov	r0, r2
 80180aa:	f7fe fa44 	bl	8016536 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80180ae:	6a3b      	ldr	r3, [r7, #32]
 80180b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d00c      	beq.n	80180d0 <xTaskGenericNotify+0x13c>
	__asm volatile
 80180b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180ba:	b672      	cpsid	i
 80180bc:	f383 8811 	msr	BASEPRI, r3
 80180c0:	f3bf 8f6f 	isb	sy
 80180c4:	f3bf 8f4f 	dsb	sy
 80180c8:	b662      	cpsie	i
 80180ca:	613b      	str	r3, [r7, #16]
}
 80180cc:	bf00      	nop
 80180ce:	e7fe      	b.n	80180ce <xTaskGenericNotify+0x13a>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80180d0:	6a3b      	ldr	r3, [r7, #32]
 80180d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80180d4:	4b0b      	ldr	r3, [pc, #44]	; (8018104 <xTaskGenericNotify+0x170>)
 80180d6:	681b      	ldr	r3, [r3, #0]
 80180d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80180da:	429a      	cmp	r2, r3
 80180dc:	d907      	bls.n	80180ee <xTaskGenericNotify+0x15a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80180de:	4b0a      	ldr	r3, [pc, #40]	; (8018108 <xTaskGenericNotify+0x174>)
 80180e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80180e4:	601a      	str	r2, [r3, #0]
 80180e6:	f3bf 8f4f 	dsb	sy
 80180ea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80180ee:	f000 fa99 	bl	8018624 <vPortExitCritical>

		return xReturn;
 80180f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80180f4:	4618      	mov	r0, r3
 80180f6:	3728      	adds	r7, #40	; 0x28
 80180f8:	46bd      	mov	sp, r7
 80180fa:	bd80      	pop	{r7, pc}
 80180fc:	200004ec 	.word	0x200004ec
 8018100:	200003e8 	.word	0x200003e8
 8018104:	200003e4 	.word	0x200003e4
 8018108:	e000ed04 	.word	0xe000ed04

0801810c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801810c:	b580      	push	{r7, lr}
 801810e:	b08e      	sub	sp, #56	; 0x38
 8018110:	af00      	add	r7, sp, #0
 8018112:	60f8      	str	r0, [r7, #12]
 8018114:	60b9      	str	r1, [r7, #8]
 8018116:	603b      	str	r3, [r7, #0]
 8018118:	4613      	mov	r3, r2
 801811a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 801811c:	2301      	movs	r3, #1
 801811e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	2b00      	cmp	r3, #0
 8018124:	d10c      	bne.n	8018140 <xTaskGenericNotifyFromISR+0x34>
	__asm volatile
 8018126:	f04f 0350 	mov.w	r3, #80	; 0x50
 801812a:	b672      	cpsid	i
 801812c:	f383 8811 	msr	BASEPRI, r3
 8018130:	f3bf 8f6f 	isb	sy
 8018134:	f3bf 8f4f 	dsb	sy
 8018138:	b662      	cpsie	i
 801813a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801813c:	bf00      	nop
 801813e:	e7fe      	b.n	801813e <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018140:	f000 fb24 	bl	801878c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8018144:	68fb      	ldr	r3, [r7, #12]
 8018146:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8018148:	f3ef 8211 	mrs	r2, BASEPRI
 801814c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018150:	b672      	cpsid	i
 8018152:	f383 8811 	msr	BASEPRI, r3
 8018156:	f3bf 8f6f 	isb	sy
 801815a:	f3bf 8f4f 	dsb	sy
 801815e:	b662      	cpsie	i
 8018160:	623a      	str	r2, [r7, #32]
 8018162:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8018164:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8018166:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8018168:	683b      	ldr	r3, [r7, #0]
 801816a:	2b00      	cmp	r3, #0
 801816c:	d003      	beq.n	8018176 <xTaskGenericNotifyFromISR+0x6a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801816e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018170:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018172:	683b      	ldr	r3, [r7, #0]
 8018174:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8018176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018178:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 801817c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8018180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018182:	2202      	movs	r2, #2
 8018184:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 8018188:	79fb      	ldrb	r3, [r7, #7]
 801818a:	2b04      	cmp	r3, #4
 801818c:	d828      	bhi.n	80181e0 <xTaskGenericNotifyFromISR+0xd4>
 801818e:	a201      	add	r2, pc, #4	; (adr r2, 8018194 <xTaskGenericNotifyFromISR+0x88>)
 8018190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018194:	08018205 	.word	0x08018205
 8018198:	080181a9 	.word	0x080181a9
 801819c:	080181b7 	.word	0x080181b7
 80181a0:	080181c3 	.word	0x080181c3
 80181a4:	080181cb 	.word	0x080181cb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80181a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80181ac:	68bb      	ldr	r3, [r7, #8]
 80181ae:	431a      	orrs	r2, r3
 80181b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181b2:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 80181b4:	e029      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80181b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80181ba:	1c5a      	adds	r2, r3, #1
 80181bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181be:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 80181c0:	e023      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80181c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181c4:	68ba      	ldr	r2, [r7, #8]
 80181c6:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 80181c8:	e01f      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80181ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80181ce:	2b02      	cmp	r3, #2
 80181d0:	d003      	beq.n	80181da <xTaskGenericNotifyFromISR+0xce>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80181d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181d4:	68ba      	ldr	r2, [r7, #8]
 80181d6:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80181d8:	e017      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>
						xReturn = pdFAIL;
 80181da:	2300      	movs	r3, #0
 80181dc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80181de:	e014      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80181e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80181e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80181e8:	d00e      	beq.n	8018208 <xTaskGenericNotifyFromISR+0xfc>
	__asm volatile
 80181ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80181ee:	b672      	cpsid	i
 80181f0:	f383 8811 	msr	BASEPRI, r3
 80181f4:	f3bf 8f6f 	isb	sy
 80181f8:	f3bf 8f4f 	dsb	sy
 80181fc:	b662      	cpsie	i
 80181fe:	61bb      	str	r3, [r7, #24]
}
 8018200:	bf00      	nop
 8018202:	e7fe      	b.n	8018202 <xTaskGenericNotifyFromISR+0xf6>
					break;
 8018204:	bf00      	nop
 8018206:	e000      	b.n	801820a <xTaskGenericNotifyFromISR+0xfe>
					break;
 8018208:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801820a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801820e:	2b01      	cmp	r3, #1
 8018210:	d147      	bne.n	80182a2 <xTaskGenericNotifyFromISR+0x196>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8018212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018216:	2b00      	cmp	r3, #0
 8018218:	d00c      	beq.n	8018234 <xTaskGenericNotifyFromISR+0x128>
	__asm volatile
 801821a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801821e:	b672      	cpsid	i
 8018220:	f383 8811 	msr	BASEPRI, r3
 8018224:	f3bf 8f6f 	isb	sy
 8018228:	f3bf 8f4f 	dsb	sy
 801822c:	b662      	cpsie	i
 801822e:	617b      	str	r3, [r7, #20]
}
 8018230:	bf00      	nop
 8018232:	e7fe      	b.n	8018232 <xTaskGenericNotifyFromISR+0x126>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018234:	4b20      	ldr	r3, [pc, #128]	; (80182b8 <xTaskGenericNotifyFromISR+0x1ac>)
 8018236:	681b      	ldr	r3, [r3, #0]
 8018238:	2b00      	cmp	r3, #0
 801823a:	d11c      	bne.n	8018276 <xTaskGenericNotifyFromISR+0x16a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801823c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801823e:	3304      	adds	r3, #4
 8018240:	4618      	mov	r0, r3
 8018242:	f7fe f9d5 	bl	80165f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8018246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801824a:	2201      	movs	r2, #1
 801824c:	409a      	lsls	r2, r3
 801824e:	4b1b      	ldr	r3, [pc, #108]	; (80182bc <xTaskGenericNotifyFromISR+0x1b0>)
 8018250:	681b      	ldr	r3, [r3, #0]
 8018252:	4313      	orrs	r3, r2
 8018254:	4a19      	ldr	r2, [pc, #100]	; (80182bc <xTaskGenericNotifyFromISR+0x1b0>)
 8018256:	6013      	str	r3, [r2, #0]
 8018258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801825a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801825c:	4613      	mov	r3, r2
 801825e:	009b      	lsls	r3, r3, #2
 8018260:	4413      	add	r3, r2
 8018262:	009b      	lsls	r3, r3, #2
 8018264:	4a16      	ldr	r2, [pc, #88]	; (80182c0 <xTaskGenericNotifyFromISR+0x1b4>)
 8018266:	441a      	add	r2, r3
 8018268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801826a:	3304      	adds	r3, #4
 801826c:	4619      	mov	r1, r3
 801826e:	4610      	mov	r0, r2
 8018270:	f7fe f961 	bl	8016536 <vListInsertEnd>
 8018274:	e005      	b.n	8018282 <xTaskGenericNotifyFromISR+0x176>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8018276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018278:	3318      	adds	r3, #24
 801827a:	4619      	mov	r1, r3
 801827c:	4811      	ldr	r0, [pc, #68]	; (80182c4 <xTaskGenericNotifyFromISR+0x1b8>)
 801827e:	f7fe f95a 	bl	8016536 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018286:	4b10      	ldr	r3, [pc, #64]	; (80182c8 <xTaskGenericNotifyFromISR+0x1bc>)
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801828c:	429a      	cmp	r2, r3
 801828e:	d908      	bls.n	80182a2 <xTaskGenericNotifyFromISR+0x196>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8018290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018292:	2b00      	cmp	r3, #0
 8018294:	d002      	beq.n	801829c <xTaskGenericNotifyFromISR+0x190>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8018296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018298:	2201      	movs	r2, #1
 801829a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801829c:	4b0b      	ldr	r3, [pc, #44]	; (80182cc <xTaskGenericNotifyFromISR+0x1c0>)
 801829e:	2201      	movs	r2, #1
 80182a0:	601a      	str	r2, [r3, #0]
 80182a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80182a6:	693b      	ldr	r3, [r7, #16]
 80182a8:	f383 8811 	msr	BASEPRI, r3
}
 80182ac:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80182ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80182b0:	4618      	mov	r0, r3
 80182b2:	3738      	adds	r7, #56	; 0x38
 80182b4:	46bd      	mov	sp, r7
 80182b6:	bd80      	pop	{r7, pc}
 80182b8:	2000050c 	.word	0x2000050c
 80182bc:	200004ec 	.word	0x200004ec
 80182c0:	200003e8 	.word	0x200003e8
 80182c4:	200004a4 	.word	0x200004a4
 80182c8:	200003e4 	.word	0x200003e4
 80182cc:	200004f8 	.word	0x200004f8

080182d0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80182d0:	b580      	push	{r7, lr}
 80182d2:	b084      	sub	sp, #16
 80182d4:	af00      	add	r7, sp, #0
 80182d6:	6078      	str	r0, [r7, #4]
 80182d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80182da:	4b29      	ldr	r3, [pc, #164]	; (8018380 <prvAddCurrentTaskToDelayedList+0xb0>)
 80182dc:	681b      	ldr	r3, [r3, #0]
 80182de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80182e0:	4b28      	ldr	r3, [pc, #160]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 80182e2:	681b      	ldr	r3, [r3, #0]
 80182e4:	3304      	adds	r3, #4
 80182e6:	4618      	mov	r0, r3
 80182e8:	f7fe f982 	bl	80165f0 <uxListRemove>
 80182ec:	4603      	mov	r3, r0
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	d10b      	bne.n	801830a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80182f2:	4b24      	ldr	r3, [pc, #144]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 80182f4:	681b      	ldr	r3, [r3, #0]
 80182f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80182f8:	2201      	movs	r2, #1
 80182fa:	fa02 f303 	lsl.w	r3, r2, r3
 80182fe:	43da      	mvns	r2, r3
 8018300:	4b21      	ldr	r3, [pc, #132]	; (8018388 <prvAddCurrentTaskToDelayedList+0xb8>)
 8018302:	681b      	ldr	r3, [r3, #0]
 8018304:	4013      	ands	r3, r2
 8018306:	4a20      	ldr	r2, [pc, #128]	; (8018388 <prvAddCurrentTaskToDelayedList+0xb8>)
 8018308:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018310:	d10a      	bne.n	8018328 <prvAddCurrentTaskToDelayedList+0x58>
 8018312:	683b      	ldr	r3, [r7, #0]
 8018314:	2b00      	cmp	r3, #0
 8018316:	d007      	beq.n	8018328 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018318:	4b1a      	ldr	r3, [pc, #104]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 801831a:	681b      	ldr	r3, [r3, #0]
 801831c:	3304      	adds	r3, #4
 801831e:	4619      	mov	r1, r3
 8018320:	481a      	ldr	r0, [pc, #104]	; (801838c <prvAddCurrentTaskToDelayedList+0xbc>)
 8018322:	f7fe f908 	bl	8016536 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8018326:	e026      	b.n	8018376 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8018328:	68fa      	ldr	r2, [r7, #12]
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	4413      	add	r3, r2
 801832e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8018330:	4b14      	ldr	r3, [pc, #80]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018332:	681b      	ldr	r3, [r3, #0]
 8018334:	68ba      	ldr	r2, [r7, #8]
 8018336:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8018338:	68ba      	ldr	r2, [r7, #8]
 801833a:	68fb      	ldr	r3, [r7, #12]
 801833c:	429a      	cmp	r2, r3
 801833e:	d209      	bcs.n	8018354 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018340:	4b13      	ldr	r3, [pc, #76]	; (8018390 <prvAddCurrentTaskToDelayedList+0xc0>)
 8018342:	681a      	ldr	r2, [r3, #0]
 8018344:	4b0f      	ldr	r3, [pc, #60]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018346:	681b      	ldr	r3, [r3, #0]
 8018348:	3304      	adds	r3, #4
 801834a:	4619      	mov	r1, r3
 801834c:	4610      	mov	r0, r2
 801834e:	f7fe f916 	bl	801657e <vListInsert>
}
 8018352:	e010      	b.n	8018376 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018354:	4b0f      	ldr	r3, [pc, #60]	; (8018394 <prvAddCurrentTaskToDelayedList+0xc4>)
 8018356:	681a      	ldr	r2, [r3, #0]
 8018358:	4b0a      	ldr	r3, [pc, #40]	; (8018384 <prvAddCurrentTaskToDelayedList+0xb4>)
 801835a:	681b      	ldr	r3, [r3, #0]
 801835c:	3304      	adds	r3, #4
 801835e:	4619      	mov	r1, r3
 8018360:	4610      	mov	r0, r2
 8018362:	f7fe f90c 	bl	801657e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8018366:	4b0c      	ldr	r3, [pc, #48]	; (8018398 <prvAddCurrentTaskToDelayedList+0xc8>)
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	68ba      	ldr	r2, [r7, #8]
 801836c:	429a      	cmp	r2, r3
 801836e:	d202      	bcs.n	8018376 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8018370:	4a09      	ldr	r2, [pc, #36]	; (8018398 <prvAddCurrentTaskToDelayedList+0xc8>)
 8018372:	68bb      	ldr	r3, [r7, #8]
 8018374:	6013      	str	r3, [r2, #0]
}
 8018376:	bf00      	nop
 8018378:	3710      	adds	r7, #16
 801837a:	46bd      	mov	sp, r7
 801837c:	bd80      	pop	{r7, pc}
 801837e:	bf00      	nop
 8018380:	200004e8 	.word	0x200004e8
 8018384:	200003e4 	.word	0x200003e4
 8018388:	200004ec 	.word	0x200004ec
 801838c:	200004d0 	.word	0x200004d0
 8018390:	200004a0 	.word	0x200004a0
 8018394:	2000049c 	.word	0x2000049c
 8018398:	20000504 	.word	0x20000504

0801839c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801839c:	b480      	push	{r7}
 801839e:	b085      	sub	sp, #20
 80183a0:	af00      	add	r7, sp, #0
 80183a2:	60f8      	str	r0, [r7, #12]
 80183a4:	60b9      	str	r1, [r7, #8]
 80183a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80183a8:	68fb      	ldr	r3, [r7, #12]
 80183aa:	3b04      	subs	r3, #4
 80183ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80183ae:	68fb      	ldr	r3, [r7, #12]
 80183b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80183b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	3b04      	subs	r3, #4
 80183ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80183bc:	68bb      	ldr	r3, [r7, #8]
 80183be:	f023 0201 	bic.w	r2, r3, #1
 80183c2:	68fb      	ldr	r3, [r7, #12]
 80183c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	3b04      	subs	r3, #4
 80183ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80183cc:	4a0c      	ldr	r2, [pc, #48]	; (8018400 <pxPortInitialiseStack+0x64>)
 80183ce:	68fb      	ldr	r3, [r7, #12]
 80183d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80183d2:	68fb      	ldr	r3, [r7, #12]
 80183d4:	3b14      	subs	r3, #20
 80183d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80183d8:	687a      	ldr	r2, [r7, #4]
 80183da:	68fb      	ldr	r3, [r7, #12]
 80183dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80183de:	68fb      	ldr	r3, [r7, #12]
 80183e0:	3b04      	subs	r3, #4
 80183e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80183e4:	68fb      	ldr	r3, [r7, #12]
 80183e6:	f06f 0202 	mvn.w	r2, #2
 80183ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	3b20      	subs	r3, #32
 80183f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80183f2:	68fb      	ldr	r3, [r7, #12]
}
 80183f4:	4618      	mov	r0, r3
 80183f6:	3714      	adds	r7, #20
 80183f8:	46bd      	mov	sp, r7
 80183fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183fe:	4770      	bx	lr
 8018400:	08018405 	.word	0x08018405

08018404 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018404:	b480      	push	{r7}
 8018406:	b085      	sub	sp, #20
 8018408:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801840a:	2300      	movs	r3, #0
 801840c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801840e:	4b14      	ldr	r3, [pc, #80]	; (8018460 <prvTaskExitError+0x5c>)
 8018410:	681b      	ldr	r3, [r3, #0]
 8018412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018416:	d00c      	beq.n	8018432 <prvTaskExitError+0x2e>
	__asm volatile
 8018418:	f04f 0350 	mov.w	r3, #80	; 0x50
 801841c:	b672      	cpsid	i
 801841e:	f383 8811 	msr	BASEPRI, r3
 8018422:	f3bf 8f6f 	isb	sy
 8018426:	f3bf 8f4f 	dsb	sy
 801842a:	b662      	cpsie	i
 801842c:	60fb      	str	r3, [r7, #12]
}
 801842e:	bf00      	nop
 8018430:	e7fe      	b.n	8018430 <prvTaskExitError+0x2c>
	__asm volatile
 8018432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018436:	b672      	cpsid	i
 8018438:	f383 8811 	msr	BASEPRI, r3
 801843c:	f3bf 8f6f 	isb	sy
 8018440:	f3bf 8f4f 	dsb	sy
 8018444:	b662      	cpsie	i
 8018446:	60bb      	str	r3, [r7, #8]
}
 8018448:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801844a:	bf00      	nop
 801844c:	687b      	ldr	r3, [r7, #4]
 801844e:	2b00      	cmp	r3, #0
 8018450:	d0fc      	beq.n	801844c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8018452:	bf00      	nop
 8018454:	bf00      	nop
 8018456:	3714      	adds	r7, #20
 8018458:	46bd      	mov	sp, r7
 801845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801845e:	4770      	bx	lr
 8018460:	2000005c 	.word	0x2000005c
	...

08018470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018470:	4b07      	ldr	r3, [pc, #28]	; (8018490 <pxCurrentTCBConst2>)
 8018472:	6819      	ldr	r1, [r3, #0]
 8018474:	6808      	ldr	r0, [r1, #0]
 8018476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801847a:	f380 8809 	msr	PSP, r0
 801847e:	f3bf 8f6f 	isb	sy
 8018482:	f04f 0000 	mov.w	r0, #0
 8018486:	f380 8811 	msr	BASEPRI, r0
 801848a:	4770      	bx	lr
 801848c:	f3af 8000 	nop.w

08018490 <pxCurrentTCBConst2>:
 8018490:	200003e4 	.word	0x200003e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018494:	bf00      	nop
 8018496:	bf00      	nop

08018498 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018498:	4808      	ldr	r0, [pc, #32]	; (80184bc <prvPortStartFirstTask+0x24>)
 801849a:	6800      	ldr	r0, [r0, #0]
 801849c:	6800      	ldr	r0, [r0, #0]
 801849e:	f380 8808 	msr	MSP, r0
 80184a2:	f04f 0000 	mov.w	r0, #0
 80184a6:	f380 8814 	msr	CONTROL, r0
 80184aa:	b662      	cpsie	i
 80184ac:	b661      	cpsie	f
 80184ae:	f3bf 8f4f 	dsb	sy
 80184b2:	f3bf 8f6f 	isb	sy
 80184b6:	df00      	svc	0
 80184b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80184ba:	bf00      	nop
 80184bc:	e000ed08 	.word	0xe000ed08

080184c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80184c0:	b580      	push	{r7, lr}
 80184c2:	b084      	sub	sp, #16
 80184c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80184c6:	4b37      	ldr	r3, [pc, #220]	; (80185a4 <xPortStartScheduler+0xe4>)
 80184c8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80184ca:	68fb      	ldr	r3, [r7, #12]
 80184cc:	781b      	ldrb	r3, [r3, #0]
 80184ce:	b2db      	uxtb	r3, r3
 80184d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80184d2:	68fb      	ldr	r3, [r7, #12]
 80184d4:	22ff      	movs	r2, #255	; 0xff
 80184d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80184d8:	68fb      	ldr	r3, [r7, #12]
 80184da:	781b      	ldrb	r3, [r3, #0]
 80184dc:	b2db      	uxtb	r3, r3
 80184de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80184e0:	78fb      	ldrb	r3, [r7, #3]
 80184e2:	b2db      	uxtb	r3, r3
 80184e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80184e8:	b2da      	uxtb	r2, r3
 80184ea:	4b2f      	ldr	r3, [pc, #188]	; (80185a8 <xPortStartScheduler+0xe8>)
 80184ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80184ee:	4b2f      	ldr	r3, [pc, #188]	; (80185ac <xPortStartScheduler+0xec>)
 80184f0:	2207      	movs	r2, #7
 80184f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80184f4:	e009      	b.n	801850a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80184f6:	4b2d      	ldr	r3, [pc, #180]	; (80185ac <xPortStartScheduler+0xec>)
 80184f8:	681b      	ldr	r3, [r3, #0]
 80184fa:	3b01      	subs	r3, #1
 80184fc:	4a2b      	ldr	r2, [pc, #172]	; (80185ac <xPortStartScheduler+0xec>)
 80184fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018500:	78fb      	ldrb	r3, [r7, #3]
 8018502:	b2db      	uxtb	r3, r3
 8018504:	005b      	lsls	r3, r3, #1
 8018506:	b2db      	uxtb	r3, r3
 8018508:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801850a:	78fb      	ldrb	r3, [r7, #3]
 801850c:	b2db      	uxtb	r3, r3
 801850e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018512:	2b80      	cmp	r3, #128	; 0x80
 8018514:	d0ef      	beq.n	80184f6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018516:	4b25      	ldr	r3, [pc, #148]	; (80185ac <xPortStartScheduler+0xec>)
 8018518:	681b      	ldr	r3, [r3, #0]
 801851a:	f1c3 0307 	rsb	r3, r3, #7
 801851e:	2b04      	cmp	r3, #4
 8018520:	d00c      	beq.n	801853c <xPortStartScheduler+0x7c>
	__asm volatile
 8018522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018526:	b672      	cpsid	i
 8018528:	f383 8811 	msr	BASEPRI, r3
 801852c:	f3bf 8f6f 	isb	sy
 8018530:	f3bf 8f4f 	dsb	sy
 8018534:	b662      	cpsie	i
 8018536:	60bb      	str	r3, [r7, #8]
}
 8018538:	bf00      	nop
 801853a:	e7fe      	b.n	801853a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801853c:	4b1b      	ldr	r3, [pc, #108]	; (80185ac <xPortStartScheduler+0xec>)
 801853e:	681b      	ldr	r3, [r3, #0]
 8018540:	021b      	lsls	r3, r3, #8
 8018542:	4a1a      	ldr	r2, [pc, #104]	; (80185ac <xPortStartScheduler+0xec>)
 8018544:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018546:	4b19      	ldr	r3, [pc, #100]	; (80185ac <xPortStartScheduler+0xec>)
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801854e:	4a17      	ldr	r2, [pc, #92]	; (80185ac <xPortStartScheduler+0xec>)
 8018550:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	b2da      	uxtb	r2, r3
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801855a:	4b15      	ldr	r3, [pc, #84]	; (80185b0 <xPortStartScheduler+0xf0>)
 801855c:	681b      	ldr	r3, [r3, #0]
 801855e:	4a14      	ldr	r2, [pc, #80]	; (80185b0 <xPortStartScheduler+0xf0>)
 8018560:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018564:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018566:	4b12      	ldr	r3, [pc, #72]	; (80185b0 <xPortStartScheduler+0xf0>)
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	4a11      	ldr	r2, [pc, #68]	; (80185b0 <xPortStartScheduler+0xf0>)
 801856c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018570:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018572:	f000 f8dd 	bl	8018730 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018576:	4b0f      	ldr	r3, [pc, #60]	; (80185b4 <xPortStartScheduler+0xf4>)
 8018578:	2200      	movs	r2, #0
 801857a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801857c:	f000 f8fc 	bl	8018778 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018580:	4b0d      	ldr	r3, [pc, #52]	; (80185b8 <xPortStartScheduler+0xf8>)
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	4a0c      	ldr	r2, [pc, #48]	; (80185b8 <xPortStartScheduler+0xf8>)
 8018586:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 801858a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801858c:	f7ff ff84 	bl	8018498 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018590:	f7ff f990 	bl	80178b4 <vTaskSwitchContext>
	prvTaskExitError();
 8018594:	f7ff ff36 	bl	8018404 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8018598:	2300      	movs	r3, #0
}
 801859a:	4618      	mov	r0, r3
 801859c:	3710      	adds	r7, #16
 801859e:	46bd      	mov	sp, r7
 80185a0:	bd80      	pop	{r7, pc}
 80185a2:	bf00      	nop
 80185a4:	e000e400 	.word	0xe000e400
 80185a8:	20000510 	.word	0x20000510
 80185ac:	20000514 	.word	0x20000514
 80185b0:	e000ed20 	.word	0xe000ed20
 80185b4:	2000005c 	.word	0x2000005c
 80185b8:	e000ef34 	.word	0xe000ef34

080185bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80185bc:	b480      	push	{r7}
 80185be:	b083      	sub	sp, #12
 80185c0:	af00      	add	r7, sp, #0
	__asm volatile
 80185c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185c6:	b672      	cpsid	i
 80185c8:	f383 8811 	msr	BASEPRI, r3
 80185cc:	f3bf 8f6f 	isb	sy
 80185d0:	f3bf 8f4f 	dsb	sy
 80185d4:	b662      	cpsie	i
 80185d6:	607b      	str	r3, [r7, #4]
}
 80185d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80185da:	4b10      	ldr	r3, [pc, #64]	; (801861c <vPortEnterCritical+0x60>)
 80185dc:	681b      	ldr	r3, [r3, #0]
 80185de:	3301      	adds	r3, #1
 80185e0:	4a0e      	ldr	r2, [pc, #56]	; (801861c <vPortEnterCritical+0x60>)
 80185e2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80185e4:	4b0d      	ldr	r3, [pc, #52]	; (801861c <vPortEnterCritical+0x60>)
 80185e6:	681b      	ldr	r3, [r3, #0]
 80185e8:	2b01      	cmp	r3, #1
 80185ea:	d111      	bne.n	8018610 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80185ec:	4b0c      	ldr	r3, [pc, #48]	; (8018620 <vPortEnterCritical+0x64>)
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	b2db      	uxtb	r3, r3
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d00c      	beq.n	8018610 <vPortEnterCritical+0x54>
	__asm volatile
 80185f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185fa:	b672      	cpsid	i
 80185fc:	f383 8811 	msr	BASEPRI, r3
 8018600:	f3bf 8f6f 	isb	sy
 8018604:	f3bf 8f4f 	dsb	sy
 8018608:	b662      	cpsie	i
 801860a:	603b      	str	r3, [r7, #0]
}
 801860c:	bf00      	nop
 801860e:	e7fe      	b.n	801860e <vPortEnterCritical+0x52>
	}
}
 8018610:	bf00      	nop
 8018612:	370c      	adds	r7, #12
 8018614:	46bd      	mov	sp, r7
 8018616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801861a:	4770      	bx	lr
 801861c:	2000005c 	.word	0x2000005c
 8018620:	e000ed04 	.word	0xe000ed04

08018624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8018624:	b480      	push	{r7}
 8018626:	b083      	sub	sp, #12
 8018628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801862a:	4b13      	ldr	r3, [pc, #76]	; (8018678 <vPortExitCritical+0x54>)
 801862c:	681b      	ldr	r3, [r3, #0]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d10c      	bne.n	801864c <vPortExitCritical+0x28>
	__asm volatile
 8018632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018636:	b672      	cpsid	i
 8018638:	f383 8811 	msr	BASEPRI, r3
 801863c:	f3bf 8f6f 	isb	sy
 8018640:	f3bf 8f4f 	dsb	sy
 8018644:	b662      	cpsie	i
 8018646:	607b      	str	r3, [r7, #4]
}
 8018648:	bf00      	nop
 801864a:	e7fe      	b.n	801864a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 801864c:	4b0a      	ldr	r3, [pc, #40]	; (8018678 <vPortExitCritical+0x54>)
 801864e:	681b      	ldr	r3, [r3, #0]
 8018650:	3b01      	subs	r3, #1
 8018652:	4a09      	ldr	r2, [pc, #36]	; (8018678 <vPortExitCritical+0x54>)
 8018654:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018656:	4b08      	ldr	r3, [pc, #32]	; (8018678 <vPortExitCritical+0x54>)
 8018658:	681b      	ldr	r3, [r3, #0]
 801865a:	2b00      	cmp	r3, #0
 801865c:	d105      	bne.n	801866a <vPortExitCritical+0x46>
 801865e:	2300      	movs	r3, #0
 8018660:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018662:	683b      	ldr	r3, [r7, #0]
 8018664:	f383 8811 	msr	BASEPRI, r3
}
 8018668:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 801866a:	bf00      	nop
 801866c:	370c      	adds	r7, #12
 801866e:	46bd      	mov	sp, r7
 8018670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018674:	4770      	bx	lr
 8018676:	bf00      	nop
 8018678:	2000005c 	.word	0x2000005c
 801867c:	00000000 	.word	0x00000000

08018680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018680:	f3ef 8009 	mrs	r0, PSP
 8018684:	f3bf 8f6f 	isb	sy
 8018688:	4b15      	ldr	r3, [pc, #84]	; (80186e0 <pxCurrentTCBConst>)
 801868a:	681a      	ldr	r2, [r3, #0]
 801868c:	f01e 0f10 	tst.w	lr, #16
 8018690:	bf08      	it	eq
 8018692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801869a:	6010      	str	r0, [r2, #0]
 801869c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80186a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80186a4:	b672      	cpsid	i
 80186a6:	f380 8811 	msr	BASEPRI, r0
 80186aa:	f3bf 8f4f 	dsb	sy
 80186ae:	f3bf 8f6f 	isb	sy
 80186b2:	b662      	cpsie	i
 80186b4:	f7ff f8fe 	bl	80178b4 <vTaskSwitchContext>
 80186b8:	f04f 0000 	mov.w	r0, #0
 80186bc:	f380 8811 	msr	BASEPRI, r0
 80186c0:	bc09      	pop	{r0, r3}
 80186c2:	6819      	ldr	r1, [r3, #0]
 80186c4:	6808      	ldr	r0, [r1, #0]
 80186c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186ca:	f01e 0f10 	tst.w	lr, #16
 80186ce:	bf08      	it	eq
 80186d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80186d4:	f380 8809 	msr	PSP, r0
 80186d8:	f3bf 8f6f 	isb	sy
 80186dc:	4770      	bx	lr
 80186de:	bf00      	nop

080186e0 <pxCurrentTCBConst>:
 80186e0:	200003e4 	.word	0x200003e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80186e4:	bf00      	nop
 80186e6:	bf00      	nop

080186e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	b082      	sub	sp, #8
 80186ec:	af00      	add	r7, sp, #0
	__asm volatile
 80186ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186f2:	b672      	cpsid	i
 80186f4:	f383 8811 	msr	BASEPRI, r3
 80186f8:	f3bf 8f6f 	isb	sy
 80186fc:	f3bf 8f4f 	dsb	sy
 8018700:	b662      	cpsie	i
 8018702:	607b      	str	r3, [r7, #4]
}
 8018704:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8018706:	f7ff f81b 	bl	8017740 <xTaskIncrementTick>
 801870a:	4603      	mov	r3, r0
 801870c:	2b00      	cmp	r3, #0
 801870e:	d003      	beq.n	8018718 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8018710:	4b06      	ldr	r3, [pc, #24]	; (801872c <SysTick_Handler+0x44>)
 8018712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018716:	601a      	str	r2, [r3, #0]
 8018718:	2300      	movs	r3, #0
 801871a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801871c:	683b      	ldr	r3, [r7, #0]
 801871e:	f383 8811 	msr	BASEPRI, r3
}
 8018722:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8018724:	bf00      	nop
 8018726:	3708      	adds	r7, #8
 8018728:	46bd      	mov	sp, r7
 801872a:	bd80      	pop	{r7, pc}
 801872c:	e000ed04 	.word	0xe000ed04

08018730 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8018730:	b480      	push	{r7}
 8018732:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018734:	4b0b      	ldr	r3, [pc, #44]	; (8018764 <vPortSetupTimerInterrupt+0x34>)
 8018736:	2200      	movs	r2, #0
 8018738:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801873a:	4b0b      	ldr	r3, [pc, #44]	; (8018768 <vPortSetupTimerInterrupt+0x38>)
 801873c:	2200      	movs	r2, #0
 801873e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018740:	4b0a      	ldr	r3, [pc, #40]	; (801876c <vPortSetupTimerInterrupt+0x3c>)
 8018742:	681b      	ldr	r3, [r3, #0]
 8018744:	4a0a      	ldr	r2, [pc, #40]	; (8018770 <vPortSetupTimerInterrupt+0x40>)
 8018746:	fba2 2303 	umull	r2, r3, r2, r3
 801874a:	099b      	lsrs	r3, r3, #6
 801874c:	4a09      	ldr	r2, [pc, #36]	; (8018774 <vPortSetupTimerInterrupt+0x44>)
 801874e:	3b01      	subs	r3, #1
 8018750:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018752:	4b04      	ldr	r3, [pc, #16]	; (8018764 <vPortSetupTimerInterrupt+0x34>)
 8018754:	2207      	movs	r2, #7
 8018756:	601a      	str	r2, [r3, #0]
}
 8018758:	bf00      	nop
 801875a:	46bd      	mov	sp, r7
 801875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018760:	4770      	bx	lr
 8018762:	bf00      	nop
 8018764:	e000e010 	.word	0xe000e010
 8018768:	e000e018 	.word	0xe000e018
 801876c:	20000008 	.word	0x20000008
 8018770:	10624dd3 	.word	0x10624dd3
 8018774:	e000e014 	.word	0xe000e014

08018778 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018778:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8018788 <vPortEnableVFP+0x10>
 801877c:	6801      	ldr	r1, [r0, #0]
 801877e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018782:	6001      	str	r1, [r0, #0]
 8018784:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018786:	bf00      	nop
 8018788:	e000ed88 	.word	0xe000ed88

0801878c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801878c:	b480      	push	{r7}
 801878e:	b085      	sub	sp, #20
 8018790:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018792:	f3ef 8305 	mrs	r3, IPSR
 8018796:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	2b0f      	cmp	r3, #15
 801879c:	d916      	bls.n	80187cc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801879e:	4a19      	ldr	r2, [pc, #100]	; (8018804 <vPortValidateInterruptPriority+0x78>)
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	4413      	add	r3, r2
 80187a4:	781b      	ldrb	r3, [r3, #0]
 80187a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80187a8:	4b17      	ldr	r3, [pc, #92]	; (8018808 <vPortValidateInterruptPriority+0x7c>)
 80187aa:	781b      	ldrb	r3, [r3, #0]
 80187ac:	7afa      	ldrb	r2, [r7, #11]
 80187ae:	429a      	cmp	r2, r3
 80187b0:	d20c      	bcs.n	80187cc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80187b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187b6:	b672      	cpsid	i
 80187b8:	f383 8811 	msr	BASEPRI, r3
 80187bc:	f3bf 8f6f 	isb	sy
 80187c0:	f3bf 8f4f 	dsb	sy
 80187c4:	b662      	cpsie	i
 80187c6:	607b      	str	r3, [r7, #4]
}
 80187c8:	bf00      	nop
 80187ca:	e7fe      	b.n	80187ca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80187cc:	4b0f      	ldr	r3, [pc, #60]	; (801880c <vPortValidateInterruptPriority+0x80>)
 80187ce:	681b      	ldr	r3, [r3, #0]
 80187d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80187d4:	4b0e      	ldr	r3, [pc, #56]	; (8018810 <vPortValidateInterruptPriority+0x84>)
 80187d6:	681b      	ldr	r3, [r3, #0]
 80187d8:	429a      	cmp	r2, r3
 80187da:	d90c      	bls.n	80187f6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80187dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187e0:	b672      	cpsid	i
 80187e2:	f383 8811 	msr	BASEPRI, r3
 80187e6:	f3bf 8f6f 	isb	sy
 80187ea:	f3bf 8f4f 	dsb	sy
 80187ee:	b662      	cpsie	i
 80187f0:	603b      	str	r3, [r7, #0]
}
 80187f2:	bf00      	nop
 80187f4:	e7fe      	b.n	80187f4 <vPortValidateInterruptPriority+0x68>
	}
 80187f6:	bf00      	nop
 80187f8:	3714      	adds	r7, #20
 80187fa:	46bd      	mov	sp, r7
 80187fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018800:	4770      	bx	lr
 8018802:	bf00      	nop
 8018804:	e000e3f0 	.word	0xe000e3f0
 8018808:	20000510 	.word	0x20000510
 801880c:	e000ed0c 	.word	0xe000ed0c
 8018810:	20000514 	.word	0x20000514

08018814 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8018814:	b580      	push	{r7, lr}
 8018816:	b08a      	sub	sp, #40	; 0x28
 8018818:	af00      	add	r7, sp, #0
 801881a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801881c:	2300      	movs	r3, #0
 801881e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8018820:	f7fe fec0 	bl	80175a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8018824:	4b5e      	ldr	r3, [pc, #376]	; (80189a0 <pvPortMalloc+0x18c>)
 8018826:	681b      	ldr	r3, [r3, #0]
 8018828:	2b00      	cmp	r3, #0
 801882a:	d101      	bne.n	8018830 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 801882c:	f000 f920 	bl	8018a70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018830:	4b5c      	ldr	r3, [pc, #368]	; (80189a4 <pvPortMalloc+0x190>)
 8018832:	681a      	ldr	r2, [r3, #0]
 8018834:	687b      	ldr	r3, [r7, #4]
 8018836:	4013      	ands	r3, r2
 8018838:	2b00      	cmp	r3, #0
 801883a:	f040 8092 	bne.w	8018962 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	2b00      	cmp	r3, #0
 8018842:	d01f      	beq.n	8018884 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8018844:	2208      	movs	r2, #8
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	4413      	add	r3, r2
 801884a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	f003 0307 	and.w	r3, r3, #7
 8018852:	2b00      	cmp	r3, #0
 8018854:	d016      	beq.n	8018884 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8018856:	687b      	ldr	r3, [r7, #4]
 8018858:	f023 0307 	bic.w	r3, r3, #7
 801885c:	3308      	adds	r3, #8
 801885e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	f003 0307 	and.w	r3, r3, #7
 8018866:	2b00      	cmp	r3, #0
 8018868:	d00c      	beq.n	8018884 <pvPortMalloc+0x70>
	__asm volatile
 801886a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801886e:	b672      	cpsid	i
 8018870:	f383 8811 	msr	BASEPRI, r3
 8018874:	f3bf 8f6f 	isb	sy
 8018878:	f3bf 8f4f 	dsb	sy
 801887c:	b662      	cpsie	i
 801887e:	617b      	str	r3, [r7, #20]
}
 8018880:	bf00      	nop
 8018882:	e7fe      	b.n	8018882 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	2b00      	cmp	r3, #0
 8018888:	d06b      	beq.n	8018962 <pvPortMalloc+0x14e>
 801888a:	4b47      	ldr	r3, [pc, #284]	; (80189a8 <pvPortMalloc+0x194>)
 801888c:	681b      	ldr	r3, [r3, #0]
 801888e:	687a      	ldr	r2, [r7, #4]
 8018890:	429a      	cmp	r2, r3
 8018892:	d866      	bhi.n	8018962 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8018894:	4b45      	ldr	r3, [pc, #276]	; (80189ac <pvPortMalloc+0x198>)
 8018896:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8018898:	4b44      	ldr	r3, [pc, #272]	; (80189ac <pvPortMalloc+0x198>)
 801889a:	681b      	ldr	r3, [r3, #0]
 801889c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801889e:	e004      	b.n	80188aa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 80188a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80188a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188a6:	681b      	ldr	r3, [r3, #0]
 80188a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80188aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188ac:	685b      	ldr	r3, [r3, #4]
 80188ae:	687a      	ldr	r2, [r7, #4]
 80188b0:	429a      	cmp	r2, r3
 80188b2:	d903      	bls.n	80188bc <pvPortMalloc+0xa8>
 80188b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	2b00      	cmp	r3, #0
 80188ba:	d1f1      	bne.n	80188a0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80188bc:	4b38      	ldr	r3, [pc, #224]	; (80189a0 <pvPortMalloc+0x18c>)
 80188be:	681b      	ldr	r3, [r3, #0]
 80188c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80188c2:	429a      	cmp	r2, r3
 80188c4:	d04d      	beq.n	8018962 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80188c6:	6a3b      	ldr	r3, [r7, #32]
 80188c8:	681b      	ldr	r3, [r3, #0]
 80188ca:	2208      	movs	r2, #8
 80188cc:	4413      	add	r3, r2
 80188ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80188d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188d2:	681a      	ldr	r2, [r3, #0]
 80188d4:	6a3b      	ldr	r3, [r7, #32]
 80188d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80188d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188da:	685a      	ldr	r2, [r3, #4]
 80188dc:	687b      	ldr	r3, [r7, #4]
 80188de:	1ad2      	subs	r2, r2, r3
 80188e0:	2308      	movs	r3, #8
 80188e2:	005b      	lsls	r3, r3, #1
 80188e4:	429a      	cmp	r2, r3
 80188e6:	d921      	bls.n	801892c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80188e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	4413      	add	r3, r2
 80188ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80188f0:	69bb      	ldr	r3, [r7, #24]
 80188f2:	f003 0307 	and.w	r3, r3, #7
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d00c      	beq.n	8018914 <pvPortMalloc+0x100>
	__asm volatile
 80188fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188fe:	b672      	cpsid	i
 8018900:	f383 8811 	msr	BASEPRI, r3
 8018904:	f3bf 8f6f 	isb	sy
 8018908:	f3bf 8f4f 	dsb	sy
 801890c:	b662      	cpsie	i
 801890e:	613b      	str	r3, [r7, #16]
}
 8018910:	bf00      	nop
 8018912:	e7fe      	b.n	8018912 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8018914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018916:	685a      	ldr	r2, [r3, #4]
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	1ad2      	subs	r2, r2, r3
 801891c:	69bb      	ldr	r3, [r7, #24]
 801891e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018922:	687a      	ldr	r2, [r7, #4]
 8018924:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018926:	69b8      	ldr	r0, [r7, #24]
 8018928:	f000 f904 	bl	8018b34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801892c:	4b1e      	ldr	r3, [pc, #120]	; (80189a8 <pvPortMalloc+0x194>)
 801892e:	681a      	ldr	r2, [r3, #0]
 8018930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018932:	685b      	ldr	r3, [r3, #4]
 8018934:	1ad3      	subs	r3, r2, r3
 8018936:	4a1c      	ldr	r2, [pc, #112]	; (80189a8 <pvPortMalloc+0x194>)
 8018938:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801893a:	4b1b      	ldr	r3, [pc, #108]	; (80189a8 <pvPortMalloc+0x194>)
 801893c:	681a      	ldr	r2, [r3, #0]
 801893e:	4b1c      	ldr	r3, [pc, #112]	; (80189b0 <pvPortMalloc+0x19c>)
 8018940:	681b      	ldr	r3, [r3, #0]
 8018942:	429a      	cmp	r2, r3
 8018944:	d203      	bcs.n	801894e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018946:	4b18      	ldr	r3, [pc, #96]	; (80189a8 <pvPortMalloc+0x194>)
 8018948:	681b      	ldr	r3, [r3, #0]
 801894a:	4a19      	ldr	r2, [pc, #100]	; (80189b0 <pvPortMalloc+0x19c>)
 801894c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801894e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018950:	685a      	ldr	r2, [r3, #4]
 8018952:	4b14      	ldr	r3, [pc, #80]	; (80189a4 <pvPortMalloc+0x190>)
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	431a      	orrs	r2, r3
 8018958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801895a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801895e:	2200      	movs	r2, #0
 8018960:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8018962:	f7fe fe2d 	bl	80175c0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8018966:	69fb      	ldr	r3, [r7, #28]
 8018968:	2b00      	cmp	r3, #0
 801896a:	d101      	bne.n	8018970 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 801896c:	f7e8 fcf4 	bl	8001358 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8018970:	69fb      	ldr	r3, [r7, #28]
 8018972:	f003 0307 	and.w	r3, r3, #7
 8018976:	2b00      	cmp	r3, #0
 8018978:	d00c      	beq.n	8018994 <pvPortMalloc+0x180>
	__asm volatile
 801897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801897e:	b672      	cpsid	i
 8018980:	f383 8811 	msr	BASEPRI, r3
 8018984:	f3bf 8f6f 	isb	sy
 8018988:	f3bf 8f4f 	dsb	sy
 801898c:	b662      	cpsie	i
 801898e:	60fb      	str	r3, [r7, #12]
}
 8018990:	bf00      	nop
 8018992:	e7fe      	b.n	8018992 <pvPortMalloc+0x17e>
	return pvReturn;
 8018994:	69fb      	ldr	r3, [r7, #28]
}
 8018996:	4618      	mov	r0, r3
 8018998:	3728      	adds	r7, #40	; 0x28
 801899a:	46bd      	mov	sp, r7
 801899c:	bd80      	pop	{r7, pc}
 801899e:	bf00      	nop
 80189a0:	20008520 	.word	0x20008520
 80189a4:	2000852c 	.word	0x2000852c
 80189a8:	20008524 	.word	0x20008524
 80189ac:	20008518 	.word	0x20008518
 80189b0:	20008528 	.word	0x20008528

080189b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80189b4:	b580      	push	{r7, lr}
 80189b6:	b086      	sub	sp, #24
 80189b8:	af00      	add	r7, sp, #0
 80189ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80189bc:	687b      	ldr	r3, [r7, #4]
 80189be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d04c      	beq.n	8018a60 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80189c6:	2308      	movs	r3, #8
 80189c8:	425b      	negs	r3, r3
 80189ca:	697a      	ldr	r2, [r7, #20]
 80189cc:	4413      	add	r3, r2
 80189ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80189d0:	697b      	ldr	r3, [r7, #20]
 80189d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80189d4:	693b      	ldr	r3, [r7, #16]
 80189d6:	685a      	ldr	r2, [r3, #4]
 80189d8:	4b23      	ldr	r3, [pc, #140]	; (8018a68 <vPortFree+0xb4>)
 80189da:	681b      	ldr	r3, [r3, #0]
 80189dc:	4013      	ands	r3, r2
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d10c      	bne.n	80189fc <vPortFree+0x48>
	__asm volatile
 80189e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189e6:	b672      	cpsid	i
 80189e8:	f383 8811 	msr	BASEPRI, r3
 80189ec:	f3bf 8f6f 	isb	sy
 80189f0:	f3bf 8f4f 	dsb	sy
 80189f4:	b662      	cpsie	i
 80189f6:	60fb      	str	r3, [r7, #12]
}
 80189f8:	bf00      	nop
 80189fa:	e7fe      	b.n	80189fa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80189fc:	693b      	ldr	r3, [r7, #16]
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d00c      	beq.n	8018a1e <vPortFree+0x6a>
	__asm volatile
 8018a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018a08:	b672      	cpsid	i
 8018a0a:	f383 8811 	msr	BASEPRI, r3
 8018a0e:	f3bf 8f6f 	isb	sy
 8018a12:	f3bf 8f4f 	dsb	sy
 8018a16:	b662      	cpsie	i
 8018a18:	60bb      	str	r3, [r7, #8]
}
 8018a1a:	bf00      	nop
 8018a1c:	e7fe      	b.n	8018a1c <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8018a1e:	693b      	ldr	r3, [r7, #16]
 8018a20:	685a      	ldr	r2, [r3, #4]
 8018a22:	4b11      	ldr	r3, [pc, #68]	; (8018a68 <vPortFree+0xb4>)
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	4013      	ands	r3, r2
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d019      	beq.n	8018a60 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018a2c:	693b      	ldr	r3, [r7, #16]
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	d115      	bne.n	8018a60 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018a34:	693b      	ldr	r3, [r7, #16]
 8018a36:	685a      	ldr	r2, [r3, #4]
 8018a38:	4b0b      	ldr	r3, [pc, #44]	; (8018a68 <vPortFree+0xb4>)
 8018a3a:	681b      	ldr	r3, [r3, #0]
 8018a3c:	43db      	mvns	r3, r3
 8018a3e:	401a      	ands	r2, r3
 8018a40:	693b      	ldr	r3, [r7, #16]
 8018a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018a44:	f7fe fdae 	bl	80175a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018a48:	693b      	ldr	r3, [r7, #16]
 8018a4a:	685a      	ldr	r2, [r3, #4]
 8018a4c:	4b07      	ldr	r3, [pc, #28]	; (8018a6c <vPortFree+0xb8>)
 8018a4e:	681b      	ldr	r3, [r3, #0]
 8018a50:	4413      	add	r3, r2
 8018a52:	4a06      	ldr	r2, [pc, #24]	; (8018a6c <vPortFree+0xb8>)
 8018a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018a56:	6938      	ldr	r0, [r7, #16]
 8018a58:	f000 f86c 	bl	8018b34 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8018a5c:	f7fe fdb0 	bl	80175c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8018a60:	bf00      	nop
 8018a62:	3718      	adds	r7, #24
 8018a64:	46bd      	mov	sp, r7
 8018a66:	bd80      	pop	{r7, pc}
 8018a68:	2000852c 	.word	0x2000852c
 8018a6c:	20008524 	.word	0x20008524

08018a70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8018a70:	b480      	push	{r7}
 8018a72:	b085      	sub	sp, #20
 8018a74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8018a76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8018a7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018a7c:	4b27      	ldr	r3, [pc, #156]	; (8018b1c <prvHeapInit+0xac>)
 8018a7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018a80:	68fb      	ldr	r3, [r7, #12]
 8018a82:	f003 0307 	and.w	r3, r3, #7
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d00c      	beq.n	8018aa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018a8a:	68fb      	ldr	r3, [r7, #12]
 8018a8c:	3307      	adds	r3, #7
 8018a8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018a90:	68fb      	ldr	r3, [r7, #12]
 8018a92:	f023 0307 	bic.w	r3, r3, #7
 8018a96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018a98:	68ba      	ldr	r2, [r7, #8]
 8018a9a:	68fb      	ldr	r3, [r7, #12]
 8018a9c:	1ad3      	subs	r3, r2, r3
 8018a9e:	4a1f      	ldr	r2, [pc, #124]	; (8018b1c <prvHeapInit+0xac>)
 8018aa0:	4413      	add	r3, r2
 8018aa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018aa4:	68fb      	ldr	r3, [r7, #12]
 8018aa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018aa8:	4a1d      	ldr	r2, [pc, #116]	; (8018b20 <prvHeapInit+0xb0>)
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8018aae:	4b1c      	ldr	r3, [pc, #112]	; (8018b20 <prvHeapInit+0xb0>)
 8018ab0:	2200      	movs	r2, #0
 8018ab2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	68ba      	ldr	r2, [r7, #8]
 8018ab8:	4413      	add	r3, r2
 8018aba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018abc:	2208      	movs	r2, #8
 8018abe:	68fb      	ldr	r3, [r7, #12]
 8018ac0:	1a9b      	subs	r3, r3, r2
 8018ac2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018ac4:	68fb      	ldr	r3, [r7, #12]
 8018ac6:	f023 0307 	bic.w	r3, r3, #7
 8018aca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018acc:	68fb      	ldr	r3, [r7, #12]
 8018ace:	4a15      	ldr	r2, [pc, #84]	; (8018b24 <prvHeapInit+0xb4>)
 8018ad0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8018ad2:	4b14      	ldr	r3, [pc, #80]	; (8018b24 <prvHeapInit+0xb4>)
 8018ad4:	681b      	ldr	r3, [r3, #0]
 8018ad6:	2200      	movs	r2, #0
 8018ad8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8018ada:	4b12      	ldr	r3, [pc, #72]	; (8018b24 <prvHeapInit+0xb4>)
 8018adc:	681b      	ldr	r3, [r3, #0]
 8018ade:	2200      	movs	r2, #0
 8018ae0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8018ae2:	687b      	ldr	r3, [r7, #4]
 8018ae4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018ae6:	683b      	ldr	r3, [r7, #0]
 8018ae8:	68fa      	ldr	r2, [r7, #12]
 8018aea:	1ad2      	subs	r2, r2, r3
 8018aec:	683b      	ldr	r3, [r7, #0]
 8018aee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018af0:	4b0c      	ldr	r3, [pc, #48]	; (8018b24 <prvHeapInit+0xb4>)
 8018af2:	681a      	ldr	r2, [r3, #0]
 8018af4:	683b      	ldr	r3, [r7, #0]
 8018af6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018af8:	683b      	ldr	r3, [r7, #0]
 8018afa:	685b      	ldr	r3, [r3, #4]
 8018afc:	4a0a      	ldr	r2, [pc, #40]	; (8018b28 <prvHeapInit+0xb8>)
 8018afe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018b00:	683b      	ldr	r3, [r7, #0]
 8018b02:	685b      	ldr	r3, [r3, #4]
 8018b04:	4a09      	ldr	r2, [pc, #36]	; (8018b2c <prvHeapInit+0xbc>)
 8018b06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018b08:	4b09      	ldr	r3, [pc, #36]	; (8018b30 <prvHeapInit+0xc0>)
 8018b0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8018b0e:	601a      	str	r2, [r3, #0]
}
 8018b10:	bf00      	nop
 8018b12:	3714      	adds	r7, #20
 8018b14:	46bd      	mov	sp, r7
 8018b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b1a:	4770      	bx	lr
 8018b1c:	20000518 	.word	0x20000518
 8018b20:	20008518 	.word	0x20008518
 8018b24:	20008520 	.word	0x20008520
 8018b28:	20008528 	.word	0x20008528
 8018b2c:	20008524 	.word	0x20008524
 8018b30:	2000852c 	.word	0x2000852c

08018b34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018b34:	b480      	push	{r7}
 8018b36:	b085      	sub	sp, #20
 8018b38:	af00      	add	r7, sp, #0
 8018b3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018b3c:	4b28      	ldr	r3, [pc, #160]	; (8018be0 <prvInsertBlockIntoFreeList+0xac>)
 8018b3e:	60fb      	str	r3, [r7, #12]
 8018b40:	e002      	b.n	8018b48 <prvInsertBlockIntoFreeList+0x14>
 8018b42:	68fb      	ldr	r3, [r7, #12]
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	60fb      	str	r3, [r7, #12]
 8018b48:	68fb      	ldr	r3, [r7, #12]
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	687a      	ldr	r2, [r7, #4]
 8018b4e:	429a      	cmp	r2, r3
 8018b50:	d8f7      	bhi.n	8018b42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8018b52:	68fb      	ldr	r3, [r7, #12]
 8018b54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	685b      	ldr	r3, [r3, #4]
 8018b5a:	68ba      	ldr	r2, [r7, #8]
 8018b5c:	4413      	add	r3, r2
 8018b5e:	687a      	ldr	r2, [r7, #4]
 8018b60:	429a      	cmp	r2, r3
 8018b62:	d108      	bne.n	8018b76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018b64:	68fb      	ldr	r3, [r7, #12]
 8018b66:	685a      	ldr	r2, [r3, #4]
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	685b      	ldr	r3, [r3, #4]
 8018b6c:	441a      	add	r2, r3
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8018b72:	68fb      	ldr	r3, [r7, #12]
 8018b74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8018b76:	687b      	ldr	r3, [r7, #4]
 8018b78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018b7a:	687b      	ldr	r3, [r7, #4]
 8018b7c:	685b      	ldr	r3, [r3, #4]
 8018b7e:	68ba      	ldr	r2, [r7, #8]
 8018b80:	441a      	add	r2, r3
 8018b82:	68fb      	ldr	r3, [r7, #12]
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	429a      	cmp	r2, r3
 8018b88:	d118      	bne.n	8018bbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018b8a:	68fb      	ldr	r3, [r7, #12]
 8018b8c:	681a      	ldr	r2, [r3, #0]
 8018b8e:	4b15      	ldr	r3, [pc, #84]	; (8018be4 <prvInsertBlockIntoFreeList+0xb0>)
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	429a      	cmp	r2, r3
 8018b94:	d00d      	beq.n	8018bb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	685a      	ldr	r2, [r3, #4]
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	681b      	ldr	r3, [r3, #0]
 8018b9e:	685b      	ldr	r3, [r3, #4]
 8018ba0:	441a      	add	r2, r3
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018ba6:	68fb      	ldr	r3, [r7, #12]
 8018ba8:	681b      	ldr	r3, [r3, #0]
 8018baa:	681a      	ldr	r2, [r3, #0]
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	601a      	str	r2, [r3, #0]
 8018bb0:	e008      	b.n	8018bc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8018bb2:	4b0c      	ldr	r3, [pc, #48]	; (8018be4 <prvInsertBlockIntoFreeList+0xb0>)
 8018bb4:	681a      	ldr	r2, [r3, #0]
 8018bb6:	687b      	ldr	r3, [r7, #4]
 8018bb8:	601a      	str	r2, [r3, #0]
 8018bba:	e003      	b.n	8018bc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018bbc:	68fb      	ldr	r3, [r7, #12]
 8018bbe:	681a      	ldr	r2, [r3, #0]
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018bc4:	68fa      	ldr	r2, [r7, #12]
 8018bc6:	687b      	ldr	r3, [r7, #4]
 8018bc8:	429a      	cmp	r2, r3
 8018bca:	d002      	beq.n	8018bd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018bcc:	68fb      	ldr	r3, [r7, #12]
 8018bce:	687a      	ldr	r2, [r7, #4]
 8018bd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018bd2:	bf00      	nop
 8018bd4:	3714      	adds	r7, #20
 8018bd6:	46bd      	mov	sp, r7
 8018bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bdc:	4770      	bx	lr
 8018bde:	bf00      	nop
 8018be0:	20008518 	.word	0x20008518
 8018be4:	20008520 	.word	0x20008520

08018be8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8018be8:	b580      	push	{r7, lr}
 8018bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8018bec:	2201      	movs	r2, #1
 8018bee:	490e      	ldr	r1, [pc, #56]	; (8018c28 <MX_USB_HOST_Init+0x40>)
 8018bf0:	480e      	ldr	r0, [pc, #56]	; (8018c2c <MX_USB_HOST_Init+0x44>)
 8018bf2:	f7fb fc77 	bl	80144e4 <USBH_Init>
 8018bf6:	4603      	mov	r3, r0
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d001      	beq.n	8018c00 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8018bfc:	f7e9 ffda 	bl	8002bb4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8018c00:	490b      	ldr	r1, [pc, #44]	; (8018c30 <MX_USB_HOST_Init+0x48>)
 8018c02:	480a      	ldr	r0, [pc, #40]	; (8018c2c <MX_USB_HOST_Init+0x44>)
 8018c04:	f7fb fd24 	bl	8014650 <USBH_RegisterClass>
 8018c08:	4603      	mov	r3, r0
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d001      	beq.n	8018c12 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8018c0e:	f7e9 ffd1 	bl	8002bb4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8018c12:	4806      	ldr	r0, [pc, #24]	; (8018c2c <MX_USB_HOST_Init+0x44>)
 8018c14:	f7fb fda8 	bl	8014768 <USBH_Start>
 8018c18:	4603      	mov	r3, r0
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	d001      	beq.n	8018c22 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8018c1e:	f7e9 ffc9 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8018c22:	bf00      	nop
 8018c24:	bd80      	pop	{r7, pc}
 8018c26:	bf00      	nop
 8018c28:	08018c35 	.word	0x08018c35
 8018c2c:	2004a938 	.word	0x2004a938
 8018c30:	2000003c 	.word	0x2000003c

08018c34 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8018c34:	b480      	push	{r7}
 8018c36:	b083      	sub	sp, #12
 8018c38:	af00      	add	r7, sp, #0
 8018c3a:	6078      	str	r0, [r7, #4]
 8018c3c:	460b      	mov	r3, r1
 8018c3e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8018c40:	78fb      	ldrb	r3, [r7, #3]
 8018c42:	3b01      	subs	r3, #1
 8018c44:	2b04      	cmp	r3, #4
 8018c46:	d819      	bhi.n	8018c7c <USBH_UserProcess+0x48>
 8018c48:	a201      	add	r2, pc, #4	; (adr r2, 8018c50 <USBH_UserProcess+0x1c>)
 8018c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c4e:	bf00      	nop
 8018c50:	08018c7d 	.word	0x08018c7d
 8018c54:	08018c6d 	.word	0x08018c6d
 8018c58:	08018c7d 	.word	0x08018c7d
 8018c5c:	08018c75 	.word	0x08018c75
 8018c60:	08018c65 	.word	0x08018c65
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8018c64:	4b09      	ldr	r3, [pc, #36]	; (8018c8c <USBH_UserProcess+0x58>)
 8018c66:	2203      	movs	r2, #3
 8018c68:	701a      	strb	r2, [r3, #0]
  break;
 8018c6a:	e008      	b.n	8018c7e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8018c6c:	4b07      	ldr	r3, [pc, #28]	; (8018c8c <USBH_UserProcess+0x58>)
 8018c6e:	2202      	movs	r2, #2
 8018c70:	701a      	strb	r2, [r3, #0]
  break;
 8018c72:	e004      	b.n	8018c7e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8018c74:	4b05      	ldr	r3, [pc, #20]	; (8018c8c <USBH_UserProcess+0x58>)
 8018c76:	2201      	movs	r2, #1
 8018c78:	701a      	strb	r2, [r3, #0]
  break;
 8018c7a:	e000      	b.n	8018c7e <USBH_UserProcess+0x4a>

  default:
  break;
 8018c7c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8018c7e:	bf00      	nop
 8018c80:	370c      	adds	r7, #12
 8018c82:	46bd      	mov	sp, r7
 8018c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c88:	4770      	bx	lr
 8018c8a:	bf00      	nop
 8018c8c:	20008530 	.word	0x20008530

08018c90 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8018c90:	b580      	push	{r7, lr}
 8018c92:	b08a      	sub	sp, #40	; 0x28
 8018c94:	af00      	add	r7, sp, #0
 8018c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018c98:	f107 0314 	add.w	r3, r7, #20
 8018c9c:	2200      	movs	r2, #0
 8018c9e:	601a      	str	r2, [r3, #0]
 8018ca0:	605a      	str	r2, [r3, #4]
 8018ca2:	609a      	str	r2, [r3, #8]
 8018ca4:	60da      	str	r2, [r3, #12]
 8018ca6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	681b      	ldr	r3, [r3, #0]
 8018cac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8018cb0:	d13c      	bne.n	8018d2c <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018cb2:	4b20      	ldr	r3, [pc, #128]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018cb6:	4a1f      	ldr	r2, [pc, #124]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cb8:	f043 0301 	orr.w	r3, r3, #1
 8018cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8018cbe:	4b1d      	ldr	r3, [pc, #116]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018cc2:	f003 0301 	and.w	r3, r3, #1
 8018cc6:	613b      	str	r3, [r7, #16]
 8018cc8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8018cca:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8018cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018cd0:	2302      	movs	r3, #2
 8018cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018cd4:	2300      	movs	r3, #0
 8018cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018cd8:	2303      	movs	r3, #3
 8018cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018cdc:	230a      	movs	r3, #10
 8018cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018ce0:	f107 0314 	add.w	r3, r7, #20
 8018ce4:	4619      	mov	r1, r3
 8018ce6:	4814      	ldr	r0, [pc, #80]	; (8018d38 <HAL_HCD_MspInit+0xa8>)
 8018ce8:	f7ef fe22 	bl	8008930 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018cec:	4b11      	ldr	r3, [pc, #68]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018cf0:	4a10      	ldr	r2, [pc, #64]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018cf6:	6353      	str	r3, [r2, #52]	; 0x34
 8018cf8:	4b0e      	ldr	r3, [pc, #56]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018d00:	60fb      	str	r3, [r7, #12]
 8018d02:	68fb      	ldr	r3, [r7, #12]
 8018d04:	4b0b      	ldr	r3, [pc, #44]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d08:	4a0a      	ldr	r2, [pc, #40]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018d0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8018d0e:	6453      	str	r3, [r2, #68]	; 0x44
 8018d10:	4b08      	ldr	r3, [pc, #32]	; (8018d34 <HAL_HCD_MspInit+0xa4>)
 8018d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8018d18:	60bb      	str	r3, [r7, #8]
 8018d1a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8018d1c:	2200      	movs	r2, #0
 8018d1e:	2105      	movs	r1, #5
 8018d20:	2043      	movs	r0, #67	; 0x43
 8018d22:	f7ee fb6b 	bl	80073fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018d26:	2043      	movs	r0, #67	; 0x43
 8018d28:	f7ee fb84 	bl	8007434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018d2c:	bf00      	nop
 8018d2e:	3728      	adds	r7, #40	; 0x28
 8018d30:	46bd      	mov	sp, r7
 8018d32:	bd80      	pop	{r7, pc}
 8018d34:	40023800 	.word	0x40023800
 8018d38:	40020000 	.word	0x40020000

08018d3c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8018d3c:	b580      	push	{r7, lr}
 8018d3e:	b082      	sub	sp, #8
 8018d40:	af00      	add	r7, sp, #0
 8018d42:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018d4a:	4618      	mov	r0, r3
 8018d4c:	f7fc f9b9 	bl	80150c2 <USBH_LL_IncTimer>
}
 8018d50:	bf00      	nop
 8018d52:	3708      	adds	r7, #8
 8018d54:	46bd      	mov	sp, r7
 8018d56:	bd80      	pop	{r7, pc}

08018d58 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018d58:	b580      	push	{r7, lr}
 8018d5a:	b082      	sub	sp, #8
 8018d5c:	af00      	add	r7, sp, #0
 8018d5e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018d66:	4618      	mov	r0, r3
 8018d68:	f7fc f9fd 	bl	8015166 <USBH_LL_Connect>
}
 8018d6c:	bf00      	nop
 8018d6e:	3708      	adds	r7, #8
 8018d70:	46bd      	mov	sp, r7
 8018d72:	bd80      	pop	{r7, pc}

08018d74 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b082      	sub	sp, #8
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018d82:	4618      	mov	r0, r3
 8018d84:	f7fc fa12 	bl	80151ac <USBH_LL_Disconnect>
}
 8018d88:	bf00      	nop
 8018d8a:	3708      	adds	r7, #8
 8018d8c:	46bd      	mov	sp, r7
 8018d8e:	bd80      	pop	{r7, pc}

08018d90 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8018d90:	b580      	push	{r7, lr}
 8018d92:	b082      	sub	sp, #8
 8018d94:	af00      	add	r7, sp, #0
 8018d96:	6078      	str	r0, [r7, #4]
 8018d98:	460b      	mov	r3, r1
 8018d9a:	70fb      	strb	r3, [r7, #3]
 8018d9c:	4613      	mov	r3, r2
 8018d9e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018da6:	4618      	mov	r0, r3
 8018da8:	f7fc fa47 	bl	801523a <USBH_LL_NotifyURBChange>
#endif
}
 8018dac:	bf00      	nop
 8018dae:	3708      	adds	r7, #8
 8018db0:	46bd      	mov	sp, r7
 8018db2:	bd80      	pop	{r7, pc}

08018db4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8018db4:	b580      	push	{r7, lr}
 8018db6:	b082      	sub	sp, #8
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018dc2:	4618      	mov	r0, r3
 8018dc4:	f7fc f9a7 	bl	8015116 <USBH_LL_PortEnabled>
}
 8018dc8:	bf00      	nop
 8018dca:	3708      	adds	r7, #8
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}

08018dd0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b082      	sub	sp, #8
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8018dde:	4618      	mov	r0, r3
 8018de0:	f7fc f9b3 	bl	801514a <USBH_LL_PortDisabled>
}
 8018de4:	bf00      	nop
 8018de6:	3708      	adds	r7, #8
 8018de8:	46bd      	mov	sp, r7
 8018dea:	bd80      	pop	{r7, pc}

08018dec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8018dec:	b580      	push	{r7, lr}
 8018dee:	b082      	sub	sp, #8
 8018df0:	af00      	add	r7, sp, #0
 8018df2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8018dfa:	2b01      	cmp	r3, #1
 8018dfc:	d12a      	bne.n	8018e54 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8018dfe:	4a18      	ldr	r2, [pc, #96]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e00:	687b      	ldr	r3, [r7, #4]
 8018e02:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	4a15      	ldr	r2, [pc, #84]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e0a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018e0e:	4b14      	ldr	r3, [pc, #80]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e10:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8018e14:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8018e16:	4b12      	ldr	r3, [pc, #72]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e18:	2208      	movs	r2, #8
 8018e1a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8018e1c:	4b10      	ldr	r3, [pc, #64]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e1e:	2201      	movs	r2, #1
 8018e20:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8018e22:	4b0f      	ldr	r3, [pc, #60]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e24:	2200      	movs	r2, #0
 8018e26:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8018e28:	4b0d      	ldr	r3, [pc, #52]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e2a:	2202      	movs	r2, #2
 8018e2c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018e2e:	4b0c      	ldr	r3, [pc, #48]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e30:	2200      	movs	r2, #0
 8018e32:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8018e34:	480a      	ldr	r0, [pc, #40]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e36:	f7f0 f8a2 	bl	8008f7e <HAL_HCD_Init>
 8018e3a:	4603      	mov	r3, r0
 8018e3c:	2b00      	cmp	r3, #0
 8018e3e:	d001      	beq.n	8018e44 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8018e40:	f7e9 feb8 	bl	8002bb4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8018e44:	4806      	ldr	r0, [pc, #24]	; (8018e60 <USBH_LL_Init+0x74>)
 8018e46:	f7f0 fc7f 	bl	8009748 <HAL_HCD_GetCurrentFrame>
 8018e4a:	4603      	mov	r3, r0
 8018e4c:	4619      	mov	r1, r3
 8018e4e:	6878      	ldr	r0, [r7, #4]
 8018e50:	f7fc f928 	bl	80150a4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8018e54:	2300      	movs	r3, #0
}
 8018e56:	4618      	mov	r0, r3
 8018e58:	3708      	adds	r7, #8
 8018e5a:	46bd      	mov	sp, r7
 8018e5c:	bd80      	pop	{r7, pc}
 8018e5e:	bf00      	nop
 8018e60:	2004ad1c 	.word	0x2004ad1c

08018e64 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8018e64:	b580      	push	{r7, lr}
 8018e66:	b084      	sub	sp, #16
 8018e68:	af00      	add	r7, sp, #0
 8018e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018e6c:	2300      	movs	r3, #0
 8018e6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018e70:	2300      	movs	r3, #0
 8018e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8018e74:	687b      	ldr	r3, [r7, #4]
 8018e76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	f7f0 fbee 	bl	800965c <HAL_HCD_Start>
 8018e80:	4603      	mov	r3, r0
 8018e82:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8018e84:	7bfb      	ldrb	r3, [r7, #15]
 8018e86:	4618      	mov	r0, r3
 8018e88:	f000 f95c 	bl	8019144 <USBH_Get_USB_Status>
 8018e8c:	4603      	mov	r3, r0
 8018e8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018e90:	7bbb      	ldrb	r3, [r7, #14]
}
 8018e92:	4618      	mov	r0, r3
 8018e94:	3710      	adds	r7, #16
 8018e96:	46bd      	mov	sp, r7
 8018e98:	bd80      	pop	{r7, pc}

08018e9a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8018e9a:	b580      	push	{r7, lr}
 8018e9c:	b084      	sub	sp, #16
 8018e9e:	af00      	add	r7, sp, #0
 8018ea0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ea2:	2300      	movs	r3, #0
 8018ea4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018ea6:	2300      	movs	r3, #0
 8018ea8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8018eaa:	687b      	ldr	r3, [r7, #4]
 8018eac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018eb0:	4618      	mov	r0, r3
 8018eb2:	f7f0 fbf6 	bl	80096a2 <HAL_HCD_Stop>
 8018eb6:	4603      	mov	r3, r0
 8018eb8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8018eba:	7bfb      	ldrb	r3, [r7, #15]
 8018ebc:	4618      	mov	r0, r3
 8018ebe:	f000 f941 	bl	8019144 <USBH_Get_USB_Status>
 8018ec2:	4603      	mov	r3, r0
 8018ec4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018ec6:	7bbb      	ldrb	r3, [r7, #14]
}
 8018ec8:	4618      	mov	r0, r3
 8018eca:	3710      	adds	r7, #16
 8018ecc:	46bd      	mov	sp, r7
 8018ece:	bd80      	pop	{r7, pc}

08018ed0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8018ed0:	b580      	push	{r7, lr}
 8018ed2:	b084      	sub	sp, #16
 8018ed4:	af00      	add	r7, sp, #0
 8018ed6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8018ed8:	2301      	movs	r3, #1
 8018eda:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018ee2:	4618      	mov	r0, r3
 8018ee4:	f7f0 fc3e 	bl	8009764 <HAL_HCD_GetCurrentSpeed>
 8018ee8:	4603      	mov	r3, r0
 8018eea:	2b02      	cmp	r3, #2
 8018eec:	d00c      	beq.n	8018f08 <USBH_LL_GetSpeed+0x38>
 8018eee:	2b02      	cmp	r3, #2
 8018ef0:	d80d      	bhi.n	8018f0e <USBH_LL_GetSpeed+0x3e>
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d002      	beq.n	8018efc <USBH_LL_GetSpeed+0x2c>
 8018ef6:	2b01      	cmp	r3, #1
 8018ef8:	d003      	beq.n	8018f02 <USBH_LL_GetSpeed+0x32>
 8018efa:	e008      	b.n	8018f0e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8018efc:	2300      	movs	r3, #0
 8018efe:	73fb      	strb	r3, [r7, #15]
    break;
 8018f00:	e008      	b.n	8018f14 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8018f02:	2301      	movs	r3, #1
 8018f04:	73fb      	strb	r3, [r7, #15]
    break;
 8018f06:	e005      	b.n	8018f14 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8018f08:	2302      	movs	r3, #2
 8018f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8018f0c:	e002      	b.n	8018f14 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8018f0e:	2301      	movs	r3, #1
 8018f10:	73fb      	strb	r3, [r7, #15]
    break;
 8018f12:	bf00      	nop
  }
  return  speed;
 8018f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8018f16:	4618      	mov	r0, r3
 8018f18:	3710      	adds	r7, #16
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	bd80      	pop	{r7, pc}

08018f1e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8018f1e:	b580      	push	{r7, lr}
 8018f20:	b084      	sub	sp, #16
 8018f22:	af00      	add	r7, sp, #0
 8018f24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f26:	2300      	movs	r3, #0
 8018f28:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018f2a:	2300      	movs	r3, #0
 8018f2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018f34:	4618      	mov	r0, r3
 8018f36:	f7f0 fbd1 	bl	80096dc <HAL_HCD_ResetPort>
 8018f3a:	4603      	mov	r3, r0
 8018f3c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8018f3e:	7bfb      	ldrb	r3, [r7, #15]
 8018f40:	4618      	mov	r0, r3
 8018f42:	f000 f8ff 	bl	8019144 <USBH_Get_USB_Status>
 8018f46:	4603      	mov	r3, r0
 8018f48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018f4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8018f4c:	4618      	mov	r0, r3
 8018f4e:	3710      	adds	r7, #16
 8018f50:	46bd      	mov	sp, r7
 8018f52:	bd80      	pop	{r7, pc}

08018f54 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018f54:	b580      	push	{r7, lr}
 8018f56:	b082      	sub	sp, #8
 8018f58:	af00      	add	r7, sp, #0
 8018f5a:	6078      	str	r0, [r7, #4]
 8018f5c:	460b      	mov	r3, r1
 8018f5e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018f66:	78fa      	ldrb	r2, [r7, #3]
 8018f68:	4611      	mov	r1, r2
 8018f6a:	4618      	mov	r0, r3
 8018f6c:	f7f0 fbd8 	bl	8009720 <HAL_HCD_HC_GetXferCount>
 8018f70:	4603      	mov	r3, r0
}
 8018f72:	4618      	mov	r0, r3
 8018f74:	3708      	adds	r7, #8
 8018f76:	46bd      	mov	sp, r7
 8018f78:	bd80      	pop	{r7, pc}

08018f7a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8018f7a:	b590      	push	{r4, r7, lr}
 8018f7c:	b089      	sub	sp, #36	; 0x24
 8018f7e:	af04      	add	r7, sp, #16
 8018f80:	6078      	str	r0, [r7, #4]
 8018f82:	4608      	mov	r0, r1
 8018f84:	4611      	mov	r1, r2
 8018f86:	461a      	mov	r2, r3
 8018f88:	4603      	mov	r3, r0
 8018f8a:	70fb      	strb	r3, [r7, #3]
 8018f8c:	460b      	mov	r3, r1
 8018f8e:	70bb      	strb	r3, [r7, #2]
 8018f90:	4613      	mov	r3, r2
 8018f92:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f94:	2300      	movs	r3, #0
 8018f96:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018f98:	2300      	movs	r3, #0
 8018f9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8018fa2:	787c      	ldrb	r4, [r7, #1]
 8018fa4:	78ba      	ldrb	r2, [r7, #2]
 8018fa6:	78f9      	ldrb	r1, [r7, #3]
 8018fa8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8018faa:	9302      	str	r3, [sp, #8]
 8018fac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8018fb0:	9301      	str	r3, [sp, #4]
 8018fb2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018fb6:	9300      	str	r3, [sp, #0]
 8018fb8:	4623      	mov	r3, r4
 8018fba:	f7f0 f842 	bl	8009042 <HAL_HCD_HC_Init>
 8018fbe:	4603      	mov	r3, r0
 8018fc0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8018fc2:	7bfb      	ldrb	r3, [r7, #15]
 8018fc4:	4618      	mov	r0, r3
 8018fc6:	f000 f8bd 	bl	8019144 <USBH_Get_USB_Status>
 8018fca:	4603      	mov	r3, r0
 8018fcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018fce:	7bbb      	ldrb	r3, [r7, #14]
}
 8018fd0:	4618      	mov	r0, r3
 8018fd2:	3714      	adds	r7, #20
 8018fd4:	46bd      	mov	sp, r7
 8018fd6:	bd90      	pop	{r4, r7, pc}

08018fd8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8018fd8:	b580      	push	{r7, lr}
 8018fda:	b084      	sub	sp, #16
 8018fdc:	af00      	add	r7, sp, #0
 8018fde:	6078      	str	r0, [r7, #4]
 8018fe0:	460b      	mov	r3, r1
 8018fe2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018fe4:	2300      	movs	r3, #0
 8018fe6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8018fe8:	2300      	movs	r3, #0
 8018fea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8018fec:	687b      	ldr	r3, [r7, #4]
 8018fee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8018ff2:	78fa      	ldrb	r2, [r7, #3]
 8018ff4:	4611      	mov	r1, r2
 8018ff6:	4618      	mov	r0, r3
 8018ff8:	f7f0 f8b2 	bl	8009160 <HAL_HCD_HC_Halt>
 8018ffc:	4603      	mov	r3, r0
 8018ffe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8019000:	7bfb      	ldrb	r3, [r7, #15]
 8019002:	4618      	mov	r0, r3
 8019004:	f000 f89e 	bl	8019144 <USBH_Get_USB_Status>
 8019008:	4603      	mov	r3, r0
 801900a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801900c:	7bbb      	ldrb	r3, [r7, #14]
}
 801900e:	4618      	mov	r0, r3
 8019010:	3710      	adds	r7, #16
 8019012:	46bd      	mov	sp, r7
 8019014:	bd80      	pop	{r7, pc}

08019016 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8019016:	b590      	push	{r4, r7, lr}
 8019018:	b089      	sub	sp, #36	; 0x24
 801901a:	af04      	add	r7, sp, #16
 801901c:	6078      	str	r0, [r7, #4]
 801901e:	4608      	mov	r0, r1
 8019020:	4611      	mov	r1, r2
 8019022:	461a      	mov	r2, r3
 8019024:	4603      	mov	r3, r0
 8019026:	70fb      	strb	r3, [r7, #3]
 8019028:	460b      	mov	r3, r1
 801902a:	70bb      	strb	r3, [r7, #2]
 801902c:	4613      	mov	r3, r2
 801902e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019030:	2300      	movs	r3, #0
 8019032:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8019034:	2300      	movs	r3, #0
 8019036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801903e:	787c      	ldrb	r4, [r7, #1]
 8019040:	78ba      	ldrb	r2, [r7, #2]
 8019042:	78f9      	ldrb	r1, [r7, #3]
 8019044:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019048:	9303      	str	r3, [sp, #12]
 801904a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801904c:	9302      	str	r3, [sp, #8]
 801904e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019050:	9301      	str	r3, [sp, #4]
 8019052:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019056:	9300      	str	r3, [sp, #0]
 8019058:	4623      	mov	r3, r4
 801905a:	f7f0 f8a5 	bl	80091a8 <HAL_HCD_HC_SubmitRequest>
 801905e:	4603      	mov	r3, r0
 8019060:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8019062:	7bfb      	ldrb	r3, [r7, #15]
 8019064:	4618      	mov	r0, r3
 8019066:	f000 f86d 	bl	8019144 <USBH_Get_USB_Status>
 801906a:	4603      	mov	r3, r0
 801906c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801906e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019070:	4618      	mov	r0, r3
 8019072:	3714      	adds	r7, #20
 8019074:	46bd      	mov	sp, r7
 8019076:	bd90      	pop	{r4, r7, pc}

08019078 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8019078:	b580      	push	{r7, lr}
 801907a:	b082      	sub	sp, #8
 801907c:	af00      	add	r7, sp, #0
 801907e:	6078      	str	r0, [r7, #4]
 8019080:	460b      	mov	r3, r1
 8019082:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801908a:	78fa      	ldrb	r2, [r7, #3]
 801908c:	4611      	mov	r1, r2
 801908e:	4618      	mov	r0, r3
 8019090:	f7f0 fb32 	bl	80096f8 <HAL_HCD_HC_GetURBState>
 8019094:	4603      	mov	r3, r0
}
 8019096:	4618      	mov	r0, r3
 8019098:	3708      	adds	r7, #8
 801909a:	46bd      	mov	sp, r7
 801909c:	bd80      	pop	{r7, pc}

0801909e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801909e:	b580      	push	{r7, lr}
 80190a0:	b082      	sub	sp, #8
 80190a2:	af00      	add	r7, sp, #0
 80190a4:	6078      	str	r0, [r7, #4]
 80190a6:	460b      	mov	r3, r1
 80190a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80190b0:	2b01      	cmp	r3, #1
 80190b2:	d103      	bne.n	80190bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80190b4:	78fb      	ldrb	r3, [r7, #3]
 80190b6:	4618      	mov	r0, r3
 80190b8:	f000 f870 	bl	801919c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80190bc:	20c8      	movs	r0, #200	; 0xc8
 80190be:	f7ed fe15 	bl	8006cec <HAL_Delay>
  return USBH_OK;
 80190c2:	2300      	movs	r3, #0
}
 80190c4:	4618      	mov	r0, r3
 80190c6:	3708      	adds	r7, #8
 80190c8:	46bd      	mov	sp, r7
 80190ca:	bd80      	pop	{r7, pc}

080190cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80190cc:	b480      	push	{r7}
 80190ce:	b085      	sub	sp, #20
 80190d0:	af00      	add	r7, sp, #0
 80190d2:	6078      	str	r0, [r7, #4]
 80190d4:	460b      	mov	r3, r1
 80190d6:	70fb      	strb	r3, [r7, #3]
 80190d8:	4613      	mov	r3, r2
 80190da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80190e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80190e4:	78fb      	ldrb	r3, [r7, #3]
 80190e6:	68fa      	ldr	r2, [r7, #12]
 80190e8:	212c      	movs	r1, #44	; 0x2c
 80190ea:	fb01 f303 	mul.w	r3, r1, r3
 80190ee:	4413      	add	r3, r2
 80190f0:	333b      	adds	r3, #59	; 0x3b
 80190f2:	781b      	ldrb	r3, [r3, #0]
 80190f4:	2b00      	cmp	r3, #0
 80190f6:	d009      	beq.n	801910c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80190f8:	78fb      	ldrb	r3, [r7, #3]
 80190fa:	68fa      	ldr	r2, [r7, #12]
 80190fc:	212c      	movs	r1, #44	; 0x2c
 80190fe:	fb01 f303 	mul.w	r3, r1, r3
 8019102:	4413      	add	r3, r2
 8019104:	3354      	adds	r3, #84	; 0x54
 8019106:	78ba      	ldrb	r2, [r7, #2]
 8019108:	701a      	strb	r2, [r3, #0]
 801910a:	e008      	b.n	801911e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 801910c:	78fb      	ldrb	r3, [r7, #3]
 801910e:	68fa      	ldr	r2, [r7, #12]
 8019110:	212c      	movs	r1, #44	; 0x2c
 8019112:	fb01 f303 	mul.w	r3, r1, r3
 8019116:	4413      	add	r3, r2
 8019118:	3355      	adds	r3, #85	; 0x55
 801911a:	78ba      	ldrb	r2, [r7, #2]
 801911c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801911e:	2300      	movs	r3, #0
}
 8019120:	4618      	mov	r0, r3
 8019122:	3714      	adds	r7, #20
 8019124:	46bd      	mov	sp, r7
 8019126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801912a:	4770      	bx	lr

0801912c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801912c:	b580      	push	{r7, lr}
 801912e:	b082      	sub	sp, #8
 8019130:	af00      	add	r7, sp, #0
 8019132:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8019134:	6878      	ldr	r0, [r7, #4]
 8019136:	f7ed fdd9 	bl	8006cec <HAL_Delay>
}
 801913a:	bf00      	nop
 801913c:	3708      	adds	r7, #8
 801913e:	46bd      	mov	sp, r7
 8019140:	bd80      	pop	{r7, pc}
	...

08019144 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019144:	b480      	push	{r7}
 8019146:	b085      	sub	sp, #20
 8019148:	af00      	add	r7, sp, #0
 801914a:	4603      	mov	r3, r0
 801914c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801914e:	2300      	movs	r3, #0
 8019150:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019152:	79fb      	ldrb	r3, [r7, #7]
 8019154:	2b03      	cmp	r3, #3
 8019156:	d817      	bhi.n	8019188 <USBH_Get_USB_Status+0x44>
 8019158:	a201      	add	r2, pc, #4	; (adr r2, 8019160 <USBH_Get_USB_Status+0x1c>)
 801915a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801915e:	bf00      	nop
 8019160:	08019171 	.word	0x08019171
 8019164:	08019177 	.word	0x08019177
 8019168:	0801917d 	.word	0x0801917d
 801916c:	08019183 	.word	0x08019183
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8019170:	2300      	movs	r3, #0
 8019172:	73fb      	strb	r3, [r7, #15]
    break;
 8019174:	e00b      	b.n	801918e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8019176:	2302      	movs	r3, #2
 8019178:	73fb      	strb	r3, [r7, #15]
    break;
 801917a:	e008      	b.n	801918e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801917c:	2301      	movs	r3, #1
 801917e:	73fb      	strb	r3, [r7, #15]
    break;
 8019180:	e005      	b.n	801918e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8019182:	2302      	movs	r3, #2
 8019184:	73fb      	strb	r3, [r7, #15]
    break;
 8019186:	e002      	b.n	801918e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8019188:	2302      	movs	r3, #2
 801918a:	73fb      	strb	r3, [r7, #15]
    break;
 801918c:	bf00      	nop
  }
  return usb_status;
 801918e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019190:	4618      	mov	r0, r3
 8019192:	3714      	adds	r7, #20
 8019194:	46bd      	mov	sp, r7
 8019196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801919a:	4770      	bx	lr

0801919c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 801919c:	b580      	push	{r7, lr}
 801919e:	b084      	sub	sp, #16
 80191a0:	af00      	add	r7, sp, #0
 80191a2:	4603      	mov	r3, r0
 80191a4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80191a6:	79fb      	ldrb	r3, [r7, #7]
 80191a8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80191aa:	79fb      	ldrb	r3, [r7, #7]
 80191ac:	2b00      	cmp	r3, #0
 80191ae:	d102      	bne.n	80191b6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80191b0:	2301      	movs	r3, #1
 80191b2:	73fb      	strb	r3, [r7, #15]
 80191b4:	e001      	b.n	80191ba <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80191b6:	2300      	movs	r3, #0
 80191b8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80191ba:	7bfb      	ldrb	r3, [r7, #15]
 80191bc:	461a      	mov	r2, r3
 80191be:	2120      	movs	r1, #32
 80191c0:	4803      	ldr	r0, [pc, #12]	; (80191d0 <MX_DriverVbusFS+0x34>)
 80191c2:	f7ef fe85 	bl	8008ed0 <HAL_GPIO_WritePin>
}
 80191c6:	bf00      	nop
 80191c8:	3710      	adds	r7, #16
 80191ca:	46bd      	mov	sp, r7
 80191cc:	bd80      	pop	{r7, pc}
 80191ce:	bf00      	nop
 80191d0:	40020c00 	.word	0x40020c00

080191d4 <arm_rfft_fast_init_f32>:
 80191d4:	084b      	lsrs	r3, r1, #1
 80191d6:	2b80      	cmp	r3, #128	; 0x80
 80191d8:	b430      	push	{r4, r5}
 80191da:	8201      	strh	r1, [r0, #16]
 80191dc:	8003      	strh	r3, [r0, #0]
 80191de:	d070      	beq.n	80192c2 <arm_rfft_fast_init_f32+0xee>
 80191e0:	d916      	bls.n	8019210 <arm_rfft_fast_init_f32+0x3c>
 80191e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80191e6:	d05f      	beq.n	80192a8 <arm_rfft_fast_init_f32+0xd4>
 80191e8:	d936      	bls.n	8019258 <arm_rfft_fast_init_f32+0x84>
 80191ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80191ee:	d026      	beq.n	801923e <arm_rfft_fast_init_f32+0x6a>
 80191f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80191f4:	d112      	bne.n	801921c <arm_rfft_fast_init_f32+0x48>
 80191f6:	f44f 656e 	mov.w	r5, #3808	; 0xee0
 80191fa:	4c38      	ldr	r4, [pc, #224]	; (80192dc <arm_rfft_fast_init_f32+0x108>)
 80191fc:	4938      	ldr	r1, [pc, #224]	; (80192e0 <arm_rfft_fast_init_f32+0x10c>)
 80191fe:	2300      	movs	r3, #0
 8019200:	4a38      	ldr	r2, [pc, #224]	; (80192e4 <arm_rfft_fast_init_f32+0x110>)
 8019202:	8185      	strh	r5, [r0, #12]
 8019204:	6084      	str	r4, [r0, #8]
 8019206:	6041      	str	r1, [r0, #4]
 8019208:	6142      	str	r2, [r0, #20]
 801920a:	4618      	mov	r0, r3
 801920c:	bc30      	pop	{r4, r5}
 801920e:	4770      	bx	lr
 8019210:	2b20      	cmp	r3, #32
 8019212:	d031      	beq.n	8019278 <arm_rfft_fast_init_f32+0xa4>
 8019214:	2b40      	cmp	r3, #64	; 0x40
 8019216:	d006      	beq.n	8019226 <arm_rfft_fast_init_f32+0x52>
 8019218:	2b10      	cmp	r3, #16
 801921a:	d039      	beq.n	8019290 <arm_rfft_fast_init_f32+0xbc>
 801921c:	f04f 33ff 	mov.w	r3, #4294967295
 8019220:	bc30      	pop	{r4, r5}
 8019222:	4618      	mov	r0, r3
 8019224:	4770      	bx	lr
 8019226:	2538      	movs	r5, #56	; 0x38
 8019228:	4c2f      	ldr	r4, [pc, #188]	; (80192e8 <arm_rfft_fast_init_f32+0x114>)
 801922a:	4930      	ldr	r1, [pc, #192]	; (80192ec <arm_rfft_fast_init_f32+0x118>)
 801922c:	2300      	movs	r3, #0
 801922e:	4a30      	ldr	r2, [pc, #192]	; (80192f0 <arm_rfft_fast_init_f32+0x11c>)
 8019230:	8185      	strh	r5, [r0, #12]
 8019232:	6084      	str	r4, [r0, #8]
 8019234:	6041      	str	r1, [r0, #4]
 8019236:	6142      	str	r2, [r0, #20]
 8019238:	4618      	mov	r0, r3
 801923a:	bc30      	pop	{r4, r5}
 801923c:	4770      	bx	lr
 801923e:	f44f 65e1 	mov.w	r5, #1800	; 0x708
 8019242:	4c2c      	ldr	r4, [pc, #176]	; (80192f4 <arm_rfft_fast_init_f32+0x120>)
 8019244:	492c      	ldr	r1, [pc, #176]	; (80192f8 <arm_rfft_fast_init_f32+0x124>)
 8019246:	2300      	movs	r3, #0
 8019248:	4a2c      	ldr	r2, [pc, #176]	; (80192fc <arm_rfft_fast_init_f32+0x128>)
 801924a:	8185      	strh	r5, [r0, #12]
 801924c:	6084      	str	r4, [r0, #8]
 801924e:	6041      	str	r1, [r0, #4]
 8019250:	6142      	str	r2, [r0, #20]
 8019252:	4618      	mov	r0, r3
 8019254:	bc30      	pop	{r4, r5}
 8019256:	4770      	bx	lr
 8019258:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801925c:	d1de      	bne.n	801921c <arm_rfft_fast_init_f32+0x48>
 801925e:	f44f 75dc 	mov.w	r5, #440	; 0x1b8
 8019262:	4c27      	ldr	r4, [pc, #156]	; (8019300 <arm_rfft_fast_init_f32+0x12c>)
 8019264:	4927      	ldr	r1, [pc, #156]	; (8019304 <arm_rfft_fast_init_f32+0x130>)
 8019266:	2300      	movs	r3, #0
 8019268:	4a27      	ldr	r2, [pc, #156]	; (8019308 <arm_rfft_fast_init_f32+0x134>)
 801926a:	8185      	strh	r5, [r0, #12]
 801926c:	6084      	str	r4, [r0, #8]
 801926e:	6041      	str	r1, [r0, #4]
 8019270:	6142      	str	r2, [r0, #20]
 8019272:	4618      	mov	r0, r3
 8019274:	bc30      	pop	{r4, r5}
 8019276:	4770      	bx	lr
 8019278:	2530      	movs	r5, #48	; 0x30
 801927a:	4c24      	ldr	r4, [pc, #144]	; (801930c <arm_rfft_fast_init_f32+0x138>)
 801927c:	4924      	ldr	r1, [pc, #144]	; (8019310 <arm_rfft_fast_init_f32+0x13c>)
 801927e:	2300      	movs	r3, #0
 8019280:	4a24      	ldr	r2, [pc, #144]	; (8019314 <arm_rfft_fast_init_f32+0x140>)
 8019282:	8185      	strh	r5, [r0, #12]
 8019284:	6084      	str	r4, [r0, #8]
 8019286:	6041      	str	r1, [r0, #4]
 8019288:	6142      	str	r2, [r0, #20]
 801928a:	4618      	mov	r0, r3
 801928c:	bc30      	pop	{r4, r5}
 801928e:	4770      	bx	lr
 8019290:	2514      	movs	r5, #20
 8019292:	4c21      	ldr	r4, [pc, #132]	; (8019318 <arm_rfft_fast_init_f32+0x144>)
 8019294:	4921      	ldr	r1, [pc, #132]	; (801931c <arm_rfft_fast_init_f32+0x148>)
 8019296:	2300      	movs	r3, #0
 8019298:	4a21      	ldr	r2, [pc, #132]	; (8019320 <arm_rfft_fast_init_f32+0x14c>)
 801929a:	8185      	strh	r5, [r0, #12]
 801929c:	6084      	str	r4, [r0, #8]
 801929e:	6041      	str	r1, [r0, #4]
 80192a0:	6142      	str	r2, [r0, #20]
 80192a2:	4618      	mov	r0, r3
 80192a4:	bc30      	pop	{r4, r5}
 80192a6:	4770      	bx	lr
 80192a8:	f44f 75e0 	mov.w	r5, #448	; 0x1c0
 80192ac:	4c1d      	ldr	r4, [pc, #116]	; (8019324 <arm_rfft_fast_init_f32+0x150>)
 80192ae:	491e      	ldr	r1, [pc, #120]	; (8019328 <arm_rfft_fast_init_f32+0x154>)
 80192b0:	2300      	movs	r3, #0
 80192b2:	4a1e      	ldr	r2, [pc, #120]	; (801932c <arm_rfft_fast_init_f32+0x158>)
 80192b4:	8185      	strh	r5, [r0, #12]
 80192b6:	6084      	str	r4, [r0, #8]
 80192b8:	6041      	str	r1, [r0, #4]
 80192ba:	6142      	str	r2, [r0, #20]
 80192bc:	4618      	mov	r0, r3
 80192be:	bc30      	pop	{r4, r5}
 80192c0:	4770      	bx	lr
 80192c2:	25d0      	movs	r5, #208	; 0xd0
 80192c4:	4c1a      	ldr	r4, [pc, #104]	; (8019330 <arm_rfft_fast_init_f32+0x15c>)
 80192c6:	491b      	ldr	r1, [pc, #108]	; (8019334 <arm_rfft_fast_init_f32+0x160>)
 80192c8:	2300      	movs	r3, #0
 80192ca:	4a1b      	ldr	r2, [pc, #108]	; (8019338 <arm_rfft_fast_init_f32+0x164>)
 80192cc:	8185      	strh	r5, [r0, #12]
 80192ce:	6084      	str	r4, [r0, #8]
 80192d0:	6041      	str	r1, [r0, #4]
 80192d2:	6142      	str	r2, [r0, #20]
 80192d4:	4618      	mov	r0, r3
 80192d6:	bc30      	pop	{r4, r5}
 80192d8:	4770      	bx	lr
 80192da:	bf00      	nop
 80192dc:	0802d3ac 	.word	0x0802d3ac
 80192e0:	0801e5a4 	.word	0x0801e5a4
 80192e4:	08024714 	.word	0x08024714
 80192e8:	080226a4 	.word	0x080226a4
 80192ec:	0802f16c 	.word	0x0802f16c
 80192f0:	0803165c 	.word	0x0803165c
 80192f4:	0802b094 	.word	0x0802b094
 80192f8:	08028f94 	.word	0x08028f94
 80192fc:	08022714 	.word	0x08022714
 8019300:	080312ec 	.word	0x080312ec
 8019304:	08028714 	.word	0x08028714
 8019308:	0802f36c 	.word	0x0802f36c
 801930c:	0802bf4c 	.word	0x0802bf4c
 8019310:	0802af94 	.word	0x0802af94
 8019314:	080225a4 	.word	0x080225a4
 8019318:	0802bea4 	.word	0x0802bea4
 801931c:	08028f14 	.word	0x08028f14
 8019320:	0802becc 	.word	0x0802becc
 8019324:	0802fb6c 	.word	0x0802fb6c
 8019328:	0802c3ac 	.word	0x0802c3ac
 801932c:	0802feec 	.word	0x0802feec
 8019330:	0803185c 	.word	0x0803185c
 8019334:	0802bfac 	.word	0x0802bfac
 8019338:	08030eec 	.word	0x08030eec

0801933c <arm_rfft_fast_f32>:
 801933c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019340:	8a05      	ldrh	r5, [r0, #16]
 8019342:	4606      	mov	r6, r0
 8019344:	4617      	mov	r7, r2
 8019346:	460c      	mov	r4, r1
 8019348:	086d      	lsrs	r5, r5, #1
 801934a:	8005      	strh	r5, [r0, #0]
 801934c:	2b00      	cmp	r3, #0
 801934e:	d15e      	bne.n	801940e <arm_rfft_fast_f32+0xd2>
 8019350:	461a      	mov	r2, r3
 8019352:	2301      	movs	r3, #1
 8019354:	f000 fbde 	bl	8019b14 <arm_cfft_f32>
 8019358:	edd4 7a00 	vldr	s15, [r4]
 801935c:	ed94 7a01 	vldr	s14, [r4, #4]
 8019360:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8019364:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8019368:	8832      	ldrh	r2, [r6, #0]
 801936a:	ee37 7a07 	vadd.f32	s14, s14, s14
 801936e:	6975      	ldr	r5, [r6, #20]
 8019370:	3a01      	subs	r2, #1
 8019372:	eeb0 3a46 	vmov.f32	s6, s12
 8019376:	3510      	adds	r5, #16
 8019378:	f107 0610 	add.w	r6, r7, #16
 801937c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8019380:	eb04 00c2 	add.w	r0, r4, r2, lsl #3
 8019384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019388:	f104 0310 	add.w	r3, r4, #16
 801938c:	3808      	subs	r0, #8
 801938e:	ee26 7a86 	vmul.f32	s14, s13, s12
 8019392:	ee67 7a86 	vmul.f32	s15, s15, s12
 8019396:	ed87 7a00 	vstr	s14, [r7]
 801939a:	edc7 7a01 	vstr	s15, [r7, #4]
 801939e:	ed90 7a02 	vldr	s14, [r0, #8]
 80193a2:	3a01      	subs	r2, #1
 80193a4:	ed53 6a02 	vldr	s13, [r3, #-8]
 80193a8:	f1a0 0008 	sub.w	r0, r0, #8
 80193ac:	ed15 6a02 	vldr	s12, [r5, #-8]
 80193b0:	f103 0308 	add.w	r3, r3, #8
 80193b4:	ee77 7a66 	vsub.f32	s15, s14, s13
 80193b8:	edd0 3a05 	vldr	s7, [r0, #20]
 80193bc:	ed13 5a03 	vldr	s10, [r3, #-12]
 80193c0:	ee77 4a26 	vadd.f32	s9, s14, s13
 80193c4:	ed55 5a01 	vldr	s11, [r5, #-4]
 80193c8:	f106 0608 	add.w	r6, r6, #8
 80193cc:	ee66 6a27 	vmul.f32	s13, s12, s15
 80193d0:	f105 0508 	add.w	r5, r5, #8
 80193d4:	ee33 4a85 	vadd.f32	s8, s7, s10
 80193d8:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80193dc:	ee35 5a63 	vsub.f32	s10, s10, s7
 80193e0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80193e4:	ee26 6a04 	vmul.f32	s12, s12, s8
 80193e8:	ee77 7a05 	vadd.f32	s15, s14, s10
 80193ec:	ee65 5a84 	vmul.f32	s11, s11, s8
 80193f0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80193f4:	ee36 7aa5 	vadd.f32	s14, s13, s11
 80193f8:	ee67 7a83 	vmul.f32	s15, s15, s6
 80193fc:	ee27 7a03 	vmul.f32	s14, s14, s6
 8019400:	ed46 7a03 	vstr	s15, [r6, #-12]
 8019404:	ed06 7a04 	vstr	s14, [r6, #-16]
 8019408:	d1c9      	bne.n	801939e <arm_rfft_fast_f32+0x62>
 801940a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801940e:	edd1 7a00 	vldr	s15, [r1]
 8019412:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8019416:	edd1 6a01 	vldr	s13, [r1, #4]
 801941a:	1e68      	subs	r0, r5, #1
 801941c:	6975      	ldr	r5, [r6, #20]
 801941e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019422:	00c1      	lsls	r1, r0, #3
 8019424:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019428:	ee27 7a23 	vmul.f32	s14, s14, s7
 801942c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8019430:	ed82 7a00 	vstr	s14, [r2]
 8019434:	edc2 7a01 	vstr	s15, [r2, #4]
 8019438:	b3e0      	cbz	r0, 80194b4 <arm_rfft_fast_f32+0x178>
 801943a:	3908      	subs	r1, #8
 801943c:	f104 0210 	add.w	r2, r4, #16
 8019440:	3510      	adds	r5, #16
 8019442:	440c      	add	r4, r1
 8019444:	f107 0110 	add.w	r1, r7, #16
 8019448:	ed94 7a02 	vldr	s14, [r4, #8]
 801944c:	3801      	subs	r0, #1
 801944e:	ed52 6a02 	vldr	s13, [r2, #-8]
 8019452:	f1a4 0408 	sub.w	r4, r4, #8
 8019456:	ed15 6a02 	vldr	s12, [r5, #-8]
 801945a:	f102 0208 	add.w	r2, r2, #8
 801945e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8019462:	ed94 4a05 	vldr	s8, [r4, #20]
 8019466:	ed12 5a03 	vldr	s10, [r2, #-12]
 801946a:	ee77 6a26 	vadd.f32	s13, s14, s13
 801946e:	ed55 5a01 	vldr	s11, [r5, #-4]
 8019472:	f101 0108 	add.w	r1, r1, #8
 8019476:	ee26 3a27 	vmul.f32	s6, s12, s15
 801947a:	f105 0508 	add.w	r5, r5, #8
 801947e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8019482:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8019486:	ee35 5a44 	vsub.f32	s10, s10, s8
 801948a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 801948e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8019492:	ee77 7a05 	vadd.f32	s15, s14, s10
 8019496:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801949a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801949e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 80194a2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80194a6:	ee27 7a23 	vmul.f32	s14, s14, s7
 80194aa:	ed41 7a03 	vstr	s15, [r1, #-12]
 80194ae:	ed01 7a04 	vstr	s14, [r1, #-16]
 80194b2:	d1c9      	bne.n	8019448 <arm_rfft_fast_f32+0x10c>
 80194b4:	461a      	mov	r2, r3
 80194b6:	4639      	mov	r1, r7
 80194b8:	4630      	mov	r0, r6
 80194ba:	2301      	movs	r3, #1
 80194bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80194c0:	f000 bb28 	b.w	8019b14 <arm_cfft_f32>

080194c4 <arm_cfft_radix8by2_f32>:
 80194c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194c8:	4607      	mov	r7, r0
 80194ca:	4608      	mov	r0, r1
 80194cc:	ed2d 8b06 	vpush	{d8-d10}
 80194d0:	f8b7 e000 	ldrh.w	lr, [r7]
 80194d4:	687a      	ldr	r2, [r7, #4]
 80194d6:	ea4f 015e 	mov.w	r1, lr, lsr #1
 80194da:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 80194de:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80194e2:	f000 80b0 	beq.w	8019646 <arm_cfft_radix8by2_f32+0x182>
 80194e6:	008b      	lsls	r3, r1, #2
 80194e8:	3210      	adds	r2, #16
 80194ea:	f100 0610 	add.w	r6, r0, #16
 80194ee:	f108 0510 	add.w	r5, r8, #16
 80194f2:	3310      	adds	r3, #16
 80194f4:	18c4      	adds	r4, r0, r3
 80194f6:	4443      	add	r3, r8
 80194f8:	ed55 6a04 	vldr	s13, [r5, #-16]
 80194fc:	f1be 0e01 	subs.w	lr, lr, #1
 8019500:	ed56 4a04 	vldr	s9, [r6, #-16]
 8019504:	f104 0410 	add.w	r4, r4, #16
 8019508:	ed15 7a03 	vldr	s14, [r5, #-12]
 801950c:	f106 0610 	add.w	r6, r6, #16
 8019510:	ee74 9aa6 	vadd.f32	s19, s9, s13
 8019514:	ed55 7a02 	vldr	s15, [r5, #-8]
 8019518:	ed55 2a01 	vldr	s5, [r5, #-4]
 801951c:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8019520:	ed53 0a04 	vldr	s1, [r3, #-16]
 8019524:	f102 0210 	add.w	r2, r2, #16
 8019528:	ed13 5a03 	vldr	s10, [r3, #-12]
 801952c:	f105 0510 	add.w	r5, r5, #16
 8019530:	ed13 3a02 	vldr	s6, [r3, #-8]
 8019534:	f103 0310 	add.w	r3, r3, #16
 8019538:	ed54 3a06 	vldr	s7, [r4, #-24]	; 0xffffffe8
 801953c:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 8019540:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
 8019544:	ee33 8a83 	vadd.f32	s16, s7, s6
 8019548:	ed56 6a07 	vldr	s13, [r6, #-28]	; 0xffffffe4
 801954c:	ed16 2a05 	vldr	s4, [r6, #-20]	; 0xffffffec
 8019550:	ee34 0a06 	vadd.f32	s0, s8, s12
 8019554:	ed54 5a08 	vldr	s11, [r4, #-32]	; 0xffffffe0
 8019558:	ee76 aa87 	vadd.f32	s21, s13, s14
 801955c:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 8019560:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8019564:	ed56 1a06 	vldr	s3, [r6, #-24]	; 0xffffffe8
 8019568:	ee35 9aa0 	vadd.f32	s18, s11, s1
 801956c:	ed46 9a08 	vstr	s19, [r6, #-32]	; 0xffffffe0
 8019570:	ee71 8a05 	vadd.f32	s17, s2, s10
 8019574:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8019578:	ed46 aa07 	vstr	s21, [r6, #-28]	; 0xffffffe4
 801957c:	ee72 9a22 	vadd.f32	s19, s4, s5
 8019580:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8019584:	ee35 5a41 	vsub.f32	s10, s10, s2
 8019588:	ed06 aa06 	vstr	s20, [r6, #-24]	; 0xffffffe8
 801958c:	ed46 9a05 	vstr	s19, [r6, #-20]	; 0xffffffec
 8019590:	ee36 6a44 	vsub.f32	s12, s12, s8
 8019594:	ed04 9a08 	vstr	s18, [r4, #-32]	; 0xffffffe0
 8019598:	ee71 1ae7 	vsub.f32	s3, s3, s15
 801959c:	ed44 8a07 	vstr	s17, [r4, #-28]	; 0xffffffe4
 80195a0:	ee72 7a62 	vsub.f32	s15, s4, s5
 80195a4:	ed04 8a06 	vstr	s16, [r4, #-24]	; 0xffffffe8
 80195a8:	ee73 2a63 	vsub.f32	s5, s6, s7
 80195ac:	ed04 0a05 	vstr	s0, [r4, #-20]	; 0xffffffec
 80195b0:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 80195b4:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 80195b8:	ee24 3a84 	vmul.f32	s6, s9, s8
 80195bc:	ee27 2a26 	vmul.f32	s4, s14, s13
 80195c0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 80195c4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 80195c8:	ee27 7a04 	vmul.f32	s14, s14, s8
 80195cc:	ee65 5a84 	vmul.f32	s11, s11, s8
 80195d0:	ee65 6a26 	vmul.f32	s13, s10, s13
 80195d4:	ee25 5a04 	vmul.f32	s10, s10, s8
 80195d8:	ee37 7a64 	vsub.f32	s14, s14, s9
 80195dc:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80195e0:	ee33 4a02 	vadd.f32	s8, s6, s4
 80195e4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80195e8:	ed05 7a07 	vstr	s14, [r5, #-28]	; 0xffffffe4
 80195ec:	ed05 4a08 	vstr	s8, [r5, #-32]	; 0xffffffe0
 80195f0:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 80195f4:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
 80195f8:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 80195fc:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 8019600:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8019604:	ee27 4a87 	vmul.f32	s8, s15, s14
 8019608:	ee61 5a87 	vmul.f32	s11, s3, s14
 801960c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8019610:	ee22 5a87 	vmul.f32	s10, s5, s14
 8019614:	ee26 7a07 	vmul.f32	s14, s12, s14
 8019618:	ee26 6a26 	vmul.f32	s12, s12, s13
 801961c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8019620:	ee74 4a84 	vadd.f32	s9, s9, s8
 8019624:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8019628:	ee35 6a46 	vsub.f32	s12, s10, s12
 801962c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8019630:	ed45 4a06 	vstr	s9, [r5, #-24]	; 0xffffffe8
 8019634:	ed45 7a05 	vstr	s15, [r5, #-20]	; 0xffffffec
 8019638:	ed03 6a06 	vstr	s12, [r3, #-24]	; 0xffffffe8
 801963c:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 8019640:	f47f af5a 	bne.w	80194f8 <arm_cfft_radix8by2_f32+0x34>
 8019644:	687a      	ldr	r2, [r7, #4]
 8019646:	b28c      	uxth	r4, r1
 8019648:	2302      	movs	r3, #2
 801964a:	4621      	mov	r1, r4
 801964c:	f000 fbc2 	bl	8019dd4 <arm_radix8_butterfly_f32>
 8019650:	4621      	mov	r1, r4
 8019652:	687a      	ldr	r2, [r7, #4]
 8019654:	4640      	mov	r0, r8
 8019656:	2302      	movs	r3, #2
 8019658:	ecbd 8b06 	vpop	{d8-d10}
 801965c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019660:	f000 bbb8 	b.w	8019dd4 <arm_radix8_butterfly_f32>

08019664 <arm_cfft_radix8by4_f32>:
 8019664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019668:	ed2d 8b06 	vpush	{d8-d10}
 801966c:	8804      	ldrh	r4, [r0, #0]
 801966e:	b08f      	sub	sp, #60	; 0x3c
 8019670:	ed91 6a00 	vldr	s12, [r1]
 8019674:	460a      	mov	r2, r1
 8019676:	0864      	lsrs	r4, r4, #1
 8019678:	ed91 7a01 	vldr	s14, [r1, #4]
 801967c:	9101      	str	r1, [sp, #4]
 801967e:	00a3      	lsls	r3, r4, #2
 8019680:	6841      	ldr	r1, [r0, #4]
 8019682:	0864      	lsrs	r4, r4, #1
 8019684:	900c      	str	r0, [sp, #48]	; 0x30
 8019686:	9205      	str	r2, [sp, #20]
 8019688:	f101 0610 	add.w	r6, r1, #16
 801968c:	4625      	mov	r5, r4
 801968e:	940b      	str	r4, [sp, #44]	; 0x2c
 8019690:	f101 0408 	add.w	r4, r1, #8
 8019694:	9602      	str	r6, [sp, #8]
 8019696:	9407      	str	r4, [sp, #28]
 8019698:	18d4      	adds	r4, r2, r3
 801969a:	1eaa      	subs	r2, r5, #2
 801969c:	f101 0518 	add.w	r5, r1, #24
 80196a0:	18e0      	adds	r0, r4, r3
 80196a2:	edd4 4a00 	vldr	s9, [r4]
 80196a6:	ed94 4a01 	vldr	s8, [r4, #4]
 80196aa:	46a6      	mov	lr, r4
 80196ac:	edd0 6a00 	vldr	s13, [r0]
 80196b0:	18c7      	adds	r7, r0, r3
 80196b2:	edd0 7a01 	vldr	s15, [r0, #4]
 80196b6:	46a0      	mov	r8, r4
 80196b8:	ee76 5a26 	vadd.f32	s11, s12, s13
 80196bc:	ed97 5a00 	vldr	s10, [r7]
 80196c0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80196c4:	4604      	mov	r4, r0
 80196c6:	9506      	str	r5, [sp, #24]
 80196c8:	4605      	mov	r5, r0
 80196ca:	ee75 2aa4 	vadd.f32	s5, s11, s9
 80196ce:	900a      	str	r0, [sp, #40]	; 0x28
 80196d0:	9801      	ldr	r0, [sp, #4]
 80196d2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80196d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80196da:	ed97 3a01 	vldr	s6, [r7, #4]
 80196de:	ee72 2a85 	vadd.f32	s5, s5, s10
 80196e2:	46bc      	mov	ip, r7
 80196e4:	ee76 3a84 	vadd.f32	s7, s13, s8
 80196e8:	9704      	str	r7, [sp, #16]
 80196ea:	ee36 7a44 	vsub.f32	s14, s12, s8
 80196ee:	f8cd e00c 	str.w	lr, [sp, #12]
 80196f2:	ee12 9a90 	vmov	r9, s5
 80196f6:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80196fa:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80196fe:	1f3e      	subs	r6, r7, #4
 8019700:	f840 9b08 	str.w	r9, [r0], #8
 8019704:	ee37 4ae4 	vsub.f32	s8, s15, s9
 8019708:	edde 2a01 	vldr	s5, [lr, #4]
 801970c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019710:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8019714:	eddc 4a01 	vldr	s9, [ip, #4]
 8019718:	ee36 6a22 	vadd.f32	s12, s12, s5
 801971c:	9001      	str	r0, [sp, #4]
 801971e:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8019722:	9805      	ldr	r0, [sp, #20]
 8019724:	ee13 9a90 	vmov	r9, s7
 8019728:	ee37 7a43 	vsub.f32	s14, s14, s6
 801972c:	ee36 6a24 	vadd.f32	s12, s12, s9
 8019730:	f1ae 0704 	sub.w	r7, lr, #4
 8019734:	ee74 4a05 	vadd.f32	s9, s8, s10
 8019738:	ee76 6a83 	vadd.f32	s13, s13, s6
 801973c:	ed80 6a01 	vstr	s12, [r0, #4]
 8019740:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8019744:	f848 9b08 	str.w	r9, [r8], #8
 8019748:	edce 4a01 	vstr	s9, [lr, #4]
 801974c:	ee15 ea90 	vmov	lr, s11
 8019750:	f844 eb08 	str.w	lr, [r4], #8
 8019754:	ee16 ea90 	vmov	lr, s13
 8019758:	9408      	str	r4, [sp, #32]
 801975a:	462c      	mov	r4, r5
 801975c:	ed85 7a01 	vstr	s14, [r5, #4]
 8019760:	9d04      	ldr	r5, [sp, #16]
 8019762:	f84c eb08 	str.w	lr, [ip], #8
 8019766:	edc5 7a01 	vstr	s15, [r5, #4]
 801976a:	0855      	lsrs	r5, r2, #1
 801976c:	9509      	str	r5, [sp, #36]	; 0x24
 801976e:	f000 8130 	beq.w	80199d2 <arm_cfft_radix8by4_f32+0x36e>
 8019772:	9805      	ldr	r0, [sp, #20]
 8019774:	3b08      	subs	r3, #8
 8019776:	46ab      	mov	fp, r5
 8019778:	f1a4 020c 	sub.w	r2, r4, #12
 801977c:	f100 0510 	add.w	r5, r0, #16
 8019780:	f101 0920 	add.w	r9, r1, #32
 8019784:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8019788:	f8dd a008 	ldr.w	sl, [sp, #8]
 801978c:	4433      	add	r3, r6
 801978e:	3410      	adds	r4, #16
 8019790:	4660      	mov	r0, ip
 8019792:	4641      	mov	r1, r8
 8019794:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8019798:	ed54 6a02 	vldr	s13, [r4, #-8]
 801979c:	f1bb 0b01 	subs.w	fp, fp, #1
 80197a0:	ed55 5a02 	vldr	s11, [r5, #-8]
 80197a4:	f10a 0a08 	add.w	sl, sl, #8
 80197a8:	edd1 7a00 	vldr	s15, [r1]
 80197ac:	f105 0508 	add.w	r5, r5, #8
 80197b0:	ee75 3aa6 	vadd.f32	s7, s11, s13
 80197b4:	edd0 2a00 	vldr	s5, [r0]
 80197b8:	ed14 7a01 	vldr	s14, [r4, #-4]
 80197bc:	ee75 5ae6 	vsub.f32	s11, s11, s13
 80197c0:	ed55 6a03 	vldr	s13, [r5, #-12]
 80197c4:	f1a2 0208 	sub.w	r2, r2, #8
 80197c8:	ee73 4aa7 	vadd.f32	s9, s7, s15
 80197cc:	ed90 2a01 	vldr	s4, [r0, #4]
 80197d0:	ee36 5a87 	vadd.f32	s10, s13, s14
 80197d4:	ed91 6a01 	vldr	s12, [r1, #4]
 80197d8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80197dc:	f109 0910 	add.w	r9, r9, #16
 80197e0:	ee74 6aa2 	vadd.f32	s13, s9, s5
 80197e4:	f104 0408 	add.w	r4, r4, #8
 80197e8:	ee73 3ae7 	vsub.f32	s7, s7, s15
 80197ec:	f10e 0e18 	add.w	lr, lr, #24
 80197f0:	ee37 3a67 	vsub.f32	s6, s14, s15
 80197f4:	f1a3 0308 	sub.w	r3, r3, #8
 80197f8:	ed45 6a04 	vstr	s13, [r5, #-16]
 80197fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019800:	edd1 6a01 	vldr	s13, [r1, #4]
 8019804:	ee75 1a86 	vadd.f32	s3, s11, s12
 8019808:	edd0 4a01 	vldr	s9, [r0, #4]
 801980c:	ee33 3a22 	vadd.f32	s6, s6, s5
 8019810:	ee75 6a26 	vadd.f32	s13, s10, s13
 8019814:	ee35 5a46 	vsub.f32	s10, s10, s12
 8019818:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801981c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8019820:	ee71 1ac2 	vsub.f32	s3, s3, s4
 8019824:	ee35 5a42 	vsub.f32	s10, s10, s4
 8019828:	ed45 6a03 	vstr	s13, [r5, #-12]
 801982c:	ee36 2a02 	vadd.f32	s4, s12, s4
 8019830:	edd6 7a00 	vldr	s15, [r6]
 8019834:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8019838:	ed97 1a00 	vldr	s2, [r7]
 801983c:	ee77 2a62 	vsub.f32	s5, s14, s5
 8019840:	ed92 8a04 	vldr	s16, [r2, #16]
 8019844:	ee71 8a27 	vadd.f32	s17, s2, s15
 8019848:	ed93 aa04 	vldr	s20, [r3, #16]
 801984c:	ed16 7a01 	vldr	s14, [r6, #-4]
 8019850:	ee71 7a67 	vsub.f32	s15, s2, s15
 8019854:	ed57 0a01 	vldr	s1, [r7, #-4]
 8019858:	ee38 1a4a 	vsub.f32	s2, s16, s20
 801985c:	ee38 6a88 	vadd.f32	s12, s17, s16
 8019860:	edd3 9a03 	vldr	s19, [r3, #12]
 8019864:	ee30 0a87 	vadd.f32	s0, s1, s14
 8019868:	ed92 9a03 	vldr	s18, [r2, #12]
 801986c:	ee78 5ac8 	vsub.f32	s11, s17, s16
 8019870:	ee36 6a0a 	vadd.f32	s12, s12, s20
 8019874:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8019878:	ee37 4ac9 	vsub.f32	s8, s15, s18
 801987c:	ee16 ca10 	vmov	ip, s12
 8019880:	ee30 6a49 	vsub.f32	s12, s0, s18
 8019884:	ee77 4a01 	vadd.f32	s9, s14, s2
 8019888:	f847 c908 	str.w	ip, [r7], #-8
 801988c:	ee34 4a29 	vadd.f32	s8, s8, s19
 8019890:	edd2 8a03 	vldr	s17, [r2, #12]
 8019894:	ee39 9ac9 	vsub.f32	s18, s19, s18
 8019898:	ed93 8a03 	vldr	s16, [r3, #12]
 801989c:	ee71 0a47 	vsub.f32	s1, s2, s14
 80198a0:	ee30 0a28 	vadd.f32	s0, s0, s17
 80198a4:	ee39 1a67 	vsub.f32	s2, s18, s15
 80198a8:	ee36 6a69 	vsub.f32	s12, s12, s19
 80198ac:	ee30 0a08 	vadd.f32	s0, s0, s16
 80198b0:	ee75 5aca 	vsub.f32	s11, s11, s20
 80198b4:	ed87 0a01 	vstr	s0, [r7, #4]
 80198b8:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80198bc:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80198c0:	ee21 8a80 	vmul.f32	s16, s3, s0
 80198c4:	ee23 7a26 	vmul.f32	s14, s6, s13
 80198c8:	ee64 7a26 	vmul.f32	s15, s8, s13
 80198cc:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80198d0:	ee24 4a00 	vmul.f32	s8, s8, s0
 80198d4:	ee23 3a00 	vmul.f32	s6, s6, s0
 80198d8:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80198dc:	ee24 0a80 	vmul.f32	s0, s9, s0
 80198e0:	ee38 7a07 	vadd.f32	s14, s16, s14
 80198e4:	ee76 6a84 	vadd.f32	s13, s13, s8
 80198e8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80198ec:	ee33 3a61 	vsub.f32	s6, s6, s3
 80198f0:	ee17 ca10 	vmov	ip, s14
 80198f4:	f841 cb08 	str.w	ip, [r1], #8
 80198f8:	ed01 3a01 	vstr	s6, [r1, #-4]
 80198fc:	ed82 0a04 	vstr	s0, [r2, #16]
 8019900:	edc2 6a03 	vstr	s13, [r2, #12]
 8019904:	ed59 6a08 	vldr	s13, [r9, #-32]	; 0xffffffe0
 8019908:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
 801990c:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 8019910:	ee23 4aa6 	vmul.f32	s8, s7, s13
 8019914:	ee65 4a27 	vmul.f32	s9, s10, s15
 8019918:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801991c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8019920:	ee66 7a27 	vmul.f32	s15, s12, s15
 8019924:	ee25 5a26 	vmul.f32	s10, s10, s13
 8019928:	ee66 6a26 	vmul.f32	s13, s12, s13
 801992c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019930:	ee34 6a24 	vadd.f32	s12, s8, s9
 8019934:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8019938:	ee35 5a63 	vsub.f32	s10, s10, s7
 801993c:	ee17 ca90 	vmov	ip, s15
 8019940:	ed04 6a04 	vstr	s12, [r4, #-16]
 8019944:	ed04 5a03 	vstr	s10, [r4, #-12]
 8019948:	f846 c908 	str.w	ip, [r6], #-8
 801994c:	edc6 6a01 	vstr	s13, [r6, #4]
 8019950:	ed5e 7a0c 	vldr	s15, [lr, #-48]	; 0xffffffd0
 8019954:	ed1e 7a0b 	vldr	s14, [lr, #-44]	; 0xffffffd4
 8019958:	ee62 5a27 	vmul.f32	s11, s4, s15
 801995c:	ee22 6a87 	vmul.f32	s12, s5, s14
 8019960:	ee22 2a07 	vmul.f32	s4, s4, s14
 8019964:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8019968:	ee61 6a07 	vmul.f32	s13, s2, s14
 801996c:	ee20 7a87 	vmul.f32	s14, s1, s14
 8019970:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8019974:	ee61 7a27 	vmul.f32	s15, s2, s15
 8019978:	ee35 6a86 	vadd.f32	s12, s11, s12
 801997c:	ee72 2ac2 	vsub.f32	s5, s5, s4
 8019980:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8019984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019988:	ee16 ca10 	vmov	ip, s12
 801998c:	f840 cb08 	str.w	ip, [r0], #8
 8019990:	ed40 2a01 	vstr	s5, [r0, #-4]
 8019994:	edc3 0a04 	vstr	s1, [r3, #16]
 8019998:	edc3 7a03 	vstr	s15, [r3, #12]
 801999c:	f47f aefc 	bne.w	8019798 <arm_cfft_radix8by4_f32+0x134>
 80199a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80199a2:	9802      	ldr	r0, [sp, #8]
 80199a4:	00cb      	lsls	r3, r1, #3
 80199a6:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 80199aa:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80199ae:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80199b2:	4498      	add	r8, r3
 80199b4:	449c      	add	ip, r3
 80199b6:	9102      	str	r1, [sp, #8]
 80199b8:	9901      	ldr	r1, [sp, #4]
 80199ba:	4419      	add	r1, r3
 80199bc:	9101      	str	r1, [sp, #4]
 80199be:	9907      	ldr	r1, [sp, #28]
 80199c0:	4419      	add	r1, r3
 80199c2:	9107      	str	r1, [sp, #28]
 80199c4:	9908      	ldr	r1, [sp, #32]
 80199c6:	4419      	add	r1, r3
 80199c8:	9b06      	ldr	r3, [sp, #24]
 80199ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80199ce:	9108      	str	r1, [sp, #32]
 80199d0:	9306      	str	r3, [sp, #24]
 80199d2:	9a01      	ldr	r2, [sp, #4]
 80199d4:	2304      	movs	r3, #4
 80199d6:	9e08      	ldr	r6, [sp, #32]
 80199d8:	edd2 7a00 	vldr	s15, [r2]
 80199dc:	ed96 7a00 	vldr	s14, [r6]
 80199e0:	edd8 2a00 	vldr	s5, [r8]
 80199e4:	ee77 5a87 	vadd.f32	s11, s15, s14
 80199e8:	ed9c 3a00 	vldr	s6, [ip]
 80199ec:	ed92 6a01 	vldr	s12, [r2, #4]
 80199f0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80199f4:	edd6 6a01 	vldr	s13, [r6, #4]
 80199f8:	ee75 4aa2 	vadd.f32	s9, s11, s5
 80199fc:	ed9c 2a01 	vldr	s4, [ip, #4]
 8019a00:	ee36 5a26 	vadd.f32	s10, s12, s13
 8019a04:	edd8 7a01 	vldr	s15, [r8, #4]
 8019a08:	ee76 6a66 	vsub.f32	s13, s12, s13
 8019a0c:	9d02      	ldr	r5, [sp, #8]
 8019a0e:	ee34 6a83 	vadd.f32	s12, s9, s6
 8019a12:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8019a16:	ee37 4a27 	vadd.f32	s8, s14, s15
 8019a1a:	9805      	ldr	r0, [sp, #20]
 8019a1c:	ee76 4ae2 	vsub.f32	s9, s13, s5
 8019a20:	4621      	mov	r1, r4
 8019a22:	ed82 6a00 	vstr	s12, [r2]
 8019a26:	ee35 6ae2 	vsub.f32	s12, s11, s5
 8019a2a:	edd8 3a01 	vldr	s7, [r8, #4]
 8019a2e:	ee75 5a67 	vsub.f32	s11, s10, s15
 8019a32:	eddc 1a01 	vldr	s3, [ip, #4]
 8019a36:	ee34 4a42 	vsub.f32	s8, s8, s4
 8019a3a:	ee75 3a23 	vadd.f32	s7, s10, s7
 8019a3e:	ee74 4a83 	vadd.f32	s9, s9, s6
 8019a42:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8019a46:	ee33 5aa1 	vadd.f32	s10, s7, s3
 8019a4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8019a4e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8019a52:	ed82 5a01 	vstr	s10, [r2, #4]
 8019a56:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8019a5a:	9a07      	ldr	r2, [sp, #28]
 8019a5c:	ee77 7a02 	vadd.f32	s15, s14, s4
 8019a60:	ee36 7ac3 	vsub.f32	s14, s13, s6
 8019a64:	edd2 2a00 	vldr	s5, [r2]
 8019a68:	ed92 5a01 	vldr	s10, [r2, #4]
 8019a6c:	ee64 3a22 	vmul.f32	s7, s8, s5
 8019a70:	ee24 4a05 	vmul.f32	s8, s8, s10
 8019a74:	ee24 5a85 	vmul.f32	s10, s9, s10
 8019a78:	ee64 4aa2 	vmul.f32	s9, s9, s5
 8019a7c:	ee33 5a85 	vadd.f32	s10, s7, s10
 8019a80:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8019a84:	ed88 5a00 	vstr	s10, [r8]
 8019a88:	edc8 4a01 	vstr	s9, [r8, #4]
 8019a8c:	edd5 4a01 	vldr	s9, [r5, #4]
 8019a90:	edd5 6a00 	vldr	s13, [r5]
 8019a94:	9d06      	ldr	r5, [sp, #24]
 8019a96:	ee26 5a26 	vmul.f32	s10, s12, s13
 8019a9a:	ee26 6a24 	vmul.f32	s12, s12, s9
 8019a9e:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8019aa2:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8019aa6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8019aaa:	ee75 5a25 	vadd.f32	s11, s10, s11
 8019aae:	ed86 6a01 	vstr	s12, [r6, #4]
 8019ab2:	edc6 5a00 	vstr	s11, [r6]
 8019ab6:	edd5 5a01 	vldr	s11, [r5, #4]
 8019aba:	edd5 6a00 	vldr	s13, [r5]
 8019abe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8019ac0:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8019ac4:	ee67 6a26 	vmul.f32	s13, s14, s13
 8019ac8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019acc:	ee27 7a25 	vmul.f32	s14, s14, s11
 8019ad0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8019ad4:	ee36 7a07 	vadd.f32	s14, s12, s14
 8019ad8:	edcc 7a01 	vstr	s15, [ip, #4]
 8019adc:	ed8c 7a00 	vstr	s14, [ip]
 8019ae0:	6872      	ldr	r2, [r6, #4]
 8019ae2:	f000 f977 	bl	8019dd4 <arm_radix8_butterfly_f32>
 8019ae6:	9803      	ldr	r0, [sp, #12]
 8019ae8:	4621      	mov	r1, r4
 8019aea:	6872      	ldr	r2, [r6, #4]
 8019aec:	2304      	movs	r3, #4
 8019aee:	f000 f971 	bl	8019dd4 <arm_radix8_butterfly_f32>
 8019af2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8019af4:	4621      	mov	r1, r4
 8019af6:	6872      	ldr	r2, [r6, #4]
 8019af8:	2304      	movs	r3, #4
 8019afa:	f000 f96b 	bl	8019dd4 <arm_radix8_butterfly_f32>
 8019afe:	4621      	mov	r1, r4
 8019b00:	6872      	ldr	r2, [r6, #4]
 8019b02:	2304      	movs	r3, #4
 8019b04:	9804      	ldr	r0, [sp, #16]
 8019b06:	b00f      	add	sp, #60	; 0x3c
 8019b08:	ecbd 8b06 	vpop	{d8-d10}
 8019b0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b10:	f000 b960 	b.w	8019dd4 <arm_radix8_butterfly_f32>

08019b14 <arm_cfft_f32>:
 8019b14:	2a01      	cmp	r2, #1
 8019b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b1a:	4606      	mov	r6, r0
 8019b1c:	4617      	mov	r7, r2
 8019b1e:	460c      	mov	r4, r1
 8019b20:	4698      	mov	r8, r3
 8019b22:	8805      	ldrh	r5, [r0, #0]
 8019b24:	d053      	beq.n	8019bce <arm_cfft_f32+0xba>
 8019b26:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8019b2a:	d04b      	beq.n	8019bc4 <arm_cfft_f32+0xb0>
 8019b2c:	d916      	bls.n	8019b5c <arm_cfft_f32+0x48>
 8019b2e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8019b32:	d01a      	beq.n	8019b6a <arm_cfft_f32+0x56>
 8019b34:	d95a      	bls.n	8019bec <arm_cfft_f32+0xd8>
 8019b36:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8019b3a:	d043      	beq.n	8019bc4 <arm_cfft_f32+0xb0>
 8019b3c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8019b40:	d105      	bne.n	8019b4e <arm_cfft_f32+0x3a>
 8019b42:	2301      	movs	r3, #1
 8019b44:	6872      	ldr	r2, [r6, #4]
 8019b46:	4629      	mov	r1, r5
 8019b48:	4620      	mov	r0, r4
 8019b4a:	f000 f943 	bl	8019dd4 <arm_radix8_butterfly_f32>
 8019b4e:	f1b8 0f00 	cmp.w	r8, #0
 8019b52:	d111      	bne.n	8019b78 <arm_cfft_f32+0x64>
 8019b54:	2f01      	cmp	r7, #1
 8019b56:	d016      	beq.n	8019b86 <arm_cfft_f32+0x72>
 8019b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b5c:	2d20      	cmp	r5, #32
 8019b5e:	d031      	beq.n	8019bc4 <arm_cfft_f32+0xb0>
 8019b60:	d948      	bls.n	8019bf4 <arm_cfft_f32+0xe0>
 8019b62:	2d40      	cmp	r5, #64	; 0x40
 8019b64:	d0ed      	beq.n	8019b42 <arm_cfft_f32+0x2e>
 8019b66:	2d80      	cmp	r5, #128	; 0x80
 8019b68:	d1f1      	bne.n	8019b4e <arm_cfft_f32+0x3a>
 8019b6a:	4621      	mov	r1, r4
 8019b6c:	4630      	mov	r0, r6
 8019b6e:	f7ff fca9 	bl	80194c4 <arm_cfft_radix8by2_f32>
 8019b72:	f1b8 0f00 	cmp.w	r8, #0
 8019b76:	d0ed      	beq.n	8019b54 <arm_cfft_f32+0x40>
 8019b78:	68b2      	ldr	r2, [r6, #8]
 8019b7a:	4620      	mov	r0, r4
 8019b7c:	89b1      	ldrh	r1, [r6, #12]
 8019b7e:	f7e6 fb47 	bl	8000210 <arm_bitreversal_32>
 8019b82:	2f01      	cmp	r7, #1
 8019b84:	d1e8      	bne.n	8019b58 <arm_cfft_f32+0x44>
 8019b86:	ee07 5a90 	vmov	s15, r5
 8019b8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8019b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019b92:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019b96:	2d00      	cmp	r5, #0
 8019b98:	d0de      	beq.n	8019b58 <arm_cfft_f32+0x44>
 8019b9a:	f104 0108 	add.w	r1, r4, #8
 8019b9e:	2300      	movs	r3, #0
 8019ba0:	ed11 7a02 	vldr	s14, [r1, #-8]
 8019ba4:	3301      	adds	r3, #1
 8019ba6:	ed51 7a01 	vldr	s15, [r1, #-4]
 8019baa:	3108      	adds	r1, #8
 8019bac:	429d      	cmp	r5, r3
 8019bae:	ee27 7a26 	vmul.f32	s14, s14, s13
 8019bb2:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8019bb6:	ed01 7a04 	vstr	s14, [r1, #-16]
 8019bba:	ed41 7a03 	vstr	s15, [r1, #-12]
 8019bbe:	d1ef      	bne.n	8019ba0 <arm_cfft_f32+0x8c>
 8019bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019bc4:	4621      	mov	r1, r4
 8019bc6:	4630      	mov	r0, r6
 8019bc8:	f7ff fd4c 	bl	8019664 <arm_cfft_radix8by4_f32>
 8019bcc:	e7bf      	b.n	8019b4e <arm_cfft_f32+0x3a>
 8019bce:	b1a5      	cbz	r5, 8019bfa <arm_cfft_f32+0xe6>
 8019bd0:	f101 030c 	add.w	r3, r1, #12
 8019bd4:	2200      	movs	r2, #0
 8019bd6:	ed53 7a02 	vldr	s15, [r3, #-8]
 8019bda:	3201      	adds	r2, #1
 8019bdc:	3308      	adds	r3, #8
 8019bde:	eef1 7a67 	vneg.f32	s15, s15
 8019be2:	4295      	cmp	r5, r2
 8019be4:	ed43 7a04 	vstr	s15, [r3, #-16]
 8019be8:	d1f5      	bne.n	8019bd6 <arm_cfft_f32+0xc2>
 8019bea:	e79c      	b.n	8019b26 <arm_cfft_f32+0x12>
 8019bec:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8019bf0:	d0a7      	beq.n	8019b42 <arm_cfft_f32+0x2e>
 8019bf2:	e7ac      	b.n	8019b4e <arm_cfft_f32+0x3a>
 8019bf4:	2d10      	cmp	r5, #16
 8019bf6:	d0b8      	beq.n	8019b6a <arm_cfft_f32+0x56>
 8019bf8:	e7a9      	b.n	8019b4e <arm_cfft_f32+0x3a>
 8019bfa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8019bfe:	d896      	bhi.n	8019b2e <arm_cfft_f32+0x1a>
 8019c00:	e7ac      	b.n	8019b5c <arm_cfft_f32+0x48>
 8019c02:	bf00      	nop

08019c04 <arm_cmplx_mag_f32>:
 8019c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c08:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8019c0c:	b084      	sub	sp, #16
 8019c0e:	d07f      	beq.n	8019d10 <arm_cmplx_mag_f32+0x10c>
 8019c10:	f100 0420 	add.w	r4, r0, #32
 8019c14:	f101 0510 	add.w	r5, r1, #16
 8019c18:	4646      	mov	r6, r8
 8019c1a:	2700      	movs	r7, #0
 8019c1c:	e05a      	b.n	8019cd4 <arm_cmplx_mag_f32+0xd0>
 8019c1e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8019c22:	eeb4 0a40 	vcmp.f32	s0, s0
 8019c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c2a:	f040 80a4 	bne.w	8019d76 <arm_cmplx_mag_f32+0x172>
 8019c2e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8019c32:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8019c36:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8019c3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019c3e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019c42:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019c46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c4e:	f2c0 808f 	blt.w	8019d70 <arm_cmplx_mag_f32+0x16c>
 8019c52:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8019c56:	eeb4 0a40 	vcmp.f32	s0, s0
 8019c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c5e:	f040 80af 	bne.w	8019dc0 <arm_cmplx_mag_f32+0x1bc>
 8019c62:	ed05 0a03 	vstr	s0, [r5, #-12]
 8019c66:	ed54 7a04 	vldr	s15, [r4, #-16]
 8019c6a:	ed14 0a03 	vldr	s0, [r4, #-12]
 8019c6e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019c72:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019c76:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019c7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c82:	db72      	blt.n	8019d6a <arm_cmplx_mag_f32+0x166>
 8019c84:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8019c88:	eeb4 0a40 	vcmp.f32	s0, s0
 8019c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c90:	f040 808c 	bne.w	8019dac <arm_cmplx_mag_f32+0x1a8>
 8019c94:	ed05 0a02 	vstr	s0, [r5, #-8]
 8019c98:	ed54 7a02 	vldr	s15, [r4, #-8]
 8019c9c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8019ca0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019ca4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019ca8:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019cac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cb4:	db20      	blt.n	8019cf8 <arm_cmplx_mag_f32+0xf4>
 8019cb6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8019cba:	eeb4 0a40 	vcmp.f32	s0, s0
 8019cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cc2:	d169      	bne.n	8019d98 <arm_cmplx_mag_f32+0x194>
 8019cc4:	3e01      	subs	r6, #1
 8019cc6:	ed05 0a01 	vstr	s0, [r5, #-4]
 8019cca:	f104 0420 	add.w	r4, r4, #32
 8019cce:	f105 0510 	add.w	r5, r5, #16
 8019cd2:	d019      	beq.n	8019d08 <arm_cmplx_mag_f32+0x104>
 8019cd4:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8019cd8:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8019cdc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019ce0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019ce4:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019ce8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cf0:	da95      	bge.n	8019c1e <arm_cmplx_mag_f32+0x1a>
 8019cf2:	f845 7c10 	str.w	r7, [r5, #-16]
 8019cf6:	e79c      	b.n	8019c32 <arm_cmplx_mag_f32+0x2e>
 8019cf8:	3e01      	subs	r6, #1
 8019cfa:	f845 7c04 	str.w	r7, [r5, #-4]
 8019cfe:	f104 0420 	add.w	r4, r4, #32
 8019d02:	f105 0510 	add.w	r5, r5, #16
 8019d06:	d1e5      	bne.n	8019cd4 <arm_cmplx_mag_f32+0xd0>
 8019d08:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8019d0c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8019d10:	f012 0503 	ands.w	r5, r2, #3
 8019d14:	d026      	beq.n	8019d64 <arm_cmplx_mag_f32+0x160>
 8019d16:	f100 0408 	add.w	r4, r0, #8
 8019d1a:	2600      	movs	r6, #0
 8019d1c:	e00c      	b.n	8019d38 <arm_cmplx_mag_f32+0x134>
 8019d1e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8019d22:	eeb4 0a40 	vcmp.f32	s0, s0
 8019d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d2a:	d12e      	bne.n	8019d8a <arm_cmplx_mag_f32+0x186>
 8019d2c:	3d01      	subs	r5, #1
 8019d2e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8019d32:	f104 0408 	add.w	r4, r4, #8
 8019d36:	d015      	beq.n	8019d64 <arm_cmplx_mag_f32+0x160>
 8019d38:	ed54 7a02 	vldr	s15, [r4, #-8]
 8019d3c:	3104      	adds	r1, #4
 8019d3e:	ed14 0a01 	vldr	s0, [r4, #-4]
 8019d42:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019d46:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019d4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8019d4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d56:	dae2      	bge.n	8019d1e <arm_cmplx_mag_f32+0x11a>
 8019d58:	3d01      	subs	r5, #1
 8019d5a:	f841 6c04 	str.w	r6, [r1, #-4]
 8019d5e:	f104 0408 	add.w	r4, r4, #8
 8019d62:	d1e9      	bne.n	8019d38 <arm_cmplx_mag_f32+0x134>
 8019d64:	b004      	add	sp, #16
 8019d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d6a:	f845 7c08 	str.w	r7, [r5, #-8]
 8019d6e:	e793      	b.n	8019c98 <arm_cmplx_mag_f32+0x94>
 8019d70:	f845 7c0c 	str.w	r7, [r5, #-12]
 8019d74:	e777      	b.n	8019c66 <arm_cmplx_mag_f32+0x62>
 8019d76:	eeb0 0a67 	vmov.f32	s0, s15
 8019d7a:	9203      	str	r2, [sp, #12]
 8019d7c:	9102      	str	r1, [sp, #8]
 8019d7e:	9001      	str	r0, [sp, #4]
 8019d80:	f001 fd58 	bl	801b834 <sqrtf>
 8019d84:	a801      	add	r0, sp, #4
 8019d86:	c807      	ldmia	r0, {r0, r1, r2}
 8019d88:	e751      	b.n	8019c2e <arm_cmplx_mag_f32+0x2a>
 8019d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8019d8e:	9101      	str	r1, [sp, #4]
 8019d90:	f001 fd50 	bl	801b834 <sqrtf>
 8019d94:	9901      	ldr	r1, [sp, #4]
 8019d96:	e7c9      	b.n	8019d2c <arm_cmplx_mag_f32+0x128>
 8019d98:	eeb0 0a67 	vmov.f32	s0, s15
 8019d9c:	9203      	str	r2, [sp, #12]
 8019d9e:	9102      	str	r1, [sp, #8]
 8019da0:	9001      	str	r0, [sp, #4]
 8019da2:	f001 fd47 	bl	801b834 <sqrtf>
 8019da6:	a801      	add	r0, sp, #4
 8019da8:	c807      	ldmia	r0, {r0, r1, r2}
 8019daa:	e78b      	b.n	8019cc4 <arm_cmplx_mag_f32+0xc0>
 8019dac:	eeb0 0a67 	vmov.f32	s0, s15
 8019db0:	9203      	str	r2, [sp, #12]
 8019db2:	9102      	str	r1, [sp, #8]
 8019db4:	9001      	str	r0, [sp, #4]
 8019db6:	f001 fd3d 	bl	801b834 <sqrtf>
 8019dba:	a801      	add	r0, sp, #4
 8019dbc:	c807      	ldmia	r0, {r0, r1, r2}
 8019dbe:	e769      	b.n	8019c94 <arm_cmplx_mag_f32+0x90>
 8019dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8019dc4:	9203      	str	r2, [sp, #12]
 8019dc6:	9102      	str	r1, [sp, #8]
 8019dc8:	9001      	str	r0, [sp, #4]
 8019dca:	f001 fd33 	bl	801b834 <sqrtf>
 8019dce:	a801      	add	r0, sp, #4
 8019dd0:	c807      	ldmia	r0, {r0, r1, r2}
 8019dd2:	e746      	b.n	8019c62 <arm_cmplx_mag_f32+0x5e>

08019dd4 <arm_radix8_butterfly_f32>:
 8019dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019dd8:	469e      	mov	lr, r3
 8019dda:	4603      	mov	r3, r0
 8019ddc:	468a      	mov	sl, r1
 8019dde:	468b      	mov	fp, r1
 8019de0:	3304      	adds	r3, #4
 8019de2:	ed2d 8b10 	vpush	{d8-d15}
 8019de6:	469c      	mov	ip, r3
 8019de8:	b09d      	sub	sp, #116	; 0x74
 8019dea:	ed9f 9ac3 	vldr	s18, [pc, #780]	; 801a0f8 <arm_radix8_butterfly_f32+0x324>
 8019dee:	9019      	str	r0, [sp, #100]	; 0x64
 8019df0:	921a      	str	r2, [sp, #104]	; 0x68
 8019df2:	931b      	str	r3, [sp, #108]	; 0x6c
 8019df4:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8019df8:	f04f 0800 	mov.w	r8, #0
 8019dfc:	461a      	mov	r2, r3
 8019dfe:	9311      	str	r3, [sp, #68]	; 0x44
 8019e00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8019e04:	4611      	mov	r1, r2
 8019e06:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 8019e0a:	9300      	str	r3, [sp, #0]
 8019e0c:	0053      	lsls	r3, r2, #1
 8019e0e:	18d5      	adds	r5, r2, r3
 8019e10:	9301      	str	r3, [sp, #4]
 8019e12:	0113      	lsls	r3, r2, #4
 8019e14:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8019e16:	194c      	adds	r4, r1, r5
 8019e18:	eb02 0609 	add.w	r6, r2, r9
 8019e1c:	9302      	str	r3, [sp, #8]
 8019e1e:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8019e22:	4613      	mov	r3, r2
 8019e24:	190a      	adds	r2, r1, r4
 8019e26:	eb06 0709 	add.w	r7, r6, r9
 8019e2a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8019e2e:	1888      	adds	r0, r1, r2
 8019e30:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8019e34:	4401      	add	r1, r0
 8019e36:	3204      	adds	r2, #4
 8019e38:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8019e3c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8019e40:	9b00      	ldr	r3, [sp, #0]
 8019e42:	3104      	adds	r1, #4
 8019e44:	ed5c 7a01 	vldr	s15, [ip, #-4]
 8019e48:	44d8      	add	r8, fp
 8019e4a:	ed90 7a00 	vldr	s14, [r0]
 8019e4e:	ed94 5a00 	vldr	s10, [r4]
 8019e52:	45c2      	cmp	sl, r8
 8019e54:	edd7 3a00 	vldr	s7, [r7]
 8019e58:	ed96 6a00 	vldr	s12, [r6]
 8019e5c:	ee37 1a85 	vadd.f32	s2, s15, s10
 8019e60:	ed52 6a01 	vldr	s13, [r2, #-4]
 8019e64:	ee73 4a87 	vadd.f32	s9, s7, s14
 8019e68:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8019e6c:	edd5 7a00 	vldr	s15, [r5]
 8019e70:	ee73 3ac7 	vsub.f32	s7, s7, s14
 8019e74:	ed11 7a01 	vldr	s14, [r1, #-4]
 8019e78:	ee36 2a26 	vadd.f32	s4, s12, s13
 8019e7c:	ee37 4a87 	vadd.f32	s8, s15, s14
 8019e80:	ee76 6a66 	vsub.f32	s13, s12, s13
 8019e84:	ee71 5a24 	vadd.f32	s11, s2, s9
 8019e88:	ee32 6a04 	vadd.f32	s12, s4, s8
 8019e8c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8019e90:	ee31 1a64 	vsub.f32	s2, s2, s9
 8019e94:	ee75 4a86 	vadd.f32	s9, s11, s12
 8019e98:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8019e9c:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8019ea0:	ed4c 4a01 	vstr	s9, [ip, #-4]
 8019ea4:	ee32 2a44 	vsub.f32	s4, s4, s8
 8019ea8:	ee67 7a89 	vmul.f32	s15, s15, s18
 8019eac:	ed94 0a01 	vldr	s0, [r4, #4]
 8019eb0:	edc4 5a00 	vstr	s11, [r4]
 8019eb4:	ee36 7a87 	vadd.f32	s14, s13, s14
 8019eb8:	edd6 5a01 	vldr	s11, [r6, #4]
 8019ebc:	edd5 2a01 	vldr	s5, [r5, #4]
 8019ec0:	ee75 1a27 	vadd.f32	s3, s10, s15
 8019ec4:	ed92 4a00 	vldr	s8, [r2]
 8019ec8:	ee75 7a67 	vsub.f32	s15, s10, s15
 8019ecc:	edd1 4a00 	vldr	s9, [r1]
 8019ed0:	ee27 7a09 	vmul.f32	s14, s14, s18
 8019ed4:	ee35 3ac4 	vsub.f32	s6, s11, s8
 8019ed8:	ed9c 6a00 	vldr	s12, [ip]
 8019edc:	ee72 6ae4 	vsub.f32	s13, s5, s9
 8019ee0:	edd0 0a01 	vldr	s1, [r0, #4]
 8019ee4:	ed97 5a01 	vldr	s10, [r7, #4]
 8019ee8:	ee35 4a84 	vadd.f32	s8, s11, s8
 8019eec:	ee72 4aa4 	vadd.f32	s9, s5, s9
 8019ef0:	ee73 5a26 	vadd.f32	s11, s6, s13
 8019ef4:	ee76 2a00 	vadd.f32	s5, s12, s0
 8019ef8:	ee73 6a66 	vsub.f32	s13, s6, s13
 8019efc:	ee36 6a40 	vsub.f32	s12, s12, s0
 8019f00:	ee35 0a20 	vadd.f32	s0, s10, s1
 8019f04:	ee65 5a89 	vmul.f32	s11, s11, s18
 8019f08:	ee35 5a60 	vsub.f32	s10, s10, s1
 8019f0c:	ee32 3a80 	vadd.f32	s6, s5, s0
 8019f10:	ee74 0a24 	vadd.f32	s1, s8, s9
 8019f14:	ee66 6a89 	vmul.f32	s13, s13, s18
 8019f18:	ee74 4a64 	vsub.f32	s9, s8, s9
 8019f1c:	ee32 4ac0 	vsub.f32	s8, s5, s0
 8019f20:	ee75 2a25 	vadd.f32	s5, s10, s11
 8019f24:	ee33 0a20 	vadd.f32	s0, s6, s1
 8019f28:	ee75 5a65 	vsub.f32	s11, s10, s11
 8019f2c:	ee33 3a60 	vsub.f32	s6, s6, s1
 8019f30:	ee36 5a26 	vadd.f32	s10, s12, s13
 8019f34:	ed8c 0a00 	vstr	s0, [ip]
 8019f38:	ee76 6a66 	vsub.f32	s13, s12, s13
 8019f3c:	449c      	add	ip, r3
 8019f3e:	ee33 6a87 	vadd.f32	s12, s7, s14
 8019f42:	ed84 3a01 	vstr	s6, [r4, #4]
 8019f46:	ee33 7ac7 	vsub.f32	s14, s7, s14
 8019f4a:	441c      	add	r4, r3
 8019f4c:	ee71 3a24 	vadd.f32	s7, s2, s9
 8019f50:	ee71 4a64 	vsub.f32	s9, s2, s9
 8019f54:	ee31 3aa2 	vadd.f32	s6, s3, s5
 8019f58:	edc7 3a00 	vstr	s7, [r7]
 8019f5c:	ee34 1a42 	vsub.f32	s2, s8, s4
 8019f60:	edc0 4a00 	vstr	s9, [r0]
 8019f64:	ee77 3aa5 	vadd.f32	s7, s15, s11
 8019f68:	ee75 4a46 	vsub.f32	s9, s10, s12
 8019f6c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8019f70:	ed87 1a01 	vstr	s2, [r7, #4]
 8019f74:	ee76 5ac7 	vsub.f32	s11, s13, s14
 8019f78:	441f      	add	r7, r3
 8019f7a:	ee32 4a04 	vadd.f32	s8, s4, s8
 8019f7e:	ee71 1ae2 	vsub.f32	s3, s3, s5
 8019f82:	ee36 6a05 	vadd.f32	s12, s12, s10
 8019f86:	ee37 7a26 	vadd.f32	s14, s14, s13
 8019f8a:	ed80 4a01 	vstr	s8, [r0, #4]
 8019f8e:	ed86 3a00 	vstr	s6, [r6]
 8019f92:	4418      	add	r0, r3
 8019f94:	ed41 1a01 	vstr	s3, [r1, #-4]
 8019f98:	ed42 3a01 	vstr	s7, [r2, #-4]
 8019f9c:	edc5 7a00 	vstr	s15, [r5]
 8019fa0:	edc6 4a01 	vstr	s9, [r6, #4]
 8019fa4:	441e      	add	r6, r3
 8019fa6:	ed81 6a00 	vstr	s12, [r1]
 8019faa:	4419      	add	r1, r3
 8019fac:	edc2 5a00 	vstr	s11, [r2]
 8019fb0:	441a      	add	r2, r3
 8019fb2:	ed85 7a01 	vstr	s14, [r5, #4]
 8019fb6:	441d      	add	r5, r3
 8019fb8:	f63f af44 	bhi.w	8019e44 <arm_radix8_butterfly_f32+0x70>
 8019fbc:	9300      	str	r3, [sp, #0]
 8019fbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019fc0:	2b07      	cmp	r3, #7
 8019fc2:	f240 81f4 	bls.w	801a3ae <arm_radix8_butterfly_f32+0x5da>
 8019fc6:	9901      	ldr	r1, [sp, #4]
 8019fc8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8019fcc:	9d02      	ldr	r5, [sp, #8]
 8019fce:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 8019fd2:	3101      	adds	r1, #1
 8019fd4:	eb04 000e 	add.w	r0, r4, lr
 8019fd8:	00e4      	lsls	r4, r4, #3
 8019fda:	3508      	adds	r5, #8
 8019fdc:	4419      	add	r1, r3
 8019fde:	eb00 0c0e 	add.w	ip, r0, lr
 8019fe2:	9413      	str	r4, [sp, #76]	; 0x4c
 8019fe4:	00c0      	lsls	r0, r0, #3
 8019fe6:	185e      	adds	r6, r3, r1
 8019fe8:	4617      	mov	r7, r2
 8019fea:	9218      	str	r2, [sp, #96]	; 0x60
 8019fec:	f109 0908 	add.w	r9, r9, #8
 8019ff0:	199c      	adds	r4, r3, r6
 8019ff2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8019ff4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8019ff6:	9012      	str	r0, [sp, #72]	; 0x48
 8019ff8:	195d      	adds	r5, r3, r5
 8019ffa:	9811      	ldr	r0, [sp, #68]	; 0x44
 8019ffc:	443a      	add	r2, r7
 8019ffe:	950c      	str	r5, [sp, #48]	; 0x30
 801a000:	4698      	mov	r8, r3
 801a002:	4420      	add	r0, r4
 801a004:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801a006:	19d7      	adds	r7, r2, r7
 801a008:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801a00c:	4405      	add	r5, r0
 801a00e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 801a012:	9710      	str	r7, [sp, #64]	; 0x40
 801a014:	eb0c 070e 	add.w	r7, ip, lr
 801a018:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 801a01c:	3404      	adds	r4, #4
 801a01e:	3004      	adds	r0, #4
 801a020:	44c8      	add	r8, r9
 801a022:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 801a026:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a028:	940a      	str	r4, [sp, #40]	; 0x28
 801a02a:	9009      	str	r0, [sp, #36]	; 0x24
 801a02c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801a030:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 801a032:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801a036:	9815      	ldr	r0, [sp, #84]	; 0x54
 801a038:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 801a03c:	eb07 080e 	add.w	r8, r7, lr
 801a040:	eb04 0900 	add.w	r9, r4, r0
 801a044:	00f8      	lsls	r0, r7, #3
 801a046:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 801a04a:	3504      	adds	r5, #4
 801a04c:	4607      	mov	r7, r0
 801a04e:	9017      	str	r0, [sp, #92]	; 0x5c
 801a050:	910b      	str	r1, [sp, #44]	; 0x2c
 801a052:	4618      	mov	r0, r3
 801a054:	eb03 01c6 	add.w	r1, r3, r6, lsl #3
 801a058:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a05a:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 801a05e:	18e3      	adds	r3, r4, r3
 801a060:	9508      	str	r5, [sp, #32]
 801a062:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801a064:	910e      	str	r1, [sp, #56]	; 0x38
 801a066:	4621      	mov	r1, r4
 801a068:	eb04 0805 	add.w	r8, r4, r5
 801a06c:	9304      	str	r3, [sp, #16]
 801a06e:	19e5      	adds	r5, r4, r7
 801a070:	ea4f 130e 	mov.w	r3, lr, lsl #4
 801a074:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 801a076:	9316      	str	r3, [sp, #88]	; 0x58
 801a078:	190b      	adds	r3, r1, r4
 801a07a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801a07c:	9505      	str	r5, [sp, #20]
 801a07e:	9303      	str	r3, [sp, #12]
 801a080:	f100 0308 	add.w	r3, r0, #8
 801a084:	9707      	str	r7, [sp, #28]
 801a086:	4638      	mov	r0, r7
 801a088:	930f      	str	r3, [sp, #60]	; 0x3c
 801a08a:	2301      	movs	r3, #1
 801a08c:	9306      	str	r3, [sp, #24]
 801a08e:	9b00      	ldr	r3, [sp, #0]
 801a090:	ed90 fa00 	vldr	s30, [r0]
 801a094:	edd0 ba01 	vldr	s23, [r0, #4]
 801a098:	9803      	ldr	r0, [sp, #12]
 801a09a:	9903      	ldr	r1, [sp, #12]
 801a09c:	ed90 ba01 	vldr	s22, [r0, #4]
 801a0a0:	9804      	ldr	r0, [sp, #16]
 801a0a2:	edd1 ea00 	vldr	s29, [r1]
 801a0a6:	edd0 aa01 	vldr	s21, [r0, #4]
 801a0aa:	9805      	ldr	r0, [sp, #20]
 801a0ac:	9905      	ldr	r1, [sp, #20]
 801a0ae:	edd0 7a01 	vldr	s15, [r0, #4]
 801a0b2:	ed91 da00 	vldr	s26, [r1]
 801a0b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 801a0b8:	9c04      	ldr	r4, [sp, #16]
 801a0ba:	edcd 7a01 	vstr	s15, [sp, #4]
 801a0be:	edd8 7a01 	vldr	s15, [r8, #4]
 801a0c2:	9100      	str	r1, [sp, #0]
 801a0c4:	edd2 fa00 	vldr	s31, [r2]
 801a0c8:	ed94 ea00 	vldr	s28, [r4]
 801a0cc:	ed92 ca01 	vldr	s24, [r2, #4]
 801a0d0:	f8dd e020 	ldr.w	lr, [sp, #32]
 801a0d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801a0d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801a0d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801a0da:	edd9 da00 	vldr	s27, [r9]
 801a0de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801a0e0:	edd8 ca00 	vldr	s25, [r8]
 801a0e4:	990e      	ldr	r1, [sp, #56]	; 0x38
 801a0e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a0e8:	f8dd c018 	ldr.w	ip, [sp, #24]
 801a0ec:	ed99 aa01 	vldr	s20, [r9, #4]
 801a0f0:	edcd 7a02 	vstr	s15, [sp, #8]
 801a0f4:	9800      	ldr	r0, [sp, #0]
 801a0f6:	e001      	b.n	801a0fc <arm_radix8_butterfly_f32+0x328>
 801a0f8:	3f3504f3 	.word	0x3f3504f3
 801a0fc:	edd5 3a00 	vldr	s7, [r5]
 801a100:	44dc      	add	ip, fp
 801a102:	ed91 7a00 	vldr	s14, [r1]
 801a106:	edd4 8a00 	vldr	s17, [r4]
 801a10a:	45e2      	cmp	sl, ip
 801a10c:	ed57 7a01 	vldr	s15, [r7, #-4]
 801a110:	ed90 5a00 	vldr	s10, [r0]
 801a114:	ed56 5a01 	vldr	s11, [r6, #-4]
 801a118:	ee38 6aa7 	vadd.f32	s12, s17, s15
 801a11c:	ed92 1a00 	vldr	s2, [r2]
 801a120:	ee78 4ae7 	vsub.f32	s9, s17, s15
 801a124:	ed1e 4a01 	vldr	s8, [lr, #-4]
 801a128:	ee75 9a25 	vadd.f32	s19, s10, s11
 801a12c:	ee31 3a07 	vadd.f32	s6, s2, s14
 801a130:	ed92 8a01 	vldr	s16, [r2, #4]
 801a134:	ee73 6a84 	vadd.f32	s13, s7, s8
 801a138:	ee75 5a65 	vsub.f32	s11, s10, s11
 801a13c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 801a140:	ee73 1a06 	vadd.f32	s3, s6, s12
 801a144:	ee39 5aa6 	vadd.f32	s10, s19, s13
 801a148:	ee75 7a84 	vadd.f32	s15, s11, s8
 801a14c:	ee31 1a47 	vsub.f32	s2, s2, s14
 801a150:	ee31 7a85 	vadd.f32	s14, s3, s10
 801a154:	ee67 7a89 	vmul.f32	s15, s15, s18
 801a158:	ee33 3a46 	vsub.f32	s6, s6, s12
 801a15c:	ed82 7a00 	vstr	s14, [r2]
 801a160:	ee79 9ae6 	vsub.f32	s19, s19, s13
 801a164:	ed96 6a00 	vldr	s12, [r6]
 801a168:	ee34 2aa7 	vadd.f32	s4, s9, s15
 801a16c:	edd5 3a01 	vldr	s7, [r5, #4]
 801a170:	ee74 8ae7 	vsub.f32	s17, s9, s15
 801a174:	ed90 7a01 	vldr	s14, [r0, #4]
 801a178:	ee35 4ac4 	vsub.f32	s8, s11, s8
 801a17c:	edde 4a00 	vldr	s9, [lr]
 801a180:	ee31 5ac5 	vsub.f32	s10, s3, s10
 801a184:	ee77 2a46 	vsub.f32	s5, s14, s12
 801a188:	edd1 6a01 	vldr	s13, [r1, #4]
 801a18c:	ee73 7ae4 	vsub.f32	s15, s7, s9
 801a190:	edd7 0a00 	vldr	s1, [r7]
 801a194:	ee77 5a06 	vadd.f32	s11, s14, s12
 801a198:	ed94 7a01 	vldr	s14, [r4, #4]
 801a19c:	ee33 6aa4 	vadd.f32	s12, s7, s9
 801a1a0:	ee32 0ae7 	vsub.f32	s0, s5, s15
 801a1a4:	ee78 4a66 	vsub.f32	s9, s16, s13
 801a1a8:	ee78 3a26 	vadd.f32	s7, s16, s13
 801a1ac:	ee72 2aa7 	vadd.f32	s5, s5, s15
 801a1b0:	ee77 6a20 	vadd.f32	s13, s14, s1
 801a1b4:	ee24 4a09 	vmul.f32	s8, s8, s18
 801a1b8:	ee37 7a60 	vsub.f32	s14, s14, s1
 801a1bc:	ee20 8a09 	vmul.f32	s16, s0, s18
 801a1c0:	ee75 0a86 	vadd.f32	s1, s11, s12
 801a1c4:	ee33 0aa6 	vadd.f32	s0, s7, s13
 801a1c8:	ee62 2a89 	vmul.f32	s5, s5, s18
 801a1cc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801a1d0:	ee73 3ae6 	vsub.f32	s7, s7, s13
 801a1d4:	ee77 7a62 	vsub.f32	s15, s14, s5
 801a1d8:	ee74 5a88 	vadd.f32	s11, s9, s16
 801a1dc:	ee34 8ac8 	vsub.f32	s16, s9, s16
 801a1e0:	ee77 4a22 	vadd.f32	s9, s14, s5
 801a1e4:	ee71 2a04 	vadd.f32	s5, s2, s8
 801a1e8:	ee31 7a44 	vsub.f32	s14, s2, s8
 801a1ec:	ee30 1a60 	vsub.f32	s2, s0, s1
 801a1f0:	ee73 1a06 	vadd.f32	s3, s6, s12
 801a1f4:	ee33 6a46 	vsub.f32	s12, s6, s12
 801a1f8:	ee33 3ae9 	vsub.f32	s6, s7, s19
 801a1fc:	ee79 6aa3 	vadd.f32	s13, s19, s7
 801a200:	ee38 4a68 	vsub.f32	s8, s16, s17
 801a204:	ee75 3ac2 	vsub.f32	s7, s11, s4
 801a208:	ee72 5a25 	vadd.f32	s11, s4, s11
 801a20c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 801a210:	ee72 4ae4 	vsub.f32	s9, s5, s9
 801a214:	ee77 2a27 	vadd.f32	s5, s14, s15
 801a218:	ee37 7a67 	vsub.f32	s14, s14, s15
 801a21c:	ee78 7a88 	vadd.f32	s15, s17, s16
 801a220:	ee6e 8a05 	vmul.f32	s17, s28, s10
 801a224:	ee2a 8a81 	vmul.f32	s16, s21, s2
 801a228:	ee2a 5a85 	vmul.f32	s10, s21, s10
 801a22c:	ee2e 1a01 	vmul.f32	s2, s28, s2
 801a230:	ee6f 9a21 	vmul.f32	s19, s30, s3
 801a234:	ee70 0a20 	vadd.f32	s1, s0, s1
 801a238:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 801a23c:	ee2b 0a83 	vmul.f32	s0, s23, s6
 801a240:	ee2f 3a03 	vmul.f32	s6, s30, s6
 801a244:	edc2 0a01 	vstr	s1, [r2, #4]
 801a248:	ee38 8a88 	vadd.f32	s16, s17, s16
 801a24c:	441a      	add	r2, r3
 801a24e:	ee6c 8a23 	vmul.f32	s17, s24, s7
 801a252:	ee31 5a45 	vsub.f32	s10, s2, s10
 801a256:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 801a25a:	ed81 8a00 	vstr	s16, [r1]
 801a25e:	ee39 0a80 	vadd.f32	s0, s19, s0
 801a262:	ee33 3a61 	vsub.f32	s6, s6, s3
 801a266:	ed81 5a01 	vstr	s10, [r1, #4]
 801a26a:	ee6f 0a82 	vmul.f32	s1, s31, s4
 801a26e:	edcd 3a00 	vstr	s7, [sp]
 801a272:	ed9d 5a02 	vldr	s10, [sp, #8]
 801a276:	ee2d 8a06 	vmul.f32	s16, s26, s12
 801a27a:	eddd 3a01 	vldr	s7, [sp, #4]
 801a27e:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 801a282:	ed84 0a00 	vstr	s0, [r4]
 801a286:	ee65 4a24 	vmul.f32	s9, s10, s9
 801a28a:	ed84 3a01 	vstr	s6, [r4, #4]
 801a28e:	ee23 1aa6 	vmul.f32	s2, s7, s13
 801a292:	ee23 6a86 	vmul.f32	s12, s7, s12
 801a296:	eddd 3a00 	vldr	s7, [sp]
 801a29a:	ee25 5a25 	vmul.f32	s10, s10, s11
 801a29e:	4419      	add	r1, r3
 801a2a0:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 801a2a4:	441c      	add	r4, r3
 801a2a6:	ee6a 1a04 	vmul.f32	s3, s20, s8
 801a2aa:	ee70 0aa8 	vadd.f32	s1, s1, s17
 801a2ae:	ee2e 3a87 	vmul.f32	s6, s29, s14
 801a2b2:	ee6b 8a27 	vmul.f32	s17, s22, s15
 801a2b6:	ee2c 2a02 	vmul.f32	s4, s24, s4
 801a2ba:	ee6d 6a26 	vmul.f32	s13, s26, s13
 801a2be:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 801a2c2:	ee6a 2a22 	vmul.f32	s5, s20, s5
 801a2c6:	ee2d 4a84 	vmul.f32	s8, s27, s8
 801a2ca:	ee2b 7a07 	vmul.f32	s14, s22, s14
 801a2ce:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 801a2d2:	ee73 3ac2 	vsub.f32	s7, s7, s4
 801a2d6:	ee38 8a01 	vadd.f32	s16, s16, s2
 801a2da:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801a2de:	ee39 5a85 	vadd.f32	s10, s19, s10
 801a2e2:	ee75 4ae4 	vsub.f32	s9, s11, s9
 801a2e6:	ed07 8a01 	vstr	s16, [r7, #-4]
 801a2ea:	ee30 0a21 	vadd.f32	s0, s0, s3
 801a2ee:	ed87 6a00 	vstr	s12, [r7]
 801a2f2:	ee74 2a62 	vsub.f32	s5, s8, s5
 801a2f6:	edc0 0a00 	vstr	s1, [r0]
 801a2fa:	ee33 3a28 	vadd.f32	s6, s6, s17
 801a2fe:	edc0 3a01 	vstr	s7, [r0, #4]
 801a302:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801a306:	ed0e 5a01 	vstr	s10, [lr, #-4]
 801a30a:	edce 4a00 	vstr	s9, [lr]
 801a30e:	4418      	add	r0, r3
 801a310:	ed06 0a01 	vstr	s0, [r6, #-4]
 801a314:	441f      	add	r7, r3
 801a316:	edc6 2a00 	vstr	s5, [r6]
 801a31a:	449e      	add	lr, r3
 801a31c:	ed85 3a00 	vstr	s6, [r5]
 801a320:	441e      	add	r6, r3
 801a322:	ed85 7a01 	vstr	s14, [r5, #4]
 801a326:	441d      	add	r5, r3
 801a328:	f63f aee8 	bhi.w	801a0fc <arm_radix8_butterfly_f32+0x328>
 801a32c:	9a06      	ldr	r2, [sp, #24]
 801a32e:	9816      	ldr	r0, [sp, #88]	; 0x58
 801a330:	3201      	adds	r2, #1
 801a332:	4611      	mov	r1, r2
 801a334:	9206      	str	r2, [sp, #24]
 801a336:	9a07      	ldr	r2, [sp, #28]
 801a338:	4402      	add	r2, r0
 801a33a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 801a33c:	9207      	str	r2, [sp, #28]
 801a33e:	9a03      	ldr	r2, [sp, #12]
 801a340:	4402      	add	r2, r0
 801a342:	9812      	ldr	r0, [sp, #72]	; 0x48
 801a344:	9203      	str	r2, [sp, #12]
 801a346:	9a04      	ldr	r2, [sp, #16]
 801a348:	4402      	add	r2, r0
 801a34a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801a34c:	9204      	str	r2, [sp, #16]
 801a34e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801a350:	4491      	add	r9, r2
 801a352:	9a05      	ldr	r2, [sp, #20]
 801a354:	4402      	add	r2, r0
 801a356:	9205      	str	r2, [sp, #20]
 801a358:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a35a:	4490      	add	r8, r2
 801a35c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a35e:	3208      	adds	r2, #8
 801a360:	920f      	str	r2, [sp, #60]	; 0x3c
 801a362:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a364:	3208      	adds	r2, #8
 801a366:	920e      	str	r2, [sp, #56]	; 0x38
 801a368:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801a36a:	3208      	adds	r2, #8
 801a36c:	920d      	str	r2, [sp, #52]	; 0x34
 801a36e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a370:	3208      	adds	r2, #8
 801a372:	920c      	str	r2, [sp, #48]	; 0x30
 801a374:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a376:	3208      	adds	r2, #8
 801a378:	920b      	str	r2, [sp, #44]	; 0x2c
 801a37a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a37c:	3208      	adds	r2, #8
 801a37e:	920a      	str	r2, [sp, #40]	; 0x28
 801a380:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a382:	3208      	adds	r2, #8
 801a384:	9209      	str	r2, [sp, #36]	; 0x24
 801a386:	9a08      	ldr	r2, [sp, #32]
 801a388:	3208      	adds	r2, #8
 801a38a:	9208      	str	r2, [sp, #32]
 801a38c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801a38e:	9811      	ldr	r0, [sp, #68]	; 0x44
 801a390:	4622      	mov	r2, r4
 801a392:	4288      	cmp	r0, r1
 801a394:	d005      	beq.n	801a3a2 <arm_radix8_butterfly_f32+0x5ce>
 801a396:	9818      	ldr	r0, [sp, #96]	; 0x60
 801a398:	4621      	mov	r1, r4
 801a39a:	4401      	add	r1, r0
 801a39c:	9807      	ldr	r0, [sp, #28]
 801a39e:	9110      	str	r1, [sp, #64]	; 0x40
 801a3a0:	e676      	b.n	801a090 <arm_radix8_butterfly_f32+0x2bc>
 801a3a2:	4683      	mov	fp, r0
 801a3a4:	f8bd e060 	ldrh.w	lr, [sp, #96]	; 0x60
 801a3a8:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 801a3ac:	e522      	b.n	8019df4 <arm_radix8_butterfly_f32+0x20>
 801a3ae:	b01d      	add	sp, #116	; 0x74
 801a3b0:	ecbd 8b10 	vpop	{d8-d15}
 801a3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a3b8 <__errno>:
 801a3b8:	4b01      	ldr	r3, [pc, #4]	; (801a3c0 <__errno+0x8>)
 801a3ba:	6818      	ldr	r0, [r3, #0]
 801a3bc:	4770      	bx	lr
 801a3be:	bf00      	nop
 801a3c0:	20000060 	.word	0x20000060

0801a3c4 <__libc_init_array>:
 801a3c4:	b570      	push	{r4, r5, r6, lr}
 801a3c6:	4d0d      	ldr	r5, [pc, #52]	; (801a3fc <__libc_init_array+0x38>)
 801a3c8:	4c0d      	ldr	r4, [pc, #52]	; (801a400 <__libc_init_array+0x3c>)
 801a3ca:	1b64      	subs	r4, r4, r5
 801a3cc:	10a4      	asrs	r4, r4, #2
 801a3ce:	2600      	movs	r6, #0
 801a3d0:	42a6      	cmp	r6, r4
 801a3d2:	d109      	bne.n	801a3e8 <__libc_init_array+0x24>
 801a3d4:	4d0b      	ldr	r5, [pc, #44]	; (801a404 <__libc_init_array+0x40>)
 801a3d6:	4c0c      	ldr	r4, [pc, #48]	; (801a408 <__libc_init_array+0x44>)
 801a3d8:	f001 fa56 	bl	801b888 <_init>
 801a3dc:	1b64      	subs	r4, r4, r5
 801a3de:	10a4      	asrs	r4, r4, #2
 801a3e0:	2600      	movs	r6, #0
 801a3e2:	42a6      	cmp	r6, r4
 801a3e4:	d105      	bne.n	801a3f2 <__libc_init_array+0x2e>
 801a3e6:	bd70      	pop	{r4, r5, r6, pc}
 801a3e8:	f855 3b04 	ldr.w	r3, [r5], #4
 801a3ec:	4798      	blx	r3
 801a3ee:	3601      	adds	r6, #1
 801a3f0:	e7ee      	b.n	801a3d0 <__libc_init_array+0xc>
 801a3f2:	f855 3b04 	ldr.w	r3, [r5], #4
 801a3f6:	4798      	blx	r3
 801a3f8:	3601      	adds	r6, #1
 801a3fa:	e7f2      	b.n	801a3e2 <__libc_init_array+0x1e>
 801a3fc:	08031a9c 	.word	0x08031a9c
 801a400:	08031a9c 	.word	0x08031a9c
 801a404:	08031a9c 	.word	0x08031a9c
 801a408:	08031aa0 	.word	0x08031aa0

0801a40c <malloc>:
 801a40c:	4b02      	ldr	r3, [pc, #8]	; (801a418 <malloc+0xc>)
 801a40e:	4601      	mov	r1, r0
 801a410:	6818      	ldr	r0, [r3, #0]
 801a412:	f000 b871 	b.w	801a4f8 <_malloc_r>
 801a416:	bf00      	nop
 801a418:	20000060 	.word	0x20000060

0801a41c <free>:
 801a41c:	4b02      	ldr	r3, [pc, #8]	; (801a428 <free+0xc>)
 801a41e:	4601      	mov	r1, r0
 801a420:	6818      	ldr	r0, [r3, #0]
 801a422:	f000 b819 	b.w	801a458 <_free_r>
 801a426:	bf00      	nop
 801a428:	20000060 	.word	0x20000060

0801a42c <memcpy>:
 801a42c:	440a      	add	r2, r1
 801a42e:	4291      	cmp	r1, r2
 801a430:	f100 33ff 	add.w	r3, r0, #4294967295
 801a434:	d100      	bne.n	801a438 <memcpy+0xc>
 801a436:	4770      	bx	lr
 801a438:	b510      	push	{r4, lr}
 801a43a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a43e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a442:	4291      	cmp	r1, r2
 801a444:	d1f9      	bne.n	801a43a <memcpy+0xe>
 801a446:	bd10      	pop	{r4, pc}

0801a448 <memset>:
 801a448:	4402      	add	r2, r0
 801a44a:	4603      	mov	r3, r0
 801a44c:	4293      	cmp	r3, r2
 801a44e:	d100      	bne.n	801a452 <memset+0xa>
 801a450:	4770      	bx	lr
 801a452:	f803 1b01 	strb.w	r1, [r3], #1
 801a456:	e7f9      	b.n	801a44c <memset+0x4>

0801a458 <_free_r>:
 801a458:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a45a:	2900      	cmp	r1, #0
 801a45c:	d048      	beq.n	801a4f0 <_free_r+0x98>
 801a45e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a462:	9001      	str	r0, [sp, #4]
 801a464:	2b00      	cmp	r3, #0
 801a466:	f1a1 0404 	sub.w	r4, r1, #4
 801a46a:	bfb8      	it	lt
 801a46c:	18e4      	addlt	r4, r4, r3
 801a46e:	f000 fc4f 	bl	801ad10 <__malloc_lock>
 801a472:	4a20      	ldr	r2, [pc, #128]	; (801a4f4 <_free_r+0x9c>)
 801a474:	9801      	ldr	r0, [sp, #4]
 801a476:	6813      	ldr	r3, [r2, #0]
 801a478:	4615      	mov	r5, r2
 801a47a:	b933      	cbnz	r3, 801a48a <_free_r+0x32>
 801a47c:	6063      	str	r3, [r4, #4]
 801a47e:	6014      	str	r4, [r2, #0]
 801a480:	b003      	add	sp, #12
 801a482:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a486:	f000 bc49 	b.w	801ad1c <__malloc_unlock>
 801a48a:	42a3      	cmp	r3, r4
 801a48c:	d90b      	bls.n	801a4a6 <_free_r+0x4e>
 801a48e:	6821      	ldr	r1, [r4, #0]
 801a490:	1862      	adds	r2, r4, r1
 801a492:	4293      	cmp	r3, r2
 801a494:	bf04      	itt	eq
 801a496:	681a      	ldreq	r2, [r3, #0]
 801a498:	685b      	ldreq	r3, [r3, #4]
 801a49a:	6063      	str	r3, [r4, #4]
 801a49c:	bf04      	itt	eq
 801a49e:	1852      	addeq	r2, r2, r1
 801a4a0:	6022      	streq	r2, [r4, #0]
 801a4a2:	602c      	str	r4, [r5, #0]
 801a4a4:	e7ec      	b.n	801a480 <_free_r+0x28>
 801a4a6:	461a      	mov	r2, r3
 801a4a8:	685b      	ldr	r3, [r3, #4]
 801a4aa:	b10b      	cbz	r3, 801a4b0 <_free_r+0x58>
 801a4ac:	42a3      	cmp	r3, r4
 801a4ae:	d9fa      	bls.n	801a4a6 <_free_r+0x4e>
 801a4b0:	6811      	ldr	r1, [r2, #0]
 801a4b2:	1855      	adds	r5, r2, r1
 801a4b4:	42a5      	cmp	r5, r4
 801a4b6:	d10b      	bne.n	801a4d0 <_free_r+0x78>
 801a4b8:	6824      	ldr	r4, [r4, #0]
 801a4ba:	4421      	add	r1, r4
 801a4bc:	1854      	adds	r4, r2, r1
 801a4be:	42a3      	cmp	r3, r4
 801a4c0:	6011      	str	r1, [r2, #0]
 801a4c2:	d1dd      	bne.n	801a480 <_free_r+0x28>
 801a4c4:	681c      	ldr	r4, [r3, #0]
 801a4c6:	685b      	ldr	r3, [r3, #4]
 801a4c8:	6053      	str	r3, [r2, #4]
 801a4ca:	4421      	add	r1, r4
 801a4cc:	6011      	str	r1, [r2, #0]
 801a4ce:	e7d7      	b.n	801a480 <_free_r+0x28>
 801a4d0:	d902      	bls.n	801a4d8 <_free_r+0x80>
 801a4d2:	230c      	movs	r3, #12
 801a4d4:	6003      	str	r3, [r0, #0]
 801a4d6:	e7d3      	b.n	801a480 <_free_r+0x28>
 801a4d8:	6825      	ldr	r5, [r4, #0]
 801a4da:	1961      	adds	r1, r4, r5
 801a4dc:	428b      	cmp	r3, r1
 801a4de:	bf04      	itt	eq
 801a4e0:	6819      	ldreq	r1, [r3, #0]
 801a4e2:	685b      	ldreq	r3, [r3, #4]
 801a4e4:	6063      	str	r3, [r4, #4]
 801a4e6:	bf04      	itt	eq
 801a4e8:	1949      	addeq	r1, r1, r5
 801a4ea:	6021      	streq	r1, [r4, #0]
 801a4ec:	6054      	str	r4, [r2, #4]
 801a4ee:	e7c7      	b.n	801a480 <_free_r+0x28>
 801a4f0:	b003      	add	sp, #12
 801a4f2:	bd30      	pop	{r4, r5, pc}
 801a4f4:	20008534 	.word	0x20008534

0801a4f8 <_malloc_r>:
 801a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4fa:	1ccd      	adds	r5, r1, #3
 801a4fc:	f025 0503 	bic.w	r5, r5, #3
 801a500:	3508      	adds	r5, #8
 801a502:	2d0c      	cmp	r5, #12
 801a504:	bf38      	it	cc
 801a506:	250c      	movcc	r5, #12
 801a508:	2d00      	cmp	r5, #0
 801a50a:	4606      	mov	r6, r0
 801a50c:	db01      	blt.n	801a512 <_malloc_r+0x1a>
 801a50e:	42a9      	cmp	r1, r5
 801a510:	d903      	bls.n	801a51a <_malloc_r+0x22>
 801a512:	230c      	movs	r3, #12
 801a514:	6033      	str	r3, [r6, #0]
 801a516:	2000      	movs	r0, #0
 801a518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a51a:	f000 fbf9 	bl	801ad10 <__malloc_lock>
 801a51e:	4921      	ldr	r1, [pc, #132]	; (801a5a4 <_malloc_r+0xac>)
 801a520:	680a      	ldr	r2, [r1, #0]
 801a522:	4614      	mov	r4, r2
 801a524:	b99c      	cbnz	r4, 801a54e <_malloc_r+0x56>
 801a526:	4f20      	ldr	r7, [pc, #128]	; (801a5a8 <_malloc_r+0xb0>)
 801a528:	683b      	ldr	r3, [r7, #0]
 801a52a:	b923      	cbnz	r3, 801a536 <_malloc_r+0x3e>
 801a52c:	4621      	mov	r1, r4
 801a52e:	4630      	mov	r0, r6
 801a530:	f000 f8e0 	bl	801a6f4 <_sbrk_r>
 801a534:	6038      	str	r0, [r7, #0]
 801a536:	4629      	mov	r1, r5
 801a538:	4630      	mov	r0, r6
 801a53a:	f000 f8db 	bl	801a6f4 <_sbrk_r>
 801a53e:	1c43      	adds	r3, r0, #1
 801a540:	d123      	bne.n	801a58a <_malloc_r+0x92>
 801a542:	230c      	movs	r3, #12
 801a544:	6033      	str	r3, [r6, #0]
 801a546:	4630      	mov	r0, r6
 801a548:	f000 fbe8 	bl	801ad1c <__malloc_unlock>
 801a54c:	e7e3      	b.n	801a516 <_malloc_r+0x1e>
 801a54e:	6823      	ldr	r3, [r4, #0]
 801a550:	1b5b      	subs	r3, r3, r5
 801a552:	d417      	bmi.n	801a584 <_malloc_r+0x8c>
 801a554:	2b0b      	cmp	r3, #11
 801a556:	d903      	bls.n	801a560 <_malloc_r+0x68>
 801a558:	6023      	str	r3, [r4, #0]
 801a55a:	441c      	add	r4, r3
 801a55c:	6025      	str	r5, [r4, #0]
 801a55e:	e004      	b.n	801a56a <_malloc_r+0x72>
 801a560:	6863      	ldr	r3, [r4, #4]
 801a562:	42a2      	cmp	r2, r4
 801a564:	bf0c      	ite	eq
 801a566:	600b      	streq	r3, [r1, #0]
 801a568:	6053      	strne	r3, [r2, #4]
 801a56a:	4630      	mov	r0, r6
 801a56c:	f000 fbd6 	bl	801ad1c <__malloc_unlock>
 801a570:	f104 000b 	add.w	r0, r4, #11
 801a574:	1d23      	adds	r3, r4, #4
 801a576:	f020 0007 	bic.w	r0, r0, #7
 801a57a:	1ac2      	subs	r2, r0, r3
 801a57c:	d0cc      	beq.n	801a518 <_malloc_r+0x20>
 801a57e:	1a1b      	subs	r3, r3, r0
 801a580:	50a3      	str	r3, [r4, r2]
 801a582:	e7c9      	b.n	801a518 <_malloc_r+0x20>
 801a584:	4622      	mov	r2, r4
 801a586:	6864      	ldr	r4, [r4, #4]
 801a588:	e7cc      	b.n	801a524 <_malloc_r+0x2c>
 801a58a:	1cc4      	adds	r4, r0, #3
 801a58c:	f024 0403 	bic.w	r4, r4, #3
 801a590:	42a0      	cmp	r0, r4
 801a592:	d0e3      	beq.n	801a55c <_malloc_r+0x64>
 801a594:	1a21      	subs	r1, r4, r0
 801a596:	4630      	mov	r0, r6
 801a598:	f000 f8ac 	bl	801a6f4 <_sbrk_r>
 801a59c:	3001      	adds	r0, #1
 801a59e:	d1dd      	bne.n	801a55c <_malloc_r+0x64>
 801a5a0:	e7cf      	b.n	801a542 <_malloc_r+0x4a>
 801a5a2:	bf00      	nop
 801a5a4:	20008534 	.word	0x20008534
 801a5a8:	20008538 	.word	0x20008538

0801a5ac <iprintf>:
 801a5ac:	b40f      	push	{r0, r1, r2, r3}
 801a5ae:	4b0a      	ldr	r3, [pc, #40]	; (801a5d8 <iprintf+0x2c>)
 801a5b0:	b513      	push	{r0, r1, r4, lr}
 801a5b2:	681c      	ldr	r4, [r3, #0]
 801a5b4:	b124      	cbz	r4, 801a5c0 <iprintf+0x14>
 801a5b6:	69a3      	ldr	r3, [r4, #24]
 801a5b8:	b913      	cbnz	r3, 801a5c0 <iprintf+0x14>
 801a5ba:	4620      	mov	r0, r4
 801a5bc:	f000 faa4 	bl	801ab08 <__sinit>
 801a5c0:	ab05      	add	r3, sp, #20
 801a5c2:	9a04      	ldr	r2, [sp, #16]
 801a5c4:	68a1      	ldr	r1, [r4, #8]
 801a5c6:	9301      	str	r3, [sp, #4]
 801a5c8:	4620      	mov	r0, r4
 801a5ca:	f000 fd33 	bl	801b034 <_vfiprintf_r>
 801a5ce:	b002      	add	sp, #8
 801a5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5d4:	b004      	add	sp, #16
 801a5d6:	4770      	bx	lr
 801a5d8:	20000060 	.word	0x20000060

0801a5dc <putchar>:
 801a5dc:	4b09      	ldr	r3, [pc, #36]	; (801a604 <putchar+0x28>)
 801a5de:	b513      	push	{r0, r1, r4, lr}
 801a5e0:	681c      	ldr	r4, [r3, #0]
 801a5e2:	4601      	mov	r1, r0
 801a5e4:	b134      	cbz	r4, 801a5f4 <putchar+0x18>
 801a5e6:	69a3      	ldr	r3, [r4, #24]
 801a5e8:	b923      	cbnz	r3, 801a5f4 <putchar+0x18>
 801a5ea:	9001      	str	r0, [sp, #4]
 801a5ec:	4620      	mov	r0, r4
 801a5ee:	f000 fa8b 	bl	801ab08 <__sinit>
 801a5f2:	9901      	ldr	r1, [sp, #4]
 801a5f4:	68a2      	ldr	r2, [r4, #8]
 801a5f6:	4620      	mov	r0, r4
 801a5f8:	b002      	add	sp, #8
 801a5fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5fe:	f000 bfdd 	b.w	801b5bc <_putc_r>
 801a602:	bf00      	nop
 801a604:	20000060 	.word	0x20000060

0801a608 <_puts_r>:
 801a608:	b570      	push	{r4, r5, r6, lr}
 801a60a:	460e      	mov	r6, r1
 801a60c:	4605      	mov	r5, r0
 801a60e:	b118      	cbz	r0, 801a618 <_puts_r+0x10>
 801a610:	6983      	ldr	r3, [r0, #24]
 801a612:	b90b      	cbnz	r3, 801a618 <_puts_r+0x10>
 801a614:	f000 fa78 	bl	801ab08 <__sinit>
 801a618:	69ab      	ldr	r3, [r5, #24]
 801a61a:	68ac      	ldr	r4, [r5, #8]
 801a61c:	b913      	cbnz	r3, 801a624 <_puts_r+0x1c>
 801a61e:	4628      	mov	r0, r5
 801a620:	f000 fa72 	bl	801ab08 <__sinit>
 801a624:	4b2c      	ldr	r3, [pc, #176]	; (801a6d8 <_puts_r+0xd0>)
 801a626:	429c      	cmp	r4, r3
 801a628:	d120      	bne.n	801a66c <_puts_r+0x64>
 801a62a:	686c      	ldr	r4, [r5, #4]
 801a62c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a62e:	07db      	lsls	r3, r3, #31
 801a630:	d405      	bmi.n	801a63e <_puts_r+0x36>
 801a632:	89a3      	ldrh	r3, [r4, #12]
 801a634:	0598      	lsls	r0, r3, #22
 801a636:	d402      	bmi.n	801a63e <_puts_r+0x36>
 801a638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a63a:	f000 fb03 	bl	801ac44 <__retarget_lock_acquire_recursive>
 801a63e:	89a3      	ldrh	r3, [r4, #12]
 801a640:	0719      	lsls	r1, r3, #28
 801a642:	d51d      	bpl.n	801a680 <_puts_r+0x78>
 801a644:	6923      	ldr	r3, [r4, #16]
 801a646:	b1db      	cbz	r3, 801a680 <_puts_r+0x78>
 801a648:	3e01      	subs	r6, #1
 801a64a:	68a3      	ldr	r3, [r4, #8]
 801a64c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a650:	3b01      	subs	r3, #1
 801a652:	60a3      	str	r3, [r4, #8]
 801a654:	bb39      	cbnz	r1, 801a6a6 <_puts_r+0x9e>
 801a656:	2b00      	cmp	r3, #0
 801a658:	da38      	bge.n	801a6cc <_puts_r+0xc4>
 801a65a:	4622      	mov	r2, r4
 801a65c:	210a      	movs	r1, #10
 801a65e:	4628      	mov	r0, r5
 801a660:	f000 f878 	bl	801a754 <__swbuf_r>
 801a664:	3001      	adds	r0, #1
 801a666:	d011      	beq.n	801a68c <_puts_r+0x84>
 801a668:	250a      	movs	r5, #10
 801a66a:	e011      	b.n	801a690 <_puts_r+0x88>
 801a66c:	4b1b      	ldr	r3, [pc, #108]	; (801a6dc <_puts_r+0xd4>)
 801a66e:	429c      	cmp	r4, r3
 801a670:	d101      	bne.n	801a676 <_puts_r+0x6e>
 801a672:	68ac      	ldr	r4, [r5, #8]
 801a674:	e7da      	b.n	801a62c <_puts_r+0x24>
 801a676:	4b1a      	ldr	r3, [pc, #104]	; (801a6e0 <_puts_r+0xd8>)
 801a678:	429c      	cmp	r4, r3
 801a67a:	bf08      	it	eq
 801a67c:	68ec      	ldreq	r4, [r5, #12]
 801a67e:	e7d5      	b.n	801a62c <_puts_r+0x24>
 801a680:	4621      	mov	r1, r4
 801a682:	4628      	mov	r0, r5
 801a684:	f000 f8b8 	bl	801a7f8 <__swsetup_r>
 801a688:	2800      	cmp	r0, #0
 801a68a:	d0dd      	beq.n	801a648 <_puts_r+0x40>
 801a68c:	f04f 35ff 	mov.w	r5, #4294967295
 801a690:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a692:	07da      	lsls	r2, r3, #31
 801a694:	d405      	bmi.n	801a6a2 <_puts_r+0x9a>
 801a696:	89a3      	ldrh	r3, [r4, #12]
 801a698:	059b      	lsls	r3, r3, #22
 801a69a:	d402      	bmi.n	801a6a2 <_puts_r+0x9a>
 801a69c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a69e:	f000 fad2 	bl	801ac46 <__retarget_lock_release_recursive>
 801a6a2:	4628      	mov	r0, r5
 801a6a4:	bd70      	pop	{r4, r5, r6, pc}
 801a6a6:	2b00      	cmp	r3, #0
 801a6a8:	da04      	bge.n	801a6b4 <_puts_r+0xac>
 801a6aa:	69a2      	ldr	r2, [r4, #24]
 801a6ac:	429a      	cmp	r2, r3
 801a6ae:	dc06      	bgt.n	801a6be <_puts_r+0xb6>
 801a6b0:	290a      	cmp	r1, #10
 801a6b2:	d004      	beq.n	801a6be <_puts_r+0xb6>
 801a6b4:	6823      	ldr	r3, [r4, #0]
 801a6b6:	1c5a      	adds	r2, r3, #1
 801a6b8:	6022      	str	r2, [r4, #0]
 801a6ba:	7019      	strb	r1, [r3, #0]
 801a6bc:	e7c5      	b.n	801a64a <_puts_r+0x42>
 801a6be:	4622      	mov	r2, r4
 801a6c0:	4628      	mov	r0, r5
 801a6c2:	f000 f847 	bl	801a754 <__swbuf_r>
 801a6c6:	3001      	adds	r0, #1
 801a6c8:	d1bf      	bne.n	801a64a <_puts_r+0x42>
 801a6ca:	e7df      	b.n	801a68c <_puts_r+0x84>
 801a6cc:	6823      	ldr	r3, [r4, #0]
 801a6ce:	250a      	movs	r5, #10
 801a6d0:	1c5a      	adds	r2, r3, #1
 801a6d2:	6022      	str	r2, [r4, #0]
 801a6d4:	701d      	strb	r5, [r3, #0]
 801a6d6:	e7db      	b.n	801a690 <_puts_r+0x88>
 801a6d8:	08031a20 	.word	0x08031a20
 801a6dc:	08031a40 	.word	0x08031a40
 801a6e0:	08031a00 	.word	0x08031a00

0801a6e4 <puts>:
 801a6e4:	4b02      	ldr	r3, [pc, #8]	; (801a6f0 <puts+0xc>)
 801a6e6:	4601      	mov	r1, r0
 801a6e8:	6818      	ldr	r0, [r3, #0]
 801a6ea:	f7ff bf8d 	b.w	801a608 <_puts_r>
 801a6ee:	bf00      	nop
 801a6f0:	20000060 	.word	0x20000060

0801a6f4 <_sbrk_r>:
 801a6f4:	b538      	push	{r3, r4, r5, lr}
 801a6f6:	4d06      	ldr	r5, [pc, #24]	; (801a710 <_sbrk_r+0x1c>)
 801a6f8:	2300      	movs	r3, #0
 801a6fa:	4604      	mov	r4, r0
 801a6fc:	4608      	mov	r0, r1
 801a6fe:	602b      	str	r3, [r5, #0]
 801a700:	f7e9 fbb8 	bl	8003e74 <_sbrk>
 801a704:	1c43      	adds	r3, r0, #1
 801a706:	d102      	bne.n	801a70e <_sbrk_r+0x1a>
 801a708:	682b      	ldr	r3, [r5, #0]
 801a70a:	b103      	cbz	r3, 801a70e <_sbrk_r+0x1a>
 801a70c:	6023      	str	r3, [r4, #0]
 801a70e:	bd38      	pop	{r3, r4, r5, pc}
 801a710:	2004b02c 	.word	0x2004b02c

0801a714 <siprintf>:
 801a714:	b40e      	push	{r1, r2, r3}
 801a716:	b500      	push	{lr}
 801a718:	b09c      	sub	sp, #112	; 0x70
 801a71a:	ab1d      	add	r3, sp, #116	; 0x74
 801a71c:	9002      	str	r0, [sp, #8]
 801a71e:	9006      	str	r0, [sp, #24]
 801a720:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801a724:	4809      	ldr	r0, [pc, #36]	; (801a74c <siprintf+0x38>)
 801a726:	9107      	str	r1, [sp, #28]
 801a728:	9104      	str	r1, [sp, #16]
 801a72a:	4909      	ldr	r1, [pc, #36]	; (801a750 <siprintf+0x3c>)
 801a72c:	f853 2b04 	ldr.w	r2, [r3], #4
 801a730:	9105      	str	r1, [sp, #20]
 801a732:	6800      	ldr	r0, [r0, #0]
 801a734:	9301      	str	r3, [sp, #4]
 801a736:	a902      	add	r1, sp, #8
 801a738:	f000 fb52 	bl	801ade0 <_svfiprintf_r>
 801a73c:	9b02      	ldr	r3, [sp, #8]
 801a73e:	2200      	movs	r2, #0
 801a740:	701a      	strb	r2, [r3, #0]
 801a742:	b01c      	add	sp, #112	; 0x70
 801a744:	f85d eb04 	ldr.w	lr, [sp], #4
 801a748:	b003      	add	sp, #12
 801a74a:	4770      	bx	lr
 801a74c:	20000060 	.word	0x20000060
 801a750:	ffff0208 	.word	0xffff0208

0801a754 <__swbuf_r>:
 801a754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a756:	460e      	mov	r6, r1
 801a758:	4614      	mov	r4, r2
 801a75a:	4605      	mov	r5, r0
 801a75c:	b118      	cbz	r0, 801a766 <__swbuf_r+0x12>
 801a75e:	6983      	ldr	r3, [r0, #24]
 801a760:	b90b      	cbnz	r3, 801a766 <__swbuf_r+0x12>
 801a762:	f000 f9d1 	bl	801ab08 <__sinit>
 801a766:	4b21      	ldr	r3, [pc, #132]	; (801a7ec <__swbuf_r+0x98>)
 801a768:	429c      	cmp	r4, r3
 801a76a:	d12b      	bne.n	801a7c4 <__swbuf_r+0x70>
 801a76c:	686c      	ldr	r4, [r5, #4]
 801a76e:	69a3      	ldr	r3, [r4, #24]
 801a770:	60a3      	str	r3, [r4, #8]
 801a772:	89a3      	ldrh	r3, [r4, #12]
 801a774:	071a      	lsls	r2, r3, #28
 801a776:	d52f      	bpl.n	801a7d8 <__swbuf_r+0x84>
 801a778:	6923      	ldr	r3, [r4, #16]
 801a77a:	b36b      	cbz	r3, 801a7d8 <__swbuf_r+0x84>
 801a77c:	6923      	ldr	r3, [r4, #16]
 801a77e:	6820      	ldr	r0, [r4, #0]
 801a780:	1ac0      	subs	r0, r0, r3
 801a782:	6963      	ldr	r3, [r4, #20]
 801a784:	b2f6      	uxtb	r6, r6
 801a786:	4283      	cmp	r3, r0
 801a788:	4637      	mov	r7, r6
 801a78a:	dc04      	bgt.n	801a796 <__swbuf_r+0x42>
 801a78c:	4621      	mov	r1, r4
 801a78e:	4628      	mov	r0, r5
 801a790:	f000 f926 	bl	801a9e0 <_fflush_r>
 801a794:	bb30      	cbnz	r0, 801a7e4 <__swbuf_r+0x90>
 801a796:	68a3      	ldr	r3, [r4, #8]
 801a798:	3b01      	subs	r3, #1
 801a79a:	60a3      	str	r3, [r4, #8]
 801a79c:	6823      	ldr	r3, [r4, #0]
 801a79e:	1c5a      	adds	r2, r3, #1
 801a7a0:	6022      	str	r2, [r4, #0]
 801a7a2:	701e      	strb	r6, [r3, #0]
 801a7a4:	6963      	ldr	r3, [r4, #20]
 801a7a6:	3001      	adds	r0, #1
 801a7a8:	4283      	cmp	r3, r0
 801a7aa:	d004      	beq.n	801a7b6 <__swbuf_r+0x62>
 801a7ac:	89a3      	ldrh	r3, [r4, #12]
 801a7ae:	07db      	lsls	r3, r3, #31
 801a7b0:	d506      	bpl.n	801a7c0 <__swbuf_r+0x6c>
 801a7b2:	2e0a      	cmp	r6, #10
 801a7b4:	d104      	bne.n	801a7c0 <__swbuf_r+0x6c>
 801a7b6:	4621      	mov	r1, r4
 801a7b8:	4628      	mov	r0, r5
 801a7ba:	f000 f911 	bl	801a9e0 <_fflush_r>
 801a7be:	b988      	cbnz	r0, 801a7e4 <__swbuf_r+0x90>
 801a7c0:	4638      	mov	r0, r7
 801a7c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a7c4:	4b0a      	ldr	r3, [pc, #40]	; (801a7f0 <__swbuf_r+0x9c>)
 801a7c6:	429c      	cmp	r4, r3
 801a7c8:	d101      	bne.n	801a7ce <__swbuf_r+0x7a>
 801a7ca:	68ac      	ldr	r4, [r5, #8]
 801a7cc:	e7cf      	b.n	801a76e <__swbuf_r+0x1a>
 801a7ce:	4b09      	ldr	r3, [pc, #36]	; (801a7f4 <__swbuf_r+0xa0>)
 801a7d0:	429c      	cmp	r4, r3
 801a7d2:	bf08      	it	eq
 801a7d4:	68ec      	ldreq	r4, [r5, #12]
 801a7d6:	e7ca      	b.n	801a76e <__swbuf_r+0x1a>
 801a7d8:	4621      	mov	r1, r4
 801a7da:	4628      	mov	r0, r5
 801a7dc:	f000 f80c 	bl	801a7f8 <__swsetup_r>
 801a7e0:	2800      	cmp	r0, #0
 801a7e2:	d0cb      	beq.n	801a77c <__swbuf_r+0x28>
 801a7e4:	f04f 37ff 	mov.w	r7, #4294967295
 801a7e8:	e7ea      	b.n	801a7c0 <__swbuf_r+0x6c>
 801a7ea:	bf00      	nop
 801a7ec:	08031a20 	.word	0x08031a20
 801a7f0:	08031a40 	.word	0x08031a40
 801a7f4:	08031a00 	.word	0x08031a00

0801a7f8 <__swsetup_r>:
 801a7f8:	4b32      	ldr	r3, [pc, #200]	; (801a8c4 <__swsetup_r+0xcc>)
 801a7fa:	b570      	push	{r4, r5, r6, lr}
 801a7fc:	681d      	ldr	r5, [r3, #0]
 801a7fe:	4606      	mov	r6, r0
 801a800:	460c      	mov	r4, r1
 801a802:	b125      	cbz	r5, 801a80e <__swsetup_r+0x16>
 801a804:	69ab      	ldr	r3, [r5, #24]
 801a806:	b913      	cbnz	r3, 801a80e <__swsetup_r+0x16>
 801a808:	4628      	mov	r0, r5
 801a80a:	f000 f97d 	bl	801ab08 <__sinit>
 801a80e:	4b2e      	ldr	r3, [pc, #184]	; (801a8c8 <__swsetup_r+0xd0>)
 801a810:	429c      	cmp	r4, r3
 801a812:	d10f      	bne.n	801a834 <__swsetup_r+0x3c>
 801a814:	686c      	ldr	r4, [r5, #4]
 801a816:	89a3      	ldrh	r3, [r4, #12]
 801a818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a81c:	0719      	lsls	r1, r3, #28
 801a81e:	d42c      	bmi.n	801a87a <__swsetup_r+0x82>
 801a820:	06dd      	lsls	r5, r3, #27
 801a822:	d411      	bmi.n	801a848 <__swsetup_r+0x50>
 801a824:	2309      	movs	r3, #9
 801a826:	6033      	str	r3, [r6, #0]
 801a828:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a82c:	81a3      	strh	r3, [r4, #12]
 801a82e:	f04f 30ff 	mov.w	r0, #4294967295
 801a832:	e03e      	b.n	801a8b2 <__swsetup_r+0xba>
 801a834:	4b25      	ldr	r3, [pc, #148]	; (801a8cc <__swsetup_r+0xd4>)
 801a836:	429c      	cmp	r4, r3
 801a838:	d101      	bne.n	801a83e <__swsetup_r+0x46>
 801a83a:	68ac      	ldr	r4, [r5, #8]
 801a83c:	e7eb      	b.n	801a816 <__swsetup_r+0x1e>
 801a83e:	4b24      	ldr	r3, [pc, #144]	; (801a8d0 <__swsetup_r+0xd8>)
 801a840:	429c      	cmp	r4, r3
 801a842:	bf08      	it	eq
 801a844:	68ec      	ldreq	r4, [r5, #12]
 801a846:	e7e6      	b.n	801a816 <__swsetup_r+0x1e>
 801a848:	0758      	lsls	r0, r3, #29
 801a84a:	d512      	bpl.n	801a872 <__swsetup_r+0x7a>
 801a84c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a84e:	b141      	cbz	r1, 801a862 <__swsetup_r+0x6a>
 801a850:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a854:	4299      	cmp	r1, r3
 801a856:	d002      	beq.n	801a85e <__swsetup_r+0x66>
 801a858:	4630      	mov	r0, r6
 801a85a:	f7ff fdfd 	bl	801a458 <_free_r>
 801a85e:	2300      	movs	r3, #0
 801a860:	6363      	str	r3, [r4, #52]	; 0x34
 801a862:	89a3      	ldrh	r3, [r4, #12]
 801a864:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a868:	81a3      	strh	r3, [r4, #12]
 801a86a:	2300      	movs	r3, #0
 801a86c:	6063      	str	r3, [r4, #4]
 801a86e:	6923      	ldr	r3, [r4, #16]
 801a870:	6023      	str	r3, [r4, #0]
 801a872:	89a3      	ldrh	r3, [r4, #12]
 801a874:	f043 0308 	orr.w	r3, r3, #8
 801a878:	81a3      	strh	r3, [r4, #12]
 801a87a:	6923      	ldr	r3, [r4, #16]
 801a87c:	b94b      	cbnz	r3, 801a892 <__swsetup_r+0x9a>
 801a87e:	89a3      	ldrh	r3, [r4, #12]
 801a880:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a888:	d003      	beq.n	801a892 <__swsetup_r+0x9a>
 801a88a:	4621      	mov	r1, r4
 801a88c:	4630      	mov	r0, r6
 801a88e:	f000 f9ff 	bl	801ac90 <__smakebuf_r>
 801a892:	89a0      	ldrh	r0, [r4, #12]
 801a894:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a898:	f010 0301 	ands.w	r3, r0, #1
 801a89c:	d00a      	beq.n	801a8b4 <__swsetup_r+0xbc>
 801a89e:	2300      	movs	r3, #0
 801a8a0:	60a3      	str	r3, [r4, #8]
 801a8a2:	6963      	ldr	r3, [r4, #20]
 801a8a4:	425b      	negs	r3, r3
 801a8a6:	61a3      	str	r3, [r4, #24]
 801a8a8:	6923      	ldr	r3, [r4, #16]
 801a8aa:	b943      	cbnz	r3, 801a8be <__swsetup_r+0xc6>
 801a8ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a8b0:	d1ba      	bne.n	801a828 <__swsetup_r+0x30>
 801a8b2:	bd70      	pop	{r4, r5, r6, pc}
 801a8b4:	0781      	lsls	r1, r0, #30
 801a8b6:	bf58      	it	pl
 801a8b8:	6963      	ldrpl	r3, [r4, #20]
 801a8ba:	60a3      	str	r3, [r4, #8]
 801a8bc:	e7f4      	b.n	801a8a8 <__swsetup_r+0xb0>
 801a8be:	2000      	movs	r0, #0
 801a8c0:	e7f7      	b.n	801a8b2 <__swsetup_r+0xba>
 801a8c2:	bf00      	nop
 801a8c4:	20000060 	.word	0x20000060
 801a8c8:	08031a20 	.word	0x08031a20
 801a8cc:	08031a40 	.word	0x08031a40
 801a8d0:	08031a00 	.word	0x08031a00

0801a8d4 <__sflush_r>:
 801a8d4:	898a      	ldrh	r2, [r1, #12]
 801a8d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a8da:	4605      	mov	r5, r0
 801a8dc:	0710      	lsls	r0, r2, #28
 801a8de:	460c      	mov	r4, r1
 801a8e0:	d458      	bmi.n	801a994 <__sflush_r+0xc0>
 801a8e2:	684b      	ldr	r3, [r1, #4]
 801a8e4:	2b00      	cmp	r3, #0
 801a8e6:	dc05      	bgt.n	801a8f4 <__sflush_r+0x20>
 801a8e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	dc02      	bgt.n	801a8f4 <__sflush_r+0x20>
 801a8ee:	2000      	movs	r0, #0
 801a8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a8f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a8f6:	2e00      	cmp	r6, #0
 801a8f8:	d0f9      	beq.n	801a8ee <__sflush_r+0x1a>
 801a8fa:	2300      	movs	r3, #0
 801a8fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a900:	682f      	ldr	r7, [r5, #0]
 801a902:	602b      	str	r3, [r5, #0]
 801a904:	d032      	beq.n	801a96c <__sflush_r+0x98>
 801a906:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a908:	89a3      	ldrh	r3, [r4, #12]
 801a90a:	075a      	lsls	r2, r3, #29
 801a90c:	d505      	bpl.n	801a91a <__sflush_r+0x46>
 801a90e:	6863      	ldr	r3, [r4, #4]
 801a910:	1ac0      	subs	r0, r0, r3
 801a912:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a914:	b10b      	cbz	r3, 801a91a <__sflush_r+0x46>
 801a916:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a918:	1ac0      	subs	r0, r0, r3
 801a91a:	2300      	movs	r3, #0
 801a91c:	4602      	mov	r2, r0
 801a91e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a920:	6a21      	ldr	r1, [r4, #32]
 801a922:	4628      	mov	r0, r5
 801a924:	47b0      	blx	r6
 801a926:	1c43      	adds	r3, r0, #1
 801a928:	89a3      	ldrh	r3, [r4, #12]
 801a92a:	d106      	bne.n	801a93a <__sflush_r+0x66>
 801a92c:	6829      	ldr	r1, [r5, #0]
 801a92e:	291d      	cmp	r1, #29
 801a930:	d82c      	bhi.n	801a98c <__sflush_r+0xb8>
 801a932:	4a2a      	ldr	r2, [pc, #168]	; (801a9dc <__sflush_r+0x108>)
 801a934:	40ca      	lsrs	r2, r1
 801a936:	07d6      	lsls	r6, r2, #31
 801a938:	d528      	bpl.n	801a98c <__sflush_r+0xb8>
 801a93a:	2200      	movs	r2, #0
 801a93c:	6062      	str	r2, [r4, #4]
 801a93e:	04d9      	lsls	r1, r3, #19
 801a940:	6922      	ldr	r2, [r4, #16]
 801a942:	6022      	str	r2, [r4, #0]
 801a944:	d504      	bpl.n	801a950 <__sflush_r+0x7c>
 801a946:	1c42      	adds	r2, r0, #1
 801a948:	d101      	bne.n	801a94e <__sflush_r+0x7a>
 801a94a:	682b      	ldr	r3, [r5, #0]
 801a94c:	b903      	cbnz	r3, 801a950 <__sflush_r+0x7c>
 801a94e:	6560      	str	r0, [r4, #84]	; 0x54
 801a950:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a952:	602f      	str	r7, [r5, #0]
 801a954:	2900      	cmp	r1, #0
 801a956:	d0ca      	beq.n	801a8ee <__sflush_r+0x1a>
 801a958:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a95c:	4299      	cmp	r1, r3
 801a95e:	d002      	beq.n	801a966 <__sflush_r+0x92>
 801a960:	4628      	mov	r0, r5
 801a962:	f7ff fd79 	bl	801a458 <_free_r>
 801a966:	2000      	movs	r0, #0
 801a968:	6360      	str	r0, [r4, #52]	; 0x34
 801a96a:	e7c1      	b.n	801a8f0 <__sflush_r+0x1c>
 801a96c:	6a21      	ldr	r1, [r4, #32]
 801a96e:	2301      	movs	r3, #1
 801a970:	4628      	mov	r0, r5
 801a972:	47b0      	blx	r6
 801a974:	1c41      	adds	r1, r0, #1
 801a976:	d1c7      	bne.n	801a908 <__sflush_r+0x34>
 801a978:	682b      	ldr	r3, [r5, #0]
 801a97a:	2b00      	cmp	r3, #0
 801a97c:	d0c4      	beq.n	801a908 <__sflush_r+0x34>
 801a97e:	2b1d      	cmp	r3, #29
 801a980:	d001      	beq.n	801a986 <__sflush_r+0xb2>
 801a982:	2b16      	cmp	r3, #22
 801a984:	d101      	bne.n	801a98a <__sflush_r+0xb6>
 801a986:	602f      	str	r7, [r5, #0]
 801a988:	e7b1      	b.n	801a8ee <__sflush_r+0x1a>
 801a98a:	89a3      	ldrh	r3, [r4, #12]
 801a98c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a990:	81a3      	strh	r3, [r4, #12]
 801a992:	e7ad      	b.n	801a8f0 <__sflush_r+0x1c>
 801a994:	690f      	ldr	r7, [r1, #16]
 801a996:	2f00      	cmp	r7, #0
 801a998:	d0a9      	beq.n	801a8ee <__sflush_r+0x1a>
 801a99a:	0793      	lsls	r3, r2, #30
 801a99c:	680e      	ldr	r6, [r1, #0]
 801a99e:	bf08      	it	eq
 801a9a0:	694b      	ldreq	r3, [r1, #20]
 801a9a2:	600f      	str	r7, [r1, #0]
 801a9a4:	bf18      	it	ne
 801a9a6:	2300      	movne	r3, #0
 801a9a8:	eba6 0807 	sub.w	r8, r6, r7
 801a9ac:	608b      	str	r3, [r1, #8]
 801a9ae:	f1b8 0f00 	cmp.w	r8, #0
 801a9b2:	dd9c      	ble.n	801a8ee <__sflush_r+0x1a>
 801a9b4:	6a21      	ldr	r1, [r4, #32]
 801a9b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a9b8:	4643      	mov	r3, r8
 801a9ba:	463a      	mov	r2, r7
 801a9bc:	4628      	mov	r0, r5
 801a9be:	47b0      	blx	r6
 801a9c0:	2800      	cmp	r0, #0
 801a9c2:	dc06      	bgt.n	801a9d2 <__sflush_r+0xfe>
 801a9c4:	89a3      	ldrh	r3, [r4, #12]
 801a9c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a9ca:	81a3      	strh	r3, [r4, #12]
 801a9cc:	f04f 30ff 	mov.w	r0, #4294967295
 801a9d0:	e78e      	b.n	801a8f0 <__sflush_r+0x1c>
 801a9d2:	4407      	add	r7, r0
 801a9d4:	eba8 0800 	sub.w	r8, r8, r0
 801a9d8:	e7e9      	b.n	801a9ae <__sflush_r+0xda>
 801a9da:	bf00      	nop
 801a9dc:	20400001 	.word	0x20400001

0801a9e0 <_fflush_r>:
 801a9e0:	b538      	push	{r3, r4, r5, lr}
 801a9e2:	690b      	ldr	r3, [r1, #16]
 801a9e4:	4605      	mov	r5, r0
 801a9e6:	460c      	mov	r4, r1
 801a9e8:	b913      	cbnz	r3, 801a9f0 <_fflush_r+0x10>
 801a9ea:	2500      	movs	r5, #0
 801a9ec:	4628      	mov	r0, r5
 801a9ee:	bd38      	pop	{r3, r4, r5, pc}
 801a9f0:	b118      	cbz	r0, 801a9fa <_fflush_r+0x1a>
 801a9f2:	6983      	ldr	r3, [r0, #24]
 801a9f4:	b90b      	cbnz	r3, 801a9fa <_fflush_r+0x1a>
 801a9f6:	f000 f887 	bl	801ab08 <__sinit>
 801a9fa:	4b14      	ldr	r3, [pc, #80]	; (801aa4c <_fflush_r+0x6c>)
 801a9fc:	429c      	cmp	r4, r3
 801a9fe:	d11b      	bne.n	801aa38 <_fflush_r+0x58>
 801aa00:	686c      	ldr	r4, [r5, #4]
 801aa02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	d0ef      	beq.n	801a9ea <_fflush_r+0xa>
 801aa0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801aa0c:	07d0      	lsls	r0, r2, #31
 801aa0e:	d404      	bmi.n	801aa1a <_fflush_r+0x3a>
 801aa10:	0599      	lsls	r1, r3, #22
 801aa12:	d402      	bmi.n	801aa1a <_fflush_r+0x3a>
 801aa14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801aa16:	f000 f915 	bl	801ac44 <__retarget_lock_acquire_recursive>
 801aa1a:	4628      	mov	r0, r5
 801aa1c:	4621      	mov	r1, r4
 801aa1e:	f7ff ff59 	bl	801a8d4 <__sflush_r>
 801aa22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801aa24:	07da      	lsls	r2, r3, #31
 801aa26:	4605      	mov	r5, r0
 801aa28:	d4e0      	bmi.n	801a9ec <_fflush_r+0xc>
 801aa2a:	89a3      	ldrh	r3, [r4, #12]
 801aa2c:	059b      	lsls	r3, r3, #22
 801aa2e:	d4dd      	bmi.n	801a9ec <_fflush_r+0xc>
 801aa30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801aa32:	f000 f908 	bl	801ac46 <__retarget_lock_release_recursive>
 801aa36:	e7d9      	b.n	801a9ec <_fflush_r+0xc>
 801aa38:	4b05      	ldr	r3, [pc, #20]	; (801aa50 <_fflush_r+0x70>)
 801aa3a:	429c      	cmp	r4, r3
 801aa3c:	d101      	bne.n	801aa42 <_fflush_r+0x62>
 801aa3e:	68ac      	ldr	r4, [r5, #8]
 801aa40:	e7df      	b.n	801aa02 <_fflush_r+0x22>
 801aa42:	4b04      	ldr	r3, [pc, #16]	; (801aa54 <_fflush_r+0x74>)
 801aa44:	429c      	cmp	r4, r3
 801aa46:	bf08      	it	eq
 801aa48:	68ec      	ldreq	r4, [r5, #12]
 801aa4a:	e7da      	b.n	801aa02 <_fflush_r+0x22>
 801aa4c:	08031a20 	.word	0x08031a20
 801aa50:	08031a40 	.word	0x08031a40
 801aa54:	08031a00 	.word	0x08031a00

0801aa58 <std>:
 801aa58:	2300      	movs	r3, #0
 801aa5a:	b510      	push	{r4, lr}
 801aa5c:	4604      	mov	r4, r0
 801aa5e:	e9c0 3300 	strd	r3, r3, [r0]
 801aa62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801aa66:	6083      	str	r3, [r0, #8]
 801aa68:	8181      	strh	r1, [r0, #12]
 801aa6a:	6643      	str	r3, [r0, #100]	; 0x64
 801aa6c:	81c2      	strh	r2, [r0, #14]
 801aa6e:	6183      	str	r3, [r0, #24]
 801aa70:	4619      	mov	r1, r3
 801aa72:	2208      	movs	r2, #8
 801aa74:	305c      	adds	r0, #92	; 0x5c
 801aa76:	f7ff fce7 	bl	801a448 <memset>
 801aa7a:	4b05      	ldr	r3, [pc, #20]	; (801aa90 <std+0x38>)
 801aa7c:	6263      	str	r3, [r4, #36]	; 0x24
 801aa7e:	4b05      	ldr	r3, [pc, #20]	; (801aa94 <std+0x3c>)
 801aa80:	62a3      	str	r3, [r4, #40]	; 0x28
 801aa82:	4b05      	ldr	r3, [pc, #20]	; (801aa98 <std+0x40>)
 801aa84:	62e3      	str	r3, [r4, #44]	; 0x2c
 801aa86:	4b05      	ldr	r3, [pc, #20]	; (801aa9c <std+0x44>)
 801aa88:	6224      	str	r4, [r4, #32]
 801aa8a:	6323      	str	r3, [r4, #48]	; 0x30
 801aa8c:	bd10      	pop	{r4, pc}
 801aa8e:	bf00      	nop
 801aa90:	0801b64d 	.word	0x0801b64d
 801aa94:	0801b66f 	.word	0x0801b66f
 801aa98:	0801b6a7 	.word	0x0801b6a7
 801aa9c:	0801b6cb 	.word	0x0801b6cb

0801aaa0 <_cleanup_r>:
 801aaa0:	4901      	ldr	r1, [pc, #4]	; (801aaa8 <_cleanup_r+0x8>)
 801aaa2:	f000 b8af 	b.w	801ac04 <_fwalk_reent>
 801aaa6:	bf00      	nop
 801aaa8:	0801a9e1 	.word	0x0801a9e1

0801aaac <__sfmoreglue>:
 801aaac:	b570      	push	{r4, r5, r6, lr}
 801aaae:	1e4a      	subs	r2, r1, #1
 801aab0:	2568      	movs	r5, #104	; 0x68
 801aab2:	4355      	muls	r5, r2
 801aab4:	460e      	mov	r6, r1
 801aab6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801aaba:	f7ff fd1d 	bl	801a4f8 <_malloc_r>
 801aabe:	4604      	mov	r4, r0
 801aac0:	b140      	cbz	r0, 801aad4 <__sfmoreglue+0x28>
 801aac2:	2100      	movs	r1, #0
 801aac4:	e9c0 1600 	strd	r1, r6, [r0]
 801aac8:	300c      	adds	r0, #12
 801aaca:	60a0      	str	r0, [r4, #8]
 801aacc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801aad0:	f7ff fcba 	bl	801a448 <memset>
 801aad4:	4620      	mov	r0, r4
 801aad6:	bd70      	pop	{r4, r5, r6, pc}

0801aad8 <__sfp_lock_acquire>:
 801aad8:	4801      	ldr	r0, [pc, #4]	; (801aae0 <__sfp_lock_acquire+0x8>)
 801aada:	f000 b8b3 	b.w	801ac44 <__retarget_lock_acquire_recursive>
 801aade:	bf00      	nop
 801aae0:	2004b028 	.word	0x2004b028

0801aae4 <__sfp_lock_release>:
 801aae4:	4801      	ldr	r0, [pc, #4]	; (801aaec <__sfp_lock_release+0x8>)
 801aae6:	f000 b8ae 	b.w	801ac46 <__retarget_lock_release_recursive>
 801aaea:	bf00      	nop
 801aaec:	2004b028 	.word	0x2004b028

0801aaf0 <__sinit_lock_acquire>:
 801aaf0:	4801      	ldr	r0, [pc, #4]	; (801aaf8 <__sinit_lock_acquire+0x8>)
 801aaf2:	f000 b8a7 	b.w	801ac44 <__retarget_lock_acquire_recursive>
 801aaf6:	bf00      	nop
 801aaf8:	2004b023 	.word	0x2004b023

0801aafc <__sinit_lock_release>:
 801aafc:	4801      	ldr	r0, [pc, #4]	; (801ab04 <__sinit_lock_release+0x8>)
 801aafe:	f000 b8a2 	b.w	801ac46 <__retarget_lock_release_recursive>
 801ab02:	bf00      	nop
 801ab04:	2004b023 	.word	0x2004b023

0801ab08 <__sinit>:
 801ab08:	b510      	push	{r4, lr}
 801ab0a:	4604      	mov	r4, r0
 801ab0c:	f7ff fff0 	bl	801aaf0 <__sinit_lock_acquire>
 801ab10:	69a3      	ldr	r3, [r4, #24]
 801ab12:	b11b      	cbz	r3, 801ab1c <__sinit+0x14>
 801ab14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ab18:	f7ff bff0 	b.w	801aafc <__sinit_lock_release>
 801ab1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801ab20:	6523      	str	r3, [r4, #80]	; 0x50
 801ab22:	4b13      	ldr	r3, [pc, #76]	; (801ab70 <__sinit+0x68>)
 801ab24:	4a13      	ldr	r2, [pc, #76]	; (801ab74 <__sinit+0x6c>)
 801ab26:	681b      	ldr	r3, [r3, #0]
 801ab28:	62a2      	str	r2, [r4, #40]	; 0x28
 801ab2a:	42a3      	cmp	r3, r4
 801ab2c:	bf04      	itt	eq
 801ab2e:	2301      	moveq	r3, #1
 801ab30:	61a3      	streq	r3, [r4, #24]
 801ab32:	4620      	mov	r0, r4
 801ab34:	f000 f820 	bl	801ab78 <__sfp>
 801ab38:	6060      	str	r0, [r4, #4]
 801ab3a:	4620      	mov	r0, r4
 801ab3c:	f000 f81c 	bl	801ab78 <__sfp>
 801ab40:	60a0      	str	r0, [r4, #8]
 801ab42:	4620      	mov	r0, r4
 801ab44:	f000 f818 	bl	801ab78 <__sfp>
 801ab48:	2200      	movs	r2, #0
 801ab4a:	60e0      	str	r0, [r4, #12]
 801ab4c:	2104      	movs	r1, #4
 801ab4e:	6860      	ldr	r0, [r4, #4]
 801ab50:	f7ff ff82 	bl	801aa58 <std>
 801ab54:	68a0      	ldr	r0, [r4, #8]
 801ab56:	2201      	movs	r2, #1
 801ab58:	2109      	movs	r1, #9
 801ab5a:	f7ff ff7d 	bl	801aa58 <std>
 801ab5e:	68e0      	ldr	r0, [r4, #12]
 801ab60:	2202      	movs	r2, #2
 801ab62:	2112      	movs	r1, #18
 801ab64:	f7ff ff78 	bl	801aa58 <std>
 801ab68:	2301      	movs	r3, #1
 801ab6a:	61a3      	str	r3, [r4, #24]
 801ab6c:	e7d2      	b.n	801ab14 <__sinit+0xc>
 801ab6e:	bf00      	nop
 801ab70:	080319fc 	.word	0x080319fc
 801ab74:	0801aaa1 	.word	0x0801aaa1

0801ab78 <__sfp>:
 801ab78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab7a:	4607      	mov	r7, r0
 801ab7c:	f7ff ffac 	bl	801aad8 <__sfp_lock_acquire>
 801ab80:	4b1e      	ldr	r3, [pc, #120]	; (801abfc <__sfp+0x84>)
 801ab82:	681e      	ldr	r6, [r3, #0]
 801ab84:	69b3      	ldr	r3, [r6, #24]
 801ab86:	b913      	cbnz	r3, 801ab8e <__sfp+0x16>
 801ab88:	4630      	mov	r0, r6
 801ab8a:	f7ff ffbd 	bl	801ab08 <__sinit>
 801ab8e:	3648      	adds	r6, #72	; 0x48
 801ab90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801ab94:	3b01      	subs	r3, #1
 801ab96:	d503      	bpl.n	801aba0 <__sfp+0x28>
 801ab98:	6833      	ldr	r3, [r6, #0]
 801ab9a:	b30b      	cbz	r3, 801abe0 <__sfp+0x68>
 801ab9c:	6836      	ldr	r6, [r6, #0]
 801ab9e:	e7f7      	b.n	801ab90 <__sfp+0x18>
 801aba0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801aba4:	b9d5      	cbnz	r5, 801abdc <__sfp+0x64>
 801aba6:	4b16      	ldr	r3, [pc, #88]	; (801ac00 <__sfp+0x88>)
 801aba8:	60e3      	str	r3, [r4, #12]
 801abaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801abae:	6665      	str	r5, [r4, #100]	; 0x64
 801abb0:	f000 f847 	bl	801ac42 <__retarget_lock_init_recursive>
 801abb4:	f7ff ff96 	bl	801aae4 <__sfp_lock_release>
 801abb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801abbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801abc0:	6025      	str	r5, [r4, #0]
 801abc2:	61a5      	str	r5, [r4, #24]
 801abc4:	2208      	movs	r2, #8
 801abc6:	4629      	mov	r1, r5
 801abc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801abcc:	f7ff fc3c 	bl	801a448 <memset>
 801abd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801abd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801abd8:	4620      	mov	r0, r4
 801abda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801abdc:	3468      	adds	r4, #104	; 0x68
 801abde:	e7d9      	b.n	801ab94 <__sfp+0x1c>
 801abe0:	2104      	movs	r1, #4
 801abe2:	4638      	mov	r0, r7
 801abe4:	f7ff ff62 	bl	801aaac <__sfmoreglue>
 801abe8:	4604      	mov	r4, r0
 801abea:	6030      	str	r0, [r6, #0]
 801abec:	2800      	cmp	r0, #0
 801abee:	d1d5      	bne.n	801ab9c <__sfp+0x24>
 801abf0:	f7ff ff78 	bl	801aae4 <__sfp_lock_release>
 801abf4:	230c      	movs	r3, #12
 801abf6:	603b      	str	r3, [r7, #0]
 801abf8:	e7ee      	b.n	801abd8 <__sfp+0x60>
 801abfa:	bf00      	nop
 801abfc:	080319fc 	.word	0x080319fc
 801ac00:	ffff0001 	.word	0xffff0001

0801ac04 <_fwalk_reent>:
 801ac04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ac08:	4606      	mov	r6, r0
 801ac0a:	4688      	mov	r8, r1
 801ac0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801ac10:	2700      	movs	r7, #0
 801ac12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801ac16:	f1b9 0901 	subs.w	r9, r9, #1
 801ac1a:	d505      	bpl.n	801ac28 <_fwalk_reent+0x24>
 801ac1c:	6824      	ldr	r4, [r4, #0]
 801ac1e:	2c00      	cmp	r4, #0
 801ac20:	d1f7      	bne.n	801ac12 <_fwalk_reent+0xe>
 801ac22:	4638      	mov	r0, r7
 801ac24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ac28:	89ab      	ldrh	r3, [r5, #12]
 801ac2a:	2b01      	cmp	r3, #1
 801ac2c:	d907      	bls.n	801ac3e <_fwalk_reent+0x3a>
 801ac2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ac32:	3301      	adds	r3, #1
 801ac34:	d003      	beq.n	801ac3e <_fwalk_reent+0x3a>
 801ac36:	4629      	mov	r1, r5
 801ac38:	4630      	mov	r0, r6
 801ac3a:	47c0      	blx	r8
 801ac3c:	4307      	orrs	r7, r0
 801ac3e:	3568      	adds	r5, #104	; 0x68
 801ac40:	e7e9      	b.n	801ac16 <_fwalk_reent+0x12>

0801ac42 <__retarget_lock_init_recursive>:
 801ac42:	4770      	bx	lr

0801ac44 <__retarget_lock_acquire_recursive>:
 801ac44:	4770      	bx	lr

0801ac46 <__retarget_lock_release_recursive>:
 801ac46:	4770      	bx	lr

0801ac48 <__swhatbuf_r>:
 801ac48:	b570      	push	{r4, r5, r6, lr}
 801ac4a:	460e      	mov	r6, r1
 801ac4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac50:	2900      	cmp	r1, #0
 801ac52:	b096      	sub	sp, #88	; 0x58
 801ac54:	4614      	mov	r4, r2
 801ac56:	461d      	mov	r5, r3
 801ac58:	da07      	bge.n	801ac6a <__swhatbuf_r+0x22>
 801ac5a:	2300      	movs	r3, #0
 801ac5c:	602b      	str	r3, [r5, #0]
 801ac5e:	89b3      	ldrh	r3, [r6, #12]
 801ac60:	061a      	lsls	r2, r3, #24
 801ac62:	d410      	bmi.n	801ac86 <__swhatbuf_r+0x3e>
 801ac64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ac68:	e00e      	b.n	801ac88 <__swhatbuf_r+0x40>
 801ac6a:	466a      	mov	r2, sp
 801ac6c:	f000 fd54 	bl	801b718 <_fstat_r>
 801ac70:	2800      	cmp	r0, #0
 801ac72:	dbf2      	blt.n	801ac5a <__swhatbuf_r+0x12>
 801ac74:	9a01      	ldr	r2, [sp, #4]
 801ac76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ac7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ac7e:	425a      	negs	r2, r3
 801ac80:	415a      	adcs	r2, r3
 801ac82:	602a      	str	r2, [r5, #0]
 801ac84:	e7ee      	b.n	801ac64 <__swhatbuf_r+0x1c>
 801ac86:	2340      	movs	r3, #64	; 0x40
 801ac88:	2000      	movs	r0, #0
 801ac8a:	6023      	str	r3, [r4, #0]
 801ac8c:	b016      	add	sp, #88	; 0x58
 801ac8e:	bd70      	pop	{r4, r5, r6, pc}

0801ac90 <__smakebuf_r>:
 801ac90:	898b      	ldrh	r3, [r1, #12]
 801ac92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801ac94:	079d      	lsls	r5, r3, #30
 801ac96:	4606      	mov	r6, r0
 801ac98:	460c      	mov	r4, r1
 801ac9a:	d507      	bpl.n	801acac <__smakebuf_r+0x1c>
 801ac9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801aca0:	6023      	str	r3, [r4, #0]
 801aca2:	6123      	str	r3, [r4, #16]
 801aca4:	2301      	movs	r3, #1
 801aca6:	6163      	str	r3, [r4, #20]
 801aca8:	b002      	add	sp, #8
 801acaa:	bd70      	pop	{r4, r5, r6, pc}
 801acac:	ab01      	add	r3, sp, #4
 801acae:	466a      	mov	r2, sp
 801acb0:	f7ff ffca 	bl	801ac48 <__swhatbuf_r>
 801acb4:	9900      	ldr	r1, [sp, #0]
 801acb6:	4605      	mov	r5, r0
 801acb8:	4630      	mov	r0, r6
 801acba:	f7ff fc1d 	bl	801a4f8 <_malloc_r>
 801acbe:	b948      	cbnz	r0, 801acd4 <__smakebuf_r+0x44>
 801acc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acc4:	059a      	lsls	r2, r3, #22
 801acc6:	d4ef      	bmi.n	801aca8 <__smakebuf_r+0x18>
 801acc8:	f023 0303 	bic.w	r3, r3, #3
 801accc:	f043 0302 	orr.w	r3, r3, #2
 801acd0:	81a3      	strh	r3, [r4, #12]
 801acd2:	e7e3      	b.n	801ac9c <__smakebuf_r+0xc>
 801acd4:	4b0d      	ldr	r3, [pc, #52]	; (801ad0c <__smakebuf_r+0x7c>)
 801acd6:	62b3      	str	r3, [r6, #40]	; 0x28
 801acd8:	89a3      	ldrh	r3, [r4, #12]
 801acda:	6020      	str	r0, [r4, #0]
 801acdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ace0:	81a3      	strh	r3, [r4, #12]
 801ace2:	9b00      	ldr	r3, [sp, #0]
 801ace4:	6163      	str	r3, [r4, #20]
 801ace6:	9b01      	ldr	r3, [sp, #4]
 801ace8:	6120      	str	r0, [r4, #16]
 801acea:	b15b      	cbz	r3, 801ad04 <__smakebuf_r+0x74>
 801acec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801acf0:	4630      	mov	r0, r6
 801acf2:	f000 fd23 	bl	801b73c <_isatty_r>
 801acf6:	b128      	cbz	r0, 801ad04 <__smakebuf_r+0x74>
 801acf8:	89a3      	ldrh	r3, [r4, #12]
 801acfa:	f023 0303 	bic.w	r3, r3, #3
 801acfe:	f043 0301 	orr.w	r3, r3, #1
 801ad02:	81a3      	strh	r3, [r4, #12]
 801ad04:	89a0      	ldrh	r0, [r4, #12]
 801ad06:	4305      	orrs	r5, r0
 801ad08:	81a5      	strh	r5, [r4, #12]
 801ad0a:	e7cd      	b.n	801aca8 <__smakebuf_r+0x18>
 801ad0c:	0801aaa1 	.word	0x0801aaa1

0801ad10 <__malloc_lock>:
 801ad10:	4801      	ldr	r0, [pc, #4]	; (801ad18 <__malloc_lock+0x8>)
 801ad12:	f7ff bf97 	b.w	801ac44 <__retarget_lock_acquire_recursive>
 801ad16:	bf00      	nop
 801ad18:	2004b024 	.word	0x2004b024

0801ad1c <__malloc_unlock>:
 801ad1c:	4801      	ldr	r0, [pc, #4]	; (801ad24 <__malloc_unlock+0x8>)
 801ad1e:	f7ff bf92 	b.w	801ac46 <__retarget_lock_release_recursive>
 801ad22:	bf00      	nop
 801ad24:	2004b024 	.word	0x2004b024

0801ad28 <__ssputs_r>:
 801ad28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ad2c:	688e      	ldr	r6, [r1, #8]
 801ad2e:	429e      	cmp	r6, r3
 801ad30:	4682      	mov	sl, r0
 801ad32:	460c      	mov	r4, r1
 801ad34:	4690      	mov	r8, r2
 801ad36:	461f      	mov	r7, r3
 801ad38:	d838      	bhi.n	801adac <__ssputs_r+0x84>
 801ad3a:	898a      	ldrh	r2, [r1, #12]
 801ad3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ad40:	d032      	beq.n	801ada8 <__ssputs_r+0x80>
 801ad42:	6825      	ldr	r5, [r4, #0]
 801ad44:	6909      	ldr	r1, [r1, #16]
 801ad46:	eba5 0901 	sub.w	r9, r5, r1
 801ad4a:	6965      	ldr	r5, [r4, #20]
 801ad4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ad50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ad54:	3301      	adds	r3, #1
 801ad56:	444b      	add	r3, r9
 801ad58:	106d      	asrs	r5, r5, #1
 801ad5a:	429d      	cmp	r5, r3
 801ad5c:	bf38      	it	cc
 801ad5e:	461d      	movcc	r5, r3
 801ad60:	0553      	lsls	r3, r2, #21
 801ad62:	d531      	bpl.n	801adc8 <__ssputs_r+0xa0>
 801ad64:	4629      	mov	r1, r5
 801ad66:	f7ff fbc7 	bl	801a4f8 <_malloc_r>
 801ad6a:	4606      	mov	r6, r0
 801ad6c:	b950      	cbnz	r0, 801ad84 <__ssputs_r+0x5c>
 801ad6e:	230c      	movs	r3, #12
 801ad70:	f8ca 3000 	str.w	r3, [sl]
 801ad74:	89a3      	ldrh	r3, [r4, #12]
 801ad76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ad7a:	81a3      	strh	r3, [r4, #12]
 801ad7c:	f04f 30ff 	mov.w	r0, #4294967295
 801ad80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad84:	6921      	ldr	r1, [r4, #16]
 801ad86:	464a      	mov	r2, r9
 801ad88:	f7ff fb50 	bl	801a42c <memcpy>
 801ad8c:	89a3      	ldrh	r3, [r4, #12]
 801ad8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ad92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ad96:	81a3      	strh	r3, [r4, #12]
 801ad98:	6126      	str	r6, [r4, #16]
 801ad9a:	6165      	str	r5, [r4, #20]
 801ad9c:	444e      	add	r6, r9
 801ad9e:	eba5 0509 	sub.w	r5, r5, r9
 801ada2:	6026      	str	r6, [r4, #0]
 801ada4:	60a5      	str	r5, [r4, #8]
 801ada6:	463e      	mov	r6, r7
 801ada8:	42be      	cmp	r6, r7
 801adaa:	d900      	bls.n	801adae <__ssputs_r+0x86>
 801adac:	463e      	mov	r6, r7
 801adae:	4632      	mov	r2, r6
 801adb0:	6820      	ldr	r0, [r4, #0]
 801adb2:	4641      	mov	r1, r8
 801adb4:	f000 fce4 	bl	801b780 <memmove>
 801adb8:	68a3      	ldr	r3, [r4, #8]
 801adba:	6822      	ldr	r2, [r4, #0]
 801adbc:	1b9b      	subs	r3, r3, r6
 801adbe:	4432      	add	r2, r6
 801adc0:	60a3      	str	r3, [r4, #8]
 801adc2:	6022      	str	r2, [r4, #0]
 801adc4:	2000      	movs	r0, #0
 801adc6:	e7db      	b.n	801ad80 <__ssputs_r+0x58>
 801adc8:	462a      	mov	r2, r5
 801adca:	f000 fcf3 	bl	801b7b4 <_realloc_r>
 801adce:	4606      	mov	r6, r0
 801add0:	2800      	cmp	r0, #0
 801add2:	d1e1      	bne.n	801ad98 <__ssputs_r+0x70>
 801add4:	6921      	ldr	r1, [r4, #16]
 801add6:	4650      	mov	r0, sl
 801add8:	f7ff fb3e 	bl	801a458 <_free_r>
 801addc:	e7c7      	b.n	801ad6e <__ssputs_r+0x46>
	...

0801ade0 <_svfiprintf_r>:
 801ade0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ade4:	4698      	mov	r8, r3
 801ade6:	898b      	ldrh	r3, [r1, #12]
 801ade8:	061b      	lsls	r3, r3, #24
 801adea:	b09d      	sub	sp, #116	; 0x74
 801adec:	4607      	mov	r7, r0
 801adee:	460d      	mov	r5, r1
 801adf0:	4614      	mov	r4, r2
 801adf2:	d50e      	bpl.n	801ae12 <_svfiprintf_r+0x32>
 801adf4:	690b      	ldr	r3, [r1, #16]
 801adf6:	b963      	cbnz	r3, 801ae12 <_svfiprintf_r+0x32>
 801adf8:	2140      	movs	r1, #64	; 0x40
 801adfa:	f7ff fb7d 	bl	801a4f8 <_malloc_r>
 801adfe:	6028      	str	r0, [r5, #0]
 801ae00:	6128      	str	r0, [r5, #16]
 801ae02:	b920      	cbnz	r0, 801ae0e <_svfiprintf_r+0x2e>
 801ae04:	230c      	movs	r3, #12
 801ae06:	603b      	str	r3, [r7, #0]
 801ae08:	f04f 30ff 	mov.w	r0, #4294967295
 801ae0c:	e0d1      	b.n	801afb2 <_svfiprintf_r+0x1d2>
 801ae0e:	2340      	movs	r3, #64	; 0x40
 801ae10:	616b      	str	r3, [r5, #20]
 801ae12:	2300      	movs	r3, #0
 801ae14:	9309      	str	r3, [sp, #36]	; 0x24
 801ae16:	2320      	movs	r3, #32
 801ae18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ae1c:	f8cd 800c 	str.w	r8, [sp, #12]
 801ae20:	2330      	movs	r3, #48	; 0x30
 801ae22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801afcc <_svfiprintf_r+0x1ec>
 801ae26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ae2a:	f04f 0901 	mov.w	r9, #1
 801ae2e:	4623      	mov	r3, r4
 801ae30:	469a      	mov	sl, r3
 801ae32:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ae36:	b10a      	cbz	r2, 801ae3c <_svfiprintf_r+0x5c>
 801ae38:	2a25      	cmp	r2, #37	; 0x25
 801ae3a:	d1f9      	bne.n	801ae30 <_svfiprintf_r+0x50>
 801ae3c:	ebba 0b04 	subs.w	fp, sl, r4
 801ae40:	d00b      	beq.n	801ae5a <_svfiprintf_r+0x7a>
 801ae42:	465b      	mov	r3, fp
 801ae44:	4622      	mov	r2, r4
 801ae46:	4629      	mov	r1, r5
 801ae48:	4638      	mov	r0, r7
 801ae4a:	f7ff ff6d 	bl	801ad28 <__ssputs_r>
 801ae4e:	3001      	adds	r0, #1
 801ae50:	f000 80aa 	beq.w	801afa8 <_svfiprintf_r+0x1c8>
 801ae54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ae56:	445a      	add	r2, fp
 801ae58:	9209      	str	r2, [sp, #36]	; 0x24
 801ae5a:	f89a 3000 	ldrb.w	r3, [sl]
 801ae5e:	2b00      	cmp	r3, #0
 801ae60:	f000 80a2 	beq.w	801afa8 <_svfiprintf_r+0x1c8>
 801ae64:	2300      	movs	r3, #0
 801ae66:	f04f 32ff 	mov.w	r2, #4294967295
 801ae6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ae6e:	f10a 0a01 	add.w	sl, sl, #1
 801ae72:	9304      	str	r3, [sp, #16]
 801ae74:	9307      	str	r3, [sp, #28]
 801ae76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ae7a:	931a      	str	r3, [sp, #104]	; 0x68
 801ae7c:	4654      	mov	r4, sl
 801ae7e:	2205      	movs	r2, #5
 801ae80:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae84:	4851      	ldr	r0, [pc, #324]	; (801afcc <_svfiprintf_r+0x1ec>)
 801ae86:	f7e5 fa23 	bl	80002d0 <memchr>
 801ae8a:	9a04      	ldr	r2, [sp, #16]
 801ae8c:	b9d8      	cbnz	r0, 801aec6 <_svfiprintf_r+0xe6>
 801ae8e:	06d0      	lsls	r0, r2, #27
 801ae90:	bf44      	itt	mi
 801ae92:	2320      	movmi	r3, #32
 801ae94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ae98:	0711      	lsls	r1, r2, #28
 801ae9a:	bf44      	itt	mi
 801ae9c:	232b      	movmi	r3, #43	; 0x2b
 801ae9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801aea2:	f89a 3000 	ldrb.w	r3, [sl]
 801aea6:	2b2a      	cmp	r3, #42	; 0x2a
 801aea8:	d015      	beq.n	801aed6 <_svfiprintf_r+0xf6>
 801aeaa:	9a07      	ldr	r2, [sp, #28]
 801aeac:	4654      	mov	r4, sl
 801aeae:	2000      	movs	r0, #0
 801aeb0:	f04f 0c0a 	mov.w	ip, #10
 801aeb4:	4621      	mov	r1, r4
 801aeb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aeba:	3b30      	subs	r3, #48	; 0x30
 801aebc:	2b09      	cmp	r3, #9
 801aebe:	d94e      	bls.n	801af5e <_svfiprintf_r+0x17e>
 801aec0:	b1b0      	cbz	r0, 801aef0 <_svfiprintf_r+0x110>
 801aec2:	9207      	str	r2, [sp, #28]
 801aec4:	e014      	b.n	801aef0 <_svfiprintf_r+0x110>
 801aec6:	eba0 0308 	sub.w	r3, r0, r8
 801aeca:	fa09 f303 	lsl.w	r3, r9, r3
 801aece:	4313      	orrs	r3, r2
 801aed0:	9304      	str	r3, [sp, #16]
 801aed2:	46a2      	mov	sl, r4
 801aed4:	e7d2      	b.n	801ae7c <_svfiprintf_r+0x9c>
 801aed6:	9b03      	ldr	r3, [sp, #12]
 801aed8:	1d19      	adds	r1, r3, #4
 801aeda:	681b      	ldr	r3, [r3, #0]
 801aedc:	9103      	str	r1, [sp, #12]
 801aede:	2b00      	cmp	r3, #0
 801aee0:	bfbb      	ittet	lt
 801aee2:	425b      	neglt	r3, r3
 801aee4:	f042 0202 	orrlt.w	r2, r2, #2
 801aee8:	9307      	strge	r3, [sp, #28]
 801aeea:	9307      	strlt	r3, [sp, #28]
 801aeec:	bfb8      	it	lt
 801aeee:	9204      	strlt	r2, [sp, #16]
 801aef0:	7823      	ldrb	r3, [r4, #0]
 801aef2:	2b2e      	cmp	r3, #46	; 0x2e
 801aef4:	d10c      	bne.n	801af10 <_svfiprintf_r+0x130>
 801aef6:	7863      	ldrb	r3, [r4, #1]
 801aef8:	2b2a      	cmp	r3, #42	; 0x2a
 801aefa:	d135      	bne.n	801af68 <_svfiprintf_r+0x188>
 801aefc:	9b03      	ldr	r3, [sp, #12]
 801aefe:	1d1a      	adds	r2, r3, #4
 801af00:	681b      	ldr	r3, [r3, #0]
 801af02:	9203      	str	r2, [sp, #12]
 801af04:	2b00      	cmp	r3, #0
 801af06:	bfb8      	it	lt
 801af08:	f04f 33ff 	movlt.w	r3, #4294967295
 801af0c:	3402      	adds	r4, #2
 801af0e:	9305      	str	r3, [sp, #20]
 801af10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801afdc <_svfiprintf_r+0x1fc>
 801af14:	7821      	ldrb	r1, [r4, #0]
 801af16:	2203      	movs	r2, #3
 801af18:	4650      	mov	r0, sl
 801af1a:	f7e5 f9d9 	bl	80002d0 <memchr>
 801af1e:	b140      	cbz	r0, 801af32 <_svfiprintf_r+0x152>
 801af20:	2340      	movs	r3, #64	; 0x40
 801af22:	eba0 000a 	sub.w	r0, r0, sl
 801af26:	fa03 f000 	lsl.w	r0, r3, r0
 801af2a:	9b04      	ldr	r3, [sp, #16]
 801af2c:	4303      	orrs	r3, r0
 801af2e:	3401      	adds	r4, #1
 801af30:	9304      	str	r3, [sp, #16]
 801af32:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af36:	4826      	ldr	r0, [pc, #152]	; (801afd0 <_svfiprintf_r+0x1f0>)
 801af38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801af3c:	2206      	movs	r2, #6
 801af3e:	f7e5 f9c7 	bl	80002d0 <memchr>
 801af42:	2800      	cmp	r0, #0
 801af44:	d038      	beq.n	801afb8 <_svfiprintf_r+0x1d8>
 801af46:	4b23      	ldr	r3, [pc, #140]	; (801afd4 <_svfiprintf_r+0x1f4>)
 801af48:	bb1b      	cbnz	r3, 801af92 <_svfiprintf_r+0x1b2>
 801af4a:	9b03      	ldr	r3, [sp, #12]
 801af4c:	3307      	adds	r3, #7
 801af4e:	f023 0307 	bic.w	r3, r3, #7
 801af52:	3308      	adds	r3, #8
 801af54:	9303      	str	r3, [sp, #12]
 801af56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af58:	4433      	add	r3, r6
 801af5a:	9309      	str	r3, [sp, #36]	; 0x24
 801af5c:	e767      	b.n	801ae2e <_svfiprintf_r+0x4e>
 801af5e:	fb0c 3202 	mla	r2, ip, r2, r3
 801af62:	460c      	mov	r4, r1
 801af64:	2001      	movs	r0, #1
 801af66:	e7a5      	b.n	801aeb4 <_svfiprintf_r+0xd4>
 801af68:	2300      	movs	r3, #0
 801af6a:	3401      	adds	r4, #1
 801af6c:	9305      	str	r3, [sp, #20]
 801af6e:	4619      	mov	r1, r3
 801af70:	f04f 0c0a 	mov.w	ip, #10
 801af74:	4620      	mov	r0, r4
 801af76:	f810 2b01 	ldrb.w	r2, [r0], #1
 801af7a:	3a30      	subs	r2, #48	; 0x30
 801af7c:	2a09      	cmp	r2, #9
 801af7e:	d903      	bls.n	801af88 <_svfiprintf_r+0x1a8>
 801af80:	2b00      	cmp	r3, #0
 801af82:	d0c5      	beq.n	801af10 <_svfiprintf_r+0x130>
 801af84:	9105      	str	r1, [sp, #20]
 801af86:	e7c3      	b.n	801af10 <_svfiprintf_r+0x130>
 801af88:	fb0c 2101 	mla	r1, ip, r1, r2
 801af8c:	4604      	mov	r4, r0
 801af8e:	2301      	movs	r3, #1
 801af90:	e7f0      	b.n	801af74 <_svfiprintf_r+0x194>
 801af92:	ab03      	add	r3, sp, #12
 801af94:	9300      	str	r3, [sp, #0]
 801af96:	462a      	mov	r2, r5
 801af98:	4b0f      	ldr	r3, [pc, #60]	; (801afd8 <_svfiprintf_r+0x1f8>)
 801af9a:	a904      	add	r1, sp, #16
 801af9c:	4638      	mov	r0, r7
 801af9e:	f3af 8000 	nop.w
 801afa2:	1c42      	adds	r2, r0, #1
 801afa4:	4606      	mov	r6, r0
 801afa6:	d1d6      	bne.n	801af56 <_svfiprintf_r+0x176>
 801afa8:	89ab      	ldrh	r3, [r5, #12]
 801afaa:	065b      	lsls	r3, r3, #25
 801afac:	f53f af2c 	bmi.w	801ae08 <_svfiprintf_r+0x28>
 801afb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801afb2:	b01d      	add	sp, #116	; 0x74
 801afb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afb8:	ab03      	add	r3, sp, #12
 801afba:	9300      	str	r3, [sp, #0]
 801afbc:	462a      	mov	r2, r5
 801afbe:	4b06      	ldr	r3, [pc, #24]	; (801afd8 <_svfiprintf_r+0x1f8>)
 801afc0:	a904      	add	r1, sp, #16
 801afc2:	4638      	mov	r0, r7
 801afc4:	f000 f9d4 	bl	801b370 <_printf_i>
 801afc8:	e7eb      	b.n	801afa2 <_svfiprintf_r+0x1c2>
 801afca:	bf00      	nop
 801afcc:	08031a60 	.word	0x08031a60
 801afd0:	08031a6a 	.word	0x08031a6a
 801afd4:	00000000 	.word	0x00000000
 801afd8:	0801ad29 	.word	0x0801ad29
 801afdc:	08031a66 	.word	0x08031a66

0801afe0 <__sfputc_r>:
 801afe0:	6893      	ldr	r3, [r2, #8]
 801afe2:	3b01      	subs	r3, #1
 801afe4:	2b00      	cmp	r3, #0
 801afe6:	b410      	push	{r4}
 801afe8:	6093      	str	r3, [r2, #8]
 801afea:	da08      	bge.n	801affe <__sfputc_r+0x1e>
 801afec:	6994      	ldr	r4, [r2, #24]
 801afee:	42a3      	cmp	r3, r4
 801aff0:	db01      	blt.n	801aff6 <__sfputc_r+0x16>
 801aff2:	290a      	cmp	r1, #10
 801aff4:	d103      	bne.n	801affe <__sfputc_r+0x1e>
 801aff6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801affa:	f7ff bbab 	b.w	801a754 <__swbuf_r>
 801affe:	6813      	ldr	r3, [r2, #0]
 801b000:	1c58      	adds	r0, r3, #1
 801b002:	6010      	str	r0, [r2, #0]
 801b004:	7019      	strb	r1, [r3, #0]
 801b006:	4608      	mov	r0, r1
 801b008:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b00c:	4770      	bx	lr

0801b00e <__sfputs_r>:
 801b00e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b010:	4606      	mov	r6, r0
 801b012:	460f      	mov	r7, r1
 801b014:	4614      	mov	r4, r2
 801b016:	18d5      	adds	r5, r2, r3
 801b018:	42ac      	cmp	r4, r5
 801b01a:	d101      	bne.n	801b020 <__sfputs_r+0x12>
 801b01c:	2000      	movs	r0, #0
 801b01e:	e007      	b.n	801b030 <__sfputs_r+0x22>
 801b020:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b024:	463a      	mov	r2, r7
 801b026:	4630      	mov	r0, r6
 801b028:	f7ff ffda 	bl	801afe0 <__sfputc_r>
 801b02c:	1c43      	adds	r3, r0, #1
 801b02e:	d1f3      	bne.n	801b018 <__sfputs_r+0xa>
 801b030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b034 <_vfiprintf_r>:
 801b034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b038:	460d      	mov	r5, r1
 801b03a:	b09d      	sub	sp, #116	; 0x74
 801b03c:	4614      	mov	r4, r2
 801b03e:	4698      	mov	r8, r3
 801b040:	4606      	mov	r6, r0
 801b042:	b118      	cbz	r0, 801b04c <_vfiprintf_r+0x18>
 801b044:	6983      	ldr	r3, [r0, #24]
 801b046:	b90b      	cbnz	r3, 801b04c <_vfiprintf_r+0x18>
 801b048:	f7ff fd5e 	bl	801ab08 <__sinit>
 801b04c:	4b89      	ldr	r3, [pc, #548]	; (801b274 <_vfiprintf_r+0x240>)
 801b04e:	429d      	cmp	r5, r3
 801b050:	d11b      	bne.n	801b08a <_vfiprintf_r+0x56>
 801b052:	6875      	ldr	r5, [r6, #4]
 801b054:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b056:	07d9      	lsls	r1, r3, #31
 801b058:	d405      	bmi.n	801b066 <_vfiprintf_r+0x32>
 801b05a:	89ab      	ldrh	r3, [r5, #12]
 801b05c:	059a      	lsls	r2, r3, #22
 801b05e:	d402      	bmi.n	801b066 <_vfiprintf_r+0x32>
 801b060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b062:	f7ff fdef 	bl	801ac44 <__retarget_lock_acquire_recursive>
 801b066:	89ab      	ldrh	r3, [r5, #12]
 801b068:	071b      	lsls	r3, r3, #28
 801b06a:	d501      	bpl.n	801b070 <_vfiprintf_r+0x3c>
 801b06c:	692b      	ldr	r3, [r5, #16]
 801b06e:	b9eb      	cbnz	r3, 801b0ac <_vfiprintf_r+0x78>
 801b070:	4629      	mov	r1, r5
 801b072:	4630      	mov	r0, r6
 801b074:	f7ff fbc0 	bl	801a7f8 <__swsetup_r>
 801b078:	b1c0      	cbz	r0, 801b0ac <_vfiprintf_r+0x78>
 801b07a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b07c:	07dc      	lsls	r4, r3, #31
 801b07e:	d50e      	bpl.n	801b09e <_vfiprintf_r+0x6a>
 801b080:	f04f 30ff 	mov.w	r0, #4294967295
 801b084:	b01d      	add	sp, #116	; 0x74
 801b086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b08a:	4b7b      	ldr	r3, [pc, #492]	; (801b278 <_vfiprintf_r+0x244>)
 801b08c:	429d      	cmp	r5, r3
 801b08e:	d101      	bne.n	801b094 <_vfiprintf_r+0x60>
 801b090:	68b5      	ldr	r5, [r6, #8]
 801b092:	e7df      	b.n	801b054 <_vfiprintf_r+0x20>
 801b094:	4b79      	ldr	r3, [pc, #484]	; (801b27c <_vfiprintf_r+0x248>)
 801b096:	429d      	cmp	r5, r3
 801b098:	bf08      	it	eq
 801b09a:	68f5      	ldreq	r5, [r6, #12]
 801b09c:	e7da      	b.n	801b054 <_vfiprintf_r+0x20>
 801b09e:	89ab      	ldrh	r3, [r5, #12]
 801b0a0:	0598      	lsls	r0, r3, #22
 801b0a2:	d4ed      	bmi.n	801b080 <_vfiprintf_r+0x4c>
 801b0a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b0a6:	f7ff fdce 	bl	801ac46 <__retarget_lock_release_recursive>
 801b0aa:	e7e9      	b.n	801b080 <_vfiprintf_r+0x4c>
 801b0ac:	2300      	movs	r3, #0
 801b0ae:	9309      	str	r3, [sp, #36]	; 0x24
 801b0b0:	2320      	movs	r3, #32
 801b0b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b0b6:	f8cd 800c 	str.w	r8, [sp, #12]
 801b0ba:	2330      	movs	r3, #48	; 0x30
 801b0bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b280 <_vfiprintf_r+0x24c>
 801b0c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b0c4:	f04f 0901 	mov.w	r9, #1
 801b0c8:	4623      	mov	r3, r4
 801b0ca:	469a      	mov	sl, r3
 801b0cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b0d0:	b10a      	cbz	r2, 801b0d6 <_vfiprintf_r+0xa2>
 801b0d2:	2a25      	cmp	r2, #37	; 0x25
 801b0d4:	d1f9      	bne.n	801b0ca <_vfiprintf_r+0x96>
 801b0d6:	ebba 0b04 	subs.w	fp, sl, r4
 801b0da:	d00b      	beq.n	801b0f4 <_vfiprintf_r+0xc0>
 801b0dc:	465b      	mov	r3, fp
 801b0de:	4622      	mov	r2, r4
 801b0e0:	4629      	mov	r1, r5
 801b0e2:	4630      	mov	r0, r6
 801b0e4:	f7ff ff93 	bl	801b00e <__sfputs_r>
 801b0e8:	3001      	adds	r0, #1
 801b0ea:	f000 80aa 	beq.w	801b242 <_vfiprintf_r+0x20e>
 801b0ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b0f0:	445a      	add	r2, fp
 801b0f2:	9209      	str	r2, [sp, #36]	; 0x24
 801b0f4:	f89a 3000 	ldrb.w	r3, [sl]
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	f000 80a2 	beq.w	801b242 <_vfiprintf_r+0x20e>
 801b0fe:	2300      	movs	r3, #0
 801b100:	f04f 32ff 	mov.w	r2, #4294967295
 801b104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b108:	f10a 0a01 	add.w	sl, sl, #1
 801b10c:	9304      	str	r3, [sp, #16]
 801b10e:	9307      	str	r3, [sp, #28]
 801b110:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b114:	931a      	str	r3, [sp, #104]	; 0x68
 801b116:	4654      	mov	r4, sl
 801b118:	2205      	movs	r2, #5
 801b11a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b11e:	4858      	ldr	r0, [pc, #352]	; (801b280 <_vfiprintf_r+0x24c>)
 801b120:	f7e5 f8d6 	bl	80002d0 <memchr>
 801b124:	9a04      	ldr	r2, [sp, #16]
 801b126:	b9d8      	cbnz	r0, 801b160 <_vfiprintf_r+0x12c>
 801b128:	06d1      	lsls	r1, r2, #27
 801b12a:	bf44      	itt	mi
 801b12c:	2320      	movmi	r3, #32
 801b12e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b132:	0713      	lsls	r3, r2, #28
 801b134:	bf44      	itt	mi
 801b136:	232b      	movmi	r3, #43	; 0x2b
 801b138:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b13c:	f89a 3000 	ldrb.w	r3, [sl]
 801b140:	2b2a      	cmp	r3, #42	; 0x2a
 801b142:	d015      	beq.n	801b170 <_vfiprintf_r+0x13c>
 801b144:	9a07      	ldr	r2, [sp, #28]
 801b146:	4654      	mov	r4, sl
 801b148:	2000      	movs	r0, #0
 801b14a:	f04f 0c0a 	mov.w	ip, #10
 801b14e:	4621      	mov	r1, r4
 801b150:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b154:	3b30      	subs	r3, #48	; 0x30
 801b156:	2b09      	cmp	r3, #9
 801b158:	d94e      	bls.n	801b1f8 <_vfiprintf_r+0x1c4>
 801b15a:	b1b0      	cbz	r0, 801b18a <_vfiprintf_r+0x156>
 801b15c:	9207      	str	r2, [sp, #28]
 801b15e:	e014      	b.n	801b18a <_vfiprintf_r+0x156>
 801b160:	eba0 0308 	sub.w	r3, r0, r8
 801b164:	fa09 f303 	lsl.w	r3, r9, r3
 801b168:	4313      	orrs	r3, r2
 801b16a:	9304      	str	r3, [sp, #16]
 801b16c:	46a2      	mov	sl, r4
 801b16e:	e7d2      	b.n	801b116 <_vfiprintf_r+0xe2>
 801b170:	9b03      	ldr	r3, [sp, #12]
 801b172:	1d19      	adds	r1, r3, #4
 801b174:	681b      	ldr	r3, [r3, #0]
 801b176:	9103      	str	r1, [sp, #12]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	bfbb      	ittet	lt
 801b17c:	425b      	neglt	r3, r3
 801b17e:	f042 0202 	orrlt.w	r2, r2, #2
 801b182:	9307      	strge	r3, [sp, #28]
 801b184:	9307      	strlt	r3, [sp, #28]
 801b186:	bfb8      	it	lt
 801b188:	9204      	strlt	r2, [sp, #16]
 801b18a:	7823      	ldrb	r3, [r4, #0]
 801b18c:	2b2e      	cmp	r3, #46	; 0x2e
 801b18e:	d10c      	bne.n	801b1aa <_vfiprintf_r+0x176>
 801b190:	7863      	ldrb	r3, [r4, #1]
 801b192:	2b2a      	cmp	r3, #42	; 0x2a
 801b194:	d135      	bne.n	801b202 <_vfiprintf_r+0x1ce>
 801b196:	9b03      	ldr	r3, [sp, #12]
 801b198:	1d1a      	adds	r2, r3, #4
 801b19a:	681b      	ldr	r3, [r3, #0]
 801b19c:	9203      	str	r2, [sp, #12]
 801b19e:	2b00      	cmp	r3, #0
 801b1a0:	bfb8      	it	lt
 801b1a2:	f04f 33ff 	movlt.w	r3, #4294967295
 801b1a6:	3402      	adds	r4, #2
 801b1a8:	9305      	str	r3, [sp, #20]
 801b1aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b290 <_vfiprintf_r+0x25c>
 801b1ae:	7821      	ldrb	r1, [r4, #0]
 801b1b0:	2203      	movs	r2, #3
 801b1b2:	4650      	mov	r0, sl
 801b1b4:	f7e5 f88c 	bl	80002d0 <memchr>
 801b1b8:	b140      	cbz	r0, 801b1cc <_vfiprintf_r+0x198>
 801b1ba:	2340      	movs	r3, #64	; 0x40
 801b1bc:	eba0 000a 	sub.w	r0, r0, sl
 801b1c0:	fa03 f000 	lsl.w	r0, r3, r0
 801b1c4:	9b04      	ldr	r3, [sp, #16]
 801b1c6:	4303      	orrs	r3, r0
 801b1c8:	3401      	adds	r4, #1
 801b1ca:	9304      	str	r3, [sp, #16]
 801b1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b1d0:	482c      	ldr	r0, [pc, #176]	; (801b284 <_vfiprintf_r+0x250>)
 801b1d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b1d6:	2206      	movs	r2, #6
 801b1d8:	f7e5 f87a 	bl	80002d0 <memchr>
 801b1dc:	2800      	cmp	r0, #0
 801b1de:	d03f      	beq.n	801b260 <_vfiprintf_r+0x22c>
 801b1e0:	4b29      	ldr	r3, [pc, #164]	; (801b288 <_vfiprintf_r+0x254>)
 801b1e2:	bb1b      	cbnz	r3, 801b22c <_vfiprintf_r+0x1f8>
 801b1e4:	9b03      	ldr	r3, [sp, #12]
 801b1e6:	3307      	adds	r3, #7
 801b1e8:	f023 0307 	bic.w	r3, r3, #7
 801b1ec:	3308      	adds	r3, #8
 801b1ee:	9303      	str	r3, [sp, #12]
 801b1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b1f2:	443b      	add	r3, r7
 801b1f4:	9309      	str	r3, [sp, #36]	; 0x24
 801b1f6:	e767      	b.n	801b0c8 <_vfiprintf_r+0x94>
 801b1f8:	fb0c 3202 	mla	r2, ip, r2, r3
 801b1fc:	460c      	mov	r4, r1
 801b1fe:	2001      	movs	r0, #1
 801b200:	e7a5      	b.n	801b14e <_vfiprintf_r+0x11a>
 801b202:	2300      	movs	r3, #0
 801b204:	3401      	adds	r4, #1
 801b206:	9305      	str	r3, [sp, #20]
 801b208:	4619      	mov	r1, r3
 801b20a:	f04f 0c0a 	mov.w	ip, #10
 801b20e:	4620      	mov	r0, r4
 801b210:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b214:	3a30      	subs	r2, #48	; 0x30
 801b216:	2a09      	cmp	r2, #9
 801b218:	d903      	bls.n	801b222 <_vfiprintf_r+0x1ee>
 801b21a:	2b00      	cmp	r3, #0
 801b21c:	d0c5      	beq.n	801b1aa <_vfiprintf_r+0x176>
 801b21e:	9105      	str	r1, [sp, #20]
 801b220:	e7c3      	b.n	801b1aa <_vfiprintf_r+0x176>
 801b222:	fb0c 2101 	mla	r1, ip, r1, r2
 801b226:	4604      	mov	r4, r0
 801b228:	2301      	movs	r3, #1
 801b22a:	e7f0      	b.n	801b20e <_vfiprintf_r+0x1da>
 801b22c:	ab03      	add	r3, sp, #12
 801b22e:	9300      	str	r3, [sp, #0]
 801b230:	462a      	mov	r2, r5
 801b232:	4b16      	ldr	r3, [pc, #88]	; (801b28c <_vfiprintf_r+0x258>)
 801b234:	a904      	add	r1, sp, #16
 801b236:	4630      	mov	r0, r6
 801b238:	f3af 8000 	nop.w
 801b23c:	4607      	mov	r7, r0
 801b23e:	1c78      	adds	r0, r7, #1
 801b240:	d1d6      	bne.n	801b1f0 <_vfiprintf_r+0x1bc>
 801b242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b244:	07d9      	lsls	r1, r3, #31
 801b246:	d405      	bmi.n	801b254 <_vfiprintf_r+0x220>
 801b248:	89ab      	ldrh	r3, [r5, #12]
 801b24a:	059a      	lsls	r2, r3, #22
 801b24c:	d402      	bmi.n	801b254 <_vfiprintf_r+0x220>
 801b24e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b250:	f7ff fcf9 	bl	801ac46 <__retarget_lock_release_recursive>
 801b254:	89ab      	ldrh	r3, [r5, #12]
 801b256:	065b      	lsls	r3, r3, #25
 801b258:	f53f af12 	bmi.w	801b080 <_vfiprintf_r+0x4c>
 801b25c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b25e:	e711      	b.n	801b084 <_vfiprintf_r+0x50>
 801b260:	ab03      	add	r3, sp, #12
 801b262:	9300      	str	r3, [sp, #0]
 801b264:	462a      	mov	r2, r5
 801b266:	4b09      	ldr	r3, [pc, #36]	; (801b28c <_vfiprintf_r+0x258>)
 801b268:	a904      	add	r1, sp, #16
 801b26a:	4630      	mov	r0, r6
 801b26c:	f000 f880 	bl	801b370 <_printf_i>
 801b270:	e7e4      	b.n	801b23c <_vfiprintf_r+0x208>
 801b272:	bf00      	nop
 801b274:	08031a20 	.word	0x08031a20
 801b278:	08031a40 	.word	0x08031a40
 801b27c:	08031a00 	.word	0x08031a00
 801b280:	08031a60 	.word	0x08031a60
 801b284:	08031a6a 	.word	0x08031a6a
 801b288:	00000000 	.word	0x00000000
 801b28c:	0801b00f 	.word	0x0801b00f
 801b290:	08031a66 	.word	0x08031a66

0801b294 <_printf_common>:
 801b294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b298:	4616      	mov	r6, r2
 801b29a:	4699      	mov	r9, r3
 801b29c:	688a      	ldr	r2, [r1, #8]
 801b29e:	690b      	ldr	r3, [r1, #16]
 801b2a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b2a4:	4293      	cmp	r3, r2
 801b2a6:	bfb8      	it	lt
 801b2a8:	4613      	movlt	r3, r2
 801b2aa:	6033      	str	r3, [r6, #0]
 801b2ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b2b0:	4607      	mov	r7, r0
 801b2b2:	460c      	mov	r4, r1
 801b2b4:	b10a      	cbz	r2, 801b2ba <_printf_common+0x26>
 801b2b6:	3301      	adds	r3, #1
 801b2b8:	6033      	str	r3, [r6, #0]
 801b2ba:	6823      	ldr	r3, [r4, #0]
 801b2bc:	0699      	lsls	r1, r3, #26
 801b2be:	bf42      	ittt	mi
 801b2c0:	6833      	ldrmi	r3, [r6, #0]
 801b2c2:	3302      	addmi	r3, #2
 801b2c4:	6033      	strmi	r3, [r6, #0]
 801b2c6:	6825      	ldr	r5, [r4, #0]
 801b2c8:	f015 0506 	ands.w	r5, r5, #6
 801b2cc:	d106      	bne.n	801b2dc <_printf_common+0x48>
 801b2ce:	f104 0a19 	add.w	sl, r4, #25
 801b2d2:	68e3      	ldr	r3, [r4, #12]
 801b2d4:	6832      	ldr	r2, [r6, #0]
 801b2d6:	1a9b      	subs	r3, r3, r2
 801b2d8:	42ab      	cmp	r3, r5
 801b2da:	dc26      	bgt.n	801b32a <_printf_common+0x96>
 801b2dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b2e0:	1e13      	subs	r3, r2, #0
 801b2e2:	6822      	ldr	r2, [r4, #0]
 801b2e4:	bf18      	it	ne
 801b2e6:	2301      	movne	r3, #1
 801b2e8:	0692      	lsls	r2, r2, #26
 801b2ea:	d42b      	bmi.n	801b344 <_printf_common+0xb0>
 801b2ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b2f0:	4649      	mov	r1, r9
 801b2f2:	4638      	mov	r0, r7
 801b2f4:	47c0      	blx	r8
 801b2f6:	3001      	adds	r0, #1
 801b2f8:	d01e      	beq.n	801b338 <_printf_common+0xa4>
 801b2fa:	6823      	ldr	r3, [r4, #0]
 801b2fc:	68e5      	ldr	r5, [r4, #12]
 801b2fe:	6832      	ldr	r2, [r6, #0]
 801b300:	f003 0306 	and.w	r3, r3, #6
 801b304:	2b04      	cmp	r3, #4
 801b306:	bf08      	it	eq
 801b308:	1aad      	subeq	r5, r5, r2
 801b30a:	68a3      	ldr	r3, [r4, #8]
 801b30c:	6922      	ldr	r2, [r4, #16]
 801b30e:	bf0c      	ite	eq
 801b310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b314:	2500      	movne	r5, #0
 801b316:	4293      	cmp	r3, r2
 801b318:	bfc4      	itt	gt
 801b31a:	1a9b      	subgt	r3, r3, r2
 801b31c:	18ed      	addgt	r5, r5, r3
 801b31e:	2600      	movs	r6, #0
 801b320:	341a      	adds	r4, #26
 801b322:	42b5      	cmp	r5, r6
 801b324:	d11a      	bne.n	801b35c <_printf_common+0xc8>
 801b326:	2000      	movs	r0, #0
 801b328:	e008      	b.n	801b33c <_printf_common+0xa8>
 801b32a:	2301      	movs	r3, #1
 801b32c:	4652      	mov	r2, sl
 801b32e:	4649      	mov	r1, r9
 801b330:	4638      	mov	r0, r7
 801b332:	47c0      	blx	r8
 801b334:	3001      	adds	r0, #1
 801b336:	d103      	bne.n	801b340 <_printf_common+0xac>
 801b338:	f04f 30ff 	mov.w	r0, #4294967295
 801b33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b340:	3501      	adds	r5, #1
 801b342:	e7c6      	b.n	801b2d2 <_printf_common+0x3e>
 801b344:	18e1      	adds	r1, r4, r3
 801b346:	1c5a      	adds	r2, r3, #1
 801b348:	2030      	movs	r0, #48	; 0x30
 801b34a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b34e:	4422      	add	r2, r4
 801b350:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b354:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b358:	3302      	adds	r3, #2
 801b35a:	e7c7      	b.n	801b2ec <_printf_common+0x58>
 801b35c:	2301      	movs	r3, #1
 801b35e:	4622      	mov	r2, r4
 801b360:	4649      	mov	r1, r9
 801b362:	4638      	mov	r0, r7
 801b364:	47c0      	blx	r8
 801b366:	3001      	adds	r0, #1
 801b368:	d0e6      	beq.n	801b338 <_printf_common+0xa4>
 801b36a:	3601      	adds	r6, #1
 801b36c:	e7d9      	b.n	801b322 <_printf_common+0x8e>
	...

0801b370 <_printf_i>:
 801b370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b374:	460c      	mov	r4, r1
 801b376:	4691      	mov	r9, r2
 801b378:	7e27      	ldrb	r7, [r4, #24]
 801b37a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b37c:	2f78      	cmp	r7, #120	; 0x78
 801b37e:	4680      	mov	r8, r0
 801b380:	469a      	mov	sl, r3
 801b382:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b386:	d807      	bhi.n	801b398 <_printf_i+0x28>
 801b388:	2f62      	cmp	r7, #98	; 0x62
 801b38a:	d80a      	bhi.n	801b3a2 <_printf_i+0x32>
 801b38c:	2f00      	cmp	r7, #0
 801b38e:	f000 80d8 	beq.w	801b542 <_printf_i+0x1d2>
 801b392:	2f58      	cmp	r7, #88	; 0x58
 801b394:	f000 80a3 	beq.w	801b4de <_printf_i+0x16e>
 801b398:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b39c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b3a0:	e03a      	b.n	801b418 <_printf_i+0xa8>
 801b3a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b3a6:	2b15      	cmp	r3, #21
 801b3a8:	d8f6      	bhi.n	801b398 <_printf_i+0x28>
 801b3aa:	a001      	add	r0, pc, #4	; (adr r0, 801b3b0 <_printf_i+0x40>)
 801b3ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801b3b0:	0801b409 	.word	0x0801b409
 801b3b4:	0801b41d 	.word	0x0801b41d
 801b3b8:	0801b399 	.word	0x0801b399
 801b3bc:	0801b399 	.word	0x0801b399
 801b3c0:	0801b399 	.word	0x0801b399
 801b3c4:	0801b399 	.word	0x0801b399
 801b3c8:	0801b41d 	.word	0x0801b41d
 801b3cc:	0801b399 	.word	0x0801b399
 801b3d0:	0801b399 	.word	0x0801b399
 801b3d4:	0801b399 	.word	0x0801b399
 801b3d8:	0801b399 	.word	0x0801b399
 801b3dc:	0801b529 	.word	0x0801b529
 801b3e0:	0801b44d 	.word	0x0801b44d
 801b3e4:	0801b50b 	.word	0x0801b50b
 801b3e8:	0801b399 	.word	0x0801b399
 801b3ec:	0801b399 	.word	0x0801b399
 801b3f0:	0801b54b 	.word	0x0801b54b
 801b3f4:	0801b399 	.word	0x0801b399
 801b3f8:	0801b44d 	.word	0x0801b44d
 801b3fc:	0801b399 	.word	0x0801b399
 801b400:	0801b399 	.word	0x0801b399
 801b404:	0801b513 	.word	0x0801b513
 801b408:	680b      	ldr	r3, [r1, #0]
 801b40a:	1d1a      	adds	r2, r3, #4
 801b40c:	681b      	ldr	r3, [r3, #0]
 801b40e:	600a      	str	r2, [r1, #0]
 801b410:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b414:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b418:	2301      	movs	r3, #1
 801b41a:	e0a3      	b.n	801b564 <_printf_i+0x1f4>
 801b41c:	6825      	ldr	r5, [r4, #0]
 801b41e:	6808      	ldr	r0, [r1, #0]
 801b420:	062e      	lsls	r6, r5, #24
 801b422:	f100 0304 	add.w	r3, r0, #4
 801b426:	d50a      	bpl.n	801b43e <_printf_i+0xce>
 801b428:	6805      	ldr	r5, [r0, #0]
 801b42a:	600b      	str	r3, [r1, #0]
 801b42c:	2d00      	cmp	r5, #0
 801b42e:	da03      	bge.n	801b438 <_printf_i+0xc8>
 801b430:	232d      	movs	r3, #45	; 0x2d
 801b432:	426d      	negs	r5, r5
 801b434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b438:	485e      	ldr	r0, [pc, #376]	; (801b5b4 <_printf_i+0x244>)
 801b43a:	230a      	movs	r3, #10
 801b43c:	e019      	b.n	801b472 <_printf_i+0x102>
 801b43e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801b442:	6805      	ldr	r5, [r0, #0]
 801b444:	600b      	str	r3, [r1, #0]
 801b446:	bf18      	it	ne
 801b448:	b22d      	sxthne	r5, r5
 801b44a:	e7ef      	b.n	801b42c <_printf_i+0xbc>
 801b44c:	680b      	ldr	r3, [r1, #0]
 801b44e:	6825      	ldr	r5, [r4, #0]
 801b450:	1d18      	adds	r0, r3, #4
 801b452:	6008      	str	r0, [r1, #0]
 801b454:	0628      	lsls	r0, r5, #24
 801b456:	d501      	bpl.n	801b45c <_printf_i+0xec>
 801b458:	681d      	ldr	r5, [r3, #0]
 801b45a:	e002      	b.n	801b462 <_printf_i+0xf2>
 801b45c:	0669      	lsls	r1, r5, #25
 801b45e:	d5fb      	bpl.n	801b458 <_printf_i+0xe8>
 801b460:	881d      	ldrh	r5, [r3, #0]
 801b462:	4854      	ldr	r0, [pc, #336]	; (801b5b4 <_printf_i+0x244>)
 801b464:	2f6f      	cmp	r7, #111	; 0x6f
 801b466:	bf0c      	ite	eq
 801b468:	2308      	moveq	r3, #8
 801b46a:	230a      	movne	r3, #10
 801b46c:	2100      	movs	r1, #0
 801b46e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b472:	6866      	ldr	r6, [r4, #4]
 801b474:	60a6      	str	r6, [r4, #8]
 801b476:	2e00      	cmp	r6, #0
 801b478:	bfa2      	ittt	ge
 801b47a:	6821      	ldrge	r1, [r4, #0]
 801b47c:	f021 0104 	bicge.w	r1, r1, #4
 801b480:	6021      	strge	r1, [r4, #0]
 801b482:	b90d      	cbnz	r5, 801b488 <_printf_i+0x118>
 801b484:	2e00      	cmp	r6, #0
 801b486:	d04d      	beq.n	801b524 <_printf_i+0x1b4>
 801b488:	4616      	mov	r6, r2
 801b48a:	fbb5 f1f3 	udiv	r1, r5, r3
 801b48e:	fb03 5711 	mls	r7, r3, r1, r5
 801b492:	5dc7      	ldrb	r7, [r0, r7]
 801b494:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b498:	462f      	mov	r7, r5
 801b49a:	42bb      	cmp	r3, r7
 801b49c:	460d      	mov	r5, r1
 801b49e:	d9f4      	bls.n	801b48a <_printf_i+0x11a>
 801b4a0:	2b08      	cmp	r3, #8
 801b4a2:	d10b      	bne.n	801b4bc <_printf_i+0x14c>
 801b4a4:	6823      	ldr	r3, [r4, #0]
 801b4a6:	07df      	lsls	r7, r3, #31
 801b4a8:	d508      	bpl.n	801b4bc <_printf_i+0x14c>
 801b4aa:	6923      	ldr	r3, [r4, #16]
 801b4ac:	6861      	ldr	r1, [r4, #4]
 801b4ae:	4299      	cmp	r1, r3
 801b4b0:	bfde      	ittt	le
 801b4b2:	2330      	movle	r3, #48	; 0x30
 801b4b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b4b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b4bc:	1b92      	subs	r2, r2, r6
 801b4be:	6122      	str	r2, [r4, #16]
 801b4c0:	f8cd a000 	str.w	sl, [sp]
 801b4c4:	464b      	mov	r3, r9
 801b4c6:	aa03      	add	r2, sp, #12
 801b4c8:	4621      	mov	r1, r4
 801b4ca:	4640      	mov	r0, r8
 801b4cc:	f7ff fee2 	bl	801b294 <_printf_common>
 801b4d0:	3001      	adds	r0, #1
 801b4d2:	d14c      	bne.n	801b56e <_printf_i+0x1fe>
 801b4d4:	f04f 30ff 	mov.w	r0, #4294967295
 801b4d8:	b004      	add	sp, #16
 801b4da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4de:	4835      	ldr	r0, [pc, #212]	; (801b5b4 <_printf_i+0x244>)
 801b4e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b4e4:	6823      	ldr	r3, [r4, #0]
 801b4e6:	680e      	ldr	r6, [r1, #0]
 801b4e8:	061f      	lsls	r7, r3, #24
 801b4ea:	f856 5b04 	ldr.w	r5, [r6], #4
 801b4ee:	600e      	str	r6, [r1, #0]
 801b4f0:	d514      	bpl.n	801b51c <_printf_i+0x1ac>
 801b4f2:	07d9      	lsls	r1, r3, #31
 801b4f4:	bf44      	itt	mi
 801b4f6:	f043 0320 	orrmi.w	r3, r3, #32
 801b4fa:	6023      	strmi	r3, [r4, #0]
 801b4fc:	b91d      	cbnz	r5, 801b506 <_printf_i+0x196>
 801b4fe:	6823      	ldr	r3, [r4, #0]
 801b500:	f023 0320 	bic.w	r3, r3, #32
 801b504:	6023      	str	r3, [r4, #0]
 801b506:	2310      	movs	r3, #16
 801b508:	e7b0      	b.n	801b46c <_printf_i+0xfc>
 801b50a:	6823      	ldr	r3, [r4, #0]
 801b50c:	f043 0320 	orr.w	r3, r3, #32
 801b510:	6023      	str	r3, [r4, #0]
 801b512:	2378      	movs	r3, #120	; 0x78
 801b514:	4828      	ldr	r0, [pc, #160]	; (801b5b8 <_printf_i+0x248>)
 801b516:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801b51a:	e7e3      	b.n	801b4e4 <_printf_i+0x174>
 801b51c:	065e      	lsls	r6, r3, #25
 801b51e:	bf48      	it	mi
 801b520:	b2ad      	uxthmi	r5, r5
 801b522:	e7e6      	b.n	801b4f2 <_printf_i+0x182>
 801b524:	4616      	mov	r6, r2
 801b526:	e7bb      	b.n	801b4a0 <_printf_i+0x130>
 801b528:	680b      	ldr	r3, [r1, #0]
 801b52a:	6826      	ldr	r6, [r4, #0]
 801b52c:	6960      	ldr	r0, [r4, #20]
 801b52e:	1d1d      	adds	r5, r3, #4
 801b530:	600d      	str	r5, [r1, #0]
 801b532:	0635      	lsls	r5, r6, #24
 801b534:	681b      	ldr	r3, [r3, #0]
 801b536:	d501      	bpl.n	801b53c <_printf_i+0x1cc>
 801b538:	6018      	str	r0, [r3, #0]
 801b53a:	e002      	b.n	801b542 <_printf_i+0x1d2>
 801b53c:	0671      	lsls	r1, r6, #25
 801b53e:	d5fb      	bpl.n	801b538 <_printf_i+0x1c8>
 801b540:	8018      	strh	r0, [r3, #0]
 801b542:	2300      	movs	r3, #0
 801b544:	6123      	str	r3, [r4, #16]
 801b546:	4616      	mov	r6, r2
 801b548:	e7ba      	b.n	801b4c0 <_printf_i+0x150>
 801b54a:	680b      	ldr	r3, [r1, #0]
 801b54c:	1d1a      	adds	r2, r3, #4
 801b54e:	600a      	str	r2, [r1, #0]
 801b550:	681e      	ldr	r6, [r3, #0]
 801b552:	6862      	ldr	r2, [r4, #4]
 801b554:	2100      	movs	r1, #0
 801b556:	4630      	mov	r0, r6
 801b558:	f7e4 feba 	bl	80002d0 <memchr>
 801b55c:	b108      	cbz	r0, 801b562 <_printf_i+0x1f2>
 801b55e:	1b80      	subs	r0, r0, r6
 801b560:	6060      	str	r0, [r4, #4]
 801b562:	6863      	ldr	r3, [r4, #4]
 801b564:	6123      	str	r3, [r4, #16]
 801b566:	2300      	movs	r3, #0
 801b568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b56c:	e7a8      	b.n	801b4c0 <_printf_i+0x150>
 801b56e:	6923      	ldr	r3, [r4, #16]
 801b570:	4632      	mov	r2, r6
 801b572:	4649      	mov	r1, r9
 801b574:	4640      	mov	r0, r8
 801b576:	47d0      	blx	sl
 801b578:	3001      	adds	r0, #1
 801b57a:	d0ab      	beq.n	801b4d4 <_printf_i+0x164>
 801b57c:	6823      	ldr	r3, [r4, #0]
 801b57e:	079b      	lsls	r3, r3, #30
 801b580:	d413      	bmi.n	801b5aa <_printf_i+0x23a>
 801b582:	68e0      	ldr	r0, [r4, #12]
 801b584:	9b03      	ldr	r3, [sp, #12]
 801b586:	4298      	cmp	r0, r3
 801b588:	bfb8      	it	lt
 801b58a:	4618      	movlt	r0, r3
 801b58c:	e7a4      	b.n	801b4d8 <_printf_i+0x168>
 801b58e:	2301      	movs	r3, #1
 801b590:	4632      	mov	r2, r6
 801b592:	4649      	mov	r1, r9
 801b594:	4640      	mov	r0, r8
 801b596:	47d0      	blx	sl
 801b598:	3001      	adds	r0, #1
 801b59a:	d09b      	beq.n	801b4d4 <_printf_i+0x164>
 801b59c:	3501      	adds	r5, #1
 801b59e:	68e3      	ldr	r3, [r4, #12]
 801b5a0:	9903      	ldr	r1, [sp, #12]
 801b5a2:	1a5b      	subs	r3, r3, r1
 801b5a4:	42ab      	cmp	r3, r5
 801b5a6:	dcf2      	bgt.n	801b58e <_printf_i+0x21e>
 801b5a8:	e7eb      	b.n	801b582 <_printf_i+0x212>
 801b5aa:	2500      	movs	r5, #0
 801b5ac:	f104 0619 	add.w	r6, r4, #25
 801b5b0:	e7f5      	b.n	801b59e <_printf_i+0x22e>
 801b5b2:	bf00      	nop
 801b5b4:	08031a71 	.word	0x08031a71
 801b5b8:	08031a82 	.word	0x08031a82

0801b5bc <_putc_r>:
 801b5bc:	b570      	push	{r4, r5, r6, lr}
 801b5be:	460d      	mov	r5, r1
 801b5c0:	4614      	mov	r4, r2
 801b5c2:	4606      	mov	r6, r0
 801b5c4:	b118      	cbz	r0, 801b5ce <_putc_r+0x12>
 801b5c6:	6983      	ldr	r3, [r0, #24]
 801b5c8:	b90b      	cbnz	r3, 801b5ce <_putc_r+0x12>
 801b5ca:	f7ff fa9d 	bl	801ab08 <__sinit>
 801b5ce:	4b1c      	ldr	r3, [pc, #112]	; (801b640 <_putc_r+0x84>)
 801b5d0:	429c      	cmp	r4, r3
 801b5d2:	d124      	bne.n	801b61e <_putc_r+0x62>
 801b5d4:	6874      	ldr	r4, [r6, #4]
 801b5d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b5d8:	07d8      	lsls	r0, r3, #31
 801b5da:	d405      	bmi.n	801b5e8 <_putc_r+0x2c>
 801b5dc:	89a3      	ldrh	r3, [r4, #12]
 801b5de:	0599      	lsls	r1, r3, #22
 801b5e0:	d402      	bmi.n	801b5e8 <_putc_r+0x2c>
 801b5e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b5e4:	f7ff fb2e 	bl	801ac44 <__retarget_lock_acquire_recursive>
 801b5e8:	68a3      	ldr	r3, [r4, #8]
 801b5ea:	3b01      	subs	r3, #1
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	60a3      	str	r3, [r4, #8]
 801b5f0:	da05      	bge.n	801b5fe <_putc_r+0x42>
 801b5f2:	69a2      	ldr	r2, [r4, #24]
 801b5f4:	4293      	cmp	r3, r2
 801b5f6:	db1c      	blt.n	801b632 <_putc_r+0x76>
 801b5f8:	b2eb      	uxtb	r3, r5
 801b5fa:	2b0a      	cmp	r3, #10
 801b5fc:	d019      	beq.n	801b632 <_putc_r+0x76>
 801b5fe:	6823      	ldr	r3, [r4, #0]
 801b600:	1c5a      	adds	r2, r3, #1
 801b602:	6022      	str	r2, [r4, #0]
 801b604:	701d      	strb	r5, [r3, #0]
 801b606:	b2ed      	uxtb	r5, r5
 801b608:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b60a:	07da      	lsls	r2, r3, #31
 801b60c:	d405      	bmi.n	801b61a <_putc_r+0x5e>
 801b60e:	89a3      	ldrh	r3, [r4, #12]
 801b610:	059b      	lsls	r3, r3, #22
 801b612:	d402      	bmi.n	801b61a <_putc_r+0x5e>
 801b614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b616:	f7ff fb16 	bl	801ac46 <__retarget_lock_release_recursive>
 801b61a:	4628      	mov	r0, r5
 801b61c:	bd70      	pop	{r4, r5, r6, pc}
 801b61e:	4b09      	ldr	r3, [pc, #36]	; (801b644 <_putc_r+0x88>)
 801b620:	429c      	cmp	r4, r3
 801b622:	d101      	bne.n	801b628 <_putc_r+0x6c>
 801b624:	68b4      	ldr	r4, [r6, #8]
 801b626:	e7d6      	b.n	801b5d6 <_putc_r+0x1a>
 801b628:	4b07      	ldr	r3, [pc, #28]	; (801b648 <_putc_r+0x8c>)
 801b62a:	429c      	cmp	r4, r3
 801b62c:	bf08      	it	eq
 801b62e:	68f4      	ldreq	r4, [r6, #12]
 801b630:	e7d1      	b.n	801b5d6 <_putc_r+0x1a>
 801b632:	4629      	mov	r1, r5
 801b634:	4622      	mov	r2, r4
 801b636:	4630      	mov	r0, r6
 801b638:	f7ff f88c 	bl	801a754 <__swbuf_r>
 801b63c:	4605      	mov	r5, r0
 801b63e:	e7e3      	b.n	801b608 <_putc_r+0x4c>
 801b640:	08031a20 	.word	0x08031a20
 801b644:	08031a40 	.word	0x08031a40
 801b648:	08031a00 	.word	0x08031a00

0801b64c <__sread>:
 801b64c:	b510      	push	{r4, lr}
 801b64e:	460c      	mov	r4, r1
 801b650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b654:	f000 f8d4 	bl	801b800 <_read_r>
 801b658:	2800      	cmp	r0, #0
 801b65a:	bfab      	itete	ge
 801b65c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b65e:	89a3      	ldrhlt	r3, [r4, #12]
 801b660:	181b      	addge	r3, r3, r0
 801b662:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b666:	bfac      	ite	ge
 801b668:	6563      	strge	r3, [r4, #84]	; 0x54
 801b66a:	81a3      	strhlt	r3, [r4, #12]
 801b66c:	bd10      	pop	{r4, pc}

0801b66e <__swrite>:
 801b66e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b672:	461f      	mov	r7, r3
 801b674:	898b      	ldrh	r3, [r1, #12]
 801b676:	05db      	lsls	r3, r3, #23
 801b678:	4605      	mov	r5, r0
 801b67a:	460c      	mov	r4, r1
 801b67c:	4616      	mov	r6, r2
 801b67e:	d505      	bpl.n	801b68c <__swrite+0x1e>
 801b680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b684:	2302      	movs	r3, #2
 801b686:	2200      	movs	r2, #0
 801b688:	f000 f868 	bl	801b75c <_lseek_r>
 801b68c:	89a3      	ldrh	r3, [r4, #12]
 801b68e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b692:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b696:	81a3      	strh	r3, [r4, #12]
 801b698:	4632      	mov	r2, r6
 801b69a:	463b      	mov	r3, r7
 801b69c:	4628      	mov	r0, r5
 801b69e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b6a2:	f000 b817 	b.w	801b6d4 <_write_r>

0801b6a6 <__sseek>:
 801b6a6:	b510      	push	{r4, lr}
 801b6a8:	460c      	mov	r4, r1
 801b6aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6ae:	f000 f855 	bl	801b75c <_lseek_r>
 801b6b2:	1c43      	adds	r3, r0, #1
 801b6b4:	89a3      	ldrh	r3, [r4, #12]
 801b6b6:	bf15      	itete	ne
 801b6b8:	6560      	strne	r0, [r4, #84]	; 0x54
 801b6ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b6be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b6c2:	81a3      	strheq	r3, [r4, #12]
 801b6c4:	bf18      	it	ne
 801b6c6:	81a3      	strhne	r3, [r4, #12]
 801b6c8:	bd10      	pop	{r4, pc}

0801b6ca <__sclose>:
 801b6ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6ce:	f000 b813 	b.w	801b6f8 <_close_r>
	...

0801b6d4 <_write_r>:
 801b6d4:	b538      	push	{r3, r4, r5, lr}
 801b6d6:	4d07      	ldr	r5, [pc, #28]	; (801b6f4 <_write_r+0x20>)
 801b6d8:	4604      	mov	r4, r0
 801b6da:	4608      	mov	r0, r1
 801b6dc:	4611      	mov	r1, r2
 801b6de:	2200      	movs	r2, #0
 801b6e0:	602a      	str	r2, [r5, #0]
 801b6e2:	461a      	mov	r2, r3
 801b6e4:	f7e8 fb75 	bl	8003dd2 <_write>
 801b6e8:	1c43      	adds	r3, r0, #1
 801b6ea:	d102      	bne.n	801b6f2 <_write_r+0x1e>
 801b6ec:	682b      	ldr	r3, [r5, #0]
 801b6ee:	b103      	cbz	r3, 801b6f2 <_write_r+0x1e>
 801b6f0:	6023      	str	r3, [r4, #0]
 801b6f2:	bd38      	pop	{r3, r4, r5, pc}
 801b6f4:	2004b02c 	.word	0x2004b02c

0801b6f8 <_close_r>:
 801b6f8:	b538      	push	{r3, r4, r5, lr}
 801b6fa:	4d06      	ldr	r5, [pc, #24]	; (801b714 <_close_r+0x1c>)
 801b6fc:	2300      	movs	r3, #0
 801b6fe:	4604      	mov	r4, r0
 801b700:	4608      	mov	r0, r1
 801b702:	602b      	str	r3, [r5, #0]
 801b704:	f7e8 fb81 	bl	8003e0a <_close>
 801b708:	1c43      	adds	r3, r0, #1
 801b70a:	d102      	bne.n	801b712 <_close_r+0x1a>
 801b70c:	682b      	ldr	r3, [r5, #0]
 801b70e:	b103      	cbz	r3, 801b712 <_close_r+0x1a>
 801b710:	6023      	str	r3, [r4, #0]
 801b712:	bd38      	pop	{r3, r4, r5, pc}
 801b714:	2004b02c 	.word	0x2004b02c

0801b718 <_fstat_r>:
 801b718:	b538      	push	{r3, r4, r5, lr}
 801b71a:	4d07      	ldr	r5, [pc, #28]	; (801b738 <_fstat_r+0x20>)
 801b71c:	2300      	movs	r3, #0
 801b71e:	4604      	mov	r4, r0
 801b720:	4608      	mov	r0, r1
 801b722:	4611      	mov	r1, r2
 801b724:	602b      	str	r3, [r5, #0]
 801b726:	f7e8 fb7c 	bl	8003e22 <_fstat>
 801b72a:	1c43      	adds	r3, r0, #1
 801b72c:	d102      	bne.n	801b734 <_fstat_r+0x1c>
 801b72e:	682b      	ldr	r3, [r5, #0]
 801b730:	b103      	cbz	r3, 801b734 <_fstat_r+0x1c>
 801b732:	6023      	str	r3, [r4, #0]
 801b734:	bd38      	pop	{r3, r4, r5, pc}
 801b736:	bf00      	nop
 801b738:	2004b02c 	.word	0x2004b02c

0801b73c <_isatty_r>:
 801b73c:	b538      	push	{r3, r4, r5, lr}
 801b73e:	4d06      	ldr	r5, [pc, #24]	; (801b758 <_isatty_r+0x1c>)
 801b740:	2300      	movs	r3, #0
 801b742:	4604      	mov	r4, r0
 801b744:	4608      	mov	r0, r1
 801b746:	602b      	str	r3, [r5, #0]
 801b748:	f7e8 fb7b 	bl	8003e42 <_isatty>
 801b74c:	1c43      	adds	r3, r0, #1
 801b74e:	d102      	bne.n	801b756 <_isatty_r+0x1a>
 801b750:	682b      	ldr	r3, [r5, #0]
 801b752:	b103      	cbz	r3, 801b756 <_isatty_r+0x1a>
 801b754:	6023      	str	r3, [r4, #0]
 801b756:	bd38      	pop	{r3, r4, r5, pc}
 801b758:	2004b02c 	.word	0x2004b02c

0801b75c <_lseek_r>:
 801b75c:	b538      	push	{r3, r4, r5, lr}
 801b75e:	4d07      	ldr	r5, [pc, #28]	; (801b77c <_lseek_r+0x20>)
 801b760:	4604      	mov	r4, r0
 801b762:	4608      	mov	r0, r1
 801b764:	4611      	mov	r1, r2
 801b766:	2200      	movs	r2, #0
 801b768:	602a      	str	r2, [r5, #0]
 801b76a:	461a      	mov	r2, r3
 801b76c:	f7e8 fb74 	bl	8003e58 <_lseek>
 801b770:	1c43      	adds	r3, r0, #1
 801b772:	d102      	bne.n	801b77a <_lseek_r+0x1e>
 801b774:	682b      	ldr	r3, [r5, #0]
 801b776:	b103      	cbz	r3, 801b77a <_lseek_r+0x1e>
 801b778:	6023      	str	r3, [r4, #0]
 801b77a:	bd38      	pop	{r3, r4, r5, pc}
 801b77c:	2004b02c 	.word	0x2004b02c

0801b780 <memmove>:
 801b780:	4288      	cmp	r0, r1
 801b782:	b510      	push	{r4, lr}
 801b784:	eb01 0402 	add.w	r4, r1, r2
 801b788:	d902      	bls.n	801b790 <memmove+0x10>
 801b78a:	4284      	cmp	r4, r0
 801b78c:	4623      	mov	r3, r4
 801b78e:	d807      	bhi.n	801b7a0 <memmove+0x20>
 801b790:	1e43      	subs	r3, r0, #1
 801b792:	42a1      	cmp	r1, r4
 801b794:	d008      	beq.n	801b7a8 <memmove+0x28>
 801b796:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b79a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b79e:	e7f8      	b.n	801b792 <memmove+0x12>
 801b7a0:	4402      	add	r2, r0
 801b7a2:	4601      	mov	r1, r0
 801b7a4:	428a      	cmp	r2, r1
 801b7a6:	d100      	bne.n	801b7aa <memmove+0x2a>
 801b7a8:	bd10      	pop	{r4, pc}
 801b7aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b7ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b7b2:	e7f7      	b.n	801b7a4 <memmove+0x24>

0801b7b4 <_realloc_r>:
 801b7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7b6:	4607      	mov	r7, r0
 801b7b8:	4614      	mov	r4, r2
 801b7ba:	460e      	mov	r6, r1
 801b7bc:	b921      	cbnz	r1, 801b7c8 <_realloc_r+0x14>
 801b7be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801b7c2:	4611      	mov	r1, r2
 801b7c4:	f7fe be98 	b.w	801a4f8 <_malloc_r>
 801b7c8:	b922      	cbnz	r2, 801b7d4 <_realloc_r+0x20>
 801b7ca:	f7fe fe45 	bl	801a458 <_free_r>
 801b7ce:	4625      	mov	r5, r4
 801b7d0:	4628      	mov	r0, r5
 801b7d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b7d4:	f000 f826 	bl	801b824 <_malloc_usable_size_r>
 801b7d8:	42a0      	cmp	r0, r4
 801b7da:	d20f      	bcs.n	801b7fc <_realloc_r+0x48>
 801b7dc:	4621      	mov	r1, r4
 801b7de:	4638      	mov	r0, r7
 801b7e0:	f7fe fe8a 	bl	801a4f8 <_malloc_r>
 801b7e4:	4605      	mov	r5, r0
 801b7e6:	2800      	cmp	r0, #0
 801b7e8:	d0f2      	beq.n	801b7d0 <_realloc_r+0x1c>
 801b7ea:	4631      	mov	r1, r6
 801b7ec:	4622      	mov	r2, r4
 801b7ee:	f7fe fe1d 	bl	801a42c <memcpy>
 801b7f2:	4631      	mov	r1, r6
 801b7f4:	4638      	mov	r0, r7
 801b7f6:	f7fe fe2f 	bl	801a458 <_free_r>
 801b7fa:	e7e9      	b.n	801b7d0 <_realloc_r+0x1c>
 801b7fc:	4635      	mov	r5, r6
 801b7fe:	e7e7      	b.n	801b7d0 <_realloc_r+0x1c>

0801b800 <_read_r>:
 801b800:	b538      	push	{r3, r4, r5, lr}
 801b802:	4d07      	ldr	r5, [pc, #28]	; (801b820 <_read_r+0x20>)
 801b804:	4604      	mov	r4, r0
 801b806:	4608      	mov	r0, r1
 801b808:	4611      	mov	r1, r2
 801b80a:	2200      	movs	r2, #0
 801b80c:	602a      	str	r2, [r5, #0]
 801b80e:	461a      	mov	r2, r3
 801b810:	f7e8 fac2 	bl	8003d98 <_read>
 801b814:	1c43      	adds	r3, r0, #1
 801b816:	d102      	bne.n	801b81e <_read_r+0x1e>
 801b818:	682b      	ldr	r3, [r5, #0]
 801b81a:	b103      	cbz	r3, 801b81e <_read_r+0x1e>
 801b81c:	6023      	str	r3, [r4, #0]
 801b81e:	bd38      	pop	{r3, r4, r5, pc}
 801b820:	2004b02c 	.word	0x2004b02c

0801b824 <_malloc_usable_size_r>:
 801b824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b828:	1f18      	subs	r0, r3, #4
 801b82a:	2b00      	cmp	r3, #0
 801b82c:	bfbc      	itt	lt
 801b82e:	580b      	ldrlt	r3, [r1, r0]
 801b830:	18c0      	addlt	r0, r0, r3
 801b832:	4770      	bx	lr

0801b834 <sqrtf>:
 801b834:	b508      	push	{r3, lr}
 801b836:	ed2d 8b02 	vpush	{d8}
 801b83a:	eeb0 8a40 	vmov.f32	s16, s0
 801b83e:	f000 f81f 	bl	801b880 <__ieee754_sqrtf>
 801b842:	4b0d      	ldr	r3, [pc, #52]	; (801b878 <sqrtf+0x44>)
 801b844:	f993 3000 	ldrsb.w	r3, [r3]
 801b848:	3301      	adds	r3, #1
 801b84a:	d011      	beq.n	801b870 <sqrtf+0x3c>
 801b84c:	eeb4 8a48 	vcmp.f32	s16, s16
 801b850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b854:	d60c      	bvs.n	801b870 <sqrtf+0x3c>
 801b856:	eddf 8a09 	vldr	s17, [pc, #36]	; 801b87c <sqrtf+0x48>
 801b85a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801b85e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b862:	d505      	bpl.n	801b870 <sqrtf+0x3c>
 801b864:	f7fe fda8 	bl	801a3b8 <__errno>
 801b868:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801b86c:	2321      	movs	r3, #33	; 0x21
 801b86e:	6003      	str	r3, [r0, #0]
 801b870:	ecbd 8b02 	vpop	{d8}
 801b874:	bd08      	pop	{r3, pc}
 801b876:	bf00      	nop
 801b878:	200000c4 	.word	0x200000c4
 801b87c:	00000000 	.word	0x00000000

0801b880 <__ieee754_sqrtf>:
 801b880:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801b884:	4770      	bx	lr
	...

0801b888 <_init>:
 801b888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b88a:	bf00      	nop
 801b88c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b88e:	bc08      	pop	{r3}
 801b890:	469e      	mov	lr, r3
 801b892:	4770      	bx	lr

0801b894 <_fini>:
 801b894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b896:	bf00      	nop
 801b898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b89a:	bc08      	pop	{r3}
 801b89c:	469e      	mov	lr, r3
 801b89e:	4770      	bx	lr
