Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_15 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L axi_clock_converter_v2_1_26 -L blk_mem_gen_v8_4_5 -L axi_dwidth_converter_v2_1_27 -L axi_vip_v1_1_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:798]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:810]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:819]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'io_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:824]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_arid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:876]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_awid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:888]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_bid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:897]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'ram_rid' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/interconnect_wrapper.v:902]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_araddr' [../../../../project_1.srcs/sources_1/new/accel.vh:6]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'accel_ctrl_awaddr' [../../../../project_1.srcs/sources_1/new/accel.vh:9]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_arlock' [../../../../project_1.srcs/sources_1/new/accel.vh:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'accel_mem_awlock' [../../../../project_1.srcs/sources_1/new/accel.vh:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 20 for port 'd_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:315]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'wb_adr_i' [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/swervolf_core.v:367]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'deepsleep' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8444]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:8996]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv" Line 17. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv" Line 15. Module swerv_types doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/rvfpganexys.sv" Line 25. Module rvfpganexys doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv" Line 20. Module AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 133. Module axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)(src=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Slave,dst=AXI_BUS(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0110,AXI_USER_WIDTH=32'b01)_Master) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv" Line 23. Module axi_cdc(aw_chan_t=aw_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,w_chan_t=w_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,b_chan_t=b_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,ar_chan_t=ar_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,r_chan_t=r_chan_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_req_t=req_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,axi_resp_t=resp_t_axi_cdc_intf(AXI_ID_WIDTH=32'b0110,AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_USER_WIDTH=32'b01)_xil_defaultlib,LogDepth=32'b01) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001,T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[8:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[8:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01000100,T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[67:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[67:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 79. Module cdc_fifo_gray(WIDTH=32'b01001010,T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 149. Module cdc_fifo_gray_src(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv" Line 207. Module cdc_fifo_gray_dst(T=logic[73:0],LOG_DEPTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv" Line 15. Module binary_to_gray(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv" Line 15. Module sync(STAGES=32'b010) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv" Line 15. Module gray_to_binary(N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv" Line 17. Module spill_register(T=logic[73:0]) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/bscan_tap.sv" Line 16. Module bscan_tap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 26. Module swervolf_syscon(clk_freq_hz=32'b010111110101111000010000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 297. Module SevSegDisplays_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 370. Module SevenSegDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv" Line 14. Module counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv" Line 13. Module delta_counter(WIDTH=32'b010100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=8,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v" Line 398. Module SevSegMux(DATA_WIDTH=4,N_IN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv" Line 26. Module swerv_wrapper_dmi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv" Line 23. Module swerv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv" Line 24. Module dbg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 184. Module rvoclkhdr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 45. Module rvdffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/project_1/project_1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" Line 19. Module rvdff doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.swerv_types
Compiling package xil_defaultlib.$unit_common_defines_vh_11177158...
Compiling package xil_defaultlib.interconnect_axi_vip_0_0_pkg
Compiling package xil_defaultlib.$unit_common_defines_vh_81083911...
Compiling module xil_defaultlib.AXI_BUS(AXI_ADDR_WIDTH=32'b01000...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=16,CLKI...
Compiling module xil_defaultlib.clk_gen_nexys
Compiling module xil_defaultlib.sync(STAGES=32'b010)
Compiling module xil_defaultlib.gray_to_binary(N=2)
Compiling module xil_defaultlib.binary_to_gray(N=2)
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[73:0],...
Compiling module xil_defaultlib.spill_register(T=logic[73:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[73:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001010...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[8:0],L...
Compiling module xil_defaultlib.spill_register(T=logic[8:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[8:0],L...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01001,T=...
Compiling module xil_defaultlib.cdc_fifo_gray_src(T=logic[67:0],...
Compiling module xil_defaultlib.spill_register(T=logic[67:0])
Compiling module xil_defaultlib.cdc_fifo_gray_dst(T=logic[67:0],...
Compiling module xil_defaultlib.cdc_fifo_gray(WIDTH=32'b01000100...
Compiling module xil_defaultlib.axi_cdc(aw_chan_t=aw_chan_t_axi_...
Compiling module xil_defaultlib.axi_cdc_intf(AXI_ID_WIDTH=32'b01...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",TRI...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.serv_rf_ram_if(width=2)
Compiling module xil_defaultlib.serv_rf_ram(width=2)
Compiling module xil_defaultlib.serv_state_default
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_ctrl(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_shift
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if_default
Compiling module xil_defaultlib.serv_mem_if_default
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top(RESET_PC=1'b0)
Compiling module xil_defaultlib.serv_rf_top(RESET_PC=1'b0)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=16,CLKOU...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.litedram_core
Compiling module xil_defaultlib.litedram_top(ID_WIDTH=6)
Compiling module unisims_ver.STARTUPE2
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.bscan_tap
Compiling module xil_defaultlib.m00_couplers_imp_Q3JV7T
Compiling module xil_defaultlib.m01_couplers_imp_KAQ96X
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_b_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_d...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.interconnect_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_V6GJ0P
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s00_data_fifo_0
Compiling module xil_defaultlib.s00_couplers_imp_IOJTWA
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s01_data_fifo_0
Compiling module xil_defaultlib.s01_couplers_imp_NFX9SQ
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_axic_reg_...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axi_data_f...
Compiling module xil_defaultlib.interconnect_s02_data_fifo_0
Compiling module xil_defaultlib.s02_couplers_imp_U8Y0M2
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_u...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_w_u...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_r_u...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_axi...
Compiling module axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27_top...
Compiling module xil_defaultlib.interconnect_auto_us_df_0
Compiling module xil_defaultlib.s03_couplers_imp_XWCDI2
Compiling module xil_defaultlib.interconnect_s04_data_fifo_0
Compiling module xil_defaultlib.s04_couplers_imp_8V7SWQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_route...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_reg_s...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_26.axi_data_fifo_v2_1_26_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.interconnect_xbar_0
Compiling module xil_defaultlib.interconnect_axi_interconnect_0_...
Compiling module xilinx_vip.axi_vip_axi4pc(MAXRBURSTS=64,MAX...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=64,...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_INTERF...
Compiling module xil_defaultlib.interconnect_axi_vip_0_0
Compiling module xil_defaultlib.interconnect
Compiling module xil_defaultlib.interconnect_wrapper
Compiling module xil_defaultlib.matprod_m1_buffer_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matprod_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_1
Compiling module xil_defaultlib.matprod_matprod_Pipeline_2
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_fadd_32ns_32ns_32_4_full...
Compiling module xil_defaultlib.matprod_fadd_32ns_32ns_32_4_full...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.matprod_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.matprod_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10s_1...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_mac_muladd_10s_10s_10ns_...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_VITIS_L...
Compiling module xil_defaultlib.matprod_matprod_Pipeline_4
Compiling module xil_defaultlib.matprod_BUS1_s_axi
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.matprod_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.matprod_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.matprod_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.matprod_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.matprod_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.matprod_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.matprod_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.matprod(C_M_AXI_GMEM_USER_VALUE=...
Compiling module xil_defaultlib.accel_matprod_0_3
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.wb_mux(num_slaves=7,MATCH_ADDR=2...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.axi2wb(AW=16,IW=6)
Compiling module xil_defaultlib.dpram64(SIZE=32'b01000000000000,...
Compiling module xil_defaultlib.wb_mem_wrapper(MEM_SIZE=32'b0100...
Compiling module xil_defaultlib.SevenSegDecoder
Compiling module xil_defaultlib.delta_counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.counter(WIDTH=32'b010100)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=8,N_IN=8)
Compiling module xil_defaultlib.SevSegMux(DATA_WIDTH=4,N_IN=8)
Compiling module xil_defaultlib.SevSegDisplays_Controller
Compiling module xil_defaultlib.swervolf_syscon(clk_freq_hz=32'b...
Compiling module xil_defaultlib.fifo4
Compiling module xil_defaultlib.simple_spi
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.ptc_top
Compiling module xil_defaultlib.rvoclkhdr
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdff(WIDTH=5)
Compiling module xil_defaultlib.rvdffs(WIDTH=5)
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=4)
Compiling module xil_defaultlib.rvdffs(WIDTH=4)
Compiling module xil_defaultlib.rvdffsc
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=16)
Compiling module xil_defaultlib.rvdffs(WIDTH=16)
Compiling module xil_defaultlib.rvdffe(WIDTH=16)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.dbg
Compiling module xil_defaultlib.rvdff(WIDTH=31)
Compiling module xil_defaultlib.rvdffs(WIDTH=31)
Compiling module xil_defaultlib.rvdffe(WIDTH=31)
Compiling module xil_defaultlib.ifu_ifc_ctl
Compiling module xil_defaultlib.rvbtb_addr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=13)
Compiling module xil_defaultlib.rvdff(WIDTH=28)
Compiling module xil_defaultlib.rvdffs(WIDTH=28)
Compiling module xil_defaultlib.rvdffe(WIDTH=28)
Compiling module xil_defaultlib.rvbradder
Compiling module xil_defaultlib.rvbtb_tag_hash
Compiling module xil_defaultlib.rvdff(WIDTH=9)
Compiling module xil_defaultlib.rvbtb_ghr_hash
Compiling module xil_defaultlib.rvdff(WIDTH=26)
Compiling module xil_defaultlib.rvdffs(WIDTH=26)
Compiling module xil_defaultlib.rvdffe(WIDTH=26)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.ifu_bp_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=51)
Compiling module xil_defaultlib.rvdffs(WIDTH=51)
Compiling module xil_defaultlib.rvdffe(WIDTH=51)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffe(WIDTH=8)
Compiling module xil_defaultlib.rvdff(WIDTH=128)
Compiling module xil_defaultlib.rvdffs(WIDTH=128)
Compiling module xil_defaultlib.rvdffe(WIDTH=128)
Compiling module xil_defaultlib.rveven_paritycheck
Compiling module xil_defaultlib.ifu_compress_ctl
Compiling module xil_defaultlib.ifu_aln_ctl_default
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=4)
Compiling module xil_defaultlib.rveven_paritygen
Compiling module xil_defaultlib.rvdff(WIDTH=11)
Compiling module xil_defaultlib.rvdffs(WIDTH=11)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=64)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=6)
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdffs(WIDTH=9)
Compiling module xil_defaultlib.rvdffe(WIDTH=9)
Compiling module xil_defaultlib.rvdff(WIDTH=34)
Compiling module xil_defaultlib.rvdffs(WIDTH=34)
Compiling module xil_defaultlib.rvdffe(WIDTH=34)
Compiling module xil_defaultlib.ifu_mem_ctl_default
Compiling module xil_defaultlib.ifu
Compiling module xil_defaultlib.rvdff(WIDTH=37)
Compiling module xil_defaultlib.rvdffs(WIDTH=37)
Compiling module xil_defaultlib.rvdffe(WIDTH=37)
Compiling module xil_defaultlib.rvdff(WIDTH=68)
Compiling module xil_defaultlib.rvdffs(WIDTH=68)
Compiling module xil_defaultlib.rvdffe(WIDTH=68)
Compiling module xil_defaultlib.dec_ib_ctl_default
Compiling module xil_defaultlib.rvdff(WIDTH=10)
Compiling module xil_defaultlib.dec_dec_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=67)
Compiling module xil_defaultlib.rvdffs(WIDTH=67)
Compiling module xil_defaultlib.rvdffe(WIDTH=67)
Compiling module xil_defaultlib.rvdff(WIDTH=12)
Compiling module xil_defaultlib.rvdffs(WIDTH=12)
Compiling module xil_defaultlib.rvdffe(WIDTH=12)
Compiling module xil_defaultlib.dec_decode_ctl_default
Compiling module xil_defaultlib.dec_timer_ctl
Compiling module xil_defaultlib.rvsyncss(WIDTH=6)
Compiling module xil_defaultlib.rvdff(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=39)
Compiling module xil_defaultlib.rvdff(WIDTH=18)
Compiling module xil_defaultlib.rvdff(WIDTH=15)
Compiling module xil_defaultlib.rvdff(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=14)
Compiling module xil_defaultlib.rvdffe(WIDTH=14)
Compiling module xil_defaultlib.rvdffs(WIDTH=22)
Compiling module xil_defaultlib.rvdffe(WIDTH=22)
Compiling module xil_defaultlib.rvdff(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=17)
Compiling module xil_defaultlib.rvdffe(WIDTH=17)
Compiling module xil_defaultlib.rvdffs(WIDTH=6)
Compiling module xil_defaultlib.dec_tlu_ctl
Compiling module xil_defaultlib.dec_gpr_ctl_default
Compiling module xil_defaultlib.rvmaskandmatch_default
Compiling module xil_defaultlib.dec_trigger_default
Compiling module xil_defaultlib.dec_default
Compiling module xil_defaultlib.rvdff(WIDTH=33)
Compiling module xil_defaultlib.rvdffs(WIDTH=33)
Compiling module xil_defaultlib.rvdffe(WIDTH=33)
Compiling module xil_defaultlib.exu_mul_ctl
Compiling module xil_defaultlib.rvtwoscomp_default
Compiling module xil_defaultlib.exu_div_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=74)
Compiling module xil_defaultlib.rvdffs(WIDTH=74)
Compiling module xil_defaultlib.rvdffe(WIDTH=74)
Compiling module xil_defaultlib.exu_alu_ctl
Compiling module xil_defaultlib.rvdff(WIDTH=20)
Compiling module xil_defaultlib.rvdffs(WIDTH=20)
Compiling module xil_defaultlib.rvdffe(WIDTH=20)
Compiling module xil_defaultlib.rvdff(WIDTH=76)
Compiling module xil_defaultlib.rvdffs(WIDTH=76)
Compiling module xil_defaultlib.rvdffe(WIDTH=76)
Compiling module xil_defaultlib.rvdff(WIDTH=63)
Compiling module xil_defaultlib.rvdffs(WIDTH=63)
Compiling module xil_defaultlib.rvdffe(WIDTH=63)
Compiling module xil_defaultlib.exu
Compiling module xil_defaultlib.rvlsadder
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=64)
Compiling module xil_defaultlib.rvrangecheck(CCM_SIZE=32)
Compiling module xil_defaultlib.lsu_addrcheck_default
Compiling module xil_defaultlib.rvdffs(WIDTH=18)
Compiling module xil_defaultlib.rvdffe(WIDTH=18)
Compiling module xil_defaultlib.lsu_lsc_ctl
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=7)
Compiling module xil_defaultlib.rvdffs(WIDTH=7)
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=7)
Compiling module xil_defaultlib.lsu_dccm_ctl_default
Compiling module xil_defaultlib.lsu_stbuf_default
Compiling module xil_defaultlib.rvecc_decode
Compiling module xil_defaultlib.rvecc_encode
Compiling module xil_defaultlib.lsu_ecc_default
Compiling module xil_defaultlib.lsu_trigger_default
Compiling module xil_defaultlib.lsu_clkdomain
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.lsu_bus_buffer_default
Compiling module xil_defaultlib.lsu_bus_intf
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.rvsyncss(WIDTH=8)
Compiling module xil_defaultlib.configurable_gw
Compiling module xil_defaultlib.cmp_and_mux
Compiling module xil_defaultlib.pic_ctrl_default
Compiling module xil_defaultlib.rvdffsc(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.dma_ctrl_default
Compiling module xil_defaultlib.swerv
Compiling module xil_defaultlib.rvdffs(WIDTH=39)
Compiling module xil_defaultlib.rvdffe(WIDTH=39)
Compiling module xil_defaultlib.ram_2048x39
Compiling module xil_defaultlib.lsu_dccm_mem_default
Compiling module xil_defaultlib.rveven_paritygen(WIDTH=20)
Compiling module xil_defaultlib.ram_64x21
Compiling module xil_defaultlib.rveven_paritycheck(WIDTH=20)
Compiling module xil_defaultlib.IC_TAG(ICACHE_TAG_HIGH=12,ICACHE...
Compiling module xil_defaultlib.ram_256x34
Compiling module xil_defaultlib.IC_DATA(ICACHE_TAG_HIGH=12,ICACH...
Compiling module xil_defaultlib.ifu_ic_mem
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.swerv_wrapper_dmi
Compiling module xil_defaultlib.swervolf_core(bootrom_file="boot...
Compiling module xil_defaultlib.rvfpganexys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
