- status: 0 - openlane design prep
  runtime_s: 4.25
  runtime_ts: 0h0m4s251ms
- status: 1 - synthesis - yosys
  runtime_s: 1.99
  runtime_ts: 0h0m1s992ms
- status: 2 - sta - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s882ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.0
  runtime_ts: 0h0m1s4ms
- status: 4 - io_place - openlane
  runtime_s: 0.39
  runtime_ts: 0h0m0s387ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s519ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s543ms
- status: 7 - global placement - openroad
  runtime_s: 1.59
  runtime_ts: 0h0m1s595ms
- status: 8 - sta - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s561ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.35
  runtime_ts: 0h0m2s349ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s587ms
- status: 11 - sta - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s561ms
- status: 12 - cts - openroad
  runtime_s: 44.15
  runtime_ts: 0h0m44s145ms
- status: 13 - sta - openroad
  runtime_s: 0.63
  runtime_ts: 0h0m0s631ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 2.06
  runtime_ts: 0h0m2s60ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 2.4
  runtime_ts: 0h0m2s399ms
- status: 16 - sta - openroad
  runtime_s: 1.13
  runtime_ts: 0h0m1s127ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 2.15
  runtime_ts: 0h0m2s145ms
- status: 18 - sta - openroad
  runtime_s: 0.66
  runtime_ts: 0h0m0s660ms
- status: 20 - write verilog - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s483ms
- status: 21 - sta - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s530ms
- status: 21 - global routing - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s530ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s594ms
- status: 23 - detailed_routing - openroad
  runtime_s: 61.65
  runtime_ts: 0h1m1s646ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.35
  runtime_ts: 0h0m0s350ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s702ms
- status: 26 - sta - openroad
  runtime_s: 3.6
  runtime_ts: 0h0m3s604ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s708ms
- status: 28 - sta - openroad
  runtime_s: 3.13
  runtime_ts: 0h0m3s132ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s687ms
- status: 30 - sta - openroad
  runtime_s: 3.45
  runtime_ts: 0h0m3s451ms
- status: 31 - sta - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s738ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s699ms
- status: 33 - gdsii - magic
  runtime_s: 1.57
  runtime_ts: 0h0m1s573ms
- status: 33 - lef - magic
  runtime_s: 1.11
  runtime_ts: 0h0m1s112ms
- status: 34 - gdsii - klayout
  runtime_s: 0.88
  runtime_ts: 0h0m0s875ms
- status: 35 - xor - klayout
  runtime_s: 1.42
  runtime_ts: 0h0m1s415ms
- status: 36 - spice extraction - magic
  runtime_s: 1.57
  runtime_ts: 0h0m1s569ms
- status: 38 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s609ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.74
  runtime_ts: 0h0m0s736ms
- status: 39 - lvs - netgen
  runtime_s: 0.31
  runtime_ts: 0h0m0s309ms
- status: 40 - drc - magic
  runtime_s: 1.67
  runtime_ts: 0h0m1s665ms
- status: 41 - antenna check - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s624ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.21
  runtime_ts: 0h0m0s206ms
---
- status: routed
  runtime_s: 136.0
  runtime_ts: 0h2m16s0ms
- status: flow completed
  runtime_s: 163.0
  runtime_ts: 0h2m43s0ms
