Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 80170eb68e2a4a35b970cd1ae3e86cda --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot LCU_sim_func_synth xil_defaultlib.LCU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.D
Compiling module xil_defaultlib.D_0
Compiling module xil_defaultlib.D_1
Compiling module xil_defaultlib.D_2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.register1_2
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.FSM
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.register1_3
Compiling module xil_defaultlib.register1_3_3
Compiling module xil_defaultlib.register1_4
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.register8_4
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.LCU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot LCU_sim_func_synth
