142
1|Proceedings of the 30th Design Automation Conference. Dallas, Texas, USA, June 14-18, 1993.|Alfred E. Dunlop|n/a
2|An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines.|Tam Anh Chu,Narayana Mani,Clement K. C. Leung|10|1|0|2
3|Elimination of Dynamic hazards by Factoring.|Cho W. Moon,Robert K. Brayton|6|0|0|0
4|Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes.|Régis Leveugle|15|4|1|4
5|Minimal Shift Counters and Frequency Division.|Alice M. Tokarnia|1|0|1|0
6|Algorithms for Approximate FSM Traversal.|Hyunwoo Cho,Gary D. Hachtel,Enrico Macii,Bernard Plessier,Fabio Somenzi|109|5|6|13
7|SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm.|Miles Ohlrich,Carl Ebeling,Eka Ginting,Lisa Sather|106|39|15|1
8|Resistance Extraction using a Routing Algorithm.|Lorenz Ladage,Rainer Leupers|49|3|43|0
9|HV/VH Trees: A New Spatial Data Structure for Fast Region Queries.|Glenn G. Lai,Donald S. Fussell,D. F. Wong|10|3|1|1
10|Increasing Design Quality and Engineering Productivity through Design Reuse.|Emil F. Girczyc,Steve Carlson|85|12|0|0
11|Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping.|Edmund M. Clarke,Kenneth L. McMillan,Xudong Zhao,Masahiro Fujita,J. Yang|312|33|3|9
12|Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs.|Polly Siegel,Giovanni De Micheli,David L. Dill|80|9|2|3
13|Technology Decomposition and Mapping Targeting Low Power Dissipation.|Chi-Ying Tsui,Massoud Pedram,Alvin M. Despain|201|17|1|16
14|Technology Mapping for Lower Power.|Vivek Tiwari,Pranav Ashar,Sharad Malik|175|30|1|6
15|INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning.|Irith Pomeranz,Sudhakar M. Reddy|5|0|0|3
16|Automatic Functional Test Generation Using the Extended Finite State Machine Model.|Kwang-Ting Cheng,A. S. Krishnakumar|249|92|17|3
17|Speed up of Behavioral A.T.P.G. using a Heuristic Criterion.|Jean François Santucci,Anne-Lise Courbis,Norbert Giambiasi|17|0|5|2
18|A State Traversal Algorithm Using a State Covariance Matrix.|Akira Motohara,Toshinori Hosokawa,Michiaki Muraoka,Hidetsugu Maekawa,Kazuhiro Kayashima,Yasuharu Shimeki,Seichi Shin|13|0|6|6
19|Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits.|Seiji Kajihara,Irith Pomeranz,Kozo Kinoshita,Sudhakar M. Reddy|246|56|3|97
20|Sequential Circuit Test Generation on a Distributed System.|Prathima Agrawal,Vishwani D. Agrawal,Joan Villoldo|33|0|0|2
21|VIPER: An Efficient Vigorously Sensitizable Path Extractor.|Hoon Chang,Jacob A. Abraham|49|3|0|5
22|A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem.|Shiang-Tang Huang,Tai-Ming Parng,Jyuo-Min Shyu|20|0|0|0
23|A Verification Technique for Gated Clock.|Masamichi Kawarabayashi,Narendra V. Shenoy,Alberto L. Sangiovanni-Vincentelli|4|1|1|0
24|Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions.|William K. C. Lam,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli|35|4|0|3
25|Timing Optimization By Gate Resizing And Critical Path Identification.|Wen-Ben Jone,Chen-Liang Fang|48|10|0|0
26|What is the Next Big Productivity Boost for Designers? (Panel Abstract).|Kurt Keutzer|n/a
27|Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances.|Helmut E. Graeb,Claudia U. Wieser,Kurt Antreich|8|0|0|1
28|A New Optimizer for Performance Optimization of Analog Integrated Circuits.|N. S. Nagaraj|3|1|0|0
29|Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits.|Abhijit Dharchoudhury,Sung-Mo Kang|9|5|0|1
30|Analog System Verification in the Presence of Parasitics Using Behavioral Simulation.|Edward W. Y. Liu,Henry C. Chang,Alberto L. Sangiovanni-Vincentelli|12|0|0|1
31|Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract).|Jonathan Rose|n/a
32|Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization.|Satyamurthy Pullela,Noel Menezes,Lawrence T. Pillage|98|17|0|6
33|Performance Oriented Rectilinear Steiner Trees.|Andrew Lim,Siu-Wing Cheng,Ching-Ting Wu|22|1|0|1
34|Performance-Driven Steiner Tree Algorithm for Global Routing.|Xianlong Hong,Tianxiong Xue,Ernest S. Kuh,Chung-Kuan Cheng,Jin Huang|115|8|43|12
35|High-Performance Routing Trees With Identified Critical Sinks.|Kenneth D. Boese,Andrew B. Kahng,Gabriel Robins|103|14|0|14
36|The Sea-of-Wires Array Aynthesis System.|Ing-Yi Chen,Geng-Lin Chen,Fredrick J. Hill,Sy-Yen Kuo|2|0|0|2
37|Experiences in Functional Validation of a High Level Synthesis System.|Ranga Vemuri,Paddy Mamtora,Praveen Sinha,Nand Kumar,Jayanta Roy,Raghu Vutukuru|14|0|0|8
38|An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation..|Nam Sung Woo,Jaeseok Kim|62|9|0|1
39|Performance Directed Technology Mapping for Look-Up Table Based FPGAs.|Prashant Sawkar,Donald E. Thomas|39|0|0|0
40|On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping.|Jason Cong,Yuzheng Ding|128|25|1|25
41|MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs.|Mahesh Mehendale|7|0|0|1
42|Sequential Synthesis for Table Look Up Programmable Gate Arrays.|Rajeev Murgai,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli|15|1|0|2
43|Routability-Driven Fanout Optimization.|Hirendu Vaishnav,Massoud Pedram|46|4|1|13
44|Non-Scan Design-for-Testability Techniques for Sequential Circuits.|Vivek Chickermane,Elizabeth M. Rudnick,Prithviraj Banerjee,Janak H. Patel|55|1|2|1
45|An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing.|Rajagopalan Srinivasan,Sandeep K. Gupta,Melvin A. Breuer|31|8|0|2
46|Partial Scan with Retiming.|Dimitrios Kagaris,Spyros Tragoudas|30|1|1|0
47|A Cost-Based Approach to Partial Scan.|Prashant S. Parikh,Miron Abramovici|52|2|4|4
48|On Computing the Transitive Closure of a State Transition Relation.|Yusuke Matsunaga,Patrick C. McGeer,Robert K. Brayton|36|5|0|1
49|Reducing BDD Size by Exploiting Functional Dependencies.|Alan J. Hu,David L. Dill|82|10|0|8
50|Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems.|Shin-ichi Minato|656|243|3|61
51|Information Modelling of EDIF.|Rachel Y. W. Lau,Hilary J. Kahn|8|1|1|1
52|Life Expectancy of Standards (Panel Abstract).|Stephen R. Pollock|n/a
53|A Layout Estimation Algorithm for RTL Datapaths.|Mehrdad Nourani,Christos A. Papachristou|19|3|0|4
54|Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments.|Tien-Chien Lee,Niraj K. Jha,Wayne Wolf|101|6|2|4
55|Utilization of Multiport Memories in Data Path Synthesis.|Taewhan Kim,C. L. Liu|51|1|1|4
56|Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving.|Debabrata Ghosh,S. K. Nandy,P. Sadayappan,K. Parthasarathy|9|0|7|1
57|Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora's Box? (Panel Abstract).|Wayne Wolf|3|3|0|0
58|Optimal Clustering for Delay Minimization.|Rajmohan Rajaraman,D. F. Wong|74|8|0|5
59|Cost Minimization of Partitions into Multiple Devices.|Roman Kuznar,Franc Brglez,Krzysztof Kozminski|85|15|2|3
60|Iterative Wirability and Performance Improvement for FPGAs.|Sudip Nag,Kaushik Roy|11|0|0|3
61|On Routability Prediction for Field-Programmable Gate Arrays.|Pak K. Chan,Martine D. F. Schlag,Jason Y. Zien|64|7|0|1
62|The Clinton/Gore Technology Policies.|Ralph D. Nurnberger|n/a
63|High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules.|Haigeng Wang,Nikil D. Dutt,Alexandru Nicolau,Kai-Yeung Siu|9|0|0|3
64|An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition.|Abhijit Chatterjee,Rabindra K. Roy|19|1|0|4
65|InSyn: Integrated Scheduling for DSP Applications.|Alok Sharma,Rajiv Jain|24|0|0|1
66|Estimating Architectural Resources and Performance for High-Level Synthesis Applications.|Alok Sharma,Rajiv Jain|126|12|0|4
67|Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering.|Bradley S. Carlson,C. Y. Roger Chen|34|3|0|1
68|Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation.|Dah-Cherng Yuan,Lawrence T. Pillage,Joseph T. Rahmeh|1|0|0|0
69|Comparative Design Validation Based on Event Pattern Mappings.|Benoit A. Gennart|1|0|0|0
70|Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects.|Georgios I. Stamoulis,Ibrahim N. Hajj|31|3|1|4
71|Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits.|Harish Kriplani,Farid N. Najm,Ping Yang,Ibrahim N. Hajj|36|5|0|2
72|MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction.|Cyrus Bamji,Ravi Varadarajan|6|1|0|1
73|Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP.|So-Zen Yao,Chung-Kuan Cheng,Debaprosad Dutt,Surendra Nahar,Chi-Yuan Lo|18|3|0|0
74|Optimal Graph Constraint Reduction for Symbolic Layout Compaction.|Peichen Pan,Sai-keung Dong,C. L. Liu|8|1|1|1
75|A Compaction Method for Full Chip VLSI Layouts.|Joseph Dao,Nobu Matsumoto,Tsuneo Hamai,Chusei Ogawa,Shojiro Mori|12|1|1|1
76|High-Level Transformations for Minimizing Syntactic Variances.|Viraphol Chaiyakul,Daniel Gajski,Loganath Ramachandran|92|16|2|6
77|An Approach for Redesigning in Data Path Synthesis.|Christos A. Papachristou,Haidar Harmanani,Mehrdad Nourani|8|0|1|3
78|High-Level Symbolic Construction Technique for High Performance Sequential Synthesis.|Andrew Seawright,Forrest Brewer|29|1|1|3
79|High-Level Synthesis of Fault-Secure Microarchitectures.|Ramesh Karri,Alex Orailoglu|29|8|0|4
80|Towards Optimal System-Level Design.|Manjote S. Haworth,William P. Birmingham|10|0|0|3
81|NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits.|Irith Pomeranz,Sudhakar M. Reddy,Prasanti Uppaluri|86|7|0|11
82|Delay Fault Coverage and Performance Tradeoffs.|William K. C. Lam,Alexander Saldanha,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli|80|2|0|2
83|Design for Testability for Path Delay faults in Sequential Circuits.|Tapan J. Chakraborty,Vishwani D. Agrawal,Michael L. Bushnell|29|1|0|4
84|Bridge Fault simulation strategies for CMOS integrated Circuits.|Brian Chess,Tracy Larrabee|41|1|0|11
85|Minimum Length Synchronizing Sequences of Finite State Machine.|June-Kyung Rho,Fabio Somenzi,Carl Pixley|42|10|0|0
86|Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving.|Jeffrey J. Joyce,Carl-Johan H. Seger|86|7|2|7
87|A Unified Approach to Language Containment and Fair CTL Model Checking.|Ramin Hojati,Thomas R. Shiple,Robert K. Brayton,Robert P. Kurshan|21|4|4|4
88|Are EDA Platform Preferences About to Shift? (Panel Abstract).|William S. Johnson|0|0|0|0
89|Sequential Circuit Delay optimization Using Global Path Delays.|Srimat T. Chakradhar,Sujit Dey,Miodrag Potkonjak,Steven G. Rothweiler|24|2|0|4
90|Resynthesis of Multi-Phase Pipelines.|Narendra V. Shenoy,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli|7|0|0|1
91|TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry.|Marios C. Papaefthymiou,Keith H. Randall|39|7|2|12
92|Diagnosis and Correction of Logic Design Errors in Digital Circuits.|Pi-Yu Chung,Yi-Min Wang,Ibrahim N. Hajj|72|3|7|1
93|DRAFTS: Discretized Analog Circuit Fault Simulator.|Naveena Nagi,Abhijit Chatterjee,Jacob A. Abraham|47|6|3|7
94|Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy.|Wolfgang Meyer,Raul Camposano|25|7|0|4
95|An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits.|Sreejit Chakravarty,Yiming Gong|50|7|1|11
96|A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules.|Tsu-chang Lee|39|2|0|0
97|Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach.|Takeo Hamada,Chung-Kuan Cheng,Paul M. Chau|56|5|0|2
98|A Nuffer Distribution Algorithm for High-Speed Clock Routing.|Jun Dong Cho,Majid Sarrafzadeh|28|5|2|3
99|Cooperative Approach to a Practical Analog LSI Layout System.|Masato Mogaki,Yoichi Shiraishi,Mitsuyuki Kimura,Tetsuro Hino|4|1|0|0
100|Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor.|Gopi Ganapathy,Jacob A. Abraham|1|0|0|0
101|ABLE: AMD Backplane for Layout Engines.|Kenneth W. Wan,Roshan A. Gidwani|0|0|0|0
102|Practical Statistical Design of Complex Integrated Circuit Products.|Steven G. Duvall|2|0|0|0
103|Rotation Scheduling: A Loop Pipelining Algorithm.|Liang-Fang Chao,Andrea S. LaPaugh,Edwin Hsing-Mean Sha|230|40|1|76
104|Critical Path Minimization Using Retiming and Algebraic Speed-Up.|Zia Iqbal,Miodrag Potkonjak,Sujit Dey,Alice C. Parker|48|5|0|7
105|A Tree-Based Scheduling Algorithm for Control-Dominated Circuits.|S. H. Huang,Y. L. Jeang,C. T. Hwang,Y. C. Hsu,J. F. Wang|55|2|0|1
106|Synthesis of Pipelined Instruction Set Processors.|Richard J. Cloutier,Donald E. Thomas|33|2|0|0
107|Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract).|Michael C. McFarland|n/a
108|An Efficient Multilayer MCM Router Based on Four-Via Routing.|Kei-Yong Khoo,Jason Cong|152|4|86|5
109|An Efficient Timing-Driven Global Routing Algorithm.|Jin Huang,Xianlong Hong,Chung-Kuan Cheng,Ernest S. Kuh|63|4|2|6
110|A Negative Reinforcement Method for PGA Routing.|Forbes D. Lewis,Wang Chia-Chi Pong|12|0|0|0
111|Performance-Driven Interconnect Design Based on Distributed RC Delay Model.|Jason Cong,Kwok-Shing Leung,Dian Zhou|203|23|0|34
112|A Clustering-Based Optimization Algorithm in Zero-Skew Routings.|Masato Edahiro|211|77|1|4
113|Multi-vendor Tool Integration Experiences (Panel Abstract).|Ronald Collett|n/a
114|Espresso-Signature: A New Exact Minimizer for Logic Functions.|Patrick C. McGeer,Jagesh V. Sanghavi,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli|147|45|0|7
115|A New Viewpoint on Two-Level Logic Minimization.|Olivier Coudert,Jean Christophe Madre,Henri Fraisse|62|10|0|3
116|Optimization of Combinational Logic Circuits Based on Compatible Gates.|Maurizio Damiani,Jerry Chih-Yuan Yang,Giovanni De Micheli|22|1|0|1
117|Optimization and Resynthesis of Complex Data-Paths.|Hans Eveking,Stefan Höreth|3|0|0|0
118|BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis.|Yung-Te Lai,Massoud Pedram,Sarma B. K. Vrudhula|164|25|5|9
119|Design Management Using Dynamically Defined Flows.|Peter R. Sutton,Jay B. Brockman,Stephen W. Director|31|2|0|7
120|Active Documentation: A New Interface for VLSI Design.|Mário J. Silva,Randy H. Katz|6|0|0|1
121|Performance Specification Using Attributed Grammars.|Ram Mandayam,Ranga Vemuri|8|0|0|5
122|An Information Model of Time.|Cristian A. Giumale,Hilary J. Kahn|n/a
123|A Cross-Debugging Method for Hardware/Software Co-design Environments.|Yehuda Kra|6|0|0|0
124|FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program.|Mattan Kamon,Michael J. Tsuk,Jacob White|970|231|7|31
125|High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods.|Tai-Yu Chou,Jay Cosentino,Zoltan J. Cendes|10|0|0|0
126|Fast Approximation of the Transient Response of Lossy Transmision Line Trees.|Mysore Sriram,Sung-Mo Kang|29|5|0|0
127|Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections.|Monjurul Haque,Salim Chowdhury|0|0|0|0
128|Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits.|Hansruedi Heeb,Saila Ponnapalli,Albert E. Ruehli|3|0|0|2
129|The State of CAD and VLSI in Russia.|Valery Yarnikh|0|0|0|0
130|The State of VHDL in Russia.|Yuri Tatarnikov|0|0|0|0
131|The State of Simulation in Russia.|Alexander Birger|1|0|0|0
132|The State of EDA in Russian Universities.|Valery M. Mikhov|0|0|0|0
133|An Efficient Non-Quasi-Static Diode Model for Circuit Simulation.|Andrew T. Yang,Yu Liu,Jack T. Yao,R. R. Daniels|21|6|0|0
134|S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function.|Haifang Liao,Wayne Wei-Ming Dai,Rui Wang,Fung-Yuel Chang|32|1|0|15
135|Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation.|Eli Chiprout,Michel S. Nakhla|13|1|0|4
136|Incremental Event-Driven Simulation of Digital FET Circuits.|Chandramouli Visweswariah,Jalal A. Wehbeh|14|3|0|5
137|Where in the World Should CAD Software be Made? (Panel Abstract).|John A. Darringer|n/a
138|Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning.|Charles J. Alpert,Andrew B. Kahng|70|2|0|14
139|Spectral K-Way Ratio-Cut Partitioning and Clustering.|Pak K. Chan,Martine D. F. Schlag,Jason Y. Zien|477|212|2|6
140|A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design.|Jason Cong,M'Lissa Smith|158|25|1|9
141|Quadratic Boolean Programming for Performance-Driven System Partitioning.|Minshine Shih,Ernest S. Kuh|39|3|0|3
142|The Key to EDA Results: Component & Library Management (Panel Abstract).|Romesh Wadhwani|n/a
