<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v</a>
time_elapsed: 0.004s
ram usage: 9548 KB
</pre>
<pre class="log">

error: variable `enable` has implicit type but is not initialized
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v:4</a>:6-12:
   | 
   | wire enable,din;
   |      ^^^^^^     
   = note: specify a type for the variable; or
   = note: add an initial value


</pre>
</body>