(* ===================================================================== *)
(* UkSync.v -- the `sync` user program, on the SEPARATION-LOGIC heap.     *)
(*                                                                        *)
(* The same four functions the old UkSync.v proved, restated over          *)
(* [UkRun.urun] and the leaves of UkRunLeaf.v / UkRunMem.v / UkRunSys.v.   *)
(* What changed is what a function's SPEC says, and it is the whole point  *)
(* of the layer:                                                          *)
(*                                                                        *)
(*   the image [M] and the permission map [π] are GONE from every          *)
(*   statement -- they live inside [urun], existentially;                  *)
(*                                                                        *)
(*   the text is [sync_code γt], the catalog's per-pc resources bundled    *)
(*   (UCodeSync.v §3), persistent, naming only the gname and the pc;       *)
(*                                                                        *)
(*   the stack budget is a NUMBER.  [uk_stack π M sp 32] -- a decidable    *)
(*   predicate about the image and the permission map -- becomes [avail],  *)
(*   the words of free stack [urun] owns below sp.  A function says how    *)
(*   much headroom it needs and nothing else about memory, so everything   *)
(*   else FRAMES.  The prologue's [c.addi sp,-16] is the TRANSFER: it      *)
(*   hands the function a 2-word frame and drops [avail] by 2.             *)
(*                                                                        *)
(* And the threading of [M] through the proof is gone with it: the old     *)
(* file carried [M2 := uM_store8 M …], [M3 := …], re-proved                *)
(* [sync_text_sub] at each, and re-derived the stack facts at each         *)
(* ([uk_stack_dom]).  Here a store consumes a [uword] and returns it       *)
(* holding the new value; the heap keeps the image in step by itself.      *)
(* ===================================================================== *)
From Stdlib Require Import ZArith Bool Lia List.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import ghost_map ghost_var invariants.
From iris.program_logic Require Import language lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto RiscvExtras.
Require Import RegFile.
Require Import AlignBits WpMmodeLeafBase.
Require Import UmodeAbi.
Require Import UserHeap UkRun UkRunLeaf UkRunMem UkRunSys.
Require Import UCodeSync.
Require Import CtxIdDefs.
Require User.SyncSyms User.SyncInstrs.
Require Import ChildTok.  (* [genF] -- the capacity the slot's fork arms name *)
Local Open Scope Z_scope.
Import Defs.

Require Import UserFd.   (* [ufd_auth] -- the PROGRAM's own view of
                            its descriptor table, the authority for
                            which rides inside [urun] *)
Require Import UexecSG.   (* [uexecSG] / [uprogSG]: the ARM deposit class *)
Require Import SyncHook.  (* [hook_opt] / [Q_opt]: sync()'s optional hook *)

(* THE PAYMENT /sync MAKES, AND WHEN (claude-notes/design/sync.md section
   3).  The process is handed [P] at its entry and owes its parent the
   payload [R] at its exit; [sync_pay P Qr R] is what turns the one into
   the other, and it is spent in [main] AFTER [sync()] returned -- the one
   point of the program at which the call's effect is complete.  ITS SECOND
   PREMISE IS THE KERNEL'S DURABILITY RECEIPT (sync K4): [Qr] is what the
   call handed back -- [SyncHook.Q_opt oQ] at the hook [main] deposited
   ([ksync_leaf]) -- so a payment may spend what the sync made durable.
   At a trivial payload it is free ([sync_pay_triv]); the union's round
   pays PEND at RAN with it ([UkSyncEntry]). *)
Definition sync_pay {PROP : bi} (P Qr R : PROP) : PROP := (P -∗ Qr -∗ R)%I.

Lemma sync_pay_triv {PROP : bi} (P Qr : PROP) : ⊢ sync_pay P Qr True.
Proof. rewrite /sync_pay. iIntros "_ _". done. Qed.

Section UkSync.
  Context `{!riscvGS Σ}.
  Context `{!ufdG Σ}.
  Context `{GEN : GenId} `{XI : CurCtx}.
  Context `{!ghost_varG Σ Z}.
  (* ...and the children set's ([Xv6Cameras.uchG]), which [UkRun.urun]
     carries beside the cwd's *)
  Context `{!ghost_varG Σ (gset gname)}.
  Context (N : uk_names Σ).
  (* THE PROGRAM'S PAYLOAD, as a section hypothesis: it does not read the
     exit status ([UkRun.ukn_const]), so the exit stub pays it out of the
     one resource [ukn_pay N (-1)], which [main] makes out of what the
     process was handed ([sync_pay]).  The entry constructor is what fixes
     the payload ([UkRun.uslot_of_urun*] mint the record at the payload the
     kernel handed them); at the generic entry it is trivial
     ([USyncKernel]).  A SECTION hypothesis rather than a premise on the
     exit stub, so that every lemma between the entry and the ecall is
     generalized over it automatically. *)
  Context `{Hpay : !ukn_const N}.
  (* the fields, under the names the engine has always used *)
  Local Notation γt := (ukn_t N).
  Local Notation γd := (ukn_d N).
  Local Notation γs := (ukn_s N).
  Local Notation γfd := (ukn_fd N).
  Local Notation γcwd := (ukn_cwd N).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.
  Context `{PS : uprogSG Σ}.
  (* THE NUMBERS THIS PROGRAM ADMITS ([UexecSG.uprogSG]'s [psok]).  A SECTION
     hypothesis, so no lemma statement in this file names it and the ~570
     [urun] sites did not move; the program's kernel-side constructor
     discharges it.
     AT THE FREE NUMBERS AND NO MORE (lane SUPPLY-SPLIT).  It used to read
     "every number but exec", which at the generic instance is true and at
     a VERIFIED program's instance is not: a program whose supplier is the
     application's ([AppInv.app_sup] -- for the echo application, the
     TAINT) could only ever be entered tainted.  What a verified program
     admits is [UexecSG.free_num] -- every number whose bundle is [emp],
     plus chdir, whose branch is a closed fact -- and at
     [UexecExecInst.uprogSG_free] this hypothesis is the identity.  A call
     at a number OUTSIDE that set takes its own deposit as a premise
     ([UkRun.udepw_law]) and is named at its site. *)
  Hypothesis Hpsok_free : forall k : Z, free_num k -> psok k.

  Local Notation ra_idx := (mword_of_int 1 : mword 5).
  Local Notation sp_idx := (mword_of_int 2 : mword 5).
  Local Notation s0_idx := (mword_of_int 8 : mword 5).
  Local Notation a0_idx := (mword_of_int 10 : mword 5).
  Local Notation a7_idx := (mword_of_int 17 : mword 5).

  (* ------------------------------------------------------------------- *)
  (* THE ECALL LEAF, AS A PARAMETER (sync K4; the mould is                  *)
  (* [UkInit.uki_mknod_leaf]).  sync's one returning syscall is 22, whose   *)
  (* deposit and post are the OPTIONAL HOOK and its receipt                 *)
  (* ([UexecExecInst.xv6_sbundle] / [xv6_spost], row 22) -- rows only the   *)
  (* xv6 instance can read, while this file is stated at the abstract       *)
  (* [uexecSG].  So the ecall at 0x36a is a CONTRACT here: the run at the   *)
  (* ecall's pc with a7 = 22, the cwd fragment (the instance's supplier     *)
  (* fixes its deposit at the cwd, [UkRun.udepwf_at]) and the hook in; the  *)
  (* run after the ecall with the hook's [Q] and the fragment out.          *)
  (* [ksync_leaf_none] discharges it at [None] here, at any instance; the  *)
  (* xv6 instance discharges it at every [oQ]                               *)
  (* ([UkSyncEntry.ksync_leaf_xv6]).                                         *)
  (* ------------------------------------------------------------------- *)
  Definition ksync_leaf (oQ : option (iProp Σ)) : iProp Σ :=
    (∀ (h : CpuId) (m : regfile) (avail : nat) (c : Z),
       ⌜usysno m = 22⌝ -∗
       sync_code γt -∗
       urun N h m (mword_of_int 0x36a) avail -∗
       UserCwd.ucwd γcwd c -∗
       hook_opt gen_id oQ -∗
       (∀ (h' : CpuId) (r : mword 64),
          Q_opt oQ -∗
          UserCwd.ucwd γcwd c -∗
          urun N h' (<[Regidx a0_idx := r]> m) (mword_of_int 0x36e) avail -∗
          mWP (Loop : expr riscv_lang)) -∗
       mWP (Loop : expr riscv_lang))%I.

  (* ...AT [None], at any instance: 22 is a FREE number
     ([UexecSG.free_num]), so the deposit is minted from nothing and the
     QUIET leaf walks the ecall; the hook and the receipt are both [emp]. *)
  Lemma ksync_leaf_none : ⊢ ksync_leaf None.
  Proof using Hpsok_free.
    iIntros (h m avail c Hn) "#Hcode Hrun Hcwd _ Hcont".
    iApply (wp_uk_ecall_quiet N h m (mword_of_int 0x36a) 22 avail Hn
              ltac:(discriminate) ltac:(discriminate)
              ltac:(discriminate) ltac:(discriminate)
              ltac:(discriminate) ltac:(discriminate)
              ltac:(discriminate) ltac:(discriminate)
              (* ...and the three descriptor-moving numbers, and chdir *)
              ltac:(discriminate) ltac:(discriminate) ltac:(discriminate)
              ltac:(discriminate)
              ltac:(lia) ltac:(discriminate)
              ltac:(vm_compute; reflexivity)
              with "[] Hrun []").
    { iApply (uis_sync_36a with "Hcode"). }
    { iApply udepw_of_psok; [ apply Hpsok_free; free_lit | ];
      (discriminate || assumption || (vm_compute; discriminate)). }
    assert (E36a : add_vec_int (mword_of_int 0x36a : mword 64) 4
                   = mword_of_int 0x36e)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E36a.
    iIntros (h2 ret) "Hrun".
    iApply ("Hcont" $! h2 ret with "[] Hcwd Hrun").
    cbv [Q_opt]. by iEmpIntro.
  Qed.


  (* ------------------------------------------------------------------- *)
  (* exit @0x2c8: c.li a7,2; ecall.  DIVERGES -- the exit arm of the       *)
  (* kernel's trap contract is [emp], so the process owes nothing and the  *)
  (* [c.jr ra] at 0x2ce is dead code (the catalog omits it).               *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_ksync_exit (h : CpuId) (m : regfile) (avail : nat) :
    sync_code γt -∗
    ukn_pay N (-1) -∗
    urun N h m (mword_of_int SyncSyms.exit) avail -∗
    mWP (Loop : expr riscv_lang).
  Proof using Hpay.
    iIntros "#Hcode Hpay Hrun".
    destruct sync_syms_pins as (Hsmain & Hsstart & Hsexit & Hssync).
    rewrite Hsexit.
    (* 0x2c8  c.li a7,2 *)
    iApply (wp_uk_cli N h m (mword_of_int 0x2c8)
              (mword_of_int 2 : mword 6) a7_idx avail
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate) with "[] Hrun").
    { iApply (uis_sync_2c8 with "Hcode"). }
    assert (Epc : add_vec_int (mword_of_int 0x2c8 : mword 64) 2
                  = mword_of_int 0x2ca)
      by (apply bv_eq; vm_compute; reflexivity).
    assert (Em : <[Regidx a7_idx
                   := regval_into_reg (sign_extend' 64 (mword_of_int 2 : mword 6)
                                       : mword 64)]> m
                 = <[Regidx a7_idx := (mword_of_int 2 : mword 64)]> m)
      by (f_equal; apply bv_eq; vm_compute; reflexivity).
    rewrite Epc Em.
    iIntros (h1) "Hrun".
    set (m1 := <[Regidx a7_idx := (mword_of_int 2 : mword 64)]> m).
    (* 0x2ca  ecall -- SYS_exit, the arm with no continuation *)
    iApply (wp_uk_ecall_exit N h1 m1 (mword_of_int 0x2ca) avail
              ltac:(unfold m1, usysno;
                    rewrite (upd_eq m (Regidx a7_idx) (mword_of_int 2 : mword 64));
                    vm_compute; reflexivity)
              with "[] [Hpay] Hrun").
    { iApply (uis_sync_2ca with "Hcode"). }
    (* THE ONE PAYMENT, at the status a0 carries -- the payload the caller
       handed in, because the record is status-independent *)
    { by rewrite (ukn_const_eq (N := N) (uexitst m1) (-1)). }
  Qed.

  (* ------------------------------------------------------------------- *)
  (* sync @0x368: c.li a7,22; ecall; c.jr ra.  RETURNS.  SYS_sync is 22,   *)
  (* whose [usys_mem_ok] row is the QUIET one, so the heap crosses the     *)
  (* trap INTACT -- and so does [avail], since the kernel does not move sp.*)
  (* The ecall is the LEAF's ([ksync_leaf]): the hook goes in, and what    *)
  (* comes back to the continuation is its receipt [Q_opt oQ].            *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_ksync_sync (oQ : option (iProp Σ)) (h : CpuId) (m : regfile)
      (avail : nat) (c : Z) :
    is_aligned_vaddr (Virtaddr (m !!! Regidx ra_idx)) 2 = true ->
    sync_code γt -∗
    ksync_leaf oQ -∗
    hook_opt gen_id oQ -∗
    UserCwd.ucwd γcwd c -∗
    urun N h m (mword_of_int SyncSyms.sync) avail -∗
    (∀ (h' : CpuId) (ret : mword 64),
       Q_opt oQ -∗
       urun N h'
         (<[Regidx a0_idx := ret]>
            (<[Regidx a7_idx := (mword_of_int 22 : mword 64)]> m))
         (m !!! Regidx ra_idx) avail -∗
       mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros Hret2. iIntros "#Hcode Hleaf Hhook Hcwd Hrun Hcont".
    destruct sync_syms_pins as (Hsmain & Hsstart & Hsexit & Hssync).
    rewrite Hssync.
    (* 0x368  c.li a7,22 *)
    iApply (wp_uk_cli N h m (mword_of_int 0x368)
              (mword_of_int 22 : mword 6) a7_idx avail
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate) with "[] Hrun").
    { iApply (uis_sync_368 with "Hcode"). }
    assert (E368 : add_vec_int (mword_of_int 0x368 : mword 64) 2
                   = mword_of_int 0x36a)
      by (apply bv_eq; vm_compute; reflexivity).
    assert (Em : <[Regidx a7_idx
                   := regval_into_reg (sign_extend' 64 (mword_of_int 22 : mword 6)
                                       : mword 64)]> m
                 = <[Regidx a7_idx := (mword_of_int 22 : mword 64)]> m)
      by (f_equal; apply bv_eq; vm_compute; reflexivity).
    rewrite E368 Em.
    iIntros (h1) "Hrun".
    set (m1 := <[Regidx a7_idx := (mword_of_int 22 : mword 64)]> m).
    (* 0x36a  ecall -- THE LEAF: the hook in, its receipt out *)
    assert (Hn1 : usysno m1 = 22).
    { unfold m1, usysno.
      rewrite (upd_eq m (Regidx a7_idx) (mword_of_int 22 : mword 64)).
      vm_compute; reflexivity. }
    iApply ("Hleaf" $! h1 m1 avail c with "[%] Hcode Hrun Hcwd Hhook");
      [ exact Hn1 | ].
    iIntros (h2 ret) "HQ _ Hrun".
    set (m2 := <[Regidx a0_idx := ret]> m1).
    (* 0x36e  c.jr ra -- neither insert touches ra *)
    assert (Hra : m2 !!! Regidx ra_idx = m !!! Regidx ra_idx).
    { unfold m2, m1.
      exact (eq_trans
               (upd_ne m1 (Regidx a0_idx) (Regidx ra_idx) ret
                  ltac:(vm_compute; discriminate))
               (upd_ne m (Regidx a7_idx) (Regidx ra_idx)
                  (mword_of_int 22 : mword 64)
                  ltac:(vm_compute; discriminate))). }
    iApply (wp_uk_cjr N h2 m2 (mword_of_int 0x36e) ra_idx
              (m !!! Regidx ra_idx) avail
              ltac:(vm_compute; discriminate)
              ltac:(rewrite Hra; unfold ret_pc; symmetry;
                    exact (update_bit0_zero_of_aligned2 _ Hret2))
              with "[] Hrun").
    { iApply (uis_sync_36e with "Hcode"). }
    iIntros (h3) "Hrun". iApply ("Hcont" $! h3 ret with "HQ Hrun").
  Qed.

  (* ------------------------------------------------------------------- *)
  (* The gcc PROLOGUE, shared by main and start: c.addi sp,-16 (the PUSH,  *)
  (* which hands the function a 2-word frame out of [avail]), the two      *)
  (* spills into it, and c.addi4spn s0,sp,16.  The two frames differ only  *)
  (* in their pcs, so this is stated once over the four of them.           *)
  (*                                                                      *)
  (* NOTE what the caller does NOT supply: any [uword], any address, any   *)
  (* value.  Two words of headroom and 8-alignment of sp, and the frame    *)
  (* comes out of the run itself.                                          *)
  (* ------------------------------------------------------------------- *)

  (* ------------------------------------------------------------------- *)
  (* main @0x00: prologue, jal sync, c.li a0,0, jal exit.  DIVERGES.       *)
  (* ------------------------------------------------------------------- *)
  (* THE HOOK AND THE LEAF COME IN BESIDE THE LEND (sync K4): [main]
     deposits [hook_opt gen_id oQ] at its [sync()] and spends the receipt
     [Q_opt oQ] in its payment, after the call returned.  The cwd fragment
     is the leaf's ([ksync_leaf]). *)
  Lemma wp_ksync_main (oQ : option (iProp Σ)) (h : CpuId) (m : regfile)
      (sp0 : mword 64) (n : nat) (P : iProp Σ) (c : Z) :
    m !!! Regidx csp_rs1 = sp0 ->
    sync_code γt -∗
    ksync_leaf oQ -∗ hook_opt gen_id oQ -∗ UserCwd.ucwd γcwd c -∗
    P -∗ sync_pay P (Q_opt oQ) (ukn_pay N (-1)) -∗
    urun N h m (mword_of_int SyncSyms.main) (2 + n) -∗
    mWP (Loop : expr riscv_lang).
  Proof using Hpay.
    intros Hsp. iIntros "#Hcode Hleaf Hhook Hcwd HP Hsp Hrun".
    (* the free stack the run already owns says sp is aligned and has room *)
    iDestruct (urun_stack with "Hrun") as %[Hal8' Hroom'].
    rewrite Hsp in Hal8', Hroom'.
    assert (Hal8 : uint sp0 mod 8 = 0) by exact Hal8'.
    assert (Hlo : 16 <= uint sp0) by lia.
    destruct sync_syms_pins as (Hsmain & Hsstart & Hsexit & Hssync).
    rewrite Hsmain.
    assert (Hsp16 : uint (add_vec_int sp0 (-16)) = uint sp0 - 16).
    { rewrite !uint_unsigned.
      exact (uv_avi_neg sp0 16 ltac:(lia) ltac:(rewrite <- uint_unsigned; lia)). }
    assert (Ho8 : uoff_sdsp (mword_of_int 1 : mword 6) = 8)
      by (vm_compute; reflexivity).
    assert (Ho0 : uoff_sdsp (mword_of_int 0 : mword 6) = 0)
      by (vm_compute; reflexivity).
    (* ---- 0x00  c.addi sp,sp,-16 -- THE PUSH ---- *)
    iApply (wp_uk_caddi_sp_dn N h m (mword_of_int 0x0)
              (mword_of_int 48 : mword 6) 2 n
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_00 with "Hcode"). }
    replace (add_vec_int (m !!! Regidx csp_rs1) (- (8 * Z.of_nat 2)))
      with (add_vec_int sp0 (-16)) by (rewrite Hsp; f_equal; lia).
    assert (E00 : add_vec_int (mword_of_int 0x0 : mword 64) 2 = mword_of_int 0x2)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite Hsp ustack_2 E00.
    iIntros "(_ & [%v8 Hw8] & [%v0 Hw0])".
    iIntros (h1) "Hrun".
    set (m1 := <[Regidx csp_rs1 := regval_into_reg (add_vec_int sp0 (-16))]> m).
    assert (Hsp1 : m1 !!! Regidx csp_rs1 = add_vec_int sp0 (-16))
      by exact (upd_eq m (Regidx csp_rs1)
                  (regval_into_reg (add_vec_int sp0 (-16)))).
    (* ---- 0x02  c.sdsp ra,8(sp) ---- *)
    iApply (wp_uk_csdsp N h1 m1 (mword_of_int 0x2)
              (mword_of_int 1 : mword 6) ra_idx (uint sp0 - 8) v8 n
              ltac:(rewrite Hsp1 Hsp16 Ho8; lia)
              ltac:(rewrite Zminus_mod Hal8; reflexivity)
              with "[] Hw8 Hrun").
    { iApply (uis_sync_02 with "Hcode"). }
    iIntros "Hw8".
    assert (E02 : add_vec_int (mword_of_int 0x2 : mword 64) 2 = mword_of_int 0x4)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E02.
    iIntros (h2) "Hrun".
    (* ---- 0x04  c.sdsp s0,0(sp) ---- *)
    iApply (wp_uk_csdsp N h2 m1 (mword_of_int 0x4)
              (mword_of_int 0 : mword 6) s0_idx (uint sp0 - 16) v0 n
              ltac:(rewrite Hsp1 Hsp16 Ho0; lia)
              ltac:(rewrite Zminus_mod Hal8; reflexivity)
              with "[] Hw0 Hrun").
    { iApply (uis_sync_04 with "Hcode"). }
    iIntros "Hw0".
    assert (E04 : add_vec_int (mword_of_int 0x4 : mword 64) 2 = mword_of_int 0x6)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E04.
    iIntros (h3) "Hrun".
    (* ---- 0x06  c.addi4spn s0,sp,16 (s0 is never read again in main) ---- *)
    iApply (wp_uk_caddi4spn N h3 m1 (mword_of_int 0x6)
              (mword_of_int 0 : mword 3) (mword_of_int 4 : mword 8) s0_idx
              (add_vec_int (add_vec_int sp0 (-16)) 16) n
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rewrite Hsp1;
                    replace (sign_extend' 64 (caddi4spn_imm (mword_of_int 4 : mword 8))
                             : mword 64)
                      with (mword_of_int 16 : mword 64)
                      by (apply bv_eq; vm_compute; reflexivity);
                    reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_06 with "Hcode"). }
    assert (E06 : add_vec_int (mword_of_int 0x6 : mword 64) 2 = mword_of_int 0x8)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E06.
    iIntros (h4) "Hrun".
    set (m2 := <[Regidx s0_idx
                 := regval_into_reg (add_vec_int (add_vec_int sp0 (-16)) 16)]> m1).
    (* ---- 0x08  jal ra,0x368 <sync> ---- *)
    iApply (wp_uk_jal N h4 m2 (mword_of_int 0x8)
              (mword_of_int 864 : mword 21) ra_idx
              (mword_of_int SyncSyms.sync) (mword_of_int 0xc) n
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate)
              ltac:(rewrite Hssync; apply bv_eq; vm_compute; reflexivity)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              ltac:(rewrite Hssync; vm_compute; reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_08 with "Hcode"). }
    iIntros (h5) "Hrun".
    set (m3 := <[Regidx ra_idx := regval_into_reg (mword_of_int 0xc : mword 64)]> m2).
    (* ---- the call: sync() ---- *)
    assert (Hra3 : m3 !!! Regidx ra_idx = mword_of_int 0xc)
      by exact (upd_eq m2 (Regidx ra_idx)
                  (regval_into_reg (mword_of_int 0xc : mword 64))).
    iApply (wp_ksync_sync oQ h5 m3 n c
              ltac:(rewrite Hra3; vm_compute; reflexivity)
              with "[] Hleaf Hhook Hcwd Hrun").
    { iExact "Hcode". }
    iIntros (h6 ret) "HQ Hrun".
    (* sync() RETURNED: the payment is made here and nowhere earlier, and
       it spends the call's receipt *)
    iDestruct ("Hsp" with "HP HQ") as "Hpay".
    rewrite Hra3.
    set (m4 := <[Regidx a0_idx := ret]>
                 (<[Regidx a7_idx := (mword_of_int 22 : mword 64)]> m3)).
    (* ---- 0x0c  c.li a0,0 ---- *)
    iApply (wp_uk_cli N h6 m4 (mword_of_int 0xc)
              (mword_of_int 0 : mword 6) a0_idx n
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate) with "[] Hrun").
    { iApply (uis_sync_0c with "Hcode"). }
    assert (E0c : add_vec_int (mword_of_int 0xc : mword 64) 2 = mword_of_int 0xe)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E0c.
    iIntros (h7) "Hrun".
    set (m5 := <[Regidx a0_idx
                 := regval_into_reg (sign_extend' 64 (mword_of_int 0 : mword 6)
                                     : mword 64)]> m4).
    (* ---- 0x0e  jal ra,0x2c8 <exit> -- diverges ---- *)
    iApply (wp_uk_jal N h7 m5 (mword_of_int 0xe)
              (mword_of_int 698 : mword 21) ra_idx
              (mword_of_int SyncSyms.exit) (mword_of_int 0x12) n
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate)
              ltac:(rewrite Hsexit; apply bv_eq; vm_compute; reflexivity)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              ltac:(rewrite Hsexit; vm_compute; reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_0e with "Hcode"). }
    iIntros (h8) "Hrun".
    iApply (wp_ksync_exit h8 _ n with "[] Hpay Hrun").
    iExact "Hcode".
  Qed.

  (* ------------------------------------------------------------------- *)
  (* start @0x12 -- the ELF entry: the same prologue at the 2-mod-4 parity, *)
  (* then jal main.  main DIVERGES, so the jal exit at 0x1e is dead code.   *)
  (* THE TOP-LEVEL STATEMENT for the whole sync process.                    *)
  (*                                                                       *)
  (* The two frames COMPOSE BY ARITHMETIC: start pushes 2 words out of      *)
  (* [2 + (2 + n)] and calls main with exactly the [2 + n] it needs.  The   *)
  (* old proof did this with [uk_stack_split] plus a re-derivation of the   *)
  (* stack facts at each updated image.                                     *)
  (* ------------------------------------------------------------------- *)
  Lemma wp_ksync_start (oQ : option (iProp Σ)) (h : CpuId) (m : regfile)
      (sp0 : mword 64) (n : nat) (P : iProp Σ) (c : Z) :
    m !!! Regidx csp_rs1 = sp0 ->
    sync_code γt -∗
    ksync_leaf oQ -∗ hook_opt gen_id oQ -∗ UserCwd.ucwd γcwd c -∗
    P -∗ sync_pay P (Q_opt oQ) (ukn_pay N (-1)) -∗
    urun N h m (mword_of_int SyncSyms.start) (2 + (2 + n)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using Hpay.
    intros Hsp. iIntros "#Hcode Hleaf Hhook Hcwd HP Hsp Hrun".
    (* the free stack the run already owns says sp is aligned and has room *)
    iDestruct (urun_stack with "Hrun") as %[Hal8' Hroom'].
    rewrite Hsp in Hal8', Hroom'.
    assert (Hal8 : uint sp0 mod 8 = 0) by exact Hal8'.
    assert (Hlo : 16 <= uint sp0) by lia.
    destruct sync_syms_pins as (Hsmain & Hsstart & Hsexit & Hssync).
    rewrite Hsstart.
    assert (Hsp16 : uint (add_vec_int sp0 (-16)) = uint sp0 - 16).
    { rewrite !uint_unsigned.
      exact (uv_avi_neg sp0 16 ltac:(lia) ltac:(rewrite <- uint_unsigned; lia)). }
    assert (Ho8 : uoff_sdsp (mword_of_int 1 : mword 6) = 8)
      by (vm_compute; reflexivity).
    assert (Ho0 : uoff_sdsp (mword_of_int 0 : mword 6) = 0)
      by (vm_compute; reflexivity).
    (* ---- 0x12  c.addi sp,sp,-16 -- THE PUSH ---- *)
    iApply (wp_uk_caddi_sp_dn N h m (mword_of_int 0x12)
              (mword_of_int 48 : mword 6) 2 (2 + n)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_12 with "Hcode"). }
    replace (add_vec_int (m !!! Regidx csp_rs1) (- (8 * Z.of_nat 2)))
      with (add_vec_int sp0 (-16)) by (rewrite Hsp; f_equal; lia).
    assert (E12 : add_vec_int (mword_of_int 0x12 : mword 64) 2 = mword_of_int 0x14)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite Hsp ustack_2 E12.
    iIntros "(_ & [%v8 Hw8] & [%v0 Hw0])".
    iIntros (h1) "Hrun".
    set (m1 := <[Regidx csp_rs1 := regval_into_reg (add_vec_int sp0 (-16))]> m).
    assert (Hsp1 : m1 !!! Regidx csp_rs1 = add_vec_int sp0 (-16))
      by exact (upd_eq m (Regidx csp_rs1)
                  (regval_into_reg (add_vec_int sp0 (-16)))).
    (* ---- 0x14  c.sdsp ra,8(sp) ---- *)
    iApply (wp_uk_csdsp N h1 m1 (mword_of_int 0x14)
              (mword_of_int 1 : mword 6) ra_idx (uint sp0 - 8) v8 (2 + n)
              ltac:(rewrite Hsp1 Hsp16 Ho8; lia)
              ltac:(rewrite Zminus_mod Hal8; reflexivity)
              with "[] Hw8 Hrun").
    { iApply (uis_sync_14 with "Hcode"). }
    iIntros "Hw8".
    assert (E14 : add_vec_int (mword_of_int 0x14 : mword 64) 2 = mword_of_int 0x16)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E14.
    iIntros (h2) "Hrun".
    (* ---- 0x16  c.sdsp s0,0(sp) ---- *)
    iApply (wp_uk_csdsp N h2 m1 (mword_of_int 0x16)
              (mword_of_int 0 : mword 6) s0_idx (uint sp0 - 16) v0 (2 + n)
              ltac:(rewrite Hsp1 Hsp16 Ho0; lia)
              ltac:(rewrite Zminus_mod Hal8; reflexivity)
              with "[] Hw0 Hrun").
    { iApply (uis_sync_16 with "Hcode"). }
    iIntros "Hw0".
    assert (E16 : add_vec_int (mword_of_int 0x16 : mword 64) 2 = mword_of_int 0x18)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E16.
    iIntros (h3) "Hrun".
    (* ---- 0x18  c.addi4spn s0,sp,16 ---- *)
    iApply (wp_uk_caddi4spn N h3 m1 (mword_of_int 0x18)
              (mword_of_int 0 : mword 3) (mword_of_int 4 : mword 8) s0_idx
              (add_vec_int (add_vec_int sp0 (-16)) 16) (2 + n)
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rewrite Hsp1;
                    replace (sign_extend' 64 (caddi4spn_imm (mword_of_int 4 : mword 8))
                             : mword 64)
                      with (mword_of_int 16 : mword 64)
                      by (apply bv_eq; vm_compute; reflexivity);
                    reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_18 with "Hcode"). }
    assert (E18 : add_vec_int (mword_of_int 0x18 : mword 64) 2 = mword_of_int 0x1a)
      by (apply bv_eq; vm_compute; reflexivity).
    rewrite E18.
    iIntros (h4) "Hrun".
    set (m2 := <[Regidx s0_idx
                 := regval_into_reg (add_vec_int (add_vec_int sp0 (-16)) 16)]> m1).
    (* ---- 0x1a  jal ra,0x0 <main> ---- *)
    iApply (wp_uk_jal N h4 m2 (mword_of_int 0x1a)
              (mword_of_int 2097126 : mword 21) ra_idx
              (mword_of_int SyncSyms.main) (mword_of_int 0x1e) (2 + n)
              ltac:(unfold unot_sp; vm_compute; discriminate)
              ltac:(vm_compute; discriminate)
              ltac:(rewrite Hsmain; apply bv_eq; vm_compute; reflexivity)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              ltac:(rewrite Hsmain; vm_compute; reflexivity)
              with "[] Hrun").
    { iApply (uis_sync_1a with "Hcode"). }
    iIntros (h5) "Hrun".
    set (m3 := <[Regidx ra_idx := regval_into_reg (mword_of_int 0x1e : mword 64)]> m2).
    (* ---- the call: main() -- diverges, so 0x1e is dead ---- *)
    assert (Hsp3 : m3 !!! Regidx csp_rs1 = add_vec_int sp0 (-16)).
    { unfold m3, m2.
      exact (eq_trans
               (upd_ne m2 (Regidx ra_idx) (Regidx csp_rs1)
                  (regval_into_reg (mword_of_int 0x1e : mword 64))
                  ltac:(vm_compute; discriminate))
               (eq_trans
                  (upd_ne m1 (Regidx s0_idx) (Regidx csp_rs1)
                     (regval_into_reg (add_vec_int (add_vec_int sp0 (-16)) 16))
                     ltac:(vm_compute; discriminate))
                  Hsp1)). }
    iApply (wp_ksync_main oQ h5 m3 (add_vec_int sp0 (-16)) n P c Hsp3
              with "[] Hleaf Hhook Hcwd HP Hsp Hrun").
    iExact "Hcode".
  Qed.

End UkSync.
