# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Debug_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 2\ -\ Single\ Cycle\ Processor/Project2 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# 
# vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 2\ -\ Single\ Cycle\ Processor/Project2 {E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RFTestBench
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(7): 'RS1' already declared in this scope (RFTestBench).
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(7): 'RS2' already declared in this scope (RFTestBench).
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(7): 'RD' already declared in this scope (RFTestBench).
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(8): 'out1' already declared in this scope (RFTestBench).
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(8): 'out2' already declared in this scope (RFTestBench).
# ** Error: E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RFTestBench.v(9): 'in' already declared in this scope (RFTestBench).
# ** Error: D:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Debug_run_msim_rtl_verilog.do line 10
# D:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Dropbox/Documents/University/CS\ 3220/Assignment/Real\ Project\ 2\ -\ Single\ Cycle\ Processor/Project2 {E:/D..."
