Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cs141\visual2\ipcore_dir\clock_generator.v" into library work
Parsing module <clock_generator>.
Analyzing Verilog file "D:\cs141\visual2\ipcore_dir\clock_generator\example_design\clock_generator_exdes.v" into library work
Parsing module <clock_generator_exdes>.
Analyzing Verilog file "D:\cs141\visual2\pulse_train.v" into library work
Parsing module <pulse_train>.
Analyzing Verilog file "D:\cs141\visual2\pwm_generator.v" into library work
Parsing module <pwm_generator>.
Analyzing Verilog file "D:\cs141\visual2\touchpad_controller.v" into library work
Parsing module <touchpad_controller>.
Analyzing Verilog file "D:\cs141\visual2\tft_driver.v" into library work
Parsing module <tft_driver>.
Analyzing Verilog file "D:\cs141\visual2\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\cs141\visual2\main.v" Line 40: Port R is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\cs141\visual2\main.v" Line 67: Port counter_num_requests is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=100,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=180.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\ipcore_dir\clock_generator.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\ipcore_dir\clock_generator.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 38: Assignment to cclk_n ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <tft_driver>.

Elaborating module <pwm_generator>.

Elaborating module <pulse_train>.
"D:\cs141\visual2\pwm_generator.v" Line 24. $display clock
"D:\cs141\visual2\pwm_generator.v" Line 27. $display reset
WARNING:HDLCompiler:413 - "D:\cs141\visual2\tft_driver.v" Line 102: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\tft_driver.v" Line 106: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 56: Assignment to tft_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 57: Assignment to tft_new_frame ignored, since the identifier is never used

Elaborating module <touchpad_controller>.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 40: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 41: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 42: Result of 24-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 61: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 124: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 128: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2\touchpad_controller.v" Line 141: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 72: Assignment to touch_csb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 75: Assignment to touch_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual2\main.v" Line 78: Assignment to counter ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "d:/cs141/visual2/main.v".
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_center> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 38: Output port <CLK_100M_n> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 38: Output port <LOCKED> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 42: Output port <x> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 42: Output port <y> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 42: Output port <new_frame> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <z> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <counter_num_requests> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <counter_per_request> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <counter_type> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <last_data> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <sum_data> of the instance <TOUCH> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2/main.v" line 67: Output port <touch_csb> of the instance <TOUCH> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <xcorner>.
    Found 9-bit register for signal <ycorner>.
    Found 10-bit comparator greater for signal <GND_1_o_xcorner[9]_LessThan_7_o> created at line 110
    Found 9-bit comparator greater for signal <GND_1_o_ycorner[8]_LessThan_9_o> created at line 114
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "d:/cs141/visual2/ipcore_dir/clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <tft_driver>.
    Related source file is "d:/cs141/visual2/tft_driver.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <tft_display> equivalent to <tft_vdd> has been removed
    Found 1-bit register for signal <tft_vdd>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 10-bit adder for signal <rect_x_max> created at line 48.
    Found 10-bit adder for signal <rect_y_max> created at line 50.
    Found 9-bit adder for signal <y[8]_GND_7_o_add_23_OUT> created at line 102.
    Found 10-bit adder for signal <x[9]_GND_7_o_add_25_OUT> created at line 106.
    Found 10-bit comparator greater for signal <x[9]_rect_x_max[9]_LessThan_11_o> created at line 68
    Found 10-bit comparator greater for signal <rect_x_min[9]_x[9]_LessThan_12_o> created at line 68
    Found 10-bit comparator greater for signal <GND_7_o_rect_y_max[9]_LessThan_13_o> created at line 68
    Found 10-bit comparator greater for signal <rect_y_min[9]_GND_7_o_LessThan_14_o> created at line 68
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <tft_driver> synthesized.

Synthesizing Unit <pwm_generator>.
    Related source file is "d:/cs141/visual2/pwm_generator.v".
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_8_o_add_2_OUT> created at line 32.
    Found 8-bit comparator greater for signal <pwm> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm_generator> synthesized.

Synthesizing Unit <pulse_train>.
    Related source file is "d:/cs141/visual2/pulse_train.v".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_9_o_add_3_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <pulse_train> synthesized.

Synthesizing Unit <touchpad_controller>.
    Related source file is "d:/cs141/visual2/touchpad_controller.v".
WARNING:Xst:647 - Input <touch_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <clk_div_counter>.
    Found 12-bit register for signal <x>.
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <z>.
    Found 12-bit register for signal <last_data>.
    Found 15-bit register for signal <sum_data>.
    Found 4-bit register for signal <counter_num_requests>.
    Found 5-bit register for signal <counter_per_request>.
    Found 2-bit register for signal <counter_type>.
    Found 1-bit register for signal <touch_csb>.
    Found 1-bit register for signal <data_out>.
    Found 1-bit register for signal <touch_clk>.
    Found 5-bit subtractor for signal <counter_per_request[4]_GND_10_o_sub_12_OUT> created at line 101.
    Found 5-bit adder for signal <clk_div_counter[4]_GND_10_o_add_5_OUT> created at line 61.
    Found 15-bit adder for signal <sum_data[14]_GND_10_o_add_22_OUT> created at line 116.
    Found 2-bit adder for signal <counter_type[1]_GND_10_o_add_27_OUT> created at line 128.
    Found 4-bit adder for signal <counter_num_requests[3]_GND_10_o_add_35_OUT> created at line 138.
    Found 5-bit adder for signal <counter_per_request[4]_GND_10_o_add_42_OUT> created at line 141.
    Found 32x1-bit Read Only RAM for signal <counter_per_request[4]_X_10_o_Mux_20_o>
    Found 5-bit comparator greater for signal <GND_10_o_counter_per_request[4]_LessThan_11_o> created at line 100
    Found 5-bit comparator lessequal for signal <n0014> created at line 101
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <touchpad_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 3
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 4
 10-bit register                                       : 2
 12-bit register                                       : 4
 15-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 9
 10-bit comparator greater                             : 5
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <x_11> of sequential type is unconnected in block <TOUCH>.

Synthesizing (advanced) Unit <pulse_train>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_train> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_generator>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pwm_generator> synthesized (advanced).

Synthesizing (advanced) Unit <tft_driver>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
Unit <tft_driver> synthesized (advanced).

Synthesizing (advanced) Unit <touchpad_controller>.
The following registers are absorbed into accumulator <sum_data>: 1 register on signal <sum_data>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
The following registers are absorbed into counter <counter_per_request>: 1 register on signal <counter_per_request>.
The following registers are absorbed into counter <counter_num_requests>: 1 register on signal <counter_num_requests>.
The following registers are absorbed into counter <counter_type>: 1 register on signal <counter_type>.
INFO:Xst:3231 - The small RAM <Mram_counter_per_request[4]_X_10_o_Mux_20_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_per_request> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <touchpad_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 5-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 15-bit up accumulator                                 : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 9
 10-bit comparator greater                             : 5
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CLOCK_GEN/pll_base_inst in unit CLOCK_GEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Optimizing unit <tft_driver> ...

Optimizing unit <touchpad_controller> ...
WARNING:Xst:2677 - Node <TOUCH/z_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/x_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/touch_csb> of sequential type is unconnected in block <main>.
WARNING:Xst:1710 - FF/Latch <TOUCH/last_data_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TOUCH/sum_data_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TOUCH/counter_num_requests_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_12> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_14> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_30> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_29> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_31> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_28> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_27> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_26> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_25> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_23> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_22> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_21> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_20> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_19> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_17> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_16> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM0/freq_divider/count_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop TFT/tft_vdd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 342
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 28
#      LUT2                        : 33
#      LUT3                        : 51
#      LUT4                        : 61
#      LUT5                        : 24
#      LUT6                        : 34
#      MUXCY                       : 54
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 116
#      FD                          : 40
#      FD_1                        : 1
#      FDR                         : 19
#      FDRE                        : 9
#      FDRE_1                      : 34
#      FDS                         : 12
#      ODDR2                       : 1
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 58
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 47
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             114  out of  54576     0%  
 Number of Slice LUTs:                  242  out of  27288     0%  
    Number used as Logic:               242  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    243
   Number with an unused Flip Flop:     129  out of    243    53%  
   Number with an unused LUT:             1  out of    243     0%  
   Number of fully used LUT-FF pairs:   113  out of    243    46%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  58  out of    218    26%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_GEN/pll_base_inst/CLKOUT0    | BUFG                   | 25    |
CLOCK_GEN/pll_base_inst/CLKOUT2    | BUFG                   | 32    |
CLOCK_GEN/pll_base_inst/CLKOUT3    | BUFG                   | 1     |
TOUCH/touch_clk                    | BUFG                   | 59    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.677ns (Maximum Frequency: 213.812MHz)
   Minimum input arrival time before clock: 5.472ns
   Maximum output required time after clock: 10.316ns
   Maximum combinational path delay: 9.617ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Clock period: 4.300ns (frequency: 232.558MHz)
  Total number of paths / destination ports: 189 / 31
-------------------------------------------------------------------------
Delay:               4.300ns (Levels of Logic = 2)
  Source:            xcorner_5 (FF)
  Destination:       xcorner_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: xcorner_5 to xcorner_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.525   1.138  xcorner_5 (xcorner_5)
     LUT3:I0->O            1   0.235   0.682  GND_1_o_xcorner[9]_LessThan_7_o1_SW0 (N4)
     LUT6:I5->O           10   0.254   1.007  GND_1_o_xcorner[9]_LessThan_7_o1 (GND_1_o_xcorner[9]_LessThan_7_o)
     FDS:S                     0.459          xcorner_0
    ----------------------------------------
    Total                      4.300ns (1.473ns logic, 2.827ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Clock period: 4.677ns (frequency: 213.812MHz)
  Total number of paths / destination ports: 537 / 39
-------------------------------------------------------------------------
Delay:               4.677ns (Levels of Logic = 3)
  Source:            TFT/x_8 (FF)
  Destination:       TFT/y_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_8 to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  TFT/x_8 (TFT/x_8)
     LUT5:I0->O           12   0.254   1.069  TFT/Mcount_y_val1_SW0 (N8)
     LUT6:I5->O            9   0.254   0.976  TFT/Mcount_x_val1 (TFT/Mcount_x_val)
     LUT2:I1->O            1   0.254   0.000  TFT/x_9_rstpot (TFT/x_9_rstpot)
     FD:D                      0.074          TFT/x_9
    ----------------------------------------
    Total                      4.677ns (1.361ns logic, 3.316ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'TOUCH/touch_clk'
  Clock period: 4.640ns (frequency: 215.517MHz)
  Total number of paths / destination ports: 1032 / 109
-------------------------------------------------------------------------
Delay:               4.640ns (Levels of Logic = 3)
  Source:            TOUCH/counter_per_request_3 (FF)
  Destination:       TOUCH/sum_data_14 (FF)
  Source Clock:      TOUCH/touch_clk falling
  Destination Clock: TOUCH/touch_clk falling

  Data Path: TOUCH/counter_per_request_3 to TOUCH/sum_data_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.499  TOUCH/counter_per_request_3 (TOUCH/counter_per_request_3)
     LUT5:I0->O            1   0.254   0.682  TOUCH/counter_per_request[4]_PWR_10_o_equal_22_o<4>1_1 (TOUCH/counter_per_request[4]_PWR_10_o_equal_22_o<4>1)
     LUT5:I4->O           13   0.254   1.098  TOUCH/Mcount_counter_num_requests_val1 (TOUCH/Mcount_counter_num_requests_val)
     LUT4:I3->O            1   0.254   0.000  TOUCH/sum_data_14_rstpot (TOUCH/sum_data_14_rstpot)
     FD:D                      0.074          TOUCH/sum_data_14
    ----------------------------------------
    Total                      4.640ns (1.361ns logic, 3.279ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              5.147ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TOUCH/touch_clk (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: rstb to TOUCH/touch_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.328   1.569  rstb_IBUF (rstb_IBUF)
     INV:I->O             33   0.255   1.536  reset1_INV_0 (reset)
     FDRE:R                    0.459          TOUCH/touch_clk
    ----------------------------------------
    Total                      5.147ns (2.042ns logic, 3.105ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              5.147ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TFT/PWM0/count_7 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: rstb to TFT/PWM0/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.328   1.569  rstb_IBUF (rstb_IBUF)
     INV:I->O             33   0.255   1.536  reset1_INV_0 (reset)
     FDRE:R                    0.459          TFT/PWM0/count_0
    ----------------------------------------
    Total                      5.147ns (2.042ns logic, 3.105ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TOUCH/touch_clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              5.472ns (Levels of Logic = 3)
  Source:            rstb (PAD)
  Destination:       TOUCH/data_out (FF)
  Destination Clock: TOUCH/touch_clk falling

  Data Path: rstb to TOUCH/data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.328   1.569  rstb_IBUF (rstb_IBUF)
     INV:I->O             33   0.255   1.992  reset1_INV_0 (reset)
     LUT6:I0->O            1   0.254   0.000  TOUCH/data_out_rstpot1 (TOUCH/data_out_rstpot1)
     FD_1:D                    0.074          TOUCH/data_out
    ----------------------------------------
    Total                      5.472ns (1.911ns logic, 3.561ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1561 / 9
-------------------------------------------------------------------------
Offset:              10.316ns (Levels of Logic = 7)
  Source:            xcorner_5 (FF)
  Destination:       tft_red<7> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: xcorner_5 to tft_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.525   1.340  xcorner_5 (xcorner_5)
     LUT5:I0->O            2   0.254   1.002  TFT/Madd_rect_x_max_xor<6>11 (TFT/rect_x_max<6>)
     LUT4:I0->O            1   0.254   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_lut<3> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_lut<3>)
     MUXCY:S->O            2   0.427   1.156  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<3> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<3>)
     LUT6:I1->O            1   0.254   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4>_F (N38)
     MUXF7:I0->O           2   0.163   0.954  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4>)
     LUT6:I3->O            5   0.235   0.840  TFT/_n01131 (tft_green_5_OBUF)
     OBUF:I->O                 2.912          tft_red_7_OBUF (tft_red<7>)
    ----------------------------------------
    Total                     10.316ns (5.024ns logic, 5.292ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 714 / 11
-------------------------------------------------------------------------
Offset:              9.214ns (Levels of Logic = 9)
  Source:            TFT/x_1 (FF)
  Destination:       tft_red<7> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_1 to tft_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.458  TFT/x_1 (TFT/x_1)
     LUT4:I0->O            0   0.254   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_lutdi (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<0> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<1> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<2> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           2   0.235   1.156  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<3> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<3>)
     LUT6:I1->O            1   0.254   0.000  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4>_F (N38)
     MUXF7:I0->O           2   0.163   0.954  TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4> (TFT/Mcompar_x[9]_rect_x_max[9]_LessThan_11_o_cy<4>)
     LUT6:I3->O            5   0.235   0.840  TFT/_n01131 (tft_green_5_OBUF)
     OBUF:I->O                 2.912          tft_red_7_OBUF (tft_red<7>)
    ----------------------------------------
    Total                      9.214ns (4.806ns logic, 4.408ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TOUCH/touch_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            TOUCH/data_out (FF)
  Destination:       touch_data_in (PAD)
  Source Clock:      TOUCH/touch_clk falling

  Data Path: TOUCH/data_out to touch_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.525   0.725  TOUCH/data_out (TOUCH/data_out)
     OBUF:I->O                 2.912          touch_data_in_OBUF (touch_data_in)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               9.617ns (Levels of Logic = 6)
  Source:            switch<2> (PAD)
  Destination:       tft_backlight (PAD)

  Data Path: switch<2> to tft_backlight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  switch_2_IBUF (switch_2_IBUF)
     LUT6:I1->O            1   0.254   0.910  TFT/tft_backlight3 (TFT/tft_backlight1)
     LUT3:I0->O            1   0.235   0.910  TFT/tft_backlight11 (TFT/tft_backlight11)
     LUT5:I2->O            1   0.235   0.790  TFT/tft_backlight12 (TFT/tft_backlight2)
     LUT5:I3->O            1   0.250   0.681  TFT/tft_backlight21 (tft_backlight_OBUF)
     OBUF:I->O                 2.912          tft_backlight_OBUF (tft_backlight)
    ----------------------------------------
    Total                      9.617ns (5.214ns logic, 4.403ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT0|    4.300|         |         |         |
TOUCH/touch_clk                |         |    1.723|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT2|    4.677|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock TOUCH/touch_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TOUCH/touch_clk|         |         |    4.640|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.35 secs
 
--> 

Total memory usage is 255932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :   15 (   0 filtered)

