
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23"
"+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"POT-Creation-Date: 2025-02-12 09:08+0000\n"
"PO-Revision-Date: 2024-03-01 05:00+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language: zh_CN\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects"
"/spinaldoc-rtd/spinalhdlstructuringblackbox/zh_Hans/>\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.17.0\n"

#: ../../SpinalHDL/Structuring/blackbox.rst:4
msgid "Instantiate VHDL and Verilog IP"
msgstr "实例化 VHDL 和 Verilog IP"

#: ../../SpinalHDL/Structuring/blackbox.rst:7
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Structuring/blackbox.rst:9
msgid ""
"A blackbox allows the user to integrate an existing VHDL/Verilog "
"component into the design by just specifying its interfaces. It's up to "
"the simulator or synthesizer to do the elaboration correctly."
msgstr "黑盒允许用户通过指定其接口将现有的 VHDL/Verilog 组件集成到设计中。正确地进行实力细化取决于仿真器或综合器。"

#: ../../SpinalHDL/Structuring/blackbox.rst:13
msgid "Defining an blackbox"
msgstr "定义一个黑盒"

#: ../../SpinalHDL/Structuring/blackbox.rst:15
msgid "An example of how to define a blackbox is shown below:"
msgstr "下面示例显示了定义黑盒的方法："

#: ../../SpinalHDL/Structuring/blackbox.rst:46
msgid ""
"In VHDL, signals of type ``Bool`` will be translated into ``std_logic`` "
"and ``Bits`` into ``std_logic_vector``. If you want to get "
"``std_ulogic``, you have to use a ``BlackBoxULogic`` instead of "
"``BlackBox``."
msgstr ""
"在 VHDL 中， ``Bool`` 类型的信号将被转换为 ``std_logic`` ， ``Bits`` 将被转换为 "
"``std_logic_vector``。如果你想获得 ``std_ulogic``，你必须使用 ``BlackBoxULogic`` 而不是 "
"``BlackBox``。"

#: ../../SpinalHDL/Structuring/blackbox.rst:47
msgid "In Verilog, ``BlackBoxUlogic`` does not change the generated verilog."
msgstr "在 Verilog 中，``BlackBoxUlogic`` 不会更改生成的 Verilog。"

#: ../../SpinalHDL/Structuring/blackbox.rst:56
msgid "Generics"
msgstr "泛型"

#: ../../SpinalHDL/Structuring/blackbox.rst:58
msgid "There are two different ways to declare generics:"
msgstr "有两种不同的方式来声明泛型："

#: ../../SpinalHDL/Structuring/blackbox.rst:75
msgid "Instantiating a blackbox"
msgstr "实例化黑盒"

#: ../../SpinalHDL/Structuring/blackbox.rst:77
msgid "Instantiating a ``BlackBox`` is just like instantiating a ``Component``:"
msgstr "实例化一个 ``BlackBox`` 就像实例化一个 ``Component`` 一样："

#: ../../SpinalHDL/Structuring/blackbox.rst:115
msgid "Clock and reset mapping"
msgstr "时钟和复位信号的映射"

#: ../../SpinalHDL/Structuring/blackbox.rst:117
#, fuzzy
msgid ""
"In your blackbox definition you have to explicitly define clock and reset"
" signals. To map signals of a ``ClockDomain`` to corresponding inputs of "
"the blackbox you can use the ``mapClockDomain`` or "
"``mapCurrentClockDomain`` function. ``mapClockDomain`` has the following "
"parameters:"
msgstr ""
"在黑盒定义中，您必须明确定义时钟和复位线。要将 ``ClockDomain`` 的信号映射到黑盒的相应输入，您可以使用 "
"``mapClockDomain`` 或 ``mapCurrentClockDomain`` 函数。 ``mapClockDomain`` "
"具有以下参数："

#: ../../SpinalHDL/Structuring/blackbox.rst:123
msgid "name"
msgstr "名称"

#: ../../SpinalHDL/Structuring/blackbox.rst:124
msgid "type"
msgstr "类型"

#: ../../SpinalHDL/Structuring/blackbox.rst:125
msgid "default"
msgstr "缺省值"

#: ../../SpinalHDL/Structuring/blackbox.rst:126
msgid "description"
msgstr "描述"

#: ../../SpinalHDL/Structuring/blackbox.rst:127
msgid "clockDomain"
msgstr "clockDomain"

#: ../../SpinalHDL/Structuring/blackbox.rst:128
msgid "ClockDomain"
msgstr "ClockDomain"

#: ../../SpinalHDL/Structuring/blackbox.rst:129
msgid "ClockDomain.current"
msgstr "ClockDomain.current"

#: ../../SpinalHDL/Structuring/blackbox.rst:130
msgid "Specify the clockDomain which provides the signals"
msgstr "指定提供信号的clockDomain"

#: ../../SpinalHDL/Structuring/blackbox.rst:131
msgid "clock"
msgstr "时钟"

#: ../../SpinalHDL/Structuring/blackbox.rst:132
#: ../../SpinalHDL/Structuring/blackbox.rst:136
#: ../../SpinalHDL/Structuring/blackbox.rst:140
msgid "Bool"
msgstr "Bool"

#: ../../SpinalHDL/Structuring/blackbox.rst:133
#: ../../SpinalHDL/Structuring/blackbox.rst:137
#: ../../SpinalHDL/Structuring/blackbox.rst:141
msgid "Nothing"
msgstr "Nothing"

#: ../../SpinalHDL/Structuring/blackbox.rst:134
msgid "Blackbox input which should be connected to the clockDomain clock"
msgstr "应连接到clockDomain时钟的黑盒输入"

#: ../../SpinalHDL/Structuring/blackbox.rst:135
msgid "reset"
msgstr "reset"

#: ../../SpinalHDL/Structuring/blackbox.rst:138
msgid "Blackbox input which should be connected to the clockDomain reset"
msgstr "黑盒输入应连接到时钟域的复位信号"

#: ../../SpinalHDL/Structuring/blackbox.rst:139
msgid "enable"
msgstr "enable"

#: ../../SpinalHDL/Structuring/blackbox.rst:142
msgid "Blackbox input which should be connected to the clockDomain enable"
msgstr "黑盒输入应连接到时钟域的使能信号"

#: ../../SpinalHDL/Structuring/blackbox.rst:145
msgid ""
"``mapCurrentClockDomain`` has almost the same parameters as "
"``mapClockDomain`` but without the clockDomain."
msgstr "``mapCurrentClockDomain`` 具有与 ``mapClockDomain`` 几乎相同的参数，但没有时钟域。"

#: ../../SpinalHDL/Structuring/blackbox.rst:147
msgid "For example:"
msgstr "例如："

#: ../../SpinalHDL/Structuring/blackbox.rst:166
msgid ""
"By default the ports of the blackbox are considered clock-less, meaning "
"no clock crossing checks will be made on their usage. You can specify "
"ports clock domain by using the ClockDomainTag :"
msgstr ""
"默认情况下，黑盒模块的端口是不绑定时钟域的，这意味着在使用这些端口时不会进行时钟交叉检查。您可以使用 ClockDomainTag "
"指定端口的时钟域："

#: ../../SpinalHDL/Structuring/blackbox.rst:183
msgid "You can also apply the tag to the whole bundle with :"
msgstr "您也可以将标记应用于整个线束："

#: ../../SpinalHDL/Structuring/blackbox.rst:194
msgid ""
"You can also apply the current clock domain to all the ports using "
"(SpinalHDL 1.10.2):"
msgstr "从SpinalHDL 1.10.2开始，您还可以将当前时钟域应用到所有端口："

#: ../../SpinalHDL/Structuring/blackbox.rst:206
msgid "io prefix"
msgstr "io前缀"

#: ../../SpinalHDL/Structuring/blackbox.rst:208
msgid ""
"In order to avoid the prefix \"io\\_\" on each of the IOs of the "
"blackbox, you can use the function ``noIoPrefix()`` as shown below :"
msgstr "为了避免黑盒的每个 IO 上都有前缀 \"io\\_\" ，可以使用函数 ``noIoPrefix()`` ，如下所示："

#: ../../SpinalHDL/Structuring/blackbox.rst:241
msgid "Rename all io of a blackbox"
msgstr "重命名黑盒中的所有io"

#: ../../SpinalHDL/Structuring/blackbox.rst:243
msgid ""
"IOs of a ``BlackBox`` or ``Component`` can be renamed at compile-time "
"using the ``addPrePopTask`` function. This function takes a no-argument "
"function to be applied during compilation, and is useful for adding "
"renaming passes, as shown in the following example:"
msgstr ""
"``BlackBox`` 或 ``Component`` 的 IO 可以在编译时使用 ``addPrePopTask`` "
"函数重命名。此函数在编译期间调用一个无参数函数，对于添加重命名通道非常有用，如下所示："

#: ../../SpinalHDL/Structuring/blackbox.rst:290
msgid "Add RTL source"
msgstr "添加 RTL 源"

#: ../../SpinalHDL/Structuring/blackbox.rst:292
msgid ""
"With the function ``addRTLPath()`` you can associate your RTL sources "
"with the blackbox. After the generation of your SpinalHDL code you can "
"call the function ``mergeRTLSource`` to merge all of the sources "
"together."
msgstr ""
"使用函数 ``addRTLPath()`` ，您可以将 RTL 源与黑盒关联起来。生成 SpinalHDL 代码后，您可以调用函数 "
"``mergeRTLSource`` 将所有源合并在一起。"

#: ../../SpinalHDL/Structuring/blackbox.rst:330
msgid "VHDL - No numeric type"
msgstr "VHDL - 无数值类型"

#: ../../SpinalHDL/Structuring/blackbox.rst:332
msgid ""
"If you want to use only ``std_logic_vector`` in your blackbox component, "
"you can add the tag ``noNumericType`` to the blackbox."
msgstr "如果您只想在黑盒组件中使用 ``std_logic_vector`` ，则可以将标签 ``noNumericType`` 添加到黑盒中。"

#: ../../SpinalHDL/Structuring/blackbox.rst:351
msgid "The code above will generate the following VHDL:"
msgstr "上面的代码将生成以下 VHDL："

