# ğŸ–‹ **Writeback Stage (WB) - RISC-V Processor**  

## ğŸ“Œ **Overview**  

The **Writeback stage** is the fifth and final stage in the **RISC-V processor pipeline**. It is responsible for:  

âœ”ï¸ Writing the result back to the **register file**.  
âœ”ï¸ Handling data from the **Execute** or **Memory Access** stage.  
âœ”ï¸ Ensuring correct data forwarding for subsequent instructions.  

This module is designed using **SystemVerilog** and is compatible with **Yosys, Icarus Verilog**, and other FPGA tools.  
