#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 22 22:40:48 2021
# Process ID: 15224
# Current directory: C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10040 C:\Users\gianl\Desktop\ultimo test\Progetto di Reti Logiche\10611773_10607366\10611773_10607366.xpr
# Log file: C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/vivado.log
# Journal file: C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.105 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/gianl/Desktop/ultimo test/RL-generator-2020-2021-main/gen_testbench_reset.vhd}} -to_files {{C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/telegram_reset/imports/RL-generator-2020-2021-main/gen_testbench_reset.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/telegram_reset/imports/RL-generator-2020-2021-main/gen_testbench_reset.vhd' with file 'C:/Users/gianl/Desktop/ultimo test/RL-generator-2020-2021-main/gen_testbench_reset.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/gianl/Desktop/ultimo test/RL-generator-2020-2021-main/gen_testbench_reset.vhd' to 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/telegram_reset/imports/RL-generator-2020-2021-main/gen_testbench_reset.vhd'.
launch_simulation -simset [get_filesets telegram_reset ] -mode post-synthesis -type functional
Command: launch_simulation -simset telegram_reset -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'telegram_reset'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1154.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/constrs_1/imports/Progetto di Reti Logiche/clock.xdc]
Finished Parsing XDC File [C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/constrs_1/imports/Progetto di Reti Logiche/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1265.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1370.117 ; gain = 354.012
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'telegram_reset'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/telegram_reset/imports/RL-generator-2020-2021-main/gen_testbench_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim'
"xelab -wto 04384d7aca2a43bc9ac4ebbd16d88742 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 04384d7aca2a43bc9ac4ebbd16d88742 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110101011101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011000100011111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110110011101100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000011100000111000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011100...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111011001111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101011101010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010111010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101010001000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111010111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111110101010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010010101101001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001100000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100011100100111001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111001111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111010100001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101001...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1826.926 ; gain = 434.098
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.sim/telegram_reset/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:telegram_reset:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /project_tb/pix_num was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.488 ; gain = 64.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1909.488 ; gain = 893.383
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 457023550100 ps : File "C:/Users/gianl/Desktop/ultimo test/Progetto di Reti Logiche/10611773_10607366/10611773_10607366.srcs/telegram_reset/imports/RL-generator-2020-2021-main/gen_testbench_reset.vhd" Line 159
run: Time (s): cpu = 00:02:11 ; elapsed = 00:06:58 . Memory (MB): peak = 1915.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset telegram_reset -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 22:51:27 2021...
