###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID lab1-4.eng.utah.edu)
#  Generated on:      Mon Nov 27 18:45:23 2023
#  Design:            soc_top
#  Command:           report_timing > ${rpt_dir}/timing_final.rpt
###############################################################
Path 1: MET Setup Check with Pin chip_displayer/display_h1_reg[3]/CLK 
Endpoint:   chip_displayer/display_h1_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: chip_displayer/display_h1_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.074
- Setup                         0.288
+ Phase Shift                 100.000
= Required Time                99.786
- Arrival Time                  5.215
= Slack Time                   94.571
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.074
     = Beginpoint Arrival Time       0.074
     +----------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                  |              |         |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+---------+----------| 
     | chip_displayer/display_h1_reg[3] | CLK ^        |         |       |   0.074 |   94.645 | 
     | chip_displayer/display_h1_reg[3] | CLK ^ -> Q ^ | DFFQX1  | 4.447 |   4.521 |   99.092 | 
     | chip_displayer/g6218__2346       | A ^ -> Z v   | NAND2X1 | 0.303 |   4.824 |   99.395 | 
     | chip_displayer/g5898__2398       | A v -> Z ^   | NAND3X1 | 0.391 |   5.215 |   99.786 | 
     | chip_displayer/display_h1_reg[3] | D ^          | DFFQX1  | 0.000 |   5.215 |   99.786 | 
     +----------------------------------------------------------------------------------------+ 

