{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634340915346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634340915362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:35:15 2021 " "Processing started: Fri Oct 15 16:35:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634340915362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340915362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340915362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1634340915724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634340915724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux2_1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux4_1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux16_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux16_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_testbench " "Found entity 2: D_FF_testbench" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/D_FF.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder2_4 " "Found entity 1: edecoder2_4" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder2_4_testbench " "Found entity 2: edecoder2_4_testbench" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder2_4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder3_8 " "Found entity 1: edecoder3_8" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder3_8_testbench " "Found entity 2: edecoder3_8_testbench" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder3_8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder5_32 " "Found entity 1: edecoder5_32" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder5_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder5_32_testbench " "Found entity 2: edecoder5_32_testbench" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder5_32.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file ed_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eD_FF " "Found entity 1: eD_FF" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/eD_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 eD_FF_testbench " "Found entity 2: eD_FF_testbench" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/eD_FF.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_testbench " "Found entity 2: register64_testbench" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_32x " "Found entity 1: register64_32x" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64_32x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_32x_testbench " "Found entity 2: register64_32x_testbench" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64_32x.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_file_testbench " "Found entity 2: register_file_testbench" {  } { { "register_file.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register_file.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_64x " "Found entity 1: mux32_1_64x" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_64x_testbench " "Found entity 2: mux32_1_64x_testbench" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_testbench " "Found entity 2: regfile_testbench" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634340924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wsel register_file.sv(12) " "Verilog HDL Implicit Net warning at register_file.sv(12): created implicit net for \"wsel\"" {  } { { "register_file.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/register_file.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wsel regfile.sv(12) " "Verilog HDL Implicit Net warning at regfile.sv(12): created implicit net for \"wsel\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634340924734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edecoder5_32 edecoder5_32:dec " "Elaborating entity \"edecoder5_32\" for hierarchy \"edecoder5_32:dec\"" {  } { { "regfile.sv" "dec" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edecoder2_4 edecoder5_32:dec\|edecoder2_4:s " "Elaborating entity \"edecoder2_4\" for hierarchy \"edecoder5_32:dec\|edecoder2_4:s\"" {  } { { "edecoder5_32.sv" "s" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder5_32.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edecoder3_8 edecoder5_32:dec\|edecoder3_8:d0 " "Elaborating entity \"edecoder3_8\" for hierarchy \"edecoder5_32:dec\|edecoder3_8:d0\"" {  } { { "edecoder5_32.sv" "d0" { Text "C:/Users/hunte/Documents/EE469/Lab1/edecoder5_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64_32x register64_32x:r64_32 " "Elaborating entity \"register64_32x\" for hierarchy \"register64_32x:r64_32\"" {  } { { "regfile.sv" "r64_32" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64 register64_32x:r64_32\|register64:eachRegister\[0\].register " "Elaborating entity \"register64\" for hierarchy \"register64_32x:r64_32\|register64:eachRegister\[0\].register\"" {  } { { "register64_32x.sv" "eachRegister\[0\].register" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64_32x.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eD_FF register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d " "Elaborating entity \"eD_FF\" for hierarchy \"register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d\"" {  } { { "register64.sv" "eachBit\[0\].d" { Text "C:/Users/hunte/Documents/EE469/Lab1/register64.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d\|mux2_1:m " "Elaborating entity \"mux2_1\" for hierarchy \"register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d\|mux2_1:m\"" {  } { { "eD_FF.sv" "m" { Text "C:/Users/hunte/Documents/EE469/Lab1/eD_FF.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d\|D_FF:d_ff " "Elaborating entity \"D_FF\" for hierarchy \"register64_32x:r64_32\|register64:eachRegister\[0\].register\|eD_FF:eachBit\[0\].d\|D_FF:d_ff\"" {  } { { "eD_FF.sv" "d_ff" { Text "C:/Users/hunte/Documents/EE469/Lab1/eD_FF.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1_64x mux32_1_64x:m32_1x64_1 " "Elaborating entity \"mux32_1_64x\" for hierarchy \"mux32_1_64x:m32_1x64_1\"" {  } { { "regfile.sv" "m32_1x64_1" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340926443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32 " "Elaborating entity \"mux32_1\" for hierarchy \"mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32\"" {  } { { "mux32_1_64x.sv" "genm\[0\].mux32" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1_64x.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340926612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32\|mux16_1:m0 " "Elaborating entity \"mux16_1\" for hierarchy \"mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32\|mux16_1:m0\"" {  } { { "mux32_1.sv" "m0" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux32_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340926612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32\|mux16_1:m0\|mux4_1:m0 " "Elaborating entity \"mux4_1\" for hierarchy \"mux32_1_64x:m32_1x64_1\|mux32_1:genm\[0\].mux32\|mux16_1:m0\|mux4_1:m0\"" {  } { { "mux16_1.sv" "m0" { Text "C:/Users/hunte/Documents/EE469/Lab1/mux16_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634340926612 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634341003968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634341004109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hunte/Documents/EE469/Lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hunte/Documents/EE469/Lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634341004373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634341005631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634341005631 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[0\] " "No output dependent on input pin \"WriteRegister\[0\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634341005760 "|regfile|WriteRegister[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[1\] " "No output dependent on input pin \"WriteRegister\[1\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634341005760 "|regfile|WriteRegister[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[2\] " "No output dependent on input pin \"WriteRegister\[2\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634341005760 "|regfile|WriteRegister[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[3\] " "No output dependent on input pin \"WriteRegister\[3\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634341005760 "|regfile|WriteRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[4\] " "No output dependent on input pin \"WriteRegister\[4\]\"" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab1/regfile.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634341005760 "|regfile|WriteRegister[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1634341005760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634341005760 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634341005760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634341005760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634341005760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634341005792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:36:45 2021 " "Processing ended: Fri Oct 15 16:36:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634341005792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634341005792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634341005792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634341005792 ""}
