
                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Thu Nov  6 09:38:12 2025

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers: 2484 out of  5280 (47%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3468 out of  5280 (66%)
      Number of logic LUT4s:             983
      Number of inserted feedthru LUT4s: 2193
      Number of replicated LUT4s:         52
      Number of ripple logic:            120 (240 LUT4s)
   Number of IO sites used:   28 out of 39 (72%)
      Number of IO sites used for general PIO: 25
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 25 out of 36 (69%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 28 out of 39 (72%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port i_clk)
      Net pll_clk_int: 2472 loads, 2472 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  87
      Net VCC_net: 2 loads, 0 SLICEs
      Net n20200: 1 loads, 1 SLICEs
      Net n10080: 512 loads, 512 SLICEs
      Net Controller_inst.n14511: 4 loads, 4 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net Controller_inst.n10082: 16 loads, 16 SLICEs
      Net Controller_inst.n10092: 16 loads, 16 SLICEs
      Net Controller_inst.n10088: 16 loads, 16 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 16 loads, 16 SLICEs
      Net Controller_inst.n10090: 16 loads, 16 SLICEs
      Net Controller_inst.n10098: 16 loads, 16 SLICEs
      Net Controller_inst.n10096: 16 loads, 16 SLICEs
      Net Controller_inst.n10104: 16 loads, 16 SLICEs
      Net Controller_inst.n10108: 16 loads, 16 SLICEs
      Net Controller_inst.n10116: 16 loads, 16 SLICEs
      Net Controller_inst.n10100: 16 loads, 16 SLICEs
      Net Controller_inst.n10106: 16 loads, 16 SLICEs
      Net Controller_inst.n10122: 16 loads, 16 SLICEs
      Net Controller_inst.n10132: 16 loads, 16 SLICEs
      Net Controller_inst.n10138: 16 loads, 16 SLICEs
      Net Controller_inst.n10148: 16 loads, 16 SLICEs
      Net Controller_inst.n10154: 16 loads, 16 SLICEs
      Net Controller_inst.n10164: 16 loads, 16 SLICEs
      Net Controller_inst.n10166: 16 loads, 16 SLICEs
      Net Controller_inst.n10168: 16 loads, 16 SLICEs
      Net Controller_inst.n10170: 16 loads, 16 SLICEs
      Net Controller_inst.n10172: 16 loads, 16 SLICEs
      Net Controller_inst.n10130: 16 loads, 16 SLICEs
      Net Controller_inst.n10146: 16 loads, 16 SLICEs
      Net Controller_inst.n10162: 16 loads, 16 SLICEs
      Net Controller_inst.n10038: 16 loads, 16 SLICEs
      Net Controller_inst.n10044: 16 loads, 16 SLICEs
      Net Controller_inst.n10052: 16 loads, 16 SLICEs
      Net Controller_inst.n10058: 16 loads, 16 SLICEs
      Net Controller_inst.n10064: 16 loads, 16 SLICEs
      Net Controller_inst.n10068: 16 loads, 16 SLICEs
      Net Controller_inst.n10074: 16 loads, 16 SLICEs
      Net Controller_inst.n10110: 512 loads, 512 SLICEs
      Net Controller_inst.n1178: 3 loads, 3 SLICEs
      Net Controller_inst.n4_adj_2577: 32 loads, 32 SLICEs
      Net Controller_inst.n4_adj_2578: 14 loads, 14 SLICEs
      Net Controller_inst.n11_c: 32 loads, 32 SLICEs
      Net Controller_inst.n10102: 7 loads, 7 SLICEs
      Net Controller_inst.n6_adj_2584: 32 loads, 32 SLICEs
      Net Controller_inst.n7: 1 loads, 1 SLICEs
      Net Controller_inst.n17169: 1 loads, 1 SLICEs
      Net Controller_inst.n21378: 1 loads, 1 SLICEs
      Net Controller_inst.n25304: 1 loads, 1 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 512 loads, 512 SLICEs
      Net Controller_inst.n20886: 1 loads, 1 SLICEs
      Net Controller_inst.n10086: 16 loads, 16 SLICEs
      Net Controller_inst.n2902: 16 loads, 16 SLICEs
      Net Controller_inst.int_STM32_TX_Ready_N_2540: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n14515: 3 loads, 3 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n14528: 10 loads, 10 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n22017: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15249: 11 loads,
     11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21397: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14538: 1 loads, 1
     SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14561: 8 loads, 8
     SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14520: 3 loads,
     3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.int_RHD_TX_Ready
     _N_2537: 1 loads, 1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14532: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22013: 1 loads,
     1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14536:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14356:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15231:
     6 loads, 6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14357:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14358:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14359:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14370:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14371:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14369:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14372:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14381:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14380:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14382:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14383:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14398:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14399:

                                    Page 3





Design Summary (cont)
---------------------
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14400:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14596:
     4 loads, 4 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14602:
     3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_addr_nxt_w_0__N_2379: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_addr_nxt_w_0__N_2387: 8 loads, 8 SLICEs
   Number of LSRs:  4
      Net n17254: 1 loads, 1 SLICEs
      Net maxfan_replicated_net_1480: 478 loads, 478 SLICEs
      Net o_reset_c: 1000 loads, 1000 SLICEs
      Net maxfan_replicated_net_999: 967 loads, 967 SLICEs
   Top 10 highest fanout non-clock nets:
      Net maxfan_replicated_net_999: 1000 loads
      Net o_reset_c: 1000 loads
      Net Controller_inst.int_STM32_TX_DV: 534 loads
      Net Controller_inst.n10110: 512 loads
      Net n10080: 512 loads
      Net maxfan_replicated_net_1480: 479 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1]:
     224 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]:
     152 loads
      Net VCC_net: 82 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2]:
     58 loads





   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

INFO <52291017> - map: Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO

                                    Page 4





Design Errors/Warnings (cont)
-----------------------------
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
WARNING <71003020> - map: Top module port 'i_STM32_SPI_MISO' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'CTRL0_IN' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i_STM32_SPI_MISO' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'CTRL0_IN' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_CS_n      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_Clk       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_MOSI      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED1_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED2_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED3_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED4_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[3]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[2]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[1]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[0]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[7]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[6]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[5]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[4]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[3]  | OUTPUT    |           |       |       |           |

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[2]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[1]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[0]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_RHD_SPI_MISO      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB0_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB2_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB1_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      i_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     pll_clk_int
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             47
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_inst/lscc_pll_inst/u_PLL_B

                                    Page 6





ASIC Components (cont)
----------------------
         Type: PLL
Instance Name: Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0
     /_FABRIC.u_fifo/waddr_r_0__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 117 MB
Checksum -- map: 4d99b0c31e11effa29bbd046e2bd270c9b081344








































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
