{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599214634312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599214634331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:47:13 2020 " "Processing started: Fri Sep 04 15:47:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599214634331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214634331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214634331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599214636901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599214636901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_stage2_tb " "Found entity 1: lab7_stage2_tb" {  } { { "stage2_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/stage2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/shifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670659 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/regfile.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670659 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/regfile.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670659 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux8 " "Found entity 4: Mux8" {  } { { "regfile.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/regfile.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670682 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lab7_top.v(163) " "Verilog HDL Expression warning at lab7_top.v(163): truncated literal to match 8 bits" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599214670701 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 lab7_top.v(172) " "Verilog HDL Expression warning at lab7_top.v(172): truncated literal to match 8 bits" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 172 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599214670703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.v 6 6 " "Found 6 design units, including 6 entities, in source file lab7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""} { "Info" "ISGN_ENTITY_NAME" "2 equals " "Found entity 2: equals" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""} { "Info" "ISGN_ENTITY_NAME" "3 enableSwitches " "Found entity 3: enableSwitches" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""} { "Info" "ISGN_ENTITY_NAME" "4 enableLEDs " "Found entity 4: enableLEDs" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""} { "Info" "ISGN_ENTITY_NAME" "5 triStateBuffer " "Found entity 5: triStateBuffer" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""} { "Info" "ISGN_ENTITY_NAME" "6 sseg " "Found entity 6: sseg" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_autograder_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_autograder_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_check_tb " "Found entity 1: lab7_check_tb" {  } { { "lab7_autograder_check.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_autograder_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instructionDecoder.v(87) " "Verilog HDL warning at instructionDecoder.v(87): extended using \"x\" or \"z\"" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/instructionDecoder.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 2 2 " "Found 2 design units, including 2 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/instructionDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670764 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux3H " "Found entity 2: Mux3H" {  } { { "instructionDecoder.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/instructionDecoder.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670764 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fsm_tb.v(81) " "Verilog HDL Module Instantiation warning at fsm_tb.v(81): ignored dangling comma in List of Port Connections" {  } { { "fsm_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm_tb.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1599214670777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "fsm_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm_tb.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670783 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sDecode fsm_tb.v 5 fsm.v(114) " "Verilog HDL macro warning at fsm.v(114): overriding existing definition for macro \"sDecode\", which was defined in \"fsm_tb.v\", line 5" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 114 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670797 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetB fsm_tb.v 6 fsm.v(117) " "Verilog HDL macro warning at fsm.v(117): overriding existing definition for macro \"sGetB\", which was defined in \"fsm_tb.v\", line 6" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 117 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670798 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetA fsm_tb.v 7 fsm.v(118) " "Verilog HDL macro warning at fsm.v(118): overriding existing definition for macro \"sGetA\", which was defined in \"fsm_tb.v\", line 7" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 118 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670798 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sAND_ADD fsm_tb.v 8 fsm.v(119) " "Verilog HDL macro warning at fsm.v(119): overriding existing definition for macro \"sAND_ADD\", which was defined in \"fsm_tb.v\", line 8" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 119 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670799 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sMVN_MOV fsm_tb.v 9 fsm.v(120) " "Verilog HDL macro warning at fsm.v(120): overriding existing definition for macro \"sMVN_MOV\", which was defined in \"fsm_tb.v\", line 9" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 120 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670799 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sGetStatus fsm_tb.v 10 fsm.v(121) " "Verilog HDL macro warning at fsm.v(121): overriding existing definition for macro \"sGetStatus\", which was defined in \"fsm_tb.v\", line 10" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 121 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670799 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sResultToRd fsm_tb.v 11 fsm.v(122) " "Verilog HDL macro warning at fsm.v(122): overriding existing definition for macro \"sResultToRd\", which was defined in \"fsm_tb.v\", line 11" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 122 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670799 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sMovImToRn fsm_tb.v 12 fsm.v(123) " "Verilog HDL macro warning at fsm.v(123): overriding existing definition for macro \"sMovImToRn\", which was defined in \"fsm_tb.v\", line 12" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 123 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599214670799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(166) " "Verilog HDL warning at fsm.v(166): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(177) " "Verilog HDL warning at fsm.v(177): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(187) " "Verilog HDL warning at fsm.v(187): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(196) " "Verilog HDL warning at fsm.v(196): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(221) " "Verilog HDL warning at fsm.v(221): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670800 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(229) " "Verilog HDL warning at fsm.v(229): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(298) " "Verilog HDL warning at fsm.v(298): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 298 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(308) " "Verilog HDL warning at fsm.v(308): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 308 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(328) " "Verilog HDL warning at fsm.v(328): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(374) " "Verilog HDL warning at fsm.v(374): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 374 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(385) " "Verilog HDL warning at fsm.v(385): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(396) " "Verilog HDL warning at fsm.v(396): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 396 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(407) " "Verilog HDL warning at fsm.v(407): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670802 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(418) " "Verilog HDL warning at fsm.v(418): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670803 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "control fsm.v(66) " "Verilog Module Declaration warning at fsm.v(66): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"control\"" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 66 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599214670803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670809 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFF " "Found entity 2: vDFF" {  } { { "fsm.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/fsm.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(189) " "Verilog HDL warning at datapath.v(189): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/datapath.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599214670823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/datapath.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670833 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2a " "Found entity 2: Mux2a" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/datapath.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670833 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux4b " "Found entity 3: Mux4b" {  } { { "datapath.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/datapath.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670833 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(161) " "Verilog HDL Module Instantiation warning at cpu.v(161): ignored dangling comma in List of Port Connections" {  } { { "cpu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/cpu.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1599214670848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/cpu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670882 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670882 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "alu.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/alu.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599214670882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214670882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599214671153 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "PC lab7_top.v(65) " "Verilog HDL error at lab7_top.v(65): can't resolve reference to object \"PC\"" {  } { { "lab7_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/lab7_top.v" 65 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599214671158 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599214671159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/Users/herei/Desktop/CPEN/CPEN211/programs/lab7/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214671294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599214671784 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 04 15:47:51 2020 " "Processing ended: Fri Sep 04 15:47:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599214671784 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599214671784 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599214671784 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214671784 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599214672705 ""}
