INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/bistabil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bistabil
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sim_1/new/tb_bis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bis
