# BEATSYNC

<!-- First Section -->
## Team Details
<details>
  <summary>Detail</summary>

  > Semester: 3rd Sem B. Tech. CSE

  > Section: S1

  > Member-1: Name T Amith Teja, Roll No. 231CS159, email amithtejat.231cs159@nitk.edu.in

  > member-2: Name Tejavath Shashank, Roll No. 231CS160, email tejavathshashank.231cs160@nitk.edu.in

  > Member-3: Name S V Karthikeya, Roll No. 231CS150, email svkarthikeya.231cs150@nitk.edu.in
</details>

<!-- Second Section -->
## Abstract
<details>
  <summary>Detail</summary>
  
  > Write your updatede abstract here
</details>

<!-- Third Section -->
## Working
<details>
  <summary>Detail</summary>

  > Explain the working of your model with the help of a functional table (compulsory) followed by the flowchart.
</details>

<!-- Fourth Section -->
## Logisim Circuit Diagram
<details>
  <summary>Detail</summary>

  > Update a neat logisim circuit diagram
</details>

<!-- Fifth Section -->
## Verilog Code
<details>
  <summary>Detail</summary>

  > Neatly update the Verilog code in code style only.
</details>
