--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6255 paths analyzed, 1148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.351ns.
--------------------------------------------------------------------------------
Slack:                  14.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/down_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.593 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/down_btn_cond/M_ctr_q_3 to processor/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.DQ       Tcko                  0.525   processor/down_btn_cond/M_ctr_q[3]
                                                       processor/down_btn_cond/M_ctr_q_3
    SLICE_X9Y38.A2       net (fanout=2)        1.023   processor/down_btn_cond/M_ctr_q[3]
    SLICE_X9Y38.A        Tilo                  0.259   processor/out1_4
                                                       processor/down_btn_cond/out1
    SLICE_X13Y38.C2      net (fanout=2)        1.047   processor/out_4
    SLICE_X13Y38.C       Tilo                  0.259   processor/M_last_q_1
                                                       processor/down_btn_cond/out4
    SLICE_X14Y41.D1      net (fanout=2)        1.030   processor/M_down_btn_cond_out
    SLICE_X14Y41.D       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.A3      net (fanout=1)        0.534   processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd1-In5
                                                       processor/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.627ns logic, 3.634ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  14.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_current_map_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_3 to processor/M_current_map_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[3]
                                                       processor/start_btn_cond/M_ctr_q_3
    SLICE_X19Y41.A2      net (fanout=2)        1.049   processor/start_btn_cond/M_ctr_q[3]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y39.D2      net (fanout=3)        1.200   processor/M_start_btn_cond_out
    SLICE_X13Y39.D       Tilo                  0.259   M_processor_out[11]
                                                       processor/_n0188_inv1
    SLICE_X13Y39.CE      net (fanout=1)        0.598   processor/_n0188_inv
    SLICE_X13Y39.CLK     Tceck                 0.403   M_processor_out[11]
                                                       processor/M_current_map_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (1.656ns logic, 3.584ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  14.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_3 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[3]
                                                       processor/start_btn_cond/M_ctr_q_3
    SLICE_X19Y41.A2      net (fanout=2)        1.049   processor/start_btn_cond/M_ctr_q[3]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y38.B3      net (fanout=3)        0.838   processor/M_start_btn_cond_out
    SLICE_X13Y38.B       Tilo                  0.259   processor/M_last_q_1
                                                       processor/M_state_q_FSM_FFd2-In1
    SLICE_X14Y42.C1      net (fanout=1)        0.993   processor/M_state_q_FSM_FFd2-In1
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (1.602ns logic, 3.617ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_current_map_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_3 to processor/M_current_map_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[3]
                                                       processor/start_btn_cond/M_ctr_q_3
    SLICE_X19Y41.A2      net (fanout=2)        1.049   processor/start_btn_cond/M_ctr_q[3]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y39.D2      net (fanout=3)        1.200   processor/M_start_btn_cond_out
    SLICE_X13Y39.D       Tilo                  0.259   M_processor_out[11]
                                                       processor/_n0188_inv1
    SLICE_X13Y39.CE      net (fanout=1)        0.598   processor/_n0188_inv
    SLICE_X13Y39.CLK     Tceck                 0.365   M_processor_out[11]
                                                       processor/M_current_map_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (1.618ns logic, 3.584ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_18 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_18 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[19]
                                                       processor/reset_btn_cond/M_ctr_q_18
    SLICE_X14Y40.A1      net (fanout=2)        0.994   processor/reset_btn_cond/M_ctr_q[18]
    SLICE_X14Y40.A       Tilo                  0.235   processor/M_reset_ctr_value[3]_PWR_3_o_equal_24_o
                                                       processor/reset_btn_cond/out2
    SLICE_X13Y38.A3      net (fanout=4)        0.822   processor/out1_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.651ns logic, 3.390ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/down_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.593 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/down_btn_cond/M_ctr_q_3 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.DQ       Tcko                  0.525   processor/down_btn_cond/M_ctr_q[3]
                                                       processor/down_btn_cond/M_ctr_q_3
    SLICE_X9Y38.A2       net (fanout=2)        1.023   processor/down_btn_cond/M_ctr_q[3]
    SLICE_X9Y38.A        Tilo                  0.259   processor/out1_4
                                                       processor/down_btn_cond/out1
    SLICE_X13Y38.C2      net (fanout=2)        1.047   processor/out_4
    SLICE_X13Y38.C       Tilo                  0.259   processor/M_last_q_1
                                                       processor/down_btn_cond/out4
    SLICE_X15Y41.B5      net (fanout=2)        0.717   processor/M_down_btn_cond_out
    SLICE_X15Y41.B       Tilo                  0.259   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd2-In21_SW0
    SLICE_X14Y42.C4      net (fanout=2)        0.561   processor/N3
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (1.651ns logic, 3.348ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  14.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/down_btn_cond/M_ctr_q_5 (FF)
  Destination:          processor/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.593 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/down_btn_cond/M_ctr_q_5 to processor/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.BQ       Tcko                  0.525   processor/down_btn_cond/M_ctr_q[7]
                                                       processor/down_btn_cond/M_ctr_q_5
    SLICE_X9Y38.A1       net (fanout=2)        0.733   processor/down_btn_cond/M_ctr_q[5]
    SLICE_X9Y38.A        Tilo                  0.259   processor/out1_4
                                                       processor/down_btn_cond/out1
    SLICE_X13Y38.C2      net (fanout=2)        1.047   processor/out_4
    SLICE_X13Y38.C       Tilo                  0.259   processor/M_last_q_1
                                                       processor/down_btn_cond/out4
    SLICE_X14Y41.D1      net (fanout=2)        1.030   processor/M_down_btn_cond_out
    SLICE_X14Y41.D       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.A3      net (fanout=1)        0.534   processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd1-In5
                                                       processor/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (1.627ns logic, 3.344ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  14.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_9 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_9 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.BQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[11]
                                                       processor/enter_btn_cond/M_ctr_q_9
    SLICE_X21Y41.A2      net (fanout=2)        0.961   processor/enter_btn_cond/M_ctr_q[9]
    SLICE_X21Y41.A       Tilo                  0.259   processor/M_enter_btn_cond_out_inv
                                                       processor/enter_btn_cond/out3
    SLICE_X14Y41.C3      net (fanout=5)        1.112   processor/out2
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (1.602ns logic, 3.381ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_10 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_10 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.CQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[11]
                                                       processor/enter_btn_cond/M_ctr_q_10
    SLICE_X21Y41.A1      net (fanout=2)        0.958   processor/enter_btn_cond/M_ctr_q[10]
    SLICE_X21Y41.A       Tilo                  0.259   processor/M_enter_btn_cond_out_inv
                                                       processor/enter_btn_cond/out3
    SLICE_X14Y41.C3      net (fanout=5)        1.112   processor/out2
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.602ns logic, 3.378ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  14.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_19 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.285 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_19 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[19]
                                                       processor/reset_btn_cond/M_ctr_q_19
    SLICE_X14Y40.A2      net (fanout=2)        0.925   processor/reset_btn_cond/M_ctr_q[19]
    SLICE_X14Y40.A       Tilo                  0.235   processor/M_reset_ctr_value[3]_PWR_3_o_equal_24_o
                                                       processor/reset_btn_cond/out2
    SLICE_X13Y38.A3      net (fanout=4)        0.822   processor/out1_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.651ns logic, 3.321ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_5 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_5 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[7]
                                                       processor/reset_btn_cond/M_ctr_q_5
    SLICE_X14Y40.C1      net (fanout=2)        0.970   processor/reset_btn_cond/M_ctr_q[5]
    SLICE_X14Y40.C       Tilo                  0.235   processor/M_reset_ctr_value[3]_PWR_3_o_equal_24_o
                                                       processor/reset_btn_cond/out1
    SLICE_X13Y38.A4      net (fanout=4)        0.755   processor/out_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.651ns logic, 3.299ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_3 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[3]
                                                       processor/reset_btn_cond/M_ctr_q_3
    SLICE_X14Y40.C2      net (fanout=2)        0.959   processor/reset_btn_cond/M_ctr_q[3]
    SLICE_X14Y40.C       Tilo                  0.235   processor/M_reset_ctr_value[3]_PWR_3_o_equal_24_o
                                                       processor/reset_btn_cond/out1
    SLICE_X13Y38.A4      net (fanout=4)        0.755   processor/out_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.651ns logic, 3.288ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_5 (FF)
  Destination:          processor/M_current_map_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_5 to processor/M_current_map_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[7]
                                                       processor/start_btn_cond/M_ctr_q_5
    SLICE_X19Y41.A1      net (fanout=2)        0.733   processor/start_btn_cond/M_ctr_q[5]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y39.D2      net (fanout=3)        1.200   processor/M_start_btn_cond_out
    SLICE_X13Y39.D       Tilo                  0.259   M_processor_out[11]
                                                       processor/_n0188_inv1
    SLICE_X13Y39.CE      net (fanout=1)        0.598   processor/_n0188_inv
    SLICE_X13Y39.CLK     Tceck                 0.403   M_processor_out[11]
                                                       processor/M_current_map_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (1.656ns logic, 3.268ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_5 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_5 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[7]
                                                       processor/start_btn_cond/M_ctr_q_5
    SLICE_X19Y41.A1      net (fanout=2)        0.733   processor/start_btn_cond/M_ctr_q[5]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y38.B3      net (fanout=3)        0.838   processor/M_start_btn_cond_out
    SLICE_X13Y38.B       Tilo                  0.259   processor/M_last_q_1
                                                       processor/M_state_q_FSM_FFd2-In1
    SLICE_X14Y42.C1      net (fanout=1)        0.993   processor/M_state_q_FSM_FFd2-In1
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (1.602ns logic, 3.301ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/up_btn_cond/M_ctr_q_14 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.590 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/up_btn_cond/M_ctr_q_14 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   processor/up_btn_cond/M_ctr_q[15]
                                                       processor/up_btn_cond/M_ctr_q_14
    SLICE_X7Y44.C2       net (fanout=2)        1.163   processor/up_btn_cond/M_ctr_q[14]
    SLICE_X7Y44.C        Tilo                  0.259   processor/out1_1
                                                       processor/up_btn_cond/out2
    SLICE_X9Y44.C5       net (fanout=2)        0.495   processor/out1_1
    SLICE_X9Y44.C        Tilo                  0.259   processor/M_last_q_3
                                                       processor/up_btn_cond/out4
    SLICE_X14Y41.B5      net (fanout=3)        1.045   processor/M_up_btn_cond_out
    SLICE_X14Y41.B       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd2-In21_SW2
    SLICE_X15Y41.A1      net (fanout=1)        0.539   processor/N14
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.602ns logic, 3.242ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/left_btn_cond/M_ctr_q_18 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/left_btn_cond/M_ctr_q_18 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   processor/left_btn_cond/M_ctr_q[19]
                                                       processor/left_btn_cond/M_ctr_q_18
    SLICE_X11Y44.C3      net (fanout=2)        0.766   processor/left_btn_cond/M_ctr_q[18]
    SLICE_X11Y44.C       Tilo                  0.259   processor/out1_2
                                                       processor/left_btn_cond/out2
    SLICE_X9Y44.A1       net (fanout=2)        0.749   processor/out1_2
    SLICE_X9Y44.A        Tilo                  0.259   processor/M_last_q_3
                                                       processor/left_btn_cond/out4
    SLICE_X15Y41.B3      net (fanout=2)        1.176   processor/M_left_btn_cond_out
    SLICE_X15Y41.B       Tilo                  0.259   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd2-In21_SW0
    SLICE_X14Y42.C4      net (fanout=2)        0.561   processor/N3
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.602ns logic, 3.252ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/start_btn_cond/M_ctr_q_5 (FF)
  Destination:          processor/M_current_map_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/start_btn_cond/M_ctr_q_5 to processor/M_current_map_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   processor/start_btn_cond/M_ctr_q[7]
                                                       processor/start_btn_cond/M_ctr_q_5
    SLICE_X19Y41.A1      net (fanout=2)        0.733   processor/start_btn_cond/M_ctr_q[5]
    SLICE_X19Y41.A       Tilo                  0.259   processor/M_start_btn_cond_out_inv
                                                       processor/start_btn_cond/out1
    SLICE_X17Y41.C1      net (fanout=3)        0.737   processor/out_3
    SLICE_X17Y41.C       Tilo                  0.259   processor/M_last_q
                                                       processor/start_btn_cond/out4
    SLICE_X13Y39.D2      net (fanout=3)        1.200   processor/M_start_btn_cond_out
    SLICE_X13Y39.D       Tilo                  0.259   M_processor_out[11]
                                                       processor/_n0188_inv1
    SLICE_X13Y39.CE      net (fanout=1)        0.598   processor/_n0188_inv
    SLICE_X13Y39.CLK     Tceck                 0.365   M_processor_out[11]
                                                       processor/M_current_map_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.618ns logic, 3.268ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/left_btn_cond/M_ctr_q_16 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/left_btn_cond/M_ctr_q_16 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   processor/left_btn_cond/M_ctr_q[19]
                                                       processor/left_btn_cond/M_ctr_q_16
    SLICE_X11Y44.C2      net (fanout=2)        0.755   processor/left_btn_cond/M_ctr_q[16]
    SLICE_X11Y44.C       Tilo                  0.259   processor/out1_2
                                                       processor/left_btn_cond/out2
    SLICE_X9Y44.A1       net (fanout=2)        0.749   processor/out1_2
    SLICE_X9Y44.A        Tilo                  0.259   processor/M_last_q_3
                                                       processor/left_btn_cond/out4
    SLICE_X15Y41.B3      net (fanout=2)        1.176   processor/M_left_btn_cond_out
    SLICE_X15Y41.B       Tilo                  0.259   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd2-In21_SW0
    SLICE_X14Y42.C4      net (fanout=2)        0.561   processor/N3
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.602ns logic, 3.241ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/left_btn_cond/M_ctr_q_19 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/left_btn_cond/M_ctr_q_19 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.476   processor/left_btn_cond/M_ctr_q[19]
                                                       processor/left_btn_cond/M_ctr_q_19
    SLICE_X11Y44.C1      net (fanout=2)        0.745   processor/left_btn_cond/M_ctr_q[19]
    SLICE_X11Y44.C       Tilo                  0.259   processor/out1_2
                                                       processor/left_btn_cond/out2
    SLICE_X9Y44.A1       net (fanout=2)        0.749   processor/out1_2
    SLICE_X9Y44.A        Tilo                  0.259   processor/M_last_q_3
                                                       processor/left_btn_cond/out4
    SLICE_X15Y41.B3      net (fanout=2)        1.176   processor/M_left_btn_cond_out
    SLICE_X15Y41.B       Tilo                  0.259   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd2-In21_SW0
    SLICE_X14Y42.C4      net (fanout=2)        0.561   processor/N3
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.602ns logic, 3.231ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_13 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_13 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[15]
                                                       processor/reset_btn_cond/M_ctr_q_13
    SLICE_X13Y40.A4      net (fanout=2)        1.207   processor/reset_btn_cond/M_ctr_q[13]
    SLICE_X13Y40.A       Tilo                  0.259   processor/M_old_map_q[11]
                                                       processor/reset_btn_cond/out3
    SLICE_X13Y38.A6      net (fanout=4)        0.402   processor/out2_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.675ns logic, 3.183ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_2 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_2 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[3]
                                                       processor/enter_btn_cond/M_ctr_q_2
    SLICE_X23Y41.A2      net (fanout=2)        0.792   processor/enter_btn_cond/M_ctr_q[2]
    SLICE_X23Y41.A       Tilo                  0.259   processor/N18
                                                       processor/enter_btn_cond/out1
    SLICE_X14Y41.C6      net (fanout=5)        1.131   processor/out
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.602ns logic, 3.231ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/left_btn_cond/M_ctr_q_13 (FF)
  Destination:          processor/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.593 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/left_btn_cond/M_ctr_q_13 to processor/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.BQ      Tcko                  0.476   processor/left_btn_cond/M_ctr_q[15]
                                                       processor/left_btn_cond/M_ctr_q_13
    SLICE_X9Y44.B2       net (fanout=2)        0.941   processor/left_btn_cond/M_ctr_q[13]
    SLICE_X9Y44.B        Tilo                  0.259   processor/M_last_q_3
                                                       processor/left_btn_cond/out3
    SLICE_X9Y44.A4       net (fanout=2)        0.510   processor/out2_2
    SLICE_X9Y44.A        Tilo                  0.259   processor/M_last_q_3
                                                       processor/left_btn_cond/out4
    SLICE_X15Y41.B3      net (fanout=2)        1.176   processor/M_left_btn_cond_out
    SLICE_X15Y41.B       Tilo                  0.259   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd2-In21_SW0
    SLICE_X14Y42.C4      net (fanout=2)        0.561   processor/N3
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd2-In4
                                                       processor/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.602ns logic, 3.188ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/down_btn_cond/M_ctr_q_7 (FF)
  Destination:          processor/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.593 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/down_btn_cond/M_ctr_q_7 to processor/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.DQ       Tcko                  0.525   processor/down_btn_cond/M_ctr_q[7]
                                                       processor/down_btn_cond/M_ctr_q_7
    SLICE_X9Y38.A3       net (fanout=2)        0.553   processor/down_btn_cond/M_ctr_q[7]
    SLICE_X9Y38.A        Tilo                  0.259   processor/out1_4
                                                       processor/down_btn_cond/out1
    SLICE_X13Y38.C2      net (fanout=2)        1.047   processor/out_4
    SLICE_X13Y38.C       Tilo                  0.259   processor/M_last_q_1
                                                       processor/down_btn_cond/out4
    SLICE_X14Y41.D1      net (fanout=2)        1.030   processor/M_down_btn_cond_out
    SLICE_X14Y41.D       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.A3      net (fanout=1)        0.534   processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd1-In5
                                                       processor/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.627ns logic, 3.164ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_16 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_16 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.AQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[19]
                                                       processor/enter_btn_cond/M_ctr_q_16
    SLICE_X23Y41.C2      net (fanout=2)        0.755   processor/enter_btn_cond/M_ctr_q[16]
    SLICE_X23Y41.C       Tilo                  0.259   processor/N18
                                                       processor/enter_btn_cond/out2
    SLICE_X14Y41.C1      net (fanout=5)        1.145   processor/out1
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.602ns logic, 3.208ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/up_btn_cond/M_ctr_q_4 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.590 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/up_btn_cond/M_ctr_q_4 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   processor/up_btn_cond/M_ctr_q[7]
                                                       processor/up_btn_cond/M_ctr_q_4
    SLICE_X7Y44.A2       net (fanout=2)        0.751   processor/up_btn_cond/M_ctr_q[4]
    SLICE_X7Y44.A        Tilo                  0.259   processor/out1_1
                                                       processor/up_btn_cond/out1
    SLICE_X9Y44.C2       net (fanout=2)        0.824   processor/out_1
    SLICE_X9Y44.C        Tilo                  0.259   processor/M_last_q_3
                                                       processor/up_btn_cond/out4
    SLICE_X14Y41.B5      net (fanout=3)        1.045   processor/M_up_btn_cond_out
    SLICE_X14Y41.B       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd2-In21_SW2
    SLICE_X15Y41.A1      net (fanout=1)        0.539   processor/N14
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.602ns logic, 3.159ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/reset_btn_cond/M_ctr_q_2 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/reset_btn_cond/M_ctr_q_2 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CQ      Tcko                  0.525   processor/reset_btn_cond/M_ctr_q[3]
                                                       processor/reset_btn_cond/M_ctr_q_2
    SLICE_X14Y40.C4      net (fanout=2)        0.825   processor/reset_btn_cond/M_ctr_q[2]
    SLICE_X14Y40.C       Tilo                  0.235   processor/M_reset_ctr_value[3]_PWR_3_o_equal_24_o
                                                       processor/reset_btn_cond/out1
    SLICE_X13Y38.A4      net (fanout=4)        0.755   processor/out_5
    SLICE_X13Y38.A       Tilo                  0.259   processor/M_last_q_1
                                                       processor/reset_btn_cond/out4
    SLICE_X13Y41.B6      net (fanout=2)        0.828   processor/M_reset_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.651ns logic, 3.154ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_19 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_19 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.DQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[19]
                                                       processor/enter_btn_cond/M_ctr_q_19
    SLICE_X23Y41.C3      net (fanout=2)        0.735   processor/enter_btn_cond/M_ctr_q[19]
    SLICE_X23Y41.C       Tilo                  0.259   processor/N18
                                                       processor/enter_btn_cond/out2
    SLICE_X14Y41.C1      net (fanout=5)        1.145   processor/out1
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.602ns logic, 3.188ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/down_btn_cond/M_ctr_q_2 (FF)
  Destination:          processor/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.593 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/down_btn_cond/M_ctr_q_2 to processor/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.CQ       Tcko                  0.525   processor/down_btn_cond/M_ctr_q[3]
                                                       processor/down_btn_cond/M_ctr_q_2
    SLICE_X9Y38.A4       net (fanout=2)        0.523   processor/down_btn_cond/M_ctr_q[2]
    SLICE_X9Y38.A        Tilo                  0.259   processor/out1_4
                                                       processor/down_btn_cond/out1
    SLICE_X13Y38.C2      net (fanout=2)        1.047   processor/out_4
    SLICE_X13Y38.C       Tilo                  0.259   processor/M_last_q_1
                                                       processor/down_btn_cond/out4
    SLICE_X14Y41.D1      net (fanout=2)        1.030   processor/M_down_btn_cond_out
    SLICE_X14Y41.D       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.A3      net (fanout=1)        0.534   processor/M_state_q_FSM_FFd1-In4
    SLICE_X14Y42.CLK     Tas                   0.349   processor/M_state_q_FSM_FFd2
                                                       processor/M_state_q_FSM_FFd1-In5
                                                       processor/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.627ns logic, 3.134ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/up_btn_cond/M_ctr_q_3 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.590 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/up_btn_cond/M_ctr_q_3 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.DQ       Tcko                  0.476   processor/up_btn_cond/M_ctr_q[3]
                                                       processor/up_btn_cond/M_ctr_q_3
    SLICE_X7Y44.A1       net (fanout=2)        0.733   processor/up_btn_cond/M_ctr_q[3]
    SLICE_X7Y44.A        Tilo                  0.259   processor/out1_1
                                                       processor/up_btn_cond/out1
    SLICE_X9Y44.C2       net (fanout=2)        0.824   processor/out_1
    SLICE_X9Y44.C        Tilo                  0.259   processor/M_last_q_3
                                                       processor/up_btn_cond/out4
    SLICE_X14Y41.B5      net (fanout=3)        1.045   processor/M_up_btn_cond_out
    SLICE_X14Y41.B       Tilo                  0.235   processor/M_last_q_5
                                                       processor/M_state_q_FSM_FFd2-In21_SW2
    SLICE_X15Y41.A1      net (fanout=1)        0.539   processor/N14
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.602ns logic, 3.141ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/enter_btn_cond/M_ctr_q_14 (FF)
  Destination:          processor/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.285 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/enter_btn_cond/M_ctr_q_14 to processor/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.CQ      Tcko                  0.476   processor/enter_btn_cond/M_ctr_q[15]
                                                       processor/enter_btn_cond/M_ctr_q_14
    SLICE_X23Y41.C1      net (fanout=2)        0.714   processor/enter_btn_cond/M_ctr_q[14]
    SLICE_X23Y41.C       Tilo                  0.259   processor/N18
                                                       processor/enter_btn_cond/out2
    SLICE_X14Y41.C1      net (fanout=5)        1.145   processor/out1
    SLICE_X14Y41.C       Tilo                  0.235   processor/M_last_q_5
                                                       processor/enter_btn_cond/out4
    SLICE_X13Y41.B4      net (fanout=2)        0.562   processor/M_enter_btn_cond_out
    SLICE_X13Y41.B       Tilo                  0.259   processor/N11
                                                       processor/M_state_q_FSM_FFd3-In2_SW2
    SLICE_X15Y41.A2      net (fanout=1)        0.746   processor/N11
    SLICE_X15Y41.CLK     Tas                   0.373   processor/M_state_q_FSM_FFd3
                                                       processor/M_state_q_FSM_FFd3-In3
                                                       processor/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (1.602ns logic, 3.167ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/reset_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/up_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/right_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/left_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/down_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/start_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/enter_btn_cond/M_sync_out/CLK
  Logical resource: processor/enter_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_2/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[3]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_3/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[7]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_4/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[7]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_5/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[7]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_6/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[7]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_7/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[11]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_8/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[11]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_9/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[11]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_10/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[11]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_11/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[15]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_12/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[15]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_13/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[15]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_14/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[15]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_15/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[19]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_16/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[19]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_17/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[19]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[19]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[23]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_20/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/reset_ctr/M_ctr_q[23]/CLK
  Logical resource: processor/reset_ctr/M_ctr_q_21/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.351|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6255 paths, 0 nets, and 753 connections

Design statistics:
   Minimum period:   5.351ns{1}   (Maximum frequency: 186.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 05:47:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



