Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jan 13 15:53:58 2026
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   233 |
|    Minimum number of control sets                        |   233 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   520 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   233 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |   121 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2639 |          656 |
| No           | No                    | Yes                    |             143 |           46 |
| No           | Yes                   | No                     |             445 |          161 |
| Yes          | No                    | No                     |            2312 |         1076 |
| Yes          | No                    | Yes                    |              82 |           16 |
| Yes          | Yes                   | No                     |             707 |          200 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/dm_addr_reg[2]_0[0]                                                                                                                                                                                                                       | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          | RGB_Core1/eqOp                                                                                                                                                                                                                                           | RGB_Core1/valcount                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | srst                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          | RGB_Core1/eqOp                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                      |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | inst_LogicUnit/o_DM_Wr_En[3]_i_1_n_0                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | RGB_Core1/windowcount[7]                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG                          | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0                                                                                                                                                                                                              | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | ctrl_logic_unit                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | RGB_Core1/windowcount[7]_i_1_n_0                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG                          | Inst_UART_TX_CTRL/r_TX_Data_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | Inst_UART_TX_CTRL/FSM_sequential_progRam_Uart_State_reg[1]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[7][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[3][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[5][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[4][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[6][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[0][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[1][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | progRam_Data_In_Bytes[2][7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG                          | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      | srst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                7 |             10 |         1.43 |
|  CLK_IBUF_BUFG                          | Inst_UART_TX_CTRL/r_Clk_Count                                                                                                                                                                                                                            | Inst_UART_TX_CTRL/r_Clk_Count0                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  CLK_IBUF_BUFG                          | progRam_Addr[12]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/o_PM_Addr[12]_i_1_n_0                                                                                                                                                                                                                     | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/v_current_instruction                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | srst                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                      | srst                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG                          | Inst_UART_TX_CTRL/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG                          | Inst_UART_TX_CTRL/ctrl_logic_unit_reg                                                                                                                                                                                                                    | Inst_btn_debounce/ctrl_logic_unit_reg                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             17 |         4.25 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/dm_addr[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | RGB_Core1/deltacount[19]_i_1_n_0                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  CLK_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/p_0_in__0[31]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |             29 |         1.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[21][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               31 |             32 |         1.03 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[29][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[28][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[6][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/jmp_addr[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_bytes[0][7]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[15][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/Instructions_Execute_Proc.v_dm_write_data_2bytes[0][15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[9][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[8][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[7][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[2]1_out[31]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/p_0_in__1[31]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[10][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[22][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[20][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[23][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[19][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[18][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[17][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[16][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[14][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[13][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[30][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[12][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[24][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[31][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[25][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[1][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[4][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[3][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[26][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/o_DM_Data[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/registers[27][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             41 |         6.83 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/pc_fetch[0]_19                                                                                                                                                                                                                            | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |               18 |             62 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             63 |         3.15 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/pc_fetch[2]_20                                                                                                                                                                                                                            | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/pc[0]_21                                                                                                                                                                                                                                  | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               29 |             72 |         2.48 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/o_DM_DV1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               32 |             86 |         2.69 |
|  CLK_IBUF_BUFG                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/pc_fetch[0]1116_out                                                                                                                                                                                                                       | inst_LogicUnit/SR[0]                                                                                                                                                                                                                    |               44 |            131 |         2.98 |
|  CLK_IBUF_BUFG                          | inst_LogicUnit/rs2_val[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               79 |            142 |         1.80 |
|  CLK_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              636 |           2860 |         4.50 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


