#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct  6 01:58:51 2019
# Process ID: 22176
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8052 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\project_1\project_1.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/nekha/onedrive/github/td4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 871.055 ; gain = 180.348
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:user:TD4_vanilla:1.0 - TD4_vanilla_0
Successfully read diagram <vanilla> from BD file <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 931.430 ; gain = 60.375
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.973 ; gain = 217.574
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {4} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {4} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {4} CONFIG.Read_Width_B {4} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property location {3.5 736 -17} [get_bd_cells blk_mem_gen_0]
set_property location {3 704 61} [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_nets TD4_vanilla_0_ROM] [get_bd_intf_ports ROM]
set_property location {2.5 482 55} [get_bd_cells blk_mem_gen_0]
set_property location {3.5 526 3} [get_bd_cells blk_mem_gen_0]
set_property location {3 510 -1} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 494 104} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {4} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DOUT_WIDTH {7}] [get_bd_cells xlslice_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DOUT_WIDTH' from '1' to '7' has been ignored for IP 'xlslice_0'
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {8} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
set_property location {3.5 770 66} [get_bd_cells blk_mem_gen_0]
set_property location {2.5 481 149} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins xlslice_0/Din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins TD4_vanilla_0/Im]
WARNING: [BD 41-1306] The connection to interface pin /TD4_vanilla_0/Im is being overridden by the user. This pin will not be connected as a part of interface connection ROM
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {4 648 222} [get_bd_cells xlslice_1]
set_property location {2 389 124} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins TD4_vanilla_0/Instr]
WARNING: [BD 41-1306] The connection to interface pin /TD4_vanilla_0/Instr is being overridden by the user. This pin will not be connected as a part of interface connection ROM
set_property location {2 451 226} [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins TD4_vanilla_0/clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins TD4_vanilla_0/Adr] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /TD4_vanilla_0/Adr is being overridden by the user. This pin will not be connected as a part of interface connection ROM
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
save_bd_design
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/ui/bd_aec35cbb.ui> 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/ip/vanilla_clk_wiz_0/vanilla_clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
make_wrapper -files [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'In' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/n_reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=vanilla_sys_clock 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/synth/vanilla.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/sim/vanilla.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/hdl/vanilla_wrapper.v
add_files -norecurse C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/hdl/vanilla_wrapper.v
update_compile_order -fileset sources_1
file mkdir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sim_1/new/test_1.sv w ]
add_files -fileset sim_1 C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sim_1/new/test_1.sv
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/nekha/onedrive/github/td4'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:TD4_vanilla:1.0 [get_ips  vanilla_TD4_vanilla_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd'
INFO: [IP_Flow 19-1972] Upgraded vanilla_TD4_vanilla_0_2 from TD4_vanilla_v1_0 1.0 to TD4_vanilla_v1_0 1.0
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vanilla_TD4_vanilla_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'In' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
