{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671997552908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671997552914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 20:45:52 2022 " "Processing started: Sun Dec 25 20:45:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671997552914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997552914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997552914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671997553397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671997553397 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671997563867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:08 Progress: Loading quartus/soc_system.qsys " "2022.12.25.20:46:08 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997568296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:09 Progress: Reading input file " "2022.12.25.20:46:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997569024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:09 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\] " "2022.12.25.20:46:09 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997569162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:10 Progress: Parameterizing module address_span_extender_0 " "2022.12.25.20:46:10 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997570776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:10 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.12.25.20:46:10 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997570779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:10 Progress: Parameterizing module clk_0 " "2022.12.25.20:46:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997570954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:10 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.12.25.20:46:10 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997570955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:11 Progress: Parameterizing module hps_0 " "2022.12.25.20:46:11 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997571936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.12.25.20:46:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997571960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:11 Progress: Parameterizing module jtag_uart_0 " "2022.12.25.20:46:11 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997571970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:11 Progress: Adding lcd_component_0 \[lcd_component 1.0\] " "2022.12.25.20:46:11 Progress: Adding lcd_component_0 \[lcd_component 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997571971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Parameterizing module lcd_component_0 " "2022.12.25.20:46:12 Progress: Parameterizing module lcd_component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.12.25.20:46:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Parameterizing module nios2_gen2_0 " "2022.12.25.20:46:12 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.12.25.20:46:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Parameterizing module onchip_memory2_0 " "2022.12.25.20:46:12 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Adding pio_leds \[altera_avalon_pio 18.1\] " "2022.12.25.20:46:12 Progress: Adding pio_leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Parameterizing module pio_leds " "2022.12.25.20:46:12 Progress: Parameterizing module pio_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Building connections " "2022.12.25.20:46:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Parameterizing connections " "2022.12.25.20:46:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:12 Progress: Validating " "2022.12.25.20:46:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997572184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.25.20:46:22 Progress: Done reading input file " "2022.12.25.20:46:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997582608 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585576 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585576 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585577 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.lcd_component_0.AS: Signal address appears 2 times (only once is allowed) " "Soc_system.lcd_component_0.AS: Signal address appears 2 times (only once is allowed)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997585577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997586975 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Translator lcd_component_0_AS_translator failed to match interface lcd_component_0.AS " "Translator lcd_component_0_AS_translator failed to match interface lcd_component_0.AS" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997592054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997594549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997594549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Com.altera.hdlwriter.EntityWritingException: Connection  is not connected lcd_component_0:AM -> ? " "Com.altera.hdlwriter.EntityWritingException: Connection  is not connected lcd_component_0:AM -> ?" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438) " "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122) " "    at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40) " "    at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150) " "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366) " "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718) " "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 1 modules, 0 files " "Soc_system: Done \"soc_system\" with 1 modules, 0 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997599376 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671997600866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_package " "Found design unit 1: lcd_package" {  } { { "../hdl/lcd_pkg.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/acquisition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/acquisition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AcquModule-Comp " "Found design unit 1: AcquModule-Comp" {  } { { "../hdl/Acquisition.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/Acquisition.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601336 ""} { "Info" "ISGN_ENTITY_NAME" "1 AcquModule " "Found entity 1: AcquModule" {  } { { "../hdl/Acquisition.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/Acquisition.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601340 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-arch_lcd_controller " "Found design unit 1: lcd_controller-arch_lcd_controller" {  } { { "../hdl/lcd_controller.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601343 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "../hdl/lcd_controller.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/lcd_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_slave-lcd_slave_architecture " "Found design unit 1: lcd_slave-lcd_slave_architecture" {  } { { "../hdl/lcd_slave.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_slave.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601346 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_slave " "Found entity 1: lcd_slave" {  } { { "../hdl/lcd_slave.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/lcd_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab4/lab4.0-rendu/hw/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_architecture " "Found design unit 1: top-top_architecture" {  } { { "../hdl/top.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/top.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601350 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671997601350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671997601390 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601395 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(26) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(26): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(27) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(27): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal \"GPIO_0_LT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DCLK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(51) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(51): used implicit default value for signal \"GPIO_0_LT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(52) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(52): used implicit default value for signal \"GPIO_0_LT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal \"GPIO_0_LT24_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_D DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56): used implicit default value for signal \"GPIO_0_LT24_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601396 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_LCD_ON DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal \"GPIO_0_LT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RD_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58): used implicit default value for signal \"GPIO_0_LT24_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59): used implicit default value for signal \"GPIO_0_LT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RS DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(60) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(60): used implicit default value for signal \"GPIO_0_LT24_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_WR_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(61) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(61): used implicit default value for signal \"GPIO_0_LT24_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(68) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(68): used implicit default value for signal \"GPIO_1_D5M_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_TRIGGER DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(72) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(72): used implicit default value for signal \"GPIO_1_D5M_TRIGGER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_XCLKIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(73) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(73): used implicit default value for signal \"GPIO_1_D5M_XCLKIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671997601397 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 soc_system " "Node instance \"u0\" instantiates undefined entity \"soc_system\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "C:/Users/osour/Desktop/EmbSys/Lab4/Lab4.0-Rendu/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 203 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671997601409 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671997601563 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 25 20:46:41 2022 " "Processing ended: Sun Dec 25 20:46:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671997601563 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671997601563 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671997601563 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997601563 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671997602189 ""}
