
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401880 <.init>:
  401880:	stp	x29, x30, [sp, #-16]!
  401884:	mov	x29, sp
  401888:	bl	402550 <ferror@plt+0x810>
  40188c:	ldp	x29, x30, [sp], #16
  401890:	ret

Disassembly of section .plt:

00000000004018a0 <mbrtowc@plt-0x20>:
  4018a0:	stp	x16, x30, [sp, #-16]!
  4018a4:	adrp	x16, 4a0000 <warn@@Base+0x596c0>
  4018a8:	ldr	x17, [x16, #4088]
  4018ac:	add	x16, x16, #0xff8
  4018b0:	br	x17
  4018b4:	nop
  4018b8:	nop
  4018bc:	nop

00000000004018c0 <mbrtowc@plt>:
  4018c0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16]
  4018c8:	add	x16, x16, #0x0
  4018cc:	br	x17

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #8]
  4018d8:	add	x16, x16, #0x8
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #16]
  4018e8:	add	x16, x16, #0x10
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #24]
  4018f8:	add	x16, x16, #0x18
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #32]
  401908:	add	x16, x16, #0x20
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #40]
  401918:	add	x16, x16, #0x28
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #48]
  401928:	add	x16, x16, #0x30
  40192c:	br	x17

0000000000401930 <sbrk@plt>:
  401930:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #56]
  401938:	add	x16, x16, #0x38
  40193c:	br	x17

0000000000401940 <strnlen@plt>:
  401940:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #64]
  401948:	add	x16, x16, #0x40
  40194c:	br	x17

0000000000401950 <inflate@plt>:
  401950:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #72]
  401958:	add	x16, x16, #0x48
  40195c:	br	x17

0000000000401960 <ctf_errno@plt>:
  401960:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #80]
  401968:	add	x16, x16, #0x50
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #88]
  401978:	add	x16, x16, #0x58
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #96]
  401988:	add	x16, x16, #0x60
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #104]
  401998:	add	x16, x16, #0x68
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #112]
  4019a8:	add	x16, x16, #0x70
  4019ac:	br	x17

00000000004019b0 <qsort@plt>:
  4019b0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #120]
  4019b8:	add	x16, x16, #0x78
  4019bc:	br	x17

00000000004019c0 <asprintf@plt>:
  4019c0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #128]
  4019c8:	add	x16, x16, #0x80
  4019cc:	br	x17

00000000004019d0 <ctf_errmsg@plt>:
  4019d0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #136]
  4019d8:	add	x16, x16, #0x88
  4019dc:	br	x17

00000000004019e0 <snprintf@plt>:
  4019e0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #144]
  4019e8:	add	x16, x16, #0x90
  4019ec:	br	x17

00000000004019f0 <stpcpy@plt>:
  4019f0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #152]
  4019f8:	add	x16, x16, #0x98
  4019fc:	br	x17

0000000000401a00 <ctf_dump@plt>:
  401a00:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #160]
  401a08:	add	x16, x16, #0xa0
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #168]
  401a18:	add	x16, x16, #0xa8
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #176]
  401a28:	add	x16, x16, #0xb0
  401a2c:	br	x17

0000000000401a30 <malloc@plt>:
  401a30:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #184]
  401a38:	add	x16, x16, #0xb8
  401a3c:	br	x17

0000000000401a40 <__isoc99_fscanf@plt>:
  401a40:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #192]
  401a48:	add	x16, x16, #0xc0
  401a4c:	br	x17

0000000000401a50 <strncmp@plt>:
  401a50:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #200]
  401a58:	add	x16, x16, #0xc8
  401a5c:	br	x17

0000000000401a60 <bindtextdomain@plt>:
  401a60:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #208]
  401a68:	add	x16, x16, #0xd0
  401a6c:	br	x17

0000000000401a70 <__libc_start_main@plt>:
  401a70:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #216]
  401a78:	add	x16, x16, #0xd8
  401a7c:	br	x17

0000000000401a80 <strcat@plt>:
  401a80:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #224]
  401a88:	add	x16, x16, #0xe0
  401a8c:	br	x17

0000000000401a90 <memset@plt>:
  401a90:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #232]
  401a98:	add	x16, x16, #0xe8
  401a9c:	br	x17

0000000000401aa0 <calloc@plt>:
  401aa0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #240]
  401aa8:	add	x16, x16, #0xf0
  401aac:	br	x17

0000000000401ab0 <gmtime@plt>:
  401ab0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #248]
  401ab8:	add	x16, x16, #0xf8
  401abc:	br	x17

0000000000401ac0 <realloc@plt>:
  401ac0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #256]
  401ac8:	add	x16, x16, #0x100
  401acc:	br	x17

0000000000401ad0 <rewind@plt>:
  401ad0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #264]
  401ad8:	add	x16, x16, #0x108
  401adc:	br	x17

0000000000401ae0 <getc@plt>:
  401ae0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #272]
  401ae8:	add	x16, x16, #0x110
  401aec:	br	x17

0000000000401af0 <strdup@plt>:
  401af0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #280]
  401af8:	add	x16, x16, #0x118
  401afc:	br	x17

0000000000401b00 <strerror@plt>:
  401b00:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #288]
  401b08:	add	x16, x16, #0x120
  401b0c:	br	x17

0000000000401b10 <strrchr@plt>:
  401b10:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #296]
  401b18:	add	x16, x16, #0x128
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #304]
  401b28:	add	x16, x16, #0x130
  401b2c:	br	x17

0000000000401b30 <fseek@plt>:
  401b30:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #312]
  401b38:	add	x16, x16, #0x138
  401b3c:	br	x17

0000000000401b40 <abort@plt>:
  401b40:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #320]
  401b48:	add	x16, x16, #0x140
  401b4c:	br	x17

0000000000401b50 <ctf_bufopen@plt>:
  401b50:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #328]
  401b58:	add	x16, x16, #0x148
  401b5c:	br	x17

0000000000401b60 <inflateEnd@plt>:
  401b60:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #336]
  401b68:	add	x16, x16, #0x150
  401b6c:	br	x17

0000000000401b70 <puts@plt>:
  401b70:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #344]
  401b78:	add	x16, x16, #0x158
  401b7c:	br	x17

0000000000401b80 <textdomain@plt>:
  401b80:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #352]
  401b88:	add	x16, x16, #0x160
  401b8c:	br	x17

0000000000401b90 <getopt_long@plt>:
  401b90:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #360]
  401b98:	add	x16, x16, #0x168
  401b9c:	br	x17

0000000000401ba0 <strcmp@plt>:
  401ba0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #368]
  401ba8:	add	x16, x16, #0x170
  401bac:	br	x17

0000000000401bb0 <fread@plt>:
  401bb0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #376]
  401bb8:	add	x16, x16, #0x178
  401bbc:	br	x17

0000000000401bc0 <free@plt>:
  401bc0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #384]
  401bc8:	add	x16, x16, #0x180
  401bcc:	br	x17

0000000000401bd0 <__ctype_get_mb_cur_max@plt>:
  401bd0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #392]
  401bd8:	add	x16, x16, #0x188
  401bdc:	br	x17

0000000000401be0 <ctf_file_close@plt>:
  401be0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #400]
  401be8:	add	x16, x16, #0x190
  401bec:	br	x17

0000000000401bf0 <strchr@plt>:
  401bf0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #408]
  401bf8:	add	x16, x16, #0x198
  401bfc:	br	x17

0000000000401c00 <inflateInit_@plt>:
  401c00:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #416]
  401c08:	add	x16, x16, #0x1a0
  401c0c:	br	x17

0000000000401c10 <fwrite@plt>:
  401c10:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #424]
  401c18:	add	x16, x16, #0x1a8
  401c1c:	br	x17

0000000000401c20 <dcngettext@plt>:
  401c20:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #432]
  401c28:	add	x16, x16, #0x1b0
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #440]
  401c38:	add	x16, x16, #0x1b8
  401c3c:	br	x17

0000000000401c40 <strcpy@plt>:
  401c40:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #448]
  401c48:	add	x16, x16, #0x1c0
  401c4c:	br	x17

0000000000401c50 <strncat@plt>:
  401c50:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #456]
  401c58:	add	x16, x16, #0x1c8
  401c5c:	br	x17

0000000000401c60 <strstr@plt>:
  401c60:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #464]
  401c68:	add	x16, x16, #0x1d0
  401c6c:	br	x17

0000000000401c70 <dcgettext@plt>:
  401c70:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #472]
  401c78:	add	x16, x16, #0x1d8
  401c7c:	br	x17

0000000000401c80 <inflateReset@plt>:
  401c80:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #480]
  401c88:	add	x16, x16, #0x1e0
  401c8c:	br	x17

0000000000401c90 <realpath@plt>:
  401c90:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #488]
  401c98:	add	x16, x16, #0x1e8
  401c9c:	br	x17

0000000000401ca0 <strncpy@plt>:
  401ca0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #496]
  401ca8:	add	x16, x16, #0x1f0
  401cac:	br	x17

0000000000401cb0 <vfprintf@plt>:
  401cb0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #504]
  401cb8:	add	x16, x16, #0x1f8
  401cbc:	br	x17

0000000000401cc0 <printf@plt>:
  401cc0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #512]
  401cc8:	add	x16, x16, #0x200
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #520]
  401cd8:	add	x16, x16, #0x208
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #528]
  401ce8:	add	x16, x16, #0x210
  401cec:	br	x17

0000000000401cf0 <putchar@plt>:
  401cf0:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #536]
  401cf8:	add	x16, x16, #0x218
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #544]
  401d08:	add	x16, x16, #0x220
  401d0c:	br	x17

0000000000401d10 <ctf_import@plt>:
  401d10:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #552]
  401d18:	add	x16, x16, #0x228
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #560]
  401d28:	add	x16, x16, #0x230
  401d2c:	br	x17

0000000000401d30 <setlocale@plt>:
  401d30:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #568]
  401d38:	add	x16, x16, #0x238
  401d3c:	br	x17

0000000000401d40 <ferror@plt>:
  401d40:	adrp	x16, 4a1000 <mbrtowc@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #576]
  401d48:	add	x16, x16, #0x240
  401d4c:	br	x17

Disassembly of section .text:

0000000000401d50 <error@@Base-0x44618>:
  401d50:	stp	x29, x30, [sp, #-256]!
  401d54:	mov	x29, sp
  401d58:	stp	x19, x20, [sp, #16]
  401d5c:	adrp	x19, 47b000 <warn@@Base+0x346c0>
  401d60:	add	x19, x19, #0xca8
  401d64:	stp	x21, x22, [sp, #32]
  401d68:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  401d6c:	add	x20, x20, #0x420
  401d70:	stp	x23, x24, [sp, #48]
  401d74:	stp	x25, x26, [sp, #64]
  401d78:	stp	x27, x28, [sp, #80]
  401d7c:	str	x1, [sp, #96]
  401d80:	mov	x1, x19
  401d84:	str	w0, [sp, #108]
  401d88:	mov	w0, #0x5                   	// #5
  401d8c:	bl	401d30 <setlocale@plt>
  401d90:	mov	x1, x19
  401d94:	mov	w0, #0x0                   	// #0
  401d98:	bl	401d30 <setlocale@plt>
  401d9c:	adrp	x19, 458000 <warn@@Base+0x116c0>
  401da0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  401da4:	add	x1, x1, #0xd90
  401da8:	add	x19, x19, #0xda8
  401dac:	mov	x0, x19
  401db0:	bl	401a60 <bindtextdomain@plt>
  401db4:	mov	x0, x19
  401db8:	bl	401b80 <textdomain@plt>
  401dbc:	add	x0, sp, #0x6c
  401dc0:	add	x1, sp, #0x60
  401dc4:	bl	447bd0 <warn@@Base+0x1290>
  401dc8:	ldr	w24, [sp, #108]
  401dcc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  401dd0:	add	x0, x0, #0xdb8
  401dd4:	str	x0, [x20, #2896]
  401dd8:	cmp	w24, #0x1
  401ddc:	ldr	x25, [sp, #96]
  401de0:	b.le	4024a8 <ferror@plt+0x768>
  401de4:	adrp	x21, 4a1000 <warn@@Base+0x5a6c0>
  401de8:	adrp	x23, 458000 <warn@@Base+0x116c0>
  401dec:	adrp	x22, 46c000 <warn@@Base+0x256c0>
  401df0:	adrp	x26, 4a6000 <stdout@@GLIBC_2.17+0x2bf0>
  401df4:	add	x21, x21, #0x258
  401df8:	add	x23, x23, #0xde0
  401dfc:	add	x22, x22, #0x7e8
  401e00:	add	x26, x26, #0x230
  401e04:	nop
  401e08:	add	x27, x21, #0x658
  401e0c:	mov	x3, x27
  401e10:	mov	x2, x23
  401e14:	mov	x1, x25
  401e18:	mov	w0, w24
  401e1c:	mov	x4, #0x0                   	// #0
  401e20:	bl	401b90 <getopt_long@plt>
  401e24:	mov	w19, w0
  401e28:	cmn	w0, #0x1
  401e2c:	b.eq	4020f8 <ferror@plt+0x3b8>  // b.none
  401e30:	cmp	w19, #0x7a
  401e34:	b.gt	401fd8 <ferror@plt+0x298>
  401e38:	tbnz	w19, #31, 40248c <ferror@plt+0x74c>
  401e3c:	cmp	w19, #0x7a
  401e40:	b.hi	40248c <ferror@plt+0x74c>  // b.pmore
  401e44:	ldrh	w0, [x22, w19, uxtw #1]
  401e48:	adr	x1, 401e54 <ferror@plt+0x114>
  401e4c:	add	x0, x1, w0, sxth #2
  401e50:	br	x0
  401e54:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  401e58:	mov	w1, #0x1                   	// #1
  401e5c:	str	w1, [x0, #1160]
  401e60:	b	401e08 <ferror@plt+0xc8>
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	418ae0 <ferror@plt+0x16da0>
  401e6c:	b	401e08 <ferror@plt+0xc8>
  401e70:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  401e74:	mov	w1, #0x1                   	// #1
  401e78:	str	w1, [x20, #2888]
  401e7c:	ldr	x0, [x0, #1024]
  401e80:	cbz	x0, 402448 <ferror@plt+0x708>
  401e84:	str	wzr, [x20, #2884]
  401e88:	bl	4460d0 <ferror@plt+0x44390>
  401e8c:	b	401e08 <ferror@plt+0xc8>
  401e90:	ldr	x0, [x21, #1616]
  401e94:	bl	42a310 <ferror@plt+0x285d0>
  401e98:	b	401e08 <ferror@plt+0xc8>
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	str	w0, [x20, #840]
  401ea4:	b	401e08 <ferror@plt+0xc8>
  401ea8:	mov	w0, #0x1                   	// #1
  401eac:	str	w0, [x20, #1748]
  401eb0:	b	401e08 <ferror@plt+0xc8>
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	str	w0, [x20, #1320]
  401ebc:	b	401e08 <ferror@plt+0xc8>
  401ec0:	mov	w0, #0x8                   	// #8
  401ec4:	bl	418ae0 <ferror@plt+0x16da0>
  401ec8:	b	401e08 <ferror@plt+0xc8>
  401ecc:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  401ed0:	mov	w1, #0x1                   	// #1
  401ed4:	str	w1, [x0, #1688]
  401ed8:	b	401e08 <ferror@plt+0xc8>
  401edc:	mov	w0, #0x1                   	// #1
  401ee0:	str	w0, [x20, #1312]
  401ee4:	b	401e08 <ferror@plt+0xc8>
  401ee8:	mov	w0, #0x1                   	// #1
  401eec:	str	w0, [x20, #1316]
  401ef0:	b	401e08 <ferror@plt+0xc8>
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	str	w0, [x20, #844]
  401efc:	b	401e08 <ferror@plt+0xc8>
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	str	w0, [x20, #1312]
  401f08:	str	w0, [x20, #1316]
  401f0c:	str	w0, [x20, #2880]
  401f10:	b	401e08 <ferror@plt+0xc8>
  401f14:	mov	w0, #0x1                   	// #1
  401f18:	str	w0, [x20, #1776]
  401f1c:	b	401e08 <ferror@plt+0xc8>
  401f20:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  401f24:	mov	w1, #0x1                   	// #1
  401f28:	str	w1, [x0, #1692]
  401f2c:	b	401e08 <ferror@plt+0xc8>
  401f30:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  401f34:	add	x1, x1, #0x520
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	str	w0, [x20, #840]
  401f40:	str	w0, [x20, #844]
  401f44:	str	w0, [x1, #372]
  401f48:	str	w0, [x1, #376]
  401f4c:	add	x1, x20, #0x600
  401f50:	str	w0, [x20, #1112]
  401f54:	str	w0, [x20, #1312]
  401f58:	stp	w0, w0, [x1, #-220]
  401f5c:	stp	w0, w0, [x1, #212]
  401f60:	str	w0, [x20, #1776]
  401f64:	str	w0, [x20, #2880]
  401f68:	b	401e08 <ferror@plt+0xc8>
  401f6c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  401f70:	mov	w1, #0x1                   	// #1
  401f74:	str	w1, [x0, #616]
  401f78:	b	401e08 <ferror@plt+0xc8>
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	str	w0, [x20, #1112]
  401f84:	b	401e08 <ferror@plt+0xc8>
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	str	w0, [x20, #2880]
  401f90:	b	401e08 <ferror@plt+0xc8>
  401f94:	mov	w0, #0x10                  	// #16
  401f98:	bl	418ae0 <ferror@plt+0x16da0>
  401f9c:	b	401e08 <ferror@plt+0xc8>
  401fa0:	mov	w0, #0x1                   	// #1
  401fa4:	str	w0, [x20, #2840]
  401fa8:	str	w0, [x20, #2880]
  401fac:	b	401e08 <ferror@plt+0xc8>
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	str	w0, [x20, #1752]
  401fb8:	b	401e08 <ferror@plt+0xc8>
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	str	w0, [x20, #1324]
  401fc4:	b	401e08 <ferror@plt+0xc8>
  401fc8:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  401fcc:	mov	w1, #0x1                   	// #1
  401fd0:	str	w1, [x0, #1684]
  401fd4:	b	401e08 <ferror@plt+0xc8>
  401fd8:	cmp	w19, #0x204
  401fdc:	b.eq	4020ec <ferror@plt+0x3ac>  // b.none
  401fe0:	b.le	402010 <ferror@plt+0x2d0>
  401fe4:	cmp	w19, #0x207
  401fe8:	b.eq	4020b4 <ferror@plt+0x374>  // b.none
  401fec:	b.le	402044 <ferror@plt+0x304>
  401ff0:	cmp	w19, #0x208
  401ff4:	b.ne	40248c <ferror@plt+0x74c>  // b.any
  401ff8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  401ffc:	ldr	x0, [x0, #1024]
  402000:	bl	401af0 <strdup@plt>
  402004:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  402008:	str	x0, [x1, #1600]
  40200c:	b	401e08 <ferror@plt+0xc8>
  402010:	cmp	w19, #0x202
  402014:	b.eq	4020cc <ferror@plt+0x38c>  // b.none
  402018:	b.le	402058 <ferror@plt+0x318>
  40201c:	cmp	w19, #0x203
  402020:	b.ne	402488 <ferror@plt+0x748>  // b.any
  402024:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  402028:	add	x1, sp, #0x80
  40202c:	mov	w2, #0x0                   	// #0
  402030:	ldr	x0, [x0, #1024]
  402034:	bl	4018f0 <strtoul@plt>
  402038:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40203c:	str	x0, [x1, #664]
  402040:	b	401e08 <ferror@plt+0xc8>
  402044:	cmp	w19, #0x205
  402048:	b.ne	402080 <ferror@plt+0x340>  // b.any
  40204c:	mov	w0, #0x20                  	// #32
  402050:	bl	418ae0 <ferror@plt+0x16da0>
  402054:	b	401e08 <ferror@plt+0xc8>
  402058:	cmp	w19, #0x200
  40205c:	b.ne	4020a0 <ferror@plt+0x360>  // b.any
  402060:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  402064:	mov	w1, #0x1                   	// #1
  402068:	str	w1, [x20, #2888]
  40206c:	ldr	x0, [x0, #1024]
  402070:	cbz	x0, 402334 <ferror@plt+0x5f4>
  402074:	str	wzr, [x20, #2884]
  402078:	bl	445fa8 <ferror@plt+0x44268>
  40207c:	b	401e08 <ferror@plt+0xc8>
  402080:	cmp	w19, #0x206
  402084:	b.ne	4024f8 <ferror@plt+0x7b8>  // b.any
  402088:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40208c:	ldr	x0, [x0, #1024]
  402090:	bl	401af0 <strdup@plt>
  402094:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  402098:	str	x0, [x1, #1608]
  40209c:	b	401e08 <ferror@plt+0xc8>
  4020a0:	cmp	w19, #0x201
  4020a4:	b.ne	40248c <ferror@plt+0x74c>  // b.any
  4020a8:	mov	w0, #0x1                   	// #1
  4020ac:	str	w0, [x20, #1744]
  4020b0:	b	401e08 <ferror@plt+0xc8>
  4020b4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4020b8:	ldr	x0, [x0, #1024]
  4020bc:	bl	401af0 <strdup@plt>
  4020c0:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4020c4:	str	x0, [x1, #1592]
  4020c8:	b	401e08 <ferror@plt+0xc8>
  4020cc:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4020d0:	add	x1, sp, #0x80
  4020d4:	mov	w2, #0x0                   	// #0
  4020d8:	ldr	x0, [x0, #1024]
  4020dc:	bl	4018f0 <strtoul@plt>
  4020e0:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  4020e4:	str	w0, [x1, #280]
  4020e8:	b	401e08 <ferror@plt+0xc8>
  4020ec:	mov	w0, #0x1                   	// #1
  4020f0:	str	w0, [x26]
  4020f4:	b	401e08 <ferror@plt+0xc8>
  4020f8:	ldr	w3, [x20, #840]
  4020fc:	adrp	x23, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  402100:	ldr	w1, [x20, #1320]
  402104:	add	x23, x23, #0x520
  402108:	ldr	w2, [x20, #1748]
  40210c:	ldr	w0, [x20, #1776]
  402110:	orr	w1, w1, w3
  402114:	ldr	w4, [x20, #1312]
  402118:	ldr	w3, [x20, #2880]
  40211c:	orr	w0, w0, w2
  402120:	ldr	w5, [x20, #2888]
  402124:	orr	w0, w0, w1
  402128:	ldr	w2, [x20, #1316]
  40212c:	orr	w3, w3, w4
  402130:	ldr	w1, [x20, #1112]
  402134:	orr	w0, w0, w3
  402138:	ldr	w4, [x20, #1752]
  40213c:	orr	w2, w2, w5
  402140:	ldr	w3, [x20, #2884]
  402144:	orr	w0, w0, w2
  402148:	ldr	w5, [x23, #372]
  40214c:	orr	w1, w1, w4
  402150:	orr	w0, w0, w1
  402154:	ldr	w4, [x20, #844]
  402158:	orr	w3, w3, w5
  40215c:	ldr	w2, [x23, #376]
  402160:	orr	w0, w0, w3
  402164:	ldr	w1, [x23, #380]
  402168:	ldr	w3, [x20, #1744]
  40216c:	orr	w2, w2, w4
  402170:	orr	w0, w0, w2
  402174:	orr	w1, w1, w3
  402178:	orr	w0, w0, w1
  40217c:	cbz	w0, 4024a8 <ferror@plt+0x768>
  402180:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  402184:	ldr	w0, [sp, #108]
  402188:	ldr	w3, [x1, #1032]
  40218c:	sub	w1, w0, #0x1
  402190:	cmp	w1, w3
  402194:	b.gt	40233c <ferror@plt+0x5fc>
  402198:	cmp	w0, w3
  40219c:	b.le	4024dc <ferror@plt+0x79c>
  4021a0:	mov	x26, #0x3c21                	// #15393
  4021a4:	mov	x27, #0x3c21                	// #15393
  4021a8:	movk	x26, #0x7261, lsl #16
  4021ac:	movk	x27, #0x6874, lsl #16
  4021b0:	movk	x26, #0x6863, lsl #32
  4021b4:	movk	x27, #0x6e69, lsl #32
  4021b8:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  4021bc:	adrp	x25, 44f000 <warn@@Base+0x86c0>
  4021c0:	add	x22, x22, #0x408
  4021c4:	add	x25, x25, #0x3e0
  4021c8:	mov	w24, #0x0                   	// #0
  4021cc:	movk	x26, #0xa3e, lsl #48
  4021d0:	movk	x27, #0xa3e, lsl #48
  4021d4:	b	402208 <ferror@plt+0x4c8>
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	add	x1, x1, #0xe68
  4021e8:	bl	401c70 <dcgettext@plt>
  4021ec:	mov	w24, #0x1                   	// #1
  4021f0:	mov	x1, x19
  4021f4:	bl	446368 <error@@Base>
  4021f8:	ldr	w3, [x22]
  4021fc:	ldr	w0, [sp, #108]
  402200:	cmp	w3, w0
  402204:	b.ge	4022f0 <ferror@plt+0x5b0>  // b.tcont
  402208:	ldr	x1, [sp, #96]
  40220c:	add	w4, w3, #0x1
  402210:	add	x2, sp, #0x80
  402214:	mov	w0, #0x0                   	// #0
  402218:	ldr	x19, [x1, w3, sxtw #3]
  40221c:	str	w4, [x22]
  402220:	mov	x1, x19
  402224:	bl	401d00 <__xstat@plt>
  402228:	tbnz	w0, #31, 402354 <ferror@plt+0x614>
  40222c:	ldr	w0, [sp, #144]
  402230:	and	w0, w0, #0xf000
  402234:	cmp	w0, #0x8, lsl #12
  402238:	b.ne	4021d8 <ferror@plt+0x498>  // b.any
  40223c:	mov	x1, #0xa0                  	// #160
  402240:	mov	x0, #0x1                   	// #1
  402244:	bl	401aa0 <calloc@plt>
  402248:	mov	x21, x0
  40224c:	cbz	x0, 4024c0 <ferror@plt+0x780>
  402250:	str	x19, [x21]
  402254:	mov	x1, x25
  402258:	mov	x0, x19
  40225c:	bl	401a20 <fopen@plt>
  402260:	str	x0, [x21, #8]
  402264:	mov	x3, x0
  402268:	cbz	x0, 402420 <ferror@plt+0x6e0>
  40226c:	add	x0, sp, #0x78
  402270:	mov	x2, #0x1                   	// #1
  402274:	mov	x1, #0x8                   	// #8
  402278:	bl	401bb0 <fread@plt>
  40227c:	mov	x28, x0
  402280:	cmp	x0, #0x1
  402284:	b.ne	4023c8 <ferror@plt+0x688>  // b.any
  402288:	ldr	x0, [sp, #120]
  40228c:	ldr	x1, [sp, #176]
  402290:	str	x1, [x21, #16]
  402294:	cmp	x0, x26
  402298:	b.eq	4023a4 <ferror@plt+0x664>  // b.none
  40229c:	cmp	x0, x27
  4022a0:	b.eq	402454 <ferror@plt+0x714>  // b.none
  4022a4:	ldr	w0, [x23, #380]
  4022a8:	cbnz	w0, 402468 <ferror@plt+0x728>
  4022ac:	ldr	x0, [x21, #8]
  4022b0:	bl	401ad0 <rewind@plt>
  4022b4:	str	xzr, [x20, #656]
  4022b8:	mov	x0, x21
  4022bc:	str	xzr, [x20, #1784]
  4022c0:	bl	426218 <ferror@plt+0x244d8>
  4022c4:	cbnz	w0, 4023b4 <ferror@plt+0x674>
  4022c8:	ldr	x0, [x21, #8]
  4022cc:	mov	w24, #0x1                   	// #1
  4022d0:	bl	401a10 <fclose@plt>
  4022d4:	mov	x0, x21
  4022d8:	bl	401bc0 <free@plt>
  4022dc:	ldr	w3, [x22]
  4022e0:	ldr	w0, [sp, #108]
  4022e4:	cmp	w3, w0
  4022e8:	b.lt	402208 <ferror@plt+0x4c8>  // b.tstop
  4022ec:	nop
  4022f0:	ldr	x0, [x20, #3040]
  4022f4:	cbz	x0, 4022fc <ferror@plt+0x5bc>
  4022f8:	bl	401bc0 <free@plt>
  4022fc:	ldr	x0, [x23, #280]
  402300:	bl	401bc0 <free@plt>
  402304:	ldr	x0, [x23, #288]
  402308:	bl	401bc0 <free@plt>
  40230c:	ldr	x0, [x23, #296]
  402310:	bl	401bc0 <free@plt>
  402314:	mov	w0, w24
  402318:	ldp	x19, x20, [sp, #16]
  40231c:	ldp	x21, x22, [sp, #32]
  402320:	ldp	x23, x24, [sp, #48]
  402324:	ldp	x25, x26, [sp, #64]
  402328:	ldp	x27, x28, [sp, #80]
  40232c:	ldp	x29, x30, [sp], #256
  402330:	ret
  402334:	str	w1, [x20, #2884]
  402338:	b	401e08 <ferror@plt+0xc8>
  40233c:	mov	w1, #0x1                   	// #1
  402340:	str	w1, [x23, #368]
  402344:	cmp	w0, w3
  402348:	b.gt	4021a0 <ferror@plt+0x460>
  40234c:	mov	w24, #0x0                   	// #0
  402350:	b	4022f0 <ferror@plt+0x5b0>
  402354:	bl	401ce0 <__errno_location@plt>
  402358:	mov	x21, x0
  40235c:	ldr	w0, [x0]
  402360:	cmp	w0, #0x2
  402364:	b.eq	4023fc <ferror@plt+0x6bc>  // b.none
  402368:	mov	w2, #0x5                   	// #5
  40236c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  402370:	mov	x0, #0x0                   	// #0
  402374:	add	x1, x1, #0xe30
  402378:	bl	401c70 <dcgettext@plt>
  40237c:	mov	x1, x0
  402380:	ldr	w0, [x21]
  402384:	mov	x21, x1
  402388:	mov	w24, #0x1                   	// #1
  40238c:	bl	401b00 <strerror@plt>
  402390:	mov	x2, x0
  402394:	mov	x1, x19
  402398:	mov	x0, x21
  40239c:	bl	446368 <error@@Base>
  4023a0:	b	4021f8 <ferror@plt+0x4b8>
  4023a4:	mov	x0, x21
  4023a8:	mov	w1, #0x0                   	// #0
  4023ac:	bl	429cd0 <ferror@plt+0x27f90>
  4023b0:	cbz	w0, 4022c8 <ferror@plt+0x588>
  4023b4:	ldr	x0, [x21, #8]
  4023b8:	bl	401a10 <fclose@plt>
  4023bc:	mov	x0, x21
  4023c0:	bl	401bc0 <free@plt>
  4023c4:	b	4021f8 <ferror@plt+0x4b8>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4023d0:	mov	x0, #0x0                   	// #0
  4023d4:	add	x1, x1, #0xeb8
  4023d8:	bl	401c70 <dcgettext@plt>
  4023dc:	mov	w24, #0x1                   	// #1
  4023e0:	mov	x1, x19
  4023e4:	bl	446368 <error@@Base>
  4023e8:	ldr	x0, [x21, #8]
  4023ec:	bl	401a10 <fclose@plt>
  4023f0:	mov	x0, x21
  4023f4:	bl	401bc0 <free@plt>
  4023f8:	b	4021f8 <ferror@plt+0x4b8>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 458000 <warn@@Base+0x116c0>
  402404:	mov	x0, #0x0                   	// #0
  402408:	add	x1, x1, #0xe18
  40240c:	bl	401c70 <dcgettext@plt>
  402410:	mov	w24, #0x1                   	// #1
  402414:	mov	x1, x19
  402418:	bl	446368 <error@@Base>
  40241c:	b	4021f8 <ferror@plt+0x4b8>
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 458000 <warn@@Base+0x116c0>
  402428:	add	x1, x1, #0xd18
  40242c:	bl	401c70 <dcgettext@plt>
  402430:	mov	x1, x19
  402434:	bl	446368 <error@@Base>
  402438:	mov	x0, x21
  40243c:	mov	w24, #0x1                   	// #1
  402440:	bl	401bc0 <free@plt>
  402444:	b	4021f8 <ferror@plt+0x4b8>
  402448:	str	w1, [x20, #2884]
  40244c:	bl	4462b8 <ferror@plt+0x44578>
  402450:	b	401e08 <ferror@plt+0xc8>
  402454:	mov	w1, w28
  402458:	mov	x0, x21
  40245c:	bl	429cd0 <ferror@plt+0x27f90>
  402460:	cbz	w0, 4022c8 <ferror@plt+0x588>
  402464:	b	4023b4 <ferror@plt+0x674>
  402468:	mov	w2, #0x5                   	// #5
  40246c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  402470:	mov	x0, #0x0                   	// #0
  402474:	add	x1, x1, #0xee0
  402478:	bl	401c70 <dcgettext@plt>
  40247c:	mov	x1, x19
  402480:	bl	446368 <error@@Base>
  402484:	b	4022ac <ferror@plt+0x56c>
  402488:	mov	w19, #0x204                 	// #516
  40248c:	mov	w2, #0x5                   	// #5
  402490:	adrp	x1, 458000 <warn@@Base+0x116c0>
  402494:	mov	x0, #0x0                   	// #0
  402498:	add	x1, x1, #0xdc8
  40249c:	bl	401c70 <dcgettext@plt>
  4024a0:	mov	w1, w19
  4024a4:	bl	446368 <error@@Base>
  4024a8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4024ac:	ldr	x0, [x0, #1016]
  4024b0:	bl	403fc0 <ferror@plt+0x2280>
  4024b4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4024b8:	ldr	x0, [x0, #1040]
  4024bc:	bl	403fc0 <ferror@plt+0x2280>
  4024c0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4024c4:	add	x1, x1, #0xe88
  4024c8:	mov	w2, #0x5                   	// #5
  4024cc:	mov	w24, #0x1                   	// #1
  4024d0:	bl	401c70 <dcgettext@plt>
  4024d4:	bl	446368 <error@@Base>
  4024d8:	b	4021f8 <ferror@plt+0x4b8>
  4024dc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4024e0:	add	x1, x1, #0xe08
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, #0x0                   	// #0
  4024ec:	bl	401c70 <dcgettext@plt>
  4024f0:	bl	446940 <warn@@Base>
  4024f4:	b	4024a8 <ferror@plt+0x768>
  4024f8:	mov	w19, #0x207                 	// #519
  4024fc:	b	40248c <ferror@plt+0x74c>
  402500:	mov	x29, #0x0                   	// #0
  402504:	mov	x30, #0x0                   	// #0
  402508:	mov	x5, x0
  40250c:	ldr	x1, [sp]
  402510:	add	x2, sp, #0x8
  402514:	mov	x6, sp
  402518:	movz	x0, #0x0, lsl #48
  40251c:	movk	x0, #0x0, lsl #32
  402520:	movk	x0, #0x40, lsl #16
  402524:	movk	x0, #0x1d50
  402528:	movz	x3, #0x0, lsl #48
  40252c:	movk	x3, #0x0, lsl #32
  402530:	movk	x3, #0x44, lsl #16
  402534:	movk	x3, #0xa928
  402538:	movz	x4, #0x0, lsl #48
  40253c:	movk	x4, #0x0, lsl #32
  402540:	movk	x4, #0x44, lsl #16
  402544:	movk	x4, #0xa9a8
  402548:	bl	401a70 <__libc_start_main@plt>
  40254c:	bl	401b40 <abort@plt>
  402550:	adrp	x0, 4a0000 <warn@@Base+0x596c0>
  402554:	ldr	x0, [x0, #4048]
  402558:	cbz	x0, 402560 <ferror@plt+0x820>
  40255c:	b	401b20 <__gmon_start__@plt>
  402560:	ret
  402564:	nop
  402568:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40256c:	add	x0, x0, #0x3f8
  402570:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  402574:	add	x1, x1, #0x3f8
  402578:	cmp	x1, x0
  40257c:	b.eq	402594 <ferror@plt+0x854>  // b.none
  402580:	adrp	x1, 44a000 <warn@@Base+0x36c0>
  402584:	ldr	x1, [x1, #2504]
  402588:	cbz	x1, 402594 <ferror@plt+0x854>
  40258c:	mov	x16, x1
  402590:	br	x16
  402594:	ret
  402598:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40259c:	add	x0, x0, #0x3f8
  4025a0:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4025a4:	add	x1, x1, #0x3f8
  4025a8:	sub	x1, x1, x0
  4025ac:	lsr	x2, x1, #63
  4025b0:	add	x1, x2, x1, asr #3
  4025b4:	cmp	xzr, x1, asr #1
  4025b8:	asr	x1, x1, #1
  4025bc:	b.eq	4025d4 <ferror@plt+0x894>  // b.none
  4025c0:	adrp	x2, 44a000 <warn@@Base+0x36c0>
  4025c4:	ldr	x2, [x2, #2512]
  4025c8:	cbz	x2, 4025d4 <ferror@plt+0x894>
  4025cc:	mov	x16, x2
  4025d0:	br	x16
  4025d4:	ret
  4025d8:	stp	x29, x30, [sp, #-32]!
  4025dc:	mov	x29, sp
  4025e0:	str	x19, [sp, #16]
  4025e4:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  4025e8:	ldrb	w0, [x19, #1048]
  4025ec:	cbnz	w0, 4025fc <ferror@plt+0x8bc>
  4025f0:	bl	402568 <ferror@plt+0x828>
  4025f4:	mov	w0, #0x1                   	// #1
  4025f8:	strb	w0, [x19, #1048]
  4025fc:	ldr	x19, [sp, #16]
  402600:	ldp	x29, x30, [sp], #32
  402604:	ret
  402608:	b	402598 <ferror@plt+0x858>
  40260c:	nop
  402610:	cmp	x0, #0xba
  402614:	b.hi	402658 <ferror@plt+0x918>  // b.pmore
  402618:	cmp	w0, #0xba
  40261c:	b.hi	402650 <ferror@plt+0x910>  // b.pmore
  402620:	adrp	x1, 46b000 <warn@@Base+0x246c0>
  402624:	add	x1, x1, #0x5f8
  402628:	ldrh	w0, [x1, w0, uxtw #1]
  40262c:	adr	x1, 402638 <ferror@plt+0x8f8>
  402630:	add	x0, x1, w0, sxth #2
  402634:	br	x0
  402638:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40263c:	add	x0, x0, #0x290
  402640:	ret
  402644:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402648:	add	x0, x0, #0xa30
  40264c:	ret
  402650:	mov	x0, #0x0                   	// #0
  402654:	ret
  402658:	mov	x1, #0xffffffffffff0000    	// #-65536
  40265c:	movk	x1, #0x9000, lsl #16
  402660:	add	x0, x0, x1
  402664:	cmp	x0, #0x17
  402668:	b.hi	402b50 <ferror@plt+0xe10>  // b.pmore
  40266c:	cmp	w0, #0x17
  402670:	b.hi	4026a4 <ferror@plt+0x964>  // b.pmore
  402674:	adrp	x1, 46b000 <warn@@Base+0x246c0>
  402678:	add	x1, x1, #0x770
  40267c:	ldrb	w0, [x1, w0, uxtw]
  402680:	adr	x1, 40268c <ferror@plt+0x94c>
  402684:	add	x0, x1, w0, sxtb #2
  402688:	br	x0
  40268c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402690:	add	x0, x0, #0x80
  402694:	ret
  402698:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40269c:	add	x0, x0, #0x70
  4026a0:	ret
  4026a4:	mov	x0, #0x0                   	// #0
  4026a8:	ret
  4026ac:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026b0:	add	x0, x0, #0x278
  4026b4:	ret
  4026b8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026bc:	add	x0, x0, #0x260
  4026c0:	ret
  4026c4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026c8:	add	x0, x0, #0x248
  4026cc:	ret
  4026d0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026d4:	add	x0, x0, #0x230
  4026d8:	ret
  4026dc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026e0:	add	x0, x0, #0x218
  4026e4:	ret
  4026e8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026ec:	add	x0, x0, #0x200
  4026f0:	ret
  4026f4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4026f8:	add	x0, x0, #0x1e8
  4026fc:	ret
  402700:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402704:	add	x0, x0, #0x1d0
  402708:	ret
  40270c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402710:	add	x0, x0, #0x1b8
  402714:	ret
  402718:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40271c:	add	x0, x0, #0x1a0
  402720:	ret
  402724:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402728:	add	x0, x0, #0x188
  40272c:	ret
  402730:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402734:	add	x0, x0, #0x170
  402738:	ret
  40273c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402740:	add	x0, x0, #0x158
  402744:	ret
  402748:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40274c:	add	x0, x0, #0x140
  402750:	ret
  402754:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402758:	add	x0, x0, #0x128
  40275c:	ret
  402760:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402764:	add	x0, x0, #0x110
  402768:	ret
  40276c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402770:	add	x0, x0, #0xf8
  402774:	ret
  402778:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40277c:	add	x0, x0, #0xe8
  402780:	ret
  402784:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402788:	add	x0, x0, #0xd0
  40278c:	ret
  402790:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402794:	add	x0, x0, #0xb8
  402798:	ret
  40279c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4027a0:	add	x0, x0, #0x98
  4027a4:	ret
  4027a8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4027ac:	add	x0, x0, #0x58
  4027b0:	ret
  4027b4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4027b8:	add	x0, x0, #0x40
  4027bc:	ret
  4027c0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4027c4:	add	x0, x0, #0x28
  4027c8:	ret
  4027cc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4027d0:	add	x0, x0, #0x10
  4027d4:	ret
  4027d8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4027dc:	add	x0, x0, #0xff8
  4027e0:	ret
  4027e4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4027e8:	add	x0, x0, #0xfe0
  4027ec:	ret
  4027f0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4027f4:	add	x0, x0, #0xfd0
  4027f8:	ret
  4027fc:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402800:	add	x0, x0, #0xfc0
  402804:	ret
  402808:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40280c:	add	x0, x0, #0xfa8
  402810:	ret
  402814:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402818:	add	x0, x0, #0xf90
  40281c:	ret
  402820:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402824:	add	x0, x0, #0xf78
  402828:	ret
  40282c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402830:	add	x0, x0, #0xf60
  402834:	ret
  402838:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40283c:	add	x0, x0, #0xf48
  402840:	ret
  402844:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402848:	add	x0, x0, #0xf30
  40284c:	ret
  402850:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402854:	add	x0, x0, #0xf20
  402858:	ret
  40285c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402860:	add	x0, x0, #0xf10
  402864:	ret
  402868:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40286c:	add	x0, x0, #0xf00
  402870:	ret
  402874:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402878:	add	x0, x0, #0xef0
  40287c:	ret
  402880:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402884:	add	x0, x0, #0xee0
  402888:	ret
  40288c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402890:	add	x0, x0, #0xed0
  402894:	ret
  402898:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40289c:	add	x0, x0, #0xec0
  4028a0:	ret
  4028a4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028a8:	add	x0, x0, #0xeb0
  4028ac:	ret
  4028b0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028b4:	add	x0, x0, #0xea0
  4028b8:	ret
  4028bc:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028c0:	add	x0, x0, #0xe90
  4028c4:	ret
  4028c8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028cc:	add	x0, x0, #0xe78
  4028d0:	ret
  4028d4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028d8:	add	x0, x0, #0xe68
  4028dc:	ret
  4028e0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028e4:	add	x0, x0, #0xe58
  4028e8:	ret
  4028ec:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028f0:	add	x0, x0, #0xe48
  4028f4:	ret
  4028f8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4028fc:	add	x0, x0, #0xe38
  402900:	ret
  402904:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402908:	add	x0, x0, #0xe28
  40290c:	ret
  402910:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402914:	add	x0, x0, #0xe18
  402918:	ret
  40291c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402920:	add	x0, x0, #0xe08
  402924:	ret
  402928:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40292c:	add	x0, x0, #0xdf8
  402930:	ret
  402934:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402938:	add	x0, x0, #0xde0
  40293c:	ret
  402940:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402944:	add	x0, x0, #0xdc8
  402948:	ret
  40294c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402950:	add	x0, x0, #0xdb0
  402954:	ret
  402958:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40295c:	add	x0, x0, #0xd98
  402960:	ret
  402964:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402968:	add	x0, x0, #0xd80
  40296c:	ret
  402970:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402974:	add	x0, x0, #0xd68
  402978:	ret
  40297c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402980:	add	x0, x0, #0xd50
  402984:	ret
  402988:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  40298c:	add	x0, x0, #0xd38
  402990:	ret
  402994:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402998:	add	x0, x0, #0xd20
  40299c:	ret
  4029a0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029a4:	add	x0, x0, #0xd08
  4029a8:	ret
  4029ac:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029b0:	add	x0, x0, #0xcf0
  4029b4:	ret
  4029b8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029bc:	add	x0, x0, #0xcd8
  4029c0:	ret
  4029c4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029c8:	add	x0, x0, #0xcc0
  4029cc:	ret
  4029d0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029d4:	add	x0, x0, #0xca8
  4029d8:	ret
  4029dc:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029e0:	add	x0, x0, #0xc90
  4029e4:	ret
  4029e8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029ec:	add	x0, x0, #0xc78
  4029f0:	ret
  4029f4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  4029f8:	add	x0, x0, #0xc60
  4029fc:	ret
  402a00:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a04:	add	x0, x0, #0xc48
  402a08:	ret
  402a0c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a10:	add	x0, x0, #0xc38
  402a14:	ret
  402a18:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a1c:	add	x0, x0, #0xc28
  402a20:	ret
  402a24:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a28:	add	x0, x0, #0xc18
  402a2c:	ret
  402a30:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a34:	add	x0, x0, #0xc08
  402a38:	ret
  402a3c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a40:	add	x0, x0, #0xbf0
  402a44:	ret
  402a48:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a4c:	add	x0, x0, #0xbd8
  402a50:	ret
  402a54:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a58:	add	x0, x0, #0xbc0
  402a5c:	ret
  402a60:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a64:	add	x0, x0, #0xba8
  402a68:	ret
  402a6c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a70:	add	x0, x0, #0xb98
  402a74:	ret
  402a78:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a7c:	add	x0, x0, #0xb80
  402a80:	ret
  402a84:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a88:	add	x0, x0, #0xb68
  402a8c:	ret
  402a90:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402a94:	add	x0, x0, #0xb50
  402a98:	ret
  402a9c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402aa0:	add	x0, x0, #0xb40
  402aa4:	ret
  402aa8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402aac:	add	x0, x0, #0xb30
  402ab0:	ret
  402ab4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402ab8:	add	x0, x0, #0xb20
  402abc:	ret
  402ac0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402ac4:	add	x0, x0, #0xb08
  402ac8:	ret
  402acc:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402ad0:	add	x0, x0, #0xaf0
  402ad4:	ret
  402ad8:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402adc:	add	x0, x0, #0xad8
  402ae0:	ret
  402ae4:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402ae8:	add	x0, x0, #0xac0
  402aec:	ret
  402af0:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402af4:	add	x0, x0, #0xab0
  402af8:	ret
  402afc:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b00:	add	x0, x0, #0xaa0
  402b04:	ret
  402b08:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b0c:	add	x0, x0, #0xa90
  402b10:	ret
  402b14:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b18:	add	x0, x0, #0xa80
  402b1c:	ret
  402b20:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b24:	add	x0, x0, #0xa70
  402b28:	ret
  402b2c:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b30:	add	x0, x0, #0xa60
  402b34:	ret
  402b38:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b3c:	add	x0, x0, #0xa50
  402b40:	ret
  402b44:	adrp	x0, 44a000 <warn@@Base+0x36c0>
  402b48:	add	x0, x0, #0xa40
  402b4c:	ret
  402b50:	mov	x0, #0x0                   	// #0
  402b54:	ret
  402b58:	mov	x2, #0x4f                  	// #79
  402b5c:	mov	x1, x0
  402b60:	movk	x2, #0x6000, lsl #16
  402b64:	cmp	x0, x2
  402b68:	b.hi	402bd0 <ferror@plt+0xe90>  // b.pmore
  402b6c:	mov	x0, #0xc                   	// #12
  402b70:	movk	x0, #0x6000, lsl #16
  402b74:	cmp	x1, x0
  402b78:	b.ls	402b90 <ferror@plt+0xe50>  // b.plast
  402b7c:	mov	x0, #0xfffffffffffffff3    	// #-13
  402b80:	movk	x0, #0x9fff, lsl #16
  402b84:	add	x1, x1, x0
  402b88:	cmp	x1, #0x42
  402b8c:	b.ls	402b98 <ferror@plt+0xe58>  // b.plast
  402b90:	mov	x0, #0x0                   	// #0
  402b94:	ret
  402b98:	cmp	w1, #0x42
  402b9c:	b.hi	402b90 <ferror@plt+0xe50>  // b.pmore
  402ba0:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  402ba4:	add	x0, x0, #0x788
  402ba8:	ldrb	w0, [x0, w1, uxtw]
  402bac:	adr	x1, 402bb8 <ferror@plt+0xe78>
  402bb0:	add	x0, x1, w0, sxtb #2
  402bb4:	br	x0
  402bb8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402bbc:	add	x0, x0, #0x2b0
  402bc0:	ret
  402bc4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402bc8:	add	x0, x0, #0x2a0
  402bcc:	ret
  402bd0:	mov	x2, #0x70000000            	// #1879048192
  402bd4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402bd8:	cmp	x1, x2
  402bdc:	add	x0, x0, #0x500
  402be0:	csel	x0, x0, xzr, eq  // eq = none
  402be4:	ret
  402be8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402bec:	add	x0, x0, #0x4f0
  402bf0:	ret
  402bf4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402bf8:	add	x0, x0, #0x4e0
  402bfc:	ret
  402c00:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c04:	add	x0, x0, #0x4c8
  402c08:	ret
  402c0c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c10:	add	x0, x0, #0x4b0
  402c14:	ret
  402c18:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c1c:	add	x0, x0, #0x498
  402c20:	ret
  402c24:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c28:	add	x0, x0, #0x480
  402c2c:	ret
  402c30:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c34:	add	x0, x0, #0x468
  402c38:	ret
  402c3c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c40:	add	x0, x0, #0x450
  402c44:	ret
  402c48:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c4c:	add	x0, x0, #0x440
  402c50:	ret
  402c54:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c58:	add	x0, x0, #0x428
  402c5c:	ret
  402c60:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c64:	add	x0, x0, #0x418
  402c68:	ret
  402c6c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c70:	add	x0, x0, #0x400
  402c74:	ret
  402c78:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c7c:	add	x0, x0, #0x3f0
  402c80:	ret
  402c84:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c88:	add	x0, x0, #0x3e0
  402c8c:	ret
  402c90:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402c94:	add	x0, x0, #0x3c8
  402c98:	ret
  402c9c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ca0:	add	x0, x0, #0x3b0
  402ca4:	ret
  402ca8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cac:	add	x0, x0, #0x3a0
  402cb0:	ret
  402cb4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cb8:	add	x0, x0, #0x390
  402cbc:	ret
  402cc0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cc4:	add	x0, x0, #0x380
  402cc8:	ret
  402ccc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cd0:	add	x0, x0, #0x370
  402cd4:	ret
  402cd8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cdc:	add	x0, x0, #0x358
  402ce0:	ret
  402ce4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ce8:	add	x0, x0, #0x340
  402cec:	ret
  402cf0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402cf4:	add	x0, x0, #0x328
  402cf8:	ret
  402cfc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d00:	add	x0, x0, #0x310
  402d04:	ret
  402d08:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d0c:	add	x0, x0, #0x2f8
  402d10:	ret
  402d14:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d18:	add	x0, x0, #0x2e8
  402d1c:	ret
  402d20:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d24:	add	x0, x0, #0x2d0
  402d28:	ret
  402d2c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d30:	add	x0, x0, #0x2c0
  402d34:	ret
  402d38:	mov	x2, #0x2b                  	// #43
  402d3c:	mov	x1, x0
  402d40:	movk	x2, #0x6000, lsl #16
  402d44:	cmp	x0, x2
  402d48:	b.hi	402db0 <ferror@plt+0x1070>  // b.pmore
  402d4c:	mov	x0, #0xc                   	// #12
  402d50:	movk	x0, #0x6000, lsl #16
  402d54:	cmp	x1, x0
  402d58:	b.ls	402da8 <ferror@plt+0x1068>  // b.plast
  402d5c:	mov	x0, #0xfffffffffffffff3    	// #-13
  402d60:	movk	x0, #0x9fff, lsl #16
  402d64:	add	x1, x1, x0
  402d68:	cmp	x1, #0x1e
  402d6c:	b.hi	402da8 <ferror@plt+0x1068>  // b.pmore
  402d70:	cmp	w1, #0x1e
  402d74:	b.hi	402da8 <ferror@plt+0x1068>  // b.pmore
  402d78:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  402d7c:	add	x0, x0, #0x7cc
  402d80:	ldrb	w0, [x0, w1, uxtw]
  402d84:	adr	x1, 402d90 <ferror@plt+0x1050>
  402d88:	add	x0, x1, w0, sxtb #2
  402d8c:	br	x0
  402d90:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402d94:	add	x0, x0, #0x688
  402d98:	ret
  402d9c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402da0:	add	x0, x0, #0x518
  402da4:	ret
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	ret
  402db0:	mov	x0, #0x7ffffffe            	// #2147483646
  402db4:	cmp	x1, x0
  402db8:	b.eq	402e10 <ferror@plt+0x10d0>  // b.none
  402dbc:	b.ls	402dd8 <ferror@plt+0x1098>  // b.plast
  402dc0:	mov	x2, #0x7fffffff            	// #2147483647
  402dc4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402dc8:	cmp	x1, x2
  402dcc:	add	x0, x0, #0x6a8
  402dd0:	csel	x0, x0, xzr, eq  // eq = none
  402dd4:	ret
  402dd8:	mov	x0, #0x1                   	// #1
  402ddc:	movk	x0, #0x7000, lsl #16
  402de0:	cmp	x1, x0
  402de4:	b.eq	402e04 <ferror@plt+0x10c4>  // b.none
  402de8:	mov	x0, #0xfffd                	// #65533
  402dec:	movk	x0, #0x7fff, lsl #16
  402df0:	cmp	x1, x0
  402df4:	b.ne	402da8 <ferror@plt+0x1068>  // b.any
  402df8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402dfc:	add	x0, x0, #0x698
  402e00:	ret
  402e04:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e08:	add	x0, x0, #0x678
  402e0c:	ret
  402e10:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e14:	add	x0, x0, #0x670
  402e18:	ret
  402e1c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e20:	add	x0, x0, #0x660
  402e24:	ret
  402e28:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e2c:	add	x0, x0, #0x650
  402e30:	ret
  402e34:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e38:	add	x0, x0, #0x640
  402e3c:	ret
  402e40:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e44:	add	x0, x0, #0x630
  402e48:	ret
  402e4c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e50:	add	x0, x0, #0x620
  402e54:	ret
  402e58:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e5c:	add	x0, x0, #0x610
  402e60:	ret
  402e64:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e68:	add	x0, x0, #0x5f8
  402e6c:	ret
  402e70:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e74:	add	x0, x0, #0x5e8
  402e78:	ret
  402e7c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e80:	add	x0, x0, #0x5d8
  402e84:	ret
  402e88:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e8c:	add	x0, x0, #0x5c8
  402e90:	ret
  402e94:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402e98:	add	x0, x0, #0x5b8
  402e9c:	ret
  402ea0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ea4:	add	x0, x0, #0x5a8
  402ea8:	ret
  402eac:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402eb0:	add	x0, x0, #0x598
  402eb4:	ret
  402eb8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ebc:	add	x0, x0, #0x588
  402ec0:	ret
  402ec4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ec8:	add	x0, x0, #0x578
  402ecc:	ret
  402ed0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ed4:	add	x0, x0, #0x568
  402ed8:	ret
  402edc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ee0:	add	x0, x0, #0x558
  402ee4:	ret
  402ee8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402eec:	add	x0, x0, #0x548
  402ef0:	ret
  402ef4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402ef8:	add	x0, x0, #0x538
  402efc:	ret
  402f00:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  402f04:	add	x0, x0, #0x528
  402f08:	ret
  402f0c:	nop
  402f10:	ldr	x2, [x0]
  402f14:	mov	w3, #0x1                   	// #1
  402f18:	ldr	x1, [x1]
  402f1c:	cmp	x2, x1
  402f20:	csetm	w0, cc  // cc = lo, ul, last
  402f24:	csel	w0, w0, w3, ls  // ls = plast
  402f28:	ret
  402f2c:	nop
  402f30:	stp	x29, x30, [sp, #-48]!
  402f34:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  402f38:	mov	x29, sp
  402f3c:	ldr	w3, [x3, #1056]
  402f40:	stp	x19, x20, [sp, #16]
  402f44:	mov	x19, x0
  402f48:	mov	x20, x1
  402f4c:	cbz	w3, 402fdc <ferror@plt+0x129c>
  402f50:	cmp	x2, #0xb
  402f54:	b.ls	402fb4 <ferror@plt+0x1274>  // b.plast
  402f58:	str	x21, [sp, #32]
  402f5c:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  402f60:	mov	x0, x20
  402f64:	mov	w1, #0x4                   	// #4
  402f68:	ldr	x2, [x21, #672]
  402f6c:	blr	x2
  402f70:	ldr	x2, [x21, #672]
  402f74:	str	w0, [x19]
  402f78:	mov	w1, #0x4                   	// #4
  402f7c:	add	x0, x20, #0x4
  402f80:	blr	x2
  402f84:	str	x0, [x19, #8]
  402f88:	ldr	x2, [x21, #672]
  402f8c:	mov	w1, #0x4                   	// #4
  402f90:	add	x0, x20, #0x8
  402f94:	blr	x2
  402f98:	mov	x1, x0
  402f9c:	ldr	x21, [sp, #32]
  402fa0:	str	x1, [x19, #16]
  402fa4:	mov	w0, #0xc                   	// #12
  402fa8:	ldp	x19, x20, [sp, #16]
  402fac:	ldp	x29, x30, [sp], #48
  402fb0:	ret
  402fb4:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  402fb8:	add	x1, x1, #0x6b0
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	mov	x0, #0x0                   	// #0
  402fc4:	bl	401c70 <dcgettext@plt>
  402fc8:	bl	446368 <error@@Base>
  402fcc:	mov	w0, #0x0                   	// #0
  402fd0:	ldp	x19, x20, [sp, #16]
  402fd4:	ldp	x29, x30, [sp], #48
  402fd8:	ret
  402fdc:	cmp	x2, #0x17
  402fe0:	b.ls	402fb4 <ferror@plt+0x1274>  // b.plast
  402fe4:	str	x21, [sp, #32]
  402fe8:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  402fec:	mov	x0, x20
  402ff0:	mov	w1, #0x4                   	// #4
  402ff4:	ldr	x2, [x21, #672]
  402ff8:	blr	x2
  402ffc:	ldr	x2, [x21, #672]
  403000:	str	w0, [x19]
  403004:	mov	w1, #0x8                   	// #8
  403008:	add	x0, x20, #0x8
  40300c:	blr	x2
  403010:	str	x0, [x19, #8]
  403014:	ldr	x2, [x21, #672]
  403018:	mov	w1, #0x8                   	// #8
  40301c:	add	x0, x20, #0x10
  403020:	blr	x2
  403024:	mov	x1, x0
  403028:	ldr	x21, [sp, #32]
  40302c:	str	x1, [x19, #16]
  403030:	mov	w0, #0x18                  	// #24
  403034:	ldp	x19, x20, [sp, #16]
  403038:	ldp	x29, x30, [sp], #48
  40303c:	ret
  403040:	adrp	x4, 4a3000 <warn@@Base+0x5c6c0>
  403044:	add	x4, x4, #0x420
  403048:	stp	x29, x30, [sp, #-64]!
  40304c:	mov	x3, x0
  403050:	adrp	x2, 487000 <warn@@Base+0x406c0>
  403054:	mov	x29, sp
  403058:	ldr	w5, [x4, #4]
  40305c:	add	x0, sp, #0x20
  403060:	stp	x19, x20, [sp, #16]
  403064:	add	x19, x4, #0x8
  403068:	add	w6, w5, #0x1
  40306c:	and	w6, w6, #0x3
  403070:	sbfiz	x5, x5, #6, #32
  403074:	add	x19, x19, x5
  403078:	mov	x20, x1
  40307c:	add	x2, x2, #0xb40
  403080:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  403084:	add	x1, x1, #0x6f0
  403088:	str	w6, [x4, #4]
  40308c:	bl	401980 <sprintf@plt>
  403090:	mov	x3, x20
  403094:	add	x2, sp, #0x20
  403098:	mov	x0, x19
  40309c:	mov	x1, #0x40                  	// #64
  4030a0:	bl	4019e0 <snprintf@plt>
  4030a4:	mov	x0, x19
  4030a8:	ldp	x19, x20, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #64
  4030b0:	ret
  4030b4:	nop
  4030b8:	cmp	w0, #0x2
  4030bc:	b.eq	403128 <ferror@plt+0x13e8>  // b.none
  4030c0:	stp	x29, x30, [sp, #-32]!
  4030c4:	mov	x29, sp
  4030c8:	stp	x19, x20, [sp, #16]
  4030cc:	mov	w19, w0
  4030d0:	b.ls	403100 <ferror@plt+0x13c0>  // b.plast
  4030d4:	cmp	w0, #0x3
  4030d8:	b.eq	40313c <ferror@plt+0x13fc>  // b.none
  4030dc:	cmp	w0, #0x4
  4030e0:	b.ne	403158 <ferror@plt+0x1418>  // b.any
  4030e4:	ldp	x19, x20, [sp, #16]
  4030e8:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  4030ec:	ldp	x29, x30, [sp], #32
  4030f0:	add	x1, x1, #0x758
  4030f4:	mov	w2, #0x5                   	// #5
  4030f8:	mov	x0, #0x0                   	// #0
  4030fc:	b	401c70 <dcgettext@plt>
  403100:	cbz	w0, 4031bc <ferror@plt+0x147c>
  403104:	cmp	w0, #0x1
  403108:	b.ne	403168 <ferror@plt+0x1428>  // b.any
  40310c:	ldp	x19, x20, [sp, #16]
  403110:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  403114:	ldp	x29, x30, [sp], #32
  403118:	add	x1, x1, #0x708
  40311c:	mov	w2, #0x5                   	// #5
  403120:	mov	x0, #0x0                   	// #0
  403124:	b	401c70 <dcgettext@plt>
  403128:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  40312c:	mov	w2, #0x5                   	// #5
  403130:	add	x1, x1, #0x720
  403134:	mov	x0, #0x0                   	// #0
  403138:	b	401c70 <dcgettext@plt>
  40313c:	ldp	x19, x20, [sp, #16]
  403140:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  403144:	ldp	x29, x30, [sp], #32
  403148:	add	x1, x1, #0x738
  40314c:	mov	w2, #0x5                   	// #5
  403150:	mov	x0, #0x0                   	// #0
  403154:	b	401c70 <dcgettext@plt>
  403158:	mov	w1, #0xffff0100            	// #-65280
  40315c:	add	w0, w0, w1
  403160:	cmp	w0, #0xff
  403164:	b.ls	4031e8 <ferror@plt+0x14a8>  // b.plast
  403168:	mov	w0, #0xffff0200            	// #-65024
  40316c:	add	w0, w19, w0
  403170:	cmp	w0, #0xff
  403174:	b.hi	4031d8 <ferror@plt+0x1498>  // b.pmore
  403178:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  40317c:	add	x1, x1, #0x790
  403180:	mov	w2, #0x5                   	// #5
  403184:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  403188:	add	x20, x20, #0x420
  40318c:	add	x20, x20, #0x108
  403190:	mov	x0, #0x0                   	// #0
  403194:	bl	401c70 <dcgettext@plt>
  403198:	mov	x2, x0
  40319c:	mov	w3, w19
  4031a0:	mov	x0, x20
  4031a4:	mov	x1, #0x20                  	// #32
  4031a8:	bl	4019e0 <snprintf@plt>
  4031ac:	mov	x0, x20
  4031b0:	ldp	x19, x20, [sp, #16]
  4031b4:	ldp	x29, x30, [sp], #32
  4031b8:	ret
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  4031c4:	ldp	x29, x30, [sp], #32
  4031c8:	add	x1, x1, #0x6f8
  4031cc:	mov	w2, #0x5                   	// #5
  4031d0:	mov	x0, #0x0                   	// #0
  4031d4:	b	401c70 <dcgettext@plt>
  4031d8:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	add	x1, x1, #0x7a8
  4031e4:	b	403184 <ferror@plt+0x1444>
  4031e8:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	add	x1, x1, #0x770
  4031f4:	b	403184 <ferror@plt+0x1444>
  4031f8:	stp	x29, x30, [sp, #-32]!
  4031fc:	cmp	w0, #0xfc
  403200:	mov	x29, sp
  403204:	stp	x19, x20, [sp, #16]
  403208:	mov	w20, w0
  40320c:	b.hi	403354 <ferror@plt+0x1614>  // b.pmore
  403210:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  403214:	add	x0, x0, #0x7ec
  403218:	ldrh	w0, [x0, w20, uxtw #1]
  40321c:	adr	x1, 403228 <ferror@plt+0x14e8>
  403220:	add	x0, x1, w0, sxth #2
  403224:	br	x0
  403228:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40322c:	add	x0, x0, #0x6f8
  403230:	ldp	x19, x20, [sp, #16]
  403234:	ldp	x29, x30, [sp], #32
  403238:	ret
  40323c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403240:	add	x0, x0, #0x1d0
  403244:	ldp	x19, x20, [sp, #16]
  403248:	ldp	x29, x30, [sp], #32
  40324c:	ret
  403250:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403254:	add	x0, x0, #0xfd8
  403258:	ldp	x19, x20, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403268:	add	x0, x0, #0xed0
  40326c:	ldp	x19, x20, [sp, #16]
  403270:	ldp	x29, x30, [sp], #32
  403274:	ret
  403278:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40327c:	add	x0, x0, #0xe98
  403280:	ldp	x19, x20, [sp, #16]
  403284:	ldp	x29, x30, [sp], #32
  403288:	ret
  40328c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403290:	add	x0, x0, #0xe90
  403294:	ldp	x19, x20, [sp, #16]
  403298:	ldp	x29, x30, [sp], #32
  40329c:	ret
  4032a0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4032a4:	add	x0, x0, #0xe68
  4032a8:	ldp	x19, x20, [sp, #16]
  4032ac:	ldp	x29, x30, [sp], #32
  4032b0:	ret
  4032b4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4032b8:	add	x0, x0, #0xe58
  4032bc:	ldp	x19, x20, [sp, #16]
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4032cc:	add	x0, x0, #0xe50
  4032d0:	ldp	x19, x20, [sp, #16]
  4032d4:	ldp	x29, x30, [sp], #32
  4032d8:	ret
  4032dc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4032e0:	add	x0, x0, #0xe48
  4032e4:	ldp	x19, x20, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4032f4:	add	x0, x0, #0xe38
  4032f8:	ldp	x19, x20, [sp, #16]
  4032fc:	ldp	x29, x30, [sp], #32
  403300:	ret
  403304:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403308:	add	x0, x0, #0xe18
  40330c:	ldp	x19, x20, [sp, #16]
  403310:	ldp	x29, x30, [sp], #32
  403314:	ret
  403318:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40331c:	add	x0, x0, #0x898
  403320:	ldp	x19, x20, [sp, #16]
  403324:	ldp	x29, x30, [sp], #32
  403328:	ret
  40332c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403330:	add	x0, x0, #0xc50
  403334:	ldp	x19, x20, [sp, #16]
  403338:	ldp	x29, x30, [sp], #32
  40333c:	ret
  403340:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403344:	add	x0, x0, #0x7b8
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #32
  403350:	ret
  403354:	mov	w0, #0x8217                	// #33303
  403358:	cmp	w20, w0
  40335c:	b.eq	403e74 <ferror@plt+0x2134>  // b.none
  403360:	b.ls	403420 <ferror@plt+0x16e0>  // b.plast
  403364:	mov	w0, #0xbaab                	// #47787
  403368:	cmp	w20, w0
  40336c:	b.eq	403e68 <ferror@plt+0x2128>  // b.none
  403370:	b.ls	4033e4 <ferror@plt+0x16a4>  // b.plast
  403374:	mov	w0, #0xfeb0                	// #65200
  403378:	cmp	w20, w0
  40337c:	b.eq	403634 <ferror@plt+0x18f4>  // b.none
  403380:	b.ls	4033b8 <ferror@plt+0x1678>  // b.plast
  403384:	mov	w0, #0xfeba                	// #65210
  403388:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  40338c:	cmp	w20, w0
  403390:	add	x0, x1, #0xd28
  403394:	b.eq	403230 <ferror@plt+0x14f0>  // b.none
  403398:	mov	w0, #0xfebb                	// #65211
  40339c:	cmp	w20, w0
  4033a0:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  4033a4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4033a8:	add	x0, x0, #0xcd8
  4033ac:	ldp	x19, x20, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	ret
  4033b8:	mov	w0, #0xdead                	// #57005
  4033bc:	cmp	w20, w0
  4033c0:	b.eq	40360c <ferror@plt+0x18cc>  // b.none
  4033c4:	mov	w0, #0xf00d                	// #61453
  4033c8:	cmp	w20, w0
  4033cc:	b.ne	40346c <ferror@plt+0x172c>  // b.any
  4033d0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4033d4:	add	x0, x0, #0xc98
  4033d8:	ldp	x19, x20, [sp, #16]
  4033dc:	ldp	x29, x30, [sp], #32
  4033e0:	ret
  4033e4:	mov	w0, #0xa390                	// #41872
  4033e8:	cmp	w20, w0
  4033ec:	b.eq	403620 <ferror@plt+0x18e0>  // b.none
  4033f0:	b.ls	40348c <ferror@plt+0x174c>  // b.plast
  4033f4:	mov	w0, #0xabc7                	// #43975
  4033f8:	cmp	w20, w0
  4033fc:	b.eq	4035bc <ferror@plt+0x187c>  // b.none
  403400:	mov	w0, #0xad45                	// #44357
  403404:	cmp	w20, w0
  403408:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  40340c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403410:	add	x0, x0, #0xcb8
  403414:	ldp	x19, x20, [sp, #16]
  403418:	ldp	x29, x30, [sp], #32
  40341c:	ret
  403420:	mov	w0, #0x4688                	// #18056
  403424:	cmp	w20, w0
  403428:	b.eq	403648 <ferror@plt+0x1908>  // b.none
  40342c:	b.ls	4034e4 <ferror@plt+0x17a4>  // b.plast
  403430:	mov	w0, #0x5aa5                	// #23205
  403434:	cmp	w20, w0
  403438:	b.eq	4035f8 <ferror@plt+0x18b8>  // b.none
  40343c:	b.ls	4034b8 <ferror@plt+0x1778>  // b.plast
  403440:	mov	w0, #0x7650                	// #30288
  403444:	cmp	w20, w0
  403448:	b.eq	403580 <ferror@plt+0x1840>  // b.none
  40344c:	mov	w0, #0x7676                	// #30326
  403450:	cmp	w20, w0
  403454:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  403458:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40345c:	add	x0, x0, #0xe50
  403460:	ldp	x19, x20, [sp, #16]
  403464:	ldp	x29, x30, [sp], #32
  403468:	ret
  40346c:	mov	w0, #0xbeef                	// #48879
  403470:	cmp	w20, w0
  403474:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  403478:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40347c:	add	x0, x0, #0xe90
  403480:	ldp	x19, x20, [sp, #16]
  403484:	ldp	x29, x30, [sp], #32
  403488:	ret
  40348c:	mov	w0, #0x9041                	// #36929
  403490:	cmp	w20, w0
  403494:	b.eq	4035e4 <ferror@plt+0x18a4>  // b.none
  403498:	mov	w0, #0x9080                	// #36992
  40349c:	cmp	w20, w0
  4034a0:	b.ne	403520 <ferror@plt+0x17e0>  // b.any
  4034a4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4034a8:	add	x0, x0, #0xe58
  4034ac:	ldp	x19, x20, [sp, #16]
  4034b0:	ldp	x29, x30, [sp], #32
  4034b4:	ret
  4034b8:	mov	w0, #0x4def                	// #19951
  4034bc:	cmp	w20, w0
  4034c0:	b.eq	40356c <ferror@plt+0x182c>  // b.none
  4034c4:	mov	w0, #0x5441                	// #21569
  4034c8:	cmp	w20, w0
  4034cc:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  4034d0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4034d4:	add	x0, x0, #0xc58
  4034d8:	ldp	x19, x20, [sp, #16]
  4034dc:	ldp	x29, x30, [sp], #32
  4034e0:	ret
  4034e4:	mov	w0, #0x2530                	// #9520
  4034e8:	cmp	w20, w0
  4034ec:	b.eq	4035d0 <ferror@plt+0x1890>  // b.none
  4034f0:	b.ls	403540 <ferror@plt+0x1800>  // b.plast
  4034f4:	mov	w0, #0x3330                	// #13104
  4034f8:	cmp	w20, w0
  4034fc:	b.eq	4035a8 <ferror@plt+0x1868>  // b.none
  403500:	mov	w0, #0x4157                	// #16727
  403504:	cmp	w20, w0
  403508:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  40350c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403510:	add	x0, x0, #0xc80
  403514:	ldp	x19, x20, [sp, #16]
  403518:	ldp	x29, x30, [sp], #32
  40351c:	ret
  403520:	mov	w0, #0x9026                	// #36902
  403524:	cmp	w20, w0
  403528:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  40352c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403530:	add	x0, x0, #0xc90
  403534:	ldp	x19, x20, [sp, #16]
  403538:	ldp	x29, x30, [sp], #32
  40353c:	ret
  403540:	mov	w0, #0x1057                	// #4183
  403544:	cmp	w20, w0
  403548:	b.eq	403594 <ferror@plt+0x1854>  // b.none
  40354c:	mov	w0, #0x1223                	// #4643
  403550:	cmp	w20, w0
  403554:	b.ne	403e2c <ferror@plt+0x20ec>  // b.any
  403558:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40355c:	add	x0, x0, #0xc68
  403560:	ldp	x19, x20, [sp, #16]
  403564:	ldp	x29, x30, [sp], #32
  403568:	ret
  40356c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403570:	add	x0, x0, #0xd08
  403574:	ldp	x19, x20, [sp, #16]
  403578:	ldp	x29, x30, [sp], #32
  40357c:	ret
  403580:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403584:	add	x0, x0, #0xe48
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #32
  403590:	ret
  403594:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403598:	add	x0, x0, #0xe18
  40359c:	ldp	x19, x20, [sp, #16]
  4035a0:	ldp	x29, x30, [sp], #32
  4035a4:	ret
  4035a8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4035ac:	add	x0, x0, #0xe38
  4035b0:	ldp	x19, x20, [sp, #16]
  4035b4:	ldp	x29, x30, [sp], #32
  4035b8:	ret
  4035bc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4035c0:	add	x0, x0, #0xed0
  4035c4:	ldp	x19, x20, [sp, #16]
  4035c8:	ldp	x29, x30, [sp], #32
  4035cc:	ret
  4035d0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4035d4:	add	x0, x0, #0xce8
  4035d8:	ldp	x19, x20, [sp, #16]
  4035dc:	ldp	x29, x30, [sp], #32
  4035e0:	ret
  4035e4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  4035e8:	add	x0, x0, #0xe68
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4035fc:	add	x0, x0, #0xd18
  403600:	ldp	x19, x20, [sp, #16]
  403604:	ldp	x29, x30, [sp], #32
  403608:	ret
  40360c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403610:	add	x0, x0, #0xe98
  403614:	ldp	x19, x20, [sp, #16]
  403618:	ldp	x29, x30, [sp], #32
  40361c:	ret
  403620:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403624:	add	x0, x0, #0x898
  403628:	ldp	x19, x20, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403638:	add	x0, x0, #0xcd8
  40363c:	ldp	x19, x20, [sp, #16]
  403640:	ldp	x29, x30, [sp], #32
  403644:	ret
  403648:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40364c:	add	x0, x0, #0x1d0
  403650:	b	403230 <ferror@plt+0x14f0>
  403654:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403658:	add	x0, x0, #0xd20
  40365c:	b	403230 <ferror@plt+0x14f0>
  403660:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403664:	add	x0, x0, #0xc30
  403668:	b	403230 <ferror@plt+0x14f0>
  40366c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403670:	add	x0, x0, #0xc20
  403674:	b	403230 <ferror@plt+0x14f0>
  403678:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40367c:	add	x0, x0, #0xc08
  403680:	b	403230 <ferror@plt+0x14f0>
  403684:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403688:	add	x0, x0, #0xc00
  40368c:	b	403230 <ferror@plt+0x14f0>
  403690:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403694:	add	x0, x0, #0xbf8
  403698:	b	403230 <ferror@plt+0x14f0>
  40369c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036a0:	add	x0, x0, #0xbf0
  4036a4:	b	403230 <ferror@plt+0x14f0>
  4036a8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036ac:	add	x0, x0, #0xbe0
  4036b0:	b	403230 <ferror@plt+0x14f0>
  4036b4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036b8:	add	x0, x0, #0xbc0
  4036bc:	b	403230 <ferror@plt+0x14f0>
  4036c0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036c4:	add	x0, x0, #0xbb0
  4036c8:	b	403230 <ferror@plt+0x14f0>
  4036cc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036d0:	add	x0, x0, #0xb90
  4036d4:	b	403230 <ferror@plt+0x14f0>
  4036d8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036dc:	add	x0, x0, #0xb70
  4036e0:	b	403230 <ferror@plt+0x14f0>
  4036e4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036e8:	add	x0, x0, #0xb50
  4036ec:	b	403230 <ferror@plt+0x14f0>
  4036f0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4036f4:	add	x0, x0, #0xb28
  4036f8:	b	403230 <ferror@plt+0x14f0>
  4036fc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403700:	add	x0, x0, #0xb08
  403704:	b	403230 <ferror@plt+0x14f0>
  403708:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40370c:	add	x0, x0, #0xaf0
  403710:	b	403230 <ferror@plt+0x14f0>
  403714:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403718:	add	x0, x0, #0xad0
  40371c:	b	403230 <ferror@plt+0x14f0>
  403720:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403724:	add	x0, x0, #0xab0
  403728:	b	403230 <ferror@plt+0x14f0>
  40372c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403730:	add	x0, x0, #0xa90
  403734:	b	403230 <ferror@plt+0x14f0>
  403738:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40373c:	add	x0, x0, #0xa70
  403740:	b	403230 <ferror@plt+0x14f0>
  403744:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403748:	add	x0, x0, #0xa50
  40374c:	b	403230 <ferror@plt+0x14f0>
  403750:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403754:	add	x0, x0, #0xa30
  403758:	b	403230 <ferror@plt+0x14f0>
  40375c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403760:	add	x0, x0, #0xa10
  403764:	b	403230 <ferror@plt+0x14f0>
  403768:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40376c:	add	x0, x0, #0x9f0
  403770:	b	403230 <ferror@plt+0x14f0>
  403774:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403778:	add	x0, x0, #0x9b8
  40377c:	b	403230 <ferror@plt+0x14f0>
  403780:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403784:	add	x0, x0, #0x9a8
  403788:	b	403230 <ferror@plt+0x14f0>
  40378c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403790:	add	x0, x0, #0x988
  403794:	b	403230 <ferror@plt+0x14f0>
  403798:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40379c:	add	x0, x0, #0x978
  4037a0:	b	403230 <ferror@plt+0x14f0>
  4037a4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037a8:	add	x0, x0, #0x950
  4037ac:	b	403230 <ferror@plt+0x14f0>
  4037b0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037b4:	add	x0, x0, #0x948
  4037b8:	b	403230 <ferror@plt+0x14f0>
  4037bc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037c0:	add	x0, x0, #0x910
  4037c4:	b	403230 <ferror@plt+0x14f0>
  4037c8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037cc:	add	x0, x0, #0x8d8
  4037d0:	b	403230 <ferror@plt+0x14f0>
  4037d4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037d8:	add	x0, x0, #0x8b8
  4037dc:	b	403230 <ferror@plt+0x14f0>
  4037e0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037e4:	add	x0, x0, #0x888
  4037e8:	b	403230 <ferror@plt+0x14f0>
  4037ec:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037f0:	add	x0, x0, #0x868
  4037f4:	b	403230 <ferror@plt+0x14f0>
  4037f8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4037fc:	add	x0, x0, #0x838
  403800:	b	403230 <ferror@plt+0x14f0>
  403804:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403808:	add	x0, x0, #0x808
  40380c:	b	403230 <ferror@plt+0x14f0>
  403810:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403814:	add	x0, x0, #0x7d8
  403818:	b	403230 <ferror@plt+0x14f0>
  40381c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403820:	add	x0, x0, #0x7b0
  403824:	b	403230 <ferror@plt+0x14f0>
  403828:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40382c:	add	x0, x0, #0x7a0
  403830:	b	403230 <ferror@plt+0x14f0>
  403834:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403838:	add	x0, x0, #0x798
  40383c:	b	403230 <ferror@plt+0x14f0>
  403840:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403844:	add	x0, x0, #0x780
  403848:	b	403230 <ferror@plt+0x14f0>
  40384c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403850:	add	x0, x0, #0x770
  403854:	b	403230 <ferror@plt+0x14f0>
  403858:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40385c:	add	x0, x0, #0x760
  403860:	b	403230 <ferror@plt+0x14f0>
  403864:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403868:	add	x0, x0, #0x738
  40386c:	b	403230 <ferror@plt+0x14f0>
  403870:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403874:	add	x0, x0, #0x710
  403878:	b	403230 <ferror@plt+0x14f0>
  40387c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403880:	add	x0, x0, #0x6d8
  403884:	b	403230 <ferror@plt+0x14f0>
  403888:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40388c:	add	x0, x0, #0x6a0
  403890:	b	403230 <ferror@plt+0x14f0>
  403894:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403898:	add	x0, x0, #0x668
  40389c:	b	403230 <ferror@plt+0x14f0>
  4038a0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038a4:	add	x0, x0, #0x658
  4038a8:	b	403230 <ferror@plt+0x14f0>
  4038ac:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038b0:	add	x0, x0, #0x630
  4038b4:	b	403230 <ferror@plt+0x14f0>
  4038b8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038bc:	add	x0, x0, #0x600
  4038c0:	b	403230 <ferror@plt+0x14f0>
  4038c4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038c8:	add	x0, x0, #0x5d0
  4038cc:	b	403230 <ferror@plt+0x14f0>
  4038d0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038d4:	add	x0, x0, #0x598
  4038d8:	b	403230 <ferror@plt+0x14f0>
  4038dc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038e0:	add	x0, x0, #0x578
  4038e4:	b	403230 <ferror@plt+0x14f0>
  4038e8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038ec:	add	x0, x0, #0x530
  4038f0:	b	403230 <ferror@plt+0x14f0>
  4038f4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4038f8:	add	x0, x0, #0x508
  4038fc:	b	403230 <ferror@plt+0x14f0>
  403900:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403904:	add	x0, x0, #0x4f0
  403908:	b	403230 <ferror@plt+0x14f0>
  40390c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403910:	add	x0, x0, #0x4d8
  403914:	b	403230 <ferror@plt+0x14f0>
  403918:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40391c:	add	x0, x0, #0x4a8
  403920:	b	403230 <ferror@plt+0x14f0>
  403924:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403928:	add	x0, x0, #0x480
  40392c:	b	403230 <ferror@plt+0x14f0>
  403930:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403934:	add	x0, x0, #0x460
  403938:	b	403230 <ferror@plt+0x14f0>
  40393c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403940:	add	x0, x0, #0x428
  403944:	b	403230 <ferror@plt+0x14f0>
  403948:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40394c:	add	x0, x0, #0x410
  403950:	b	403230 <ferror@plt+0x14f0>
  403954:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403958:	add	x0, x0, #0x3e8
  40395c:	b	403230 <ferror@plt+0x14f0>
  403960:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403964:	add	x0, x0, #0x3b8
  403968:	b	403230 <ferror@plt+0x14f0>
  40396c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403970:	add	x0, x0, #0x388
  403974:	b	403230 <ferror@plt+0x14f0>
  403978:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  40397c:	add	x0, x0, #0x370
  403980:	b	403230 <ferror@plt+0x14f0>
  403984:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403988:	add	x0, x0, #0x360
  40398c:	b	403230 <ferror@plt+0x14f0>
  403990:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403994:	add	x0, x0, #0x338
  403998:	b	403230 <ferror@plt+0x14f0>
  40399c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039a0:	add	x0, x0, #0x308
  4039a4:	b	403230 <ferror@plt+0x14f0>
  4039a8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039ac:	add	x0, x0, #0x2f8
  4039b0:	b	403230 <ferror@plt+0x14f0>
  4039b4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039b8:	add	x0, x0, #0x2d0
  4039bc:	b	403230 <ferror@plt+0x14f0>
  4039c0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039c4:	add	x0, x0, #0x2a8
  4039c8:	b	403230 <ferror@plt+0x14f0>
  4039cc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039d0:	add	x0, x0, #0x290
  4039d4:	b	403230 <ferror@plt+0x14f0>
  4039d8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039dc:	add	x0, x0, #0x280
  4039e0:	b	403230 <ferror@plt+0x14f0>
  4039e4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039e8:	add	x0, x0, #0x250
  4039ec:	b	403230 <ferror@plt+0x14f0>
  4039f0:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4039f4:	add	x0, x0, #0x218
  4039f8:	b	403230 <ferror@plt+0x14f0>
  4039fc:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a00:	add	x0, x0, #0x1f0
  403a04:	b	403230 <ferror@plt+0x14f0>
  403a08:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a0c:	add	x0, x0, #0x1a8
  403a10:	b	403230 <ferror@plt+0x14f0>
  403a14:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a18:	add	x0, x0, #0x178
  403a1c:	b	403230 <ferror@plt+0x14f0>
  403a20:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a24:	add	x0, x0, #0x168
  403a28:	b	403230 <ferror@plt+0x14f0>
  403a2c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a30:	add	x0, x0, #0x130
  403a34:	b	403230 <ferror@plt+0x14f0>
  403a38:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a3c:	add	x0, x0, #0x100
  403a40:	b	403230 <ferror@plt+0x14f0>
  403a44:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a48:	add	x0, x0, #0xf8
  403a4c:	b	403230 <ferror@plt+0x14f0>
  403a50:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a54:	add	x0, x0, #0xd8
  403a58:	b	403230 <ferror@plt+0x14f0>
  403a5c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a60:	add	x0, x0, #0xb8
  403a64:	b	403230 <ferror@plt+0x14f0>
  403a68:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a6c:	add	x0, x0, #0x90
  403a70:	b	403230 <ferror@plt+0x14f0>
  403a74:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a78:	add	x0, x0, #0x78
  403a7c:	b	403230 <ferror@plt+0x14f0>
  403a80:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a84:	add	x0, x0, #0x48
  403a88:	b	403230 <ferror@plt+0x14f0>
  403a8c:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a90:	add	x0, x0, #0x38
  403a94:	b	403230 <ferror@plt+0x14f0>
  403a98:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403a9c:	add	x0, x0, #0x10
  403aa0:	b	403230 <ferror@plt+0x14f0>
  403aa4:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403aa8:	add	x0, x0, #0x0
  403aac:	b	403230 <ferror@plt+0x14f0>
  403ab0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ab4:	add	x0, x0, #0xfa8
  403ab8:	b	403230 <ferror@plt+0x14f0>
  403abc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ac0:	add	x0, x0, #0xf88
  403ac4:	b	403230 <ferror@plt+0x14f0>
  403ac8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403acc:	add	x0, x0, #0xf68
  403ad0:	b	403230 <ferror@plt+0x14f0>
  403ad4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ad8:	add	x0, x0, #0xf40
  403adc:	b	403230 <ferror@plt+0x14f0>
  403ae0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ae4:	add	x0, x0, #0xf10
  403ae8:	b	403230 <ferror@plt+0x14f0>
  403aec:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403af0:	add	x0, x0, #0xef0
  403af4:	b	403230 <ferror@plt+0x14f0>
  403af8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403afc:	add	x0, x0, #0xec0
  403b00:	b	403230 <ferror@plt+0x14f0>
  403b04:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b08:	add	x0, x0, #0xeb0
  403b0c:	b	403230 <ferror@plt+0x14f0>
  403b10:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b14:	add	x0, x0, #0xea0
  403b18:	b	403230 <ferror@plt+0x14f0>
  403b1c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b20:	add	x0, x0, #0xe08
  403b24:	b	403230 <ferror@plt+0x14f0>
  403b28:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b2c:	add	x0, x0, #0xdd0
  403b30:	b	403230 <ferror@plt+0x14f0>
  403b34:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b38:	add	x0, x0, #0xda0
  403b3c:	b	403230 <ferror@plt+0x14f0>
  403b40:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b44:	add	x0, x0, #0xd78
  403b48:	b	403230 <ferror@plt+0x14f0>
  403b4c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b50:	add	x0, x0, #0xd58
  403b54:	b	403230 <ferror@plt+0x14f0>
  403b58:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b5c:	add	x0, x0, #0xd28
  403b60:	b	403230 <ferror@plt+0x14f0>
  403b64:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b68:	add	x0, x0, #0xcf8
  403b6c:	b	403230 <ferror@plt+0x14f0>
  403b70:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b74:	add	x0, x0, #0xce8
  403b78:	b	403230 <ferror@plt+0x14f0>
  403b7c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b80:	add	x0, x0, #0xcb8
  403b84:	b	403230 <ferror@plt+0x14f0>
  403b88:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b8c:	add	x0, x0, #0xca0
  403b90:	b	403230 <ferror@plt+0x14f0>
  403b94:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403b98:	add	x0, x0, #0xc78
  403b9c:	b	403230 <ferror@plt+0x14f0>
  403ba0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ba4:	add	x0, x0, #0xc50
  403ba8:	b	403230 <ferror@plt+0x14f0>
  403bac:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bb0:	add	x0, x0, #0xc28
  403bb4:	b	403230 <ferror@plt+0x14f0>
  403bb8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bbc:	add	x0, x0, #0xc00
  403bc0:	b	403230 <ferror@plt+0x14f0>
  403bc4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bc8:	add	x0, x0, #0xbd0
  403bcc:	b	403230 <ferror@plt+0x14f0>
  403bd0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bd4:	add	x0, x0, #0xb98
  403bd8:	b	403230 <ferror@plt+0x14f0>
  403bdc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403be0:	add	x0, x0, #0xb78
  403be4:	b	403230 <ferror@plt+0x14f0>
  403be8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bec:	add	x0, x0, #0xb58
  403bf0:	b	403230 <ferror@plt+0x14f0>
  403bf4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403bf8:	add	x0, x0, #0xb38
  403bfc:	b	403230 <ferror@plt+0x14f0>
  403c00:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c04:	add	x0, x0, #0xb20
  403c08:	b	403230 <ferror@plt+0x14f0>
  403c0c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c10:	add	x0, x0, #0xb00
  403c14:	b	403230 <ferror@plt+0x14f0>
  403c18:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c1c:	add	x0, x0, #0xad0
  403c20:	b	403230 <ferror@plt+0x14f0>
  403c24:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c28:	add	x0, x0, #0xaa8
  403c2c:	b	403230 <ferror@plt+0x14f0>
  403c30:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c34:	add	x0, x0, #0xa90
  403c38:	b	403230 <ferror@plt+0x14f0>
  403c3c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c40:	add	x0, x0, #0xa70
  403c44:	b	403230 <ferror@plt+0x14f0>
  403c48:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c4c:	add	x0, x0, #0xa50
  403c50:	b	403230 <ferror@plt+0x14f0>
  403c54:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c58:	add	x0, x0, #0xa28
  403c5c:	b	403230 <ferror@plt+0x14f0>
  403c60:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c64:	add	x0, x0, #0xa18
  403c68:	b	403230 <ferror@plt+0x14f0>
  403c6c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c70:	add	x0, x0, #0x9f8
  403c74:	b	403230 <ferror@plt+0x14f0>
  403c78:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c7c:	add	x0, x0, #0x9d0
  403c80:	b	403230 <ferror@plt+0x14f0>
  403c84:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c88:	add	x0, x0, #0x9b8
  403c8c:	b	403230 <ferror@plt+0x14f0>
  403c90:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403c94:	add	x0, x0, #0x9a8
  403c98:	b	403230 <ferror@plt+0x14f0>
  403c9c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ca0:	add	x0, x0, #0x998
  403ca4:	b	403230 <ferror@plt+0x14f0>
  403ca8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cac:	add	x0, x0, #0x988
  403cb0:	b	403230 <ferror@plt+0x14f0>
  403cb4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cb8:	add	x0, x0, #0x978
  403cbc:	b	403230 <ferror@plt+0x14f0>
  403cc0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cc4:	add	x0, x0, #0x968
  403cc8:	b	403230 <ferror@plt+0x14f0>
  403ccc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cd0:	add	x0, x0, #0x958
  403cd4:	b	403230 <ferror@plt+0x14f0>
  403cd8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cdc:	add	x0, x0, #0x950
  403ce0:	b	403230 <ferror@plt+0x14f0>
  403ce4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403ce8:	add	x0, x0, #0x940
  403cec:	b	403230 <ferror@plt+0x14f0>
  403cf0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403cf4:	add	x0, x0, #0x930
  403cf8:	b	403230 <ferror@plt+0x14f0>
  403cfc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d00:	add	x0, x0, #0x918
  403d04:	b	403230 <ferror@plt+0x14f0>
  403d08:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d0c:	add	x0, x0, #0x900
  403d10:	b	403230 <ferror@plt+0x14f0>
  403d14:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d18:	add	x0, x0, #0x8f8
  403d1c:	b	403230 <ferror@plt+0x14f0>
  403d20:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d24:	add	x0, x0, #0x8f0
  403d28:	b	403230 <ferror@plt+0x14f0>
  403d2c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d30:	add	x0, x0, #0x8e0
  403d34:	b	403230 <ferror@plt+0x14f0>
  403d38:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d3c:	add	x0, x0, #0x8d0
  403d40:	b	403230 <ferror@plt+0x14f0>
  403d44:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d48:	add	x0, x0, #0x8b0
  403d4c:	b	403230 <ferror@plt+0x14f0>
  403d50:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d54:	add	x0, x0, #0x8a8
  403d58:	b	403230 <ferror@plt+0x14f0>
  403d5c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d60:	add	x0, x0, #0x888
  403d64:	b	403230 <ferror@plt+0x14f0>
  403d68:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d6c:	add	x0, x0, #0x880
  403d70:	b	403230 <ferror@plt+0x14f0>
  403d74:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d78:	add	x0, x0, #0x870
  403d7c:	b	403230 <ferror@plt+0x14f0>
  403d80:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d84:	add	x0, x0, #0x860
  403d88:	b	403230 <ferror@plt+0x14f0>
  403d8c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d90:	add	x0, x0, #0x850
  403d94:	b	403230 <ferror@plt+0x14f0>
  403d98:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403d9c:	add	x0, x0, #0x848
  403da0:	b	403230 <ferror@plt+0x14f0>
  403da4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403da8:	add	x0, x0, #0x838
  403dac:	b	403230 <ferror@plt+0x14f0>
  403db0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403db4:	add	x0, x0, #0x820
  403db8:	b	403230 <ferror@plt+0x14f0>
  403dbc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403dc0:	add	x0, x0, #0x810
  403dc4:	b	403230 <ferror@plt+0x14f0>
  403dc8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403dcc:	add	x0, x0, #0x800
  403dd0:	b	403230 <ferror@plt+0x14f0>
  403dd4:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403dd8:	add	x0, x0, #0x7f0
  403ddc:	b	403230 <ferror@plt+0x14f0>
  403de0:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403de4:	add	x0, x0, #0x7e0
  403de8:	b	403230 <ferror@plt+0x14f0>
  403dec:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403df0:	add	x0, x0, #0x7d8
  403df4:	b	403230 <ferror@plt+0x14f0>
  403df8:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403dfc:	add	x0, x0, #0x7d0
  403e00:	b	403230 <ferror@plt+0x14f0>
  403e04:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403e08:	add	x0, x0, #0x7c0
  403e0c:	b	403230 <ferror@plt+0x14f0>
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  403e18:	ldp	x29, x30, [sp], #32
  403e1c:	add	x1, x1, #0xd38
  403e20:	mov	w2, #0x5                   	// #5
  403e24:	mov	x0, #0x0                   	// #0
  403e28:	b	401c70 <dcgettext@plt>
  403e2c:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  403e30:	add	x19, x19, #0x420
  403e34:	add	x19, x19, #0x128
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  403e40:	mov	x0, #0x0                   	// #0
  403e44:	add	x1, x1, #0xd40
  403e48:	bl	401c70 <dcgettext@plt>
  403e4c:	mov	w3, w20
  403e50:	mov	x2, x0
  403e54:	mov	x1, #0x40                  	// #64
  403e58:	mov	x0, x19
  403e5c:	bl	4019e0 <snprintf@plt>
  403e60:	mov	x0, x19
  403e64:	b	403230 <ferror@plt+0x14f0>
  403e68:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  403e6c:	add	x0, x0, #0x6f8
  403e70:	b	403230 <ferror@plt+0x14f0>
  403e74:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  403e78:	add	x0, x0, #0xfd8
  403e7c:	b	403230 <ferror@plt+0x14f0>
  403e80:	stp	x29, x30, [sp, #-160]!
  403e84:	mov	x29, sp
  403e88:	stp	x21, x22, [sp, #32]
  403e8c:	mov	x22, x2
  403e90:	mov	x21, x0
  403e94:	add	x2, sp, #0x38
  403e98:	mov	x0, x1
  403e9c:	stp	x19, x20, [sp, #16]
  403ea0:	mov	x19, x1
  403ea4:	stp	xzr, xzr, [sp, #56]
  403ea8:	ldr	x1, [x22]
  403eac:	str	w1, [sp, #56]
  403eb0:	ldr	x1, [x21]
  403eb4:	stp	xzr, xzr, [sp, #72]
  403eb8:	stp	xzr, xzr, [x2, #32]
  403ebc:	stp	xzr, xzr, [x2, #48]
  403ec0:	stp	xzr, xzr, [x2, #64]
  403ec4:	stp	xzr, xzr, [x2, #80]
  403ec8:	str	xzr, [x2, #96]
  403ecc:	str	x1, [sp, #48]
  403ed0:	str	w19, [sp, #80]
  403ed4:	bl	44a820 <warn@@Base+0x3ee0>
  403ed8:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  403edc:	mov	x20, x0
  403ee0:	add	x1, x1, #0xd50
  403ee4:	add	x0, sp, #0x30
  403ee8:	mov	w2, #0x70                  	// #112
  403eec:	bl	401c00 <inflateInit_@plt>
  403ef0:	ldr	w1, [sp, #56]
  403ef4:	cbz	w1, 403f34 <ferror@plt+0x21f4>
  403ef8:	cbnz	w0, 403f64 <ferror@plt+0x2224>
  403efc:	ldr	w3, [sp, #80]
  403f00:	add	x0, sp, #0x30
  403f04:	mov	w1, #0x4                   	// #4
  403f08:	sub	x3, x19, x3
  403f0c:	add	x3, x20, x3
  403f10:	str	x3, [sp, #72]
  403f14:	bl	401950 <inflate@plt>
  403f18:	mov	w3, w0
  403f1c:	cmp	w3, #0x1
  403f20:	add	x0, sp, #0x30
  403f24:	b.ne	403f64 <ferror@plt+0x2224>  // b.any
  403f28:	bl	401c80 <inflateReset@plt>
  403f2c:	ldr	w1, [sp, #56]
  403f30:	cbnz	w1, 403ef8 <ferror@plt+0x21b8>
  403f34:	add	x0, sp, #0x30
  403f38:	bl	401b60 <inflateEnd@plt>
  403f3c:	ldr	w1, [sp, #80]
  403f40:	orr	w0, w0, w1
  403f44:	cbnz	w0, 403f64 <ferror@plt+0x2224>
  403f48:	str	x20, [x21]
  403f4c:	mov	w0, #0x1                   	// #1
  403f50:	str	x19, [x22]
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x21, x22, [sp, #32]
  403f5c:	ldp	x29, x30, [sp], #160
  403f60:	ret
  403f64:	mov	x0, x20
  403f68:	bl	401bc0 <free@plt>
  403f6c:	str	xzr, [x21]
  403f70:	mov	w0, #0x0                   	// #0
  403f74:	ldp	x19, x20, [sp, #16]
  403f78:	ldp	x21, x22, [sp, #32]
  403f7c:	ldp	x29, x30, [sp], #160
  403f80:	ret
  403f84:	nop
  403f88:	cbz	x0, 403fb8 <ferror@plt+0x2278>
  403f8c:	stp	x29, x30, [sp, #-32]!
  403f90:	mov	x29, sp
  403f94:	str	x19, [sp, #16]
  403f98:	mov	x19, x0
  403f9c:	ldr	x0, [x0, #8]
  403fa0:	cbz	x0, 403fa8 <ferror@plt+0x2268>
  403fa4:	bl	401a10 <fclose@plt>
  403fa8:	mov	x0, x19
  403fac:	ldr	x19, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #32
  403fb4:	b	401bc0 <free@plt>
  403fb8:	ret
  403fbc:	nop
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	w2, #0x5                   	// #5
  403fc8:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  403fcc:	mov	x29, sp
  403fd0:	add	x1, x1, #0xd58
  403fd4:	stp	x19, x20, [sp, #16]
  403fd8:	mov	x19, x0
  403fdc:	mov	x0, #0x0                   	// #0
  403fe0:	str	x21, [sp, #32]
  403fe4:	bl	401c70 <dcgettext@plt>
  403fe8:	mov	x1, x0
  403fec:	mov	x0, x19
  403ff0:	bl	401d20 <fprintf@plt>
  403ff4:	mov	w2, #0x5                   	// #5
  403ff8:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  403ffc:	mov	x0, #0x0                   	// #0
  404000:	add	x1, x1, #0xd80
  404004:	bl	401c70 <dcgettext@plt>
  404008:	mov	x1, x0
  40400c:	mov	x0, x19
  404010:	bl	401d20 <fprintf@plt>
  404014:	mov	w2, #0x5                   	// #5
  404018:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  40401c:	mov	x0, #0x0                   	// #0
  404020:	add	x1, x1, #0xdc0
  404024:	bl	401c70 <dcgettext@plt>
  404028:	mov	x1, x0
  40402c:	mov	x0, x19
  404030:	bl	401d20 <fprintf@plt>
  404034:	mov	w2, #0x5                   	// #5
  404038:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40403c:	mov	x0, #0x0                   	// #0
  404040:	add	x1, x1, #0x578
  404044:	bl	401c70 <dcgettext@plt>
  404048:	mov	x1, x0
  40404c:	mov	x0, x19
  404050:	bl	401d20 <fprintf@plt>
  404054:	mov	w2, #0x5                   	// #5
  404058:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40405c:	mov	x0, #0x0                   	// #0
  404060:	add	x1, x1, #0x628
  404064:	bl	401c70 <dcgettext@plt>
  404068:	mov	x1, x0
  40406c:	mov	x0, x19
  404070:	bl	401d20 <fprintf@plt>
  404074:	mov	w2, #0x5                   	// #5
  404078:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  40407c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404080:	mov	x0, #0x0                   	// #0
  404084:	add	x1, x1, #0x7b0
  404088:	bl	401c70 <dcgettext@plt>
  40408c:	mov	x1, x0
  404090:	mov	x0, x19
  404094:	bl	401d20 <fprintf@plt>
  404098:	ldr	x20, [x21, #1040]
  40409c:	cmp	x20, x19
  4040a0:	b.eq	4040b0 <ferror@plt+0x2370>  // b.none
  4040a4:	cmp	x19, x20
  4040a8:	cset	w0, ne  // ne = any
  4040ac:	bl	401920 <exit@plt>
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4040b8:	mov	x0, #0x0                   	// #0
  4040bc:	add	x1, x1, #0x8e0
  4040c0:	bl	401c70 <dcgettext@plt>
  4040c4:	mov	x1, x0
  4040c8:	adrp	x2, 44d000 <warn@@Base+0x66c0>
  4040cc:	mov	x0, x20
  4040d0:	add	x2, x2, #0x8f8
  4040d4:	bl	401d20 <fprintf@plt>
  4040d8:	ldr	x20, [x21, #1040]
  4040dc:	b	4040a4 <ferror@plt+0x2364>
  4040e0:	stp	x29, x30, [sp, #-32]!
  4040e4:	cmp	w1, #0x4
  4040e8:	mov	x29, sp
  4040ec:	stp	x19, x20, [sp, #16]
  4040f0:	mov	x19, x0
  4040f4:	b.eq	404198 <ferror@plt+0x2458>  // b.none
  4040f8:	b.hi	404124 <ferror@plt+0x23e4>  // b.pmore
  4040fc:	cmp	w1, #0x2
  404100:	b.eq	404188 <ferror@plt+0x2448>  // b.none
  404104:	cmp	w1, #0x3
  404108:	b.ne	404164 <ferror@plt+0x2424>  // b.any
  40410c:	ldp	x19, x20, [sp, #16]
  404110:	mov	x1, x0
  404114:	ldp	x29, x30, [sp], #32
  404118:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40411c:	add	x0, x0, #0x948
  404120:	b	401cc0 <printf@plt>
  404124:	cmp	w1, #0x5
  404128:	mov	w20, #0x0                   	// #0
  40412c:	b.eq	4041e0 <ferror@plt+0x24a0>  // b.none
  404130:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  404134:	ldr	w0, [x0, #1056]
  404138:	cbnz	w0, 4041c8 <ferror@plt+0x2488>
  40413c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  404140:	mov	x2, x19
  404144:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404148:	add	x1, x1, #0x930
  40414c:	ldr	x0, [x0, #1040]
  404150:	bl	401d20 <fprintf@plt>
  404154:	add	w0, w20, #0x10
  404158:	ldp	x19, x20, [sp, #16]
  40415c:	ldp	x29, x30, [sp], #32
  404160:	ret
  404164:	cmp	w1, #0x1
  404168:	mov	w20, #0x0                   	// #0
  40416c:	b.ne	4041a8 <ferror@plt+0x2468>  // b.any
  404170:	ldp	x19, x20, [sp, #16]
  404174:	mov	x1, x0
  404178:	ldp	x29, x30, [sp], #32
  40417c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404180:	add	x0, x0, #0x940
  404184:	b	401cc0 <printf@plt>
  404188:	mov	x0, #0x869f                	// #34463
  40418c:	movk	x0, #0x1, lsl #16
  404190:	cmp	x19, x0
  404194:	b.ls	4041f4 <ferror@plt+0x24b4>  // b.plast
  404198:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40419c:	add	x0, x0, #0x920
  4041a0:	bl	401cc0 <printf@plt>
  4041a4:	mov	w20, w0
  4041a8:	mov	x1, x19
  4041ac:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  4041b0:	add	x0, x0, #0x830
  4041b4:	bl	401cc0 <printf@plt>
  4041b8:	add	w0, w0, w20
  4041bc:	ldp	x19, x20, [sp, #16]
  4041c0:	ldp	x29, x30, [sp], #32
  4041c4:	ret
  4041c8:	mov	x1, x19
  4041cc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4041d0:	add	x0, x0, #0x928
  4041d4:	bl	401cc0 <printf@plt>
  4041d8:	add	w0, w0, w20
  4041dc:	b	4041bc <ferror@plt+0x247c>
  4041e0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4041e4:	add	x0, x0, #0x920
  4041e8:	bl	401cc0 <printf@plt>
  4041ec:	mov	w20, w0
  4041f0:	b	404130 <ferror@plt+0x23f0>
  4041f4:	mov	x1, x19
  4041f8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4041fc:	ldp	x19, x20, [sp, #16]
  404200:	add	x0, x0, #0x938
  404204:	ldp	x29, x30, [sp], #32
  404208:	b	401cc0 <printf@plt>
  40420c:	nop
  404210:	cbz	w0, 40445c <ferror@plt+0x271c>
  404214:	stp	x29, x30, [sp, #-48]!
  404218:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40421c:	mov	x29, sp
  404220:	stp	x19, x20, [sp, #16]
  404224:	mov	w20, w0
  404228:	neg	w19, w20
  40422c:	stp	x21, x22, [sp, #32]
  404230:	and	w19, w19, w20
  404234:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404238:	add	x22, x1, #0x998
  40423c:	add	x21, x0, #0xa10
  404240:	bic	w20, w20, w19
  404244:	cmp	w19, #0x200
  404248:	b.eq	4042d8 <ferror@plt+0x2598>  // b.none
  40424c:	b.hi	404308 <ferror@plt+0x25c8>  // b.pmore
  404250:	cmp	w19, #0x10
  404254:	b.eq	40444c <ferror@plt+0x270c>  // b.none
  404258:	b.ls	4042e4 <ferror@plt+0x25a4>  // b.plast
  40425c:	cmp	w19, #0x80
  404260:	b.eq	40443c <ferror@plt+0x26fc>  // b.none
  404264:	b.ls	404294 <ferror@plt+0x2554>  // b.plast
  404268:	cmp	w19, #0x100
  40426c:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  404270:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404274:	add	x0, x0, #0x990
  404278:	bl	401cc0 <printf@plt>
  40427c:	nop
  404280:	cbnz	w20, 4042b8 <ferror@plt+0x2578>
  404284:	ldp	x19, x20, [sp, #16]
  404288:	ldp	x21, x22, [sp, #32]
  40428c:	ldp	x29, x30, [sp], #48
  404290:	ret
  404294:	cmp	w19, #0x20
  404298:	b.eq	4043d0 <ferror@plt+0x2690>  // b.none
  40429c:	cmp	w19, #0x40
  4042a0:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  4042a4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4042a8:	add	x0, x0, #0x980
  4042ac:	bl	401cc0 <printf@plt>
  4042b0:	cbz	w20, 404284 <ferror@plt+0x2544>
  4042b4:	nop
  4042b8:	neg	w19, w20
  4042bc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4042c0:	and	w19, w19, w20
  4042c4:	add	x0, x0, #0x7a8
  4042c8:	bl	401cc0 <printf@plt>
  4042cc:	bic	w20, w20, w19
  4042d0:	cmp	w19, #0x200
  4042d4:	b.ne	40424c <ferror@plt+0x250c>  // b.any
  4042d8:	mov	x0, x22
  4042dc:	bl	401cc0 <printf@plt>
  4042e0:	b	404280 <ferror@plt+0x2540>
  4042e4:	cmp	w19, #0x4
  4042e8:	b.eq	404410 <ferror@plt+0x26d0>  // b.none
  4042ec:	b.ls	404338 <ferror@plt+0x25f8>  // b.plast
  4042f0:	cmp	w19, #0x8
  4042f4:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  4042f8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4042fc:	add	x0, x0, #0x968
  404300:	bl	401cc0 <printf@plt>
  404304:	b	404280 <ferror@plt+0x2540>
  404308:	cmp	w19, #0x4, lsl #12
  40430c:	b.eq	404400 <ferror@plt+0x26c0>  // b.none
  404310:	b.hi	404378 <ferror@plt+0x2638>  // b.pmore
  404314:	cmp	w19, #0x1, lsl #12
  404318:	b.eq	4043f0 <ferror@plt+0x26b0>  // b.none
  40431c:	b.ls	404358 <ferror@plt+0x2618>  // b.plast
  404320:	cmp	w19, #0x2, lsl #12
  404324:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  404328:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40432c:	add	x0, x0, #0x9c0
  404330:	bl	401cc0 <printf@plt>
  404334:	b	404280 <ferror@plt+0x2540>
  404338:	cmp	w19, #0x1
  40433c:	b.eq	4043c0 <ferror@plt+0x2680>  // b.none
  404340:	cmp	w19, #0x2
  404344:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  404348:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40434c:	add	x0, x0, #0x958
  404350:	bl	401cc0 <printf@plt>
  404354:	b	404280 <ferror@plt+0x2540>
  404358:	cmp	w19, #0x400
  40435c:	b.eq	4043b0 <ferror@plt+0x2670>  // b.none
  404360:	cmp	w19, #0x800
  404364:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  404368:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40436c:	add	x0, x0, #0x9a8
  404370:	bl	401cc0 <printf@plt>
  404374:	b	404280 <ferror@plt+0x2540>
  404378:	cmp	w19, #0x10, lsl #12
  40437c:	b.eq	4043e0 <ferror@plt+0x26a0>  // b.none
  404380:	cmp	w19, #0x20, lsl #12
  404384:	b.ne	404398 <ferror@plt+0x2658>  // b.any
  404388:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40438c:	add	x0, x0, #0xa00
  404390:	bl	401cc0 <printf@plt>
  404394:	b	404280 <ferror@plt+0x2540>
  404398:	cmp	w19, #0x8, lsl #12
  40439c:	b.ne	404420 <ferror@plt+0x26e0>  // b.any
  4043a0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043a4:	add	x0, x0, #0x9e0
  4043a8:	bl	401cc0 <printf@plt>
  4043ac:	b	404280 <ferror@plt+0x2540>
  4043b0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043b4:	add	x0, x0, #0x9a0
  4043b8:	bl	401cc0 <printf@plt>
  4043bc:	b	404280 <ferror@plt+0x2540>
  4043c0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043c4:	add	x0, x0, #0x950
  4043c8:	bl	401cc0 <printf@plt>
  4043cc:	b	404280 <ferror@plt+0x2540>
  4043d0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043d4:	add	x0, x0, #0x978
  4043d8:	bl	401cc0 <printf@plt>
  4043dc:	b	404280 <ferror@plt+0x2540>
  4043e0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043e4:	add	x0, x0, #0x9f0
  4043e8:	bl	401cc0 <printf@plt>
  4043ec:	b	404280 <ferror@plt+0x2540>
  4043f0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4043f4:	add	x0, x0, #0x9b0
  4043f8:	bl	401cc0 <printf@plt>
  4043fc:	b	404280 <ferror@plt+0x2540>
  404400:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404404:	add	x0, x0, #0x9d0
  404408:	bl	401cc0 <printf@plt>
  40440c:	b	404280 <ferror@plt+0x2540>
  404410:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404414:	add	x0, x0, #0x960
  404418:	bl	401cc0 <printf@plt>
  40441c:	b	404280 <ferror@plt+0x2540>
  404420:	mov	w2, #0x5                   	// #5
  404424:	mov	x1, x21
  404428:	mov	x0, #0x0                   	// #0
  40442c:	bl	401c70 <dcgettext@plt>
  404430:	mov	w1, w19
  404434:	bl	401cc0 <printf@plt>
  404438:	b	404280 <ferror@plt+0x2540>
  40443c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404440:	add	x0, x0, #0x988
  404444:	bl	401cc0 <printf@plt>
  404448:	b	404280 <ferror@plt+0x2540>
  40444c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404450:	add	x0, x0, #0x970
  404454:	bl	401cc0 <printf@plt>
  404458:	b	404280 <ferror@plt+0x2540>
  40445c:	ret
  404460:	stp	x29, x30, [sp, #-16]!
  404464:	cmp	w0, #0x4
  404468:	mov	x29, sp
  40446c:	b.eq	404524 <ferror@plt+0x27e4>  // b.none
  404470:	b.ls	4044a4 <ferror@plt+0x2764>  // b.plast
  404474:	cmp	w0, #0x7
  404478:	b.eq	404540 <ferror@plt+0x2800>  // b.none
  40447c:	b.ls	4044d0 <ferror@plt+0x2790>  // b.plast
  404480:	cmp	w0, #0x8
  404484:	b.ne	40455c <ferror@plt+0x281c>  // b.any
  404488:	mov	w2, #0x5                   	// #5
  40448c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404490:	mov	x0, #0x0                   	// #0
  404494:	add	x1, x1, #0xb40
  404498:	bl	401c70 <dcgettext@plt>
  40449c:	ldp	x29, x30, [sp], #16
  4044a0:	b	401cc0 <printf@plt>
  4044a4:	cmp	w0, #0x2
  4044a8:	b.eq	404570 <ferror@plt+0x2830>  // b.none
  4044ac:	cmp	w0, #0x3
  4044b0:	b.ne	4044fc <ferror@plt+0x27bc>  // b.any
  4044b4:	mov	w2, #0x5                   	// #5
  4044b8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4044bc:	mov	x0, #0x0                   	// #0
  4044c0:	add	x1, x1, #0xa78
  4044c4:	bl	401c70 <dcgettext@plt>
  4044c8:	ldp	x29, x30, [sp], #16
  4044cc:	b	401cc0 <printf@plt>
  4044d0:	cmp	w0, #0x5
  4044d4:	b.eq	40458c <ferror@plt+0x284c>  // b.none
  4044d8:	cmp	w0, #0x6
  4044dc:	b.ne	40455c <ferror@plt+0x281c>  // b.any
  4044e0:	mov	w2, #0x5                   	// #5
  4044e4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4044e8:	mov	x0, #0x0                   	// #0
  4044ec:	add	x1, x1, #0xae8
  4044f0:	bl	401c70 <dcgettext@plt>
  4044f4:	ldp	x29, x30, [sp], #16
  4044f8:	b	401cc0 <printf@plt>
  4044fc:	cbz	w0, 4045a8 <ferror@plt+0x2868>
  404500:	cmp	w0, #0x1
  404504:	b.ne	40455c <ferror@plt+0x281c>  // b.any
  404508:	mov	w2, #0x5                   	// #5
  40450c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404510:	mov	x0, #0x0                   	// #0
  404514:	add	x1, x1, #0xa38
  404518:	bl	401c70 <dcgettext@plt>
  40451c:	ldp	x29, x30, [sp], #16
  404520:	b	401cc0 <printf@plt>
  404524:	mov	w2, #0x5                   	// #5
  404528:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40452c:	mov	x0, #0x0                   	// #0
  404530:	add	x1, x1, #0xa88
  404534:	bl	401c70 <dcgettext@plt>
  404538:	ldp	x29, x30, [sp], #16
  40453c:	b	401cc0 <printf@plt>
  404540:	mov	w2, #0x5                   	// #5
  404544:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404548:	mov	x0, #0x0                   	// #0
  40454c:	add	x1, x1, #0xb10
  404550:	bl	401c70 <dcgettext@plt>
  404554:	ldp	x29, x30, [sp], #16
  404558:	b	401cc0 <printf@plt>
  40455c:	ldp	x29, x30, [sp], #16
  404560:	mov	w1, w0
  404564:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404568:	add	x0, x0, #0xb58
  40456c:	b	401cc0 <printf@plt>
  404570:	mov	w2, #0x5                   	// #5
  404574:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404578:	mov	x0, #0x0                   	// #0
  40457c:	add	x1, x1, #0xa58
  404580:	bl	401c70 <dcgettext@plt>
  404584:	ldp	x29, x30, [sp], #16
  404588:	b	401cc0 <printf@plt>
  40458c:	mov	w2, w0
  404590:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404594:	mov	x0, #0x0                   	// #0
  404598:	add	x1, x1, #0xac0
  40459c:	bl	401c70 <dcgettext@plt>
  4045a0:	ldp	x29, x30, [sp], #16
  4045a4:	b	401cc0 <printf@plt>
  4045a8:	mov	w2, #0x5                   	// #5
  4045ac:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4045b0:	mov	x0, #0x0                   	// #0
  4045b4:	add	x1, x1, #0xa20
  4045b8:	bl	401c70 <dcgettext@plt>
  4045bc:	ldp	x29, x30, [sp], #16
  4045c0:	b	401cc0 <printf@plt>
  4045c4:	nop
  4045c8:	stp	x29, x30, [sp, #-112]!
  4045cc:	mov	x29, sp
  4045d0:	stp	x23, x24, [sp, #48]
  4045d4:	subs	x24, x1, x0
  4045d8:	b.cc	404728 <ferror@plt+0x29e8>  // b.lo, b.ul, b.last
  4045dc:	cbz	x24, 404708 <ferror@plt+0x29c8>
  4045e0:	stp	x21, x22, [sp, #32]
  4045e4:	adrp	x22, 44f000 <warn@@Base+0x86c0>
  4045e8:	adrp	x21, 44d000 <warn@@Base+0x66c0>
  4045ec:	add	x22, x22, #0xf70
  4045f0:	add	x21, x21, #0xba8
  4045f4:	stp	x25, x26, [sp, #64]
  4045f8:	adrp	x26, 44d000 <warn@@Base+0x66c0>
  4045fc:	add	x26, x26, #0xb98
  404600:	mov	x25, #0x0                   	// #0
  404604:	stp	x19, x20, [sp, #16]
  404608:	mov	x20, x0
  40460c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  404610:	stp	x27, x28, [sp, #80]
  404614:	str	x0, [sp, #104]
  404618:	cmp	x24, #0x10
  40461c:	mov	x23, #0x10                  	// #16
  404620:	csel	x23, x24, x23, ls  // ls = plast
  404624:	mov	x1, x25
  404628:	mov	w19, w23
  40462c:	mov	x0, x26
  404630:	mov	x28, #0x0                   	// #0
  404634:	bl	401cc0 <printf@plt>
  404638:	b	404660 <ferror@plt+0x2920>
  40463c:	ldrb	w1, [x20, x28]
  404640:	mov	x0, x21
  404644:	bl	401cc0 <printf@plt>
  404648:	and	w3, w27, #0x3
  40464c:	cmp	w3, #0x3
  404650:	b.eq	404680 <ferror@plt+0x2940>  // b.none
  404654:	add	x28, x28, #0x1
  404658:	cmp	x28, #0x10
  40465c:	b.eq	404694 <ferror@plt+0x2954>  // b.none
  404660:	cmp	w19, w28
  404664:	mov	w27, w28
  404668:	b.gt	40463c <ferror@plt+0x28fc>
  40466c:	mov	x0, x22
  404670:	bl	401cc0 <printf@plt>
  404674:	and	w3, w27, #0x3
  404678:	cmp	w3, #0x3
  40467c:	b.ne	404654 <ferror@plt+0x2914>  // b.any
  404680:	add	x28, x28, #0x1
  404684:	mov	w0, #0x20                  	// #32
  404688:	bl	401cf0 <putchar@plt>
  40468c:	cmp	x28, #0x10
  404690:	b.ne	404660 <ferror@plt+0x2920>  // b.any
  404694:	mov	x28, #0x0                   	// #0
  404698:	ldrb	w0, [x20, x28]
  40469c:	sub	w2, w0, #0x20
  4046a0:	cmp	w2, #0x5e
  4046a4:	b.ls	4046ac <ferror@plt+0x296c>  // b.plast
  4046a8:	mov	w0, #0x2e                  	// #46
  4046ac:	add	x28, x28, #0x1
  4046b0:	bl	401cf0 <putchar@plt>
  4046b4:	cmp	w19, w28
  4046b8:	b.gt	404698 <ferror@plt+0x2958>
  4046bc:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4046c0:	add	x0, x0, #0x410
  4046c4:	add	x20, x20, x23
  4046c8:	add	x25, x25, x23
  4046cc:	ldr	x1, [x0]
  4046d0:	mov	w0, #0xa                   	// #10
  4046d4:	bl	401990 <putc@plt>
  4046d8:	subs	x24, x24, x23
  4046dc:	b.ne	404618 <ferror@plt+0x28d8>  // b.any
  4046e0:	ldr	x0, [sp, #104]
  4046e4:	ldp	x19, x20, [sp, #16]
  4046e8:	ldr	x1, [x0, #1040]
  4046ec:	mov	w0, #0xa                   	// #10
  4046f0:	ldp	x21, x22, [sp, #32]
  4046f4:	ldp	x23, x24, [sp, #48]
  4046f8:	ldp	x25, x26, [sp, #64]
  4046fc:	ldp	x27, x28, [sp, #80]
  404700:	ldp	x29, x30, [sp], #112
  404704:	b	401990 <putc@plt>
  404708:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40470c:	str	x0, [sp, #104]
  404710:	ldp	x23, x24, [sp, #48]
  404714:	ldr	x0, [sp, #104]
  404718:	ldr	x1, [x0, #1040]
  40471c:	mov	w0, #0xa                   	// #10
  404720:	ldp	x29, x30, [sp], #112
  404724:	b	401990 <putc@plt>
  404728:	adrp	x3, 46c000 <warn@@Base+0x256c0>
  40472c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404730:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404734:	add	x3, x3, #0x8e0
  404738:	add	x1, x1, #0xb68
  40473c:	add	x0, x0, #0xb88
  404740:	mov	w2, #0x3d70                	// #15728
  404744:	stp	x19, x20, [sp, #16]
  404748:	stp	x21, x22, [sp, #32]
  40474c:	stp	x25, x26, [sp, #64]
  404750:	stp	x27, x28, [sp, #80]
  404754:	bl	401cd0 <__assert_fail@plt>
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	mov	w2, #0x5                   	// #5
  404760:	mov	x29, sp
  404764:	stp	x19, x20, [sp, #16]
  404768:	mov	x19, x0
  40476c:	mov	x20, x1
  404770:	mov	x0, #0x0                   	// #0
  404774:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404778:	add	x1, x1, #0xbb0
  40477c:	bl	401c70 <dcgettext@plt>
  404780:	mov	x1, x19
  404784:	bl	401cc0 <printf@plt>
  404788:	sub	x1, x20, x19
  40478c:	mov	x0, x19
  404790:	bl	401940 <strnlen@plt>
  404794:	add	x0, x19, x0
  404798:	mov	x1, x20
  40479c:	bl	4045c8 <ferror@plt+0x2888>
  4047a0:	mov	x0, x20
  4047a4:	ldp	x19, x20, [sp, #16]
  4047a8:	ldp	x29, x30, [sp], #32
  4047ac:	ret
  4047b0:	stp	x29, x30, [sp, #-64]!
  4047b4:	mov	x29, sp
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	mov	x20, x2
  4047c0:	mov	x19, x1
  4047c4:	stp	x21, x22, [sp, #32]
  4047c8:	mov	x22, x3
  4047cc:	mov	x21, x0
  4047d0:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  4047d4:	add	x0, x0, #0xf70
  4047d8:	str	x23, [sp, #48]
  4047dc:	bl	401cc0 <printf@plt>
  4047e0:	mov	w1, #0x6                   	// #6
  4047e4:	mov	x0, x20
  4047e8:	bl	4040e0 <ferror@plt+0x23a0>
  4047ec:	mov	w0, #0x20                  	// #32
  4047f0:	bl	401cf0 <putchar@plt>
  4047f4:	mov	x3, #0xfff0                	// #65520
  4047f8:	add	x0, x19, x3
  4047fc:	cmp	x0, x20
  404800:	b.ls	404890 <ferror@plt+0x2b50>  // b.plast
  404804:	sub	w1, w20, w19
  404808:	mov	w2, #0xffff8010            	// #-32752
  40480c:	add	w1, w1, w2
  404810:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404814:	add	x0, x0, #0xbd0
  404818:	bl	401cc0 <printf@plt>
  40481c:	mov	w0, #0x20                  	// #32
  404820:	adrp	x23, 4a3000 <warn@@Base+0x5c6c0>
  404824:	bl	401cf0 <putchar@plt>
  404828:	cbz	x21, 4048b4 <ferror@plt+0x2b74>
  40482c:	ldr	w1, [x23, #1056]
  404830:	sub	x19, x20, x19
  404834:	add	x0, x21, x19
  404838:	cbnz	w1, 4048f4 <ferror@plt+0x2bb4>
  40483c:	add	x19, x19, #0x8
  404840:	add	x19, x21, x19
  404844:	cmp	x22, x19
  404848:	b.cc	404914 <ferror@plt+0x2bd4>  // b.lo, b.ul, b.last
  40484c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  404850:	mov	w1, #0x8                   	// #8
  404854:	ldr	x2, [x2, #672]
  404858:	blr	x2
  40485c:	mov	w1, #0x6                   	// #6
  404860:	bl	4040e0 <ferror@plt+0x23a0>
  404864:	ldr	w1, [x23, #1056]
  404868:	mov	x0, #0x4                   	// #4
  40486c:	mov	x2, #0x8                   	// #8
  404870:	cmp	w1, #0x0
  404874:	csel	x0, x0, x2, ne  // ne = any
  404878:	add	x0, x0, x20
  40487c:	ldp	x19, x20, [sp, #16]
  404880:	ldp	x21, x22, [sp, #32]
  404884:	ldr	x23, [sp, #48]
  404888:	ldp	x29, x30, [sp], #64
  40488c:	ret
  404890:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  404894:	add	x1, x1, #0xca8
  404898:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40489c:	add	x0, x0, #0xbd8
  4048a0:	bl	401cc0 <printf@plt>
  4048a4:	adrp	x23, 4a3000 <warn@@Base+0x5c6c0>
  4048a8:	mov	w0, #0x20                  	// #32
  4048ac:	bl	401cf0 <putchar@plt>
  4048b0:	cbnz	x21, 40482c <ferror@plt+0x2aec>
  4048b4:	ldr	w4, [x23, #1056]
  4048b8:	mov	w3, #0x10                  	// #16
  4048bc:	mov	w2, #0x5                   	// #5
  4048c0:	mov	w19, #0x8                   	// #8
  4048c4:	cmp	w4, #0x0
  4048c8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4048cc:	csel	w19, w19, w3, ne  // ne = any
  4048d0:	add	x1, x1, #0xbe0
  4048d4:	mov	x0, #0x0                   	// #0
  4048d8:	bl	401c70 <dcgettext@plt>
  4048dc:	mov	x2, x0
  4048e0:	mov	w1, w19
  4048e4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4048e8:	add	x0, x0, #0xbf0
  4048ec:	bl	401cc0 <printf@plt>
  4048f0:	b	404864 <ferror@plt+0x2b24>
  4048f4:	add	x19, x19, #0x4
  4048f8:	add	x19, x21, x19
  4048fc:	cmp	x22, x19
  404900:	b.cc	404914 <ferror@plt+0x2bd4>  // b.lo, b.ul, b.last
  404904:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  404908:	mov	w1, #0x4                   	// #4
  40490c:	ldr	x2, [x2, #672]
  404910:	b	404858 <ferror@plt+0x2b18>
  404914:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404918:	add	x1, x1, #0xbf8
  40491c:	mov	w2, #0x5                   	// #5
  404920:	mov	x0, #0x0                   	// #0
  404924:	bl	401c70 <dcgettext@plt>
  404928:	mov	w19, #0x8                   	// #8
  40492c:	bl	446940 <warn@@Base>
  404930:	ldr	w1, [x23, #1056]
  404934:	mov	w0, #0x10                  	// #16
  404938:	mov	w2, #0x5                   	// #5
  40493c:	cmp	w1, #0x0
  404940:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404944:	csel	w19, w19, w0, ne  // ne = any
  404948:	add	x1, x1, #0xc38
  40494c:	mov	x0, #0x0                   	// #0
  404950:	bl	401c70 <dcgettext@plt>
  404954:	mov	x2, x0
  404958:	mov	w1, w19
  40495c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404960:	add	x0, x0, #0xbf0
  404964:	bl	401cc0 <printf@plt>
  404968:	mov	x0, #0xffffffffffffffff    	// #-1
  40496c:	b	40487c <ferror@plt+0x2b3c>
  404970:	stp	x29, x30, [sp, #-48]!
  404974:	mov	x29, sp
  404978:	stp	x19, x20, [sp, #16]
  40497c:	mov	x19, x2
  404980:	mov	x20, x1
  404984:	stp	x21, x22, [sp, #32]
  404988:	mov	x21, x0
  40498c:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  404990:	add	x0, x0, #0xf70
  404994:	bl	401cc0 <printf@plt>
  404998:	mov	w1, #0x6                   	// #6
  40499c:	mov	x0, x19
  4049a0:	bl	4040e0 <ferror@plt+0x23a0>
  4049a4:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  4049a8:	mov	w0, #0x20                  	// #32
  4049ac:	bl	401cf0 <putchar@plt>
  4049b0:	cbz	x21, 404a0c <ferror@plt+0x2ccc>
  4049b4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4049b8:	ldr	w1, [x22, #1056]
  4049bc:	mov	w3, #0x4                   	// #4
  4049c0:	sub	x20, x19, x20
  4049c4:	ldr	x2, [x2, #672]
  4049c8:	cmp	w1, #0x0
  4049cc:	add	x0, x21, x20
  4049d0:	mov	w1, #0x8                   	// #8
  4049d4:	csel	w1, w3, w1, ne  // ne = any
  4049d8:	blr	x2
  4049dc:	mov	w1, #0x6                   	// #6
  4049e0:	bl	4040e0 <ferror@plt+0x23a0>
  4049e4:	ldr	w2, [x22, #1056]
  4049e8:	mov	x1, #0x8                   	// #8
  4049ec:	mov	x0, #0x4                   	// #4
  4049f0:	cmp	w2, #0x0
  4049f4:	csel	x0, x0, x1, ne  // ne = any
  4049f8:	add	x0, x0, x19
  4049fc:	ldp	x19, x20, [sp, #16]
  404a00:	ldp	x21, x22, [sp, #32]
  404a04:	ldp	x29, x30, [sp], #48
  404a08:	ret
  404a0c:	ldr	w4, [x22, #1056]
  404a10:	mov	w3, #0x10                  	// #16
  404a14:	mov	w2, #0x5                   	// #5
  404a18:	mov	w20, #0x8                   	// #8
  404a1c:	cmp	w4, #0x0
  404a20:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404a24:	csel	w20, w20, w3, ne  // ne = any
  404a28:	add	x1, x1, #0xbe0
  404a2c:	mov	x0, #0x0                   	// #0
  404a30:	bl	401c70 <dcgettext@plt>
  404a34:	mov	x2, x0
  404a38:	mov	w1, w20
  404a3c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404a40:	add	x0, x0, #0xbf0
  404a44:	bl	401cc0 <printf@plt>
  404a48:	b	4049e4 <ferror@plt+0x2ca4>
  404a4c:	nop
  404a50:	stp	x29, x30, [sp, #-48]!
  404a54:	mov	x29, sp
  404a58:	stp	x19, x20, [sp, #16]
  404a5c:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  404a60:	add	x19, x19, #0x420
  404a64:	strb	wzr, [x19, #360]
  404a68:	cbz	w0, 404b5c <ferror@plt+0x2e1c>
  404a6c:	str	x21, [sp, #32]
  404a70:	mov	w20, w0
  404a74:	and	w0, w0, #0x2
  404a78:	tbnz	w20, #0, 404b2c <ferror@plt+0x2dec>
  404a7c:	cbz	w0, 404aa8 <ferror@plt+0x2d68>
  404a80:	add	x21, x19, #0x168
  404a84:	mov	x0, x21
  404a88:	bl	401900 <strlen@plt>
  404a8c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404a90:	add	x1, x1, #0xc58
  404a94:	add	x2, x21, x0
  404a98:	ldr	w3, [x1]
  404a9c:	str	w3, [x21, x0]
  404aa0:	ldrb	w0, [x1, #4]
  404aa4:	strb	w0, [x2, #4]
  404aa8:	tbz	w20, #2, 404adc <ferror@plt+0x2d9c>
  404aac:	add	x21, x19, #0x168
  404ab0:	mov	x0, x21
  404ab4:	bl	401900 <strlen@plt>
  404ab8:	tst	x20, #0x3
  404abc:	add	x1, x21, x0
  404ac0:	b.ne	404b78 <ferror@plt+0x2e38>  // b.any
  404ac4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  404ac8:	add	x0, x0, #0xf10
  404acc:	ldr	w2, [x0]
  404ad0:	ldrb	w0, [x0, #4]
  404ad4:	str	w2, [x1]
  404ad8:	strb	w0, [x1, #4]
  404adc:	tst	w20, #0xfffffff8
  404ae0:	add	x21, x19, #0x168
  404ae4:	b.eq	404b18 <ferror@plt+0x2dd8>  // b.none
  404ae8:	tst	x20, #0x7
  404aec:	b.ne	404b90 <ferror@plt+0x2e50>  // b.any
  404af0:	mov	w2, #0x5                   	// #5
  404af4:	add	x19, x19, #0x168
  404af8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404afc:	mov	x0, #0x0                   	// #0
  404b00:	add	x1, x1, #0xbe0
  404b04:	bl	401c70 <dcgettext@plt>
  404b08:	mov	x21, x19
  404b0c:	mov	x1, x0
  404b10:	mov	x0, x19
  404b14:	bl	401a80 <strcat@plt>
  404b18:	mov	x0, x21
  404b1c:	ldp	x19, x20, [sp, #16]
  404b20:	ldr	x21, [sp, #32]
  404b24:	ldp	x29, x30, [sp], #48
  404b28:	ret
  404b2c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404b30:	add	x1, x1, #0xc50
  404b34:	add	x2, x19, #0x168
  404b38:	ldr	w3, [x1]
  404b3c:	ldrb	w1, [x1, #4]
  404b40:	strb	w1, [x2, #4]
  404b44:	str	w3, [x19, #360]
  404b48:	cbz	w0, 404aa8 <ferror@plt+0x2d68>
  404b4c:	mov	w0, #0x7c20                	// #31776
  404b50:	movk	w0, #0x20, lsl #16
  404b54:	str	w0, [x19, #364]
  404b58:	b	404a80 <ferror@plt+0x2d40>
  404b5c:	ldp	x19, x20, [sp, #16]
  404b60:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  404b64:	ldp	x29, x30, [sp], #48
  404b68:	add	x1, x1, #0xc48
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	mov	x0, #0x0                   	// #0
  404b74:	b	401c70 <dcgettext@plt>
  404b78:	add	x1, x0, #0x3
  404b7c:	mov	w2, #0x7c20                	// #31776
  404b80:	movk	w2, #0x20, lsl #16
  404b84:	add	x1, x21, x1
  404b88:	str	w2, [x21, x0]
  404b8c:	b	404ac4 <ferror@plt+0x2d84>
  404b90:	mov	x0, x21
  404b94:	bl	401900 <strlen@plt>
  404b98:	mov	w1, #0x7c20                	// #31776
  404b9c:	movk	w1, #0x20, lsl #16
  404ba0:	str	w1, [x21, x0]
  404ba4:	b	404af0 <ferror@plt+0x2db0>
  404ba8:	mov	x1, #0xc000                	// #49152
  404bac:	mov	x2, #0x42bd                	// #17085
  404bb0:	movk	x1, #0xb414, lsl #16
  404bb4:	movk	x2, #0xe57a, lsl #16
  404bb8:	movk	x1, #0x6a98, lsl #32
  404bbc:	movk	x2, #0x94d5, lsl #32
  404bc0:	movk	x1, #0xff83, lsl #48
  404bc4:	add	x1, x0, x1
  404bc8:	movk	x2, #0xd6bf, lsl #48
  404bcc:	stp	x29, x30, [sp, #-32]!
  404bd0:	smulh	x2, x1, x2
  404bd4:	mov	x29, sp
  404bd8:	add	x0, sp, #0x18
  404bdc:	add	x2, x2, x1
  404be0:	asr	x2, x2, #23
  404be4:	sub	x1, x2, x1, asr #63
  404be8:	str	x1, [sp, #24]
  404bec:	bl	401ab0 <gmtime@plt>
  404bf0:	mov	x1, x0
  404bf4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404bf8:	add	x0, x0, #0xc60
  404bfc:	ldp	w6, w5, [x1]
  404c00:	ldp	w4, w3, [x1, #8]
  404c04:	ldp	w2, w1, [x1, #16]
  404c08:	add	w2, w2, #0x1
  404c0c:	add	w1, w1, #0x76c
  404c10:	bl	401cc0 <printf@plt>
  404c14:	ldp	x29, x30, [sp], #32
  404c18:	ret
  404c1c:	nop
  404c20:	cbz	w0, 404cac <ferror@plt+0x2f6c>
  404c24:	stp	x29, x30, [sp, #-48]!
  404c28:	mov	x29, sp
  404c2c:	stp	x19, x20, [sp, #16]
  404c30:	adrp	x20, 46c000 <warn@@Base+0x256c0>
  404c34:	add	x20, x20, #0x8e0
  404c38:	stp	x21, x22, [sp, #32]
  404c3c:	mov	w19, w0
  404c40:	adrp	x22, 453000 <warn@@Base+0xc6c0>
  404c44:	add	x20, x20, #0x18
  404c48:	add	x22, x22, #0x7a8
  404c4c:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  404c50:	tbnz	w19, #0, 404c68 <ferror@plt+0x2f28>
  404c54:	nop
  404c58:	lsr	w19, w19, #1
  404c5c:	cbz	w19, 404c7c <ferror@plt+0x2f3c>
  404c60:	sub	x20, x20, #0x8
  404c64:	tbz	w19, #0, 404c58 <ferror@plt+0x2f18>
  404c68:	ldr	x1, [x21, #1040]
  404c6c:	ldr	x0, [x20, #96]
  404c70:	bl	401910 <fputs@plt>
  404c74:	cmp	w19, #0x1
  404c78:	b.ne	404c8c <ferror@plt+0x2f4c>  // b.any
  404c7c:	ldp	x19, x20, [sp, #16]
  404c80:	ldp	x21, x22, [sp, #32]
  404c84:	ldp	x29, x30, [sp], #48
  404c88:	ret
  404c8c:	ldr	x3, [x21, #1040]
  404c90:	mov	x0, x22
  404c94:	mov	x2, #0x2                   	// #2
  404c98:	mov	x1, #0x1                   	// #1
  404c9c:	lsr	w19, w19, #1
  404ca0:	sub	x20, x20, #0x8
  404ca4:	bl	401c10 <fwrite@plt>
  404ca8:	b	404c64 <ferror@plt+0x2f24>
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-96]!
  404cb4:	cmp	w0, #0x0
  404cb8:	mov	x29, sp
  404cbc:	stp	x19, x20, [sp, #16]
  404cc0:	mov	x20, x1
  404cc4:	stp	x23, x24, [sp, #48]
  404cc8:	mov	w23, w0
  404ccc:	stp	x25, x26, [sp, #64]
  404cd0:	b.lt	404dd8 <ferror@plt+0x3098>  // b.tstop
  404cd4:	mov	w0, #0x0                   	// #0
  404cd8:	b.eq	404d60 <ferror@plt+0x3020>  // b.none
  404cdc:	mov	w25, #0x0                   	// #0
  404ce0:	stp	x21, x22, [sp, #32]
  404ce4:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  404ce8:	mov	w21, #0x7fffffff            	// #2147483647
  404cec:	adrp	x22, 48a000 <warn@@Base+0x436c0>
  404cf0:	ldr	w0, [x0, #616]
  404cf4:	adrp	x24, 44d000 <warn@@Base+0x66c0>
  404cf8:	add	x22, x22, #0x7d0
  404cfc:	add	x24, x24, #0xc88
  404d00:	cmp	w0, #0x0
  404d04:	mov	w26, #0x0                   	// #0
  404d08:	csel	w21, w23, w21, eq  // eq = none
  404d0c:	str	xzr, [sp, #88]
  404d10:	mov	x19, x20
  404d14:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404d18:	add	x0, x0, #0xc80
  404d1c:	ldrb	w2, [x19], #1
  404d20:	add	w1, w2, #0x40
  404d24:	cbz	w2, 404d4c <ferror@plt+0x300c>
  404d28:	ldrh	w3, [x22, w2, sxtw #1]
  404d2c:	tbz	w3, #1, 404d74 <ferror@plt+0x3034>
  404d30:	cmp	w21, #0x1
  404d34:	b.eq	404d4c <ferror@plt+0x300c>  // b.none
  404d38:	sub	w21, w21, #0x2
  404d3c:	add	w26, w26, #0x2
  404d40:	mov	x20, x19
  404d44:	bl	401cc0 <printf@plt>
  404d48:	cbnz	w21, 404d10 <ferror@plt+0x2fd0>
  404d4c:	cmp	w25, #0x0
  404d50:	ccmp	w26, w23, #0x0, ne  // ne = any
  404d54:	b.lt	404de8 <ferror@plt+0x30a8>  // b.tstop
  404d58:	ldp	x21, x22, [sp, #32]
  404d5c:	mov	w0, w26
  404d60:	ldp	x19, x20, [sp, #16]
  404d64:	ldp	x23, x24, [sp, #48]
  404d68:	ldp	x25, x26, [sp, #64]
  404d6c:	ldp	x29, x30, [sp], #96
  404d70:	ret
  404d74:	mov	x1, x20
  404d78:	mov	x0, x24
  404d7c:	sub	w21, w21, #0x1
  404d80:	add	w26, w26, #0x1
  404d84:	adrp	x4, 4a3000 <warn@@Base+0x5c6c0>
  404d88:	tbz	w3, #4, 404da4 <ferror@plt+0x3064>
  404d8c:	ldr	x1, [x4, #1040]
  404d90:	mov	x20, x19
  404d94:	mov	w0, w2
  404d98:	bl	401990 <putc@plt>
  404d9c:	cbnz	w21, 404d10 <ferror@plt+0x2fd0>
  404da0:	b	404d4c <ferror@plt+0x300c>
  404da4:	bl	401cc0 <printf@plt>
  404da8:	bl	401bd0 <__ctype_get_mb_cur_max@plt>
  404dac:	mov	x2, x0
  404db0:	mov	x1, x20
  404db4:	add	x3, sp, #0x58
  404db8:	add	x0, sp, #0x54
  404dbc:	bl	4018c0 <mbrtowc@plt>
  404dc0:	sub	x1, x0, #0x1
  404dc4:	add	x20, x20, x0
  404dc8:	cmn	x1, #0x3
  404dcc:	csel	x20, x20, x19, cc  // cc = lo, ul, last
  404dd0:	cbnz	w21, 404d10 <ferror@plt+0x2fd0>
  404dd4:	b	404d4c <ferror@plt+0x300c>
  404dd8:	neg	w23, w0
  404ddc:	mov	w25, #0x1                   	// #1
  404de0:	stp	x21, x22, [sp, #32]
  404de4:	b	404ce4 <ferror@plt+0x2fa4>
  404de8:	sub	w1, w23, w26
  404dec:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  404df0:	mov	w26, w23
  404df4:	add	x2, x2, #0x628
  404df8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  404dfc:	add	x0, x0, #0xc90
  404e00:	bl	401cc0 <printf@plt>
  404e04:	b	404d58 <ferror@plt+0x3018>
  404e08:	stp	x29, x30, [sp, #-48]!
  404e0c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  404e10:	mov	x29, sp
  404e14:	str	x19, [sp, #16]
  404e18:	mov	x19, x1
  404e1c:	mov	x3, x19
  404e20:	add	x1, x0, #0x738
  404e24:	add	x0, sp, #0x28
  404e28:	bl	4019c0 <asprintf@plt>
  404e2c:	ldr	x1, [sp, #40]
  404e30:	cmp	w0, #0x0
  404e34:	csel	x0, x1, x19, ge  // ge = tcont
  404e38:	ldr	x19, [sp, #16]
  404e3c:	ldp	x29, x30, [sp], #48
  404e40:	ret
  404e44:	nop
  404e48:	ldrh	w2, [x0]
  404e4c:	mov	w3, w1
  404e50:	cmp	w2, #0x8
  404e54:	b.eq	404e68 <ferror@plt+0x3128>  // b.none
  404e58:	cmp	w2, #0x2b
  404e5c:	b.eq	404e68 <ferror@plt+0x3128>  // b.none
  404e60:	mov	w0, w3
  404e64:	ret
  404e68:	and	w3, w1, #0xff
  404e6c:	mov	w0, w3
  404e70:	ret
  404e74:	nop
  404e78:	and	w2, w0, #0xffff
  404e7c:	cmp	w2, #0x5e
  404e80:	b.hi	404ec4 <ferror@plt+0x3184>  // b.pmore
  404e84:	cmp	w2, #0x1
  404e88:	mov	w0, #0x0                   	// #0
  404e8c:	b.ls	404ec0 <ferror@plt+0x3180>  // b.plast
  404e90:	sub	w2, w2, #0x2
  404e94:	cmp	w2, #0x5c
  404e98:	b.hi	404ebc <ferror@plt+0x317c>  // b.pmore
  404e9c:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  404ea0:	add	x0, x0, #0x9e8
  404ea4:	ldrb	w0, [x0, w2, uxtw]
  404ea8:	adr	x2, 404eb4 <ferror@plt+0x3174>
  404eac:	add	x0, x2, w0, sxtb #2
  404eb0:	br	x0
  404eb4:	cmp	w2, #0xb3
  404eb8:	b.hi	404f74 <ferror@plt+0x3234>  // b.pmore
  404ebc:	mov	w0, #0x0                   	// #0
  404ec0:	ret
  404ec4:	cmp	w2, #0xdd
  404ec8:	b.eq	404f9c <ferror@plt+0x325c>  // b.none
  404ecc:	b.ls	404f04 <ferror@plt+0x31c4>  // b.plast
  404ed0:	mov	w0, #0x1223                	// #4643
  404ed4:	cmp	w2, w0
  404ed8:	b.eq	404f9c <ferror@plt+0x325c>  // b.none
  404edc:	b.ls	404f44 <ferror@plt+0x3204>  // b.plast
  404ee0:	mov	w0, #0xa390                	// #41872
  404ee4:	cmp	w2, w0
  404ee8:	b.eq	404fe4 <ferror@plt+0x32a4>  // b.none
  404eec:	mov	w0, #0xabc7                	// #43975
  404ef0:	cmp	w2, w0
  404ef4:	b.ne	404f2c <ferror@plt+0x31ec>  // b.any
  404ef8:	cmp	w1, #0xe
  404efc:	cset	w0, eq  // eq = none
  404f00:	ret
  404f04:	cmp	w2, #0xbc
  404f08:	b.eq	404fa8 <ferror@plt+0x3268>  // b.none
  404f0c:	b.ls	404f80 <ferror@plt+0x3240>  // b.plast
  404f10:	cmp	w2, #0xbf
  404f14:	b.eq	404f9c <ferror@plt+0x325c>  // b.none
  404f18:	cmp	w2, #0xc3
  404f1c:	b.ne	404f6c <ferror@plt+0x322c>  // b.any
  404f20:	cmp	w1, #0x31
  404f24:	cset	w0, eq  // eq = none
  404f28:	ret
  404f2c:	mov	w0, #0x9026                	// #36902
  404f30:	cmp	w2, w0
  404f34:	b.ne	404ebc <ferror@plt+0x317c>  // b.any
  404f38:	cmp	w1, #0xa
  404f3c:	cset	w0, eq  // eq = none
  404f40:	ret
  404f44:	cmp	w1, #0x39
  404f48:	cset	w0, eq  // eq = none
  404f4c:	cmp	w2, #0xf3
  404f50:	b.eq	404ec0 <ferror@plt+0x3180>  // b.none
  404f54:	mov	w0, #0x1057                	// #4183
  404f58:	cmp	w2, w0
  404f5c:	b.ne	404ebc <ferror@plt+0x317c>  // b.any
  404f60:	cmp	w1, #0x24
  404f64:	cset	w0, eq  // eq = none
  404f68:	ret
  404f6c:	cmp	w2, #0xbd
  404f70:	b.ne	404ebc <ferror@plt+0x317c>  // b.any
  404f74:	cmp	w1, #0x2
  404f78:	cset	w0, eq  // eq = none
  404f7c:	ret
  404f80:	cmp	w2, #0xb5
  404f84:	b.ls	404eb4 <ferror@plt+0x3174>  // b.plast
  404f88:	cmp	w1, #0x105
  404f8c:	cset	w0, eq  // eq = none
  404f90:	cmp	w2, #0xb7
  404f94:	csel	w0, w0, wzr, eq  // eq = none
  404f98:	ret
  404f9c:	cmp	w1, #0x6
  404fa0:	cset	w0, eq  // eq = none
  404fa4:	ret
  404fa8:	cmp	w1, #0x4
  404fac:	cset	w0, eq  // eq = none
  404fb0:	ret
  404fb4:	cmp	w1, #0x1a
  404fb8:	cset	w0, eq  // eq = none
  404fbc:	ret
  404fc0:	cmp	w1, #0x9
  404fc4:	cset	w0, eq  // eq = none
  404fc8:	ret
  404fcc:	cmp	w1, #0x3
  404fd0:	cset	w0, eq  // eq = none
  404fd4:	ret
  404fd8:	cmp	w1, #0xd
  404fdc:	cset	w0, eq  // eq = none
  404fe0:	ret
  404fe4:	cmp	w1, #0x5
  404fe8:	cset	w0, eq  // eq = none
  404fec:	ret
  404ff0:	and	w2, w0, #0xffff
  404ff4:	cmp	w2, #0x3e
  404ff8:	b.eq	4050c4 <ferror@plt+0x3384>  // b.none
  404ffc:	b.hi	405044 <ferror@plt+0x3304>  // b.pmore
  405000:	cmp	w2, #0x15
  405004:	b.eq	4050d0 <ferror@plt+0x3390>  // b.none
  405008:	b.ls	405030 <ferror@plt+0x32f0>  // b.plast
  40500c:	cmp	w2, #0x32
  405010:	b.eq	4050dc <ferror@plt+0x339c>  // b.none
  405014:	mov	w0, #0x0                   	// #0
  405018:	b.hi	40502c <ferror@plt+0x32ec>  // b.pmore
  40501c:	cmp	w2, #0x16
  405020:	b.ne	405094 <ferror@plt+0x3354>  // b.any
  405024:	cmp	w1, #0x17
  405028:	cset	w0, eq  // eq = none
  40502c:	ret
  405030:	cmp	w2, #0xf
  405034:	b.ne	4050a8 <ferror@plt+0x3368>  // b.any
  405038:	cmp	w1, #0x48
  40503c:	cset	w0, eq  // eq = none
  405040:	ret
  405044:	cmp	w2, #0xbf
  405048:	b.eq	4050ec <ferror@plt+0x33ac>  // b.none
  40504c:	b.ls	405078 <ferror@plt+0x3338>  // b.plast
  405050:	cmp	w1, #0xb
  405054:	mov	w3, #0x9026                	// #36902
  405058:	cset	w0, eq  // eq = none
  40505c:	cmp	w2, w3
  405060:	b.eq	40502c <ferror@plt+0x32ec>  // b.none
  405064:	mov	w0, #0xa390                	// #41872
  405068:	cmp	w2, w0
  40506c:	b.eq	405024 <ferror@plt+0x32e4>  // b.none
  405070:	mov	w0, #0x0                   	// #0
  405074:	ret
  405078:	cmp	w2, #0xb5
  40507c:	b.ls	4050bc <ferror@plt+0x337c>  // b.plast
  405080:	cmp	w1, #0x104
  405084:	cset	w0, eq  // eq = none
  405088:	cmp	w2, #0xb7
  40508c:	csel	w0, w0, wzr, eq  // eq = none
  405090:	ret
  405094:	cmp	w2, #0x2b
  405098:	b.ne	40502c <ferror@plt+0x32ec>  // b.any
  40509c:	cmp	w1, #0x2e
  4050a0:	cset	w0, eq  // eq = none
  4050a4:	ret
  4050a8:	and	w2, w2, #0xffffffef
  4050ac:	cmp	w2, #0x2
  4050b0:	b.eq	40509c <ferror@plt+0x335c>  // b.none
  4050b4:	mov	w0, #0x0                   	// #0
  4050b8:	b	405074 <ferror@plt+0x3334>
  4050bc:	cmp	w2, #0xb3
  4050c0:	b.ls	405070 <ferror@plt+0x3330>  // b.plast
  4050c4:	cmp	w1, #0x18
  4050c8:	cset	w0, eq  // eq = none
  4050cc:	ret
  4050d0:	cmp	w1, #0x2c
  4050d4:	cset	w0, eq  // eq = none
  4050d8:	ret
  4050dc:	sub	w1, w1, #0x4e
  4050e0:	cmp	w1, #0x1
  4050e4:	cset	w0, ls  // ls = plast
  4050e8:	ret
  4050ec:	cmp	w1, #0x5
  4050f0:	cset	w0, eq  // eq = none
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-16]!
  4050fc:	mov	x29, sp
  405100:	cbz	x2, 405200 <ferror@plt+0x34c0>
  405104:	ldr	x0, [x0]
  405108:	cbz	x0, 405218 <ferror@plt+0x34d8>
  40510c:	ldr	x3, [x1]
  405110:	ldr	w1, [x2]
  405114:	add	x0, x0, x1
  405118:	cmp	x1, x3
  40511c:	b.cs	4051e8 <ferror@plt+0x34a8>  // b.hs, b.nlast
  405120:	adrp	x11, 4a3000 <warn@@Base+0x5c6c0>
  405124:	adrp	x8, 46c000 <warn@@Base+0x256c0>
  405128:	add	x11, x11, #0x420
  40512c:	add	x8, x8, #0x8e0
  405130:	adrp	x7, 48a000 <warn@@Base+0x436c0>
  405134:	add	x2, x11, #0x1e8
  405138:	add	x8, x8, #0x98
  40513c:	add	x7, x7, #0x7d0
  405140:	mov	w3, #0x80                  	// #128
  405144:	mov	w13, #0x3c                  	// #60
  405148:	mov	w12, #0x3e                  	// #62
  40514c:	mov	w10, #0x5e                  	// #94
  405150:	ldrb	w1, [x0], #1
  405154:	mov	x5, x2
  405158:	add	w6, w1, #0x40
  40515c:	cbz	w1, 405184 <ferror@plt+0x3444>
  405160:	ldrh	w4, [x7, w1, sxtw #1]
  405164:	tbz	w4, #1, 405194 <ferror@plt+0x3454>
  405168:	cmp	w3, #0x1
  40516c:	b.eq	405184 <ferror@plt+0x3444>  // b.none
  405170:	strb	w10, [x5], #2
  405174:	sub	w3, w3, #0x2
  405178:	strb	w6, [x2, #1]
  40517c:	mov	x2, x5
  405180:	cbnz	w3, 405150 <ferror@plt+0x3410>
  405184:	strb	wzr, [x2]
  405188:	add	x0, x11, #0x1e8
  40518c:	ldp	x29, x30, [sp], #16
  405190:	ret
  405194:	lsr	w9, w1, #4
  405198:	and	w6, w1, #0xf
  40519c:	mov	x5, x2
  4051a0:	tbz	w4, #4, 4051b8 <ferror@plt+0x3478>
  4051a4:	strb	w1, [x5], #1
  4051a8:	sub	w3, w3, #0x1
  4051ac:	mov	x2, x5
  4051b0:	cbnz	w3, 405150 <ferror@plt+0x3410>
  4051b4:	b	405184 <ferror@plt+0x3444>
  4051b8:	cmp	w3, #0x3
  4051bc:	sub	w3, w3, #0x4
  4051c0:	b.ls	405184 <ferror@plt+0x3444>  // b.plast
  4051c4:	ldrb	w4, [x8, w9, sxtw]
  4051c8:	add	x2, x2, #0x4
  4051cc:	ldrb	w1, [x8, w6, sxtw]
  4051d0:	sturb	w13, [x2, #-4]
  4051d4:	sturb	w4, [x2, #-3]
  4051d8:	sturb	w1, [x2, #-2]
  4051dc:	sturb	w12, [x2, #-1]
  4051e0:	cbnz	w3, 405150 <ferror@plt+0x3410>
  4051e4:	b	405184 <ferror@plt+0x3444>
  4051e8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4051ec:	mov	w2, #0x5                   	// #5
  4051f0:	add	x1, x1, #0xc38
  4051f4:	mov	x0, #0x0                   	// #0
  4051f8:	bl	401c70 <dcgettext@plt>
  4051fc:	b	405120 <ferror@plt+0x33e0>
  405200:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405204:	mov	w2, #0x5                   	// #5
  405208:	add	x1, x1, #0xc98
  40520c:	mov	x0, #0x0                   	// #0
  405210:	bl	401c70 <dcgettext@plt>
  405214:	b	405120 <ferror@plt+0x33e0>
  405218:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40521c:	mov	w2, #0x5                   	// #5
  405220:	add	x1, x1, #0xca0
  405224:	bl	401c70 <dcgettext@plt>
  405228:	b	405120 <ferror@plt+0x33e0>
  40522c:	nop
  405230:	stp	x29, x30, [sp, #-32]!
  405234:	and	w0, w0, #0xffff
  405238:	cmp	w0, #0x28
  40523c:	mov	x29, sp
  405240:	stp	x19, x20, [sp, #16]
  405244:	add	x2, x1, x2, lsl #5
  405248:	and	x8, x6, #0xfffffffffffffffe
  40524c:	csel	x6, x8, x6, eq  // eq = none
  405250:	mov	x20, x7
  405254:	cmp	x1, x2
  405258:	b.cs	405314 <ferror@plt+0x35d4>  // b.hs, b.nlast
  40525c:	and	w5, w5, #0xffff
  405260:	mov	x7, #0x0                   	// #0
  405264:	mov	x19, #0x100000              	// #1048576
  405268:	sub	x8, x2, x1
  40526c:	cmp	w0, #0x28
  405270:	lsr	x9, x8, #63
  405274:	add	x8, x9, x8, asr #5
  405278:	asr	x8, x8, #1
  40527c:	lsl	x8, x8, #5
  405280:	add	x9, x1, x8
  405284:	ldr	x8, [x1, x8]
  405288:	ldr	x10, [x9, #16]
  40528c:	and	x11, x8, #0xfffffffffffffffe
  405290:	csel	x8, x11, x8, eq  // eq = none
  405294:	cbz	x10, 4052a8 <ferror@plt+0x3568>
  405298:	cbz	w5, 4052f0 <ferror@plt+0x35b0>
  40529c:	ldr	w11, [x9, #28]
  4052a0:	cmp	w5, w11
  4052a4:	b.eq	4052f0 <ferror@plt+0x35b0>  // b.none
  4052a8:	cmp	x8, x6
  4052ac:	b.hi	4052e8 <ferror@plt+0x35a8>  // b.pmore
  4052b0:	add	x1, x9, #0x20
  4052b4:	cmp	x1, x2
  4052b8:	b.cc	405268 <ferror@plt+0x3528>  // b.lo, b.ul, b.last
  4052bc:	cbz	x7, 405314 <ferror@plt+0x35d4>
  4052c0:	ldr	x10, [x7, #16]
  4052c4:	add	x3, x3, x10
  4052c8:	cmp	x4, x10
  4052cc:	b.ls	40532c <ferror@plt+0x35ec>  // b.plast
  4052d0:	ldr	x0, [sp, #32]
  4052d4:	str	x3, [x20]
  4052d8:	str	x19, [x0]
  4052dc:	ldp	x19, x20, [sp, #16]
  4052e0:	ldp	x29, x30, [sp], #32
  4052e4:	ret
  4052e8:	mov	x2, x9
  4052ec:	b	4052b4 <ferror@plt+0x3574>
  4052f0:	cmp	x8, x6
  4052f4:	b.hi	4052e8 <ferror@plt+0x35a8>  // b.pmore
  4052f8:	sub	x8, x6, x8
  4052fc:	cmp	x8, x19
  405300:	b.cs	4052b0 <ferror@plt+0x3570>  // b.hs, b.nlast
  405304:	cbz	x8, 405348 <ferror@plt+0x3608>
  405308:	mov	x19, x8
  40530c:	mov	x7, x9
  405310:	b	4052b0 <ferror@plt+0x3570>
  405314:	ldr	x0, [sp, #32]
  405318:	str	xzr, [x20]
  40531c:	ldp	x19, x20, [sp, #16]
  405320:	str	x6, [x0]
  405324:	ldp	x29, x30, [sp], #32
  405328:	ret
  40532c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405330:	mov	w2, #0x5                   	// #5
  405334:	add	x1, x1, #0xc38
  405338:	mov	x0, #0x0                   	// #0
  40533c:	bl	401c70 <dcgettext@plt>
  405340:	mov	x3, x0
  405344:	b	4052d0 <ferror@plt+0x3590>
  405348:	mov	x19, #0x0                   	// #0
  40534c:	b	4052c4 <ferror@plt+0x3584>
  405350:	ldr	w2, [x0, #100]
  405354:	cmp	x2, x1
  405358:	b.ls	405374 <ferror@plt+0x3634>  // b.plast
  40535c:	ldr	x3, [x0, #112]
  405360:	add	x2, x1, x1, lsl #2
  405364:	add	x1, x0, #0x88
  405368:	add	x0, x0, #0x80
  40536c:	add	x2, x3, x2, lsl #4
  405370:	b	4050f8 <ferror@plt+0x33b8>
  405374:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405378:	mov	w2, #0x5                   	// #5
  40537c:	add	x1, x1, #0xc38
  405380:	mov	x0, #0x0                   	// #0
  405384:	b	401c70 <dcgettext@plt>
  405388:	stp	x29, x30, [sp, #-32]!
  40538c:	mov	x29, sp
  405390:	stp	x19, x20, [sp, #16]
  405394:	mov	x19, x0
  405398:	mov	x20, x1
  40539c:	cbz	x1, 405414 <ferror@plt+0x36d4>
  4053a0:	ldr	x0, [x2]
  4053a4:	cbz	x0, 40544c <ferror@plt+0x370c>
  4053a8:	ldr	x2, [x3]
  4053ac:	ldr	w1, [x1]
  4053b0:	cmp	x1, x2
  4053b4:	add	x1, x0, x1
  4053b8:	b.cs	4053dc <ferror@plt+0x369c>  // b.hs, b.nlast
  4053bc:	ldr	x3, [x20, #32]
  4053c0:	mov	x0, x19
  4053c4:	ldr	x2, [x20, #56]
  4053c8:	str	x1, [x19]
  4053cc:	stp	x3, x2, [x19, #16]
  4053d0:	ldp	x19, x20, [sp, #16]
  4053d4:	ldp	x29, x30, [sp], #32
  4053d8:	ret
  4053dc:	mov	w2, #0x5                   	// #5
  4053e0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4053e4:	mov	x0, #0x0                   	// #0
  4053e8:	add	x1, x1, #0xc38
  4053ec:	bl	401c70 <dcgettext@plt>
  4053f0:	mov	x1, x0
  4053f4:	ldr	x3, [x20, #32]
  4053f8:	mov	x0, x19
  4053fc:	ldr	x2, [x20, #56]
  405400:	str	x1, [x19]
  405404:	stp	x3, x2, [x19, #16]
  405408:	ldp	x19, x20, [sp, #16]
  40540c:	ldp	x29, x30, [sp], #32
  405410:	ret
  405414:	mov	w2, #0x5                   	// #5
  405418:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40541c:	mov	x0, #0x0                   	// #0
  405420:	add	x1, x1, #0xc98
  405424:	bl	401c70 <dcgettext@plt>
  405428:	mov	x1, x0
  40542c:	ldr	x3, [x20, #32]
  405430:	mov	x0, x19
  405434:	ldr	x2, [x20, #56]
  405438:	str	x1, [x19]
  40543c:	stp	x3, x2, [x19, #16]
  405440:	ldp	x19, x20, [sp, #16]
  405444:	ldp	x29, x30, [sp], #32
  405448:	ret
  40544c:	mov	w2, #0x5                   	// #5
  405450:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405454:	add	x1, x1, #0xca0
  405458:	bl	401c70 <dcgettext@plt>
  40545c:	ldr	x3, [x20, #32]
  405460:	mov	x1, x0
  405464:	ldr	x2, [x20, #56]
  405468:	str	x1, [x19]
  40546c:	stp	x3, x2, [x19, #16]
  405470:	mov	x0, x19
  405474:	ldp	x19, x20, [sp, #16]
  405478:	ldp	x29, x30, [sp], #32
  40547c:	ret
  405480:	stp	x29, x30, [sp, #-32]!
  405484:	cmp	w0, #0x3
  405488:	mov	x29, sp
  40548c:	str	x19, [sp, #16]
  405490:	mov	w19, w0
  405494:	b.hi	4054b4 <ferror@plt+0x3774>  // b.pmore
  405498:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40549c:	add	x0, x0, #0x8e0
  4054a0:	add	x0, x0, #0xb0
  4054a4:	ldr	x0, [x0, w19, uxtw #3]
  4054a8:	ldr	x19, [sp, #16]
  4054ac:	ldp	x29, x30, [sp], #32
  4054b0:	ret
  4054b4:	mov	w2, #0x5                   	// #5
  4054b8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4054bc:	mov	x0, #0x0                   	// #0
  4054c0:	add	x1, x1, #0xcb0
  4054c4:	bl	401c70 <dcgettext@plt>
  4054c8:	mov	w1, w19
  4054cc:	bl	446368 <error@@Base>
  4054d0:	ldr	x19, [sp, #16]
  4054d4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	add	x1, x1, #0xbe0
  4054e0:	mov	w2, #0x5                   	// #5
  4054e4:	mov	x0, #0x0                   	// #0
  4054e8:	b	401c70 <dcgettext@plt>
  4054ec:	nop
  4054f0:	stp	x29, x30, [sp, #-32]!
  4054f4:	mov	x29, sp
  4054f8:	str	x19, [sp, #16]
  4054fc:	mov	x19, x1
  405500:	cbz	x0, 405508 <ferror@plt+0x37c8>
  405504:	bl	401bc0 <free@plt>
  405508:	ldr	x0, [x19]
  40550c:	cbz	x0, 40551c <ferror@plt+0x37dc>
  405510:	ldr	x19, [sp, #16]
  405514:	ldp	x29, x30, [sp], #32
  405518:	b	401bc0 <free@plt>
  40551c:	ldr	x19, [sp, #16]
  405520:	ldp	x29, x30, [sp], #32
  405524:	ret
  405528:	cmn	w1, #0xf
  40552c:	b.eq	4055d4 <ferror@plt+0x3894>  // b.none
  405530:	stp	x29, x30, [sp, #-32]!
  405534:	cmn	w1, #0xe
  405538:	mov	x29, sp
  40553c:	stp	x19, x20, [sp, #16]
  405540:	mov	w19, w1
  405544:	b.eq	4055c0 <ferror@plt+0x3880>  // b.none
  405548:	cbz	w1, 4055ac <ferror@plt+0x386c>
  40554c:	ldrh	w2, [x0, #82]
  405550:	cmn	w1, #0x100
  405554:	b.eq	4055e0 <ferror@plt+0x38a0>  // b.none
  405558:	sub	w1, w2, #0xb4
  40555c:	cmp	w2, #0x3e
  405560:	and	w1, w1, #0xffff
  405564:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  405568:	b.hi	405574 <ferror@plt+0x3834>  // b.pmore
  40556c:	cmn	w19, #0xfe
  405570:	b.eq	4056bc <ferror@plt+0x397c>  // b.none
  405574:	cmn	w19, #0xfd
  405578:	b.ne	4055fc <ferror@plt+0x38bc>  // b.any
  40557c:	cmp	w2, #0x8
  405580:	b.eq	4055f0 <ferror@plt+0x38b0>  // b.none
  405584:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  405588:	add	x0, x0, #0x420
  40558c:	add	x20, x0, #0x270
  405590:	and	w2, w19, #0xffff
  405594:	mov	x0, x20
  405598:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40559c:	add	x1, x1, #0xd20
  4055a0:	bl	401980 <sprintf@plt>
  4055a4:	mov	x0, x20
  4055a8:	b	4055b4 <ferror@plt+0x3874>
  4055ac:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4055b0:	add	x0, x0, #0xd08
  4055b4:	ldp	x19, x20, [sp, #16]
  4055b8:	ldp	x29, x30, [sp], #32
  4055bc:	ret
  4055c0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4055c4:	add	x0, x0, #0xd18
  4055c8:	ldp	x19, x20, [sp, #16]
  4055cc:	ldp	x29, x30, [sp], #32
  4055d0:	ret
  4055d4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4055d8:	add	x0, x0, #0xcf0
  4055dc:	ret
  4055e0:	cmp	w2, #0x32
  4055e4:	b.eq	4056c8 <ferror@plt+0x3988>  // b.none
  4055e8:	cmp	w2, #0x8c
  4055ec:	b.ne	405584 <ferror@plt+0x3844>  // b.any
  4055f0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4055f4:	add	x0, x0, #0xd10
  4055f8:	b	4055b4 <ferror@plt+0x3874>
  4055fc:	cmn	w19, #0xfc
  405600:	ccmp	w2, #0x8, #0x0, eq  // eq = none
  405604:	b.eq	405708 <ferror@plt+0x39c8>  // b.none
  405608:	add	w1, w19, #0x100
  40560c:	cmp	w1, #0x1f
  405610:	b.ls	405584 <ferror@plt+0x3844>  // b.plast
  405614:	add	w1, w19, #0xe0
  405618:	cmp	w1, #0x1f
  40561c:	b.ls	405694 <ferror@plt+0x3954>  // b.plast
  405620:	cmn	w19, #0x101
  405624:	b.hi	4056e0 <ferror@plt+0x39a0>  // b.pmore
  405628:	ldr	w0, [x0, #100]
  40562c:	cmp	w19, w0
  405630:	b.cc	40566c <ferror@plt+0x392c>  // b.lo, b.ul, b.last
  405634:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  405638:	add	x20, x20, #0x420
  40563c:	add	x20, x20, #0x270
  405640:	mov	w2, #0x5                   	// #5
  405644:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405648:	mov	x0, #0x0                   	// #0
  40564c:	add	x1, x1, #0xd50
  405650:	bl	401c70 <dcgettext@plt>
  405654:	mov	w2, w19
  405658:	mov	x1, x0
  40565c:	mov	x0, x20
  405660:	bl	401980 <sprintf@plt>
  405664:	mov	x0, x20
  405668:	b	4055b4 <ferror@plt+0x3874>
  40566c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  405670:	add	x0, x0, #0x420
  405674:	add	x20, x0, #0x270
  405678:	mov	w2, w19
  40567c:	mov	x0, x20
  405680:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405684:	add	x1, x1, #0xd68
  405688:	bl	401980 <sprintf@plt>
  40568c:	mov	x0, x20
  405690:	b	4055b4 <ferror@plt+0x3874>
  405694:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  405698:	add	x0, x0, #0x420
  40569c:	add	x20, x0, #0x270
  4056a0:	and	w2, w19, #0xffff
  4056a4:	mov	x0, x20
  4056a8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4056ac:	add	x1, x1, #0xd30
  4056b0:	bl	401980 <sprintf@plt>
  4056b4:	mov	x0, x20
  4056b8:	b	4055b4 <ferror@plt+0x3874>
  4056bc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4056c0:	add	x0, x0, #0xcd8
  4056c4:	b	4055b4 <ferror@plt+0x3874>
  4056c8:	ldrb	w0, [x0, #31]
  4056cc:	cmp	w0, #0x1
  4056d0:	b.ne	405584 <ferror@plt+0x3844>  // b.any
  4056d4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4056d8:	add	x0, x0, #0xcf8
  4056dc:	b	4055b4 <ferror@plt+0x3874>
  4056e0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4056e4:	add	x0, x0, #0x420
  4056e8:	add	x20, x0, #0x270
  4056ec:	and	w2, w19, #0xffff
  4056f0:	mov	x0, x20
  4056f4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4056f8:	add	x1, x1, #0xd40
  4056fc:	bl	401980 <sprintf@plt>
  405700:	mov	x0, x20
  405704:	b	4055b4 <ferror@plt+0x3874>
  405708:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40570c:	add	x0, x0, #0xce8
  405710:	b	4055b4 <ferror@plt+0x3874>
  405714:	nop
  405718:	stp	x29, x30, [sp, #-96]!
  40571c:	cmp	x4, #0x0
  405720:	ccmp	x5, #0x0, #0x4, ne  // ne = any
  405724:	mov	x29, sp
  405728:	stp	x23, x24, [sp, #48]
  40572c:	mul	x23, x4, x5
  405730:	b.eq	4058a8 <ferror@plt+0x3b68>  // b.none
  405734:	stp	x25, x26, [sp, #64]
  405738:	mov	x26, x0
  40573c:	udiv	x0, x23, x4
  405740:	stp	x19, x20, [sp, #16]
  405744:	mov	x19, x5
  405748:	stp	x21, x22, [sp, #32]
  40574c:	mov	x21, x6
  405750:	str	x27, [sp, #80]
  405754:	cmp	x0, x5
  405758:	mov	x27, x4
  40575c:	ccmn	x23, #0x1, #0x4, eq  // eq = none
  405760:	b.eq	4058bc <ferror@plt+0x3b7c>  // b.none
  405764:	adrp	x25, 4a3000 <warn@@Base+0x5c6c0>
  405768:	add	x25, x25, #0x420
  40576c:	mov	x22, x1
  405770:	ldr	x2, [x2]
  405774:	ldr	x1, [x25, #656]
  405778:	cmp	x2, x1
  40577c:	b.cc	4057f4 <ferror@plt+0x3ab4>  // b.lo, b.ul, b.last
  405780:	sub	x2, x2, x1
  405784:	mov	x20, x3
  405788:	cmp	x2, x3
  40578c:	b.cc	4057f4 <ferror@plt+0x3ab4>  // b.lo, b.ul, b.last
  405790:	sub	x2, x2, x3
  405794:	cmp	x23, x2
  405798:	b.hi	4057f4 <ferror@plt+0x3ab4>  // b.pmore
  40579c:	ldr	x0, [x22]
  4057a0:	add	x1, x1, x3
  4057a4:	mov	w2, #0x0                   	// #0
  4057a8:	bl	401b30 <fseek@plt>
  4057ac:	cbnz	w0, 40596c <ferror@plt+0x3c2c>
  4057b0:	mov	x24, x26
  4057b4:	cbz	x26, 405934 <ferror@plt+0x3bf4>
  4057b8:	ldr	x3, [x22]
  4057bc:	mov	x1, x27
  4057c0:	mov	x2, x19
  4057c4:	mov	x0, x24
  4057c8:	bl	401bb0 <fread@plt>
  4057cc:	cmp	x19, x0
  4057d0:	b.ne	405854 <ferror@plt+0x3b14>  // b.any
  4057d4:	mov	x0, x24
  4057d8:	ldp	x19, x20, [sp, #16]
  4057dc:	ldp	x21, x22, [sp, #32]
  4057e0:	ldp	x23, x24, [sp, #48]
  4057e4:	ldp	x25, x26, [sp, #64]
  4057e8:	ldr	x27, [sp, #80]
  4057ec:	ldp	x29, x30, [sp], #96
  4057f0:	ret
  4057f4:	cbz	x21, 405898 <ferror@plt+0x3b58>
  4057f8:	mov	w2, #0x5                   	// #5
  4057fc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405800:	mov	x0, #0x0                   	// #0
  405804:	add	x1, x1, #0xdb0
  405808:	bl	401c70 <dcgettext@plt>
  40580c:	mov	x24, #0x0                   	// #0
  405810:	mov	x1, x23
  405814:	mov	x19, x0
  405818:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40581c:	add	x0, x0, #0xcd0
  405820:	bl	403040 <ferror@plt+0x1300>
  405824:	mov	x2, x21
  405828:	mov	x1, x0
  40582c:	mov	x0, x19
  405830:	bl	446368 <error@@Base>
  405834:	mov	x0, x24
  405838:	ldp	x19, x20, [sp, #16]
  40583c:	ldp	x21, x22, [sp, #32]
  405840:	ldp	x23, x24, [sp, #48]
  405844:	ldp	x25, x26, [sp, #64]
  405848:	ldr	x27, [sp, #80]
  40584c:	ldp	x29, x30, [sp], #96
  405850:	ret
  405854:	cbz	x21, 405890 <ferror@plt+0x3b50>
  405858:	mov	w2, #0x5                   	// #5
  40585c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405860:	mov	x0, #0x0                   	// #0
  405864:	add	x1, x1, #0xe38
  405868:	bl	401c70 <dcgettext@plt>
  40586c:	mov	x19, x0
  405870:	mov	x1, x23
  405874:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  405878:	add	x0, x0, #0xcd0
  40587c:	bl	403040 <ferror@plt+0x1300>
  405880:	mov	x2, x21
  405884:	mov	x1, x0
  405888:	mov	x0, x19
  40588c:	bl	446368 <error@@Base>
  405890:	cmp	x26, x24
  405894:	b.ne	40594c <ferror@plt+0x3c0c>  // b.any
  405898:	ldp	x19, x20, [sp, #16]
  40589c:	ldp	x21, x22, [sp, #32]
  4058a0:	ldp	x25, x26, [sp, #64]
  4058a4:	ldr	x27, [sp, #80]
  4058a8:	mov	x24, #0x0                   	// #0
  4058ac:	mov	x0, x24
  4058b0:	ldp	x23, x24, [sp, #48]
  4058b4:	ldp	x29, x30, [sp], #96
  4058b8:	ret
  4058bc:	cbz	x6, 405898 <ferror@plt+0x3b58>
  4058c0:	mov	w2, #0x5                   	// #5
  4058c4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4058c8:	mov	x0, #0x0                   	// #0
  4058cc:	add	x1, x1, #0xd70
  4058d0:	adrp	x20, 44d000 <warn@@Base+0x66c0>
  4058d4:	bl	401c70 <dcgettext@plt>
  4058d8:	add	x20, x20, #0xcd0
  4058dc:	mov	x22, x0
  4058e0:	mov	x1, x19
  4058e4:	mov	x0, x20
  4058e8:	bl	403040 <ferror@plt+0x1300>
  4058ec:	mov	x19, x0
  4058f0:	mov	x1, x27
  4058f4:	mov	x0, x20
  4058f8:	bl	403040 <ferror@plt+0x1300>
  4058fc:	mov	x24, #0x0                   	// #0
  405900:	mov	x3, x21
  405904:	mov	x2, x0
  405908:	mov	x1, x19
  40590c:	mov	x0, x22
  405910:	bl	446368 <error@@Base>
  405914:	mov	x0, x24
  405918:	ldp	x19, x20, [sp, #16]
  40591c:	ldp	x21, x22, [sp, #32]
  405920:	ldp	x23, x24, [sp, #48]
  405924:	ldp	x25, x26, [sp, #64]
  405928:	ldr	x27, [sp, #80]
  40592c:	ldp	x29, x30, [sp], #96
  405930:	ret
  405934:	add	x0, x23, #0x1
  405938:	bl	401a30 <malloc@plt>
  40593c:	mov	x24, x0
  405940:	cbz	x0, 405998 <ferror@plt+0x3c58>
  405944:	strb	wzr, [x0, x23]
  405948:	b	4057b8 <ferror@plt+0x3a78>
  40594c:	mov	x0, x24
  405950:	mov	x24, #0x0                   	// #0
  405954:	bl	401bc0 <free@plt>
  405958:	ldp	x19, x20, [sp, #16]
  40595c:	ldp	x21, x22, [sp, #32]
  405960:	ldp	x25, x26, [sp, #64]
  405964:	ldr	x27, [sp, #80]
  405968:	b	4058ac <ferror@plt+0x3b6c>
  40596c:	cbz	x21, 405898 <ferror@plt+0x3b58>
  405970:	mov	w2, #0x5                   	// #5
  405974:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405978:	mov	x0, #0x0                   	// #0
  40597c:	add	x1, x1, #0xde8
  405980:	bl	401c70 <dcgettext@plt>
  405984:	mov	x24, #0x0                   	// #0
  405988:	ldr	x1, [x25, #656]
  40598c:	mov	x2, x21
  405990:	add	x1, x20, x1
  405994:	b	405830 <ferror@plt+0x3af0>
  405998:	cbz	x21, 405898 <ferror@plt+0x3b58>
  40599c:	mov	w2, #0x5                   	// #5
  4059a0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4059a4:	add	x1, x1, #0xe08
  4059a8:	bl	401c70 <dcgettext@plt>
  4059ac:	mov	x1, x23
  4059b0:	mov	x19, x0
  4059b4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4059b8:	b	40581c <ferror@plt+0x3adc>
  4059bc:	nop
  4059c0:	stp	x29, x30, [sp, #-112]!
  4059c4:	adrp	x5, 4a3000 <warn@@Base+0x5c6c0>
  4059c8:	mov	x29, sp
  4059cc:	stp	x21, x22, [sp, #32]
  4059d0:	mov	x21, x2
  4059d4:	ldr	w22, [x5, #1056]
  4059d8:	stp	x19, x20, [sp, #16]
  4059dc:	mov	x19, x1
  4059e0:	add	x20, x0, #0x8
  4059e4:	stp	x23, x24, [sp, #48]
  4059e8:	mov	x24, x3
  4059ec:	stp	x25, x26, [sp, #64]
  4059f0:	add	x26, x0, #0x10
  4059f4:	str	x4, [sp, #104]
  4059f8:	cbz	w22, 405ae4 <ferror@plt+0x3da4>
  4059fc:	mov	w2, #0x5                   	// #5
  405a00:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405a04:	mov	x0, #0x0                   	// #0
  405a08:	add	x1, x1, #0xe60
  405a0c:	stp	x27, x28, [sp, #80]
  405a10:	bl	401c70 <dcgettext@plt>
  405a14:	mov	x5, x21
  405a18:	mov	x6, x0
  405a1c:	mov	x3, x19
  405a20:	mov	x2, x26
  405a24:	mov	x1, x20
  405a28:	mov	x4, #0x1                   	// #1
  405a2c:	mov	x0, #0x0                   	// #0
  405a30:	bl	405718 <ferror@plt+0x39d8>
  405a34:	mov	x27, x0
  405a38:	cbz	x0, 405bfc <ferror@plt+0x3ebc>
  405a3c:	lsr	x21, x21, #3
  405a40:	mov	x1, #0x18                  	// #24
  405a44:	mov	x0, x21
  405a48:	bl	43e188 <ferror@plt+0x3c448>
  405a4c:	mov	x20, x0
  405a50:	cbz	x0, 405c20 <ferror@plt+0x3ee0>
  405a54:	cbz	x21, 405aac <ferror@plt+0x3d6c>
  405a58:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  405a5c:	add	x22, x22, #0x2a0
  405a60:	mov	w25, #0x0                   	// #0
  405a64:	mov	x1, #0x0                   	// #0
  405a68:	ldr	x2, [x22]
  405a6c:	add	x28, x27, x1, lsl #3
  405a70:	add	x19, x1, x1, lsl #1
  405a74:	mov	x0, x28
  405a78:	mov	w1, #0x4                   	// #4
  405a7c:	add	w25, w25, #0x1
  405a80:	blr	x2
  405a84:	add	x26, x20, x19, lsl #3
  405a88:	ldr	x2, [x22]
  405a8c:	str	x0, [x20, x19, lsl #3]
  405a90:	mov	w1, #0x4                   	// #4
  405a94:	add	x0, x28, #0x4
  405a98:	blr	x2
  405a9c:	stp	x0, xzr, [x26, #8]
  405aa0:	cmp	x21, w25, uxtw
  405aa4:	mov	w1, w25
  405aa8:	b.hi	405a68 <ferror@plt+0x3d28>  // b.pmore
  405aac:	mov	x0, x27
  405ab0:	bl	401bc0 <free@plt>
  405ab4:	ldp	x27, x28, [sp, #80]
  405ab8:	str	x20, [x24]
  405abc:	ldr	x0, [sp, #104]
  405ac0:	mov	w22, #0x1                   	// #1
  405ac4:	str	x21, [x0]
  405ac8:	mov	w0, w22
  405acc:	ldp	x19, x20, [sp, #16]
  405ad0:	ldp	x21, x22, [sp, #32]
  405ad4:	ldp	x23, x24, [sp, #48]
  405ad8:	ldp	x25, x26, [sp, #64]
  405adc:	ldp	x29, x30, [sp], #112
  405ae0:	ret
  405ae4:	mov	w2, #0x5                   	// #5
  405ae8:	mov	x25, x0
  405aec:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405af0:	mov	x0, #0x0                   	// #0
  405af4:	add	x1, x1, #0xe98
  405af8:	bl	401c70 <dcgettext@plt>
  405afc:	mov	x2, x26
  405b00:	mov	x6, x0
  405b04:	mov	x5, x21
  405b08:	mov	x3, x19
  405b0c:	mov	x1, x20
  405b10:	mov	x4, #0x1                   	// #1
  405b14:	mov	x0, #0x0                   	// #0
  405b18:	bl	405718 <ferror@plt+0x39d8>
  405b1c:	mov	x26, x0
  405b20:	cbz	x0, 405c00 <ferror@plt+0x3ec0>
  405b24:	lsr	x21, x21, #4
  405b28:	mov	x1, #0x18                  	// #24
  405b2c:	mov	x0, x21
  405b30:	bl	43e188 <ferror@plt+0x3c448>
  405b34:	mov	x20, x0
  405b38:	cbz	x0, 405c4c <ferror@plt+0x3f0c>
  405b3c:	cbz	x21, 405bf0 <ferror@plt+0x3eb0>
  405b40:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  405b44:	mov	x1, #0x0                   	// #0
  405b48:	add	x22, x22, #0x2a0
  405b4c:	stp	x27, x28, [sp, #80]
  405b50:	mov	w27, #0x0                   	// #0
  405b54:	b	405b60 <ferror@plt+0x3e20>
  405b58:	cmp	x21, w27, uxtw
  405b5c:	b.ls	405bec <ferror@plt+0x3eac>  // b.plast
  405b60:	ldr	x3, [x22]
  405b64:	add	x23, x26, x1, lsl #4
  405b68:	add	x19, x1, x1, lsl #1
  405b6c:	mov	x0, x23
  405b70:	mov	w1, #0x8                   	// #8
  405b74:	add	w27, w27, #0x1
  405b78:	blr	x3
  405b7c:	add	x28, x20, x19, lsl #3
  405b80:	ldr	x3, [x22]
  405b84:	str	x0, [x20, x19, lsl #3]
  405b88:	mov	w1, #0x8                   	// #8
  405b8c:	add	x0, x23, #0x8
  405b90:	blr	x3
  405b94:	ldrh	w2, [x25, #82]
  405b98:	mov	w1, w27
  405b9c:	stp	x0, xzr, [x28, #8]
  405ba0:	cmp	w2, #0x8
  405ba4:	b.ne	405b58 <ferror@plt+0x3e18>  // b.any
  405ba8:	lsr	x2, x0, #40
  405bac:	lsr	x4, x0, #24
  405bb0:	lsr	x3, x0, #56
  405bb4:	and	x2, x2, #0xff00
  405bb8:	and	x4, x4, #0xff0000
  405bbc:	orr	x3, x3, x0, lsl #32
  405bc0:	orr	x2, x2, x4
  405bc4:	lsr	x0, x0, #8
  405bc8:	orr	x2, x2, x3
  405bcc:	ldrb	w3, [x25, #29]
  405bd0:	and	x0, x0, #0xff000000
  405bd4:	orr	x0, x2, x0
  405bd8:	cmp	w3, #0x2
  405bdc:	b.eq	405b58 <ferror@plt+0x3e18>  // b.none
  405be0:	str	x0, [x28, #8]
  405be4:	cmp	x21, w27, uxtw
  405be8:	b.hi	405b60 <ferror@plt+0x3e20>  // b.pmore
  405bec:	ldp	x27, x28, [sp, #80]
  405bf0:	mov	x0, x26
  405bf4:	bl	401bc0 <free@plt>
  405bf8:	b	405ab8 <ferror@plt+0x3d78>
  405bfc:	ldp	x27, x28, [sp, #80]
  405c00:	mov	w22, #0x0                   	// #0
  405c04:	mov	w0, w22
  405c08:	ldp	x19, x20, [sp, #16]
  405c0c:	ldp	x21, x22, [sp, #32]
  405c10:	ldp	x23, x24, [sp, #48]
  405c14:	ldp	x25, x26, [sp, #64]
  405c18:	ldp	x29, x30, [sp], #112
  405c1c:	ret
  405c20:	mov	x0, x27
  405c24:	bl	401bc0 <free@plt>
  405c28:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405c2c:	add	x1, x1, #0xe78
  405c30:	mov	w2, #0x5                   	// #5
  405c34:	mov	x0, #0x0                   	// #0
  405c38:	mov	w22, #0x0                   	// #0
  405c3c:	bl	401c70 <dcgettext@plt>
  405c40:	bl	446368 <error@@Base>
  405c44:	ldp	x27, x28, [sp, #80]
  405c48:	b	405ac8 <ferror@plt+0x3d88>
  405c4c:	mov	x0, x26
  405c50:	bl	401bc0 <free@plt>
  405c54:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405c58:	add	x1, x1, #0xe78
  405c5c:	mov	w2, #0x5                   	// #5
  405c60:	mov	x0, #0x0                   	// #0
  405c64:	bl	401c70 <dcgettext@plt>
  405c68:	bl	446368 <error@@Base>
  405c6c:	b	405ac8 <ferror@plt+0x3d88>
  405c70:	stp	x29, x30, [sp, #-128]!
  405c74:	mov	x29, sp
  405c78:	stp	x19, x20, [sp, #16]
  405c7c:	ldr	x20, [x1, #32]
  405c80:	stp	x23, x24, [sp, #48]
  405c84:	str	x2, [sp, #112]
  405c88:	cbz	x20, 405f44 <ferror@plt+0x4204>
  405c8c:	ldr	x19, [x1, #56]
  405c90:	stp	x21, x22, [sp, #32]
  405c94:	mov	x22, x0
  405c98:	stp	x27, x28, [sp, #80]
  405c9c:	cmp	x19, #0x0
  405ca0:	mov	x28, x1
  405ca4:	ccmp	x20, x19, #0x0, ne  // ne = any
  405ca8:	b.cc	405ed4 <ferror@plt+0x4194>  // b.lo, b.ul, b.last
  405cac:	ldr	x0, [x0, #16]
  405cb0:	cmp	x20, x0
  405cb4:	b.hi	405fac <ferror@plt+0x426c>  // b.pmore
  405cb8:	udiv	x19, x20, x19
  405cbc:	add	x0, x20, #0x1
  405cc0:	cmp	x0, x19, lsl #4
  405cc4:	b.cc	405f60 <ferror@plt+0x4220>  // b.lo, b.ul, b.last
  405cc8:	ldr	x21, [x28, #24]
  405ccc:	mov	w2, #0x5                   	// #5
  405cd0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405cd4:	mov	x0, #0x0                   	// #0
  405cd8:	add	x1, x1, #0xf58
  405cdc:	stp	x25, x26, [sp, #64]
  405ce0:	bl	401c70 <dcgettext@plt>
  405ce4:	add	x25, x22, #0x8
  405ce8:	add	x26, x22, #0x10
  405cec:	mov	x6, x0
  405cf0:	mov	x3, x21
  405cf4:	mov	x5, x20
  405cf8:	mov	x1, x25
  405cfc:	mov	x2, x26
  405d00:	mov	x4, #0x1                   	// #1
  405d04:	mov	x0, #0x0                   	// #0
  405d08:	bl	405718 <ferror@plt+0x39d8>
  405d0c:	mov	x24, x0
  405d10:	cbz	x0, 405ff0 <ferror@plt+0x42b0>
  405d14:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  405d18:	ldr	x27, [x0, #1720]
  405d1c:	cbz	x27, 40607c <ferror@plt+0x433c>
  405d20:	adrp	x21, 44d000 <warn@@Base+0x66c0>
  405d24:	mov	x20, #0xcccccccccccccccc    	// #-3689348814741910324
  405d28:	add	x21, x21, #0xf60
  405d2c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  405d30:	mov	x23, #0x0                   	// #0
  405d34:	add	x0, x0, #0xfb0
  405d38:	movk	x20, #0xcccd
  405d3c:	str	x0, [sp, #120]
  405d40:	ldr	x2, [x22, #112]
  405d44:	ldr	x3, [x27]
  405d48:	sub	x2, x28, x2
  405d4c:	asr	x2, x2, #4
  405d50:	ldr	w0, [x3, #40]
  405d54:	mul	x2, x2, x20
  405d58:	cmp	x0, x2
  405d5c:	b.ne	405dd4 <ferror@plt+0x4094>  // b.any
  405d60:	mov	x1, x21
  405d64:	mov	w2, #0x5                   	// #5
  405d68:	mov	x0, #0x0                   	// #0
  405d6c:	cbz	x23, 405d84 <ferror@plt+0x4044>
  405d70:	bl	401c70 <dcgettext@plt>
  405d74:	bl	446368 <error@@Base>
  405d78:	mov	x0, x23
  405d7c:	bl	401bc0 <free@plt>
  405d80:	ldr	x3, [x27]
  405d84:	mov	w2, #0x5                   	// #5
  405d88:	ldp	x23, x5, [x3, #24]
  405d8c:	mov	x0, #0x0                   	// #0
  405d90:	ldr	x1, [sp, #120]
  405d94:	str	x5, [sp, #104]
  405d98:	bl	401c70 <dcgettext@plt>
  405d9c:	mov	x6, x0
  405da0:	ldr	x5, [sp, #104]
  405da4:	mov	x3, x23
  405da8:	mov	x2, x26
  405dac:	mov	x1, x25
  405db0:	mov	x4, #0x1                   	// #1
  405db4:	mov	x0, #0x0                   	// #0
  405db8:	bl	405718 <ferror@plt+0x39d8>
  405dbc:	mov	x23, x0
  405dc0:	cbz	x0, 406084 <ferror@plt+0x4344>
  405dc4:	ldr	x0, [x27]
  405dc8:	ldr	x0, [x0, #32]
  405dcc:	cmp	x19, x0, lsr #2
  405dd0:	b.hi	405ffc <ferror@plt+0x42bc>  // b.pmore
  405dd4:	ldr	x27, [x27, #8]
  405dd8:	cbnz	x27, 405d40 <ferror@plt+0x4000>
  405ddc:	mov	x0, x19
  405de0:	mov	x1, #0x20                  	// #32
  405de4:	bl	43e188 <ferror@plt+0x3c448>
  405de8:	str	x0, [sp, #104]
  405dec:	cbz	x0, 40605c <ferror@plt+0x431c>
  405df0:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  405df4:	mov	w25, #0x0                   	// #0
  405df8:	add	x22, x22, #0x2a0
  405dfc:	mov	x26, #0x0                   	// #0
  405e00:	mov	w27, #0xffff                	// #65535
  405e04:	mov	w28, #0xfeff                	// #65279
  405e08:	ldr	x20, [sp, #104]
  405e0c:	b	405e54 <ferror@plt+0x4114>
  405e10:	cmp	w0, w28
  405e14:	ldr	x3, [x22]
  405e18:	b.hi	405f38 <ferror@plt+0x41f8>  // b.pmore
  405e1c:	mov	w1, #0x1                   	// #1
  405e20:	add	x0, x21, #0xc
  405e24:	add	w26, w25, w1
  405e28:	blr	x3
  405e2c:	strb	w0, [x20, #24]
  405e30:	mov	w1, #0x1                   	// #1
  405e34:	add	x0, x21, #0xd
  405e38:	mov	x25, x26
  405e3c:	ldr	x2, [x22]
  405e40:	add	x20, x20, #0x20
  405e44:	blr	x2
  405e48:	sturb	w0, [x20, #-7]
  405e4c:	cmp	x19, w26, uxtw
  405e50:	b.ls	40609c <ferror@plt+0x435c>  // b.plast
  405e54:	ldr	x2, [x22]
  405e58:	add	x21, x24, x26, lsl #4
  405e5c:	mov	w1, #0x4                   	// #4
  405e60:	mov	x0, x21
  405e64:	blr	x2
  405e68:	ldr	x2, [x22]
  405e6c:	str	x0, [x20, #16]
  405e70:	mov	w1, #0x4                   	// #4
  405e74:	add	x0, x21, #0x4
  405e78:	blr	x2
  405e7c:	ldr	x2, [x22]
  405e80:	str	x0, [x20]
  405e84:	mov	w1, #0x4                   	// #4
  405e88:	add	x0, x21, #0x8
  405e8c:	blr	x2
  405e90:	ldr	x2, [x22]
  405e94:	str	x0, [x20, #8]
  405e98:	mov	w1, #0x2                   	// #2
  405e9c:	add	x0, x21, #0xe
  405ea0:	blr	x2
  405ea4:	str	w0, [x20, #28]
  405ea8:	mov	x2, x0
  405eac:	cmp	w0, w27
  405eb0:	b.ne	405e10 <ferror@plt+0x40d0>  // b.any
  405eb4:	add	x0, x23, x26, lsl #2
  405eb8:	mov	w1, #0x4                   	// #4
  405ebc:	ldr	x3, [x22]
  405ec0:	cbz	x23, 405f38 <ferror@plt+0x41f8>
  405ec4:	blr	x3
  405ec8:	ldr	x3, [x22]
  405ecc:	str	w0, [x20, #28]
  405ed0:	b	405e1c <ferror@plt+0x40dc>
  405ed4:	mov	w2, #0x5                   	// #5
  405ed8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405edc:	mov	x0, #0x0                   	// #0
  405ee0:	add	x1, x1, #0xeb0
  405ee4:	bl	401c70 <dcgettext@plt>
  405ee8:	mov	x19, x0
  405eec:	mov	x2, x28
  405ef0:	add	x1, x22, #0x88
  405ef4:	add	x0, x22, #0x80
  405ef8:	bl	4050f8 <ferror@plt+0x33b8>
  405efc:	ldr	x2, [x28, #56]
  405f00:	mov	x1, x0
  405f04:	mov	x24, #0x0                   	// #0
  405f08:	mov	x0, x19
  405f0c:	mov	x19, #0x0                   	// #0
  405f10:	bl	446368 <error@@Base>
  405f14:	ldr	x0, [sp, #112]
  405f18:	ldp	x21, x22, [sp, #32]
  405f1c:	ldp	x27, x28, [sp, #80]
  405f20:	str	x19, [x0]
  405f24:	mov	x0, x24
  405f28:	ldp	x19, x20, [sp, #16]
  405f2c:	ldp	x23, x24, [sp, #48]
  405f30:	ldp	x29, x30, [sp], #128
  405f34:	ret
  405f38:	sub	w2, w2, #0x10, lsl #12
  405f3c:	str	w2, [x20, #28]
  405f40:	b	405e1c <ferror@plt+0x40dc>
  405f44:	str	xzr, [x2]
  405f48:	mov	x24, #0x0                   	// #0
  405f4c:	mov	x0, x24
  405f50:	ldp	x19, x20, [sp, #16]
  405f54:	ldp	x23, x24, [sp, #48]
  405f58:	ldp	x29, x30, [sp], #128
  405f5c:	ret
  405f60:	mov	w2, #0x5                   	// #5
  405f64:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405f68:	mov	x0, #0x0                   	// #0
  405f6c:	add	x1, x1, #0xf10
  405f70:	bl	401c70 <dcgettext@plt>
  405f74:	mov	x19, x0
  405f78:	mov	x2, x28
  405f7c:	add	x1, x22, #0x88
  405f80:	add	x0, x22, #0x80
  405f84:	mov	x24, #0x0                   	// #0
  405f88:	ldr	x20, [x28, #32]
  405f8c:	bl	4050f8 <ferror@plt+0x33b8>
  405f90:	ldr	x3, [x28, #56]
  405f94:	mov	x2, x0
  405f98:	mov	x1, x20
  405f9c:	mov	x0, x19
  405fa0:	mov	x19, #0x0                   	// #0
  405fa4:	bl	446368 <error@@Base>
  405fa8:	b	405f14 <ferror@plt+0x41d4>
  405fac:	mov	w2, #0x5                   	// #5
  405fb0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  405fb4:	mov	x0, #0x0                   	// #0
  405fb8:	add	x1, x1, #0xee0
  405fbc:	bl	401c70 <dcgettext@plt>
  405fc0:	mov	x19, x0
  405fc4:	mov	x2, x28
  405fc8:	add	x1, x22, #0x88
  405fcc:	add	x0, x22, #0x80
  405fd0:	bl	4050f8 <ferror@plt+0x33b8>
  405fd4:	ldr	x2, [x28, #32]
  405fd8:	mov	x1, x0
  405fdc:	mov	x24, #0x0                   	// #0
  405fe0:	mov	x0, x19
  405fe4:	mov	x19, #0x0                   	// #0
  405fe8:	bl	446368 <error@@Base>
  405fec:	b	405f14 <ferror@plt+0x41d4>
  405ff0:	mov	x19, #0x0                   	// #0
  405ff4:	ldp	x25, x26, [sp, #64]
  405ff8:	b	405f14 <ferror@plt+0x41d4>
  405ffc:	mov	w2, #0x5                   	// #5
  406000:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406004:	mov	x0, #0x0                   	// #0
  406008:	add	x1, x1, #0xfd0
  40600c:	bl	401c70 <dcgettext@plt>
  406010:	mov	x20, x0
  406014:	ldr	x2, [x27]
  406018:	add	x1, x22, #0x88
  40601c:	add	x0, x22, #0x80
  406020:	mov	x19, #0x0                   	// #0
  406024:	bl	4050f8 <ferror@plt+0x33b8>
  406028:	mov	x1, x0
  40602c:	ldr	x2, [x27]
  406030:	mov	x0, x20
  406034:	ldr	x3, [x28, #32]
  406038:	ldr	x2, [x2, #32]
  40603c:	bl	446368 <error@@Base>
  406040:	mov	x0, x23
  406044:	bl	401bc0 <free@plt>
  406048:	mov	x0, x24
  40604c:	mov	x24, #0x0                   	// #0
  406050:	bl	401bc0 <free@plt>
  406054:	ldp	x25, x26, [sp, #64]
  406058:	b	405f14 <ferror@plt+0x41d4>
  40605c:	mov	w2, #0x5                   	// #5
  406060:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406064:	add	x1, x1, #0x10
  406068:	bl	401c70 <dcgettext@plt>
  40606c:	mov	x1, x19
  406070:	mov	x19, #0x0                   	// #0
  406074:	bl	446368 <error@@Base>
  406078:	b	406040 <ferror@plt+0x4300>
  40607c:	mov	x23, #0x0                   	// #0
  406080:	b	405ddc <ferror@plt+0x409c>
  406084:	mov	x0, x24
  406088:	mov	x19, #0x0                   	// #0
  40608c:	bl	401bc0 <free@plt>
  406090:	mov	x24, #0x0                   	// #0
  406094:	ldp	x25, x26, [sp, #64]
  406098:	b	405f14 <ferror@plt+0x41d4>
  40609c:	mov	x0, x23
  4060a0:	bl	401bc0 <free@plt>
  4060a4:	mov	x0, x24
  4060a8:	ldr	x24, [sp, #104]
  4060ac:	bl	401bc0 <free@plt>
  4060b0:	ldp	x25, x26, [sp, #64]
  4060b4:	b	405f14 <ferror@plt+0x41d4>
  4060b8:	stp	x29, x30, [sp, #-128]!
  4060bc:	mov	x29, sp
  4060c0:	stp	x21, x22, [sp, #32]
  4060c4:	ldr	x21, [x1, #32]
  4060c8:	str	x2, [sp, #112]
  4060cc:	cbz	x21, 406398 <ferror@plt+0x4658>
  4060d0:	stp	x19, x20, [sp, #16]
  4060d4:	ldr	x19, [x1, #56]
  4060d8:	stp	x23, x24, [sp, #48]
  4060dc:	mov	x23, x0
  4060e0:	stp	x27, x28, [sp, #80]
  4060e4:	cmp	x19, #0x0
  4060e8:	mov	x28, x1
  4060ec:	ccmp	x21, x19, #0x0, ne  // ne = any
  4060f0:	b.cc	406328 <ferror@plt+0x45e8>  // b.lo, b.ul, b.last
  4060f4:	ldr	x0, [x0, #16]
  4060f8:	cmp	x21, x0
  4060fc:	b.hi	4063f8 <ferror@plt+0x46b8>  // b.pmore
  406100:	udiv	x19, x21, x19
  406104:	add	x0, x21, #0x1
  406108:	add	x1, x19, x19, lsl #1
  40610c:	cmp	x0, x1, lsl #3
  406110:	b.cc	4063ac <ferror@plt+0x466c>  // b.lo, b.ul, b.last
  406114:	ldr	x22, [x28, #24]
  406118:	mov	w2, #0x5                   	// #5
  40611c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406120:	mov	x0, #0x0                   	// #0
  406124:	add	x1, x1, #0xf58
  406128:	stp	x25, x26, [sp, #64]
  40612c:	bl	401c70 <dcgettext@plt>
  406130:	add	x25, x23, #0x8
  406134:	add	x26, x23, #0x10
  406138:	mov	x6, x0
  40613c:	mov	x5, x21
  406140:	mov	x3, x22
  406144:	mov	x1, x25
  406148:	mov	x2, x26
  40614c:	mov	x4, #0x1                   	// #1
  406150:	mov	x0, #0x0                   	// #0
  406154:	bl	405718 <ferror@plt+0x39d8>
  406158:	mov	x21, x0
  40615c:	cbz	x0, 40643c <ferror@plt+0x46fc>
  406160:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  406164:	ldr	x27, [x0, #1720]
  406168:	cbz	x27, 4064c8 <ferror@plt+0x4788>
  40616c:	adrp	x24, 44d000 <warn@@Base+0x66c0>
  406170:	mov	x22, #0xcccccccccccccccc    	// #-3689348814741910324
  406174:	add	x24, x24, #0xfb0
  406178:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40617c:	mov	x20, #0x0                   	// #0
  406180:	add	x0, x0, #0xf60
  406184:	movk	x22, #0xcccd
  406188:	str	x0, [sp, #120]
  40618c:	nop
  406190:	ldr	x3, [x23, #112]
  406194:	ldr	x4, [x27]
  406198:	sub	x3, x28, x3
  40619c:	asr	x3, x3, #4
  4061a0:	ldr	w0, [x4, #40]
  4061a4:	mul	x3, x3, x22
  4061a8:	cmp	x0, x3
  4061ac:	b.ne	406224 <ferror@plt+0x44e4>  // b.any
  4061b0:	mov	w2, #0x5                   	// #5
  4061b4:	mov	x0, #0x0                   	// #0
  4061b8:	ldr	x1, [sp, #120]
  4061bc:	cbz	x20, 4061d4 <ferror@plt+0x4494>
  4061c0:	bl	401c70 <dcgettext@plt>
  4061c4:	bl	446368 <error@@Base>
  4061c8:	mov	x0, x20
  4061cc:	bl	401bc0 <free@plt>
  4061d0:	ldr	x4, [x27]
  4061d4:	mov	x1, x24
  4061d8:	ldp	x20, x5, [x4, #24]
  4061dc:	mov	w2, #0x5                   	// #5
  4061e0:	mov	x0, #0x0                   	// #0
  4061e4:	str	x5, [sp, #104]
  4061e8:	bl	401c70 <dcgettext@plt>
  4061ec:	mov	x6, x0
  4061f0:	ldr	x5, [sp, #104]
  4061f4:	mov	x3, x20
  4061f8:	mov	x2, x26
  4061fc:	mov	x1, x25
  406200:	mov	x4, #0x1                   	// #1
  406204:	mov	x0, #0x0                   	// #0
  406208:	bl	405718 <ferror@plt+0x39d8>
  40620c:	mov	x20, x0
  406210:	cbz	x0, 4064d0 <ferror@plt+0x4790>
  406214:	ldr	x0, [x27]
  406218:	ldr	x0, [x0, #32]
  40621c:	cmp	x19, x0, lsr #2
  406220:	b.hi	406448 <ferror@plt+0x4708>  // b.pmore
  406224:	ldr	x27, [x27, #8]
  406228:	cbnz	x27, 406190 <ferror@plt+0x4450>
  40622c:	mov	x0, x19
  406230:	mov	x1, #0x20                  	// #32
  406234:	bl	43e188 <ferror@plt+0x3c448>
  406238:	mov	x28, x0
  40623c:	cbz	x0, 4064a8 <ferror@plt+0x4768>
  406240:	adrp	x24, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  406244:	mov	x23, x0
  406248:	add	x24, x24, #0x2a0
  40624c:	mov	w25, #0x0                   	// #0
  406250:	mov	x26, #0x0                   	// #0
  406254:	mov	w27, #0xffff                	// #65535
  406258:	b	4062a0 <ferror@plt+0x4560>
  40625c:	cmp	w2, w0
  406260:	ldr	x3, [x24]
  406264:	b.hi	40638c <ferror@plt+0x464c>  // b.pmore
  406268:	mov	w1, #0x8                   	// #8
  40626c:	add	x0, x22, #0x8
  406270:	blr	x3
  406274:	add	w26, w25, #0x1
  406278:	ldr	x2, [x24]
  40627c:	str	x0, [x23]
  406280:	mov	w1, #0x8                   	// #8
  406284:	add	x0, x22, #0x10
  406288:	mov	x25, x26
  40628c:	add	x23, x23, #0x20
  406290:	blr	x2
  406294:	stur	x0, [x23, #-24]
  406298:	cmp	x19, w26, uxtw
  40629c:	b.ls	4064e8 <ferror@plt+0x47a8>  // b.plast
  4062a0:	ldr	x2, [x24]
  4062a4:	add	x22, x26, x26, lsl #1
  4062a8:	mov	w1, #0x4                   	// #4
  4062ac:	add	x22, x21, x22, lsl #3
  4062b0:	mov	x0, x22
  4062b4:	blr	x2
  4062b8:	ldr	x2, [x24]
  4062bc:	str	x0, [x23, #16]
  4062c0:	mov	w1, #0x1                   	// #1
  4062c4:	add	x0, x22, #0x4
  4062c8:	blr	x2
  4062cc:	strb	w0, [x23, #24]
  4062d0:	mov	w1, #0x1                   	// #1
  4062d4:	add	x0, x22, #0x5
  4062d8:	ldr	x2, [x24]
  4062dc:	blr	x2
  4062e0:	strb	w0, [x23, #25]
  4062e4:	mov	w1, #0x2                   	// #2
  4062e8:	add	x0, x22, #0x6
  4062ec:	ldr	x2, [x24]
  4062f0:	blr	x2
  4062f4:	mov	x2, x0
  4062f8:	str	w2, [x23, #28]
  4062fc:	cmp	w0, w27
  406300:	mov	w0, #0xfeff                	// #65279
  406304:	b.ne	40625c <ferror@plt+0x451c>  // b.any
  406308:	add	x0, x20, x26, lsl #2
  40630c:	mov	w1, #0x4                   	// #4
  406310:	ldr	x3, [x24]
  406314:	cbz	x20, 40638c <ferror@plt+0x464c>
  406318:	blr	x3
  40631c:	ldr	x3, [x24]
  406320:	str	w0, [x23, #28]
  406324:	b	406268 <ferror@plt+0x4528>
  406328:	mov	w2, #0x5                   	// #5
  40632c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406330:	mov	x0, #0x0                   	// #0
  406334:	add	x1, x1, #0xeb0
  406338:	bl	401c70 <dcgettext@plt>
  40633c:	mov	x19, x0
  406340:	mov	x2, x28
  406344:	add	x1, x23, #0x88
  406348:	add	x0, x23, #0x80
  40634c:	bl	4050f8 <ferror@plt+0x33b8>
  406350:	ldr	x2, [x28, #56]
  406354:	mov	x1, x0
  406358:	mov	x21, #0x0                   	// #0
  40635c:	mov	x0, x19
  406360:	mov	x19, #0x0                   	// #0
  406364:	bl	446368 <error@@Base>
  406368:	ldr	x0, [sp, #112]
  40636c:	ldp	x23, x24, [sp, #48]
  406370:	ldp	x27, x28, [sp, #80]
  406374:	str	x19, [x0]
  406378:	mov	x0, x21
  40637c:	ldp	x19, x20, [sp, #16]
  406380:	ldp	x21, x22, [sp, #32]
  406384:	ldp	x29, x30, [sp], #128
  406388:	ret
  40638c:	sub	w2, w2, #0x10, lsl #12
  406390:	str	w2, [x23, #28]
  406394:	b	406268 <ferror@plt+0x4528>
  406398:	str	xzr, [x2]
  40639c:	mov	x0, x21
  4063a0:	ldp	x21, x22, [sp, #32]
  4063a4:	ldp	x29, x30, [sp], #128
  4063a8:	ret
  4063ac:	mov	w2, #0x5                   	// #5
  4063b0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4063b4:	mov	x0, #0x0                   	// #0
  4063b8:	add	x1, x1, #0xf10
  4063bc:	bl	401c70 <dcgettext@plt>
  4063c0:	mov	x19, x0
  4063c4:	mov	x2, x28
  4063c8:	add	x1, x23, #0x88
  4063cc:	add	x0, x23, #0x80
  4063d0:	mov	x21, #0x0                   	// #0
  4063d4:	ldr	x22, [x28, #32]
  4063d8:	bl	4050f8 <ferror@plt+0x33b8>
  4063dc:	ldr	x3, [x28, #56]
  4063e0:	mov	x2, x0
  4063e4:	mov	x1, x22
  4063e8:	mov	x0, x19
  4063ec:	mov	x19, #0x0                   	// #0
  4063f0:	bl	446368 <error@@Base>
  4063f4:	b	406368 <ferror@plt+0x4628>
  4063f8:	mov	w2, #0x5                   	// #5
  4063fc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406400:	mov	x0, #0x0                   	// #0
  406404:	add	x1, x1, #0xee0
  406408:	bl	401c70 <dcgettext@plt>
  40640c:	mov	x19, x0
  406410:	mov	x2, x28
  406414:	add	x1, x23, #0x88
  406418:	add	x0, x23, #0x80
  40641c:	bl	4050f8 <ferror@plt+0x33b8>
  406420:	ldr	x2, [x28, #32]
  406424:	mov	x1, x0
  406428:	mov	x21, #0x0                   	// #0
  40642c:	mov	x0, x19
  406430:	mov	x19, #0x0                   	// #0
  406434:	bl	446368 <error@@Base>
  406438:	b	406368 <ferror@plt+0x4628>
  40643c:	mov	x19, #0x0                   	// #0
  406440:	ldp	x25, x26, [sp, #64]
  406444:	b	406368 <ferror@plt+0x4628>
  406448:	mov	w2, #0x5                   	// #5
  40644c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406450:	mov	x0, #0x0                   	// #0
  406454:	add	x1, x1, #0xfd0
  406458:	bl	401c70 <dcgettext@plt>
  40645c:	mov	x22, x0
  406460:	ldr	x2, [x27]
  406464:	add	x1, x23, #0x88
  406468:	add	x0, x23, #0x80
  40646c:	mov	x19, #0x0                   	// #0
  406470:	bl	4050f8 <ferror@plt+0x33b8>
  406474:	mov	x1, x0
  406478:	ldr	x2, [x27]
  40647c:	mov	x0, x22
  406480:	ldr	x3, [x28, #32]
  406484:	ldr	x2, [x2, #32]
  406488:	bl	446368 <error@@Base>
  40648c:	mov	x0, x20
  406490:	bl	401bc0 <free@plt>
  406494:	mov	x0, x21
  406498:	mov	x21, #0x0                   	// #0
  40649c:	bl	401bc0 <free@plt>
  4064a0:	ldp	x25, x26, [sp, #64]
  4064a4:	b	406368 <ferror@plt+0x4628>
  4064a8:	mov	w2, #0x5                   	// #5
  4064ac:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4064b0:	add	x1, x1, #0x10
  4064b4:	bl	401c70 <dcgettext@plt>
  4064b8:	mov	x1, x19
  4064bc:	mov	x19, #0x0                   	// #0
  4064c0:	bl	446368 <error@@Base>
  4064c4:	b	40648c <ferror@plt+0x474c>
  4064c8:	mov	x20, #0x0                   	// #0
  4064cc:	b	40622c <ferror@plt+0x44ec>
  4064d0:	mov	x0, x21
  4064d4:	mov	x19, #0x0                   	// #0
  4064d8:	bl	401bc0 <free@plt>
  4064dc:	mov	x21, #0x0                   	// #0
  4064e0:	ldp	x25, x26, [sp, #64]
  4064e4:	b	406368 <ferror@plt+0x4628>
  4064e8:	mov	x0, x20
  4064ec:	bl	401bc0 <free@plt>
  4064f0:	mov	x0, x21
  4064f4:	mov	x21, x28
  4064f8:	bl	401bc0 <free@plt>
  4064fc:	ldp	x25, x26, [sp, #64]
  406500:	b	406368 <ferror@plt+0x4628>
  406504:	nop
  406508:	stp	x29, x30, [sp, #-112]!
  40650c:	mov	x29, sp
  406510:	stp	x21, x22, [sp, #32]
  406514:	mov	x21, x0
  406518:	mov	x22, x3
  40651c:	ldr	x0, [x0, #112]
  406520:	stp	x19, x20, [sp, #16]
  406524:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  406528:	stp	x23, x24, [sp, #48]
  40652c:	add	x20, x20, #0x420
  406530:	mov	x24, x1
  406534:	mov	w23, w2
  406538:	cbz	x0, 40663c <ferror@plt+0x48fc>
  40653c:	ldr	x1, [x20, #672]
  406540:	cmp	x1, #0x0
  406544:	ccmp	x1, x21, #0x0, ne  // ne = any
  406548:	b.eq	40663c <ferror@plt+0x48fc>  // b.none
  40654c:	ldr	w1, [x21, #100]
  406550:	stp	x27, x28, [sp, #80]
  406554:	mov	w27, #0x50                  	// #80
  406558:	umaddl	x2, w1, w27, x0
  40655c:	cmp	x0, x2
  406560:	b.cs	406634 <ferror@plt+0x48f4>  // b.hs, b.nlast
  406564:	mov	x19, x0
  406568:	stp	x25, x26, [sp, #64]
  40656c:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  406570:	add	x26, x21, #0x10
  406574:	add	x25, x25, #0xe48
  406578:	b	40658c <ferror@plt+0x484c>
  40657c:	umaddl	x2, w1, w27, x0
  406580:	add	x19, x19, #0x50
  406584:	cmp	x19, x2
  406588:	b.cs	406630 <ferror@plt+0x48f0>  // b.hs, b.nlast
  40658c:	ldr	w2, [x19, #4]
  406590:	cmp	w2, #0x2
  406594:	b.ne	40657c <ferror@plt+0x483c>  // b.any
  406598:	ldr	w3, [x20]
  40659c:	mov	x1, x19
  4065a0:	add	x2, x20, #0x2a8
  4065a4:	mov	x0, x21
  4065a8:	cbz	w3, 406744 <ferror@plt+0x4a04>
  4065ac:	bl	405c70 <ferror@plt+0x3f30>
  4065b0:	ldr	w3, [x19, #40]
  4065b4:	ldr	w1, [x21, #100]
  4065b8:	str	x0, [x20, #688]
  4065bc:	cmp	w3, w1
  4065c0:	ldr	x0, [x21, #112]
  4065c4:	b.cs	40657c <ferror@plt+0x483c>  // b.hs, b.nlast
  4065c8:	umaddl	x28, w3, w27, x0
  4065cc:	mov	x1, x25
  4065d0:	mov	w2, #0x5                   	// #5
  4065d4:	mov	x0, #0x0                   	// #0
  4065d8:	ldp	x3, x5, [x28, #24]
  4065dc:	stp	x3, x5, [sp, #96]
  4065e0:	bl	401c70 <dcgettext@plt>
  4065e4:	mov	x6, x0
  4065e8:	ldp	x3, x5, [sp, #96]
  4065ec:	add	x1, x21, #0x8
  4065f0:	mov	x2, x26
  4065f4:	mov	x4, #0x1                   	// #1
  4065f8:	mov	x0, #0x0                   	// #0
  4065fc:	bl	405718 <ferror@plt+0x39d8>
  406600:	str	x0, [x20, #696]
  406604:	mov	x1, #0x0                   	// #0
  406608:	cbz	x0, 406610 <ferror@plt+0x48d0>
  40660c:	ldr	x1, [x28, #32]
  406610:	str	x1, [x20, #704]
  406614:	ldr	w1, [x21, #100]
  406618:	add	x19, x19, #0x50
  40661c:	ldr	x0, [x21, #112]
  406620:	umaddl	x2, w1, w27, x0
  406624:	cmp	x19, x2
  406628:	b.cc	40658c <ferror@plt+0x484c>  // b.lo, b.ul, b.last
  40662c:	nop
  406630:	ldp	x25, x26, [sp, #64]
  406634:	str	x21, [x20, #672]
  406638:	ldp	x27, x28, [sp, #80]
  40663c:	ldr	x4, [x20, #688]
  406640:	cbz	x4, 406760 <ferror@plt+0x4a20>
  406644:	ldr	x1, [x20, #696]
  406648:	cbz	x1, 406760 <ferror@plt+0x4a20>
  40664c:	ldr	x6, [x20, #680]
  406650:	add	x6, x4, x6, lsl #5
  406654:	cmp	x4, x6
  406658:	b.cs	406760 <ferror@plt+0x4a20>  // b.hs, b.nlast
  40665c:	mov	x0, #0x0                   	// #0
  406660:	ldr	x3, [x20, #704]
  406664:	b	406674 <ferror@plt+0x4934>
  406668:	add	x4, x4, #0x20
  40666c:	cmp	x4, x6
  406670:	b.cs	406730 <ferror@plt+0x49f0>  // b.hs, b.nlast
  406674:	ldr	x5, [x4]
  406678:	cmp	x5, x24
  40667c:	b.ne	406668 <ferror@plt+0x4928>  // b.any
  406680:	ldr	x5, [x4, #16]
  406684:	cmp	x5, x3
  406688:	b.cs	406668 <ferror@plt+0x4928>  // b.hs, b.nlast
  40668c:	ldrb	w2, [x1, x5]
  406690:	add	x5, x1, x5
  406694:	cbz	w2, 406668 <ferror@plt+0x4928>
  406698:	cmp	w2, #0x24
  40669c:	b.eq	40674c <ferror@plt+0x4a0c>  // b.none
  4066a0:	ldrb	w7, [x4, #24]
  4066a4:	and	w2, w7, #0xf
  4066a8:	cmp	w2, #0x2
  4066ac:	cbz	w23, 4066f0 <ferror@plt+0x49b0>
  4066b0:	b.eq	406668 <ferror@plt+0x4928>  // b.none
  4066b4:	cmp	w2, #0x4
  4066b8:	b.eq	406710 <ferror@plt+0x49d0>  // b.none
  4066bc:	cmp	w2, #0x1
  4066c0:	b.eq	406710 <ferror@plt+0x49d0>  // b.none
  4066c4:	cmp	wzr, w7, lsr #4
  4066c8:	lsr	w7, w7, #4
  4066cc:	b.eq	406778 <ferror@plt+0x4a38>  // b.none
  4066d0:	cmp	w7, #0x1
  4066d4:	b.ne	406668 <ferror@plt+0x4928>  // b.any
  4066d8:	cbz	x0, 406784 <ferror@plt+0x4a44>
  4066dc:	ldrb	w2, [x0, #24]
  4066e0:	and	w2, w2, #0xf
  4066e4:	cmp	w2, #0x1
  4066e8:	csel	x0, x0, x4, eq  // eq = none
  4066ec:	b	406668 <ferror@plt+0x4928>
  4066f0:	b.ne	406668 <ferror@plt+0x4928>  // b.any
  4066f4:	mov	x0, x4
  4066f8:	str	x5, [x22]
  4066fc:	ldp	x19, x20, [sp, #16]
  406700:	ldp	x21, x22, [sp, #32]
  406704:	ldp	x23, x24, [sp, #48]
  406708:	ldp	x29, x30, [sp], #112
  40670c:	ret
  406710:	ldr	x2, [x4, #8]
  406714:	mov	x0, x4
  406718:	cmp	x2, #0x0
  40671c:	csel	x4, x4, x6, eq  // eq = none
  406720:	add	x4, x4, #0x20
  406724:	cmp	x4, x6
  406728:	b.cc	406674 <ferror@plt+0x4934>  // b.lo, b.ul, b.last
  40672c:	nop
  406730:	cbz	x0, 4066fc <ferror@plt+0x49bc>
  406734:	ldr	x5, [x0, #16]
  406738:	mov	x4, x0
  40673c:	add	x5, x1, x5
  406740:	b	4066f4 <ferror@plt+0x49b4>
  406744:	bl	4060b8 <ferror@plt+0x4378>
  406748:	b	4065b0 <ferror@plt+0x4870>
  40674c:	ldrb	w2, [x5, #1]
  406750:	cbz	w2, 4066a0 <ferror@plt+0x4960>
  406754:	ldrb	w2, [x5, #2]
  406758:	cbnz	w2, 4066a0 <ferror@plt+0x4960>
  40675c:	b	406668 <ferror@plt+0x4928>
  406760:	mov	x0, #0x0                   	// #0
  406764:	ldp	x19, x20, [sp, #16]
  406768:	ldp	x21, x22, [sp, #32]
  40676c:	ldp	x23, x24, [sp, #48]
  406770:	ldp	x29, x30, [sp], #112
  406774:	ret
  406778:	cmp	x0, #0x0
  40677c:	csel	x0, x0, x4, ne  // ne = any
  406780:	b	406668 <ferror@plt+0x4928>
  406784:	mov	x0, x4
  406788:	b	406668 <ferror@plt+0x4928>
  40678c:	nop
  406790:	stp	x29, x30, [sp, #-96]!
  406794:	mov	x29, sp
  406798:	stp	x19, x20, [sp, #16]
  40679c:	mov	x20, x0
  4067a0:	ldr	w4, [x0, #96]
  4067a4:	stp	x21, x22, [sp, #32]
  4067a8:	mov	w22, w1
  4067ac:	stp	x23, x24, [sp, #48]
  4067b0:	cbnz	w1, 4069c0 <ferror@plt+0x4c80>
  4067b4:	ldr	w24, [x0, #100]
  4067b8:	cmp	w24, #0x0
  4067bc:	cset	w0, eq  // eq = none
  4067c0:	cmp	w4, #0x0
  4067c4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4067c8:	b.ne	4069a8 <ferror@plt+0x4c68>  // b.any
  4067cc:	cmp	w4, #0x27
  4067d0:	b.ls	40698c <ferror@plt+0x4c4c>  // b.plast
  4067d4:	cmp	w4, #0x28
  4067d8:	stp	x25, x26, [sp, #64]
  4067dc:	eor	w0, w22, #0x1
  4067e0:	cset	w1, hi  // hi = pmore
  4067e4:	mov	w19, w4
  4067e8:	tst	w0, w1
  4067ec:	mov	w21, w24
  4067f0:	b.ne	406a14 <ferror@plt+0x4cd4>  // b.any
  4067f4:	mov	x6, #0x0                   	// #0
  4067f8:	ldr	x23, [x20, #56]
  4067fc:	cbz	w22, 406a30 <ferror@plt+0x4cf0>
  406800:	mov	x4, x19
  406804:	mov	x3, x23
  406808:	mov	x5, x21
  40680c:	add	x2, x20, #0x10
  406810:	add	x1, x20, #0x8
  406814:	mov	x0, #0x0                   	// #0
  406818:	bl	405718 <ferror@plt+0x39d8>
  40681c:	mov	x25, x0
  406820:	cbz	x0, 406a4c <ferror@plt+0x4d0c>
  406824:	ldr	x0, [x20, #112]
  406828:	bl	401bc0 <free@plt>
  40682c:	mov	x0, x21
  406830:	mov	x1, #0x50                  	// #80
  406834:	bl	43e188 <ferror@plt+0x3c448>
  406838:	str	x0, [x20, #112]
  40683c:	mov	x19, x0
  406840:	cbz	x0, 406a54 <ferror@plt+0x4d14>
  406844:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  406848:	adrp	x26, 44e000 <warn@@Base+0x76c0>
  40684c:	add	x21, x21, #0x2a0
  406850:	mov	x20, x25
  406854:	add	x26, x26, #0x130
  406858:	mov	w23, #0x0                   	// #0
  40685c:	str	x27, [sp, #80]
  406860:	adrp	x27, 44e000 <warn@@Base+0x76c0>
  406864:	add	x27, x27, #0x168
  406868:	b	406894 <ferror@plt+0x4b54>
  40686c:	ldr	x0, [x19, #8]
  406870:	tbz	w0, #6, 406880 <ferror@plt+0x4b40>
  406874:	ldr	w0, [x19, #44]
  406878:	cmp	w0, w24
  40687c:	b.hi	4069f4 <ferror@plt+0x4cb4>  // b.pmore
  406880:	add	w23, w23, #0x1
  406884:	add	x19, x19, #0x50
  406888:	cmp	w24, w23
  40688c:	add	x20, x20, #0x28
  406890:	b.ls	4069cc <ferror@plt+0x4c8c>  // b.plast
  406894:	ldr	x2, [x21]
  406898:	mov	w1, #0x4                   	// #4
  40689c:	mov	x0, x20
  4068a0:	blr	x2
  4068a4:	ldr	x2, [x21]
  4068a8:	str	w0, [x19]
  4068ac:	mov	w1, #0x4                   	// #4
  4068b0:	add	x0, x20, #0x4
  4068b4:	blr	x2
  4068b8:	ldr	x2, [x21]
  4068bc:	str	w0, [x19, #4]
  4068c0:	mov	w1, #0x4                   	// #4
  4068c4:	add	x0, x20, #0x8
  4068c8:	blr	x2
  4068cc:	ldr	x2, [x21]
  4068d0:	str	x0, [x19, #8]
  4068d4:	mov	w1, #0x4                   	// #4
  4068d8:	add	x0, x20, #0xc
  4068dc:	blr	x2
  4068e0:	ldr	x2, [x21]
  4068e4:	str	x0, [x19, #16]
  4068e8:	mov	w1, #0x4                   	// #4
  4068ec:	add	x0, x20, #0x10
  4068f0:	blr	x2
  4068f4:	ldr	x2, [x21]
  4068f8:	str	x0, [x19, #24]
  4068fc:	mov	w1, #0x4                   	// #4
  406900:	add	x0, x20, #0x14
  406904:	blr	x2
  406908:	ldr	x2, [x21]
  40690c:	str	x0, [x19, #32]
  406910:	mov	w1, #0x4                   	// #4
  406914:	add	x0, x20, #0x18
  406918:	blr	x2
  40691c:	ldr	x2, [x21]
  406920:	str	w0, [x19, #40]
  406924:	mov	w1, #0x4                   	// #4
  406928:	add	x0, x20, #0x1c
  40692c:	blr	x2
  406930:	ldr	x2, [x21]
  406934:	str	w0, [x19, #44]
  406938:	mov	w1, #0x4                   	// #4
  40693c:	add	x0, x20, #0x20
  406940:	blr	x2
  406944:	ldr	x2, [x21]
  406948:	str	x0, [x19, #48]
  40694c:	mov	w1, #0x4                   	// #4
  406950:	add	x0, x20, #0x24
  406954:	blr	x2
  406958:	str	x0, [x19, #56]
  40695c:	cbnz	w22, 406880 <ferror@plt+0x4b40>
  406960:	ldr	w0, [x19, #40]
  406964:	cmp	w0, w24
  406968:	b.ls	40686c <ferror@plt+0x4b2c>  // b.plast
  40696c:	mov	x1, x26
  406970:	mov	w2, #0x5                   	// #5
  406974:	mov	x0, #0x0                   	// #0
  406978:	bl	401c70 <dcgettext@plt>
  40697c:	ldr	w2, [x19, #40]
  406980:	mov	w1, w23
  406984:	bl	446940 <warn@@Base>
  406988:	b	40686c <ferror@plt+0x4b2c>
  40698c:	cbnz	w22, 4069a8 <ferror@plt+0x4c68>
  406990:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406994:	add	x1, x1, #0x38
  406998:	mov	w2, #0x5                   	// #5
  40699c:	mov	x0, #0x0                   	// #0
  4069a0:	bl	401c70 <dcgettext@plt>
  4069a4:	bl	446368 <error@@Base>
  4069a8:	mov	w0, #0x0                   	// #0
  4069ac:	ldp	x19, x20, [sp, #16]
  4069b0:	ldp	x21, x22, [sp, #32]
  4069b4:	ldp	x23, x24, [sp, #48]
  4069b8:	ldp	x29, x30, [sp], #96
  4069bc:	ret
  4069c0:	mov	w0, #0x0                   	// #0
  4069c4:	mov	w24, #0x1                   	// #1
  4069c8:	b	4067c0 <ferror@plt+0x4a80>
  4069cc:	mov	x0, x25
  4069d0:	bl	401bc0 <free@plt>
  4069d4:	mov	w0, #0x1                   	// #1
  4069d8:	ldp	x19, x20, [sp, #16]
  4069dc:	ldp	x21, x22, [sp, #32]
  4069e0:	ldp	x23, x24, [sp, #48]
  4069e4:	ldp	x25, x26, [sp, #64]
  4069e8:	ldr	x27, [sp, #80]
  4069ec:	ldp	x29, x30, [sp], #96
  4069f0:	ret
  4069f4:	mov	x1, x27
  4069f8:	mov	w2, #0x5                   	// #5
  4069fc:	mov	x0, #0x0                   	// #0
  406a00:	bl	401c70 <dcgettext@plt>
  406a04:	ldr	w2, [x19, #44]
  406a08:	mov	w1, w23
  406a0c:	bl	446940 <warn@@Base>
  406a10:	b	406880 <ferror@plt+0x4b40>
  406a14:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406a18:	add	x1, x1, #0x90
  406a1c:	mov	w2, #0x5                   	// #5
  406a20:	mov	x0, #0x0                   	// #0
  406a24:	bl	401c70 <dcgettext@plt>
  406a28:	bl	446940 <warn@@Base>
  406a2c:	ldr	x23, [x20, #56]
  406a30:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406a34:	mov	w2, #0x5                   	// #5
  406a38:	add	x1, x1, #0xf0
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	bl	401c70 <dcgettext@plt>
  406a44:	mov	x6, x0
  406a48:	b	406800 <ferror@plt+0x4ac0>
  406a4c:	ldp	x25, x26, [sp, #64]
  406a50:	b	4069a8 <ferror@plt+0x4c68>
  406a54:	cbz	w22, 406a6c <ferror@plt+0x4d2c>
  406a58:	mov	x0, x25
  406a5c:	bl	401bc0 <free@plt>
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	ldp	x25, x26, [sp, #64]
  406a68:	b	4069ac <ferror@plt+0x4c6c>
  406a6c:	mov	w2, #0x5                   	// #5
  406a70:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406a74:	add	x1, x1, #0x100
  406a78:	bl	401c70 <dcgettext@plt>
  406a7c:	mov	w1, w24
  406a80:	bl	446368 <error@@Base>
  406a84:	b	406a58 <ferror@plt+0x4d18>
  406a88:	stp	x29, x30, [sp, #-80]!
  406a8c:	mov	x29, sp
  406a90:	stp	x19, x20, [sp, #16]
  406a94:	mov	x20, x0
  406a98:	ldr	w4, [x0, #96]
  406a9c:	stp	x21, x22, [sp, #32]
  406aa0:	mov	w22, w1
  406aa4:	stp	x23, x24, [sp, #48]
  406aa8:	cbnz	w1, 406cb8 <ferror@plt+0x4f78>
  406aac:	ldr	w24, [x0, #100]
  406ab0:	cmp	w24, #0x0
  406ab4:	cset	w0, eq  // eq = none
  406ab8:	cmp	w4, #0x0
  406abc:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  406ac0:	b.ne	406ca0 <ferror@plt+0x4f60>  // b.any
  406ac4:	cmp	w4, #0x3f
  406ac8:	b.ls	406c80 <ferror@plt+0x4f40>  // b.plast
  406acc:	cmp	w4, #0x40
  406ad0:	stp	x25, x26, [sp, #64]
  406ad4:	eor	w0, w22, #0x1
  406ad8:	cset	w1, hi  // hi = pmore
  406adc:	mov	w19, w4
  406ae0:	tst	w0, w1
  406ae4:	mov	w21, w24
  406ae8:	b.ne	406d08 <ferror@plt+0x4fc8>  // b.any
  406aec:	mov	x6, #0x0                   	// #0
  406af0:	ldr	x23, [x20, #56]
  406af4:	cbz	w22, 406d24 <ferror@plt+0x4fe4>
  406af8:	mov	x4, x19
  406afc:	mov	x3, x23
  406b00:	mov	x5, x21
  406b04:	add	x2, x20, #0x10
  406b08:	add	x1, x20, #0x8
  406b0c:	mov	x0, #0x0                   	// #0
  406b10:	bl	405718 <ferror@plt+0x39d8>
  406b14:	mov	x25, x0
  406b18:	cbz	x0, 406d40 <ferror@plt+0x5000>
  406b1c:	ldr	x0, [x20, #112]
  406b20:	bl	401bc0 <free@plt>
  406b24:	mov	x0, x21
  406b28:	mov	x1, #0x50                  	// #80
  406b2c:	bl	43e188 <ferror@plt+0x3c448>
  406b30:	str	x0, [x20, #112]
  406b34:	mov	x19, x0
  406b38:	cbz	x0, 406d48 <ferror@plt+0x5008>
  406b3c:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  406b40:	adrp	x26, 44e000 <warn@@Base+0x76c0>
  406b44:	add	x21, x21, #0x2a0
  406b48:	add	x26, x26, #0x168
  406b4c:	mov	x20, x25
  406b50:	mov	w23, #0x0                   	// #0
  406b54:	b	406b84 <ferror@plt+0x4e44>
  406b58:	ldr	x0, [x19, #8]
  406b5c:	tbz	w0, #6, 406b70 <ferror@plt+0x4e30>
  406b60:	ldr	w0, [x19, #44]
  406b64:	cmp	w0, w24
  406b68:	b.hi	406ce8 <ferror@plt+0x4fa8>  // b.pmore
  406b6c:	nop
  406b70:	add	w23, w23, #0x1
  406b74:	add	x19, x19, #0x50
  406b78:	cmp	w24, w23
  406b7c:	add	x20, x20, #0x40
  406b80:	b.ls	406cc4 <ferror@plt+0x4f84>  // b.plast
  406b84:	ldr	x2, [x21]
  406b88:	mov	w1, #0x4                   	// #4
  406b8c:	mov	x0, x20
  406b90:	blr	x2
  406b94:	ldr	x2, [x21]
  406b98:	str	w0, [x19]
  406b9c:	mov	w1, #0x4                   	// #4
  406ba0:	add	x0, x20, #0x4
  406ba4:	blr	x2
  406ba8:	ldr	x2, [x21]
  406bac:	str	w0, [x19, #4]
  406bb0:	mov	w1, #0x8                   	// #8
  406bb4:	add	x0, x20, #0x8
  406bb8:	blr	x2
  406bbc:	ldr	x2, [x21]
  406bc0:	str	x0, [x19, #8]
  406bc4:	mov	w1, #0x8                   	// #8
  406bc8:	add	x0, x20, #0x10
  406bcc:	blr	x2
  406bd0:	ldr	x2, [x21]
  406bd4:	str	x0, [x19, #16]
  406bd8:	mov	w1, #0x8                   	// #8
  406bdc:	add	x0, x20, #0x20
  406be0:	blr	x2
  406be4:	ldr	x2, [x21]
  406be8:	str	x0, [x19, #32]
  406bec:	mov	w1, #0x8                   	// #8
  406bf0:	add	x0, x20, #0x38
  406bf4:	blr	x2
  406bf8:	ldr	x2, [x21]
  406bfc:	str	x0, [x19, #56]
  406c00:	mov	w1, #0x4                   	// #4
  406c04:	add	x0, x20, #0x28
  406c08:	blr	x2
  406c0c:	ldr	x2, [x21]
  406c10:	str	w0, [x19, #40]
  406c14:	mov	w1, #0x4                   	// #4
  406c18:	add	x0, x20, #0x2c
  406c1c:	blr	x2
  406c20:	ldr	x2, [x21]
  406c24:	str	w0, [x19, #44]
  406c28:	mov	w1, #0x8                   	// #8
  406c2c:	add	x0, x20, #0x18
  406c30:	blr	x2
  406c34:	ldr	x2, [x21]
  406c38:	str	x0, [x19, #24]
  406c3c:	mov	w1, #0x8                   	// #8
  406c40:	add	x0, x20, #0x30
  406c44:	blr	x2
  406c48:	str	x0, [x19, #48]
  406c4c:	cbnz	w22, 406b70 <ferror@plt+0x4e30>
  406c50:	ldr	w0, [x19, #40]
  406c54:	cmp	w0, w24
  406c58:	b.ls	406b58 <ferror@plt+0x4e18>  // b.plast
  406c5c:	mov	w2, #0x5                   	// #5
  406c60:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406c64:	mov	x0, #0x0                   	// #0
  406c68:	add	x1, x1, #0x130
  406c6c:	bl	401c70 <dcgettext@plt>
  406c70:	ldr	w2, [x19, #40]
  406c74:	mov	w1, w23
  406c78:	bl	446940 <warn@@Base>
  406c7c:	b	406b58 <ferror@plt+0x4e18>
  406c80:	cbnz	w22, 406ca0 <ferror@plt+0x4f60>
  406c84:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406c88:	add	x1, x1, #0x38
  406c8c:	mov	w2, #0x5                   	// #5
  406c90:	mov	x0, #0x0                   	// #0
  406c94:	bl	401c70 <dcgettext@plt>
  406c98:	bl	446368 <error@@Base>
  406c9c:	nop
  406ca0:	mov	w0, #0x0                   	// #0
  406ca4:	ldp	x19, x20, [sp, #16]
  406ca8:	ldp	x21, x22, [sp, #32]
  406cac:	ldp	x23, x24, [sp, #48]
  406cb0:	ldp	x29, x30, [sp], #80
  406cb4:	ret
  406cb8:	mov	w0, #0x0                   	// #0
  406cbc:	mov	w24, #0x1                   	// #1
  406cc0:	b	406ab8 <ferror@plt+0x4d78>
  406cc4:	mov	x0, x25
  406cc8:	bl	401bc0 <free@plt>
  406ccc:	mov	w0, #0x1                   	// #1
  406cd0:	ldp	x19, x20, [sp, #16]
  406cd4:	ldp	x21, x22, [sp, #32]
  406cd8:	ldp	x23, x24, [sp, #48]
  406cdc:	ldp	x25, x26, [sp, #64]
  406ce0:	ldp	x29, x30, [sp], #80
  406ce4:	ret
  406ce8:	mov	x1, x26
  406cec:	mov	w2, #0x5                   	// #5
  406cf0:	mov	x0, #0x0                   	// #0
  406cf4:	bl	401c70 <dcgettext@plt>
  406cf8:	ldr	w2, [x19, #44]
  406cfc:	mov	w1, w23
  406d00:	bl	446940 <warn@@Base>
  406d04:	b	406b70 <ferror@plt+0x4e30>
  406d08:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406d0c:	add	x1, x1, #0x90
  406d10:	mov	w2, #0x5                   	// #5
  406d14:	mov	x0, #0x0                   	// #0
  406d18:	bl	401c70 <dcgettext@plt>
  406d1c:	bl	446940 <warn@@Base>
  406d20:	ldr	x23, [x20, #56]
  406d24:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406d28:	mov	w2, #0x5                   	// #5
  406d2c:	add	x1, x1, #0xf0
  406d30:	mov	x0, #0x0                   	// #0
  406d34:	bl	401c70 <dcgettext@plt>
  406d38:	mov	x6, x0
  406d3c:	b	406af8 <ferror@plt+0x4db8>
  406d40:	ldp	x25, x26, [sp, #64]
  406d44:	b	406ca0 <ferror@plt+0x4f60>
  406d48:	cbz	w22, 406d60 <ferror@plt+0x5020>
  406d4c:	mov	x0, x25
  406d50:	bl	401bc0 <free@plt>
  406d54:	mov	w0, #0x0                   	// #0
  406d58:	ldp	x25, x26, [sp, #64]
  406d5c:	b	406ca4 <ferror@plt+0x4f64>
  406d60:	mov	w2, #0x5                   	// #5
  406d64:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  406d68:	add	x1, x1, #0x100
  406d6c:	bl	401c70 <dcgettext@plt>
  406d70:	mov	w1, w24
  406d74:	bl	446368 <error@@Base>
  406d78:	b	406d4c <ferror@plt+0x500c>
  406d7c:	nop
  406d80:	stp	x29, x30, [sp, #-112]!
  406d84:	adrp	x5, 4a3000 <warn@@Base+0x5c6c0>
  406d88:	mov	x29, sp
  406d8c:	stp	x21, x22, [sp, #32]
  406d90:	add	x21, x0, #0x8
  406d94:	ldr	w22, [x5, #1056]
  406d98:	stp	x19, x20, [sp, #16]
  406d9c:	mov	x20, x1
  406da0:	mov	x19, x2
  406da4:	stp	x23, x24, [sp, #48]
  406da8:	add	x23, x0, #0x10
  406dac:	stp	x25, x26, [sp, #64]
  406db0:	mov	x25, x3
  406db4:	stp	x27, x28, [sp, #80]
  406db8:	str	x4, [sp, #104]
  406dbc:	cbz	w22, 406ec4 <ferror@plt+0x5184>
  406dc0:	mov	w2, #0x5                   	// #5
  406dc4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406dc8:	mov	x0, #0x0                   	// #0
  406dcc:	add	x1, x1, #0xe60
  406dd0:	bl	401c70 <dcgettext@plt>
  406dd4:	mov	x6, x0
  406dd8:	mov	x5, x19
  406ddc:	mov	x3, x20
  406de0:	mov	x2, x23
  406de4:	mov	x1, x21
  406de8:	mov	x4, #0x1                   	// #1
  406dec:	mov	x0, #0x0                   	// #0
  406df0:	bl	405718 <ferror@plt+0x39d8>
  406df4:	mov	x27, x0
  406df8:	cbz	x0, 406fec <ferror@plt+0x52ac>
  406dfc:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406e00:	mov	x1, #0x18                  	// #24
  406e04:	movk	x23, #0xaaab
  406e08:	umulh	x23, x19, x23
  406e0c:	lsr	x23, x23, #3
  406e10:	mov	x0, x23
  406e14:	bl	43e188 <ferror@plt+0x3c448>
  406e18:	mov	x21, x0
  406e1c:	cbz	x0, 407034 <ferror@plt+0x52f4>
  406e20:	cmp	x19, #0xb
  406e24:	b.ls	406e8c <ferror@plt+0x514c>  // b.plast
  406e28:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  406e2c:	add	x22, x22, #0x2a0
  406e30:	mov	w20, #0x0                   	// #0
  406e34:	mov	x19, #0x0                   	// #0
  406e38:	ldr	x2, [x22]
  406e3c:	add	x19, x19, x19, lsl #1
  406e40:	mov	w1, #0x4                   	// #4
  406e44:	add	w20, w20, #0x1
  406e48:	add	x26, x27, x19, lsl #2
  406e4c:	add	x28, x21, x19, lsl #3
  406e50:	mov	x0, x26
  406e54:	blr	x2
  406e58:	ldr	x2, [x22]
  406e5c:	str	x0, [x21, x19, lsl #3]
  406e60:	mov	w1, #0x4                   	// #4
  406e64:	add	x0, x26, #0x4
  406e68:	mov	w19, w20
  406e6c:	blr	x2
  406e70:	str	x0, [x28, #8]
  406e74:	mov	w1, #0x4                   	// #4
  406e78:	add	x0, x26, #0x8
  406e7c:	bl	446d18 <warn@@Base+0x3d8>
  406e80:	str	x0, [x28, #16]
  406e84:	cmp	x23, w20, uxtw
  406e88:	b.hi	406e38 <ferror@plt+0x50f8>  // b.pmore
  406e8c:	mov	x0, x27
  406e90:	bl	401bc0 <free@plt>
  406e94:	ldr	x0, [sp, #104]
  406e98:	str	x21, [x25]
  406e9c:	mov	w22, #0x1                   	// #1
  406ea0:	str	x23, [x0]
  406ea4:	mov	w0, w22
  406ea8:	ldp	x19, x20, [sp, #16]
  406eac:	ldp	x21, x22, [sp, #32]
  406eb0:	ldp	x23, x24, [sp, #48]
  406eb4:	ldp	x25, x26, [sp, #64]
  406eb8:	ldp	x27, x28, [sp, #80]
  406ebc:	ldp	x29, x30, [sp], #112
  406ec0:	ret
  406ec4:	mov	w2, #0x5                   	// #5
  406ec8:	mov	x26, x0
  406ecc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  406ed0:	mov	x0, #0x0                   	// #0
  406ed4:	add	x1, x1, #0xe98
  406ed8:	bl	401c70 <dcgettext@plt>
  406edc:	mov	x5, x19
  406ee0:	mov	x6, x0
  406ee4:	mov	x3, x20
  406ee8:	mov	x2, x23
  406eec:	mov	x1, x21
  406ef0:	mov	x4, #0x1                   	// #1
  406ef4:	mov	x0, #0x0                   	// #0
  406ef8:	bl	405718 <ferror@plt+0x39d8>
  406efc:	mov	x27, x0
  406f00:	cbz	x0, 406fec <ferror@plt+0x52ac>
  406f04:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406f08:	mov	x1, #0x18                  	// #24
  406f0c:	movk	x23, #0xaaab
  406f10:	umulh	x23, x19, x23
  406f14:	lsr	x23, x23, #4
  406f18:	mov	x0, x23
  406f1c:	bl	43e188 <ferror@plt+0x3c448>
  406f20:	mov	x21, x0
  406f24:	cbz	x0, 407010 <ferror@plt+0x52d0>
  406f28:	cmp	x19, #0x17
  406f2c:	b.ls	406e8c <ferror@plt+0x514c>  // b.plast
  406f30:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  406f34:	mov	w28, #0x0                   	// #0
  406f38:	add	x22, x22, #0x2a0
  406f3c:	mov	x1, #0x0                   	// #0
  406f40:	b	406f4c <ferror@plt+0x520c>
  406f44:	cmp	x23, w28, uxtw
  406f48:	b.ls	406e8c <ferror@plt+0x514c>  // b.plast
  406f4c:	add	x20, x1, x1, lsl #1
  406f50:	mov	w1, #0x8                   	// #8
  406f54:	ldr	x3, [x22]
  406f58:	lsl	x19, x20, #3
  406f5c:	add	x24, x27, x19
  406f60:	add	x19, x21, x19
  406f64:	mov	x0, x24
  406f68:	add	w28, w28, #0x1
  406f6c:	blr	x3
  406f70:	ldr	x3, [x22]
  406f74:	str	x0, [x21, x20, lsl #3]
  406f78:	mov	w1, #0x8                   	// #8
  406f7c:	add	x0, x24, #0x8
  406f80:	blr	x3
  406f84:	str	x0, [x19, #8]
  406f88:	mov	w1, #0x8                   	// #8
  406f8c:	add	x0, x24, #0x10
  406f90:	bl	446d18 <warn@@Base+0x3d8>
  406f94:	ldrh	w2, [x26, #82]
  406f98:	mov	w1, w28
  406f9c:	str	x0, [x19, #16]
  406fa0:	cmp	w2, #0x8
  406fa4:	b.ne	406f44 <ferror@plt+0x5204>  // b.any
  406fa8:	ldrb	w0, [x26, #29]
  406fac:	cmp	w0, #0x2
  406fb0:	b.eq	406f44 <ferror@plt+0x5204>  // b.none
  406fb4:	ldr	x0, [x19, #8]
  406fb8:	lsr	x2, x0, #40
  406fbc:	lsr	x4, x0, #24
  406fc0:	lsr	x3, x0, #56
  406fc4:	and	x2, x2, #0xff00
  406fc8:	and	x4, x4, #0xff0000
  406fcc:	orr	x3, x3, x0, lsl #32
  406fd0:	orr	x2, x2, x4
  406fd4:	lsr	x0, x0, #8
  406fd8:	orr	x2, x2, x3
  406fdc:	and	x0, x0, #0xff000000
  406fe0:	orr	x0, x0, x2
  406fe4:	str	x0, [x19, #8]
  406fe8:	b	406f44 <ferror@plt+0x5204>
  406fec:	mov	w22, #0x0                   	// #0
  406ff0:	mov	w0, w22
  406ff4:	ldp	x19, x20, [sp, #16]
  406ff8:	ldp	x21, x22, [sp, #32]
  406ffc:	ldp	x23, x24, [sp, #48]
  407000:	ldp	x25, x26, [sp, #64]
  407004:	ldp	x27, x28, [sp, #80]
  407008:	ldp	x29, x30, [sp], #112
  40700c:	ret
  407010:	mov	x0, x27
  407014:	bl	401bc0 <free@plt>
  407018:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40701c:	add	x1, x1, #0xe78
  407020:	mov	w2, #0x5                   	// #5
  407024:	mov	x0, #0x0                   	// #0
  407028:	bl	401c70 <dcgettext@plt>
  40702c:	bl	446368 <error@@Base>
  407030:	b	406ea4 <ferror@plt+0x5164>
  407034:	mov	x0, x27
  407038:	bl	401bc0 <free@plt>
  40703c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  407040:	add	x1, x1, #0xe78
  407044:	mov	w2, #0x5                   	// #5
  407048:	mov	w22, #0x0                   	// #0
  40704c:	mov	x0, #0x0                   	// #0
  407050:	bl	401c70 <dcgettext@plt>
  407054:	bl	446368 <error@@Base>
  407058:	b	406ea4 <ferror@plt+0x5164>
  40705c:	nop
  407060:	stp	x29, x30, [sp, #-224]!
  407064:	adrp	x9, 4a3000 <warn@@Base+0x5c6c0>
  407068:	mov	x29, sp
  40706c:	stp	x23, x24, [sp, #48]
  407070:	add	x23, x9, #0x420
  407074:	stp	x27, x28, [sp, #80]
  407078:	mov	x28, x0
  40707c:	ldr	w0, [x23, #840]
  407080:	stp	x19, x20, [sp, #16]
  407084:	cbnz	w0, 407478 <ferror@plt+0x5738>
  407088:	ldr	w0, [x23, #844]
  40708c:	cbz	w0, 4074a0 <ferror@plt+0x5760>
  407090:	ldr	w19, [x28, #100]
  407094:	cbz	w19, 407488 <ferror@plt+0x5748>
  407098:	stp	x25, x26, [sp, #64]
  40709c:	ldr	x25, [x28, #112]
  4070a0:	cbz	x25, 407538 <ferror@plt+0x57f8>
  4070a4:	mov	w0, w19
  4070a8:	mov	x1, #0x8                   	// #8
  4070ac:	bl	401aa0 <calloc@plt>
  4070b0:	str	x0, [x23, #848]
  4070b4:	cbz	x0, 4079cc <ferror@plt+0x5c8c>
  4070b8:	mov	x2, x25
  4070bc:	mov	w3, #0x0                   	// #0
  4070c0:	mov	w1, #0x0                   	// #0
  4070c4:	stp	x21, x22, [sp, #32]
  4070c8:	mov	x21, #0x0                   	// #0
  4070cc:	str	xzr, [x23, #856]
  4070d0:	ldr	w0, [x2, #4]
  4070d4:	add	w1, w1, #0x1
  4070d8:	add	x2, x2, #0x50
  4070dc:	cmp	w0, #0x11
  4070e0:	b.ne	4070ec <ferror@plt+0x53ac>  // b.any
  4070e4:	add	x21, x21, #0x1
  4070e8:	mov	w3, #0x1                   	// #1
  4070ec:	cmp	w19, w1
  4070f0:	b.hi	4070d0 <ferror@plt+0x5390>  // b.pmore
  4070f4:	cbz	w3, 407524 <ferror@plt+0x57e4>
  4070f8:	str	x21, [x23, #856]
  4070fc:	cbz	x21, 407524 <ferror@plt+0x57e4>
  407100:	mov	x0, x21
  407104:	mov	x1, #0x10                  	// #16
  407108:	bl	401aa0 <calloc@plt>
  40710c:	str	x0, [x23, #864]
  407110:	mov	x20, x0
  407114:	cbz	x0, 4079f0 <ferror@plt+0x5cb0>
  407118:	adrp	x24, 44e000 <warn@@Base+0x76c0>
  40711c:	mov	x22, #0x0                   	// #0
  407120:	add	x1, x24, #0x288
  407124:	mov	w24, #0x0                   	// #0
  407128:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40712c:	mov	x27, #0x0                   	// #0
  407130:	add	x0, x0, #0x518
  407134:	stp	x22, xzr, [sp, #96]
  407138:	mov	x22, x28
  40713c:	mov	w28, w24
  407140:	mov	x24, x20
  407144:	stp	x1, xzr, [sp, #112]
  407148:	stp	xzr, x0, [sp, #128]
  40714c:	str	xzr, [sp, #216]
  407150:	b	407168 <ferror@plt+0x5428>
  407154:	ldr	w0, [x22, #100]
  407158:	add	w28, w28, #0x1
  40715c:	add	x25, x25, #0x50
  407160:	cmp	w0, w28
  407164:	b.ls	4074e8 <ferror@plt+0x57a8>  // b.plast
  407168:	ldr	w0, [x25, #4]
  40716c:	cmp	w0, #0x11
  407170:	b.ne	407154 <ferror@plt+0x5414>  // b.any
  407174:	add	x26, x22, #0x80
  407178:	add	x20, x22, #0x88
  40717c:	mov	x1, x20
  407180:	mov	x0, x26
  407184:	mov	x2, x25
  407188:	bl	4050f8 <ferror@plt+0x33b8>
  40718c:	ldr	w1, [x22, #100]
  407190:	mov	x21, x0
  407194:	ldr	w19, [x25, #40]
  407198:	cmp	w19, w1
  40719c:	b.cs	4074b8 <ferror@plt+0x5778>  // b.hs, b.nlast
  4071a0:	ldr	x0, [x22, #112]
  4071a4:	mov	w1, #0x50                  	// #80
  4071a8:	umaddl	x19, w19, w1, x0
  4071ac:	ldr	w0, [x19, #4]
  4071b0:	cmp	w0, #0x2
  4071b4:	b.ne	4074b8 <ferror@plt+0x5778>  // b.any
  4071b8:	cmp	x19, x27
  4071bc:	b.eq	4071e8 <ferror@plt+0x54a8>  // b.none
  4071c0:	ldr	x0, [sp, #96]
  4071c4:	cbz	x0, 4071cc <ferror@plt+0x548c>
  4071c8:	bl	401bc0 <free@plt>
  4071cc:	ldr	w0, [x23]
  4071d0:	add	x2, sp, #0xd8
  4071d4:	mov	x1, x19
  4071d8:	cbz	w0, 407584 <ferror@plt+0x5844>
  4071dc:	mov	x0, x22
  4071e0:	bl	405c70 <ferror@plt+0x3f30>
  4071e4:	str	x0, [sp, #96]
  4071e8:	ldr	x0, [sp, #96]
  4071ec:	cbz	x0, 40779c <ferror@plt+0x5a5c>
  4071f0:	ldr	x1, [sp, #216]
  4071f4:	ldr	w0, [x25, #44]
  4071f8:	cmp	x0, x1
  4071fc:	b.cs	407674 <ferror@plt+0x5934>  // b.hs, b.nlast
  407200:	ldr	x1, [sp, #96]
  407204:	add	x7, x1, x0, lsl #5
  407208:	ldrb	w0, [x7, #24]
  40720c:	and	w0, w0, #0xf
  407210:	cmp	w0, #0x3
  407214:	b.eq	4076b0 <ferror@plt+0x5970>  // b.none
  407218:	ldr	w27, [x19, #40]
  40721c:	ldr	w0, [x22, #100]
  407220:	cmp	w27, w0
  407224:	b.cs	407594 <ferror@plt+0x5854>  // b.hs, b.nlast
  407228:	ldr	x0, [x22, #112]
  40722c:	mov	w1, #0x50                  	// #80
  407230:	umaddl	x27, w27, w1, x0
  407234:	ldr	x0, [sp, #120]
  407238:	cmp	x27, x0
  40723c:	b.eq	4072ac <ferror@plt+0x556c>  // b.none
  407240:	ldr	x0, [sp, #104]
  407244:	cbz	x0, 407254 <ferror@plt+0x5514>
  407248:	str	x7, [sp, #104]
  40724c:	bl	401bc0 <free@plt>
  407250:	ldr	x7, [sp, #104]
  407254:	mov	w2, #0x5                   	// #5
  407258:	ldp	x3, x5, [x27, #24]
  40725c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  407260:	mov	x0, #0x0                   	// #0
  407264:	add	x1, x1, #0xe48
  407268:	str	x3, [sp, #104]
  40726c:	str	x5, [sp, #120]
  407270:	str	x7, [sp, #144]
  407274:	bl	401c70 <dcgettext@plt>
  407278:	mov	x6, x0
  40727c:	ldr	x3, [sp, #104]
  407280:	add	x2, x22, #0x10
  407284:	ldr	x5, [sp, #120]
  407288:	add	x1, x22, #0x8
  40728c:	mov	x4, #0x1                   	// #1
  407290:	mov	x0, #0x0                   	// #0
  407294:	bl	405718 <ferror@plt+0x39d8>
  407298:	str	x0, [sp, #104]
  40729c:	cbz	x0, 40778c <ferror@plt+0x5a4c>
  4072a0:	ldr	x7, [sp, #144]
  4072a4:	ldr	x0, [x27, #32]
  4072a8:	str	x0, [sp, #128]
  4072ac:	ldr	x0, [x7, #16]
  4072b0:	ldr	x1, [sp, #128]
  4072b4:	cmp	x0, x1
  4072b8:	b.cs	4079c0 <ferror@plt+0x5c80>  // b.hs, b.nlast
  4072bc:	ldr	x1, [sp, #104]
  4072c0:	str	x27, [sp, #120]
  4072c4:	add	x0, x1, x0
  4072c8:	str	x0, [sp, #160]
  4072cc:	ldr	x27, [x25, #32]
  4072d0:	ldr	x0, [x25, #56]
  4072d4:	cmp	x0, x27
  4072d8:	b.hi	407748 <ferror@plt+0x5a08>  // b.pmore
  4072dc:	ldr	x3, [x25, #24]
  4072e0:	mov	w2, #0x5                   	// #5
  4072e4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4072e8:	mov	x0, #0x0                   	// #0
  4072ec:	add	x1, x1, #0xbe0
  4072f0:	str	x3, [sp, #144]
  4072f4:	bl	401c70 <dcgettext@plt>
  4072f8:	mov	x6, x0
  4072fc:	ldr	x3, [sp, #144]
  407300:	mov	x5, x27
  407304:	add	x2, x22, #0x10
  407308:	add	x1, x22, #0x8
  40730c:	mov	x4, #0x1                   	// #1
  407310:	mov	x0, #0x0                   	// #0
  407314:	bl	405718 <ferror@plt+0x39d8>
  407318:	str	x0, [sp, #144]
  40731c:	mov	x27, x19
  407320:	cbz	x0, 407154 <ferror@plt+0x5414>
  407324:	ldr	x4, [x25, #32]
  407328:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40732c:	ldr	x3, [x25, #56]
  407330:	mov	w1, #0x4                   	// #4
  407334:	ldr	x2, [x2, #672]
  407338:	add	x27, x0, #0x4
  40733c:	udiv	x3, x4, x3
  407340:	str	x3, [sp, #152]
  407344:	blr	x2
  407348:	ldr	w1, [x23, #844]
  40734c:	mov	x4, x0
  407350:	ldr	w0, [sp, #152]
  407354:	sub	w5, w0, #0x1
  407358:	cbnz	w1, 4077bc <ferror@plt+0x5a7c>
  40735c:	str	w28, [x24, #8]
  407360:	cbz	w5, 40769c <ferror@plt+0x595c>
  407364:	ldr	w0, [sp, #152]
  407368:	str	x25, [sp, #168]
  40736c:	sub	w21, w0, #0x2
  407370:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407374:	add	x0, x0, #0x4f0
  407378:	stp	x0, x19, [sp, #152]
  40737c:	add	x21, x21, #0x2
  407380:	ldr	x0, [sp, #144]
  407384:	mov	x19, x27
  407388:	mov	x27, x20
  40738c:	add	x0, x0, x21, lsl #2
  407390:	mov	x20, x0
  407394:	b	4073e8 <ferror@plt+0x56a8>
  407398:	ldr	x4, [x23, #848]
  40739c:	and	x25, x0, #0xffffffff
  4073a0:	ubfiz	x6, x0, #3, #32
  4073a4:	add	x0, x4, x6
  4073a8:	ldr	x1, [x4, x25, lsl #3]
  4073ac:	cbz	x1, 4073bc <ferror@plt+0x567c>
  4073b0:	cbnz	w21, 407608 <ferror@plt+0x58c8>
  4073b4:	ldr	w1, [x23, #880]
  4073b8:	cbz	w1, 40770c <ferror@plt+0x59cc>
  4073bc:	ldr	w1, [x23, #844]
  4073c0:	str	x24, [x0]
  4073c4:	cbnz	w1, 4075dc <ferror@plt+0x589c>
  4073c8:	mov	x0, #0x10                  	// #16
  4073cc:	bl	44a820 <warn@@Base+0x3ee0>
  4073d0:	ldr	x1, [x24]
  4073d4:	str	x1, [x0]
  4073d8:	str	x0, [x24]
  4073dc:	str	w21, [x0, #8]
  4073e0:	cmp	x20, x19
  4073e4:	b.eq	407698 <ferror@plt+0x5958>  // b.none
  4073e8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4073ec:	add	x0, x0, #0x2a0
  4073f0:	mov	w1, #0x4                   	// #4
  4073f4:	ldr	x2, [x0]
  4073f8:	mov	x0, x19
  4073fc:	add	x19, x19, #0x4
  407400:	blr	x2
  407404:	mov	x21, x0
  407408:	ldr	w1, [x22, #100]
  40740c:	cmp	w1, w0
  407410:	b.hi	407398 <ferror@plt+0x5658>  // b.pmore
  407414:	ldr	w0, [x23, #872]
  407418:	add	w1, w0, #0x1
  40741c:	str	w1, [x23, #872]
  407420:	cmp	w0, #0x9
  407424:	b.hi	4073e0 <ferror@plt+0x56a0>  // b.pmore
  407428:	mov	w2, #0x5                   	// #5
  40742c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407430:	mov	x0, #0x0                   	// #0
  407434:	add	x1, x1, #0x3c8
  407438:	bl	401c70 <dcgettext@plt>
  40743c:	ldr	w3, [x22, #100]
  407440:	mov	w1, w21
  407444:	mov	w2, w28
  407448:	sub	w3, w3, #0x1
  40744c:	bl	446368 <error@@Base>
  407450:	ldr	w0, [x23, #872]
  407454:	cmp	w0, #0xa
  407458:	b.ne	4073e0 <ferror@plt+0x56a0>  // b.any
  40745c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407460:	add	x1, x1, #0x408
  407464:	mov	w2, #0x5                   	// #5
  407468:	mov	x0, #0x0                   	// #0
  40746c:	bl	401c70 <dcgettext@plt>
  407470:	bl	446940 <warn@@Base>
  407474:	b	4073e0 <ferror@plt+0x56a0>
  407478:	ldr	w19, [x28, #100]
  40747c:	cbnz	w19, 407098 <ferror@plt+0x5358>
  407480:	ldr	w0, [x23, #844]
  407484:	cbz	w0, 4074a0 <ferror@plt+0x5760>
  407488:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40748c:	add	x1, x1, #0x1a8
  407490:	mov	w2, #0x5                   	// #5
  407494:	mov	x0, #0x0                   	// #0
  407498:	bl	401c70 <dcgettext@plt>
  40749c:	bl	401cc0 <printf@plt>
  4074a0:	mov	w0, #0x1                   	// #1
  4074a4:	ldp	x19, x20, [sp, #16]
  4074a8:	ldp	x23, x24, [sp, #48]
  4074ac:	ldp	x27, x28, [sp, #80]
  4074b0:	ldp	x29, x30, [sp], #224
  4074b4:	ret
  4074b8:	ldr	x1, [sp, #112]
  4074bc:	mov	w2, #0x5                   	// #5
  4074c0:	mov	x0, #0x0                   	// #0
  4074c4:	add	w28, w28, #0x1
  4074c8:	add	x25, x25, #0x50
  4074cc:	bl	401c70 <dcgettext@plt>
  4074d0:	mov	x1, x21
  4074d4:	bl	446368 <error@@Base>
  4074d8:	ldr	w0, [x22, #100]
  4074dc:	cmp	w0, w28
  4074e0:	b.hi	407168 <ferror@plt+0x5428>  // b.pmore
  4074e4:	nop
  4074e8:	ldr	x22, [sp, #96]
  4074ec:	cbz	x22, 4074f8 <ferror@plt+0x57b8>
  4074f0:	mov	x0, x22
  4074f4:	bl	401bc0 <free@plt>
  4074f8:	ldr	x0, [sp, #104]
  4074fc:	cbz	x0, 40752c <ferror@plt+0x57ec>
  407500:	bl	401bc0 <free@plt>
  407504:	mov	w0, #0x1                   	// #1
  407508:	ldp	x19, x20, [sp, #16]
  40750c:	ldp	x21, x22, [sp, #32]
  407510:	ldp	x23, x24, [sp, #48]
  407514:	ldp	x25, x26, [sp, #64]
  407518:	ldp	x27, x28, [sp, #80]
  40751c:	ldp	x29, x30, [sp], #224
  407520:	ret
  407524:	ldr	w0, [x23, #844]
  407528:	cbnz	w0, 40755c <ferror@plt+0x581c>
  40752c:	ldp	x21, x22, [sp, #32]
  407530:	ldp	x25, x26, [sp, #64]
  407534:	b	4074a0 <ferror@plt+0x5760>
  407538:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40753c:	add	x1, x1, #0x1d8
  407540:	mov	w2, #0x5                   	// #5
  407544:	mov	x0, #0x0                   	// #0
  407548:	bl	401c70 <dcgettext@plt>
  40754c:	bl	446368 <error@@Base>
  407550:	mov	w0, #0x0                   	// #0
  407554:	ldp	x25, x26, [sp, #64]
  407558:	b	4074a4 <ferror@plt+0x5764>
  40755c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407560:	add	x1, x1, #0x230
  407564:	mov	w2, #0x5                   	// #5
  407568:	mov	x0, #0x0                   	// #0
  40756c:	bl	401c70 <dcgettext@plt>
  407570:	bl	401cc0 <printf@plt>
  407574:	mov	w0, #0x1                   	// #1
  407578:	ldp	x21, x22, [sp, #32]
  40757c:	ldp	x25, x26, [sp, #64]
  407580:	b	4074a4 <ferror@plt+0x5764>
  407584:	mov	x0, x22
  407588:	bl	4060b8 <ferror@plt+0x4378>
  40758c:	str	x0, [sp, #96]
  407590:	b	4071e8 <ferror@plt+0x54a8>
  407594:	ldr	x0, [sp, #104]
  407598:	cbz	x0, 407790 <ferror@plt+0x5a50>
  40759c:	str	xzr, [sp, #128]
  4075a0:	bl	401bc0 <free@plt>
  4075a4:	mov	x3, #0x0                   	// #0
  4075a8:	str	xzr, [sp, #104]
  4075ac:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4075b0:	mov	w2, #0x5                   	// #5
  4075b4:	add	x1, x1, #0xc38
  4075b8:	mov	x0, #0x0                   	// #0
  4075bc:	str	x3, [sp, #144]
  4075c0:	bl	401c70 <dcgettext@plt>
  4075c4:	ldr	x1, [sp, #104]
  4075c8:	str	x1, [sp, #120]
  4075cc:	ldr	x3, [sp, #144]
  4075d0:	str	x3, [sp, #104]
  4075d4:	str	x0, [sp, #160]
  4075d8:	b	4072cc <ferror@plt+0x558c>
  4075dc:	ldr	x2, [x22, #112]
  4075e0:	add	x3, x25, x25, lsl #2
  4075e4:	mov	x1, x27
  4075e8:	mov	x0, x26
  4075ec:	add	x2, x2, x3, lsl #4
  4075f0:	bl	4050f8 <ferror@plt+0x33b8>
  4075f4:	mov	x2, x0
  4075f8:	mov	w1, w21
  4075fc:	ldr	x0, [sp, #136]
  407600:	bl	401cc0 <printf@plt>
  407604:	b	4073c8 <ferror@plt+0x5688>
  407608:	ldr	w0, [x23, #876]
  40760c:	add	w1, w0, #0x1
  407610:	str	w1, [x23, #876]
  407614:	cmp	w0, #0x9
  407618:	b.hi	4073e0 <ferror@plt+0x56a0>  // b.pmore
  40761c:	mov	w2, #0x5                   	// #5
  407620:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407624:	mov	x0, #0x0                   	// #0
  407628:	add	x1, x1, #0x458
  40762c:	str	x4, [sp, #176]
  407630:	bl	401c70 <dcgettext@plt>
  407634:	ldr	x4, [sp, #176]
  407638:	mov	w1, w21
  40763c:	mov	w2, w28
  407640:	ldr	x3, [x4, x25, lsl #3]
  407644:	ldr	w3, [x3, #8]
  407648:	bl	446368 <error@@Base>
  40764c:	ldr	w0, [x23, #876]
  407650:	cmp	w0, #0xa
  407654:	b.ne	4073e0 <ferror@plt+0x56a0>  // b.any
  407658:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40765c:	add	x1, x1, #0x4a0
  407660:	mov	w2, #0x5                   	// #5
  407664:	mov	x0, #0x0                   	// #0
  407668:	bl	401c70 <dcgettext@plt>
  40766c:	bl	446940 <warn@@Base>
  407670:	b	4073e0 <ferror@plt+0x56a0>
  407674:	mov	w2, #0x5                   	// #5
  407678:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40767c:	mov	x0, #0x0                   	// #0
  407680:	add	x1, x1, #0x2d8
  407684:	bl	401c70 <dcgettext@plt>
  407688:	mov	x27, x19
  40768c:	mov	x1, x21
  407690:	bl	446368 <error@@Base>
  407694:	b	407154 <ferror@plt+0x5414>
  407698:	ldp	x19, x25, [sp, #160]
  40769c:	add	x24, x24, #0x10
  4076a0:	ldr	x0, [sp, #144]
  4076a4:	mov	x27, x19
  4076a8:	bl	401bc0 <free@plt>
  4076ac:	b	407154 <ferror@plt+0x5414>
  4076b0:	ldr	w0, [x7, #28]
  4076b4:	cbz	w0, 407674 <ferror@plt+0x5934>
  4076b8:	ldr	w1, [x22, #100]
  4076bc:	cmp	w0, w1
  4076c0:	b.cs	407674 <ferror@plt+0x5934>  // b.hs, b.nlast
  4076c4:	ldr	x3, [x22, #128]
  4076c8:	mov	w1, #0x50                  	// #80
  4076cc:	ldr	x2, [x22, #112]
  4076d0:	umull	x0, w0, w1
  4076d4:	cbz	x3, 407910 <ferror@plt+0x5bd0>
  4076d8:	ldr	w0, [x2, x0]
  4076dc:	ldr	x1, [x22, #136]
  4076e0:	add	x2, x3, x0
  4076e4:	str	x2, [sp, #160]
  4076e8:	cmp	x0, x1
  4076ec:	b.cs	4078e8 <ferror@plt+0x5ba8>  // b.hs, b.nlast
  4076f0:	ldr	x0, [sp, #104]
  4076f4:	cbz	x0, 4078e0 <ferror@plt+0x5ba0>
  4076f8:	str	xzr, [sp, #128]
  4076fc:	bl	401bc0 <free@plt>
  407700:	str	xzr, [sp, #104]
  407704:	str	xzr, [sp, #120]
  407708:	b	4072cc <ferror@plt+0x558c>
  40770c:	ldr	x1, [sp, #152]
  407710:	mov	w2, #0x5                   	// #5
  407714:	mov	x0, #0x0                   	// #0
  407718:	stp	x6, x4, [sp, #176]
  40771c:	bl	401c70 <dcgettext@plt>
  407720:	ldr	x4, [sp, #184]
  407724:	ldr	x1, [x4, x25, lsl #3]
  407728:	ldr	w1, [x1, #8]
  40772c:	bl	446368 <error@@Base>
  407730:	ldr	x6, [sp, #176]
  407734:	mov	w1, #0x1                   	// #1
  407738:	ldr	x0, [x23, #848]
  40773c:	str	w1, [x23, #880]
  407740:	add	x0, x0, x6
  407744:	b	4073bc <ferror@plt+0x567c>
  407748:	mov	w2, #0x5                   	// #5
  40774c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407750:	mov	x0, #0x0                   	// #0
  407754:	add	x1, x1, #0x300
  407758:	bl	401c70 <dcgettext@plt>
  40775c:	mov	x21, x0
  407760:	mov	x1, x20
  407764:	mov	x2, x25
  407768:	mov	x0, x26
  40776c:	bl	4050f8 <ferror@plt+0x33b8>
  407770:	ldr	x3, [x25, #32]
  407774:	mov	x1, x0
  407778:	ldr	x2, [x25, #56]
  40777c:	mov	x27, x19
  407780:	mov	x0, x21
  407784:	bl	446368 <error@@Base>
  407788:	b	407154 <ferror@plt+0x5414>
  40778c:	str	x27, [sp, #104]
  407790:	mov	x3, #0x0                   	// #0
  407794:	str	xzr, [sp, #128]
  407798:	b	4075ac <ferror@plt+0x586c>
  40779c:	mov	w2, #0x5                   	// #5
  4077a0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4077a4:	add	x1, x1, #0x2b0
  4077a8:	bl	401c70 <dcgettext@plt>
  4077ac:	mov	x27, x19
  4077b0:	mov	x1, x21
  4077b4:	bl	446368 <error@@Base>
  4077b8:	b	407154 <ferror@plt+0x5414>
  4077bc:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4077c0:	mov	w2, #0x5                   	// #5
  4077c4:	add	x1, x1, #0x350
  4077c8:	mov	x0, #0x0                   	// #0
  4077cc:	str	x4, [sp, #176]
  4077d0:	str	w5, [sp, #184]
  4077d4:	bl	401c70 <dcgettext@plt>
  4077d8:	ldr	x4, [sp, #176]
  4077dc:	str	x0, [sp, #168]
  4077e0:	ldr	w5, [sp, #184]
  4077e4:	cbz	w4, 407904 <ferror@plt+0x5bc4>
  4077e8:	cmp	w4, #0x1
  4077ec:	b.eq	40792c <ferror@plt+0x5bec>  // b.none
  4077f0:	add	x10, x23, #0x2c8
  4077f4:	mov	w2, #0x5                   	// #5
  4077f8:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4077fc:	mov	x0, #0x0                   	// #0
  407800:	add	x1, x1, #0x388
  407804:	str	x10, [sp, #192]
  407808:	str	w5, [sp, #204]
  40780c:	bl	401c70 <dcgettext@plt>
  407810:	ldr	x4, [sp, #176]
  407814:	mov	x2, x0
  407818:	ldr	x10, [sp, #192]
  40781c:	mov	w3, w4
  407820:	mov	x1, #0xe                   	// #14
  407824:	stp	x10, x4, [sp, #176]
  407828:	mov	x0, x10
  40782c:	bl	4019e0 <snprintf@plt>
  407830:	ldp	x10, x4, [sp, #176]
  407834:	ldr	w5, [sp, #204]
  407838:	tst	x4, #0xff00000
  40783c:	and	w2, w4, #0xf0000000
  407840:	b.ne	407938 <ferror@plt+0x5bf8>  // b.any
  407844:	and	w4, w4, #0xfffffffe
  407848:	cbnz	w2, 40797c <ferror@plt+0x5c3c>
  40784c:	add	x2, x23, #0x2c8
  407850:	str	x2, [sp, #176]
  407854:	mov	x0, x2
  407858:	str	w5, [sp, #184]
  40785c:	bl	401900 <strlen@plt>
  407860:	ldr	x2, [sp, #176]
  407864:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  407868:	add	x1, x1, #0xbe0
  40786c:	ldr	w5, [sp, #184]
  407870:	add	x3, x2, x0
  407874:	ldr	x4, [x1]
  407878:	str	x4, [x2, x0]
  40787c:	ldrh	w0, [x1, #8]
  407880:	strh	w0, [x3, #8]
  407884:	add	x2, x23, #0x2c8
  407888:	str	x2, [sp, #176]
  40788c:	mov	x0, x2
  407890:	str	w5, [sp, #184]
  407894:	bl	401900 <strlen@plt>
  407898:	ldr	x2, [sp, #176]
  40789c:	mov	w3, #0x5d                  	// #93
  4078a0:	ldr	w5, [sp, #184]
  4078a4:	mov	x1, x2
  4078a8:	strh	w3, [x2, x0]
  4078ac:	ldp	x4, x0, [sp, #160]
  4078b0:	mov	x3, x21
  4078b4:	mov	w2, w28
  4078b8:	str	w5, [sp, #160]
  4078bc:	bl	401cc0 <printf@plt>
  4078c0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4078c4:	add	x1, x1, #0x3b0
  4078c8:	mov	w2, #0x5                   	// #5
  4078cc:	mov	x0, #0x0                   	// #0
  4078d0:	bl	401c70 <dcgettext@plt>
  4078d4:	bl	401cc0 <printf@plt>
  4078d8:	ldr	w5, [sp, #160]
  4078dc:	b	40735c <ferror@plt+0x561c>
  4078e0:	stp	xzr, xzr, [sp, #120]
  4078e4:	b	4072cc <ferror@plt+0x558c>
  4078e8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4078ec:	mov	w2, #0x5                   	// #5
  4078f0:	add	x1, x1, #0xc38
  4078f4:	mov	x0, #0x0                   	// #0
  4078f8:	bl	401c70 <dcgettext@plt>
  4078fc:	str	x0, [sp, #160]
  407900:	b	4076f0 <ferror@plt+0x59b0>
  407904:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  407908:	add	x1, x1, #0xca8
  40790c:	b	4078ac <ferror@plt+0x5b6c>
  407910:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  407914:	mov	w2, #0x5                   	// #5
  407918:	add	x1, x1, #0xca0
  40791c:	mov	x0, #0x0                   	// #0
  407920:	bl	401c70 <dcgettext@plt>
  407924:	str	x0, [sp, #160]
  407928:	b	4076f0 <ferror@plt+0x59b0>
  40792c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407930:	add	x1, x1, #0x1a0
  407934:	b	4078ac <ferror@plt+0x5b6c>
  407938:	mov	x0, x10
  40793c:	str	w5, [sp, #192]
  407940:	str	w2, [sp, #204]
  407944:	bl	401900 <strlen@plt>
  407948:	ldp	x10, x4, [sp, #176]
  40794c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407950:	add	x1, x1, #0x390
  407954:	ldr	w2, [sp, #204]
  407958:	ldr	w5, [sp, #192]
  40795c:	ldr	x11, [x1]
  407960:	add	x3, x10, x0
  407964:	str	x11, [x10, x0]
  407968:	and	w4, w4, #0xfffffffe
  40796c:	ldur	x0, [x1, #6]
  407970:	stur	x0, [x3, #6]
  407974:	and	w4, w4, #0xf00fffff
  407978:	cbz	w2, 4079b8 <ferror@plt+0x5c78>
  40797c:	add	x1, x23, #0x2c8
  407980:	and	w4, w4, #0xfffffff
  407984:	mov	x0, x1
  407988:	str	x1, [sp, #176]
  40798c:	str	w4, [sp, #184]
  407990:	str	w5, [sp, #192]
  407994:	bl	401900 <strlen@plt>
  407998:	ldr	x1, [sp, #176]
  40799c:	adrp	x3, 44e000 <warn@@Base+0x76c0>
  4079a0:	add	x3, x3, #0x3a0
  4079a4:	ldr	w4, [sp, #184]
  4079a8:	add	x2, x1, x0
  4079ac:	ldr	w5, [sp, #192]
  4079b0:	ldp	x0, x1, [x3]
  4079b4:	stp	x0, x1, [x2]
  4079b8:	cbz	w4, 407884 <ferror@plt+0x5b44>
  4079bc:	b	40784c <ferror@plt+0x5b0c>
  4079c0:	ldr	x3, [sp, #104]
  4079c4:	str	x27, [sp, #104]
  4079c8:	b	4075ac <ferror@plt+0x586c>
  4079cc:	mov	w2, #0x5                   	// #5
  4079d0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4079d4:	add	x1, x1, #0x200
  4079d8:	bl	401c70 <dcgettext@plt>
  4079dc:	ldr	w1, [x28, #100]
  4079e0:	bl	446368 <error@@Base>
  4079e4:	mov	w0, #0x0                   	// #0
  4079e8:	ldp	x25, x26, [sp, #64]
  4079ec:	b	4074a4 <ferror@plt+0x5764>
  4079f0:	mov	w2, #0x5                   	// #5
  4079f4:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4079f8:	add	x1, x1, #0x260
  4079fc:	bl	401c70 <dcgettext@plt>
  407a00:	mov	x1, x21
  407a04:	bl	446368 <error@@Base>
  407a08:	mov	w0, #0x0                   	// #0
  407a0c:	ldp	x21, x22, [sp, #32]
  407a10:	ldp	x25, x26, [sp, #64]
  407a14:	b	4074a4 <ferror@plt+0x5764>
  407a18:	cmp	w2, #0x4
  407a1c:	b.eq	407b54 <ferror@plt+0x5e14>  // b.none
  407a20:	stp	x29, x30, [sp, #-32]!
  407a24:	mov	x29, sp
  407a28:	stp	x19, x20, [sp, #16]
  407a2c:	mov	w20, w2
  407a30:	mov	x2, x0
  407a34:	b.ls	407a60 <ferror@plt+0x5d20>  // b.plast
  407a38:	cmp	w20, #0x8
  407a3c:	b.eq	407b48 <ferror@plt+0x5e08>  // b.none
  407a40:	b.ls	407ae8 <ferror@plt+0x5da8>  // b.plast
  407a44:	adrp	x4, 44e000 <warn@@Base+0x76c0>
  407a48:	cmp	w20, #0x9
  407a4c:	add	x0, x4, #0x570
  407a50:	b.ne	407b60 <ferror@plt+0x5e20>  // b.any
  407a54:	ldp	x19, x20, [sp, #16]
  407a58:	ldp	x29, x30, [sp], #32
  407a5c:	ret
  407a60:	cmp	w20, #0x2
  407a64:	b.eq	407b3c <ferror@plt+0x5dfc>  // b.none
  407a68:	b.ls	407b0c <ferror@plt+0x5dcc>  // b.plast
  407a6c:	adrp	x4, 44e000 <warn@@Base+0x76c0>
  407a70:	cmp	w20, #0x3
  407a74:	add	x0, x4, #0x568
  407a78:	b.eq	407a54 <ferror@plt+0x5d14>  // b.none
  407a7c:	sub	w0, w20, #0xa
  407a80:	cmp	w0, #0x2
  407a84:	b.hi	407bac <ferror@plt+0x5e6c>  // b.pmore
  407a88:	ldrh	w0, [x1]
  407a8c:	cmp	w0, #0xf
  407a90:	b.eq	407bd4 <ferror@plt+0x5e94>  // b.none
  407a94:	cmp	w20, #0xa
  407a98:	b.ne	407aac <ferror@plt+0x5d6c>  // b.any
  407a9c:	ldrb	w0, [x2]
  407aa0:	cmp	w0, #0x3
  407aa4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  407aa8:	b.eq	407bf0 <ferror@plt+0x5eb0>  // b.none
  407aac:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407ab0:	add	x1, x1, #0x5c8
  407ab4:	mov	w2, #0x5                   	// #5
  407ab8:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  407abc:	add	x19, x19, #0x420
  407ac0:	add	x19, x19, #0x378
  407ac4:	mov	x0, #0x0                   	// #0
  407ac8:	bl	401c70 <dcgettext@plt>
  407acc:	mov	x2, x0
  407ad0:	mov	w3, w20
  407ad4:	mov	x0, x19
  407ad8:	mov	x1, #0x20                  	// #32
  407adc:	bl	4019e0 <snprintf@plt>
  407ae0:	mov	x0, x19
  407ae4:	b	407a54 <ferror@plt+0x5d14>
  407ae8:	cmp	w20, #0x5
  407aec:	b.eq	407b30 <ferror@plt+0x5df0>  // b.none
  407af0:	cmp	w20, #0x6
  407af4:	b.ne	407a7c <ferror@plt+0x5d3c>  // b.any
  407af8:	adrp	x0, 45f000 <warn@@Base+0x186c0>
  407afc:	add	x0, x0, #0x560
  407b00:	ldp	x19, x20, [sp, #16]
  407b04:	ldp	x29, x30, [sp], #32
  407b08:	ret
  407b0c:	cbz	w20, 407b24 <ferror@plt+0x5de4>
  407b10:	cmp	w20, #0x1
  407b14:	b.ne	407a7c <ferror@plt+0x5d3c>  // b.any
  407b18:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b1c:	add	x0, x0, #0x548
  407b20:	b	407a54 <ferror@plt+0x5d14>
  407b24:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b28:	add	x0, x0, #0x538
  407b2c:	b	407a54 <ferror@plt+0x5d14>
  407b30:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b34:	add	x0, x0, #0x560
  407b38:	b	407a54 <ferror@plt+0x5d14>
  407b3c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b40:	add	x0, x0, #0x578
  407b44:	b	407a54 <ferror@plt+0x5d14>
  407b48:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b4c:	add	x0, x0, #0x558
  407b50:	b	407a54 <ferror@plt+0x5d14>
  407b54:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407b58:	add	x0, x0, #0x540
  407b5c:	ret
  407b60:	sub	w0, w20, #0xd
  407b64:	cmp	w0, #0x2
  407b68:	b.hi	407a7c <ferror@plt+0x5d3c>  // b.pmore
  407b6c:	ldrh	w0, [x1]
  407b70:	cmp	w0, #0x28
  407b74:	b.eq	407b98 <ferror@plt+0x5e58>  // b.none
  407b78:	cmp	w0, #0x2b
  407b7c:	b.ne	407bbc <ferror@plt+0x5e7c>  // b.any
  407b80:	cmp	w20, #0xd
  407b84:	b.eq	407bfc <ferror@plt+0x5ebc>  // b.none
  407b88:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407b8c:	mov	w2, #0x5                   	// #5
  407b90:	add	x1, x1, #0x5a8
  407b94:	b	407ab8 <ferror@plt+0x5d78>
  407b98:	cmp	w20, #0xd
  407b9c:	b.ne	407b88 <ferror@plt+0x5e48>  // b.any
  407ba0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ba4:	add	x0, x0, #0x528
  407ba8:	b	407a54 <ferror@plt+0x5d14>
  407bac:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407bb0:	mov	w2, #0x5                   	// #5
  407bb4:	add	x1, x1, #0x5e0
  407bb8:	b	407ab8 <ferror@plt+0x5d78>
  407bbc:	cmp	w0, #0xf
  407bc0:	ccmp	w20, #0xd, #0x0, eq  // eq = none
  407bc4:	b.ne	407b88 <ferror@plt+0x5e48>  // b.any
  407bc8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407bcc:	add	x0, x0, #0x590
  407bd0:	b	407a54 <ferror@plt+0x5d14>
  407bd4:	cmp	w20, #0xb
  407bd8:	b.eq	407c08 <ferror@plt+0x5ec8>  // b.none
  407bdc:	cmp	w20, #0xc
  407be0:	b.ne	407a94 <ferror@plt+0x5d54>  // b.any
  407be4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407be8:	add	x0, x0, #0x550
  407bec:	b	407a54 <ferror@plt+0x5d14>
  407bf0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407bf4:	add	x0, x0, #0x5a0
  407bf8:	b	407a54 <ferror@plt+0x5d14>
  407bfc:	adrp	x0, 45d000 <warn@@Base+0x166c0>
  407c00:	add	x0, x0, #0xb0
  407c04:	b	407a54 <ferror@plt+0x5d14>
  407c08:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407c0c:	add	x0, x0, #0x580
  407c10:	b	407a54 <ferror@plt+0x5d14>
  407c14:	nop
  407c18:	stp	x29, x30, [sp, #-32]!
  407c1c:	cmp	w1, #0x12
  407c20:	mov	x29, sp
  407c24:	stp	x19, x20, [sp, #16]
  407c28:	mov	w19, w1
  407c2c:	b.ls	407c6c <ferror@plt+0x5f2c>  // b.plast
  407c30:	cmp	w19, #0x3f
  407c34:	b.ls	407d6c <ferror@plt+0x602c>  // b.plast
  407c38:	ldrh	w0, [x0]
  407c3c:	cmp	w0, #0x8c
  407c40:	b.eq	407dd4 <ferror@plt+0x6094>  // b.none
  407c44:	b.hi	407d58 <ferror@plt+0x6018>  // b.pmore
  407c48:	cmp	w0, #0x28
  407c4c:	b.ne	407da8 <ferror@plt+0x6068>  // b.any
  407c50:	cmp	w19, #0x41
  407c54:	b.eq	407df0 <ferror@plt+0x60b0>  // b.none
  407c58:	cmp	w19, #0x61
  407c5c:	b.ne	407d6c <ferror@plt+0x602c>  // b.any
  407c60:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  407c64:	add	x0, x0, #0x8f8
  407c68:	b	407c8c <ferror@plt+0x5f4c>
  407c6c:	adrp	x1, 46b000 <warn@@Base+0x246c0>
  407c70:	add	x1, x1, #0xa48
  407c74:	ldrb	w1, [x1, w19, uxtw]
  407c78:	adr	x2, 407c84 <ferror@plt+0x5f44>
  407c7c:	add	x1, x2, w1, sxtb #2
  407c80:	br	x1
  407c84:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407c88:	add	x0, x0, #0x5f0
  407c8c:	ldp	x19, x20, [sp, #16]
  407c90:	ldp	x29, x30, [sp], #32
  407c94:	ret
  407c98:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407c9c:	add	x0, x0, #0x600
  407ca0:	b	407c8c <ferror@plt+0x5f4c>
  407ca4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ca8:	add	x0, x0, #0x610
  407cac:	b	407c8c <ferror@plt+0x5f4c>
  407cb0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407cb4:	add	x0, x0, #0x620
  407cb8:	b	407c8c <ferror@plt+0x5f4c>
  407cbc:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407cc0:	add	x0, x0, #0x630
  407cc4:	b	407c8c <ferror@plt+0x5f4c>
  407cc8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ccc:	add	x0, x0, #0x640
  407cd0:	b	407c8c <ferror@plt+0x5f4c>
  407cd4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407cd8:	add	x0, x0, #0x650
  407cdc:	b	407c8c <ferror@plt+0x5f4c>
  407ce0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ce4:	add	x0, x0, #0x660
  407ce8:	b	407c8c <ferror@plt+0x5f4c>
  407cec:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407cf0:	add	x0, x0, #0x678
  407cf4:	b	407c8c <ferror@plt+0x5f4c>
  407cf8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407cfc:	add	x0, x0, #0x688
  407d00:	b	407c8c <ferror@plt+0x5f4c>
  407d04:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d08:	add	x0, x0, #0x698
  407d0c:	b	407c8c <ferror@plt+0x5f4c>
  407d10:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d14:	add	x0, x0, #0x6b0
  407d18:	b	407c8c <ferror@plt+0x5f4c>
  407d1c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d20:	add	x0, x0, #0x6b8
  407d24:	b	407c8c <ferror@plt+0x5f4c>
  407d28:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d2c:	add	x0, x0, #0x6c0
  407d30:	b	407c8c <ferror@plt+0x5f4c>
  407d34:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d38:	add	x0, x0, #0x6d0
  407d3c:	b	407c8c <ferror@plt+0x5f4c>
  407d40:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d44:	add	x0, x0, #0x6f0
  407d48:	b	407c8c <ferror@plt+0x5f4c>
  407d4c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407d50:	add	x0, x0, #0x700
  407d54:	b	407c8c <ferror@plt+0x5f4c>
  407d58:	cmp	w0, #0xdd
  407d5c:	b.eq	407db0 <ferror@plt+0x6070>  // b.none
  407d60:	mov	w1, #0x1059                	// #4185
  407d64:	cmp	w0, w1
  407d68:	b.eq	407db0 <ferror@plt+0x6070>  // b.none
  407d6c:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  407d70:	add	x20, x20, #0x420
  407d74:	add	x20, x20, #0x398
  407d78:	mov	w2, #0x5                   	// #5
  407d7c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  407d80:	mov	x0, #0x0                   	// #0
  407d84:	add	x1, x1, #0xa10
  407d88:	bl	401c70 <dcgettext@plt>
  407d8c:	mov	w3, w19
  407d90:	mov	x2, x0
  407d94:	mov	x1, #0x20                  	// #32
  407d98:	mov	x0, x20
  407d9c:	bl	4019e0 <snprintf@plt>
  407da0:	mov	x0, x20
  407da4:	b	407c8c <ferror@plt+0x5f4c>
  407da8:	cmp	w0, #0x69
  407dac:	b.ne	407d6c <ferror@plt+0x602c>  // b.any
  407db0:	cmp	w19, #0xff
  407db4:	b.ne	407d6c <ferror@plt+0x602c>  // b.any
  407db8:	ldp	x19, x20, [sp, #16]
  407dbc:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407dc0:	ldp	x29, x30, [sp], #32
  407dc4:	add	x1, x1, #0x730
  407dc8:	mov	w2, #0x5                   	// #5
  407dcc:	mov	x0, #0x0                   	// #0
  407dd0:	b	401c70 <dcgettext@plt>
  407dd4:	cmp	w19, #0x40
  407dd8:	b.eq	407dfc <ferror@plt+0x60bc>  // b.none
  407ddc:	cmp	w19, #0x41
  407de0:	b.ne	407d6c <ferror@plt+0x602c>  // b.any
  407de4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407de8:	add	x0, x0, #0x720
  407dec:	b	407c8c <ferror@plt+0x5f4c>
  407df0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407df4:	add	x0, x0, #0x710
  407df8:	b	407c8c <ferror@plt+0x5f4c>
  407dfc:	ldp	x19, x20, [sp, #16]
  407e00:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  407e04:	ldp	x29, x30, [sp], #32
  407e08:	add	x1, x1, #0x740
  407e0c:	mov	w2, #0x5                   	// #5
  407e10:	mov	x0, #0x0                   	// #0
  407e14:	b	401c70 <dcgettext@plt>
  407e18:	and	w3, w1, #0xff000000
  407e1c:	mov	w2, #0x78000000            	// #2013265920
  407e20:	cmp	w3, w2
  407e24:	b.eq	407f1c <ferror@plt+0x61dc>  // b.none
  407e28:	mov	w0, #0x5                   	// #5
  407e2c:	movk	w0, #0x6000, lsl #16
  407e30:	cmp	w1, w0
  407e34:	b.eq	407f28 <ferror@plt+0x61e8>  // b.none
  407e38:	b.hi	407e74 <ferror@plt+0x6134>  // b.pmore
  407e3c:	mov	w0, #0x2                   	// #2
  407e40:	movk	w0, #0x6000, lsl #16
  407e44:	cmp	w1, w0
  407e48:	b.eq	407f10 <ferror@plt+0x61d0>  // b.none
  407e4c:	b.ls	407ea0 <ferror@plt+0x6160>  // b.plast
  407e50:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407e54:	mov	w2, #0x3                   	// #3
  407e58:	movk	w2, #0x6000, lsl #16
  407e5c:	cmp	w1, w2
  407e60:	add	x1, x0, #0x758
  407e64:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407e68:	add	x0, x0, #0x7c8
  407e6c:	csel	x0, x0, x1, ne  // ne = any
  407e70:	ret
  407e74:	mov	w0, #0x1                   	// #1
  407e78:	movk	w0, #0x7000, lsl #16
  407e7c:	cmp	w1, w0
  407e80:	b.eq	407f04 <ferror@plt+0x61c4>  // b.none
  407e84:	b.ls	407ec4 <ferror@plt+0x6184>  // b.plast
  407e88:	mov	w2, #0x79000000            	// #2030043136
  407e8c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407e90:	cmp	w1, w2
  407e94:	add	x0, x0, #0x7f8
  407e98:	csel	x0, x0, xzr, eq  // eq = none
  407e9c:	ret
  407ea0:	mov	w0, #0x60000000            	// #1610612736
  407ea4:	cmp	w1, w0
  407ea8:	b.eq	407ef8 <ferror@plt+0x61b8>  // b.none
  407eac:	add	w0, w0, #0x1
  407eb0:	cmp	w1, w0
  407eb4:	b.ne	407f34 <ferror@plt+0x61f4>  // b.any
  407eb8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ebc:	add	x0, x0, #0x7b0
  407ec0:	ret
  407ec4:	mov	w0, #0x6                   	// #6
  407ec8:	movk	w0, #0x6000, lsl #16
  407ecc:	cmp	w1, w0
  407ed0:	b.eq	407eec <ferror@plt+0x61ac>  // b.none
  407ed4:	mov	w0, #0x70000000            	// #1879048192
  407ed8:	cmp	w1, w0
  407edc:	b.ne	407f34 <ferror@plt+0x61f4>  // b.any
  407ee0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ee4:	add	x0, x0, #0x768
  407ee8:	ret
  407eec:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407ef0:	add	x0, x0, #0x7e8
  407ef4:	ret
  407ef8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407efc:	add	x0, x0, #0x788
  407f00:	ret
  407f04:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407f08:	add	x0, x0, #0x7d8
  407f0c:	ret
  407f10:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407f14:	add	x0, x0, #0x778
  407f18:	ret
  407f1c:	ubfx	x1, x1, #16, #8
  407f20:	add	x0, x0, #0x52
  407f24:	b	407c18 <ferror@plt+0x5ed8>
  407f28:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407f2c:	add	x0, x0, #0x798
  407f30:	ret
  407f34:	mov	x0, #0x0                   	// #0
  407f38:	ret
  407f3c:	nop
  407f40:	mov	x3, x0
  407f44:	mov	x0, #0xfdf5                	// #65013
  407f48:	movk	x0, #0x6fff, lsl #16
  407f4c:	cmp	x2, x0
  407f50:	b.eq	40862c <ferror@plt+0x68ec>  // b.none
  407f54:	stp	x29, x30, [sp, #-32]!
  407f58:	mov	x29, sp
  407f5c:	stp	x19, x20, [sp, #16]
  407f60:	mov	x20, x2
  407f64:	b.hi	407fb8 <ferror@plt+0x6278>  // b.pmore
  407f68:	cmp	x2, #0x22
  407f6c:	b.hi	4081a4 <ferror@plt+0x6464>  // b.pmore
  407f70:	cmp	w2, #0x22
  407f74:	b.hi	4081a4 <ferror@plt+0x6464>  // b.pmore
  407f78:	adrp	x2, 46b000 <warn@@Base+0x246c0>
  407f7c:	add	x2, x2, #0xa5c
  407f80:	ldrh	w0, [x2, w20, uxtw #1]
  407f84:	adr	x2, 407f90 <ferror@plt+0x6250>
  407f88:	add	x0, x2, w0, sxth #2
  407f8c:	br	x0
  407f90:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407f94:	add	x0, x0, #0x998
  407f98:	ldp	x19, x20, [sp, #16]
  407f9c:	ldp	x29, x30, [sp], #32
  407fa0:	ret
  407fa4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  407fa8:	add	x0, x0, #0xaa8
  407fac:	ldp	x19, x20, [sp, #16]
  407fb0:	ldp	x29, x30, [sp], #32
  407fb4:	ret
  407fb8:	mov	x0, #0xfefa                	// #65274
  407fbc:	movk	x0, #0x6fff, lsl #16
  407fc0:	cmp	x2, x0
  407fc4:	b.eq	408620 <ferror@plt+0x68e0>  // b.none
  407fc8:	b.ls	40801c <ferror@plt+0x62dc>  // b.plast
  407fcc:	mov	x0, #0xfffb                	// #65531
  407fd0:	movk	x0, #0x6fff, lsl #16
  407fd4:	cmp	x2, x0
  407fd8:	b.eq	408488 <ferror@plt+0x6748>  // b.none
  407fdc:	b.ls	40824c <ferror@plt+0x650c>  // b.plast
  407fe0:	mov	w0, #0x6fffffff            	// #1879048191
  407fe4:	cmp	x2, x0
  407fe8:	b.eq	40844c <ferror@plt+0x670c>  // b.none
  407fec:	b.ls	40821c <ferror@plt+0x64dc>  // b.plast
  407ff0:	mov	x0, #0x7ffffffe            	// #2147483646
  407ff4:	cmp	x2, x0
  407ff8:	b.eq	4083fc <ferror@plt+0x66bc>  // b.none
  407ffc:	mov	x0, #0x7fffffff            	// #2147483647
  408000:	cmp	x2, x0
  408004:	b.ne	408074 <ferror@plt+0x6334>  // b.any
  408008:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  40800c:	add	x0, x0, #0x6a8
  408010:	ldp	x19, x20, [sp, #16]
  408014:	ldp	x29, x30, [sp], #32
  408018:	ret
  40801c:	mov	x0, #0xfdfe                	// #65022
  408020:	movk	x0, #0x6fff, lsl #16
  408024:	cmp	x2, x0
  408028:	b.eq	408494 <ferror@plt+0x6754>  // b.none
  40802c:	b.ls	4080ec <ferror@plt+0x63ac>  // b.plast
  408030:	mov	x0, #0xfef6                	// #65270
  408034:	movk	x0, #0x6fff, lsl #16
  408038:	cmp	x2, x0
  40803c:	b.eq	408438 <ferror@plt+0x66f8>  // b.none
  408040:	b.ls	4080bc <ferror@plt+0x637c>  // b.plast
  408044:	mov	x0, #0xfef8                	// #65272
  408048:	movk	x0, #0x6fff, lsl #16
  40804c:	cmp	x2, x0
  408050:	b.eq	4083e8 <ferror@plt+0x66a8>  // b.none
  408054:	add	x0, x0, #0x1
  408058:	cmp	x2, x0
  40805c:	b.ne	408098 <ferror@plt+0x6358>  // b.any
  408060:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408064:	add	x0, x0, #0x9e0
  408068:	ldp	x19, x20, [sp, #16]
  40806c:	ldp	x29, x30, [sp], #32
  408070:	ret
  408074:	mov	x0, #0xfffd                	// #65533
  408078:	movk	x0, #0x7fff, lsl #16
  40807c:	cmp	x2, x0
  408080:	b.ne	4086b4 <ferror@plt+0x6974>  // b.any
  408084:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  408088:	add	x0, x0, #0x698
  40808c:	ldp	x19, x20, [sp, #16]
  408090:	ldp	x29, x30, [sp], #32
  408094:	ret
  408098:	mov	x0, #0xfef7                	// #65271
  40809c:	movk	x0, #0x6fff, lsl #16
  4080a0:	cmp	x2, x0
  4080a4:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  4080a8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4080ac:	add	x0, x0, #0xa10
  4080b0:	ldp	x19, x20, [sp, #16]
  4080b4:	ldp	x29, x30, [sp], #32
  4080b8:	ret
  4080bc:	mov	x0, #0xfe00                	// #65024
  4080c0:	movk	x0, #0x6fff, lsl #16
  4080c4:	cmp	x2, x0
  4080c8:	b.eq	4083d4 <ferror@plt+0x6694>  // b.none
  4080cc:	add	x0, x0, #0xf5
  4080d0:	cmp	x2, x0
  4080d4:	b.ne	408130 <ferror@plt+0x63f0>  // b.any
  4080d8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4080dc:	add	x0, x0, #0x978
  4080e0:	ldp	x19, x20, [sp, #16]
  4080e4:	ldp	x29, x30, [sp], #32
  4080e8:	ret
  4080ec:	mov	x0, #0xfdfa                	// #65018
  4080f0:	movk	x0, #0x6fff, lsl #16
  4080f4:	cmp	x2, x0
  4080f8:	b.eq	408474 <ferror@plt+0x6734>  // b.none
  4080fc:	b.ls	408178 <ferror@plt+0x6438>  // b.plast
  408100:	mov	x0, #0xfdfc                	// #65020
  408104:	movk	x0, #0x6fff, lsl #16
  408108:	cmp	x2, x0
  40810c:	b.eq	4083c0 <ferror@plt+0x6680>  // b.none
  408110:	add	x0, x0, #0x1
  408114:	cmp	x2, x0
  408118:	b.ne	408154 <ferror@plt+0x6414>  // b.any
  40811c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408120:	add	x0, x0, #0x948
  408124:	ldp	x19, x20, [sp, #16]
  408128:	ldp	x29, x30, [sp], #32
  40812c:	ret
  408130:	mov	x0, #0xfdff                	// #65023
  408134:	movk	x0, #0x6fff, lsl #16
  408138:	cmp	x2, x0
  40813c:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  408140:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408144:	add	x0, x0, #0xa58
  408148:	ldp	x19, x20, [sp, #16]
  40814c:	ldp	x29, x30, [sp], #32
  408150:	ret
  408154:	mov	x0, #0xfdfb                	// #65019
  408158:	movk	x0, #0x6fff, lsl #16
  40815c:	cmp	x2, x0
  408160:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  408164:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408168:	add	x0, x0, #0x9f0
  40816c:	ldp	x19, x20, [sp, #16]
  408170:	ldp	x29, x30, [sp], #32
  408174:	ret
  408178:	mov	x0, #0xfdf8                	// #65016
  40817c:	movk	x0, #0x6fff, lsl #16
  408180:	cmp	x2, x0
  408184:	b.eq	408424 <ferror@plt+0x66e4>  // b.none
  408188:	b.ls	408290 <ferror@plt+0x6550>  // b.plast
  40818c:	mov	x0, #0xfdf9                	// #65017
  408190:	adrp	x4, 44e000 <warn@@Base+0x76c0>
  408194:	movk	x0, #0x6fff, lsl #16
  408198:	cmp	x2, x0
  40819c:	add	x0, x4, #0x958
  4081a0:	b.eq	407f98 <ferror@plt+0x6258>  // b.none
  4081a4:	ldrh	w0, [x1]
  4081a8:	mov	x1, #0xfffffffffffffff3    	// #-13
  4081ac:	movk	x1, #0x9fff, lsl #16
  4081b0:	mov	x2, #0xeff3                	// #61427
  4081b4:	add	x1, x20, x1
  4081b8:	movk	x2, #0xfff, lsl #16
  4081bc:	cmp	x1, x2
  4081c0:	b.hi	408638 <ferror@plt+0x68f8>  // b.pmore
  4081c4:	cmp	w0, #0xf
  4081c8:	b.eq	408658 <ferror@plt+0x6918>  // b.none
  4081cc:	cmp	w0, #0x32
  4081d0:	b.eq	408694 <ferror@plt+0x6954>  // b.none
  4081d4:	ldrb	w0, [x3]
  4081d8:	cmp	w0, #0x6
  4081dc:	b.eq	4086a4 <ferror@plt+0x6964>  // b.none
  4081e0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4081e4:	add	x1, x1, #0xaf8
  4081e8:	mov	w2, #0x5                   	// #5
  4081ec:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  4081f0:	add	x19, x19, #0x420
  4081f4:	add	x19, x19, #0x3b8
  4081f8:	mov	x0, #0x0                   	// #0
  4081fc:	bl	401c70 <dcgettext@plt>
  408200:	mov	x2, x0
  408204:	mov	x3, x20
  408208:	mov	x0, x19
  40820c:	mov	x1, #0x40                  	// #64
  408210:	bl	4019e0 <snprintf@plt>
  408214:	mov	x0, x19
  408218:	b	407f98 <ferror@plt+0x6258>
  40821c:	mov	x0, #0xfffd                	// #65533
  408220:	movk	x0, #0x6fff, lsl #16
  408224:	cmp	x2, x0
  408228:	b.eq	4083ac <ferror@plt+0x666c>  // b.none
  40822c:	add	x0, x0, #0x1
  408230:	cmp	x2, x0
  408234:	b.ne	4082c0 <ferror@plt+0x6580>  // b.any
  408238:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40823c:	add	x0, x0, #0xa20
  408240:	ldp	x19, x20, [sp, #16]
  408244:	ldp	x29, x30, [sp], #32
  408248:	ret
  40824c:	mov	x0, #0xfeff                	// #65279
  408250:	movk	x0, #0x6fff, lsl #16
  408254:	cmp	x2, x0
  408258:	b.eq	408460 <ferror@plt+0x6720>  // b.none
  40825c:	b.ls	408308 <ferror@plt+0x65c8>  // b.plast
  408260:	mov	x0, #0xfff9                	// #65529
  408264:	movk	x0, #0x6fff, lsl #16
  408268:	cmp	x2, x0
  40826c:	b.eq	408398 <ferror@plt+0x6658>  // b.none
  408270:	add	x0, x0, #0x1
  408274:	cmp	x2, x0
  408278:	b.ne	4082e4 <ferror@plt+0x65a4>  // b.any
  40827c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408280:	add	x0, x0, #0x9d0
  408284:	ldp	x19, x20, [sp, #16]
  408288:	ldp	x29, x30, [sp], #32
  40828c:	ret
  408290:	mov	x0, #0xfdf6                	// #65014
  408294:	movk	x0, #0x6fff, lsl #16
  408298:	cmp	x2, x0
  40829c:	b.eq	408384 <ferror@plt+0x6644>  // b.none
  4082a0:	add	x0, x0, #0x1
  4082a4:	cmp	x2, x0
  4082a8:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  4082ac:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4082b0:	add	x0, x0, #0x930
  4082b4:	ldp	x19, x20, [sp, #16]
  4082b8:	ldp	x29, x30, [sp], #32
  4082bc:	ret
  4082c0:	mov	x0, #0xfffc                	// #65532
  4082c4:	movk	x0, #0x6fff, lsl #16
  4082c8:	cmp	x2, x0
  4082cc:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  4082d0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4082d4:	add	x0, x0, #0xa50
  4082d8:	ldp	x19, x20, [sp, #16]
  4082dc:	ldp	x29, x30, [sp], #32
  4082e0:	ret
  4082e4:	mov	x0, #0xfff0                	// #65520
  4082e8:	movk	x0, #0x6fff, lsl #16
  4082ec:	cmp	x2, x0
  4082f0:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  4082f4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4082f8:	add	x0, x0, #0xa48
  4082fc:	ldp	x19, x20, [sp, #16]
  408300:	ldp	x29, x30, [sp], #32
  408304:	ret
  408308:	mov	x0, #0xfefd                	// #65277
  40830c:	movk	x0, #0x6fff, lsl #16
  408310:	cmp	x2, x0
  408314:	b.eq	408410 <ferror@plt+0x66d0>  // b.none
  408318:	b.ls	408340 <ferror@plt+0x6600>  // b.plast
  40831c:	mov	x0, #0xfefe                	// #65278
  408320:	adrp	x4, 44e000 <warn@@Base+0x76c0>
  408324:	movk	x0, #0x6fff, lsl #16
  408328:	cmp	x2, x0
  40832c:	add	x0, x4, #0x9f8
  408330:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  408334:	ldp	x19, x20, [sp, #16]
  408338:	ldp	x29, x30, [sp], #32
  40833c:	ret
  408340:	mov	x0, #0xfefb                	// #65275
  408344:	movk	x0, #0x6fff, lsl #16
  408348:	cmp	x2, x0
  40834c:	b.eq	408370 <ferror@plt+0x6630>  // b.none
  408350:	add	x0, x0, #0x1
  408354:	cmp	x2, x0
  408358:	b.ne	4081a4 <ferror@plt+0x6464>  // b.any
  40835c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408360:	add	x0, x0, #0x9c0
  408364:	ldp	x19, x20, [sp, #16]
  408368:	ldp	x29, x30, [sp], #32
  40836c:	ret
  408370:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408374:	add	x0, x0, #0x9a8
  408378:	ldp	x19, x20, [sp, #16]
  40837c:	ldp	x29, x30, [sp], #32
  408380:	ret
  408384:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408388:	add	x0, x0, #0xa88
  40838c:	ldp	x19, x20, [sp, #16]
  408390:	ldp	x29, x30, [sp], #32
  408394:	ret
  408398:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40839c:	add	x0, x0, #0xa00
  4083a0:	ldp	x19, x20, [sp, #16]
  4083a4:	ldp	x29, x30, [sp], #32
  4083a8:	ret
  4083ac:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4083b0:	add	x0, x0, #0xa38
  4083b4:	ldp	x19, x20, [sp, #16]
  4083b8:	ldp	x29, x30, [sp], #32
  4083bc:	ret
  4083c0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4083c4:	add	x0, x0, #0x968
  4083c8:	ldp	x19, x20, [sp, #16]
  4083cc:	ldp	x29, x30, [sp], #32
  4083d0:	ret
  4083d4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4083d8:	add	x0, x0, #0xa98
  4083dc:	ldp	x19, x20, [sp, #16]
  4083e0:	ldp	x29, x30, [sp], #32
  4083e4:	ret
  4083e8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4083ec:	add	x0, x0, #0xa78
  4083f0:	ldp	x19, x20, [sp, #16]
  4083f4:	ldp	x29, x30, [sp], #32
  4083f8:	ret
  4083fc:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  408400:	add	x0, x0, #0x670
  408404:	ldp	x19, x20, [sp, #16]
  408408:	ldp	x29, x30, [sp], #32
  40840c:	ret
  408410:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408414:	add	x0, x0, #0x9a0
  408418:	ldp	x19, x20, [sp, #16]
  40841c:	ldp	x29, x30, [sp], #32
  408420:	ret
  408424:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408428:	add	x0, x0, #0xa68
  40842c:	ldp	x19, x20, [sp, #16]
  408430:	ldp	x29, x30, [sp], #32
  408434:	ret
  408438:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40843c:	add	x0, x0, #0x988
  408440:	ldp	x19, x20, [sp, #16]
  408444:	ldp	x29, x30, [sp], #32
  408448:	ret
  40844c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408450:	add	x0, x0, #0xa28
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldp	x29, x30, [sp], #32
  40845c:	ret
  408460:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408464:	add	x0, x0, #0x9b8
  408468:	ldp	x19, x20, [sp, #16]
  40846c:	ldp	x29, x30, [sp], #32
  408470:	ret
  408474:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408478:	add	x0, x0, #0x928
  40847c:	ldp	x19, x20, [sp, #16]
  408480:	ldp	x29, x30, [sp], #32
  408484:	ret
  408488:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40848c:	add	x0, x0, #0x9c8
  408490:	b	407f98 <ferror@plt+0x6258>
  408494:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408498:	add	x0, x0, #0x940
  40849c:	b	407f98 <ferror@plt+0x6258>
  4084a0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084a4:	add	x0, x0, #0x918
  4084a8:	b	407f98 <ferror@plt+0x6258>
  4084ac:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084b0:	add	x0, x0, #0x908
  4084b4:	b	407f98 <ferror@plt+0x6258>
  4084b8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084bc:	add	x0, x0, #0x8f8
  4084c0:	b	407f98 <ferror@plt+0x6258>
  4084c4:	adrp	x0, 459000 <warn@@Base+0x126c0>
  4084c8:	add	x0, x0, #0x418
  4084cc:	b	407f98 <ferror@plt+0x6258>
  4084d0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084d4:	add	x0, x0, #0x8f0
  4084d8:	b	407f98 <ferror@plt+0x6258>
  4084dc:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084e0:	add	x0, x0, #0x8e0
  4084e4:	b	407f98 <ferror@plt+0x6258>
  4084e8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084ec:	add	x0, x0, #0x8d0
  4084f0:	b	407f98 <ferror@plt+0x6258>
  4084f4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4084f8:	add	x0, x0, #0x8c0
  4084fc:	b	407f98 <ferror@plt+0x6258>
  408500:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408504:	add	x0, x0, #0x8b0
  408508:	b	407f98 <ferror@plt+0x6258>
  40850c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408510:	add	x0, x0, #0x8a0
  408514:	b	407f98 <ferror@plt+0x6258>
  408518:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40851c:	add	x0, x0, #0x898
  408520:	b	407f98 <ferror@plt+0x6258>
  408524:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408528:	add	x0, x0, #0x890
  40852c:	b	407f98 <ferror@plt+0x6258>
  408530:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408534:	add	x0, x0, #0x888
  408538:	b	407f98 <ferror@plt+0x6258>
  40853c:	adrp	x0, 459000 <warn@@Base+0x126c0>
  408540:	add	x0, x0, #0x800
  408544:	b	407f98 <ferror@plt+0x6258>
  408548:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40854c:	add	x0, x0, #0x880
  408550:	b	407f98 <ferror@plt+0x6258>
  408554:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408558:	add	x0, x0, #0x878
  40855c:	b	407f98 <ferror@plt+0x6258>
  408560:	adrp	x0, 468000 <warn@@Base+0x216c0>
  408564:	add	x0, x0, #0x298
  408568:	b	407f98 <ferror@plt+0x6258>
  40856c:	adrp	x0, 46a000 <warn@@Base+0x236c0>
  408570:	add	x0, x0, #0x848
  408574:	b	407f98 <ferror@plt+0x6258>
  408578:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40857c:	add	x0, x0, #0x870
  408580:	b	407f98 <ferror@plt+0x6258>
  408584:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408588:	add	x0, x0, #0x868
  40858c:	b	407f98 <ferror@plt+0x6258>
  408590:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408594:	add	x0, x0, #0x860
  408598:	b	407f98 <ferror@plt+0x6258>
  40859c:	adrp	x0, 459000 <warn@@Base+0x126c0>
  4085a0:	add	x0, x0, #0x760
  4085a4:	b	407f98 <ferror@plt+0x6258>
  4085a8:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085ac:	add	x0, x0, #0x858
  4085b0:	b	407f98 <ferror@plt+0x6258>
  4085b4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085b8:	add	x0, x0, #0x850
  4085bc:	b	407f98 <ferror@plt+0x6258>
  4085c0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085c4:	add	x0, x0, #0x848
  4085c8:	b	407f98 <ferror@plt+0x6258>
  4085cc:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085d0:	add	x0, x0, #0x840
  4085d4:	b	407f98 <ferror@plt+0x6258>
  4085d8:	adrp	x0, 461000 <warn@@Base+0x1a6c0>
  4085dc:	add	x0, x0, #0x858
  4085e0:	b	407f98 <ferror@plt+0x6258>
  4085e4:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085e8:	add	x0, x0, #0x838
  4085ec:	b	407f98 <ferror@plt+0x6258>
  4085f0:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  4085f4:	add	x0, x0, #0x830
  4085f8:	b	407f98 <ferror@plt+0x6258>
  4085fc:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408600:	add	x0, x0, #0x828
  408604:	b	407f98 <ferror@plt+0x6258>
  408608:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40860c:	add	x0, x0, #0x820
  408610:	b	407f98 <ferror@plt+0x6258>
  408614:	adrp	x0, 459000 <warn@@Base+0x126c0>
  408618:	add	x0, x0, #0x810
  40861c:	b	407f98 <ferror@plt+0x6258>
  408620:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408624:	add	x0, x0, #0x970
  408628:	b	407f98 <ferror@plt+0x6258>
  40862c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408630:	add	x0, x0, #0xad0
  408634:	ret
  408638:	cmp	w0, #0xf
  40863c:	b.ne	408684 <ferror@plt+0x6944>  // b.any
  408640:	mov	x0, #0xffffffffffff0000    	// #-65536
  408644:	mov	x1, #0xfffffff             	// #268435455
  408648:	movk	x0, #0xa000, lsl #16
  40864c:	add	x0, x20, x0
  408650:	cmp	x0, x1
  408654:	b.hi	408684 <ferror@plt+0x6944>  // b.pmore
  408658:	mov	x1, #0xffffffffffff0000    	// #-65536
  40865c:	movk	x1, #0xa000, lsl #16
  408660:	add	x1, x20, x1
  408664:	cmp	x1, #0x17
  408668:	b.hi	4081e0 <ferror@plt+0x64a0>  // b.pmore
  40866c:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  408670:	add	x0, x0, #0x8e0
  408674:	add	x0, x0, #0x318
  408678:	ldr	x0, [x0, x1, lsl #3]
  40867c:	cbnz	x0, 407f98 <ferror@plt+0x6258>
  408680:	b	4081e0 <ferror@plt+0x64a0>
  408684:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408688:	mov	w2, #0x5                   	// #5
  40868c:	add	x1, x1, #0xb18
  408690:	b	4081ec <ferror@plt+0x64ac>
  408694:	mov	x0, x20
  408698:	bl	402b58 <ferror@plt+0xe18>
  40869c:	cbnz	x0, 407f98 <ferror@plt+0x6258>
  4086a0:	b	4081e0 <ferror@plt+0x64a0>
  4086a4:	mov	x0, x20
  4086a8:	bl	402d38 <ferror@plt+0xff8>
  4086ac:	cbnz	x0, 407f98 <ferror@plt+0x6258>
  4086b0:	b	4081e0 <ferror@plt+0x64a0>
  4086b4:	mov	x2, #0xffffffffffff0000    	// #-65536
  4086b8:	ldrh	w0, [x1]
  4086bc:	movk	x2, #0x9000, lsl #16
  4086c0:	add	x2, x20, x2
  4086c4:	mov	x1, #0xfffffff             	// #268435455
  4086c8:	cmp	x2, x1
  4086cc:	b.hi	408638 <ferror@plt+0x68f8>  // b.pmore
  4086d0:	cmp	w0, #0x71
  4086d4:	b.eq	408834 <ferror@plt+0x6af4>  // b.none
  4086d8:	b.hi	40876c <ferror@plt+0x6a2c>  // b.pmore
  4086dc:	cmp	w0, #0x15
  4086e0:	b.eq	408850 <ferror@plt+0x6b10>  // b.none
  4086e4:	b.ls	408714 <ferror@plt+0x69d4>  // b.plast
  4086e8:	cmp	w0, #0x2b
  4086ec:	b.eq	40886c <ferror@plt+0x6b2c>  // b.none
  4086f0:	cmp	w0, #0x32
  4086f4:	b.ne	408724 <ferror@plt+0x69e4>  // b.any
  4086f8:	mov	x0, x20
  4086fc:	bl	402b58 <ferror@plt+0xe18>
  408700:	cbnz	x0, 407f98 <ferror@plt+0x6258>
  408704:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408708:	mov	w2, #0x5                   	// #5
  40870c:	add	x1, x1, #0xae0
  408710:	b	4081ec <ferror@plt+0x64ac>
  408714:	cmp	w0, #0x14
  408718:	b.eq	408810 <ferror@plt+0x6ad0>  // b.none
  40871c:	cmp	w0, #0x15
  408720:	b.ne	40873c <ferror@plt+0x69fc>  // b.any
  408724:	ldrb	w0, [x3]
  408728:	cmp	w0, #0x6
  40872c:	b.ne	408704 <ferror@plt+0x69c4>  // b.any
  408730:	mov	x0, x20
  408734:	bl	402d38 <ferror@plt+0xff8>
  408738:	b	408700 <ferror@plt+0x69c0>
  40873c:	and	w0, w0, #0xfffffffd
  408740:	cmp	w0, #0x8
  408744:	b.ne	408724 <ferror@plt+0x69e4>  // b.any
  408748:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  40874c:	add	x1, x20, x1
  408750:	cmp	x1, #0x35
  408754:	b.hi	408704 <ferror@plt+0x69c4>  // b.pmore
  408758:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40875c:	add	x0, x0, #0x8e0
  408760:	add	x0, x0, #0xf8
  408764:	ldr	x0, [x0, x1, lsl #3]
  408768:	b	408700 <ferror@plt+0x69c0>
  40876c:	cmp	w0, #0xb7
  408770:	b.eq	4087c8 <ferror@plt+0x6a88>  // b.none
  408774:	b.ls	40879c <ferror@plt+0x6a5c>  // b.plast
  408778:	mov	w1, #0x9026                	// #36902
  40877c:	cmp	w0, w1
  408780:	b.ne	408724 <ferror@plt+0x69e4>  // b.any
  408784:	mov	x0, #0x70000000            	// #1879048192
  408788:	cmp	x20, x0
  40878c:	b.ne	408704 <ferror@plt+0x69c4>  // b.any
  408790:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408794:	add	x0, x0, #0x810
  408798:	b	407f98 <ferror@plt+0x6258>
  40879c:	cmp	w0, #0x87
  4087a0:	b.eq	4087ec <ferror@plt+0x6aac>  // b.none
  4087a4:	cmp	w0, #0x8c
  4087a8:	b.ne	408724 <ferror@plt+0x69e4>  // b.any
  4087ac:	cmp	x2, #0x3
  4087b0:	b.hi	408704 <ferror@plt+0x69c4>  // b.pmore
  4087b4:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  4087b8:	add	x0, x0, #0x8e0
  4087bc:	add	x0, x0, #0x2f8
  4087c0:	ldr	x0, [x0, x2, lsl #3]
  4087c4:	b	408700 <ferror@plt+0x69c0>
  4087c8:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  4087cc:	add	x1, x20, x1
  4087d0:	cmp	x1, #0x4
  4087d4:	b.hi	408704 <ferror@plt+0x69c4>  // b.pmore
  4087d8:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  4087dc:	add	x0, x0, #0x8e0
  4087e0:	add	x0, x0, #0xd0
  4087e4:	ldr	x0, [x0, x1, lsl #3]
  4087e8:	b	408700 <ferror@plt+0x69c0>
  4087ec:	mov	x1, #0xffffffff8fffffff    	// #-1879048193
  4087f0:	add	x1, x20, x1
  4087f4:	cmp	x1, #0x5
  4087f8:	b.hi	408704 <ferror@plt+0x69c4>  // b.pmore
  4087fc:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  408800:	add	x0, x0, #0x8e0
  408804:	add	x0, x0, #0x2c8
  408808:	ldr	x0, [x0, x1, lsl #3]
  40880c:	b	408700 <ferror@plt+0x69c0>
  408810:	mov	x0, #0x70000000            	// #1879048192
  408814:	cmp	x20, x0
  408818:	b.eq	408888 <ferror@plt+0x6b48>  // b.none
  40881c:	add	x0, x0, #0x1
  408820:	cmp	x20, x0
  408824:	b.ne	408704 <ferror@plt+0x69c4>  // b.any
  408828:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40882c:	add	x0, x0, #0xab0
  408830:	b	407f98 <ferror@plt+0x6258>
  408834:	mov	x0, #0x2                   	// #2
  408838:	movk	x0, #0x7000, lsl #16
  40883c:	cmp	x20, x0
  408840:	b.ne	408704 <ferror@plt+0x69c4>  // b.any
  408844:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408848:	add	x0, x0, #0xac0
  40884c:	b	407f98 <ferror@plt+0x6258>
  408850:	cmp	x2, #0x3
  408854:	b.hi	408704 <ferror@plt+0x69c4>  // b.pmore
  408858:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40885c:	add	x0, x0, #0x8e0
  408860:	add	x0, x0, #0x2a8
  408864:	ldr	x0, [x0, x2, lsl #3]
  408868:	b	408700 <ferror@plt+0x69c0>
  40886c:	mov	x0, #0x1                   	// #1
  408870:	movk	x0, #0x7000, lsl #16
  408874:	cmp	x20, x0
  408878:	b.ne	408704 <ferror@plt+0x69c4>  // b.any
  40887c:	adrp	x0, 44b000 <warn@@Base+0x46c0>
  408880:	add	x0, x0, #0x678
  408884:	b	407f98 <ferror@plt+0x6258>
  408888:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  40888c:	add	x0, x0, #0xab8
  408890:	b	407f98 <ferror@plt+0x6258>
  408894:	nop
  408898:	stp	x29, x30, [sp, #-32]!
  40889c:	cmp	w1, #0x2
  4088a0:	mov	x29, sp
  4088a4:	stp	x19, x20, [sp, #16]
  4088a8:	mov	w19, w1
  4088ac:	b.hi	4088cc <ferror@plt+0x6b8c>  // b.pmore
  4088b0:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  4088b4:	add	x0, x0, #0x8e0
  4088b8:	add	x0, x0, #0x3d8
  4088bc:	ldr	x0, [x0, w19, uxtw #3]
  4088c0:	ldp	x19, x20, [sp, #16]
  4088c4:	ldp	x29, x30, [sp], #32
  4088c8:	ret
  4088cc:	sub	w1, w1, #0xd
  4088d0:	cmp	w1, #0x2
  4088d4:	b.ls	40893c <ferror@plt+0x6bfc>  // b.plast
  4088d8:	sub	w1, w19, #0xa
  4088dc:	cmp	w1, #0x2
  4088e0:	b.hi	40894c <ferror@plt+0x6c0c>  // b.pmore
  4088e4:	cmp	w19, #0xa
  4088e8:	b.ne	4088f8 <ferror@plt+0x6bb8>  // b.any
  4088ec:	ldrb	w0, [x0]
  4088f0:	cmp	w0, #0x3
  4088f4:	b.eq	40895c <ferror@plt+0x6c1c>  // b.none
  4088f8:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4088fc:	add	x1, x1, #0x5c8
  408900:	mov	w2, #0x5                   	// #5
  408904:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  408908:	add	x20, x20, #0x420
  40890c:	add	x20, x20, #0x3f8
  408910:	mov	x0, #0x0                   	// #0
  408914:	bl	401c70 <dcgettext@plt>
  408918:	mov	x2, x0
  40891c:	mov	w3, w19
  408920:	mov	x0, x20
  408924:	mov	x1, #0x20                  	// #32
  408928:	bl	4019e0 <snprintf@plt>
  40892c:	mov	x0, x20
  408930:	ldp	x19, x20, [sp, #16]
  408934:	ldp	x29, x30, [sp], #32
  408938:	ret
  40893c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408940:	mov	w2, #0x5                   	// #5
  408944:	add	x1, x1, #0x5a8
  408948:	b	408904 <ferror@plt+0x6bc4>
  40894c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408950:	mov	w2, #0x5                   	// #5
  408954:	add	x1, x1, #0x5e0
  408958:	b	408904 <ferror@plt+0x6bc4>
  40895c:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  408960:	add	x0, x0, #0xb28
  408964:	b	4088c0 <ferror@plt+0x6b80>
  408968:	stp	x29, x30, [sp, #-32]!
  40896c:	and	w0, w0, #0xffff
  408970:	cmp	w0, #0x4
  408974:	mov	x29, sp
  408978:	stp	x19, x20, [sp, #16]
  40897c:	mov	w19, w1
  408980:	b.eq	4089e0 <ferror@plt+0x6ca0>  // b.none
  408984:	cmp	w1, #0x100
  408988:	b.eq	408e0c <ferror@plt+0x70cc>  // b.none
  40898c:	b.hi	4089bc <ferror@plt+0x6c7c>  // b.pmore
  408990:	cmp	w1, #0x1
  408994:	b.eq	408dac <ferror@plt+0x706c>  // b.none
  408998:	cmp	w1, #0x2
  40899c:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  4089a0:	ldp	x19, x20, [sp, #16]
  4089a4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4089a8:	ldp	x29, x30, [sp], #32
  4089ac:	add	x1, x1, #0x398
  4089b0:	mov	w2, #0x5                   	// #5
  4089b4:	mov	x0, #0x0                   	// #0
  4089b8:	b	401c70 <dcgettext@plt>
  4089bc:	cmp	w1, #0x101
  4089c0:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  4089c4:	ldp	x19, x20, [sp, #16]
  4089c8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4089cc:	ldp	x29, x30, [sp], #32
  4089d0:	add	x1, x1, #0x3b8
  4089d4:	mov	w2, #0x5                   	// #5
  4089d8:	mov	x0, #0x0                   	// #0
  4089dc:	b	401c70 <dcgettext@plt>
  4089e0:	cmp	w1, #0x10e
  4089e4:	b.eq	408fe8 <ferror@plt+0x72a8>  // b.none
  4089e8:	b.ls	408a54 <ferror@plt+0x6d14>  // b.plast
  4089ec:	cmp	w1, #0x308
  4089f0:	b.eq	409004 <ferror@plt+0x72c4>  // b.none
  4089f4:	b.ls	408ae0 <ferror@plt+0x6da0>  // b.plast
  4089f8:	cmp	w1, #0x401
  4089fc:	b.eq	409100 <ferror@plt+0x73c0>  // b.none
  408a00:	b.ls	408bb4 <ferror@plt+0x6e74>  // b.plast
  408a04:	mov	w0, #0x4c45                	// #19525
  408a08:	movk	w0, #0x4649, lsl #16
  408a0c:	cmp	w1, w0
  408a10:	b.eq	408fcc <ferror@plt+0x728c>  // b.none
  408a14:	b.ls	408c3c <ferror@plt+0x6efc>  // b.plast
  408a18:	mov	w0, #0x2b7f                	// #11135
  408a1c:	movk	w0, #0x46e6, lsl #16
  408a20:	cmp	w1, w0
  408a24:	b.eq	408f24 <ferror@plt+0x71e4>  // b.none
  408a28:	mov	w0, #0x4749                	// #18249
  408a2c:	movk	w0, #0x5349, lsl #16
  408a30:	cmp	w1, w0
  408a34:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408a38:	ldp	x19, x20, [sp, #16]
  408a3c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408a40:	ldp	x29, x30, [sp], #32
  408a44:	add	x1, x1, #0x348
  408a48:	mov	w2, #0x5                   	// #5
  408a4c:	mov	x0, #0x0                   	// #0
  408a50:	b	401c70 <dcgettext@plt>
  408a54:	cmp	w1, #0x102
  408a58:	b.eq	4090e4 <ferror@plt+0x73a4>  // b.none
  408a5c:	b.ls	408a9c <ferror@plt+0x6d5c>  // b.plast
  408a60:	cmp	w1, #0x108
  408a64:	b.eq	409020 <ferror@plt+0x72e0>  // b.none
  408a68:	b.ls	408d24 <ferror@plt+0x6fe4>  // b.plast
  408a6c:	cmp	w1, #0x10b
  408a70:	b.eq	40903c <ferror@plt+0x72fc>  // b.none
  408a74:	b.ls	408cf8 <ferror@plt+0x6fb8>  // b.plast
  408a78:	cmp	w1, #0x10c
  408a7c:	b.eq	408f94 <ferror@plt+0x7254>  // b.none
  408a80:	ldp	x19, x20, [sp, #16]
  408a84:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408a88:	ldp	x29, x30, [sp], #32
  408a8c:	add	x1, x1, #0xe08
  408a90:	mov	w2, #0x5                   	// #5
  408a94:	mov	x0, #0x0                   	// #0
  408a98:	b	401c70 <dcgettext@plt>
  408a9c:	cmp	w1, #0xc
  408aa0:	b.eq	409058 <ferror@plt+0x7318>  // b.none
  408aa4:	b.ls	408c94 <ferror@plt+0x6f54>  // b.plast
  408aa8:	cmp	w1, #0x11
  408aac:	b.eq	409074 <ferror@plt+0x7334>  // b.none
  408ab0:	b.ls	408c68 <ferror@plt+0x6f28>  // b.plast
  408ab4:	cmp	w1, #0x12
  408ab8:	b.eq	408f78 <ferror@plt+0x7238>  // b.none
  408abc:	cmp	w1, #0x100
  408ac0:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408ac4:	ldp	x19, x20, [sp, #16]
  408ac8:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408acc:	ldp	x29, x30, [sp], #32
  408ad0:	add	x1, x1, #0xc10
  408ad4:	mov	w2, #0x5                   	// #5
  408ad8:	mov	x0, #0x0                   	// #0
  408adc:	b	401c70 <dcgettext@plt>
  408ae0:	cmp	w1, #0x302
  408ae4:	b.eq	409170 <ferror@plt+0x7430>  // b.none
  408ae8:	b.ls	408b50 <ferror@plt+0x6e10>  // b.plast
  408aec:	cmp	w1, #0x305
  408af0:	b.eq	409090 <ferror@plt+0x7350>  // b.none
  408af4:	b.ls	408b24 <ferror@plt+0x6de4>  // b.plast
  408af8:	cmp	w1, #0x306
  408afc:	b.eq	408e28 <ferror@plt+0x70e8>  // b.none
  408b00:	cmp	w1, #0x307
  408b04:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408b08:	ldp	x19, x20, [sp, #16]
  408b0c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408b10:	ldp	x29, x30, [sp], #32
  408b14:	add	x1, x1, #0x68
  408b18:	mov	w2, #0x5                   	// #5
  408b1c:	mov	x0, #0x0                   	// #0
  408b20:	b	401c70 <dcgettext@plt>
  408b24:	cmp	w1, #0x303
  408b28:	b.eq	408e44 <ferror@plt+0x7104>  // b.none
  408b2c:	cmp	w1, #0x304
  408b30:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408b34:	ldp	x19, x20, [sp, #16]
  408b38:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408b3c:	ldp	x29, x30, [sp], #32
  408b40:	add	x1, x1, #0xfe0
  408b44:	mov	w2, #0x5                   	// #5
  408b48:	mov	x0, #0x0                   	// #0
  408b4c:	b	401c70 <dcgettext@plt>
  408b50:	cmp	w1, #0x202
  408b54:	b.eq	409154 <ferror@plt+0x7414>  // b.none
  408b58:	b.ls	408b88 <ferror@plt+0x6e48>  // b.plast
  408b5c:	cmp	w1, #0x300
  408b60:	b.eq	408e60 <ferror@plt+0x7120>  // b.none
  408b64:	cmp	w1, #0x301
  408b68:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408b6c:	ldp	x19, x20, [sp, #16]
  408b70:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408b74:	ldp	x29, x30, [sp], #32
  408b78:	add	x1, x1, #0xf50
  408b7c:	mov	w2, #0x5                   	// #5
  408b80:	mov	x0, #0x0                   	// #0
  408b84:	b	401c70 <dcgettext@plt>
  408b88:	cmp	w1, #0x200
  408b8c:	b.eq	409138 <ferror@plt+0x73f8>  // b.none
  408b90:	cmp	w1, #0x201
  408b94:	b.ne	408c18 <ferror@plt+0x6ed8>  // b.any
  408b98:	ldp	x19, x20, [sp, #16]
  408b9c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408ba0:	ldp	x29, x30, [sp], #32
  408ba4:	add	x1, x1, #0xec8
  408ba8:	mov	w2, #0x5                   	// #5
  408bac:	mov	x0, #0x0                   	// #0
  408bb0:	b	401c70 <dcgettext@plt>
  408bb4:	cmp	w1, #0x30b
  408bb8:	b.eq	4090ac <ferror@plt+0x736c>  // b.none
  408bbc:	b.ls	408bec <ferror@plt+0x6eac>  // b.plast
  408bc0:	cmp	w1, #0x30c
  408bc4:	b.eq	408e7c <ferror@plt+0x713c>  // b.none
  408bc8:	cmp	w1, #0x400
  408bcc:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408bd0:	ldp	x19, x20, [sp, #16]
  408bd4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408bd8:	ldp	x29, x30, [sp], #32
  408bdc:	add	x1, x1, #0x1a8
  408be0:	mov	w2, #0x5                   	// #5
  408be4:	mov	x0, #0x0                   	// #0
  408be8:	b	401c70 <dcgettext@plt>
  408bec:	cmp	w1, #0x309
  408bf0:	b.eq	408e98 <ferror@plt+0x7158>  // b.none
  408bf4:	cmp	w1, #0x30a
  408bf8:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408bfc:	ldp	x19, x20, [sp, #16]
  408c00:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408c04:	ldp	x29, x30, [sp], #32
  408c08:	add	x1, x1, #0x110
  408c0c:	mov	w2, #0x5                   	// #5
  408c10:	mov	x0, #0x0                   	// #0
  408c14:	b	401c70 <dcgettext@plt>
  408c18:	cmp	w1, #0x10f
  408c1c:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408c20:	ldp	x19, x20, [sp, #16]
  408c24:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408c28:	ldp	x29, x30, [sp], #32
  408c2c:	add	x1, x1, #0xe68
  408c30:	mov	w2, #0x5                   	// #5
  408c34:	mov	x0, #0x0                   	// #0
  408c38:	b	401c70 <dcgettext@plt>
  408c3c:	cmp	w1, #0x402
  408c40:	b.eq	408eb4 <ferror@plt+0x7174>  // b.none
  408c44:	cmp	w1, #0x403
  408c48:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408c4c:	ldp	x19, x20, [sp, #16]
  408c50:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408c54:	ldp	x29, x30, [sp], #32
  408c58:	add	x1, x1, #0x228
  408c5c:	mov	w2, #0x5                   	// #5
  408c60:	mov	x0, #0x0                   	// #0
  408c64:	b	401c70 <dcgettext@plt>
  408c68:	cmp	w1, #0xd
  408c6c:	b.eq	408ed0 <ferror@plt+0x7190>  // b.none
  408c70:	cmp	w1, #0x10
  408c74:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408c78:	ldp	x19, x20, [sp, #16]
  408c7c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408c80:	ldp	x29, x30, [sp], #32
  408c84:	add	x1, x1, #0x2c8
  408c88:	mov	w2, #0x5                   	// #5
  408c8c:	mov	x0, #0x0                   	// #0
  408c90:	b	401c70 <dcgettext@plt>
  408c94:	cmp	w1, #0x4
  408c98:	b.eq	408fb0 <ferror@plt+0x7270>  // b.none
  408c9c:	b.ls	408ccc <ferror@plt+0x6f8c>  // b.plast
  408ca0:	cmp	w1, #0x6
  408ca4:	b.eq	408eec <ferror@plt+0x71ac>  // b.none
  408ca8:	cmp	w1, #0xa
  408cac:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408cb0:	ldp	x19, x20, [sp, #16]
  408cb4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408cb8:	ldp	x29, x30, [sp], #32
  408cbc:	add	x1, x1, #0x260
  408cc0:	mov	w2, #0x5                   	// #5
  408cc4:	mov	x0, #0x0                   	// #0
  408cc8:	b	401c70 <dcgettext@plt>
  408ccc:	cmp	w1, #0x2
  408cd0:	b.eq	40911c <ferror@plt+0x73dc>  // b.none
  408cd4:	cmp	w1, #0x3
  408cd8:	b.ne	408d88 <ferror@plt+0x7048>  // b.any
  408cdc:	ldp	x19, x20, [sp, #16]
  408ce0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408ce4:	ldp	x29, x30, [sp], #32
  408ce8:	add	x1, x1, #0xba0
  408cec:	mov	w2, #0x5                   	// #5
  408cf0:	mov	x0, #0x0                   	// #0
  408cf4:	b	401c70 <dcgettext@plt>
  408cf8:	cmp	w1, #0x109
  408cfc:	b.eq	408f08 <ferror@plt+0x71c8>  // b.none
  408d00:	cmp	w1, #0x10a
  408d04:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408d08:	ldp	x19, x20, [sp, #16]
  408d0c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408d10:	ldp	x29, x30, [sp], #32
  408d14:	add	x1, x1, #0xd68
  408d18:	mov	w2, #0x5                   	// #5
  408d1c:	mov	x0, #0x0                   	// #0
  408d20:	b	401c70 <dcgettext@plt>
  408d24:	cmp	w1, #0x105
  408d28:	b.eq	4090c8 <ferror@plt+0x7388>  // b.none
  408d2c:	b.ls	408d5c <ferror@plt+0x701c>  // b.plast
  408d30:	cmp	w1, #0x106
  408d34:	b.eq	408f40 <ferror@plt+0x7200>  // b.none
  408d38:	cmp	w1, #0x107
  408d3c:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408d40:	ldp	x19, x20, [sp, #16]
  408d44:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408d48:	ldp	x29, x30, [sp], #32
  408d4c:	add	x1, x1, #0xcd8
  408d50:	mov	w2, #0x5                   	// #5
  408d54:	mov	x0, #0x0                   	// #0
  408d58:	b	401c70 <dcgettext@plt>
  408d5c:	cmp	w1, #0x103
  408d60:	b.eq	408f5c <ferror@plt+0x721c>  // b.none
  408d64:	cmp	w1, #0x104
  408d68:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408d6c:	ldp	x19, x20, [sp, #16]
  408d70:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408d74:	ldp	x29, x30, [sp], #32
  408d78:	add	x1, x1, #0xc78
  408d7c:	mov	w2, #0x5                   	// #5
  408d80:	mov	x0, #0x0                   	// #0
  408d84:	b	401c70 <dcgettext@plt>
  408d88:	cmp	w1, #0x1
  408d8c:	b.ne	408dc8 <ferror@plt+0x7088>  // b.any
  408d90:	ldp	x19, x20, [sp, #16]
  408d94:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408d98:	ldp	x29, x30, [sp], #32
  408d9c:	add	x1, x1, #0xb50
  408da0:	mov	w2, #0x5                   	// #5
  408da4:	mov	x0, #0x0                   	// #0
  408da8:	b	401c70 <dcgettext@plt>
  408dac:	ldp	x19, x20, [sp, #16]
  408db0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408db4:	ldp	x29, x30, [sp], #32
  408db8:	add	x1, x1, #0x380
  408dbc:	mov	w2, #0x5                   	// #5
  408dc0:	mov	x0, #0x0                   	// #0
  408dc4:	b	401c70 <dcgettext@plt>
  408dc8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  408dcc:	add	x20, x20, #0x420
  408dd0:	add	x20, x20, #0x418
  408dd4:	mov	w2, #0x5                   	// #5
  408dd8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408ddc:	mov	x0, #0x0                   	// #0
  408de0:	add	x1, x1, #0x3c0
  408de4:	bl	401c70 <dcgettext@plt>
  408de8:	mov	w3, w19
  408dec:	mov	x2, x0
  408df0:	mov	x1, #0x40                  	// #64
  408df4:	mov	x0, x20
  408df8:	bl	4019e0 <snprintf@plt>
  408dfc:	mov	x0, x20
  408e00:	ldp	x19, x20, [sp, #16]
  408e04:	ldp	x29, x30, [sp], #32
  408e08:	ret
  408e0c:	ldp	x19, x20, [sp, #16]
  408e10:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408e14:	ldp	x29, x30, [sp], #32
  408e18:	add	x1, x1, #0x3b0
  408e1c:	mov	w2, #0x5                   	// #5
  408e20:	mov	x0, #0x0                   	// #0
  408e24:	b	401c70 <dcgettext@plt>
  408e28:	ldp	x19, x20, [sp, #16]
  408e2c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408e30:	ldp	x29, x30, [sp], #32
  408e34:	add	x1, x1, #0x30
  408e38:	mov	w2, #0x5                   	// #5
  408e3c:	mov	x0, #0x0                   	// #0
  408e40:	b	401c70 <dcgettext@plt>
  408e44:	ldp	x19, x20, [sp, #16]
  408e48:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408e4c:	ldp	x29, x30, [sp], #32
  408e50:	add	x1, x1, #0xfa8
  408e54:	mov	w2, #0x5                   	// #5
  408e58:	mov	x0, #0x0                   	// #0
  408e5c:	b	401c70 <dcgettext@plt>
  408e60:	ldp	x19, x20, [sp, #16]
  408e64:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408e68:	ldp	x29, x30, [sp], #32
  408e6c:	add	x1, x1, #0xf20
  408e70:	mov	w2, #0x5                   	// #5
  408e74:	mov	x0, #0x0                   	// #0
  408e78:	b	401c70 <dcgettext@plt>
  408e7c:	ldp	x19, x20, [sp, #16]
  408e80:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408e84:	ldp	x29, x30, [sp], #32
  408e88:	add	x1, x1, #0x170
  408e8c:	mov	w2, #0x5                   	// #5
  408e90:	mov	x0, #0x0                   	// #0
  408e94:	b	401c70 <dcgettext@plt>
  408e98:	ldp	x19, x20, [sp, #16]
  408e9c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408ea0:	ldp	x29, x30, [sp], #32
  408ea4:	add	x1, x1, #0xd0
  408ea8:	mov	w2, #0x5                   	// #5
  408eac:	mov	x0, #0x0                   	// #0
  408eb0:	b	401c70 <dcgettext@plt>
  408eb4:	ldp	x19, x20, [sp, #16]
  408eb8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408ebc:	ldp	x29, x30, [sp], #32
  408ec0:	add	x1, x1, #0x1f0
  408ec4:	mov	w2, #0x5                   	// #5
  408ec8:	mov	x0, #0x0                   	// #0
  408ecc:	b	401c70 <dcgettext@plt>
  408ed0:	ldp	x19, x20, [sp, #16]
  408ed4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408ed8:	ldp	x29, x30, [sp], #32
  408edc:	add	x1, x1, #0x2a8
  408ee0:	mov	w2, #0x5                   	// #5
  408ee4:	mov	x0, #0x0                   	// #0
  408ee8:	b	401c70 <dcgettext@plt>
  408eec:	ldp	x19, x20, [sp, #16]
  408ef0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408ef4:	ldp	x29, x30, [sp], #32
  408ef8:	add	x1, x1, #0xb30
  408efc:	mov	w2, #0x5                   	// #5
  408f00:	mov	x0, #0x0                   	// #0
  408f04:	b	401c70 <dcgettext@plt>
  408f08:	ldp	x19, x20, [sp, #16]
  408f0c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408f10:	ldp	x29, x30, [sp], #32
  408f14:	add	x1, x1, #0xd28
  408f18:	mov	w2, #0x5                   	// #5
  408f1c:	mov	x0, #0x0                   	// #0
  408f20:	b	401c70 <dcgettext@plt>
  408f24:	ldp	x19, x20, [sp, #16]
  408f28:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408f2c:	ldp	x29, x30, [sp], #32
  408f30:	add	x1, x1, #0xbe8
  408f34:	mov	w2, #0x5                   	// #5
  408f38:	mov	x0, #0x0                   	// #0
  408f3c:	b	401c70 <dcgettext@plt>
  408f40:	ldp	x19, x20, [sp, #16]
  408f44:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408f48:	ldp	x29, x30, [sp], #32
  408f4c:	add	x1, x1, #0xcb8
  408f50:	mov	w2, #0x5                   	// #5
  408f54:	mov	x0, #0x0                   	// #0
  408f58:	b	401c70 <dcgettext@plt>
  408f5c:	ldp	x19, x20, [sp, #16]
  408f60:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408f64:	ldp	x29, x30, [sp], #32
  408f68:	add	x1, x1, #0xc58
  408f6c:	mov	w2, #0x5                   	// #5
  408f70:	mov	x0, #0x0                   	// #0
  408f74:	b	401c70 <dcgettext@plt>
  408f78:	ldp	x19, x20, [sp, #16]
  408f7c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408f80:	ldp	x29, x30, [sp], #32
  408f84:	add	x1, x1, #0x318
  408f88:	mov	w2, #0x5                   	// #5
  408f8c:	mov	x0, #0x0                   	// #0
  408f90:	b	401c70 <dcgettext@plt>
  408f94:	ldp	x19, x20, [sp, #16]
  408f98:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408f9c:	ldp	x29, x30, [sp], #32
  408fa0:	add	x1, x1, #0xdd0
  408fa4:	mov	w2, #0x5                   	// #5
  408fa8:	mov	x0, #0x0                   	// #0
  408fac:	b	401c70 <dcgettext@plt>
  408fb0:	ldp	x19, x20, [sp, #16]
  408fb4:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408fb8:	ldp	x29, x30, [sp], #32
  408fbc:	add	x1, x1, #0xbc8
  408fc0:	mov	w2, #0x5                   	// #5
  408fc4:	mov	x0, #0x0                   	// #0
  408fc8:	b	401c70 <dcgettext@plt>
  408fcc:	ldp	x19, x20, [sp, #16]
  408fd0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  408fd4:	ldp	x29, x30, [sp], #32
  408fd8:	add	x1, x1, #0x368
  408fdc:	mov	w2, #0x5                   	// #5
  408fe0:	mov	x0, #0x0                   	// #0
  408fe4:	b	401c70 <dcgettext@plt>
  408fe8:	ldp	x19, x20, [sp, #16]
  408fec:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  408ff0:	ldp	x29, x30, [sp], #32
  408ff4:	add	x1, x1, #0xe38
  408ff8:	mov	w2, #0x5                   	// #5
  408ffc:	mov	x0, #0x0                   	// #0
  409000:	b	401c70 <dcgettext@plt>
  409004:	ldp	x19, x20, [sp, #16]
  409008:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40900c:	ldp	x29, x30, [sp], #32
  409010:	add	x1, x1, #0xa0
  409014:	mov	w2, #0x5                   	// #5
  409018:	mov	x0, #0x0                   	// #0
  40901c:	b	401c70 <dcgettext@plt>
  409020:	ldp	x19, x20, [sp, #16]
  409024:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  409028:	ldp	x29, x30, [sp], #32
  40902c:	add	x1, x1, #0xcf8
  409030:	mov	w2, #0x5                   	// #5
  409034:	mov	x0, #0x0                   	// #0
  409038:	b	401c70 <dcgettext@plt>
  40903c:	ldp	x19, x20, [sp, #16]
  409040:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  409044:	ldp	x29, x30, [sp], #32
  409048:	add	x1, x1, #0xda0
  40904c:	mov	w2, #0x5                   	// #5
  409050:	mov	x0, #0x0                   	// #0
  409054:	b	401c70 <dcgettext@plt>
  409058:	ldp	x19, x20, [sp, #16]
  40905c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409060:	ldp	x29, x30, [sp], #32
  409064:	add	x1, x1, #0x280
  409068:	mov	w2, #0x5                   	// #5
  40906c:	mov	x0, #0x0                   	// #0
  409070:	b	401c70 <dcgettext@plt>
  409074:	ldp	x19, x20, [sp, #16]
  409078:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40907c:	ldp	x29, x30, [sp], #32
  409080:	add	x1, x1, #0x2f0
  409084:	mov	w2, #0x5                   	// #5
  409088:	mov	x0, #0x0                   	// #0
  40908c:	b	401c70 <dcgettext@plt>
  409090:	ldp	x19, x20, [sp, #16]
  409094:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409098:	ldp	x29, x30, [sp], #32
  40909c:	add	x1, x1, #0x8
  4090a0:	mov	w2, #0x5                   	// #5
  4090a4:	mov	x0, #0x0                   	// #0
  4090a8:	b	401c70 <dcgettext@plt>
  4090ac:	ldp	x19, x20, [sp, #16]
  4090b0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4090b4:	ldp	x29, x30, [sp], #32
  4090b8:	add	x1, x1, #0x140
  4090bc:	mov	w2, #0x5                   	// #5
  4090c0:	mov	x0, #0x0                   	// #0
  4090c4:	b	401c70 <dcgettext@plt>
  4090c8:	ldp	x19, x20, [sp, #16]
  4090cc:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4090d0:	ldp	x29, x30, [sp], #32
  4090d4:	add	x1, x1, #0xc98
  4090d8:	mov	w2, #0x5                   	// #5
  4090dc:	mov	x0, #0x0                   	// #0
  4090e0:	b	401c70 <dcgettext@plt>
  4090e4:	ldp	x19, x20, [sp, #16]
  4090e8:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4090ec:	ldp	x29, x30, [sp], #32
  4090f0:	add	x1, x1, #0xc38
  4090f4:	mov	w2, #0x5                   	// #5
  4090f8:	mov	x0, #0x0                   	// #0
  4090fc:	b	401c70 <dcgettext@plt>
  409100:	ldp	x19, x20, [sp, #16]
  409104:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409108:	ldp	x29, x30, [sp], #32
  40910c:	add	x1, x1, #0x1c8
  409110:	mov	w2, #0x5                   	// #5
  409114:	mov	x0, #0x0                   	// #0
  409118:	b	401c70 <dcgettext@plt>
  40911c:	ldp	x19, x20, [sp, #16]
  409120:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  409124:	ldp	x29, x30, [sp], #32
  409128:	add	x1, x1, #0xb78
  40912c:	mov	w2, #0x5                   	// #5
  409130:	mov	x0, #0x0                   	// #0
  409134:	b	401c70 <dcgettext@plt>
  409138:	ldp	x19, x20, [sp, #16]
  40913c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  409140:	ldp	x29, x30, [sp], #32
  409144:	add	x1, x1, #0xea0
  409148:	mov	w2, #0x5                   	// #5
  40914c:	mov	x0, #0x0                   	// #0
  409150:	b	401c70 <dcgettext@plt>
  409154:	ldp	x19, x20, [sp, #16]
  409158:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40915c:	ldp	x29, x30, [sp], #32
  409160:	add	x1, x1, #0xef0
  409164:	mov	w2, #0x5                   	// #5
  409168:	mov	x0, #0x0                   	// #0
  40916c:	b	401c70 <dcgettext@plt>
  409170:	ldp	x19, x20, [sp, #16]
  409174:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  409178:	ldp	x29, x30, [sp], #32
  40917c:	add	x1, x1, #0xf78
  409180:	mov	w2, #0x5                   	// #5
  409184:	mov	x0, #0x0                   	// #0
  409188:	b	401c70 <dcgettext@plt>
  40918c:	nop
  409190:	stp	x29, x30, [sp, #-80]!
  409194:	mov	x29, sp
  409198:	str	x25, [sp, #64]
  40919c:	mov	x25, x0
  4091a0:	ldr	w0, [x0, #100]
  4091a4:	cbz	w0, 409290 <ferror@plt+0x7550>
  4091a8:	stp	x19, x20, [sp, #16]
  4091ac:	mov	x20, x1
  4091b0:	stp	x21, x22, [sp, #32]
  4091b4:	adrp	x22, 44d000 <warn@@Base+0x66c0>
  4091b8:	mov	w21, #0x50                  	// #80
  4091bc:	add	x22, x22, #0xc38
  4091c0:	stp	x23, x24, [sp, #48]
  4091c4:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  4091c8:	mov	w24, #0x0                   	// #0
  4091cc:	add	x23, x23, #0xca0
  4091d0:	b	4091f0 <ferror@plt+0x74b0>
  4091d4:	add	w24, w24, #0x1
  4091d8:	mov	x1, x20
  4091dc:	bl	401ba0 <strcmp@plt>
  4091e0:	cbz	w0, 40923c <ferror@plt+0x74fc>
  4091e4:	ldr	w0, [x25, #100]
  4091e8:	cmp	w24, w0
  4091ec:	b.cs	409284 <ferror@plt+0x7544>  // b.hs, b.nlast
  4091f0:	ldr	x1, [x25, #112]
  4091f4:	umull	x19, w24, w21
  4091f8:	cmn	x1, x19
  4091fc:	b.eq	40925c <ferror@plt+0x751c>  // b.none
  409200:	ldr	x0, [x25, #128]
  409204:	cbz	x0, 409274 <ferror@plt+0x7534>
  409208:	ldr	x2, [x25, #136]
  40920c:	ldr	w1, [x1, x19]
  409210:	add	x0, x0, x1
  409214:	cmp	x1, x2
  409218:	b.cc	4091d4 <ferror@plt+0x7494>  // b.lo, b.ul, b.last
  40921c:	mov	w2, #0x5                   	// #5
  409220:	mov	x1, x22
  409224:	mov	x0, #0x0                   	// #0
  409228:	bl	401c70 <dcgettext@plt>
  40922c:	add	w24, w24, #0x1
  409230:	mov	x1, x20
  409234:	bl	401ba0 <strcmp@plt>
  409238:	cbnz	w0, 4091e4 <ferror@plt+0x74a4>
  40923c:	ldr	x0, [x25, #112]
  409240:	ldp	x21, x22, [sp, #32]
  409244:	add	x0, x0, x19
  409248:	ldp	x19, x20, [sp, #16]
  40924c:	ldp	x23, x24, [sp, #48]
  409250:	ldr	x25, [sp, #64]
  409254:	ldp	x29, x30, [sp], #80
  409258:	ret
  40925c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  409260:	mov	w2, #0x5                   	// #5
  409264:	add	x1, x1, #0xc98
  409268:	mov	x0, #0x0                   	// #0
  40926c:	bl	401c70 <dcgettext@plt>
  409270:	b	4091d4 <ferror@plt+0x7494>
  409274:	mov	x1, x23
  409278:	mov	w2, #0x5                   	// #5
  40927c:	bl	401c70 <dcgettext@plt>
  409280:	b	4091d4 <ferror@plt+0x7494>
  409284:	ldp	x19, x20, [sp, #16]
  409288:	ldp	x21, x22, [sp, #32]
  40928c:	ldp	x23, x24, [sp, #48]
  409290:	mov	x0, #0x0                   	// #0
  409294:	ldr	x25, [sp, #64]
  409298:	ldp	x29, x30, [sp], #80
  40929c:	ret
  4092a0:	stp	x29, x30, [sp, #-80]!
  4092a4:	mov	x29, sp
  4092a8:	stp	x23, x24, [sp, #48]
  4092ac:	ldr	x24, [x0, #112]
  4092b0:	cbz	x24, 4093b4 <ferror@plt+0x7674>
  4092b4:	stp	x19, x20, [sp, #16]
  4092b8:	mov	x20, x1
  4092bc:	stp	x25, x26, [sp, #64]
  4092c0:	mov	x25, x0
  4092c4:	mov	x26, x2
  4092c8:	cbz	x2, 40938c <ferror@plt+0x764c>
  4092cc:	ldr	w2, [x26], #4
  4092d0:	cbz	w2, 40938c <ferror@plt+0x764c>
  4092d4:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  4092d8:	add	x23, x23, #0xca0
  4092dc:	stp	x21, x22, [sp, #32]
  4092e0:	adrp	x22, 44d000 <warn@@Base+0x66c0>
  4092e4:	mov	w21, #0x50                  	// #80
  4092e8:	add	x22, x22, #0xc38
  4092ec:	b	409304 <ferror@plt+0x75c4>
  4092f0:	mov	x1, x20
  4092f4:	bl	401ba0 <strcmp@plt>
  4092f8:	cbz	w0, 409350 <ferror@plt+0x7610>
  4092fc:	ldr	w2, [x26], #4
  409300:	cbz	w2, 409384 <ferror@plt+0x7644>
  409304:	ldr	w0, [x25, #100]
  409308:	umull	x19, w2, w21
  40930c:	cmp	w0, w2
  409310:	b.ls	4092fc <ferror@plt+0x75bc>  // b.plast
  409314:	ldr	x2, [x25, #128]
  409318:	cbz	x2, 40936c <ferror@plt+0x762c>
  40931c:	ldr	x1, [x25, #136]
  409320:	ldr	w0, [x24, x19]
  409324:	cmp	x0, x1
  409328:	add	x0, x2, x0
  40932c:	b.cc	4092f0 <ferror@plt+0x75b0>  // b.lo, b.ul, b.last
  409330:	mov	w2, #0x5                   	// #5
  409334:	mov	x1, x22
  409338:	mov	x0, #0x0                   	// #0
  40933c:	bl	401c70 <dcgettext@plt>
  409340:	mov	x1, x20
  409344:	ldr	x24, [x25, #112]
  409348:	bl	401ba0 <strcmp@plt>
  40934c:	cbnz	w0, 4092fc <ferror@plt+0x75bc>
  409350:	add	x0, x24, x19
  409354:	ldp	x19, x20, [sp, #16]
  409358:	ldp	x21, x22, [sp, #32]
  40935c:	ldp	x23, x24, [sp, #48]
  409360:	ldp	x25, x26, [sp, #64]
  409364:	ldp	x29, x30, [sp], #80
  409368:	ret
  40936c:	mov	x1, x23
  409370:	mov	w2, #0x5                   	// #5
  409374:	mov	x0, #0x0                   	// #0
  409378:	bl	401c70 <dcgettext@plt>
  40937c:	ldr	x24, [x25, #112]
  409380:	b	4092f0 <ferror@plt+0x75b0>
  409384:	cbz	x24, 4093a8 <ferror@plt+0x7668>
  409388:	ldp	x21, x22, [sp, #32]
  40938c:	mov	x1, x20
  409390:	mov	x0, x25
  409394:	ldp	x19, x20, [sp, #16]
  409398:	ldp	x23, x24, [sp, #48]
  40939c:	ldp	x25, x26, [sp, #64]
  4093a0:	ldp	x29, x30, [sp], #80
  4093a4:	b	409190 <ferror@plt+0x7450>
  4093a8:	ldp	x19, x20, [sp, #16]
  4093ac:	ldp	x21, x22, [sp, #32]
  4093b0:	ldp	x25, x26, [sp, #64]
  4093b4:	mov	x0, #0x0                   	// #0
  4093b8:	ldp	x23, x24, [sp, #48]
  4093bc:	ldp	x29, x30, [sp], #80
  4093c0:	ret
  4093c4:	nop
  4093c8:	stp	x29, x30, [sp, #-128]!
  4093cc:	mov	x2, #0x1                   	// #1
  4093d0:	mov	x1, #0x10                  	// #16
  4093d4:	mov	x29, sp
  4093d8:	stp	x19, x20, [sp, #16]
  4093dc:	mov	x19, x0
  4093e0:	mov	w20, #0x0                   	// #0
  4093e4:	add	x0, x0, #0x18
  4093e8:	ldr	x3, [x19, #8]
  4093ec:	bl	401bb0 <fread@plt>
  4093f0:	cmp	x0, #0x1
  4093f4:	b.ne	409588 <ferror@plt+0x7848>  // b.any
  4093f8:	stp	x21, x22, [sp, #32]
  4093fc:	adrp	x20, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  409400:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  409404:	ldrb	w0, [x19, #29]
  409408:	cmp	w0, #0x2
  40940c:	b.eq	4095d4 <ferror@plt+0x7894>  // b.none
  409410:	adrp	x1, 446000 <ferror@plt+0x442c0>
  409414:	adrp	x0, 446000 <ferror@plt+0x442c0>
  409418:	add	x1, x1, #0xb80
  40941c:	add	x0, x0, #0xa10
  409420:	str	x1, [x20, #672]
  409424:	str	x0, [x2, #680]
  409428:	ldrb	w21, [x19, #28]
  40942c:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  409430:	ldr	x3, [x19, #8]
  409434:	cmp	w21, #0x2
  409438:	cset	w0, ne  // ne = any
  40943c:	str	w0, [x22, #1056]
  409440:	b.eq	409598 <ferror@plt+0x7858>  // b.none
  409444:	add	x21, sp, #0x50
  409448:	mov	x2, #0x1                   	// #1
  40944c:	mov	x0, x21
  409450:	mov	x1, #0x24                  	// #36
  409454:	bl	401bb0 <fread@plt>
  409458:	cmp	x0, #0x1
  40945c:	b.ne	4095f0 <ferror@plt+0x78b0>  // b.any
  409460:	ldr	x2, [x20, #672]
  409464:	mov	w1, #0x2                   	// #2
  409468:	mov	x0, x21
  40946c:	blr	x2
  409470:	strh	w0, [x19, #80]
  409474:	ldr	x2, [x20, #672]
  409478:	mov	w1, #0x2                   	// #2
  40947c:	add	x0, sp, #0x52
  409480:	blr	x2
  409484:	strh	w0, [x19, #82]
  409488:	ldr	x2, [x20, #672]
  40948c:	mov	w1, #0x4                   	// #4
  409490:	add	x0, sp, #0x54
  409494:	blr	x2
  409498:	str	x0, [x19, #64]
  40949c:	ldr	x2, [x20, #672]
  4094a0:	mov	w1, #0x4                   	// #4
  4094a4:	add	x0, sp, #0x58
  4094a8:	blr	x2
  4094ac:	str	x0, [x19, #40]
  4094b0:	ldr	x2, [x20, #672]
  4094b4:	mov	w1, #0x4                   	// #4
  4094b8:	add	x0, sp, #0x5c
  4094bc:	blr	x2
  4094c0:	str	x0, [x19, #48]
  4094c4:	ldr	x2, [x20, #672]
  4094c8:	mov	w1, #0x4                   	// #4
  4094cc:	add	x0, sp, #0x60
  4094d0:	blr	x2
  4094d4:	str	x0, [x19, #56]
  4094d8:	ldr	x2, [x20, #672]
  4094dc:	mov	w1, #0x4                   	// #4
  4094e0:	add	x0, sp, #0x64
  4094e4:	blr	x2
  4094e8:	str	x0, [x19, #72]
  4094ec:	ldr	x2, [x20, #672]
  4094f0:	mov	w1, #0x2                   	// #2
  4094f4:	add	x0, sp, #0x68
  4094f8:	blr	x2
  4094fc:	str	w0, [x19, #84]
  409500:	ldr	x2, [x20, #672]
  409504:	mov	w1, #0x2                   	// #2
  409508:	add	x0, sp, #0x6a
  40950c:	blr	x2
  409510:	str	w0, [x19, #88]
  409514:	ldr	x2, [x20, #672]
  409518:	mov	w1, #0x2                   	// #2
  40951c:	add	x0, sp, #0x6c
  409520:	blr	x2
  409524:	str	w0, [x19, #92]
  409528:	ldr	x2, [x20, #672]
  40952c:	mov	w1, #0x2                   	// #2
  409530:	add	x0, sp, #0x6e
  409534:	blr	x2
  409538:	str	w0, [x19, #96]
  40953c:	ldr	x2, [x20, #672]
  409540:	mov	w1, #0x2                   	// #2
  409544:	add	x0, sp, #0x70
  409548:	blr	x2
  40954c:	str	w0, [x19, #100]
  409550:	ldr	x2, [x20, #672]
  409554:	add	x0, sp, #0x72
  409558:	mov	w1, #0x2                   	// #2
  40955c:	mov	w20, #0x1                   	// #1
  409560:	blr	x2
  409564:	str	w0, [x19, #104]
  409568:	ldr	x0, [x19, #56]
  40956c:	cbz	x0, 40971c <ferror@plt+0x79dc>
  409570:	ldr	w0, [x22, #1056]
  409574:	cbz	w0, 409730 <ferror@plt+0x79f0>
  409578:	mov	x0, x19
  40957c:	mov	w1, w20
  409580:	bl	406790 <ferror@plt+0x4a50>
  409584:	ldp	x21, x22, [sp, #32]
  409588:	mov	w0, w20
  40958c:	ldp	x19, x20, [sp, #16]
  409590:	ldp	x29, x30, [sp], #128
  409594:	ret
  409598:	str	x23, [sp, #48]
  40959c:	add	x23, sp, #0x50
  4095a0:	mov	x0, x23
  4095a4:	mov	x2, #0x1                   	// #1
  4095a8:	mov	x1, #0x30                  	// #48
  4095ac:	bl	401bb0 <fread@plt>
  4095b0:	cmp	x0, #0x1
  4095b4:	b.eq	409608 <ferror@plt+0x78c8>  // b.none
  4095b8:	mov	w20, #0x0                   	// #0
  4095bc:	mov	w0, w20
  4095c0:	ldp	x19, x20, [sp, #16]
  4095c4:	ldp	x21, x22, [sp, #32]
  4095c8:	ldr	x23, [sp, #48]
  4095cc:	ldp	x29, x30, [sp], #128
  4095d0:	ret
  4095d4:	adrp	x1, 446000 <ferror@plt+0x442c0>
  4095d8:	adrp	x0, 446000 <ferror@plt+0x442c0>
  4095dc:	add	x1, x1, #0x438
  4095e0:	add	x0, x0, #0xad0
  4095e4:	str	x1, [x20, #672]
  4095e8:	str	x0, [x2, #680]
  4095ec:	b	409428 <ferror@plt+0x76e8>
  4095f0:	mov	w20, #0x0                   	// #0
  4095f4:	mov	w0, w20
  4095f8:	ldp	x19, x20, [sp, #16]
  4095fc:	ldp	x21, x22, [sp, #32]
  409600:	ldp	x29, x30, [sp], #128
  409604:	ret
  409608:	ldr	x2, [x20, #672]
  40960c:	mov	x0, x23
  409610:	mov	w1, w21
  409614:	blr	x2
  409618:	strh	w0, [x19, #80]
  40961c:	ldr	x2, [x20, #672]
  409620:	mov	w1, w21
  409624:	add	x0, sp, #0x52
  409628:	blr	x2
  40962c:	strh	w0, [x19, #82]
  409630:	ldr	x2, [x20, #672]
  409634:	mov	w1, #0x4                   	// #4
  409638:	add	x0, sp, #0x54
  40963c:	blr	x2
  409640:	str	x0, [x19, #64]
  409644:	ldr	x2, [x20, #672]
  409648:	mov	w1, #0x8                   	// #8
  40964c:	add	x0, sp, #0x58
  409650:	blr	x2
  409654:	str	x0, [x19, #40]
  409658:	ldr	x2, [x20, #672]
  40965c:	mov	w1, #0x8                   	// #8
  409660:	add	x0, sp, #0x60
  409664:	blr	x2
  409668:	str	x0, [x19, #48]
  40966c:	ldr	x2, [x20, #672]
  409670:	mov	w1, #0x8                   	// #8
  409674:	add	x0, sp, #0x68
  409678:	blr	x2
  40967c:	str	x0, [x19, #56]
  409680:	ldr	x2, [x20, #672]
  409684:	mov	w1, #0x4                   	// #4
  409688:	add	x0, sp, #0x70
  40968c:	blr	x2
  409690:	str	x0, [x19, #72]
  409694:	ldr	x2, [x20, #672]
  409698:	mov	w1, w21
  40969c:	add	x0, sp, #0x74
  4096a0:	blr	x2
  4096a4:	str	w0, [x19, #84]
  4096a8:	ldr	x2, [x20, #672]
  4096ac:	mov	w1, w21
  4096b0:	add	x0, sp, #0x76
  4096b4:	blr	x2
  4096b8:	str	w0, [x19, #88]
  4096bc:	ldr	x2, [x20, #672]
  4096c0:	mov	w1, w21
  4096c4:	add	x0, sp, #0x78
  4096c8:	blr	x2
  4096cc:	str	w0, [x19, #92]
  4096d0:	ldr	x2, [x20, #672]
  4096d4:	mov	w1, w21
  4096d8:	add	x0, sp, #0x7a
  4096dc:	blr	x2
  4096e0:	str	w0, [x19, #96]
  4096e4:	ldr	x2, [x20, #672]
  4096e8:	mov	w1, w21
  4096ec:	add	x0, sp, #0x7c
  4096f0:	blr	x2
  4096f4:	str	w0, [x19, #100]
  4096f8:	ldr	x2, [x20, #672]
  4096fc:	mov	w1, w21
  409700:	add	x0, sp, #0x7e
  409704:	mov	w20, #0x1                   	// #1
  409708:	blr	x2
  40970c:	ldr	x23, [sp, #48]
  409710:	str	w0, [x19, #104]
  409714:	ldr	x0, [x19, #56]
  409718:	cbnz	x0, 409570 <ferror@plt+0x7830>
  40971c:	mov	w0, w20
  409720:	ldp	x19, x20, [sp, #16]
  409724:	ldp	x21, x22, [sp, #32]
  409728:	ldp	x29, x30, [sp], #128
  40972c:	ret
  409730:	mov	x0, x19
  409734:	mov	w1, w20
  409738:	bl	406a88 <ferror@plt+0x4d48>
  40973c:	ldp	x21, x22, [sp, #32]
  409740:	b	409588 <ferror@plt+0x7848>
  409744:	nop
  409748:	stp	x29, x30, [sp, #-160]!
  40974c:	mov	x29, sp
  409750:	stp	x19, x20, [sp, #16]
  409754:	mov	x20, x0
  409758:	add	x2, sp, #0x20
  40975c:	mov	x1, x20
  409760:	mov	w0, #0x0                   	// #0
  409764:	bl	401d00 <__xstat@plt>
  409768:	tbnz	w0, #31, 409810 <ferror@plt+0x7ad0>
  40976c:	ldr	w0, [sp, #48]
  409770:	and	w0, w0, #0xf000
  409774:	cmp	w0, #0x8, lsl #12
  409778:	b.ne	409810 <ferror@plt+0x7ad0>  // b.any
  40977c:	mov	x1, #0xa0                  	// #160
  409780:	mov	x0, #0x1                   	// #1
  409784:	bl	401aa0 <calloc@plt>
  409788:	mov	x19, x0
  40978c:	cbz	x0, 409810 <ferror@plt+0x7ad0>
  409790:	mov	x0, x20
  409794:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409798:	add	x1, x1, #0x3e0
  40979c:	bl	401a20 <fopen@plt>
  4097a0:	str	x0, [x19, #8]
  4097a4:	cbz	x0, 4097f4 <ferror@plt+0x7ab4>
  4097a8:	ldr	x0, [sp, #80]
  4097ac:	str	x20, [x19]
  4097b0:	str	x0, [x19, #16]
  4097b4:	mov	x0, x19
  4097b8:	bl	4093c8 <ferror@plt+0x7688>
  4097bc:	cbz	w0, 4097e8 <ferror@plt+0x7aa8>
  4097c0:	ldr	x0, [x19, #56]
  4097c4:	cbz	x0, 409814 <ferror@plt+0x7ad4>
  4097c8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4097cc:	mov	w1, #0x0                   	// #0
  4097d0:	ldr	w0, [x0, #1056]
  4097d4:	cbz	w0, 409824 <ferror@plt+0x7ae4>
  4097d8:	mov	x0, x19
  4097dc:	bl	406790 <ferror@plt+0x4a50>
  4097e0:	cbnz	w0, 409814 <ferror@plt+0x7ad4>
  4097e4:	nop
  4097e8:	ldr	x0, [x19, #8]
  4097ec:	cbz	x0, 4097f4 <ferror@plt+0x7ab4>
  4097f0:	bl	401a10 <fclose@plt>
  4097f4:	mov	x0, x19
  4097f8:	mov	x19, #0x0                   	// #0
  4097fc:	bl	401bc0 <free@plt>
  409800:	mov	x0, x19
  409804:	ldp	x19, x20, [sp, #16]
  409808:	ldp	x29, x30, [sp], #160
  40980c:	ret
  409810:	mov	x19, #0x0                   	// #0
  409814:	mov	x0, x19
  409818:	ldp	x19, x20, [sp, #16]
  40981c:	ldp	x29, x30, [sp], #160
  409820:	ret
  409824:	mov	x0, x19
  409828:	bl	406a88 <ferror@plt+0x4d48>
  40982c:	cbnz	w0, 409814 <ferror@plt+0x7ad4>
  409830:	b	4097e8 <ferror@plt+0x7aa8>
  409834:	nop
  409838:	stp	x29, x30, [sp, #-80]!
  40983c:	mov	x2, #0x38                  	// #56
  409840:	mov	x1, #0x20                  	// #32
  409844:	mov	x29, sp
  409848:	stp	x19, x20, [sp, #16]
  40984c:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  409850:	stp	x21, x22, [sp, #32]
  409854:	mov	x22, x0
  409858:	ldr	w0, [x19, #1056]
  40985c:	cmp	w0, #0x0
  409860:	ldr	w0, [x22, #92]
  409864:	csel	x1, x1, x2, ne  // ne = any
  409868:	ldr	x2, [x22, #16]
  40986c:	mul	x1, x0, x1
  409870:	cmp	x1, x2
  409874:	b.cs	409ba0 <ferror@plt+0x7e60>  // b.hs, b.nlast
  409878:	mov	x1, #0x40                  	// #64
  40987c:	stp	x23, x24, [sp, #48]
  409880:	bl	43e188 <ferror@plt+0x3c448>
  409884:	mov	x23, x0
  409888:	cbz	x0, 409bec <ferror@plt+0x7eac>
  40988c:	ldr	w1, [x19, #1056]
  409890:	ldp	w19, w20, [x22, #88]
  409894:	cmp	w19, #0x0
  409898:	cset	w0, eq  // eq = none
  40989c:	cmp	w20, #0x0
  4098a0:	csinc	w0, w0, wzr, ne  // ne = any
  4098a4:	cbz	w1, 409a18 <ferror@plt+0x7cd8>
  4098a8:	cbnz	w0, 409b80 <ferror@plt+0x7e40>
  4098ac:	cmp	w19, #0x1f
  4098b0:	b.ls	409bd0 <ferror@plt+0x7e90>  // b.plast
  4098b4:	str	x25, [sp, #64]
  4098b8:	cmp	w19, #0x20
  4098bc:	b.eq	4098d8 <ferror@plt+0x7b98>  // b.none
  4098c0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4098c4:	add	x1, x1, #0x4b0
  4098c8:	mov	w2, #0x5                   	// #5
  4098cc:	mov	x0, #0x0                   	// #0
  4098d0:	bl	401c70 <dcgettext@plt>
  4098d4:	bl	446940 <warn@@Base>
  4098d8:	ldr	x21, [x22, #48]
  4098dc:	mov	w2, #0x5                   	// #5
  4098e0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4098e4:	mov	x0, #0x0                   	// #0
  4098e8:	add	x1, x1, #0x510
  4098ec:	bl	401c70 <dcgettext@plt>
  4098f0:	mov	x3, x21
  4098f4:	mov	x6, x0
  4098f8:	mov	w5, w20
  4098fc:	mov	w4, w19
  409900:	add	x2, x22, #0x10
  409904:	add	x1, x22, #0x8
  409908:	mov	x0, #0x0                   	// #0
  40990c:	bl	405718 <ferror@plt+0x39d8>
  409910:	mov	x25, x0
  409914:	cbz	x0, 409b7c <ferror@plt+0x7e3c>
  409918:	ldr	w0, [x22, #92]
  40991c:	cbz	w0, 4099f0 <ferror@plt+0x7cb0>
  409920:	adrp	x19, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  409924:	mov	x21, x23
  409928:	add	x19, x19, #0x2a0
  40992c:	mov	x20, x25
  409930:	mov	w24, #0x0                   	// #0
  409934:	nop
  409938:	ldr	x2, [x19]
  40993c:	mov	x0, x20
  409940:	mov	w1, #0x4                   	// #4
  409944:	add	w24, w24, #0x1
  409948:	add	x21, x21, #0x40
  40994c:	blr	x2
  409950:	ldr	x2, [x19]
  409954:	stur	x0, [x21, #-64]
  409958:	mov	w1, #0x4                   	// #4
  40995c:	add	x0, x20, #0x4
  409960:	blr	x2
  409964:	ldr	x2, [x19]
  409968:	stur	x0, [x21, #-48]
  40996c:	mov	w1, #0x4                   	// #4
  409970:	add	x0, x20, #0x8
  409974:	blr	x2
  409978:	ldr	x2, [x19]
  40997c:	stur	x0, [x21, #-40]
  409980:	mov	w1, #0x4                   	// #4
  409984:	add	x0, x20, #0xc
  409988:	blr	x2
  40998c:	ldr	x2, [x19]
  409990:	stur	x0, [x21, #-32]
  409994:	mov	w1, #0x4                   	// #4
  409998:	add	x0, x20, #0x10
  40999c:	blr	x2
  4099a0:	ldr	x2, [x19]
  4099a4:	stur	x0, [x21, #-24]
  4099a8:	mov	w1, #0x4                   	// #4
  4099ac:	add	x0, x20, #0x14
  4099b0:	blr	x2
  4099b4:	ldr	x2, [x19]
  4099b8:	stur	x0, [x21, #-16]
  4099bc:	mov	w1, #0x4                   	// #4
  4099c0:	add	x0, x20, #0x18
  4099c4:	blr	x2
  4099c8:	ldr	x2, [x19]
  4099cc:	stur	x0, [x21, #-56]
  4099d0:	mov	w1, #0x4                   	// #4
  4099d4:	add	x0, x20, #0x1c
  4099d8:	add	x20, x20, #0x20
  4099dc:	blr	x2
  4099e0:	ldr	w1, [x22, #92]
  4099e4:	stur	x0, [x21, #-8]
  4099e8:	cmp	w24, w1
  4099ec:	b.cc	409938 <ferror@plt+0x7bf8>  // b.lo, b.ul, b.last
  4099f0:	mov	x0, x25
  4099f4:	bl	401bc0 <free@plt>
  4099f8:	ldr	x25, [sp, #64]
  4099fc:	str	x23, [x22, #120]
  409a00:	ldp	x23, x24, [sp, #48]
  409a04:	mov	w0, #0x1                   	// #1
  409a08:	ldp	x19, x20, [sp, #16]
  409a0c:	ldp	x21, x22, [sp, #32]
  409a10:	ldp	x29, x30, [sp], #80
  409a14:	ret
  409a18:	cbnz	w0, 409b80 <ferror@plt+0x7e40>
  409a1c:	cmp	w19, #0x37
  409a20:	b.ls	409bd0 <ferror@plt+0x7e90>  // b.plast
  409a24:	str	x25, [sp, #64]
  409a28:	cmp	w19, #0x38
  409a2c:	b.eq	409a48 <ferror@plt+0x7d08>  // b.none
  409a30:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409a34:	add	x1, x1, #0x4b0
  409a38:	mov	w2, #0x5                   	// #5
  409a3c:	mov	x0, #0x0                   	// #0
  409a40:	bl	401c70 <dcgettext@plt>
  409a44:	bl	446940 <warn@@Base>
  409a48:	ldr	x21, [x22, #48]
  409a4c:	mov	w2, #0x5                   	// #5
  409a50:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409a54:	mov	x0, #0x0                   	// #0
  409a58:	add	x1, x1, #0x510
  409a5c:	bl	401c70 <dcgettext@plt>
  409a60:	mov	x3, x21
  409a64:	mov	x6, x0
  409a68:	mov	w5, w20
  409a6c:	mov	w4, w19
  409a70:	add	x2, x22, #0x10
  409a74:	add	x1, x22, #0x8
  409a78:	mov	x0, #0x0                   	// #0
  409a7c:	bl	405718 <ferror@plt+0x39d8>
  409a80:	mov	x25, x0
  409a84:	cbz	x0, 409b7c <ferror@plt+0x7e3c>
  409a88:	ldr	w0, [x22, #92]
  409a8c:	cbz	w0, 4099f0 <ferror@plt+0x7cb0>
  409a90:	adrp	x19, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  409a94:	mov	x21, x23
  409a98:	add	x19, x19, #0x2a0
  409a9c:	mov	x20, x25
  409aa0:	mov	w24, #0x0                   	// #0
  409aa4:	nop
  409aa8:	ldr	x2, [x19]
  409aac:	mov	x0, x20
  409ab0:	mov	w1, #0x4                   	// #4
  409ab4:	add	w24, w24, #0x1
  409ab8:	add	x21, x21, #0x40
  409abc:	blr	x2
  409ac0:	ldr	x2, [x19]
  409ac4:	stur	x0, [x21, #-64]
  409ac8:	mov	w1, #0x4                   	// #4
  409acc:	add	x0, x20, #0x4
  409ad0:	blr	x2
  409ad4:	ldr	x2, [x19]
  409ad8:	stur	x0, [x21, #-56]
  409adc:	mov	w1, #0x8                   	// #8
  409ae0:	add	x0, x20, #0x8
  409ae4:	blr	x2
  409ae8:	ldr	x2, [x19]
  409aec:	stur	x0, [x21, #-48]
  409af0:	mov	w1, #0x8                   	// #8
  409af4:	add	x0, x20, #0x10
  409af8:	blr	x2
  409afc:	ldr	x2, [x19]
  409b00:	stur	x0, [x21, #-40]
  409b04:	mov	w1, #0x8                   	// #8
  409b08:	add	x0, x20, #0x18
  409b0c:	blr	x2
  409b10:	ldr	x2, [x19]
  409b14:	stur	x0, [x21, #-32]
  409b18:	mov	w1, #0x8                   	// #8
  409b1c:	add	x0, x20, #0x20
  409b20:	blr	x2
  409b24:	ldr	x2, [x19]
  409b28:	stur	x0, [x21, #-24]
  409b2c:	mov	w1, #0x8                   	// #8
  409b30:	add	x0, x20, #0x28
  409b34:	blr	x2
  409b38:	ldr	x2, [x19]
  409b3c:	stur	x0, [x21, #-16]
  409b40:	mov	w1, #0x8                   	// #8
  409b44:	add	x0, x20, #0x30
  409b48:	add	x20, x20, #0x38
  409b4c:	blr	x2
  409b50:	ldr	w1, [x22, #92]
  409b54:	stur	x0, [x21, #-8]
  409b58:	cmp	w24, w1
  409b5c:	b.cc	409aa8 <ferror@plt+0x7d68>  // b.lo, b.ul, b.last
  409b60:	mov	x0, x25
  409b64:	bl	401bc0 <free@plt>
  409b68:	mov	w0, #0x1                   	// #1
  409b6c:	ldr	x25, [sp, #64]
  409b70:	str	x23, [x22, #120]
  409b74:	ldp	x23, x24, [sp, #48]
  409b78:	b	409a08 <ferror@plt+0x7cc8>
  409b7c:	ldr	x25, [sp, #64]
  409b80:	mov	x0, x23
  409b84:	bl	401bc0 <free@plt>
  409b88:	ldp	x23, x24, [sp, #48]
  409b8c:	mov	w0, #0x0                   	// #0
  409b90:	ldp	x19, x20, [sp, #16]
  409b94:	ldp	x21, x22, [sp, #32]
  409b98:	ldp	x29, x30, [sp], #80
  409b9c:	ret
  409ba0:	mov	w2, #0x5                   	// #5
  409ba4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409ba8:	mov	x0, #0x0                   	// #0
  409bac:	add	x1, x1, #0x3e8
  409bb0:	bl	401c70 <dcgettext@plt>
  409bb4:	ldr	w1, [x22, #92]
  409bb8:	bl	446368 <error@@Base>
  409bbc:	mov	w0, #0x0                   	// #0
  409bc0:	ldp	x19, x20, [sp, #16]
  409bc4:	ldp	x21, x22, [sp, #32]
  409bc8:	ldp	x29, x30, [sp], #80
  409bcc:	ret
  409bd0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409bd4:	add	x1, x1, #0x458
  409bd8:	mov	w2, #0x5                   	// #5
  409bdc:	mov	x0, #0x0                   	// #0
  409be0:	bl	401c70 <dcgettext@plt>
  409be4:	bl	446368 <error@@Base>
  409be8:	b	409b80 <ferror@plt+0x7e40>
  409bec:	mov	w2, #0x5                   	// #5
  409bf0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409bf4:	add	x1, x1, #0x428
  409bf8:	bl	401c70 <dcgettext@plt>
  409bfc:	ldr	w1, [x22, #92]
  409c00:	bl	446368 <error@@Base>
  409c04:	mov	w0, #0x0                   	// #0
  409c08:	ldp	x23, x24, [sp, #48]
  409c0c:	b	409b90 <ferror@plt+0x7e50>
  409c10:	stp	x29, x30, [sp, #-48]!
  409c14:	mov	x29, sp
  409c18:	ldr	x3, [x0, #120]
  409c1c:	stp	x19, x20, [sp, #16]
  409c20:	mov	x19, x1
  409c24:	str	x21, [sp, #32]
  409c28:	mov	x20, x2
  409c2c:	mov	x21, x0
  409c30:	cbz	x3, 409cb8 <ferror@plt+0x7f78>
  409c34:	ldr	w5, [x21, #92]
  409c38:	add	x5, x3, x5, lsl #6
  409c3c:	cmp	x5, x3
  409c40:	b.ls	409c88 <ferror@plt+0x7f48>  // b.plast
  409c44:	add	x1, x19, x20
  409c48:	ldr	x2, [x3]
  409c4c:	cmp	x2, #0x1
  409c50:	b.ne	409c7c <ferror@plt+0x7f3c>  // b.any
  409c54:	ldr	x2, [x3, #56]
  409c58:	ldr	x4, [x3, #24]
  409c5c:	neg	x2, x2
  409c60:	and	x2, x2, x4
  409c64:	cmp	x2, x19
  409c68:	b.hi	409c7c <ferror@plt+0x7f3c>  // b.pmore
  409c6c:	ldr	x0, [x3, #40]
  409c70:	add	x0, x4, x0
  409c74:	cmp	x1, x0
  409c78:	b.ls	409cc8 <ferror@plt+0x7f88>  // b.plast
  409c7c:	add	x3, x3, #0x40
  409c80:	cmp	x3, x5
  409c84:	b.cc	409c48 <ferror@plt+0x7f08>  // b.lo, b.ul, b.last
  409c88:	mov	w2, #0x5                   	// #5
  409c8c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409c90:	mov	x0, #0x0                   	// #0
  409c94:	add	x1, x1, #0x560
  409c98:	bl	401c70 <dcgettext@plt>
  409c9c:	mov	x1, x19
  409ca0:	bl	446940 <warn@@Base>
  409ca4:	mov	x0, x19
  409ca8:	ldp	x19, x20, [sp, #16]
  409cac:	ldr	x21, [sp, #32]
  409cb0:	ldp	x29, x30, [sp], #48
  409cb4:	ret
  409cb8:	bl	409838 <ferror@plt+0x7af8>
  409cbc:	cbz	w0, 409ce4 <ferror@plt+0x7fa4>
  409cc0:	ldr	x3, [x21, #120]
  409cc4:	b	409c34 <ferror@plt+0x7ef4>
  409cc8:	ldr	x0, [x3, #16]
  409ccc:	ldr	x21, [sp, #32]
  409cd0:	sub	x0, x0, x4
  409cd4:	add	x0, x0, x19
  409cd8:	ldp	x19, x20, [sp, #16]
  409cdc:	ldp	x29, x30, [sp], #48
  409ce0:	ret
  409ce4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409ce8:	add	x1, x1, #0x520
  409cec:	mov	w2, #0x5                   	// #5
  409cf0:	mov	x0, #0x0                   	// #0
  409cf4:	bl	401c70 <dcgettext@plt>
  409cf8:	bl	446940 <warn@@Base>
  409cfc:	mov	x0, x19
  409d00:	b	409ca8 <ferror@plt+0x7f68>
  409d04:	nop
  409d08:	stp	x29, x30, [sp, #-288]!
  409d0c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  409d10:	mov	x29, sp
  409d14:	stp	x27, x28, [sp, #80]
  409d18:	add	x27, x1, #0x420
  409d1c:	mov	x1, x0
  409d20:	str	x0, [sp, #176]
  409d24:	ldr	w0, [x27, #1112]
  409d28:	cbz	w0, 40a0f4 <ferror@plt+0x83b4>
  409d2c:	mov	x0, x1
  409d30:	ldr	w1, [x1, #100]
  409d34:	add	x2, sp, #0x114
  409d38:	str	x2, [sp, #216]
  409d3c:	str	wzr, [sp, #224]
  409d40:	mov	w3, #0x0                   	// #0
  409d44:	ldr	x0, [x0, #112]
  409d48:	str	x0, [sp, #136]
  409d4c:	cbz	w1, 40a96c <ferror@plt+0x8c2c>
  409d50:	stp	x19, x20, [sp, #16]
  409d54:	stp	x21, x22, [sp, #32]
  409d58:	stp	x23, x24, [sp, #48]
  409d5c:	stp	x25, x26, [sp, #64]
  409d60:	b	409d94 <ferror@plt+0x8054>
  409d64:	mov	w2, #0xfffd                	// #65533
  409d68:	movk	w2, #0x6fff, lsl #16
  409d6c:	cmp	w0, w2
  409d70:	b.eq	40a104 <ferror@plt+0x83c4>  // b.none
  409d74:	ldr	x2, [sp, #136]
  409d78:	ldr	w0, [sp, #224]
  409d7c:	add	x2, x2, #0x50
  409d80:	str	x2, [sp, #136]
  409d84:	add	w0, w0, #0x1
  409d88:	str	w0, [sp, #224]
  409d8c:	cmp	w1, w0
  409d90:	b.ls	40a0e0 <ferror@plt+0x83a0>  // b.plast
  409d94:	ldr	x0, [sp, #136]
  409d98:	mov	w2, #0xfffe                	// #65534
  409d9c:	movk	w2, #0x6fff, lsl #16
  409da0:	ldr	w0, [x0, #4]
  409da4:	cmp	w0, w2
  409da8:	b.eq	409fb4 <ferror@plt+0x8274>  // b.none
  409dac:	mov	w2, #0x6fffffff            	// #1879048191
  409db0:	cmp	w0, w2
  409db4:	b.ne	409d64 <ferror@plt+0x8024>  // b.any
  409db8:	ldr	x4, [sp, #136]
  409dbc:	ldr	w0, [x4, #40]
  409dc0:	cmp	w0, w1
  409dc4:	b.cs	409d74 <ferror@plt+0x8034>  // b.hs, b.nlast
  409dc8:	ldr	x5, [sp, #176]
  409dcc:	mov	w2, #0x50                  	// #80
  409dd0:	ldr	x20, [x5, #112]
  409dd4:	umaddl	x20, w0, w2, x20
  409dd8:	ldr	w0, [x20, #40]
  409ddc:	cmp	w0, w1
  409de0:	b.cs	409d74 <ferror@plt+0x8034>  // b.hs, b.nlast
  409de4:	ldr	w0, [x27]
  409de8:	add	x2, sp, #0xf0
  409dec:	mov	x1, x20
  409df0:	ldr	x19, [x4, #32]
  409df4:	cbnz	w0, 40a9ac <ferror@plt+0x8c6c>
  409df8:	ldr	x0, [sp, #176]
  409dfc:	bl	4060b8 <ferror@plt+0x4378>
  409e00:	str	x0, [sp, #160]
  409e04:	ldr	x0, [sp, #160]
  409e08:	cbz	x0, 40a9c0 <ferror@plt+0x8c80>
  409e0c:	ldr	x6, [sp, #176]
  409e10:	mov	w4, #0x50                  	// #80
  409e14:	ldr	w5, [x20, #40]
  409e18:	mov	w2, #0x5                   	// #5
  409e1c:	add	x25, x6, #0x8
  409e20:	add	x28, x6, #0x10
  409e24:	ldr	x3, [x6, #112]
  409e28:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409e2c:	mov	x0, #0x0                   	// #0
  409e30:	add	x1, x1, #0x8e0
  409e34:	umaddl	x3, w5, w4, x3
  409e38:	str	x3, [sp, #232]
  409e3c:	ldp	x22, x21, [x3, #24]
  409e40:	bl	401c70 <dcgettext@plt>
  409e44:	mov	x1, x25
  409e48:	mov	x6, x0
  409e4c:	mov	x2, x28
  409e50:	mov	x4, #0x1                   	// #1
  409e54:	mov	x0, #0x0                   	// #0
  409e58:	mov	x3, x22
  409e5c:	mov	x5, x21
  409e60:	bl	405718 <ferror@plt+0x39d8>
  409e64:	str	x0, [sp, #208]
  409e68:	cbz	x0, 40aa90 <ferror@plt+0x8d50>
  409e6c:	lsr	x26, x19, #1
  409e70:	mov	w4, #0x5                   	// #5
  409e74:	ldr	x22, [sp, #176]
  409e78:	mov	x3, x26
  409e7c:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  409e80:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409e84:	add	x2, x2, #0x8f8
  409e88:	add	x1, x1, #0x930
  409e8c:	mov	x0, #0x0                   	// #0
  409e90:	str	x26, [sp, #112]
  409e94:	bl	401c20 <dcngettext@plt>
  409e98:	add	x21, x22, #0x80
  409e9c:	ldr	x24, [sp, #136]
  409ea0:	str	x22, [sp, #176]
  409ea4:	add	x22, x22, #0x88
  409ea8:	mov	x23, x0
  409eac:	mov	x2, x24
  409eb0:	mov	x1, x22
  409eb4:	mov	x0, x21
  409eb8:	bl	4050f8 <ferror@plt+0x33b8>
  409ebc:	mov	x2, x26
  409ec0:	mov	x1, x0
  409ec4:	mov	x0, x23
  409ec8:	bl	401cc0 <printf@plt>
  409ecc:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409ed0:	add	x1, x1, #0x640
  409ed4:	mov	w2, #0x5                   	// #5
  409ed8:	mov	x0, #0x0                   	// #0
  409edc:	bl	401c70 <dcgettext@plt>
  409ee0:	mov	x23, x24
  409ee4:	bl	401cc0 <printf@plt>
  409ee8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  409eec:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  409ef0:	ldr	x2, [x24, #16]
  409ef4:	add	x1, x1, #0x930
  409ef8:	ldr	x0, [x0, #1040]
  409efc:	bl	401d20 <fprintf@plt>
  409f00:	mov	w2, #0x5                   	// #5
  409f04:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409f08:	mov	x0, #0x0                   	// #0
  409f0c:	add	x1, x1, #0x650
  409f10:	bl	401c70 <dcgettext@plt>
  409f14:	ldr	w24, [x24, #40]
  409f18:	ldr	x23, [x23, #24]
  409f1c:	mov	x1, x22
  409f20:	mov	x2, x20
  409f24:	mov	x22, x0
  409f28:	mov	x0, x21
  409f2c:	bl	4050f8 <ferror@plt+0x33b8>
  409f30:	mov	w2, w24
  409f34:	mov	x3, x0
  409f38:	mov	x1, x23
  409f3c:	mov	x0, x22
  409f40:	bl	401cc0 <printf@plt>
  409f44:	ldr	x1, [x27, #1256]
  409f48:	and	x2, x19, #0xfffffffffffffffe
  409f4c:	ldr	x20, [sp, #176]
  409f50:	mov	x0, x20
  409f54:	bl	409c10 <ferror@plt+0x7ed0>
  409f58:	mov	w2, #0x5                   	// #5
  409f5c:	mov	x19, x0
  409f60:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409f64:	mov	x0, #0x0                   	// #0
  409f68:	add	x1, x1, #0x968
  409f6c:	bl	401c70 <dcgettext@plt>
  409f70:	mov	x3, x19
  409f74:	mov	x6, x0
  409f78:	mov	x4, x26
  409f7c:	mov	x2, x28
  409f80:	mov	x1, x25
  409f84:	mov	x5, #0x2                   	// #2
  409f88:	mov	x0, #0x0                   	// #0
  409f8c:	bl	405718 <ferror@plt+0x39d8>
  409f90:	mov	x19, x0
  409f94:	cbnz	x0, 40aabc <ferror@plt+0x8d7c>
  409f98:	ldr	x0, [sp, #208]
  409f9c:	bl	401bc0 <free@plt>
  409fa0:	ldr	x0, [sp, #160]
  409fa4:	bl	401bc0 <free@plt>
  409fa8:	ldr	w1, [x20, #100]
  409fac:	mov	w3, #0x1                   	// #1
  409fb0:	b	409d74 <ferror@plt+0x8034>
  409fb4:	ldr	x22, [sp, #136]
  409fb8:	mov	w4, #0x5                   	// #5
  409fbc:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  409fc0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  409fc4:	add	x2, x2, #0x780
  409fc8:	add	x1, x1, #0x7b8
  409fcc:	ldr	w3, [x22, #44]
  409fd0:	mov	x0, #0x0                   	// #0
  409fd4:	bl	401c20 <dcngettext@plt>
  409fd8:	mov	x19, x0
  409fdc:	ldr	x23, [sp, #176]
  409fe0:	mov	x2, x22
  409fe4:	add	x1, x23, #0x88
  409fe8:	add	x0, x23, #0x80
  409fec:	bl	4050f8 <ferror@plt+0x33b8>
  409ff0:	mov	x1, x0
  409ff4:	ldr	w2, [x22, #44]
  409ff8:	mov	x0, x19
  409ffc:	bl	401cc0 <printf@plt>
  40a000:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a004:	add	x1, x1, #0x640
  40a008:	mov	w2, #0x5                   	// #5
  40a00c:	mov	x0, #0x0                   	// #0
  40a010:	bl	401c70 <dcgettext@plt>
  40a014:	bl	401cc0 <printf@plt>
  40a018:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40a01c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40a020:	ldr	x2, [x22, #16]
  40a024:	add	x1, x1, #0x930
  40a028:	ldr	x0, [x0, #1040]
  40a02c:	bl	401d20 <fprintf@plt>
  40a030:	mov	w2, #0x5                   	// #5
  40a034:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a038:	mov	x0, #0x0                   	// #0
  40a03c:	add	x1, x1, #0x650
  40a040:	bl	401c70 <dcgettext@plt>
  40a044:	ldr	w20, [x22, #40]
  40a048:	ldr	x21, [x22, #24]
  40a04c:	mov	x19, x0
  40a050:	mov	w1, w20
  40a054:	mov	x0, x23
  40a058:	bl	405350 <ferror@plt+0x3610>
  40a05c:	mov	x3, x0
  40a060:	mov	w2, w20
  40a064:	mov	x1, x21
  40a068:	mov	x0, x19
  40a06c:	bl	401cc0 <printf@plt>
  40a070:	ldp	x19, x20, [x22, #24]
  40a074:	mov	w2, #0x5                   	// #5
  40a078:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a07c:	mov	x0, #0x0                   	// #0
  40a080:	add	x1, x1, #0x7e8
  40a084:	bl	401c70 <dcgettext@plt>
  40a088:	add	x2, x23, #0x10
  40a08c:	mov	x6, x0
  40a090:	add	x1, x23, #0x8
  40a094:	mov	x4, #0x1                   	// #1
  40a098:	mov	x3, x19
  40a09c:	mov	x5, x20
  40a0a0:	mov	x0, #0x0                   	// #0
  40a0a4:	bl	405718 <ferror@plt+0x39d8>
  40a0a8:	str	x0, [sp, #184]
  40a0ac:	mov	x19, x0
  40a0b0:	cbnz	x0, 40a5bc <ferror@plt+0x887c>
  40a0b4:	ldr	x0, [sp, #176]
  40a0b8:	mov	w3, #0x1                   	// #1
  40a0bc:	ldr	x2, [sp, #136]
  40a0c0:	ldr	w1, [x0, #100]
  40a0c4:	ldr	w0, [sp, #224]
  40a0c8:	add	x2, x2, #0x50
  40a0cc:	str	x2, [sp, #136]
  40a0d0:	add	w0, w0, #0x1
  40a0d4:	str	w0, [sp, #224]
  40a0d8:	cmp	w1, w0
  40a0dc:	b.hi	409d94 <ferror@plt+0x8054>  // b.pmore
  40a0e0:	ldp	x19, x20, [sp, #16]
  40a0e4:	ldp	x21, x22, [sp, #32]
  40a0e8:	ldp	x23, x24, [sp, #48]
  40a0ec:	ldp	x25, x26, [sp, #64]
  40a0f0:	cbz	w3, 40a96c <ferror@plt+0x8c2c>
  40a0f4:	mov	w0, #0x1                   	// #1
  40a0f8:	ldp	x27, x28, [sp, #80]
  40a0fc:	ldp	x29, x30, [sp], #288
  40a100:	ret
  40a104:	ldr	x22, [sp, #136]
  40a108:	mov	w4, #0x5                   	// #5
  40a10c:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  40a110:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a114:	add	x2, x2, #0x5d0
  40a118:	add	x1, x1, #0x608
  40a11c:	ldr	w3, [x22, #44]
  40a120:	mov	x0, #0x0                   	// #0
  40a124:	bl	401c20 <dcngettext@plt>
  40a128:	mov	x19, x0
  40a12c:	ldr	x23, [sp, #176]
  40a130:	mov	x2, x22
  40a134:	add	x1, x23, #0x88
  40a138:	add	x0, x23, #0x80
  40a13c:	bl	4050f8 <ferror@plt+0x33b8>
  40a140:	mov	x1, x0
  40a144:	ldr	w2, [x22, #44]
  40a148:	mov	x0, x19
  40a14c:	bl	401cc0 <printf@plt>
  40a150:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a154:	add	x1, x1, #0x640
  40a158:	mov	w2, #0x5                   	// #5
  40a15c:	mov	x0, #0x0                   	// #0
  40a160:	bl	401c70 <dcgettext@plt>
  40a164:	bl	401cc0 <printf@plt>
  40a168:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40a16c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40a170:	ldr	x2, [x22, #16]
  40a174:	add	x1, x1, #0x930
  40a178:	ldr	x0, [x0, #1040]
  40a17c:	bl	401d20 <fprintf@plt>
  40a180:	mov	w2, #0x5                   	// #5
  40a184:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a188:	mov	x0, #0x0                   	// #0
  40a18c:	add	x1, x1, #0x650
  40a190:	bl	401c70 <dcgettext@plt>
  40a194:	ldr	w20, [x22, #40]
  40a198:	ldr	x21, [x22, #24]
  40a19c:	mov	x19, x0
  40a1a0:	mov	w1, w20
  40a1a4:	mov	x0, x23
  40a1a8:	bl	405350 <ferror@plt+0x3610>
  40a1ac:	mov	x3, x0
  40a1b0:	mov	w2, w20
  40a1b4:	mov	x1, x21
  40a1b8:	mov	x0, x19
  40a1bc:	bl	401cc0 <printf@plt>
  40a1c0:	ldp	x19, x20, [x22, #24]
  40a1c4:	mov	w2, #0x5                   	// #5
  40a1c8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a1cc:	mov	x0, #0x0                   	// #0
  40a1d0:	add	x1, x1, #0x678
  40a1d4:	bl	401c70 <dcgettext@plt>
  40a1d8:	add	x2, x23, #0x10
  40a1dc:	mov	x6, x0
  40a1e0:	add	x1, x23, #0x8
  40a1e4:	mov	x4, #0x1                   	// #1
  40a1e8:	mov	x5, x20
  40a1ec:	mov	x3, x19
  40a1f0:	mov	x0, #0x0                   	// #0
  40a1f4:	bl	405718 <ferror@plt+0x39d8>
  40a1f8:	str	x0, [sp, #168]
  40a1fc:	cbz	x0, 40a0b4 <ferror@plt+0x8374>
  40a200:	ldr	x1, [sp, #136]
  40a204:	ldr	x19, [sp, #168]
  40a208:	ldr	w0, [x1, #44]
  40a20c:	ldr	x1, [x1, #32]
  40a210:	str	x1, [sp, #184]
  40a214:	add	x23, x19, x1
  40a218:	cbz	w0, 40a510 <ferror@plt+0x87d0>
  40a21c:	add	x0, x19, #0x14
  40a220:	cmp	x23, x0
  40a224:	b.cc	40a4f8 <ferror@plt+0x87b8>  // b.lo, b.ul, b.last
  40a228:	adrp	x20, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40a22c:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a230:	adrp	x25, 44f000 <warn@@Base+0x86c0>
  40a234:	add	x0, x0, #0x698
  40a238:	add	x20, x20, #0x2a0
  40a23c:	add	x25, x25, #0x738
  40a240:	str	xzr, [sp, #112]
  40a244:	str	xzr, [sp, #152]
  40a248:	str	x0, [sp, #192]
  40a24c:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a250:	add	x0, x0, #0x6b8
  40a254:	str	x0, [sp, #200]
  40a258:	ldr	x3, [sp, #112]
  40a25c:	mov	w1, #0x2                   	// #2
  40a260:	ldr	x4, [sp, #184]
  40a264:	mov	x0, x19
  40a268:	ldr	x2, [x20]
  40a26c:	sub	x3, x4, x3
  40a270:	str	x3, [sp, #160]
  40a274:	blr	x2
  40a278:	mov	x28, x0
  40a27c:	ldr	x2, [x20]
  40a280:	mov	w1, #0x2                   	// #2
  40a284:	add	x0, x19, #0x2
  40a288:	blr	x2
  40a28c:	mov	x3, x0
  40a290:	ldr	x2, [x20]
  40a294:	mov	w1, #0x2                   	// #2
  40a298:	add	x0, x19, #0x4
  40a29c:	str	x3, [sp, #104]
  40a2a0:	blr	x2
  40a2a4:	mov	x21, x0
  40a2a8:	ldr	x2, [x20]
  40a2ac:	mov	w1, #0x2                   	// #2
  40a2b0:	add	x0, x19, #0x6
  40a2b4:	blr	x2
  40a2b8:	and	w24, w0, #0xffff
  40a2bc:	ldr	x2, [x20]
  40a2c0:	mov	w1, #0x4                   	// #4
  40a2c4:	add	x0, x19, #0x8
  40a2c8:	blr	x2
  40a2cc:	ldr	x2, [x20]
  40a2d0:	mov	w1, #0x4                   	// #4
  40a2d4:	add	x0, x19, #0xc
  40a2d8:	blr	x2
  40a2dc:	mov	x22, x0
  40a2e0:	ldr	x2, [x20]
  40a2e4:	mov	w1, #0x4                   	// #4
  40a2e8:	add	x0, x19, #0x10
  40a2ec:	blr	x2
  40a2f0:	str	x0, [sp, #144]
  40a2f4:	ldr	x1, [sp, #192]
  40a2f8:	mov	w2, #0x5                   	// #5
  40a2fc:	mov	x0, #0x0                   	// #0
  40a300:	bl	401c70 <dcgettext@plt>
  40a304:	mov	x26, x0
  40a308:	ldr	x3, [sp, #104]
  40a30c:	and	w0, w3, #0xffff
  40a310:	bl	404a50 <ferror@plt+0x2d10>
  40a314:	mov	x3, x0
  40a318:	ldr	x1, [sp, #112]
  40a31c:	and	w2, w28, #0xffff
  40a320:	mov	x0, x26
  40a324:	bl	401cc0 <printf@plt>
  40a328:	ldr	x1, [sp, #200]
  40a32c:	mov	w2, #0x5                   	// #5
  40a330:	mov	x0, #0x0                   	// #0
  40a334:	bl	401c70 <dcgettext@plt>
  40a338:	mov	w2, w24
  40a33c:	and	w1, w21, #0xffff
  40a340:	bl	401cc0 <printf@plt>
  40a344:	ldr	x3, [sp, #160]
  40a348:	cmp	x22, x3
  40a34c:	b.hi	40a994 <ferror@plt+0x8c54>  // b.pmore
  40a350:	add	x26, x19, x22
  40a354:	add	x0, x26, #0x8
  40a358:	cmp	x23, x0
  40a35c:	b.cc	40a994 <ferror@plt+0x8c54>  // b.lo, b.ul, b.last
  40a360:	ldr	x2, [x20]
  40a364:	mov	w1, #0x4                   	// #4
  40a368:	mov	x0, x26
  40a36c:	blr	x2
  40a370:	mov	x21, x0
  40a374:	ldr	x2, [x20]
  40a378:	add	x0, x26, #0x4
  40a37c:	mov	w1, #0x4                   	// #4
  40a380:	blr	x2
  40a384:	mov	x28, x0
  40a388:	ldr	x19, [x27, #1120]
  40a38c:	mov	w2, #0x5                   	// #5
  40a390:	cbz	x19, 40a3a0 <ferror@plt+0x8660>
  40a394:	ldr	x0, [x27, #1128]
  40a398:	cmp	x21, x0
  40a39c:	b.cc	40a580 <ferror@plt+0x8840>  // b.lo, b.ul, b.last
  40a3a0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a3a4:	mov	x0, #0x0                   	// #0
  40a3a8:	add	x1, x1, #0x6e0
  40a3ac:	bl	401c70 <dcgettext@plt>
  40a3b0:	mov	x1, x21
  40a3b4:	bl	401cc0 <printf@plt>
  40a3b8:	ldr	x0, [sp, #112]
  40a3bc:	cmp	w24, #0x1
  40a3c0:	mov	w21, #0x1                   	// #1
  40a3c4:	add	x22, x22, x0
  40a3c8:	b.ls	40a49c <ferror@plt+0x875c>  // b.plast
  40a3cc:	sub	w1, w24, #0x1
  40a3d0:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a3d4:	add	x0, x0, #0x718
  40a3d8:	str	w1, [sp, #104]
  40a3dc:	str	x0, [sp, #128]
  40a3e0:	b	40a460 <ferror@plt+0x8720>
  40a3e4:	ldr	w3, [sp, #104]
  40a3e8:	cmp	x28, #0x0
  40a3ec:	ccmp	w3, w21, #0x0, eq  // eq = none
  40a3f0:	b.ne	40a59c <ferror@plt+0x885c>  // b.any
  40a3f4:	add	x22, x22, x28
  40a3f8:	cmp	x23, x2
  40a3fc:	b.cc	40a484 <ferror@plt+0x8744>  // b.lo, b.ul, b.last
  40a400:	ldr	x2, [x20]
  40a404:	blr	x2
  40a408:	mov	x19, x0
  40a40c:	ldr	x2, [x20]
  40a410:	mov	w1, #0x4                   	// #4
  40a414:	add	x0, x26, #0x4
  40a418:	blr	x2
  40a41c:	mov	x28, x0
  40a420:	ldr	x3, [x27, #1120]
  40a424:	mov	x1, x25
  40a428:	mov	w2, #0x5                   	// #5
  40a42c:	mov	x0, #0x0                   	// #0
  40a430:	cbz	x3, 40a440 <ferror@plt+0x8700>
  40a434:	ldr	x5, [x27, #1128]
  40a438:	cmp	x19, x5
  40a43c:	b.cc	40a528 <ferror@plt+0x87e8>  // b.lo, b.ul, b.last
  40a440:	bl	401c70 <dcgettext@plt>
  40a444:	mov	x3, x19
  40a448:	mov	w2, w21
  40a44c:	mov	x1, x22
  40a450:	bl	401cc0 <printf@plt>
  40a454:	add	w21, w21, #0x1
  40a458:	cmp	w24, w21
  40a45c:	b.eq	40a49c <ferror@plt+0x875c>  // b.none
  40a460:	sub	x3, x23, x26
  40a464:	add	x26, x26, x28
  40a468:	cmp	x28, #0x7
  40a46c:	mov	x0, x26
  40a470:	add	x2, x26, #0x8
  40a474:	mov	w1, #0x4                   	// #4
  40a478:	b.ls	40a3e4 <ferror@plt+0x86a4>  // b.plast
  40a47c:	cmp	x3, x28
  40a480:	b.cs	40a3f4 <ferror@plt+0x86b4>  // b.hs, b.nlast
  40a484:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a488:	add	x1, x1, #0xa58
  40a48c:	mov	w2, #0x5                   	// #5
  40a490:	mov	x0, #0x0                   	// #0
  40a494:	bl	401c70 <dcgettext@plt>
  40a498:	bl	401cc0 <printf@plt>
  40a49c:	ldp	x0, x1, [sp, #136]
  40a4a0:	ldr	w0, [x0, #44]
  40a4a4:	cmp	x1, #0x13
  40a4a8:	b.hi	40a54c <ferror@plt+0x880c>  // b.pmore
  40a4ac:	ldr	x2, [sp, #152]
  40a4b0:	cmp	x1, #0x0
  40a4b4:	sub	w1, w0, #0x1
  40a4b8:	ccmp	x1, x2, #0x0, eq  // eq = none
  40a4bc:	b.ne	40aa9c <ferror@plt+0x8d5c>  // b.any
  40a4c0:	ldp	x3, x1, [sp, #144]
  40a4c4:	ldr	x2, [sp, #112]
  40a4c8:	add	x1, x1, #0x1
  40a4cc:	add	x2, x2, x3
  40a4d0:	str	x2, [sp, #112]
  40a4d4:	cmp	x1, w0, uxtw
  40a4d8:	str	x1, [sp, #152]
  40a4dc:	b.cs	40a510 <ferror@plt+0x87d0>  // b.hs, b.nlast
  40a4e0:	ldr	x1, [sp, #112]
  40a4e4:	ldr	x0, [sp, #168]
  40a4e8:	add	x19, x0, x1
  40a4ec:	add	x0, x19, #0x14
  40a4f0:	cmp	x23, x0
  40a4f4:	b.cs	40a258 <ferror@plt+0x8518>  // b.hs, b.nlast
  40a4f8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a4fc:	add	x1, x1, #0xab0
  40a500:	mov	w2, #0x5                   	// #5
  40a504:	mov	x0, #0x0                   	// #0
  40a508:	bl	401c70 <dcgettext@plt>
  40a50c:	bl	401cc0 <printf@plt>
  40a510:	ldr	x0, [sp, #168]
  40a514:	bl	401bc0 <free@plt>
  40a518:	ldr	x0, [sp, #176]
  40a51c:	mov	w3, #0x1                   	// #1
  40a520:	ldr	w1, [x0, #100]
  40a524:	b	409d74 <ferror@plt+0x8034>
  40a528:	ldr	x1, [sp, #128]
  40a52c:	str	x3, [sp, #120]
  40a530:	bl	401c70 <dcgettext@plt>
  40a534:	ldr	x3, [sp, #120]
  40a538:	mov	w2, w21
  40a53c:	mov	x1, x22
  40a540:	add	x3, x3, x19
  40a544:	bl	401cc0 <printf@plt>
  40a548:	b	40a454 <ferror@plt+0x8714>
  40a54c:	ldr	x1, [sp, #144]
  40a550:	ldr	x2, [sp, #160]
  40a554:	cmp	x1, x2
  40a558:	b.ls	40a4c0 <ferror@plt+0x8780>  // b.plast
  40a55c:	ldr	x1, [sp, #152]
  40a560:	cmp	x1, w0, uxtw
  40a564:	b.cc	40a4f8 <ferror@plt+0x87b8>  // b.lo, b.ul, b.last
  40a568:	ldr	x0, [sp, #168]
  40a56c:	bl	401bc0 <free@plt>
  40a570:	ldr	x0, [sp, #176]
  40a574:	mov	w3, #0x1                   	// #1
  40a578:	ldr	w1, [x0, #100]
  40a57c:	b	409d74 <ferror@plt+0x8034>
  40a580:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a584:	mov	x0, #0x0                   	// #0
  40a588:	add	x1, x1, #0x6d0
  40a58c:	bl	401c70 <dcgettext@plt>
  40a590:	add	x1, x19, x21
  40a594:	bl	401cc0 <printf@plt>
  40a598:	b	40a3b8 <ferror@plt+0x8678>
  40a59c:	mov	w2, #0x5                   	// #5
  40a5a0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a5a4:	mov	x0, #0x0                   	// #0
  40a5a8:	add	x1, x1, #0x6f8
  40a5ac:	bl	401c70 <dcgettext@plt>
  40a5b0:	mov	x1, x28
  40a5b4:	bl	446940 <warn@@Base>
  40a5b8:	b	40a49c <ferror@plt+0x875c>
  40a5bc:	ldr	x1, [x22, #32]
  40a5c0:	str	x1, [sp, #192]
  40a5c4:	ldr	w0, [x22, #44]
  40a5c8:	add	x1, x19, x1
  40a5cc:	str	x1, [sp, #104]
  40a5d0:	cbz	w0, 40a8c0 <ferror@plt+0x8b80>
  40a5d4:	add	x0, x19, #0x10
  40a5d8:	cmp	x1, x0
  40a5dc:	b.cc	40a8a8 <ferror@plt+0x8b68>  // b.lo, b.ul, b.last
  40a5e0:	adrp	x20, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40a5e4:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a5e8:	add	x20, x20, #0x2a0
  40a5ec:	add	x0, x0, #0x800
  40a5f0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a5f4:	add	x1, x1, #0x838
  40a5f8:	str	xzr, [sp, #144]
  40a5fc:	str	xzr, [sp, #160]
  40a600:	stp	x0, x1, [sp, #200]
  40a604:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a608:	add	x0, x0, #0x860
  40a60c:	str	x0, [sp, #120]
  40a610:	ldr	x2, [x20]
  40a614:	mov	w1, #0x2                   	// #2
  40a618:	mov	x0, x19
  40a61c:	blr	x2
  40a620:	mov	x22, x0
  40a624:	ldr	x2, [x20]
  40a628:	mov	w1, #0x2                   	// #2
  40a62c:	add	x0, x19, #0x2
  40a630:	blr	x2
  40a634:	and	w26, w0, #0xffff
  40a638:	ldr	x2, [x20]
  40a63c:	mov	w1, #0x4                   	// #4
  40a640:	add	x0, x19, #0x4
  40a644:	blr	x2
  40a648:	mov	x21, x0
  40a64c:	ldr	x2, [x20]
  40a650:	mov	w1, #0x4                   	// #4
  40a654:	add	x0, x19, #0x8
  40a658:	blr	x2
  40a65c:	mov	x24, x0
  40a660:	ldr	x2, [x20]
  40a664:	mov	w1, #0x4                   	// #4
  40a668:	add	x0, x19, #0xc
  40a66c:	blr	x2
  40a670:	str	x0, [sp, #152]
  40a674:	ldr	x1, [sp, #200]
  40a678:	mov	w2, #0x5                   	// #5
  40a67c:	mov	x0, #0x0                   	// #0
  40a680:	bl	401c70 <dcgettext@plt>
  40a684:	ldr	x1, [sp, #144]
  40a688:	and	w2, w22, #0xffff
  40a68c:	bl	401cc0 <printf@plt>
  40a690:	ldr	x22, [x27, #1120]
  40a694:	mov	w2, #0x5                   	// #5
  40a698:	cbz	x22, 40a6a8 <ferror@plt+0x8968>
  40a69c:	ldr	x0, [x27, #1128]
  40a6a0:	cmp	x21, x0
  40a6a4:	b.cc	40a930 <ferror@plt+0x8bf0>  // b.lo, b.ul, b.last
  40a6a8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a6ac:	mov	x0, #0x0                   	// #0
  40a6b0:	add	x1, x1, #0x828
  40a6b4:	bl	401c70 <dcgettext@plt>
  40a6b8:	mov	x1, x21
  40a6bc:	bl	401cc0 <printf@plt>
  40a6c0:	ldr	x22, [sp, #144]
  40a6c4:	mov	w2, #0x5                   	// #5
  40a6c8:	ldr	x3, [sp, #192]
  40a6cc:	mov	x0, #0x0                   	// #0
  40a6d0:	ldr	x1, [sp, #208]
  40a6d4:	sub	x3, x3, x22
  40a6d8:	mov	x21, x3
  40a6dc:	str	x3, [sp, #168]
  40a6e0:	bl	401c70 <dcgettext@plt>
  40a6e4:	mov	w1, w26
  40a6e8:	bl	401cc0 <printf@plt>
  40a6ec:	cmp	x24, x21
  40a6f0:	b.hi	40a9d0 <ferror@plt+0x8c90>  // b.pmore
  40a6f4:	add	x19, x19, x24
  40a6f8:	add	x24, x24, x22
  40a6fc:	cbz	w26, 40a844 <ferror@plt+0x8b04>
  40a700:	ldr	x1, [sp, #104]
  40a704:	add	x0, x19, #0x10
  40a708:	cmp	x1, x0
  40a70c:	b.cc	40a82c <ferror@plt+0x8aec>  // b.lo, b.ul, b.last
  40a710:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40a714:	mov	w25, #0x0                   	// #0
  40a718:	add	x0, x0, #0x880
  40a71c:	str	x0, [sp, #112]
  40a720:	b	40a750 <ferror@plt+0x8a10>
  40a724:	cmp	x28, #0x0
  40a728:	ccmp	w1, w25, #0x0, eq  // eq = none
  40a72c:	b.ne	40a94c <ferror@plt+0x8c0c>  // b.any
  40a730:	add	w25, w25, #0x1
  40a734:	add	x19, x19, x28
  40a738:	add	x0, x19, #0x10
  40a73c:	cmp	w26, w25
  40a740:	b.eq	40a844 <ferror@plt+0x8b04>  // b.none
  40a744:	ldr	x1, [sp, #104]
  40a748:	cmp	x1, x0
  40a74c:	b.cc	40a82c <ferror@plt+0x8aec>  // b.lo, b.ul, b.last
  40a750:	ldr	x2, [x20]
  40a754:	mov	w1, #0x4                   	// #4
  40a758:	mov	x0, x19
  40a75c:	blr	x2
  40a760:	ldr	x2, [x20]
  40a764:	mov	w1, #0x2                   	// #2
  40a768:	add	x0, x19, #0x4
  40a76c:	blr	x2
  40a770:	and	w23, w0, #0xffff
  40a774:	ldr	x2, [x20]
  40a778:	mov	w1, #0x2                   	// #2
  40a77c:	add	x0, x19, #0x6
  40a780:	blr	x2
  40a784:	and	w22, w0, #0xffff
  40a788:	ldr	x2, [x20]
  40a78c:	mov	w1, #0x4                   	// #4
  40a790:	add	x0, x19, #0x8
  40a794:	blr	x2
  40a798:	mov	x21, x0
  40a79c:	ldr	x2, [x20]
  40a7a0:	mov	w1, #0x4                   	// #4
  40a7a4:	add	x0, x19, #0xc
  40a7a8:	blr	x2
  40a7ac:	mov	x28, x0
  40a7b0:	ldr	x4, [x27, #1120]
  40a7b4:	mov	w2, #0x5                   	// #5
  40a7b8:	mov	x0, #0x0                   	// #0
  40a7bc:	ldr	x1, [sp, #120]
  40a7c0:	cbz	x4, 40a7d0 <ferror@plt+0x8a90>
  40a7c4:	ldr	x5, [x27, #1128]
  40a7c8:	cmp	x21, x5
  40a7cc:	b.cc	40a8d8 <ferror@plt+0x8b98>  // b.lo, b.ul, b.last
  40a7d0:	bl	401c70 <dcgettext@plt>
  40a7d4:	mov	x2, x21
  40a7d8:	mov	x1, x24
  40a7dc:	bl	401cc0 <printf@plt>
  40a7e0:	ldr	x1, [sp, #112]
  40a7e4:	mov	w2, #0x5                   	// #5
  40a7e8:	mov	x0, #0x0                   	// #0
  40a7ec:	add	x24, x24, x28
  40a7f0:	bl	401c70 <dcgettext@plt>
  40a7f4:	mov	x21, x0
  40a7f8:	mov	w0, w23
  40a7fc:	bl	404a50 <ferror@plt+0x2d10>
  40a800:	mov	w2, w22
  40a804:	mov	x1, x0
  40a808:	mov	x0, x21
  40a80c:	bl	401cc0 <printf@plt>
  40a810:	ldr	x0, [sp, #104]
  40a814:	sub	w1, w26, #0x1
  40a818:	cmp	x28, #0xf
  40a81c:	sub	x0, x0, x19
  40a820:	b.ls	40a724 <ferror@plt+0x89e4>  // b.plast
  40a824:	cmp	x28, x0
  40a828:	b.ls	40a730 <ferror@plt+0x89f0>  // b.plast
  40a82c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a830:	add	x1, x1, #0xa80
  40a834:	mov	w2, #0x5                   	// #5
  40a838:	mov	x0, #0x0                   	// #0
  40a83c:	bl	401c70 <dcgettext@plt>
  40a840:	bl	446940 <warn@@Base>
  40a844:	ldr	x0, [sp, #136]
  40a848:	ldr	x1, [sp, #152]
  40a84c:	ldr	w0, [x0, #44]
  40a850:	cmp	x1, #0xf
  40a854:	b.hi	40a8fc <ferror@plt+0x8bbc>  // b.pmore
  40a858:	ldr	x2, [sp, #160]
  40a85c:	cmp	x1, #0x0
  40a860:	sub	w1, w0, #0x1
  40a864:	ccmp	x1, x2, #0x0, eq  // eq = none
  40a868:	b.ne	40a9e8 <ferror@plt+0x8ca8>  // b.any
  40a86c:	ldp	x2, x3, [sp, #144]
  40a870:	ldr	x1, [sp, #160]
  40a874:	add	x1, x1, #0x1
  40a878:	str	x1, [sp, #160]
  40a87c:	add	x2, x2, x3
  40a880:	str	x2, [sp, #144]
  40a884:	cmp	x1, w0, uxtw
  40a888:	b.cs	40a8c0 <ferror@plt+0x8b80>  // b.hs, b.nlast
  40a88c:	ldr	x1, [sp, #144]
  40a890:	ldr	x0, [sp, #184]
  40a894:	add	x19, x0, x1
  40a898:	ldr	x1, [sp, #104]
  40a89c:	add	x0, x19, #0x10
  40a8a0:	cmp	x1, x0
  40a8a4:	b.cs	40a610 <ferror@plt+0x88d0>  // b.hs, b.nlast
  40a8a8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a8ac:	add	x1, x1, #0xae0
  40a8b0:	mov	w2, #0x5                   	// #5
  40a8b4:	mov	x0, #0x0                   	// #0
  40a8b8:	bl	401c70 <dcgettext@plt>
  40a8bc:	bl	446940 <warn@@Base>
  40a8c0:	ldr	x0, [sp, #184]
  40a8c4:	bl	401bc0 <free@plt>
  40a8c8:	ldr	x0, [sp, #176]
  40a8cc:	mov	w3, #0x1                   	// #1
  40a8d0:	ldr	w1, [x0, #100]
  40a8d4:	b	409d74 <ferror@plt+0x8034>
  40a8d8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a8dc:	add	x1, x1, #0x848
  40a8e0:	str	x4, [sp, #128]
  40a8e4:	bl	401c70 <dcgettext@plt>
  40a8e8:	ldr	x4, [sp, #128]
  40a8ec:	mov	x1, x24
  40a8f0:	add	x2, x4, x21
  40a8f4:	bl	401cc0 <printf@plt>
  40a8f8:	b	40a7e0 <ferror@plt+0x8aa0>
  40a8fc:	ldr	x1, [sp, #152]
  40a900:	ldr	x2, [sp, #168]
  40a904:	cmp	x1, x2
  40a908:	b.ls	40a86c <ferror@plt+0x8b2c>  // b.plast
  40a90c:	ldr	x1, [sp, #160]
  40a910:	cmp	x1, w0, uxtw
  40a914:	b.cc	40a8a8 <ferror@plt+0x8b68>  // b.lo, b.ul, b.last
  40a918:	ldr	x0, [sp, #184]
  40a91c:	bl	401bc0 <free@plt>
  40a920:	ldr	x0, [sp, #176]
  40a924:	mov	w3, #0x1                   	// #1
  40a928:	ldr	w1, [x0, #100]
  40a92c:	b	409d74 <ferror@plt+0x8034>
  40a930:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a934:	mov	x0, #0x0                   	// #0
  40a938:	add	x1, x1, #0x818
  40a93c:	bl	401c70 <dcgettext@plt>
  40a940:	add	x1, x22, x21
  40a944:	bl	401cc0 <printf@plt>
  40a948:	b	40a6c0 <ferror@plt+0x8980>
  40a94c:	mov	w2, #0x5                   	// #5
  40a950:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a954:	mov	x0, #0x0                   	// #0
  40a958:	add	x1, x1, #0x8a0
  40a95c:	bl	401c70 <dcgettext@plt>
  40a960:	mov	x1, x28
  40a964:	bl	446940 <warn@@Base>
  40a968:	b	40a844 <ferror@plt+0x8b04>
  40a96c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a970:	add	x1, x1, #0x5a0
  40a974:	mov	w2, #0x5                   	// #5
  40a978:	mov	x0, #0x0                   	// #0
  40a97c:	bl	401c70 <dcgettext@plt>
  40a980:	bl	401cc0 <printf@plt>
  40a984:	mov	w0, #0x1                   	// #1
  40a988:	ldp	x27, x28, [sp, #80]
  40a98c:	ldp	x29, x30, [sp], #288
  40a990:	ret
  40a994:	ldr	x0, [sp, #136]
  40a998:	ldr	x1, [sp, #152]
  40a99c:	ldr	w0, [x0, #44]
  40a9a0:	cmp	x1, w0, uxtw
  40a9a4:	b.cs	40a568 <ferror@plt+0x8828>  // b.hs, b.nlast
  40a9a8:	b	40a4f8 <ferror@plt+0x87b8>
  40a9ac:	mov	x0, x5
  40a9b0:	bl	405c70 <ferror@plt+0x3f30>
  40a9b4:	str	x0, [sp, #160]
  40a9b8:	ldr	x0, [sp, #160]
  40a9bc:	cbnz	x0, 409e0c <ferror@plt+0x80cc>
  40a9c0:	ldr	x0, [sp, #176]
  40a9c4:	mov	w3, #0x1                   	// #1
  40a9c8:	ldr	w1, [x0, #100]
  40a9cc:	b	409d74 <ferror@plt+0x8034>
  40a9d0:	ldr	x0, [sp, #136]
  40a9d4:	ldr	x1, [sp, #160]
  40a9d8:	ldr	w0, [x0, #44]
  40a9dc:	cmp	x1, w0, uxtw
  40a9e0:	b.cs	40a918 <ferror@plt+0x8bd8>  // b.hs, b.nlast
  40a9e4:	b	40a8a8 <ferror@plt+0x8b68>
  40a9e8:	mov	w2, #0x5                   	// #5
  40a9ec:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40a9f0:	mov	x0, #0x0                   	// #0
  40a9f4:	add	x1, x1, #0x8c0
  40a9f8:	bl	401c70 <dcgettext@plt>
  40a9fc:	ldr	x1, [sp, #152]
  40aa00:	bl	446940 <warn@@Base>
  40aa04:	ldr	x0, [sp, #184]
  40aa08:	bl	401bc0 <free@plt>
  40aa0c:	ldr	x0, [sp, #176]
  40aa10:	mov	w3, #0x1                   	// #1
  40aa14:	ldr	w1, [x0, #100]
  40aa18:	b	409d74 <ferror@plt+0x8034>
  40aa1c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40aa20:	add	x1, x1, #0x9b0
  40aa24:	mov	w2, #0x5                   	// #5
  40aa28:	mov	x0, #0x0                   	// #0
  40aa2c:	bl	401c70 <dcgettext@plt>
  40aa30:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  40aa34:	add	x1, x1, #0x410
  40aa38:	ldr	x1, [x1]
  40aa3c:	bl	401910 <fputs@plt>
  40aa40:	ldr	w0, [sp, #104]
  40aa44:	add	w25, w25, #0x1
  40aa48:	cmp	w0, w25
  40aa4c:	b.ne	40ab60 <ferror@plt+0x8e20>  // b.any
  40aa50:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40aa54:	add	x0, x0, #0x410
  40aa58:	ldr	x1, [x0]
  40aa5c:	mov	w0, #0xa                   	// #10
  40aa60:	bl	401990 <putc@plt>
  40aa64:	ldr	w1, [sp, #104]
  40aa68:	ldr	x2, [sp, #112]
  40aa6c:	mov	w0, w1
  40aa70:	cmp	x0, x2
  40aa74:	add	w0, w1, #0x4
  40aa78:	str	w0, [sp, #104]
  40aa7c:	b.cc	40ab38 <ferror@plt+0x8df8>  // b.lo, b.ul, b.last
  40aa80:	ldr	x0, [sp, #120]
  40aa84:	bl	401bc0 <free@plt>
  40aa88:	ldr	x0, [sp, #208]
  40aa8c:	bl	401bc0 <free@plt>
  40aa90:	ldr	x0, [sp, #160]
  40aa94:	bl	401bc0 <free@plt>
  40aa98:	b	40a0b4 <ferror@plt+0x8374>
  40aa9c:	mov	w2, #0x5                   	// #5
  40aaa0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40aaa4:	mov	x0, #0x0                   	// #0
  40aaa8:	add	x1, x1, #0x760
  40aaac:	bl	401c70 <dcgettext@plt>
  40aab0:	ldr	x1, [sp, #144]
  40aab4:	bl	446940 <warn@@Base>
  40aab8:	b	40a510 <ferror@plt+0x87d0>
  40aabc:	ldr	x20, [sp, #112]
  40aac0:	mov	x1, #0x2                   	// #2
  40aac4:	mov	x0, x20
  40aac8:	bl	43e188 <ferror@plt+0x3c448>
  40aacc:	str	x0, [sp, #120]
  40aad0:	sub	w21, w20, #0x1
  40aad4:	cbz	w20, 40afa4 <ferror@plt+0x9264>
  40aad8:	adrp	x20, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40aadc:	ubfiz	x21, x21, #1, #32
  40aae0:	add	x20, x20, #0x2a0
  40aae4:	mov	x22, x0
  40aae8:	ldr	x2, [x20]
  40aaec:	add	x0, x19, x21
  40aaf0:	mov	w1, #0x2                   	// #2
  40aaf4:	blr	x2
  40aaf8:	strh	w0, [x22, x21]
  40aafc:	sub	x21, x21, #0x2
  40ab00:	cmn	x21, #0x2
  40ab04:	b.ne	40aae8 <ferror@plt+0x8da8>  // b.any
  40ab08:	mov	x0, x19
  40ab0c:	bl	401bc0 <free@plt>
  40ab10:	ldr	x24, [sp, #216]
  40ab14:	mov	x26, x28
  40ab18:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40ab1c:	mov	x28, x25
  40ab20:	add	x0, x0, #0x990
  40ab24:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ab28:	add	x1, x1, #0x980
  40ab2c:	stp	x1, x0, [sp, #184]
  40ab30:	mov	w0, #0x4                   	// #4
  40ab34:	str	w0, [sp, #104]
  40ab38:	ldr	w3, [sp, #104]
  40ab3c:	mov	w2, #0x5                   	// #5
  40ab40:	ldr	x1, [sp, #184]
  40ab44:	sub	w25, w3, #0x4
  40ab48:	mov	x0, #0x0                   	// #0
  40ab4c:	bl	401c70 <dcgettext@plt>
  40ab50:	str	x0, [sp, #168]
  40ab54:	ldr	x0, [sp, #192]
  40ab58:	mov	w1, w25
  40ab5c:	bl	401cc0 <printf@plt>
  40ab60:	ldr	x0, [sp, #112]
  40ab64:	mov	w19, w25
  40ab68:	cmp	x0, w25, uxtw
  40ab6c:	b.ls	40aa50 <ferror@plt+0x8d10>  // b.plast
  40ab70:	ldr	x1, [sp, #120]
  40ab74:	lsl	x0, x19, #1
  40ab78:	str	x0, [sp, #144]
  40ab7c:	add	x23, x1, x0
  40ab80:	ldrh	w1, [x1, x0]
  40ab84:	cbz	w1, 40ad08 <ferror@plt+0x8fc8>
  40ab88:	cmp	w1, #0x1
  40ab8c:	b.eq	40aa1c <ferror@plt+0x8cdc>  // b.none
  40ab90:	tst	x1, #0x8000
  40ab94:	mov	w0, #0x20                  	// #32
  40ab98:	and	w1, w1, #0x7fff
  40ab9c:	mov	w2, #0x68                  	// #104
  40aba0:	csel	w2, w2, w0, ne  // ne = any
  40aba4:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40aba8:	add	x0, x0, #0x9c8
  40abac:	bl	401cc0 <printf@plt>
  40abb0:	ldr	x1, [sp, #240]
  40abb4:	str	w0, [sp, #152]
  40abb8:	cmp	x1, x19
  40abbc:	b.ls	40ad18 <ferror@plt+0x8fd8>  // b.plast
  40abc0:	ldr	x1, [x27, #1144]
  40abc4:	add	x0, x27, #0x470
  40abc8:	cbnz	x1, 40ad34 <ferror@plt+0x8ff4>
  40abcc:	ldr	x1, [sp, #120]
  40abd0:	ldr	x2, [sp, #144]
  40abd4:	ldrh	w2, [x1, x2]
  40abd8:	mov	w1, #0x8001                	// #32769
  40abdc:	cmp	w2, w1
  40abe0:	b.eq	40acdc <ferror@plt+0x8f9c>  // b.none
  40abe4:	ldr	x1, [x0, #24]
  40abe8:	mov	x19, #0x0                   	// #0
  40abec:	cbz	x1, 40acdc <ferror@plt+0x8f9c>
  40abf0:	ldr	x0, [sp, #176]
  40abf4:	mov	x2, #0x14                  	// #20
  40abf8:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40abfc:	bl	409c10 <ferror@plt+0x7ed0>
  40ac00:	mov	x22, x0
  40ac04:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ac08:	add	x0, x1, #0xa20
  40ac0c:	str	x0, [sp, #128]
  40ac10:	add	x0, sp, #0x118
  40ac14:	str	x19, [sp, #144]
  40ac18:	mov	x19, x0
  40ac1c:	str	x24, [sp, #200]
  40ac20:	b	40ac5c <ferror@plt+0x8f1c>
  40ac24:	ldr	x2, [x21, #672]
  40ac28:	add	x20, x21, #0x2a0
  40ac2c:	blr	x2
  40ac30:	mov	x24, x0
  40ac34:	ldr	x2, [x21, #672]
  40ac38:	mov	w1, #0x2                   	// #2
  40ac3c:	add	x0, sp, #0x10c
  40ac40:	add	x22, x22, x24
  40ac44:	blr	x2
  40ac48:	ldrh	w1, [x23]
  40ac4c:	and	w1, w1, #0x7fff
  40ac50:	cmp	w1, w0, uxth
  40ac54:	b.eq	40aec0 <ferror@plt+0x9180>  // b.none
  40ac58:	cbz	x24, 40ac9c <ferror@plt+0x8f5c>
  40ac5c:	ldr	x1, [sp, #128]
  40ac60:	mov	w2, #0x5                   	// #5
  40ac64:	mov	x0, #0x0                   	// #0
  40ac68:	bl	401c70 <dcgettext@plt>
  40ac6c:	mov	x6, x0
  40ac70:	mov	x2, x26
  40ac74:	mov	x1, x28
  40ac78:	mov	x3, x22
  40ac7c:	add	x0, sp, #0x108
  40ac80:	mov	x5, #0x1                   	// #1
  40ac84:	mov	x4, #0x14                  	// #20
  40ac88:	bl	405718 <ferror@plt+0x39d8>
  40ac8c:	mov	x2, x0
  40ac90:	mov	w1, #0x4                   	// #4
  40ac94:	mov	x0, x19
  40ac98:	cbnz	x2, 40ac24 <ferror@plt+0x8ee4>
  40ac9c:	ldr	x19, [sp, #144]
  40aca0:	ldr	x24, [sp, #200]
  40aca4:	cbz	x19, 40acdc <ferror@plt+0x8f9c>
  40aca8:	mov	x0, x19
  40acac:	bl	401900 <strlen@plt>
  40acb0:	mov	x1, x19
  40acb4:	mov	w2, #0xc                   	// #12
  40acb8:	adrp	x3, 44c000 <warn@@Base+0x56c0>
  40acbc:	sub	w2, w2, w0
  40acc0:	add	x3, x3, #0x9e8
  40acc4:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40acc8:	add	x0, x0, #0xa48
  40accc:	bl	401cc0 <printf@plt>
  40acd0:	ldr	w1, [sp, #152]
  40acd4:	add	w0, w1, w0
  40acd8:	str	w0, [sp, #152]
  40acdc:	ldr	w0, [sp, #152]
  40ace0:	cmp	w0, #0x11
  40ace4:	b.gt	40aa40 <ferror@plt+0x8d00>
  40ace8:	ldr	w2, [sp, #152]
  40acec:	mov	w1, #0x12                  	// #18
  40acf0:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40acf4:	add	x0, x0, #0xa50
  40acf8:	sub	w1, w1, w2
  40acfc:	mov	w2, #0x20                  	// #32
  40ad00:	bl	401cc0 <printf@plt>
  40ad04:	b	40aa40 <ferror@plt+0x8d00>
  40ad08:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ad0c:	mov	w2, #0x5                   	// #5
  40ad10:	add	x1, x1, #0x998
  40ad14:	b	40aa28 <ferror@plt+0x8ce8>
  40ad18:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ad1c:	add	x1, x1, #0x9d0
  40ad20:	mov	w2, #0x5                   	// #5
  40ad24:	mov	x0, #0x0                   	// #0
  40ad28:	bl	401c70 <dcgettext@plt>
  40ad2c:	bl	446940 <warn@@Base>
  40ad30:	b	40aa40 <ferror@plt+0x8d00>
  40ad34:	ldr	x0, [sp, #176]
  40ad38:	mov	x2, #0x10                  	// #16
  40ad3c:	adrp	x22, 44f000 <warn@@Base+0x86c0>
  40ad40:	add	x22, x22, #0xa08
  40ad44:	bl	409c10 <ferror@plt+0x7ed0>
  40ad48:	str	w25, [sp, #228]
  40ad4c:	mov	x25, x0
  40ad50:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ad54:	add	x1, x1, #0x9f8
  40ad58:	str	x1, [sp, #200]
  40ad5c:	nop
  40ad60:	ldr	x1, [sp, #200]
  40ad64:	mov	w2, #0x5                   	// #5
  40ad68:	mov	x0, #0x0                   	// #0
  40ad6c:	bl	401c70 <dcgettext@plt>
  40ad70:	mov	x6, x0
  40ad74:	mov	x3, x25
  40ad78:	mov	x2, x26
  40ad7c:	mov	x1, x28
  40ad80:	add	x0, sp, #0xf8
  40ad84:	mov	x5, #0x1                   	// #1
  40ad88:	mov	x4, #0x10                  	// #16
  40ad8c:	bl	405718 <ferror@plt+0x39d8>
  40ad90:	cbz	x0, 40af78 <ferror@plt+0x9238>
  40ad94:	adrp	x19, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40ad98:	mov	w1, #0x4                   	// #4
  40ad9c:	add	x0, sp, #0x100
  40ada0:	add	x20, x19, #0x2a0
  40ada4:	ldr	x2, [x19, #672]
  40ada8:	blr	x2
  40adac:	ldr	x2, [x19, #672]
  40adb0:	mov	x19, x0
  40adb4:	add	x19, x19, x25
  40adb8:	add	x0, sp, #0x104
  40adbc:	mov	w1, #0x4                   	// #4
  40adc0:	blr	x2
  40adc4:	str	x0, [sp, #128]
  40adc8:	mov	x1, x22
  40adcc:	mov	w2, #0x5                   	// #5
  40add0:	mov	x0, #0x0                   	// #0
  40add4:	bl	401c70 <dcgettext@plt>
  40add8:	mov	x2, x26
  40addc:	mov	x6, x0
  40ade0:	mov	x1, x28
  40ade4:	mov	x3, x19
  40ade8:	add	x0, sp, #0x108
  40adec:	mov	x5, #0x1                   	// #1
  40adf0:	mov	x4, #0x10                  	// #16
  40adf4:	bl	405718 <ferror@plt+0x39d8>
  40adf8:	mov	w1, #0x4                   	// #4
  40adfc:	mov	x2, x0
  40ae00:	mov	x0, x24
  40ae04:	cbz	x2, 40ae64 <ferror@plt+0x9124>
  40ae08:	ldr	x2, [x20]
  40ae0c:	blr	x2
  40ae10:	mov	x21, x0
  40ae14:	ldr	x2, [x20]
  40ae18:	mov	w1, #0x2                   	// #2
  40ae1c:	add	x0, sp, #0x10e
  40ae20:	add	x19, x19, x21
  40ae24:	blr	x2
  40ae28:	ldrh	w1, [x23]
  40ae2c:	cmp	w1, w0, uxth
  40ae30:	b.eq	40ae6c <ferror@plt+0x912c>  // b.none
  40ae34:	cbnz	x21, 40adc8 <ferror@plt+0x9088>
  40ae38:	ldr	x0, [sp, #128]
  40ae3c:	add	x25, x25, x0
  40ae40:	cbnz	x0, 40ad60 <ferror@plt+0x9020>
  40ae44:	mov	w0, #0x8001                	// #32769
  40ae48:	ldr	w25, [sp, #228]
  40ae4c:	cmp	w1, w0
  40ae50:	b.eq	40acdc <ferror@plt+0x8f9c>  // b.none
  40ae54:	ldr	x1, [x27, #1160]
  40ae58:	cbz	x1, 40acdc <ferror@plt+0x8f9c>
  40ae5c:	mov	x19, #0x0                   	// #0
  40ae60:	b	40abf0 <ferror@plt+0x8eb0>
  40ae64:	ldrh	w1, [x23]
  40ae68:	cbnz	w1, 40ae38 <ferror@plt+0x90f8>
  40ae6c:	ldr	x2, [x20]
  40ae70:	mov	w1, #0x4                   	// #4
  40ae74:	ldr	w25, [sp, #228]
  40ae78:	add	x0, sp, #0x110
  40ae7c:	blr	x2
  40ae80:	mov	x7, x0
  40ae84:	ldr	x1, [sp, #232]
  40ae88:	ldr	x0, [sp, #120]
  40ae8c:	ldr	x1, [x1, #32]
  40ae90:	cmp	x7, x1
  40ae94:	ldr	x1, [sp, #144]
  40ae98:	ldrh	w1, [x0, x1]
  40ae9c:	b.cs	40afb8 <ferror@plt+0x9278>  // b.hs, b.nlast
  40aea0:	ldr	x0, [sp, #208]
  40aea4:	add	x19, x0, x7
  40aea8:	mov	w0, #0x8001                	// #32769
  40aeac:	cmp	w1, w0
  40aeb0:	b.eq	40aca8 <ferror@plt+0x8f68>  // b.none
  40aeb4:	ldr	x1, [x27, #1160]
  40aeb8:	cbz	x1, 40aca8 <ferror@plt+0x8f68>
  40aebc:	b	40abf0 <ferror@plt+0x8eb0>
  40aec0:	ldr	x2, [x20]
  40aec4:	mov	x4, x24
  40aec8:	mov	w1, #0x4                   	// #4
  40aecc:	add	x0, sp, #0x114
  40aed0:	str	x4, [sp, #128]
  40aed4:	ldr	x19, [sp, #144]
  40aed8:	ldr	x24, [sp, #200]
  40aedc:	blr	x2
  40aee0:	mov	w2, #0x5                   	// #5
  40aee4:	mov	x21, x0
  40aee8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40aeec:	mov	x0, #0x0                   	// #0
  40aef0:	add	x1, x1, #0xa30
  40aef4:	bl	401c70 <dcgettext@plt>
  40aef8:	ldr	x4, [sp, #128]
  40aefc:	add	x3, x21, x22
  40af00:	mov	x6, x0
  40af04:	mov	x2, x26
  40af08:	sub	x3, x3, x4
  40af0c:	mov	x1, x28
  40af10:	add	x0, sp, #0xf8
  40af14:	mov	x5, #0x1                   	// #1
  40af18:	mov	x4, #0x8                   	// #8
  40af1c:	bl	405718 <ferror@plt+0x39d8>
  40af20:	cbz	x0, 40aa40 <ferror@plt+0x8d00>
  40af24:	ldr	x2, [x20]
  40af28:	mov	w1, #0x4                   	// #4
  40af2c:	add	x0, sp, #0xf8
  40af30:	blr	x2
  40af34:	ldr	x1, [sp, #232]
  40af38:	ldr	x1, [x1, #32]
  40af3c:	cmp	x0, x1
  40af40:	b.cs	40afd4 <ferror@plt+0x9294>  // b.hs, b.nlast
  40af44:	ldr	x1, [sp, #168]
  40af48:	cmp	x19, #0x0
  40af4c:	ccmp	x1, x19, #0x4, ne  // ne = any
  40af50:	ldr	x1, [sp, #208]
  40af54:	add	x19, x1, x0
  40af58:	b.eq	40aca4 <ferror@plt+0x8f64>  // b.none
  40af5c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40af60:	mov	w2, #0x5                   	// #5
  40af64:	add	x1, x1, #0xa40
  40af68:	mov	x0, #0x0                   	// #0
  40af6c:	bl	401c70 <dcgettext@plt>
  40af70:	mov	x19, x0
  40af74:	b	40aca4 <ferror@plt+0x8f64>
  40af78:	mov	x19, x0
  40af7c:	ldr	w25, [sp, #228]
  40af80:	ldr	x0, [sp, #120]
  40af84:	ldr	x1, [sp, #144]
  40af88:	ldrh	w1, [x0, x1]
  40af8c:	mov	w0, #0x8001                	// #32769
  40af90:	cmp	w1, w0
  40af94:	b.eq	40acdc <ferror@plt+0x8f9c>  // b.none
  40af98:	ldr	x1, [x27, #1160]
  40af9c:	cbz	x1, 40acdc <ferror@plt+0x8f9c>
  40afa0:	b	40abf0 <ferror@plt+0x8eb0>
  40afa4:	mov	x0, x19
  40afa8:	bl	401bc0 <free@plt>
  40afac:	ldr	x0, [sp, #112]
  40afb0:	cbz	x0, 40aa80 <ferror@plt+0x8d40>
  40afb4:	b	40ab10 <ferror@plt+0x8dd0>
  40afb8:	mov	w0, #0x8001                	// #32769
  40afbc:	cmp	w1, w0
  40afc0:	ldr	x19, [sp, #168]
  40afc4:	b.eq	40aca4 <ferror@plt+0x8f64>  // b.none
  40afc8:	ldr	x1, [x27, #1160]
  40afcc:	cbz	x1, 40aca4 <ferror@plt+0x8f64>
  40afd0:	b	40abf0 <ferror@plt+0x8eb0>
  40afd4:	ldr	x19, [sp, #168]
  40afd8:	b	40aca4 <ferror@plt+0x8f64>
  40afdc:	nop
  40afe0:	stp	x29, x30, [sp, #-144]!
  40afe4:	mov	x29, sp
  40afe8:	stp	x19, x20, [sp, #16]
  40afec:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  40aff0:	stp	x25, x26, [sp, #64]
  40aff4:	add	x26, x19, #0x420
  40aff8:	mov	x25, x0
  40affc:	ldr	w0, [x0, #92]
  40b000:	str	xzr, [x26, #1296]
  40b004:	str	xzr, [x26, #1304]
  40b008:	cbnz	w0, 40b030 <ferror@plt+0x92f0>
  40b00c:	ldr	x0, [x25, #48]
  40b010:	cbnz	x0, 40ba1c <ferror@plt+0x9cdc>
  40b014:	ldr	w0, [x26, #1312]
  40b018:	cbnz	w0, 40ba70 <ferror@plt+0x9d30>
  40b01c:	mov	w0, #0x1                   	// #1
  40b020:	ldp	x19, x20, [sp, #16]
  40b024:	ldp	x25, x26, [sp, #64]
  40b028:	ldp	x29, x30, [sp], #144
  40b02c:	ret
  40b030:	ldr	w0, [x26, #1312]
  40b034:	stp	x21, x22, [sp, #32]
  40b038:	stp	x27, x28, [sp, #80]
  40b03c:	cbz	w0, 40b48c <ferror@plt+0x974c>
  40b040:	ldr	w0, [x26, #1316]
  40b044:	cbz	w0, 40b3e4 <ferror@plt+0x96a4>
  40b048:	ldr	x0, [x25, #120]
  40b04c:	cbz	x0, 40b4b4 <ferror@plt+0x9774>
  40b050:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b054:	add	x1, x1, #0xd70
  40b058:	mov	w2, #0x5                   	// #5
  40b05c:	mov	x0, #0x0                   	// #0
  40b060:	bl	401c70 <dcgettext@plt>
  40b064:	bl	401cc0 <printf@plt>
  40b068:	ldr	w0, [x19, #1056]
  40b06c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b070:	add	x1, x1, #0xd88
  40b074:	cbnz	w0, 40b08c <ferror@plt+0x934c>
  40b078:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40b07c:	ldr	w0, [x0, #616]
  40b080:	cbz	w0, 40bbdc <ferror@plt+0x9e9c>
  40b084:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b088:	add	x1, x1, #0xdd8
  40b08c:	mov	w2, #0x5                   	// #5
  40b090:	mov	x0, #0x0                   	// #0
  40b094:	bl	401c70 <dcgettext@plt>
  40b098:	bl	401cc0 <printf@plt>
  40b09c:	ldr	w1, [x25, #92]
  40b0a0:	ldr	w0, [x26, #1312]
  40b0a4:	ldr	x27, [x25, #120]
  40b0a8:	cbz	w1, 40b1dc <ferror@plt+0x949c>
  40b0ac:	adrp	x21, 44f000 <warn@@Base+0x86c0>
  40b0b0:	add	x21, x21, #0xef8
  40b0b4:	stp	x23, x24, [sp, #48]
  40b0b8:	adrp	x23, 46c000 <warn@@Base+0x256c0>
  40b0bc:	add	x23, x23, #0x8e0
  40b0c0:	add	x1, x23, #0x4d8
  40b0c4:	mov	x22, #0x0                   	// #0
  40b0c8:	mov	w20, #0x0                   	// #0
  40b0cc:	str	x1, [sp, #104]
  40b0d0:	ldr	x19, [x27]
  40b0d4:	cbnz	w0, 40b510 <ferror@plt+0x97d0>
  40b0d8:	cmp	x19, #0x3
  40b0dc:	b.eq	40b628 <ferror@plt+0x98e8>  // b.none
  40b0e0:	b.hi	40b650 <ferror@plt+0x9910>  // b.pmore
  40b0e4:	cmp	x19, #0x1
  40b0e8:	b.eq	40b860 <ferror@plt+0x9b20>  // b.none
  40b0ec:	cmp	x19, #0x2
  40b0f0:	b.ne	40b4f0 <ferror@plt+0x97b0>  // b.any
  40b0f4:	ldr	x0, [x26, #1296]
  40b0f8:	cbnz	x0, 40b9c8 <ferror@plt+0x9c88>
  40b0fc:	ldr	x1, [x25, #112]
  40b100:	ldr	x0, [x27, #16]
  40b104:	str	x0, [x26, #1296]
  40b108:	ldr	x2, [x27, #40]
  40b10c:	str	x2, [x26, #1304]
  40b110:	cbz	x1, 40b180 <ferror@plt+0x9440>
  40b114:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b118:	mov	x0, x25
  40b11c:	add	x1, x1, #0x50
  40b120:	bl	409190 <ferror@plt+0x7450>
  40b124:	cbz	x0, 40b4c4 <ferror@plt+0x9784>
  40b128:	ldr	x1, [x0, #32]
  40b12c:	cbz	x1, 40b4c4 <ferror@plt+0x9784>
  40b130:	ldr	w2, [x0, #4]
  40b134:	cmp	w2, #0x8
  40b138:	b.eq	40b1b8 <ferror@plt+0x9478>  // b.none
  40b13c:	ldr	x2, [x27, #16]
  40b140:	str	x1, [x26, #1304]
  40b144:	ldr	x0, [x0, #24]
  40b148:	str	x0, [x26, #1296]
  40b14c:	cmp	x0, x2
  40b150:	b.cc	40b164 <ferror@plt+0x9424>  // b.lo, b.ul, b.last
  40b154:	ldr	x1, [x27, #40]
  40b158:	add	x1, x2, x1
  40b15c:	cmp	x0, x1
  40b160:	b.ls	40bc68 <ferror@plt+0x9f28>  // b.plast
  40b164:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b168:	add	x1, x1, #0x90
  40b16c:	mov	w2, #0x5                   	// #5
  40b170:	mov	x0, #0x0                   	// #0
  40b174:	bl	401c70 <dcgettext@plt>
  40b178:	bl	446940 <warn@@Base>
  40b17c:	ldr	x0, [x26, #1296]
  40b180:	ldr	x1, [x25, #16]
  40b184:	cmp	x1, x0
  40b188:	b.cc	40b19c <ferror@plt+0x945c>  // b.lo, b.ul, b.last
  40b18c:	ldr	x2, [x26, #1304]
  40b190:	sub	x0, x1, x0
  40b194:	cmp	x0, x2
  40b198:	b.cs	40b4f0 <ferror@plt+0x97b0>  // b.hs, b.nlast
  40b19c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b1a0:	add	x1, x1, #0x120
  40b1a4:	mov	w2, #0x5                   	// #5
  40b1a8:	mov	x0, #0x0                   	// #0
  40b1ac:	bl	401c70 <dcgettext@plt>
  40b1b0:	bl	446368 <error@@Base>
  40b1b4:	str	xzr, [x26, #1296]
  40b1b8:	ldr	w2, [x25, #92]
  40b1bc:	add	w20, w20, #0x1
  40b1c0:	str	xzr, [x26, #1304]
  40b1c4:	add	x27, x27, #0x40
  40b1c8:	ldr	w0, [x26, #1312]
  40b1cc:	cmp	w20, w2
  40b1d0:	b.cc	40b0d0 <ferror@plt+0x9390>  // b.lo, b.ul, b.last
  40b1d4:	nop
  40b1d8:	ldp	x23, x24, [sp, #48]
  40b1dc:	cbz	w0, 40b4a8 <ferror@plt+0x9768>
  40b1e0:	ldr	x0, [x25, #112]
  40b1e4:	cbz	x0, 40b4a8 <ferror@plt+0x9768>
  40b1e8:	ldr	x0, [x25, #128]
  40b1ec:	cbz	x0, 40b4a8 <ferror@plt+0x9768>
  40b1f0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b1f4:	add	x1, x1, #0x1f8
  40b1f8:	mov	w2, #0x5                   	// #5
  40b1fc:	mov	x0, #0x0                   	// #0
  40b200:	bl	401c70 <dcgettext@plt>
  40b204:	bl	401cc0 <printf@plt>
  40b208:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b20c:	add	x1, x1, #0x218
  40b210:	mov	w2, #0x5                   	// #5
  40b214:	mov	x0, #0x0                   	// #0
  40b218:	bl	401c70 <dcgettext@plt>
  40b21c:	bl	401cc0 <printf@plt>
  40b220:	ldr	w0, [x25, #92]
  40b224:	cbz	w0, 40b4a8 <ferror@plt+0x9768>
  40b228:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  40b22c:	mov	x22, #0xffffffffffff1ab0    	// #-58704
  40b230:	add	x28, x19, #0x410
  40b234:	stp	x23, x24, [sp, #48]
  40b238:	adrp	x23, 450000 <warn@@Base+0x96c0>
  40b23c:	adrp	x24, 47e000 <warn@@Base+0x376c0>
  40b240:	add	x23, x23, #0x230
  40b244:	add	x24, x24, #0x198
  40b248:	mov	w26, #0x0                   	// #0
  40b24c:	movk	x22, #0x9b8b, lsl #16
  40b250:	ldp	x19, x2, [x25, #112]
  40b254:	ubfiz	x21, x26, #6, #32
  40b258:	mov	w1, w26
  40b25c:	mov	x0, x23
  40b260:	mov	w20, #0x1                   	// #1
  40b264:	add	x21, x2, x21
  40b268:	bl	401cc0 <printf@plt>
  40b26c:	ldr	w2, [x25, #100]
  40b270:	add	x19, x19, #0x50
  40b274:	cmp	w2, w20
  40b278:	b.ls	40b3b8 <ferror@plt+0x9678>  // b.plast
  40b27c:	mov	x5, #0xffffffffffff1aab    	// #-58709
  40b280:	mov	x27, #0xe552                	// #58706
  40b284:	movk	x5, #0x9b8b, lsl #16
  40b288:	movk	x27, #0x6474, lsl #16
  40b28c:	b	40b2ac <ferror@plt+0x956c>
  40b290:	sub	x3, x1, #0x6
  40b294:	cmp	x3, #0x1
  40b298:	b.hi	40bb14 <ferror@plt+0x9dd4>  // b.pmore
  40b29c:	add	w20, w20, #0x1
  40b2a0:	add	x19, x19, #0x50
  40b2a4:	cmp	w2, w20
  40b2a8:	b.ls	40b3b8 <ferror@plt+0x9678>  // b.plast
  40b2ac:	ldr	x0, [x19, #8]
  40b2b0:	ldr	x1, [x21]
  40b2b4:	and	x4, x0, #0x400
  40b2b8:	tbz	w0, #10, 40b290 <ferror@plt+0x9550>
  40b2bc:	ldr	w3, [x19, #4]
  40b2c0:	cmp	w3, #0x8
  40b2c4:	b.eq	40bac0 <ferror@plt+0x9d80>  // b.none
  40b2c8:	cmp	x1, #0x7
  40b2cc:	ccmp	x1, x27, #0x4, ne  // ne = any
  40b2d0:	ccmp	x1, #0x1, #0x4, ne  // ne = any
  40b2d4:	b.ne	40b29c <ferror@plt+0x955c>  // b.any
  40b2d8:	and	x6, x0, #0x2
  40b2dc:	tbz	w0, #1, 40ba8c <ferror@plt+0x9d4c>
  40b2e0:	ldr	x7, [x21, #16]
  40b2e4:	ldr	x0, [x19, #24]
  40b2e8:	cmp	x0, x7
  40b2ec:	b.cc	40b29c <ferror@plt+0x955c>  // b.lo, b.ul, b.last
  40b2f0:	ldr	x8, [x21, #40]
  40b2f4:	sub	x0, x0, x7
  40b2f8:	sub	x7, x8, #0x1
  40b2fc:	cmp	x0, x7
  40b300:	b.hi	40b29c <ferror@plt+0x955c>  // b.pmore
  40b304:	ldr	x7, [x19, #32]
  40b308:	add	x0, x0, x7
  40b30c:	cmp	x8, x0
  40b310:	b.cc	40b29c <ferror@plt+0x955c>  // b.lo, b.ul, b.last
  40b314:	cbnz	x6, 40bad0 <ferror@plt+0x9d90>
  40b318:	sub	x1, x1, #0x2
  40b31c:	tst	x1, #0xfffffffffffffffd
  40b320:	b.ne	40b380 <ferror@plt+0x9640>  // b.any
  40b324:	ldr	x0, [x19, #32]
  40b328:	cbnz	x0, 40b380 <ferror@plt+0x9640>
  40b32c:	ldr	x0, [x21, #48]
  40b330:	cbz	x0, 40b380 <ferror@plt+0x9640>
  40b334:	cmp	w3, #0x8
  40b338:	b.eq	40b35c <ferror@plt+0x961c>  // b.none
  40b33c:	ldr	x3, [x21, #16]
  40b340:	ldr	x1, [x19, #24]
  40b344:	cmp	x1, x3
  40b348:	b.ls	40b29c <ferror@plt+0x955c>  // b.plast
  40b34c:	ldr	x4, [x21, #40]
  40b350:	sub	x1, x1, x3
  40b354:	cmp	x1, x4
  40b358:	b.cs	40b29c <ferror@plt+0x955c>  // b.hs, b.nlast
  40b35c:	cbz	x6, 40b380 <ferror@plt+0x9640>
  40b360:	ldr	x1, [x19, #16]
  40b364:	ldr	x3, [x21, #24]
  40b368:	cmp	x1, x3
  40b36c:	b.ls	40b29c <ferror@plt+0x955c>  // b.plast
  40b370:	sub	x1, x1, x3
  40b374:	cmp	x0, x1
  40b378:	b.ls	40b29c <ferror@plt+0x955c>  // b.plast
  40b37c:	nop
  40b380:	mov	x2, x19
  40b384:	add	x1, x25, #0x88
  40b388:	add	x0, x25, #0x80
  40b38c:	bl	4050f8 <ferror@plt+0x33b8>
  40b390:	mov	x1, x0
  40b394:	mov	x0, x24
  40b398:	bl	401cc0 <printf@plt>
  40b39c:	add	w20, w20, #0x1
  40b3a0:	ldr	w2, [x25, #100]
  40b3a4:	mov	x5, #0xffffffffffff1aab    	// #-58709
  40b3a8:	add	x19, x19, #0x50
  40b3ac:	movk	x5, #0x9b8b, lsl #16
  40b3b0:	cmp	w2, w20
  40b3b4:	b.hi	40b2ac <ferror@plt+0x956c>  // b.pmore
  40b3b8:	ldr	x1, [x28]
  40b3bc:	mov	w0, #0xa                   	// #10
  40b3c0:	add	w26, w26, #0x1
  40b3c4:	bl	401990 <putc@plt>
  40b3c8:	ldr	w0, [x25, #92]
  40b3cc:	cmp	w0, w26
  40b3d0:	b.hi	40b250 <ferror@plt+0x9510>  // b.pmore
  40b3d4:	ldp	x21, x22, [sp, #32]
  40b3d8:	ldp	x23, x24, [sp, #48]
  40b3dc:	ldp	x27, x28, [sp, #80]
  40b3e0:	b	40b01c <ferror@plt+0x92dc>
  40b3e4:	mov	w2, #0x5                   	// #5
  40b3e8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b3ec:	mov	x0, #0x0                   	// #0
  40b3f0:	add	x1, x1, #0xcd0
  40b3f4:	bl	401c70 <dcgettext@plt>
  40b3f8:	mov	x20, x0
  40b3fc:	ldrh	w0, [x25, #80]
  40b400:	bl	4030b8 <ferror@plt+0x1378>
  40b404:	mov	x1, x0
  40b408:	mov	x0, x20
  40b40c:	bl	401cc0 <printf@plt>
  40b410:	mov	w2, #0x5                   	// #5
  40b414:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b418:	mov	x0, #0x0                   	// #0
  40b41c:	add	x1, x1, #0xce8
  40b420:	bl	401c70 <dcgettext@plt>
  40b424:	mov	x20, x0
  40b428:	ldr	x1, [x25, #40]
  40b42c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  40b430:	add	x0, x2, #0x238
  40b434:	bl	403040 <ferror@plt+0x1300>
  40b438:	mov	x1, x0
  40b43c:	mov	x0, x20
  40b440:	bl	401cc0 <printf@plt>
  40b444:	ldr	w3, [x25, #92]
  40b448:	mov	w4, #0x5                   	// #5
  40b44c:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  40b450:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b454:	add	x2, x2, #0xd00
  40b458:	add	x1, x1, #0xd38
  40b45c:	mov	x0, #0x0                   	// #0
  40b460:	bl	401c20 <dcngettext@plt>
  40b464:	ldr	w21, [x25, #92]
  40b468:	ldr	x1, [x25, #48]
  40b46c:	mov	x20, x0
  40b470:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40b474:	add	x0, x0, #0xcd0
  40b478:	bl	403040 <ferror@plt+0x1300>
  40b47c:	mov	x2, x0
  40b480:	mov	w1, w21
  40b484:	mov	x0, x20
  40b488:	bl	401cc0 <printf@plt>
  40b48c:	ldr	x0, [x25, #120]
  40b490:	cbz	x0, 40b4b4 <ferror@plt+0x9774>
  40b494:	ldr	w0, [x26, #1312]
  40b498:	ldr	w1, [x25, #92]
  40b49c:	cbnz	w0, 40b050 <ferror@plt+0x9310>
  40b4a0:	ldr	x27, [x25, #120]
  40b4a4:	cbnz	w1, 40b0ac <ferror@plt+0x936c>
  40b4a8:	ldp	x21, x22, [sp, #32]
  40b4ac:	ldp	x27, x28, [sp, #80]
  40b4b0:	b	40b01c <ferror@plt+0x92dc>
  40b4b4:	mov	x0, x25
  40b4b8:	bl	409838 <ferror@plt+0x7af8>
  40b4bc:	cbnz	w0, 40b494 <ferror@plt+0x9754>
  40b4c0:	b	40b4a8 <ferror@plt+0x9768>
  40b4c4:	ldrh	w1, [x25, #82]
  40b4c8:	ldrb	w0, [x25, #31]
  40b4cc:	cmp	w1, #0x32
  40b4d0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b4d4:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  40b4d8:	add	x1, x1, #0x60
  40b4dc:	b.eq	40b4f0 <ferror@plt+0x97b0>  // b.none
  40b4e0:	mov	w2, #0x5                   	// #5
  40b4e4:	mov	x0, #0x0                   	// #0
  40b4e8:	bl	401c70 <dcgettext@plt>
  40b4ec:	bl	446368 <error@@Base>
  40b4f0:	ldr	w2, [x25, #92]
  40b4f4:	ldr	w0, [x26, #1312]
  40b4f8:	add	w20, w20, #0x1
  40b4fc:	add	x27, x27, #0x40
  40b500:	cmp	w20, w2
  40b504:	b.cs	40b1d8 <ferror@plt+0x9498>  // b.hs, b.nlast
  40b508:	ldr	x19, [x27]
  40b50c:	cbz	w0, 40b0d8 <ferror@plt+0x9398>
  40b510:	cmp	x19, #0x6
  40b514:	b.eq	40bb54 <ferror@plt+0x9e14>  // b.none
  40b518:	b.hi	40b724 <ferror@plt+0x99e4>  // b.pmore
  40b51c:	cmp	x19, #0x3
  40b520:	b.eq	40bb2c <ferror@plt+0x9dec>  // b.none
  40b524:	b.hi	40b820 <ferror@plt+0x9ae0>  // b.pmore
  40b528:	cmp	x19, #0x1
  40b52c:	b.eq	40b94c <ferror@plt+0x9c0c>  // b.none
  40b530:	cmp	x19, #0x2
  40b534:	b.ne	40b810 <ferror@plt+0x9ad0>  // b.any
  40b538:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b53c:	add	x1, x1, #0xb30
  40b540:	mov	x0, x21
  40b544:	bl	401cc0 <printf@plt>
  40b548:	ldr	w0, [x26]
  40b54c:	cbnz	w0, 40b76c <ferror@plt+0x9a2c>
  40b550:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40b554:	ldr	x0, [x27, #16]
  40b558:	ldr	w2, [x2, #616]
  40b55c:	cbz	w2, 40b894 <ferror@plt+0x9b54>
  40b560:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  40b564:	add	x24, x2, #0xf08
  40b568:	mov	x1, x0
  40b56c:	mov	x0, x24
  40b570:	bl	401cc0 <printf@plt>
  40b574:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  40b578:	ldr	x0, [x27, #24]
  40b57c:	mov	w1, #0x5                   	// #5
  40b580:	add	x28, x19, #0x410
  40b584:	bl	4040e0 <ferror@plt+0x23a0>
  40b588:	ldr	x1, [x19, #1040]
  40b58c:	mov	w0, #0x20                  	// #32
  40b590:	bl	401990 <putc@plt>
  40b594:	ldr	x0, [x27, #32]
  40b598:	mov	w1, #0x5                   	// #5
  40b59c:	bl	4040e0 <ferror@plt+0x23a0>
  40b5a0:	ldr	x1, [x19, #1040]
  40b5a4:	mov	w0, #0x20                  	// #32
  40b5a8:	bl	401990 <putc@plt>
  40b5ac:	ldr	x1, [x27, #40]
  40b5b0:	mov	x0, x24
  40b5b4:	bl	401cc0 <printf@plt>
  40b5b8:	ldr	x1, [x27, #48]
  40b5bc:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b5c0:	add	x0, x0, #0xf40
  40b5c4:	bl	401cc0 <printf@plt>
  40b5c8:	ldr	x4, [x27, #8]
  40b5cc:	mov	w3, #0x20                  	// #32
  40b5d0:	mov	w1, #0x52                  	// #82
  40b5d4:	mov	w2, #0x57                  	// #87
  40b5d8:	mov	w5, #0x45                  	// #69
  40b5dc:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b5e0:	tst	x4, #0x4
  40b5e4:	add	x0, x0, #0xf50
  40b5e8:	csel	w1, w1, w3, ne  // ne = any
  40b5ec:	tst	x4, #0x2
  40b5f0:	csel	w2, w2, w3, ne  // ne = any
  40b5f4:	tst	x4, #0x1
  40b5f8:	csel	w3, w5, w3, ne  // ne = any
  40b5fc:	bl	401cc0 <printf@plt>
  40b600:	ldr	x1, [x27, #56]
  40b604:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  40b608:	add	x0, x0, #0x2e0
  40b60c:	bl	401cc0 <printf@plt>
  40b610:	ldr	x1, [x28]
  40b614:	mov	w0, #0xa                   	// #10
  40b618:	bl	401990 <putc@plt>
  40b61c:	ldr	x19, [x27]
  40b620:	cmp	x19, #0x3
  40b624:	b.ne	40b0e0 <ferror@plt+0x93a0>  // b.any
  40b628:	ldr	x0, [x25, #8]
  40b62c:	mov	w2, #0x0                   	// #0
  40b630:	ldr	x3, [x27, #16]
  40b634:	ldr	x1, [x26, #656]
  40b638:	add	x1, x3, x1
  40b63c:	bl	401b30 <fseek@plt>
  40b640:	cbz	w0, 40b958 <ferror@plt+0x9c18>
  40b644:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b648:	add	x1, x1, #0x160
  40b64c:	b	40b4e0 <ferror@plt+0x97a0>
  40b650:	cmp	x19, #0x6
  40b654:	b.ne	40b4f0 <ferror@plt+0x97b0>  // b.any
  40b658:	cmp	w20, #0x0
  40b65c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  40b660:	b.ne	40b9e4 <ferror@plt+0x9ca4>  // b.any
  40b664:	ldrh	w0, [x25, #82]
  40b668:	ldr	w2, [x25, #92]
  40b66c:	cmp	w0, #0xf
  40b670:	b.eq	40b4f4 <ferror@plt+0x97b4>  // b.none
  40b674:	cmp	w2, #0x1
  40b678:	b.ls	40ba00 <ferror@plt+0x9cc0>  // b.plast
  40b67c:	ldr	x0, [x25, #120]
  40b680:	mov	w1, #0x1                   	// #1
  40b684:	add	x0, x0, #0x40
  40b688:	b	40b698 <ferror@plt+0x9958>
  40b68c:	add	x0, x0, #0x40
  40b690:	cmp	w1, w2
  40b694:	b.eq	40b700 <ferror@plt+0x99c0>  // b.none
  40b698:	ldr	x3, [x0]
  40b69c:	add	w1, w1, #0x1
  40b6a0:	cmp	x3, #0x1
  40b6a4:	b.ne	40b68c <ferror@plt+0x994c>  // b.any
  40b6a8:	ldr	x4, [x0, #16]
  40b6ac:	ldr	x3, [x27, #16]
  40b6b0:	cmp	x4, x3
  40b6b4:	b.hi	40b68c <ferror@plt+0x994c>  // b.pmore
  40b6b8:	ldr	x6, [x0, #40]
  40b6bc:	ldr	x5, [x27, #40]
  40b6c0:	add	x4, x4, x6
  40b6c4:	add	x3, x3, x5
  40b6c8:	cmp	x4, x3
  40b6cc:	b.cc	40b68c <ferror@plt+0x994c>  // b.lo, b.ul, b.last
  40b6d0:	ldr	x4, [x0, #24]
  40b6d4:	ldr	x3, [x27, #24]
  40b6d8:	add	x6, x6, x4
  40b6dc:	add	x5, x5, x3
  40b6e0:	cmp	x4, x3
  40b6e4:	b.hi	40b68c <ferror@plt+0x994c>  // b.pmore
  40b6e8:	cmp	x6, x5
  40b6ec:	b.cs	40b4f4 <ferror@plt+0x97b4>  // b.hs, b.nlast
  40b6f0:	add	x0, x0, #0x40
  40b6f4:	cmp	w1, w2
  40b6f8:	b.ne	40b698 <ferror@plt+0x9958>  // b.any
  40b6fc:	nop
  40b700:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b704:	add	x1, x1, #0xff8
  40b708:	mov	w2, #0x5                   	// #5
  40b70c:	mov	x0, #0x0                   	// #0
  40b710:	bl	401c70 <dcgettext@plt>
  40b714:	bl	446368 <error@@Base>
  40b718:	ldr	w2, [x25, #92]
  40b71c:	ldr	w0, [x26, #1312]
  40b720:	b	40b4f8 <ferror@plt+0x97b8>
  40b724:	mov	x0, #0xe551                	// #58705
  40b728:	movk	x0, #0x6474, lsl #16
  40b72c:	cmp	x19, x0
  40b730:	b.eq	40ba10 <ferror@plt+0x9cd0>  // b.none
  40b734:	b.ls	40b83c <ferror@plt+0x9afc>  // b.plast
  40b738:	mov	x0, #0xe552                	// #58706
  40b73c:	movk	x0, #0x6474, lsl #16
  40b740:	cmp	x19, x0
  40b744:	b.eq	40b87c <ferror@plt+0x9b3c>  // b.none
  40b748:	add	x0, x0, #0x1
  40b74c:	cmp	x19, x0
  40b750:	b.ne	40bb60 <ferror@plt+0x9e20>  // b.any
  40b754:	mov	x0, x21
  40b758:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b75c:	add	x1, x1, #0xc30
  40b760:	bl	401cc0 <printf@plt>
  40b764:	ldr	w0, [x26]
  40b768:	cbz	w0, 40b550 <ferror@plt+0x9810>
  40b76c:	ldr	x1, [x27, #16]
  40b770:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b774:	add	x0, x0, #0xf08
  40b778:	adrp	x19, 44f000 <warn@@Base+0x86c0>
  40b77c:	add	x19, x19, #0xf18
  40b780:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  40b784:	bl	401cc0 <printf@plt>
  40b788:	add	x28, x28, #0x410
  40b78c:	ldr	x1, [x27, #24]
  40b790:	mov	x0, x19
  40b794:	bl	401cc0 <printf@plt>
  40b798:	ldr	x1, [x27, #32]
  40b79c:	mov	x0, x19
  40b7a0:	adrp	x19, 44f000 <warn@@Base+0x86c0>
  40b7a4:	add	x19, x19, #0xf28
  40b7a8:	bl	401cc0 <printf@plt>
  40b7ac:	ldr	x1, [x27, #40]
  40b7b0:	mov	x0, x19
  40b7b4:	bl	401cc0 <printf@plt>
  40b7b8:	ldr	x1, [x27, #48]
  40b7bc:	mov	x0, x19
  40b7c0:	bl	401cc0 <printf@plt>
  40b7c4:	ldr	x4, [x27, #8]
  40b7c8:	mov	w3, #0x20                  	// #32
  40b7cc:	mov	w1, #0x52                  	// #82
  40b7d0:	mov	w2, #0x57                  	// #87
  40b7d4:	mov	w5, #0x45                  	// #69
  40b7d8:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b7dc:	tst	x4, #0x4
  40b7e0:	add	x0, x0, #0xf38
  40b7e4:	csel	w1, w1, w3, ne  // ne = any
  40b7e8:	tst	x4, #0x2
  40b7ec:	csel	w2, w2, w3, ne  // ne = any
  40b7f0:	tst	x4, #0x1
  40b7f4:	csel	w3, w5, w3, ne  // ne = any
  40b7f8:	bl	401cc0 <printf@plt>
  40b7fc:	ldr	x1, [x27, #56]
  40b800:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  40b804:	add	x0, x0, #0x2e0
  40b808:	bl	401cc0 <printf@plt>
  40b80c:	b	40b610 <ferror@plt+0x98d0>
  40b810:	cbnz	x19, 40bc00 <ferror@plt+0x9ec0>
  40b814:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40b818:	add	x1, x1, #0xaa8
  40b81c:	b	40b540 <ferror@plt+0x9800>
  40b820:	cmp	x19, #0x4
  40b824:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b828:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b82c:	add	x0, x0, #0xb48
  40b830:	add	x1, x1, #0xb60
  40b834:	csel	x1, x1, x0, eq  // eq = none
  40b838:	b	40b540 <ferror@plt+0x9800>
  40b83c:	cmp	x19, #0x7
  40b840:	b.eq	40b888 <ferror@plt+0x9b48>  // b.none
  40b844:	mov	x0, #0xe550                	// #58704
  40b848:	movk	x0, #0x6474, lsl #16
  40b84c:	cmp	x19, x0
  40b850:	b.ne	40bc00 <ferror@plt+0x9ec0>  // b.any
  40b854:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b858:	add	x1, x1, #0xb68
  40b85c:	b	40b540 <ferror@plt+0x9800>
  40b860:	ldp	x0, x1, [x27, #40]
  40b864:	cmp	x1, x0
  40b868:	b.cc	40b9a4 <ferror@plt+0x9c64>  // b.lo, b.ul, b.last
  40b86c:	ldr	w2, [x25, #92]
  40b870:	mov	x22, x27
  40b874:	ldr	w0, [x26, #1312]
  40b878:	b	40b4f8 <ferror@plt+0x97b8>
  40b87c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b880:	add	x1, x1, #0xb78
  40b884:	b	40b540 <ferror@plt+0x9800>
  40b888:	adrp	x1, 45f000 <warn@@Base+0x186c0>
  40b88c:	add	x1, x1, #0x560
  40b890:	b	40b540 <ferror@plt+0x9800>
  40b894:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  40b898:	mov	w1, #0x5                   	// #5
  40b89c:	bl	4040e0 <ferror@plt+0x23a0>
  40b8a0:	add	x28, x19, #0x410
  40b8a4:	ldr	x1, [x19, #1040]
  40b8a8:	mov	w0, #0x20                  	// #32
  40b8ac:	bl	401990 <putc@plt>
  40b8b0:	ldr	x0, [x27, #24]
  40b8b4:	mov	w1, #0x5                   	// #5
  40b8b8:	bl	4040e0 <ferror@plt+0x23a0>
  40b8bc:	ldr	x1, [x19, #1040]
  40b8c0:	mov	w0, #0x20                  	// #32
  40b8c4:	bl	401990 <putc@plt>
  40b8c8:	ldr	x0, [x27, #32]
  40b8cc:	mov	w1, #0x5                   	// #5
  40b8d0:	bl	4040e0 <ferror@plt+0x23a0>
  40b8d4:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b8d8:	add	x0, x0, #0xf60
  40b8dc:	bl	401cc0 <printf@plt>
  40b8e0:	ldr	x0, [x27, #40]
  40b8e4:	mov	w1, #0x5                   	// #5
  40b8e8:	bl	4040e0 <ferror@plt+0x23a0>
  40b8ec:	ldr	x1, [x19, #1040]
  40b8f0:	mov	w0, #0x20                  	// #32
  40b8f4:	bl	401990 <putc@plt>
  40b8f8:	ldr	x0, [x27, #48]
  40b8fc:	mov	w1, #0x5                   	// #5
  40b900:	bl	4040e0 <ferror@plt+0x23a0>
  40b904:	ldr	x4, [x27, #8]
  40b908:	mov	w3, #0x20                  	// #32
  40b90c:	mov	w1, #0x52                  	// #82
  40b910:	mov	w2, #0x57                  	// #87
  40b914:	mov	w5, #0x45                  	// #69
  40b918:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40b91c:	tst	x4, #0x4
  40b920:	add	x0, x0, #0xf78
  40b924:	csel	w1, w1, w3, ne  // ne = any
  40b928:	tst	x4, #0x2
  40b92c:	csel	w2, w2, w3, ne  // ne = any
  40b930:	tst	x4, #0x1
  40b934:	csel	w3, w5, w3, ne  // ne = any
  40b938:	bl	401cc0 <printf@plt>
  40b93c:	ldr	x0, [x27, #56]
  40b940:	mov	w1, #0x4                   	// #4
  40b944:	bl	4040e0 <ferror@plt+0x23a0>
  40b948:	b	40b610 <ferror@plt+0x98d0>
  40b94c:	adrp	x1, 45c000 <warn@@Base+0x156c0>
  40b950:	add	x1, x1, #0x900
  40b954:	b	40b540 <ferror@plt+0x9800>
  40b958:	mov	w3, #0xfff                 	// #4095
  40b95c:	mov	x1, #0x20                  	// #32
  40b960:	add	x0, sp, #0x70
  40b964:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40b968:	add	x2, x2, #0x190
  40b96c:	bl	4019e0 <snprintf@plt>
  40b970:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  40b974:	add	x19, x0, #0x6a0
  40b978:	add	x1, sp, #0x70
  40b97c:	mov	x2, x19
  40b980:	strb	wzr, [x0, #1696]
  40b984:	ldr	x0, [x25, #8]
  40b988:	bl	401a40 <__isoc99_fscanf@plt>
  40b98c:	cmp	w0, #0x0
  40b990:	b.le	40bb38 <ferror@plt+0x9df8>
  40b994:	ldr	w0, [x26, #1312]
  40b998:	cbnz	w0, 40ba48 <ferror@plt+0x9d08>
  40b99c:	ldr	w2, [x25, #92]
  40b9a0:	b	40b4f8 <ferror@plt+0x97b8>
  40b9a4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b9a8:	add	x1, x1, #0xf88
  40b9ac:	mov	w2, #0x5                   	// #5
  40b9b0:	mov	x0, #0x0                   	// #0
  40b9b4:	bl	401c70 <dcgettext@plt>
  40b9b8:	mov	x22, x27
  40b9bc:	bl	446368 <error@@Base>
  40b9c0:	ldr	w2, [x25, #92]
  40b9c4:	b	40b4f4 <ferror@plt+0x97b4>
  40b9c8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40b9cc:	add	x1, x1, #0x30
  40b9d0:	mov	w2, #0x5                   	// #5
  40b9d4:	mov	x0, #0x0                   	// #0
  40b9d8:	bl	401c70 <dcgettext@plt>
  40b9dc:	bl	446368 <error@@Base>
  40b9e0:	b	40b0fc <ferror@plt+0x93bc>
  40b9e4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40b9e8:	add	x1, x1, #0xfc0
  40b9ec:	mov	w2, #0x5                   	// #5
  40b9f0:	mov	x0, #0x0                   	// #0
  40b9f4:	bl	401c70 <dcgettext@plt>
  40b9f8:	bl	446368 <error@@Base>
  40b9fc:	b	40b664 <ferror@plt+0x9924>
  40ba00:	b.eq	40b700 <ferror@plt+0x99c0>  // b.none
  40ba04:	ldr	w0, [x26, #1312]
  40ba08:	ldp	x23, x24, [sp, #48]
  40ba0c:	b	40b1dc <ferror@plt+0x949c>
  40ba10:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ba14:	add	x1, x1, #0xb50
  40ba18:	b	40b540 <ferror@plt+0x9800>
  40ba1c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ba20:	add	x1, x1, #0xc40
  40ba24:	mov	w2, #0x5                   	// #5
  40ba28:	mov	x0, #0x0                   	// #0
  40ba2c:	bl	401c70 <dcgettext@plt>
  40ba30:	bl	446940 <warn@@Base>
  40ba34:	mov	w0, #0x0                   	// #0
  40ba38:	ldp	x19, x20, [sp, #16]
  40ba3c:	ldp	x25, x26, [sp, #64]
  40ba40:	ldp	x29, x30, [sp], #144
  40ba44:	ret
  40ba48:	mov	w2, #0x5                   	// #5
  40ba4c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ba50:	mov	x0, #0x0                   	// #0
  40ba54:	add	x1, x1, #0x1c8
  40ba58:	bl	401c70 <dcgettext@plt>
  40ba5c:	mov	x1, x19
  40ba60:	bl	401cc0 <printf@plt>
  40ba64:	ldr	w0, [x26, #1312]
  40ba68:	ldr	w2, [x25, #92]
  40ba6c:	b	40b4f8 <ferror@plt+0x97b8>
  40ba70:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40ba74:	add	x1, x1, #0xca0
  40ba78:	mov	w2, #0x5                   	// #5
  40ba7c:	mov	x0, #0x0                   	// #0
  40ba80:	bl	401c70 <dcgettext@plt>
  40ba84:	bl	401cc0 <printf@plt>
  40ba88:	b	40b01c <ferror@plt+0x92dc>
  40ba8c:	sub	x3, x1, #0x1
  40ba90:	add	x0, x1, x22
  40ba94:	cmp	x3, #0x1
  40ba98:	ccmp	x0, #0x2, #0x0, hi  // hi = pmore
  40ba9c:	b.ls	40b29c <ferror@plt+0x955c>  // b.plast
  40baa0:	add	x0, x1, x5
  40baa4:	cmp	x0, #0xfff
  40baa8:	b.ls	40b29c <ferror@plt+0x955c>  // b.plast
  40baac:	ldr	w3, [x19, #4]
  40bab0:	mov	x6, #0x0                   	// #0
  40bab4:	cmp	w3, #0x8
  40bab8:	b.eq	40b318 <ferror@plt+0x95d8>  // b.none
  40babc:	b	40b2e0 <ferror@plt+0x95a0>
  40bac0:	cmp	x1, #0x7
  40bac4:	b.ne	40b29c <ferror@plt+0x955c>  // b.any
  40bac8:	and	x6, x0, #0x2
  40bacc:	tbz	w0, #1, 40ba8c <ferror@plt+0x9d4c>
  40bad0:	ldr	x0, [x19, #16]
  40bad4:	ldr	x7, [x21, #24]
  40bad8:	cmp	x0, x7
  40badc:	b.cc	40b29c <ferror@plt+0x955c>  // b.lo, b.ul, b.last
  40bae0:	ldr	x8, [x21, #48]
  40bae4:	sub	x0, x0, x7
  40bae8:	sub	x7, x8, #0x1
  40baec:	cmp	x0, x7
  40baf0:	b.hi	40b29c <ferror@plt+0x955c>  // b.pmore
  40baf4:	cmp	x4, #0x0
  40baf8:	ccmp	w3, #0x8, #0x0, ne  // ne = any
  40bafc:	b.eq	40bd6c <ferror@plt+0xa02c>  // b.none
  40bb00:	ldr	x4, [x19, #32]
  40bb04:	add	x0, x0, x4
  40bb08:	cmp	x8, x0
  40bb0c:	b.cc	40b29c <ferror@plt+0x955c>  // b.lo, b.ul, b.last
  40bb10:	b	40b318 <ferror@plt+0x95d8>
  40bb14:	and	x6, x0, #0x2
  40bb18:	tbz	w0, #1, 40ba8c <ferror@plt+0x9d4c>
  40bb1c:	ldr	w3, [x19, #4]
  40bb20:	cmp	w3, #0x8
  40bb24:	b.ne	40b2e0 <ferror@plt+0x95a0>  // b.any
  40bb28:	b	40bad0 <ferror@plt+0x9d90>
  40bb2c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bb30:	add	x1, x1, #0xb18
  40bb34:	b	40b540 <ferror@plt+0x9800>
  40bb38:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40bb3c:	add	x1, x1, #0x198
  40bb40:	mov	w2, #0x5                   	// #5
  40bb44:	mov	x0, #0x0                   	// #0
  40bb48:	bl	401c70 <dcgettext@plt>
  40bb4c:	bl	446368 <error@@Base>
  40bb50:	b	40b994 <ferror@plt+0x9c54>
  40bb54:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bb58:	add	x1, x1, #0xc18
  40bb5c:	b	40b540 <ferror@plt+0x9800>
  40bb60:	mov	x2, #0xffffffffffff0000    	// #-65536
  40bb64:	mov	x0, #0xfffffff             	// #268435455
  40bb68:	movk	x2, #0x9000, lsl #16
  40bb6c:	add	x2, x19, x2
  40bb70:	cmp	x2, x0
  40bb74:	b.hi	40bc00 <ferror@plt+0x9ec0>  // b.pmore
  40bb78:	ldrh	w0, [x25, #82]
  40bb7c:	cmp	w0, #0x32
  40bb80:	b.eq	40be28 <ferror@plt+0xa0e8>  // b.none
  40bb84:	b.hi	40bc7c <ferror@plt+0x9f3c>  // b.pmore
  40bb88:	cmp	w0, #0xf
  40bb8c:	b.eq	40be64 <ferror@plt+0xa124>  // b.none
  40bb90:	b.ls	40bcc8 <ferror@plt+0x9f88>  // b.plast
  40bb94:	cmp	w0, #0x16
  40bb98:	b.eq	40bc90 <ferror@plt+0x9f50>  // b.none
  40bb9c:	cmp	w0, #0x28
  40bba0:	b.ne	40bbbc <ferror@plt+0x9e7c>  // b.any
  40bba4:	mov	x0, #0x1                   	// #1
  40bba8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bbac:	movk	x0, #0x7000, lsl #16
  40bbb0:	add	x1, x1, #0xc10
  40bbb4:	cmp	x19, x0
  40bbb8:	b.eq	40b540 <ferror@plt+0x9800>  // b.none
  40bbbc:	add	x1, x26, #0x4f0
  40bbc0:	mov	x19, x1
  40bbc4:	mov	x0, x1
  40bbc8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bbcc:	add	x1, x1, #0xec8
  40bbd0:	bl	401980 <sprintf@plt>
  40bbd4:	mov	x1, x19
  40bbd8:	b	40b540 <ferror@plt+0x9800>
  40bbdc:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bbe0:	add	x1, x1, #0xe38
  40bbe4:	mov	w2, #0x5                   	// #5
  40bbe8:	mov	x0, #0x0                   	// #0
  40bbec:	bl	401c70 <dcgettext@plt>
  40bbf0:	bl	401cc0 <printf@plt>
  40bbf4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bbf8:	add	x1, x1, #0xe80
  40bbfc:	b	40b08c <ferror@plt+0x934c>
  40bc00:	mov	x2, #0xffffffffffff0000    	// #-65536
  40bc04:	mov	x0, #0xfffffff             	// #268435455
  40bc08:	movk	x2, #0xa000, lsl #16
  40bc0c:	add	x2, x19, x2
  40bc10:	cmp	x2, x0
  40bc14:	b.hi	40bd38 <ferror@plt+0x9ff8>  // b.pmore
  40bc18:	ldrb	w0, [x25, #31]
  40bc1c:	cmp	w0, #0x6
  40bc20:	b.eq	40bd78 <ferror@plt+0xa038>  // b.none
  40bc24:	b.hi	40bd2c <ferror@plt+0x9fec>  // b.pmore
  40bc28:	cmp	w0, #0x1
  40bc2c:	b.ne	40bcec <ferror@plt+0x9fac>  // b.any
  40bc30:	ldrh	w0, [x25, #82]
  40bc34:	cmp	w0, #0xf
  40bc38:	b.eq	40be88 <ferror@plt+0xa148>  // b.none
  40bc3c:	cmp	w0, #0x32
  40bc40:	ccmp	x2, #0x14, #0x2, eq  // eq = none
  40bc44:	b.ls	40bec4 <ferror@plt+0xa184>  // b.plast
  40bc48:	add	x1, x26, #0x4f0
  40bc4c:	mov	x19, x1
  40bc50:	mov	x0, x1
  40bc54:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bc58:	add	x1, x1, #0xee8
  40bc5c:	bl	401980 <sprintf@plt>
  40bc60:	mov	x1, x19
  40bc64:	b	40b540 <ferror@plt+0x9800>
  40bc68:	cmp	x0, x2
  40bc6c:	b.ls	40b180 <ferror@plt+0x9440>  // b.plast
  40bc70:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40bc74:	add	x1, x1, #0xd8
  40bc78:	b	40b16c <ferror@plt+0x942c>
  40bc7c:	cmp	w0, #0xb7
  40bc80:	b.eq	40be4c <ferror@plt+0xa10c>  // b.none
  40bc84:	mov	w1, #0xa390                	// #41872
  40bc88:	cmp	w0, w1
  40bc8c:	b.ne	40bca8 <ferror@plt+0x9f68>  // b.any
  40bc90:	mov	x0, #0x70000000            	// #1879048192
  40bc94:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bc98:	cmp	x19, x0
  40bc9c:	add	x1, x1, #0xb88
  40bca0:	b.eq	40b540 <ferror@plt+0x9800>  // b.none
  40bca4:	b	40bbbc <ferror@plt+0x9e7c>
  40bca8:	cmp	w0, #0x8c
  40bcac:	b.ne	40bbbc <ferror@plt+0x9e7c>  // b.any
  40bcb0:	mov	x0, #0x70000000            	// #1879048192
  40bcb4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bcb8:	cmp	x19, x0
  40bcbc:	add	x1, x1, #0xb98
  40bcc0:	b.eq	40b540 <ferror@plt+0x9800>  // b.none
  40bcc4:	b	40bbbc <ferror@plt+0x9e7c>
  40bcc8:	and	w0, w0, #0xfffffffd
  40bccc:	cmp	w0, #0x8
  40bcd0:	b.ne	40bbbc <ferror@plt+0x9e7c>  // b.any
  40bcd4:	cmp	x2, #0x3
  40bcd8:	b.hi	40bbbc <ferror@plt+0x9e7c>  // b.pmore
  40bcdc:	add	x0, x23, #0x3f0
  40bce0:	ldr	x1, [x0, x2, lsl #3]
  40bce4:	cbz	x1, 40bbbc <ferror@plt+0x9e7c>
  40bce8:	b	40b540 <ferror@plt+0x9800>
  40bcec:	cmp	w0, #0x3
  40bcf0:	b.ne	40bc48 <ferror@plt+0x9f08>  // b.any
  40bcf4:	mov	x0, #0xffffffffffff1aab    	// #-58709
  40bcf8:	movk	x0, #0x9b8b, lsl #16
  40bcfc:	add	x19, x19, x0
  40bd00:	cmp	x19, #0xfff
  40bd04:	b.hi	40bc48 <ferror@plt+0x9f08>  // b.pmore
  40bd08:	add	x1, x26, #0x4f0
  40bd0c:	mov	x2, x19
  40bd10:	mov	x0, x1
  40bd14:	mov	x19, x1
  40bd18:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bd1c:	add	x1, x1, #0xed8
  40bd20:	bl	401980 <sprintf@plt>
  40bd24:	mov	x1, x19
  40bd28:	b	40b540 <ferror@plt+0x9800>
  40bd2c:	cmp	w0, #0x9
  40bd30:	b.ne	40bc48 <ferror@plt+0x9f08>  // b.any
  40bd34:	b	40bcf4 <ferror@plt+0x9fb4>
  40bd38:	add	x28, x26, #0x4f0
  40bd3c:	mov	w2, #0x5                   	// #5
  40bd40:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40bd44:	mov	x0, #0x0                   	// #0
  40bd48:	add	x1, x1, #0xb18
  40bd4c:	bl	401c70 <dcgettext@plt>
  40bd50:	mov	x1, #0x20                  	// #32
  40bd54:	mov	x2, x0
  40bd58:	mov	x3, x19
  40bd5c:	mov	x0, x28
  40bd60:	bl	4019e0 <snprintf@plt>
  40bd64:	mov	x1, x28
  40bd68:	b	40b540 <ferror@plt+0x9800>
  40bd6c:	cmp	x1, #0x7
  40bd70:	b.ne	40bb08 <ferror@plt+0x9dc8>  // b.any
  40bd74:	b	40bb00 <ferror@plt+0x9dc0>
  40bd78:	mov	x0, #0xfffb                	// #65531
  40bd7c:	movk	x0, #0x6fff, lsl #16
  40bd80:	cmp	x19, x0
  40bd84:	b.eq	40bed4 <ferror@plt+0xa194>  // b.none
  40bd88:	b.hi	40bdc8 <ferror@plt+0xa088>  // b.pmore
  40bd8c:	mov	x0, #0xfff7                	// #65527
  40bd90:	movk	x0, #0x6fff, lsl #16
  40bd94:	cmp	x19, x0
  40bd98:	b.eq	40beb8 <ferror@plt+0xa178>  // b.none
  40bd9c:	b.hi	40bdf0 <ferror@plt+0xa0b0>  // b.pmore
  40bda0:	mov	x0, #0xe550                	// #58704
  40bda4:	movk	x0, #0x6464, lsl #16
  40bda8:	cmp	x19, x0
  40bdac:	b.eq	40be7c <ferror@plt+0xa13c>  // b.none
  40bdb0:	add	x0, x0, #0x100, lsl #12
  40bdb4:	cmp	x19, x0
  40bdb8:	b.ne	40bc48 <ferror@plt+0x9f08>  // b.any
  40bdbc:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bdc0:	add	x1, x1, #0xbb8
  40bdc4:	b	40b540 <ferror@plt+0x9800>
  40bdc8:	mov	x0, #0xfffd                	// #65533
  40bdcc:	movk	x0, #0x6fff, lsl #16
  40bdd0:	cmp	x19, x0
  40bdd4:	b.eq	40bea0 <ferror@plt+0xa160>  // b.none
  40bdd8:	mov	w0, #0x6fffffff            	// #1879048191
  40bddc:	cmp	x19, x0
  40bde0:	b.ne	40be0c <ferror@plt+0xa0cc>  // b.any
  40bde4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bde8:	add	x1, x1, #0xb38
  40bdec:	b	40b540 <ferror@plt+0x9800>
  40bdf0:	mov	x0, #0xfffa                	// #65530
  40bdf4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bdf8:	movk	x0, #0x6fff, lsl #16
  40bdfc:	add	x1, x1, #0xbd0
  40be00:	cmp	x19, x0
  40be04:	b.eq	40b540 <ferror@plt+0x9800>  // b.none
  40be08:	b	40bc48 <ferror@plt+0x9f08>
  40be0c:	mov	x0, #0xfffc                	// #65532
  40be10:	movk	x0, #0x6fff, lsl #16
  40be14:	cmp	x19, x0
  40be18:	b.ne	40bc48 <ferror@plt+0x9f08>  // b.any
  40be1c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40be20:	add	x1, x1, #0xb20
  40be24:	b	40b540 <ferror@plt+0x9800>
  40be28:	mov	x0, #0x70000000            	// #1879048192
  40be2c:	cmp	x19, x0
  40be30:	b.eq	40beac <ferror@plt+0xa16c>  // b.none
  40be34:	add	x0, x0, #0x1
  40be38:	cmp	x19, x0
  40be3c:	b.ne	40bbbc <ferror@plt+0x9e7c>  // b.any
  40be40:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40be44:	add	x1, x1, #0x7d8
  40be48:	b	40b540 <ferror@plt+0x9800>
  40be4c:	mov	x0, #0x70000000            	// #1879048192
  40be50:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40be54:	cmp	x19, x0
  40be58:	add	x1, x1, #0xb08
  40be5c:	b.eq	40b540 <ferror@plt+0x9800>  // b.none
  40be60:	b	40bbbc <ferror@plt+0x9e7c>
  40be64:	cmp	x2, #0x2
  40be68:	b.hi	40bbbc <ferror@plt+0x9e7c>  // b.pmore
  40be6c:	add	x0, x23, #0x410
  40be70:	ldr	x1, [x0, x2, lsl #3]
  40be74:	cbz	x1, 40bbbc <ferror@plt+0x9e7c>
  40be78:	b	40b540 <ferror@plt+0x9800>
  40be7c:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40be80:	add	x1, x1, #0xbe0
  40be84:	b	40b540 <ferror@plt+0x9800>
  40be88:	cmp	x2, #0x15
  40be8c:	b.hi	40bc48 <ferror@plt+0x9f08>  // b.pmore
  40be90:	add	x0, x23, #0x428
  40be94:	ldr	x1, [x0, x2, lsl #3]
  40be98:	cbz	x1, 40bc48 <ferror@plt+0x9f08>
  40be9c:	b	40b540 <ferror@plt+0x9800>
  40bea0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bea4:	add	x1, x1, #0xba8
  40bea8:	b	40b540 <ferror@plt+0x9800>
  40beac:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40beb0:	add	x1, x1, #0xbf0
  40beb4:	b	40b540 <ferror@plt+0x9800>
  40beb8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bebc:	add	x1, x1, #0xc20
  40bec0:	b	40b540 <ferror@plt+0x9800>
  40bec4:	ldr	x0, [sp, #104]
  40bec8:	ldr	x1, [x0, x2, lsl #3]
  40becc:	cbz	x1, 40bc48 <ferror@plt+0x9f08>
  40bed0:	b	40b540 <ferror@plt+0x9800>
  40bed4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40bed8:	add	x1, x1, #0xc00
  40bedc:	b	40b540 <ferror@plt+0x9800>
  40bee0:	sub	sp, sp, #0x130
  40bee4:	stp	x29, x30, [sp, #16]
  40bee8:	add	x29, sp, #0x10
  40beec:	stp	x23, x24, [sp, #64]
  40bef0:	ldr	w24, [x0, #100]
  40bef4:	stp	x19, x20, [sp, #32]
  40bef8:	stp	xzr, xzr, [sp, #208]
  40befc:	stp	xzr, xzr, [sp, #224]
  40bf00:	stp	xzr, xzr, [sp, #240]
  40bf04:	stp	xzr, xzr, [sp, #256]
  40bf08:	stp	xzr, xzr, [sp, #272]
  40bf0c:	stp	xzr, xzr, [sp, #288]
  40bf10:	ldr	x19, [x0, #112]
  40bf14:	cbz	w24, 40cf54 <ferror@plt+0xb214>
  40bf18:	mov	w23, #0x1                   	// #1
  40bf1c:	mov	x20, #0x0                   	// #0
  40bf20:	movk	w23, #0x7000, lsl #16
  40bf24:	stp	x21, x22, [sp, #48]
  40bf28:	mov	x21, x0
  40bf2c:	mov	x22, #0x0                   	// #0
  40bf30:	mov	w0, #0x1                   	// #1
  40bf34:	stp	x25, x26, [sp, #80]
  40bf38:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  40bf3c:	add	x25, x25, #0xe48
  40bf40:	stp	x27, x28, [sp, #96]
  40bf44:	str	w0, [sp, #172]
  40bf48:	b	40bf68 <ferror@plt+0xa228>
  40bf4c:	cmp	w0, w23
  40bf50:	cinc	x22, x22, eq  // eq = none
  40bf54:	add	x20, x20, #0x1
  40bf58:	add	x19, x19, #0x50
  40bf5c:	cmp	x20, w24, uxtw
  40bf60:	mov	w1, w24
  40bf64:	b.cs	40c03c <ferror@plt+0xa2fc>  // b.hs, b.nlast
  40bf68:	ldr	w0, [x19, #4]
  40bf6c:	cmp	w0, #0x2
  40bf70:	b.ne	40bf4c <ferror@plt+0xa20c>  // b.any
  40bf74:	ldr	w0, [x19, #40]
  40bf78:	cmp	w0, w24
  40bf7c:	b.cs	40bf54 <ferror@plt+0xa214>  // b.hs, b.nlast
  40bf80:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40bf84:	add	x2, sp, #0x108
  40bf88:	mov	x1, x19
  40bf8c:	ldr	w0, [x0, #1056]
  40bf90:	cbz	w0, 40cef0 <ferror@plt+0xb1b0>
  40bf94:	mov	x0, x21
  40bf98:	bl	405c70 <ferror@plt+0x3f30>
  40bf9c:	ldr	w24, [x19, #40]
  40bfa0:	mov	w3, #0x50                  	// #80
  40bfa4:	ldr	x2, [x21, #112]
  40bfa8:	str	x0, [sp, #256]
  40bfac:	ldr	x1, [sp, #288]
  40bfb0:	umaddl	x24, w24, w3, x2
  40bfb4:	cbz	x1, 40bfdc <ferror@plt+0xa29c>
  40bfb8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40bfbc:	add	x1, x1, #0x260
  40bfc0:	mov	w2, #0x5                   	// #5
  40bfc4:	mov	x0, #0x0                   	// #0
  40bfc8:	bl	401c70 <dcgettext@plt>
  40bfcc:	str	wzr, [sp, #172]
  40bfd0:	bl	446368 <error@@Base>
  40bfd4:	ldr	x0, [sp, #288]
  40bfd8:	bl	401bc0 <free@plt>
  40bfdc:	ldp	x26, x27, [x24, #24]
  40bfe0:	mov	x1, x25
  40bfe4:	mov	w2, #0x5                   	// #5
  40bfe8:	mov	x0, #0x0                   	// #0
  40bfec:	bl	401c70 <dcgettext@plt>
  40bff0:	mov	x6, x0
  40bff4:	add	x1, x21, #0x8
  40bff8:	add	x2, x21, #0x10
  40bffc:	mov	x4, #0x1                   	// #1
  40c000:	mov	x0, #0x0                   	// #0
  40c004:	mov	x5, x27
  40c008:	mov	x3, x26
  40c00c:	bl	405718 <ferror@plt+0x39d8>
  40c010:	str	x0, [sp, #288]
  40c014:	mov	x1, #0x0                   	// #0
  40c018:	cbz	x0, 40c020 <ferror@plt+0xa2e0>
  40c01c:	ldr	x1, [x24, #32]
  40c020:	str	x1, [sp, #296]
  40c024:	ldr	w24, [x21, #100]
  40c028:	add	x20, x20, #0x1
  40c02c:	add	x19, x19, #0x50
  40c030:	mov	w1, w24
  40c034:	cmp	x20, w24, uxtw
  40c038:	b.cc	40bf68 <ferror@plt+0xa228>  // b.lo, b.ul, b.last
  40c03c:	cbz	x22, 40cf2c <ferror@plt+0xb1ec>
  40c040:	ldr	x27, [x21, #112]
  40c044:	sub	x0, x22, #0x1
  40c048:	mov	x20, #0x0                   	// #0
  40c04c:	str	x0, [sp, #144]
  40c050:	add	x19, x20, x20, lsl #2
  40c054:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40c058:	add	x0, x0, #0x388
  40c05c:	str	x0, [sp, #136]
  40c060:	mov	w25, #0x1                   	// #1
  40c064:	cmp	x20, x1
  40c068:	mov	x22, x27
  40c06c:	add	x19, x27, x19, lsl #4
  40c070:	movk	w25, #0x7000, lsl #16
  40c074:	b.cc	40c088 <ferror@plt+0xa348>  // b.lo, b.ul, b.last
  40c078:	b	40c130 <ferror@plt+0xa3f0>
  40c07c:	add	x19, x19, #0x50
  40c080:	cmp	x1, x20
  40c084:	b.eq	40c130 <ferror@plt+0xa3f0>  // b.none
  40c088:	ldr	w0, [x19, #4]
  40c08c:	mov	x28, x20
  40c090:	add	x20, x20, #0x1
  40c094:	cmp	w0, w25
  40c098:	b.ne	40c07c <ferror@plt+0xa33c>  // b.any
  40c09c:	ldr	x0, [x19, #8]
  40c0a0:	and	x23, x0, #0x200
  40c0a4:	tbz	w0, #9, 40c154 <ferror@plt+0xa414>
  40c0a8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40c0ac:	ldr	x0, [x0, #1904]
  40c0b0:	cbz	x0, 40c0bc <ferror@plt+0xa37c>
  40c0b4:	ldr	x0, [x0, x28, lsl #3]
  40c0b8:	cbnz	x0, 40ca24 <ferror@plt+0xace4>
  40c0bc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c0c0:	add	x1, x1, #0x500
  40c0c4:	mov	w2, #0x5                   	// #5
  40c0c8:	mov	x0, #0x0                   	// #0
  40c0cc:	bl	401c70 <dcgettext@plt>
  40c0d0:	bl	401cc0 <printf@plt>
  40c0d4:	ldr	x0, [x21, #128]
  40c0d8:	cbz	x0, 40ce5c <ferror@plt+0xb11c>
  40c0dc:	mov	x2, x19
  40c0e0:	add	x1, x21, #0x88
  40c0e4:	add	x0, x21, #0x80
  40c0e8:	bl	4050f8 <ferror@plt+0x33b8>
  40c0ec:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40c0f0:	mov	x1, x0
  40c0f4:	add	x0, x2, #0x320
  40c0f8:	bl	401cc0 <printf@plt>
  40c0fc:	ldr	x0, [sp, #144]
  40c100:	sub	x0, x0, #0x1
  40c104:	str	x0, [sp, #144]
  40c108:	cmn	x0, #0x1
  40c10c:	b.eq	40c528 <ferror@plt+0xa7e8>  // b.none
  40c110:	ldr	x27, [x21, #112]
  40c114:	add	x19, x20, x20, lsl #2
  40c118:	ldr	w24, [x21, #100]
  40c11c:	mov	x22, x27
  40c120:	mov	w1, w24
  40c124:	add	x19, x27, x19, lsl #4
  40c128:	cmp	x20, x1
  40c12c:	b.cc	40c088 <ferror@plt+0xa348>  // b.lo, b.ul, b.last
  40c130:	adrp	x3, 46c000 <warn@@Base+0x256c0>
  40c134:	add	x3, x3, #0x8e0
  40c138:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40c13c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40c140:	add	x3, x3, #0x580
  40c144:	add	x1, x1, #0xb68
  40c148:	add	x0, x0, #0x4f0
  40c14c:	mov	w2, #0x1e9d                	// #7837
  40c150:	bl	401cd0 <__assert_fail@plt>
  40c154:	ldr	x22, [x21, #128]
  40c158:	cbz	x22, 40ce70 <ferror@plt+0xb130>
  40c15c:	ldr	x3, [x21, #136]
  40c160:	ldr	w28, [x19]
  40c164:	cmp	x28, x3
  40c168:	b.cs	40c564 <ferror@plt+0xa824>  // b.hs, b.nlast
  40c16c:	add	x26, x22, x28
  40c170:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c174:	mov	x0, x26
  40c178:	add	x1, x1, #0x2d8
  40c17c:	mov	x2, #0x16                  	// #22
  40c180:	str	x3, [sp, #112]
  40c184:	bl	401a50 <strncmp@plt>
  40c188:	cbz	w0, 40c5c4 <ferror@plt+0xa884>
  40c18c:	ldr	x3, [sp, #112]
  40c190:	cmp	x28, x3
  40c194:	b.cs	40cae0 <ferror@plt+0xada0>  // b.hs, b.nlast
  40c198:	add	x22, x22, x28
  40c19c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c1a0:	mov	x0, x22
  40c1a4:	add	x1, x1, #0x308
  40c1a8:	mov	x2, #0xd                   	// #13
  40c1ac:	bl	401a50 <strncmp@plt>
  40c1b0:	cbz	w0, 40cb3c <ferror@plt+0xadfc>
  40c1b4:	adrp	x26, 47b000 <warn@@Base+0x346c0>
  40c1b8:	add	x26, x26, #0xca8
  40c1bc:	ldr	w0, [x21, #100]
  40c1c0:	ldr	x22, [x21, #112]
  40c1c4:	cbz	w0, 40c0bc <ferror@plt+0xa37c>
  40c1c8:	adrp	x24, 450000 <warn@@Base+0x96c0>
  40c1cc:	adrp	x27, 44d000 <warn@@Base+0x66c0>
  40c1d0:	add	x24, x24, #0x2c0
  40c1d4:	add	x27, x27, #0xc38
  40c1d8:	adrp	x28, 44d000 <warn@@Base+0x66c0>
  40c1dc:	add	x0, x28, #0xca0
  40c1e0:	str	x0, [sp, #112]
  40c1e4:	nop
  40c1e8:	cbz	x22, 40c68c <ferror@plt+0xa94c>
  40c1ec:	ldr	x0, [x21, #128]
  40c1f0:	cbz	x0, 40c6c8 <ferror@plt+0xa988>
  40c1f4:	ldr	x1, [x21, #136]
  40c1f8:	ldr	w3, [x22]
  40c1fc:	cmp	x3, x1
  40c200:	b.cs	40c63c <ferror@plt+0xa8fc>  // b.hs, b.nlast
  40c204:	add	x28, x0, x3
  40c208:	mov	x1, x24
  40c20c:	mov	x0, x28
  40c210:	mov	x2, #0x12                  	// #18
  40c214:	bl	401a50 <strncmp@plt>
  40c218:	cbnz	w0, 40c230 <ferror@plt+0xa4f0>
  40c21c:	mov	x0, x28
  40c220:	add	x0, x0, #0x12
  40c224:	mov	x1, x26
  40c228:	bl	401ba0 <strcmp@plt>
  40c22c:	cbz	w0, 40c634 <ferror@plt+0xa8f4>
  40c230:	ldr	w0, [x21, #100]
  40c234:	add	x23, x23, #0x1
  40c238:	add	x22, x22, #0x50
  40c23c:	cmp	x0, x23
  40c240:	b.hi	40c1e8 <ferror@plt+0xa4a8>  // b.pmore
  40c244:	cmp	x23, x0
  40c248:	b.eq	40c0bc <ferror@plt+0xa37c>  // b.none
  40c24c:	ldp	x3, x23, [x22, #16]
  40c250:	mov	w2, #0x5                   	// #5
  40c254:	ldr	x24, [x22, #32]
  40c258:	add	x26, x21, #0x8
  40c25c:	add	x27, x21, #0x10
  40c260:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c264:	mov	x0, #0x0                   	// #0
  40c268:	add	x1, x1, #0x328
  40c26c:	str	x3, [sp, #240]
  40c270:	bl	401c70 <dcgettext@plt>
  40c274:	mov	x3, x23
  40c278:	mov	x6, x0
  40c27c:	mov	x5, x24
  40c280:	mov	x1, x26
  40c284:	mov	x2, x27
  40c288:	mov	x4, #0x1                   	// #1
  40c28c:	mov	x0, #0x0                   	// #0
  40c290:	bl	405718 <ferror@plt+0x39d8>
  40c294:	str	x0, [sp, #224]
  40c298:	mov	x3, #0x0                   	// #0
  40c29c:	cbz	x0, 40c2a4 <ferror@plt+0xa564>
  40c2a0:	ldr	x3, [x22, #32]
  40c2a4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c2a8:	add	x1, x1, #0x338
  40c2ac:	mov	w2, #0x5                   	// #5
  40c2b0:	mov	x0, #0x0                   	// #0
  40c2b4:	str	x3, [sp, #232]
  40c2b8:	bl	401c70 <dcgettext@plt>
  40c2bc:	bl	401cc0 <printf@plt>
  40c2c0:	ldr	x0, [x21, #128]
  40c2c4:	cbz	x0, 40ca10 <ferror@plt+0xacd0>
  40c2c8:	mov	x2, x19
  40c2cc:	add	x1, x21, #0x88
  40c2d0:	add	x0, x21, #0x80
  40c2d4:	bl	4050f8 <ferror@plt+0x33b8>
  40c2d8:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40c2dc:	mov	x1, x0
  40c2e0:	add	x0, x2, #0x320
  40c2e4:	bl	401cc0 <printf@plt>
  40c2e8:	adrp	x24, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40c2ec:	mov	w2, #0x5                   	// #5
  40c2f0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40c2f4:	mov	x0, #0x0                   	// #0
  40c2f8:	add	x1, x1, #0xf58
  40c2fc:	bl	401c70 <dcgettext@plt>
  40c300:	ldr	w1, [x24, #620]
  40c304:	add	x23, x24, #0x26c
  40c308:	add	w2, w1, w1, lsl #1
  40c30c:	ldp	x1, x3, [x19, #24]
  40c310:	udiv	x2, x3, x2
  40c314:	bl	401cc0 <printf@plt>
  40c318:	str	xzr, [sp, #216]
  40c31c:	ldr	w2, [x21, #92]
  40c320:	cbz	w2, 40c9d0 <ferror@plt+0xac90>
  40c324:	ldr	x0, [x21, #120]
  40c328:	cbz	x0, 40c9f8 <ferror@plt+0xacb8>
  40c32c:	ubfiz	x2, x2, #6, #32
  40c330:	add	x2, x0, x2
  40c334:	cmp	x2, x0
  40c338:	ldr	x22, [x19, #32]
  40c33c:	b.ls	40c37c <ferror@plt+0xa63c>  // b.plast
  40c340:	ldr	x1, [x0]
  40c344:	cmp	x1, #0x1
  40c348:	b.ne	40c370 <ferror@plt+0xa630>  // b.any
  40c34c:	ldr	x1, [x19, #16]
  40c350:	ldr	x3, [x0, #24]
  40c354:	cmp	x1, x3
  40c358:	b.cc	40c370 <ferror@plt+0xa630>  // b.lo, b.ul, b.last
  40c35c:	ldr	x4, [x0, #48]
  40c360:	add	x1, x1, x22
  40c364:	add	x4, x3, x4
  40c368:	cmp	x1, x4
  40c36c:	b.ls	40ce88 <ferror@plt+0xb148>  // b.plast
  40c370:	add	x0, x0, #0x40
  40c374:	cmp	x2, x0
  40c378:	b.hi	40c340 <ferror@plt+0xa600>  // b.pmore
  40c37c:	ldr	x28, [x19, #24]
  40c380:	mov	w2, #0x5                   	// #5
  40c384:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c388:	mov	x0, #0x0                   	// #0
  40c38c:	add	x1, x1, #0x350
  40c390:	bl	401c70 <dcgettext@plt>
  40c394:	mov	x1, x26
  40c398:	mov	x6, x0
  40c39c:	mov	x5, x22
  40c3a0:	mov	x3, x28
  40c3a4:	mov	x2, x27
  40c3a8:	mov	x4, #0x1                   	// #1
  40c3ac:	mov	x0, #0x0                   	// #0
  40c3b0:	bl	405718 <ferror@plt+0x39d8>
  40c3b4:	mov	x26, x0
  40c3b8:	cbz	x0, 40c4f4 <ferror@plt+0xa7b4>
  40c3bc:	ldr	w0, [x24, #620]
  40c3c0:	mov	x1, #0x30                  	// #48
  40c3c4:	mov	x28, x26
  40c3c8:	add	w0, w0, w0, lsl #1
  40c3cc:	udiv	x0, x22, x0
  40c3d0:	str	x0, [sp, #216]
  40c3d4:	bl	43e1a8 <ferror@plt+0x3c468>
  40c3d8:	ldr	w1, [x24, #620]
  40c3dc:	mov	x27, x0
  40c3e0:	str	x27, [sp, #208]
  40c3e4:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40c3e8:	add	x24, x4, #0x2a0
  40c3ec:	add	w0, w1, w1, lsl #1
  40c3f0:	sub	x0, x22, x0
  40c3f4:	cmn	x26, x0
  40c3f8:	b.cs	40c48c <ferror@plt+0xa74c>  // b.hs, b.nlast
  40c3fc:	nop
  40c400:	ldr	x2, [x24]
  40c404:	strh	wzr, [x27]
  40c408:	strh	wzr, [x27, #16]
  40c40c:	mov	x0, x28
  40c410:	strh	wzr, [x27, #32]
  40c414:	add	x27, x27, #0x30
  40c418:	blr	x2
  40c41c:	ldr	w1, [x23]
  40c420:	ldr	x2, [x24]
  40c424:	stur	x0, [x27, #-40]
  40c428:	add	x28, x28, w1, uxtw
  40c42c:	mov	x0, x28
  40c430:	blr	x2
  40c434:	ldr	w1, [x23]
  40c438:	ldr	x2, [x24]
  40c43c:	stur	x0, [x27, #-24]
  40c440:	add	x28, x28, w1, uxtw
  40c444:	mov	x0, x28
  40c448:	blr	x2
  40c44c:	ldr	w1, [x23]
  40c450:	ldur	x4, [x27, #-40]
  40c454:	ldur	x3, [x27, #-24]
  40c458:	add	w2, w1, w1, lsl #1
  40c45c:	ldr	x5, [sp, #248]
  40c460:	sub	x2, x22, x2
  40c464:	add	x28, x28, w1, uxtw
  40c468:	add	x2, x26, x2
  40c46c:	add	x0, x0, x5
  40c470:	add	x4, x4, x5
  40c474:	add	x3, x3, x5
  40c478:	stur	x4, [x27, #-40]
  40c47c:	stur	x3, [x27, #-24]
  40c480:	cmp	x28, x2
  40c484:	stur	x0, [x27, #-8]
  40c488:	b.ls	40c400 <ferror@plt+0xa6c0>  // b.plast
  40c48c:	mov	x0, x26
  40c490:	bl	401bc0 <free@plt>
  40c494:	ldr	w24, [x21, #100]
  40c498:	mov	w0, #0x50                  	// #80
  40c49c:	ldr	x27, [x21, #112]
  40c4a0:	mov	x28, x27
  40c4a4:	umaddl	x0, w24, w0, x27
  40c4a8:	cmp	x27, x0
  40c4ac:	b.cs	40c4ec <ferror@plt+0xa7ac>  // b.hs, b.nlast
  40c4b0:	ldr	w0, [x28, #4]
  40c4b4:	cmp	w0, #0x4
  40c4b8:	b.ne	40c4d8 <ferror@plt+0xa798>  // b.any
  40c4bc:	ldr	w0, [x28, #44]
  40c4c0:	cmp	w0, w24
  40c4c4:	b.cs	40c4d8 <ferror@plt+0xa798>  // b.hs, b.nlast
  40c4c8:	mov	w1, #0x50                  	// #80
  40c4cc:	umaddl	x0, w0, w1, x27
  40c4d0:	cmp	x19, x0
  40c4d4:	b.eq	40c6d8 <ferror@plt+0xa998>  // b.none
  40c4d8:	mov	w0, #0x50                  	// #80
  40c4dc:	add	x28, x28, #0x50
  40c4e0:	umaddl	x0, w24, w0, x27
  40c4e4:	cmp	x28, x0
  40c4e8:	b.cc	40c4b0 <ferror@plt+0xa770>  // b.lo, b.ul, b.last
  40c4ec:	ldr	x0, [sp, #216]
  40c4f0:	cbnz	x0, 40cb54 <ferror@plt+0xae14>
  40c4f4:	ldr	x0, [sp, #208]
  40c4f8:	cbz	x0, 40c500 <ferror@plt+0xa7c0>
  40c4fc:	bl	401bc0 <free@plt>
  40c500:	ldr	x0, [sp, #224]
  40c504:	cbz	x0, 40c50c <ferror@plt+0xa7cc>
  40c508:	bl	401bc0 <free@plt>
  40c50c:	ldr	x0, [sp, #144]
  40c510:	str	xzr, [sp, #208]
  40c514:	str	xzr, [sp, #224]
  40c518:	sub	x0, x0, #0x1
  40c51c:	str	x0, [sp, #144]
  40c520:	cmn	x0, #0x1
  40c524:	b.ne	40c110 <ferror@plt+0xa3d0>  // b.any
  40c528:	ldp	x21, x22, [sp, #48]
  40c52c:	ldp	x25, x26, [sp, #80]
  40c530:	ldp	x27, x28, [sp, #96]
  40c534:	ldr	x0, [sp, #256]
  40c538:	cbz	x0, 40c540 <ferror@plt+0xa800>
  40c53c:	bl	401bc0 <free@plt>
  40c540:	ldr	x0, [sp, #288]
  40c544:	cbz	x0, 40c54c <ferror@plt+0xa80c>
  40c548:	bl	401bc0 <free@plt>
  40c54c:	ldr	w0, [sp, #172]
  40c550:	ldp	x29, x30, [sp, #16]
  40c554:	ldp	x19, x20, [sp, #32]
  40c558:	ldp	x23, x24, [sp, #64]
  40c55c:	add	sp, sp, #0x130
  40c560:	ret
  40c564:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40c568:	mov	w2, #0x5                   	// #5
  40c56c:	add	x1, x1, #0xc38
  40c570:	mov	x0, #0x0                   	// #0
  40c574:	bl	401c70 <dcgettext@plt>
  40c578:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c57c:	mov	x2, #0x16                  	// #22
  40c580:	add	x1, x1, #0x2d8
  40c584:	bl	401a50 <strncmp@plt>
  40c588:	ldr	x22, [x21, #128]
  40c58c:	cbnz	w0, 40cb44 <ferror@plt+0xae04>
  40c590:	cbz	x22, 40cec8 <ferror@plt+0xb188>
  40c594:	ldr	x0, [x21, #136]
  40c598:	ldr	w26, [x19]
  40c59c:	cmp	x26, x0
  40c5a0:	b.cc	40cf60 <ferror@plt+0xb220>  // b.lo, b.ul, b.last
  40c5a4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40c5a8:	add	x1, x1, #0xc38
  40c5ac:	mov	w2, #0x5                   	// #5
  40c5b0:	mov	x0, #0x0                   	// #0
  40c5b4:	bl	401c70 <dcgettext@plt>
  40c5b8:	ldr	w24, [x21, #100]
  40c5bc:	mov	x26, x0
  40c5c0:	ldr	x27, [x21, #112]
  40c5c4:	add	x26, x26, #0x16
  40c5c8:	mov	x22, x27
  40c5cc:	cbz	w24, 40c0bc <ferror@plt+0xa37c>
  40c5d0:	adrp	x28, 44d000 <warn@@Base+0x66c0>
  40c5d4:	add	x0, x28, #0xca0
  40c5d8:	str	x0, [sp, #112]
  40c5dc:	adrp	x24, 450000 <warn@@Base+0x96c0>
  40c5e0:	adrp	x27, 44d000 <warn@@Base+0x66c0>
  40c5e4:	add	x24, x24, #0x2f0
  40c5e8:	add	x27, x27, #0xc38
  40c5ec:	cbz	x22, 40c910 <ferror@plt+0xabd0>
  40c5f0:	ldr	x0, [x21, #128]
  40c5f4:	cbz	x0, 40c99c <ferror@plt+0xac5c>
  40c5f8:	ldr	x1, [x21, #136]
  40c5fc:	ldr	w3, [x22]
  40c600:	cmp	x3, x1
  40c604:	b.cs	40c94c <ferror@plt+0xac0c>  // b.hs, b.nlast
  40c608:	add	x28, x0, x3
  40c60c:	mov	x1, x24
  40c610:	mov	x0, x28
  40c614:	mov	x2, #0x17                  	// #23
  40c618:	bl	401a50 <strncmp@plt>
  40c61c:	cbnz	w0, 40c8f8 <ferror@plt+0xabb8>
  40c620:	mov	x0, x28
  40c624:	add	x0, x0, #0x17
  40c628:	mov	x1, x26
  40c62c:	bl	401ba0 <strcmp@plt>
  40c630:	cbnz	w0, 40c8f8 <ferror@plt+0xabb8>
  40c634:	ldr	w0, [x21, #100]
  40c638:	b	40c244 <ferror@plt+0xa504>
  40c63c:	mov	x1, x27
  40c640:	mov	w2, #0x5                   	// #5
  40c644:	mov	x0, #0x0                   	// #0
  40c648:	bl	401c70 <dcgettext@plt>
  40c64c:	mov	x1, x24
  40c650:	mov	x2, #0x12                  	// #18
  40c654:	bl	401a50 <strncmp@plt>
  40c658:	cbnz	w0, 40c230 <ferror@plt+0xa4f0>
  40c65c:	ldr	x0, [x21, #128]
  40c660:	cbz	x0, 40c9d8 <ferror@plt+0xac98>
  40c664:	ldr	x1, [x21, #136]
  40c668:	ldr	w3, [x22]
  40c66c:	add	x28, x0, x3
  40c670:	cmp	x3, x1
  40c674:	b.cc	40c21c <ferror@plt+0xa4dc>  // b.lo, b.ul, b.last
  40c678:	mov	x1, x27
  40c67c:	mov	w2, #0x5                   	// #5
  40c680:	mov	x0, #0x0                   	// #0
  40c684:	bl	401c70 <dcgettext@plt>
  40c688:	b	40c220 <ferror@plt+0xa4e0>
  40c68c:	adrp	x3, 44d000 <warn@@Base+0x66c0>
  40c690:	add	x28, x3, #0xc98
  40c694:	mov	x1, x28
  40c698:	mov	w2, #0x5                   	// #5
  40c69c:	mov	x0, #0x0                   	// #0
  40c6a0:	bl	401c70 <dcgettext@plt>
  40c6a4:	mov	x1, x24
  40c6a8:	mov	x2, #0x12                  	// #18
  40c6ac:	bl	401a50 <strncmp@plt>
  40c6b0:	cbnz	w0, 40c230 <ferror@plt+0xa4f0>
  40c6b4:	mov	x1, x28
  40c6b8:	mov	w2, #0x5                   	// #5
  40c6bc:	mov	x0, #0x0                   	// #0
  40c6c0:	bl	401c70 <dcgettext@plt>
  40c6c4:	b	40c220 <ferror@plt+0xa4e0>
  40c6c8:	ldr	x1, [sp, #112]
  40c6cc:	mov	w2, #0x5                   	// #5
  40c6d0:	bl	401c70 <dcgettext@plt>
  40c6d4:	b	40c64c <ferror@plt+0xa90c>
  40c6d8:	ldp	x1, x2, [x28, #24]
  40c6dc:	add	x4, sp, #0xc0
  40c6e0:	add	x3, sp, #0xc8
  40c6e4:	mov	x0, x21
  40c6e8:	bl	406d80 <ferror@plt+0x5040>
  40c6ec:	cbz	w0, 40cf1c <ferror@plt+0xb1dc>
  40c6f0:	ldp	x0, x1, [sp, #192]
  40c6f4:	str	x1, [sp, #120]
  40c6f8:	add	x0, x0, x0, lsl #1
  40c6fc:	mov	x24, x1
  40c700:	add	x0, x1, x0, lsl #3
  40c704:	cmp	x1, x0
  40c708:	b.cs	40c878 <ferror@plt+0xab38>  // b.hs, b.nlast
  40c70c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40c710:	add	x0, x0, #0x420
  40c714:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c718:	str	x0, [sp, #128]
  40c71c:	add	x0, x1, #0x3f8
  40c720:	str	x0, [sp, #160]
  40c724:	add	x0, x21, #0x52
  40c728:	str	x0, [sp, #152]
  40c72c:	b	40c7c4 <ferror@plt+0xaa84>
  40c730:	ldr	x2, [sp, #264]
  40c734:	lsr	x27, x22, #8
  40c738:	ubfx	x22, x22, #8, #32
  40c73c:	cmp	x2, x22
  40c740:	b.ls	40c83c <ferror@plt+0xaafc>  // b.plast
  40c744:	mov	w1, w1
  40c748:	lsl	x22, x22, #5
  40c74c:	ldr	x2, [sp, #256]
  40c750:	add	x26, x26, x26, lsl #1
  40c754:	udiv	x0, x0, x1
  40c758:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c75c:	movk	x1, #0xaaab
  40c760:	add	x4, x2, x22
  40c764:	ldr	x3, [sp, #208]
  40c768:	lsl	x26, x26, #4
  40c76c:	umulh	x1, x0, x1
  40c770:	ldrh	w7, [x4, #28]
  40c774:	ldr	x4, [x2, x22]
  40c778:	and	x6, x1, #0xfffffffffffffffe
  40c77c:	ldr	x2, [x24, #16]
  40c780:	add	x1, x6, x1, lsr #1
  40c784:	sub	x0, x0, x1
  40c788:	add	x1, x3, x26
  40c78c:	cmp	x0, #0x1
  40c790:	add	x2, x2, x4
  40c794:	b.eq	40c8c4 <ferror@plt+0xab84>  // b.none
  40c798:	cmp	x0, #0x2
  40c79c:	b.eq	40c8b8 <ferror@plt+0xab78>  // b.none
  40c7a0:	strh	w7, [x3, x26]
  40c7a4:	str	x2, [x1, #8]
  40c7a8:	ldr	x0, [sp, #192]
  40c7ac:	add	x24, x24, #0x18
  40c7b0:	ldr	x1, [sp, #120]
  40c7b4:	add	x0, x0, x0, lsl #1
  40c7b8:	add	x0, x1, x0, lsl #3
  40c7bc:	cmp	x24, x0
  40c7c0:	b.cs	40c878 <ferror@plt+0xab38>  // b.hs, b.nlast
  40c7c4:	ldr	x0, [sp, #128]
  40c7c8:	ldr	x22, [x24, #8]
  40c7cc:	ldr	w27, [x0]
  40c7d0:	and	w26, w22, #0xff
  40c7d4:	cbnz	w27, 40c7e8 <ferror@plt+0xaaa8>
  40c7d8:	ldr	x0, [sp, #152]
  40c7dc:	mov	x1, x22
  40c7e0:	bl	404e48 <ferror@plt+0x3108>
  40c7e4:	mov	w26, w0
  40c7e8:	mov	w0, w26
  40c7ec:	bl	402610 <ferror@plt+0x8d0>
  40c7f0:	cbz	x0, 40c9ac <ferror@plt+0xac6c>
  40c7f4:	ldr	x1, [sp, #136]
  40c7f8:	mov	x2, #0xd                   	// #13
  40c7fc:	str	x0, [sp, #112]
  40c800:	bl	401a50 <strncmp@plt>
  40c804:	cbnz	w0, 40c88c <ferror@plt+0xab4c>
  40c808:	ldr	w1, [x23]
  40c80c:	ldr	x0, [x24]
  40c810:	add	w26, w1, w1, lsl #1
  40c814:	ldr	x2, [sp, #216]
  40c818:	udiv	x26, x0, x26
  40c81c:	cmp	x26, x2
  40c820:	b.cs	40c8d0 <ferror@plt+0xab90>  // b.hs, b.nlast
  40c824:	cbnz	w27, 40c730 <ferror@plt+0xa9f0>
  40c828:	ldr	x2, [sp, #264]
  40c82c:	lsr	x27, x22, #32
  40c830:	mov	x22, x27
  40c834:	cmp	x2, x22
  40c838:	b.hi	40c744 <ferror@plt+0xaa04>  // b.pmore
  40c83c:	ldr	x1, [sp, #160]
  40c840:	mov	w2, #0x5                   	// #5
  40c844:	mov	x0, #0x0                   	// #0
  40c848:	add	x24, x24, #0x18
  40c84c:	bl	401c70 <dcgettext@plt>
  40c850:	mov	w1, w27
  40c854:	bl	446940 <warn@@Base>
  40c858:	ldr	x0, [sp, #200]
  40c85c:	str	x0, [sp, #120]
  40c860:	ldr	x0, [sp, #192]
  40c864:	ldr	x1, [sp, #120]
  40c868:	add	x0, x0, x0, lsl #1
  40c86c:	add	x0, x1, x0, lsl #3
  40c870:	cmp	x24, x0
  40c874:	b.cc	40c7c4 <ferror@plt+0xaa84>  // b.lo, b.ul, b.last
  40c878:	ldr	x0, [sp, #120]
  40c87c:	bl	401bc0 <free@plt>
  40c880:	ldr	w24, [x21, #100]
  40c884:	ldr	x27, [x21, #112]
  40c888:	b	40c4d8 <ferror@plt+0xa798>
  40c88c:	mov	w2, #0x5                   	// #5
  40c890:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c894:	mov	x0, #0x0                   	// #0
  40c898:	add	x1, x1, #0x398
  40c89c:	bl	401c70 <dcgettext@plt>
  40c8a0:	ldr	x3, [sp, #112]
  40c8a4:	mov	x1, x3
  40c8a8:	bl	446940 <warn@@Base>
  40c8ac:	ldr	x0, [sp, #200]
  40c8b0:	str	x0, [sp, #120]
  40c8b4:	b	40c7a8 <ferror@plt+0xaa68>
  40c8b8:	strh	w7, [x1, #32]
  40c8bc:	str	x2, [x1, #40]
  40c8c0:	b	40c7a8 <ferror@plt+0xaa68>
  40c8c4:	strh	w7, [x1, #16]
  40c8c8:	str	x2, [x1, #24]
  40c8cc:	b	40c7a8 <ferror@plt+0xaa68>
  40c8d0:	mov	w2, #0x5                   	// #5
  40c8d4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c8d8:	mov	x0, #0x0                   	// #0
  40c8dc:	add	x1, x1, #0x3c8
  40c8e0:	bl	401c70 <dcgettext@plt>
  40c8e4:	mov	x1, x26
  40c8e8:	bl	446940 <warn@@Base>
  40c8ec:	ldr	x0, [sp, #200]
  40c8f0:	str	x0, [sp, #120]
  40c8f4:	b	40c7a8 <ferror@plt+0xaa68>
  40c8f8:	ldr	w0, [x21, #100]
  40c8fc:	add	x23, x23, #0x1
  40c900:	add	x22, x22, #0x50
  40c904:	cmp	x0, x23
  40c908:	b.ls	40c244 <ferror@plt+0xa504>  // b.plast
  40c90c:	cbnz	x22, 40c5f0 <ferror@plt+0xa8b0>
  40c910:	adrp	x3, 44d000 <warn@@Base+0x66c0>
  40c914:	add	x28, x3, #0xc98
  40c918:	mov	x1, x28
  40c91c:	mov	w2, #0x5                   	// #5
  40c920:	mov	x0, #0x0                   	// #0
  40c924:	bl	401c70 <dcgettext@plt>
  40c928:	mov	x1, x24
  40c92c:	mov	x2, #0x17                  	// #23
  40c930:	bl	401a50 <strncmp@plt>
  40c934:	cbnz	w0, 40c8f8 <ferror@plt+0xabb8>
  40c938:	mov	x1, x28
  40c93c:	mov	w2, #0x5                   	// #5
  40c940:	mov	x0, #0x0                   	// #0
  40c944:	bl	401c70 <dcgettext@plt>
  40c948:	b	40c624 <ferror@plt+0xa8e4>
  40c94c:	mov	x1, x27
  40c950:	mov	w2, #0x5                   	// #5
  40c954:	mov	x0, #0x0                   	// #0
  40c958:	bl	401c70 <dcgettext@plt>
  40c95c:	mov	x1, x24
  40c960:	mov	x2, #0x17                  	// #23
  40c964:	bl	401a50 <strncmp@plt>
  40c968:	cbnz	w0, 40c8f8 <ferror@plt+0xabb8>
  40c96c:	ldr	x0, [x21, #128]
  40c970:	cbz	x0, 40c9e8 <ferror@plt+0xaca8>
  40c974:	ldr	x1, [x21, #136]
  40c978:	ldr	w3, [x22]
  40c97c:	add	x28, x0, x3
  40c980:	cmp	x3, x1
  40c984:	b.cc	40c620 <ferror@plt+0xa8e0>  // b.lo, b.ul, b.last
  40c988:	mov	x1, x27
  40c98c:	mov	w2, #0x5                   	// #5
  40c990:	mov	x0, #0x0                   	// #0
  40c994:	bl	401c70 <dcgettext@plt>
  40c998:	b	40c624 <ferror@plt+0xa8e4>
  40c99c:	ldr	x1, [sp, #112]
  40c9a0:	mov	w2, #0x5                   	// #5
  40c9a4:	bl	401c70 <dcgettext@plt>
  40c9a8:	b	40c95c <ferror@plt+0xac1c>
  40c9ac:	mov	w2, #0x5                   	// #5
  40c9b0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40c9b4:	add	x1, x1, #0x360
  40c9b8:	bl	401c70 <dcgettext@plt>
  40c9bc:	mov	w1, w26
  40c9c0:	bl	446940 <warn@@Base>
  40c9c4:	ldr	x0, [sp, #200]
  40c9c8:	str	x0, [sp, #120]
  40c9cc:	b	40c7a8 <ferror@plt+0xaa68>
  40c9d0:	ldr	x22, [x19, #32]
  40c9d4:	b	40c37c <ferror@plt+0xa63c>
  40c9d8:	ldr	x1, [sp, #112]
  40c9dc:	mov	w2, #0x5                   	// #5
  40c9e0:	bl	401c70 <dcgettext@plt>
  40c9e4:	b	40c220 <ferror@plt+0xa4e0>
  40c9e8:	ldr	x1, [sp, #112]
  40c9ec:	mov	w2, #0x5                   	// #5
  40c9f0:	bl	401c70 <dcgettext@plt>
  40c9f4:	b	40c624 <ferror@plt+0xa8e4>
  40c9f8:	mov	x0, x21
  40c9fc:	bl	409838 <ferror@plt+0x7af8>
  40ca00:	cbz	w0, 40c4f4 <ferror@plt+0xa7b4>
  40ca04:	ldr	w2, [x21, #92]
  40ca08:	ldr	x0, [x21, #120]
  40ca0c:	b	40c32c <ferror@plt+0xa5ec>
  40ca10:	ldr	w1, [x19]
  40ca14:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40ca18:	add	x0, x0, #0x318
  40ca1c:	bl	401cc0 <printf@plt>
  40ca20:	b	40c2e8 <ferror@plt+0xa5a8>
  40ca24:	ldr	x27, [x0]
  40ca28:	cbz	x27, 40c0bc <ferror@plt+0xa37c>
  40ca2c:	adrp	x24, 450000 <warn@@Base+0x96c0>
  40ca30:	adrp	x26, 44d000 <warn@@Base+0x66c0>
  40ca34:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40ca38:	add	x24, x24, #0x2c0
  40ca3c:	add	x0, x0, #0xca0
  40ca40:	add	x26, x26, #0xc38
  40ca44:	mov	w23, #0x50                  	// #80
  40ca48:	str	x0, [sp, #112]
  40ca4c:	b	40ca68 <ferror@plt+0xad28>
  40ca50:	mov	x1, x24
  40ca54:	bl	401ba0 <strcmp@plt>
  40ca58:	cbz	w0, 40caac <ferror@plt+0xad6c>
  40ca5c:	ldr	x27, [x27]
  40ca60:	cbz	x27, 40c0bc <ferror@plt+0xa37c>
  40ca64:	ldr	x22, [x21, #112]
  40ca68:	ldr	w0, [x27, #8]
  40ca6c:	umaddl	x22, w0, w23, x22
  40ca70:	cbz	x22, 40cab8 <ferror@plt+0xad78>
  40ca74:	ldr	x0, [x21, #128]
  40ca78:	cbz	x0, 40cad0 <ferror@plt+0xad90>
  40ca7c:	ldr	x2, [x21, #136]
  40ca80:	ldr	w1, [x22]
  40ca84:	add	x0, x0, x1
  40ca88:	cmp	x1, x2
  40ca8c:	b.cc	40ca50 <ferror@plt+0xad10>  // b.lo, b.ul, b.last
  40ca90:	mov	w2, #0x5                   	// #5
  40ca94:	mov	x1, x26
  40ca98:	mov	x0, #0x0                   	// #0
  40ca9c:	bl	401c70 <dcgettext@plt>
  40caa0:	mov	x1, x24
  40caa4:	bl	401ba0 <strcmp@plt>
  40caa8:	cbnz	w0, 40ca5c <ferror@plt+0xad1c>
  40caac:	ldr	w0, [x21, #100]
  40cab0:	mov	x23, x28
  40cab4:	b	40c244 <ferror@plt+0xa504>
  40cab8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cabc:	mov	w2, #0x5                   	// #5
  40cac0:	add	x1, x1, #0xc98
  40cac4:	mov	x0, #0x0                   	// #0
  40cac8:	bl	401c70 <dcgettext@plt>
  40cacc:	b	40ca50 <ferror@plt+0xad10>
  40cad0:	ldr	x1, [sp, #112]
  40cad4:	mov	w2, #0x5                   	// #5
  40cad8:	bl	401c70 <dcgettext@plt>
  40cadc:	b	40ca50 <ferror@plt+0xad10>
  40cae0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cae4:	mov	w2, #0x5                   	// #5
  40cae8:	add	x1, x1, #0xc38
  40caec:	mov	x0, #0x0                   	// #0
  40caf0:	bl	401c70 <dcgettext@plt>
  40caf4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40caf8:	mov	x2, #0xd                   	// #13
  40cafc:	add	x1, x1, #0x308
  40cb00:	bl	401a50 <strncmp@plt>
  40cb04:	cbnz	w0, 40c1b4 <ferror@plt+0xa474>
  40cb08:	ldr	x22, [x21, #128]
  40cb0c:	cbz	x22, 40cefc <ferror@plt+0xb1bc>
  40cb10:	ldr	x1, [x21, #136]
  40cb14:	ldr	w0, [x19]
  40cb18:	add	x22, x22, x0
  40cb1c:	cmp	x0, x1
  40cb20:	b.cc	40cb3c <ferror@plt+0xadfc>  // b.lo, b.ul, b.last
  40cb24:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cb28:	mov	w2, #0x5                   	// #5
  40cb2c:	add	x1, x1, #0xc38
  40cb30:	mov	x0, #0x0                   	// #0
  40cb34:	bl	401c70 <dcgettext@plt>
  40cb38:	mov	x22, x0
  40cb3c:	add	x26, x22, #0xd
  40cb40:	b	40c1bc <ferror@plt+0xa47c>
  40cb44:	cbz	x22, 40ced8 <ferror@plt+0xb198>
  40cb48:	ldr	w28, [x19]
  40cb4c:	ldr	x3, [x21, #136]
  40cb50:	b	40c190 <ferror@plt+0xa450>
  40cb54:	ldr	x0, [sp, #264]
  40cb58:	lsl	x0, x0, #5
  40cb5c:	bl	44a820 <warn@@Base+0x3ee0>
  40cb60:	ldr	x1, [sp, #264]
  40cb64:	str	x0, [sp, #272]
  40cb68:	cbz	x1, 40cbb4 <ferror@plt+0xae74>
  40cb6c:	ldr	x2, [sp, #256]
  40cb70:	add	x4, x2, x1, lsl #5
  40cb74:	mov	x1, #0x0                   	// #0
  40cb78:	ldr	x3, [x2]
  40cb7c:	cbz	x3, 40cba8 <ferror@plt+0xae68>
  40cb80:	ldrb	w3, [x2, #24]
  40cb84:	and	w3, w3, #0xf
  40cb88:	cmp	w3, #0x2
  40cb8c:	b.ne	40cba8 <ferror@plt+0xae68>  // b.any
  40cb90:	add	x3, x0, x1, lsl #5
  40cb94:	add	x1, x1, #0x1
  40cb98:	ldp	x6, x7, [x2]
  40cb9c:	stp	x6, x7, [x3]
  40cba0:	ldp	x6, x7, [x2, #16]
  40cba4:	stp	x6, x7, [x3, #16]
  40cba8:	add	x2, x2, #0x20
  40cbac:	cmp	x4, x2
  40cbb0:	b.ne	40cb78 <ferror@plt+0xae38>  // b.any
  40cbb4:	adrp	x3, 402000 <ferror@plt+0x2c0>
  40cbb8:	mov	x2, #0x20                  	// #32
  40cbbc:	add	x3, x3, #0xf10
  40cbc0:	str	x1, [sp, #280]
  40cbc4:	bl	4019b0 <qsort@plt>
  40cbc8:	ldp	x19, x0, [sp, #208]
  40cbcc:	add	x0, x0, x0, lsl #1
  40cbd0:	add	x0, x19, x0, lsl #4
  40cbd4:	cmp	x19, x0
  40cbd8:	b.cs	40cdf4 <ferror@plt+0xb0b4>  // b.hs, b.nlast
  40cbdc:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  40cbe0:	adrp	x26, 450000 <warn@@Base+0x96c0>
  40cbe4:	adrp	x24, 450000 <warn@@Base+0x96c0>
  40cbe8:	adrp	x27, 450000 <warn@@Base+0x96c0>
  40cbec:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40cbf0:	add	x22, x22, #0x410
  40cbf4:	add	x0, x0, #0x430
  40cbf8:	add	x26, x26, #0x428
  40cbfc:	add	x24, x24, #0x438
  40cc00:	add	x27, x27, #0x440
  40cc04:	str	x0, [sp, #128]
  40cc08:	b	40ccb0 <ferror@plt+0xaf70>
  40cc0c:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40cc10:	add	x28, x3, x2
  40cc14:	mov	w1, #0x8                   	// #8
  40cc18:	mov	x0, x28
  40cc1c:	ldr	x2, [x4, #672]
  40cc20:	blr	x2
  40cc24:	and	x7, x0, #0xffffffff
  40cc28:	ldr	w5, [x23]
  40cc2c:	tst	x0, #0x100000000
  40cc30:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  40cc34:	adrp	x3, 450000 <warn@@Base+0x96c0>
  40cc38:	add	x1, x1, #0xca8
  40cc3c:	add	x3, x3, #0x240
  40cc40:	lsr	x8, x0, #48
  40cc44:	csel	x3, x3, x1, ne  // ne = any
  40cc48:	mul	x5, x5, x7
  40cc4c:	tst	x0, #0x200000000
  40cc50:	adrp	x4, 450000 <warn@@Base+0x96c0>
  40cc54:	add	x4, x4, #0x250
  40cc58:	csel	x4, x4, x1, ne  // ne = any
  40cc5c:	ubfx	x2, x0, #32, #16
  40cc60:	mov	w1, w8
  40cc64:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40cc68:	add	x0, x0, #0x4a8
  40cc6c:	stp	x8, x7, [sp, #112]
  40cc70:	bl	401cc0 <printf@plt>
  40cc74:	ldp	x8, x7, [sp, #112]
  40cc78:	cmp	x8, #0x1
  40cc7c:	b.eq	40ce00 <ferror@plt+0xb0c0>  // b.none
  40cc80:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40cc84:	add	x1, x1, #0x4d8
  40cc88:	mov	w2, #0x5                   	// #5
  40cc8c:	mov	x0, #0x0                   	// #0
  40cc90:	bl	401c70 <dcgettext@plt>
  40cc94:	bl	401cc0 <printf@plt>
  40cc98:	ldp	x1, x0, [sp, #208]
  40cc9c:	add	x19, x19, #0x30
  40cca0:	add	x0, x0, x0, lsl #1
  40cca4:	add	x0, x1, x0, lsl #4
  40cca8:	cmp	x19, x0
  40ccac:	b.cs	40cdf4 <ferror@plt+0xb0b4>  // b.hs, b.nlast
  40ccb0:	ldp	x1, x2, [sp, #272]
  40ccb4:	add	x8, sp, #0xc0
  40ccb8:	ldp	x3, x4, [sp, #288]
  40ccbc:	add	x7, sp, #0xc8
  40ccc0:	ldrh	w0, [x21, #82]
  40ccc4:	ldrh	w5, [x19]
  40ccc8:	ldr	x6, [x19, #8]
  40cccc:	str	x8, [sp]
  40ccd0:	bl	405230 <ferror@plt+0x34f0>
  40ccd4:	ldr	x3, [x22]
  40ccd8:	mov	x0, x26
  40ccdc:	mov	x2, #0x2                   	// #2
  40cce0:	mov	x1, #0x1                   	// #1
  40cce4:	bl	401c10 <fwrite@plt>
  40cce8:	ldr	x0, [sp, #200]
  40ccec:	cbz	x0, 40cd00 <ferror@plt+0xafc0>
  40ccf0:	ldr	x1, [x22]
  40ccf4:	bl	401910 <fputs@plt>
  40ccf8:	ldr	x1, [sp, #192]
  40ccfc:	cbnz	x1, 40ce50 <ferror@plt+0xb110>
  40cd00:	ldr	x3, [x22]
  40cd04:	mov	x2, #0x4                   	// #4
  40cd08:	mov	x1, #0x1                   	// #1
  40cd0c:	mov	x0, x24
  40cd10:	bl	401c10 <fwrite@plt>
  40cd14:	ldr	x0, [x19, #8]
  40cd18:	mov	w1, #0x4                   	// #4
  40cd1c:	bl	4040e0 <ferror@plt+0x23a0>
  40cd20:	ldr	x1, [x22]
  40cd24:	mov	w0, #0x2d                  	// #45
  40cd28:	bl	4019a0 <fputc@plt>
  40cd2c:	ldr	x0, [x19, #24]
  40cd30:	mov	w1, #0x4                   	// #4
  40cd34:	bl	4040e0 <ferror@plt+0x23a0>
  40cd38:	ldr	x2, [x19, #40]
  40cd3c:	mov	x0, x27
  40cd40:	ldr	x1, [sp, #248]
  40cd44:	sub	x1, x2, x1
  40cd48:	bl	401cc0 <printf@plt>
  40cd4c:	ldr	x3, [sp, #224]
  40cd50:	cbz	x3, 40cc98 <ferror@plt+0xaf58>
  40cd54:	ldrh	w0, [x19, #32]
  40cd58:	ldr	x1, [x19, #40]
  40cd5c:	str	x1, [sp, #192]
  40cd60:	cbz	w0, 40cd84 <ferror@plt+0xb044>
  40cd64:	ldr	w2, [x21, #100]
  40cd68:	cmp	w0, w2
  40cd6c:	b.cs	40ce90 <ferror@plt+0xb150>  // b.hs, b.nlast
  40cd70:	ldr	x2, [x21, #112]
  40cd74:	mov	w4, #0x50                  	// #80
  40cd78:	umaddl	x0, w0, w4, x2
  40cd7c:	ldr	x0, [x0, #16]
  40cd80:	add	x1, x1, x0
  40cd84:	ldp	x4, x0, [sp, #232]
  40cd88:	sub	x2, x1, x0
  40cd8c:	str	x2, [sp, #192]
  40cd90:	cmp	x2, x4
  40cd94:	b.cs	40cda8 <ferror@plt+0xb068>  // b.hs, b.nlast
  40cd98:	add	x0, x0, x4
  40cd9c:	sub	x0, x0, x1
  40cda0:	cmp	x0, #0x7
  40cda4:	b.hi	40cc0c <ferror@plt+0xaecc>  // b.pmore
  40cda8:	mov	w2, #0x5                   	// #5
  40cdac:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40cdb0:	mov	x0, #0x0                   	// #0
  40cdb4:	add	x1, x1, #0x480
  40cdb8:	bl	401c70 <dcgettext@plt>
  40cdbc:	ldr	x2, [sp, #208]
  40cdc0:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40cdc4:	movk	x3, #0xaaab
  40cdc8:	sub	x2, x19, x2
  40cdcc:	add	x19, x19, #0x30
  40cdd0:	ldur	x1, [x19, #-8]
  40cdd4:	asr	x2, x2, #4
  40cdd8:	mul	x2, x2, x3
  40cddc:	bl	446940 <warn@@Base>
  40cde0:	ldp	x1, x0, [sp, #208]
  40cde4:	add	x0, x0, x0, lsl #1
  40cde8:	add	x0, x1, x0, lsl #4
  40cdec:	cmp	x19, x0
  40cdf0:	b.cc	40ccb0 <ferror@plt+0xaf70>  // b.lo, b.ul, b.last
  40cdf4:	ldr	x0, [sp, #272]
  40cdf8:	bl	401bc0 <free@plt>
  40cdfc:	b	40c4f4 <ferror@plt+0xa7b4>
  40ce00:	ldr	w3, [x23]
  40ce04:	add	x0, x28, #0x8
  40ce08:	ldp	x1, x2, [sp, #224]
  40ce0c:	str	wzr, [sp, #188]
  40ce10:	madd	x3, x3, x7, x28
  40ce14:	add	x3, x3, #0x8
  40ce18:	add	x1, x1, x2
  40ce1c:	cmp	x3, x1
  40ce20:	csel	x28, x3, x1, cc  // cc = lo, ul, last
  40ce24:	cmp	x28, x0
  40ce28:	b.ls	40cc98 <ferror@plt+0xaf58>  // b.plast
  40ce2c:	mov	w1, #0x0                   	// #0
  40ce30:	b	40ce38 <ferror@plt+0xb0f8>
  40ce34:	ldr	w1, [sp, #188]
  40ce38:	mov	x3, x28
  40ce3c:	add	x2, sp, #0xbc
  40ce40:	bl	42bef8 <ferror@plt+0x2a1b8>
  40ce44:	cmp	x28, x0
  40ce48:	b.hi	40ce34 <ferror@plt+0xb0f4>  // b.pmore
  40ce4c:	b	40cc98 <ferror@plt+0xaf58>
  40ce50:	ldr	x0, [sp, #128]
  40ce54:	bl	401cc0 <printf@plt>
  40ce58:	b	40cd00 <ferror@plt+0xafc0>
  40ce5c:	ldr	w1, [x19]
  40ce60:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40ce64:	add	x0, x0, #0x318
  40ce68:	bl	401cc0 <printf@plt>
  40ce6c:	b	40c0fc <ferror@plt+0xa3bc>
  40ce70:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40ce74:	mov	w2, #0x5                   	// #5
  40ce78:	add	x1, x1, #0xca0
  40ce7c:	mov	x0, #0x0                   	// #0
  40ce80:	bl	401c70 <dcgettext@plt>
  40ce84:	b	40c578 <ferror@plt+0xa838>
  40ce88:	str	x3, [sp, #248]
  40ce8c:	b	40c37c <ferror@plt+0xa63c>
  40ce90:	mov	w2, #0x5                   	// #5
  40ce94:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ce98:	mov	x0, #0x0                   	// #0
  40ce9c:	add	x1, x1, #0x458
  40cea0:	bl	401c70 <dcgettext@plt>
  40cea4:	ldr	x2, [sp, #208]
  40cea8:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40ceac:	movk	x3, #0xaaab
  40ceb0:	ldrh	w1, [x19, #32]
  40ceb4:	sub	x2, x19, x2
  40ceb8:	asr	x2, x2, #4
  40cebc:	mul	x2, x2, x3
  40cec0:	bl	446940 <warn@@Base>
  40cec4:	b	40cc98 <ferror@plt+0xaf58>
  40cec8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cecc:	mov	w2, #0x5                   	// #5
  40ced0:	add	x1, x1, #0xca0
  40ced4:	b	40c5b0 <ferror@plt+0xa870>
  40ced8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cedc:	mov	w2, #0x5                   	// #5
  40cee0:	add	x1, x1, #0xca0
  40cee4:	mov	x0, #0x0                   	// #0
  40cee8:	bl	401c70 <dcgettext@plt>
  40ceec:	b	40caf4 <ferror@plt+0xadb4>
  40cef0:	mov	x0, x21
  40cef4:	bl	4060b8 <ferror@plt+0x4378>
  40cef8:	b	40bf9c <ferror@plt+0xa25c>
  40cefc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40cf00:	mov	w2, #0x5                   	// #5
  40cf04:	add	x1, x1, #0xca0
  40cf08:	mov	x0, #0x0                   	// #0
  40cf0c:	bl	401c70 <dcgettext@plt>
  40cf10:	mov	x22, x0
  40cf14:	add	x26, x22, #0xd
  40cf18:	b	40c1bc <ferror@plt+0xa47c>
  40cf1c:	ldr	x0, [sp, #208]
  40cf20:	bl	401bc0 <free@plt>
  40cf24:	str	xzr, [sp, #216]
  40cf28:	b	40c500 <ferror@plt+0xa7c0>
  40cf2c:	ldp	x21, x22, [sp, #48]
  40cf30:	ldp	x25, x26, [sp, #80]
  40cf34:	ldp	x27, x28, [sp, #96]
  40cf38:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40cf3c:	add	x1, x1, #0x290
  40cf40:	mov	w2, #0x5                   	// #5
  40cf44:	mov	x0, #0x0                   	// #0
  40cf48:	bl	401c70 <dcgettext@plt>
  40cf4c:	bl	401cc0 <printf@plt>
  40cf50:	b	40c534 <ferror@plt+0xa7f4>
  40cf54:	mov	w0, #0x1                   	// #1
  40cf58:	str	w0, [sp, #172]
  40cf5c:	b	40cf38 <ferror@plt+0xb1f8>
  40cf60:	ldr	w24, [x21, #100]
  40cf64:	add	x26, x22, x26
  40cf68:	ldr	x27, [x21, #112]
  40cf6c:	b	40c5c4 <ferror@plt+0xa884>
  40cf70:	stp	x29, x30, [sp, #-256]!
  40cf74:	mov	x29, sp
  40cf78:	str	x7, [sp, #128]
  40cf7c:	stp	x3, x2, [sp, #144]
  40cf80:	cbz	w1, 40d1e0 <ferror@plt+0xb4a0>
  40cf84:	stp	x19, x20, [sp, #16]
  40cf88:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  40cf8c:	add	x20, x20, #0x420
  40cf90:	stp	x23, x24, [sp, #48]
  40cf94:	ldr	x1, [x20, #1256]
  40cf98:	cbz	x1, 40d1d8 <ferror@plt+0xb498>
  40cf9c:	ubfiz	x4, x4, #1, #32
  40cfa0:	stp	x25, x26, [sp, #64]
  40cfa4:	add	x25, x4, #0x2
  40cfa8:	mov	x26, x5
  40cfac:	mov	x23, x6
  40cfb0:	mov	x2, x25
  40cfb4:	mov	x19, x0
  40cfb8:	stp	x21, x22, [sp, #32]
  40cfbc:	add	x21, x0, #0x8
  40cfc0:	add	x22, x19, #0x10
  40cfc4:	stp	x27, x28, [sp, #80]
  40cfc8:	bl	409c10 <ferror@plt+0x7ed0>
  40cfcc:	mov	w2, #0x5                   	// #5
  40cfd0:	mov	x27, x0
  40cfd4:	sub	x25, x25, #0x2
  40cfd8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40cfdc:	mov	x0, #0x0                   	// #0
  40cfe0:	add	x1, x1, #0x530
  40cfe4:	bl	401c70 <dcgettext@plt>
  40cfe8:	add	x3, x25, x27
  40cfec:	mov	x6, x0
  40cff0:	mov	x1, x21
  40cff4:	mov	x2, x22
  40cff8:	add	x0, sp, #0xa0
  40cffc:	mov	x5, #0x1                   	// #1
  40d000:	mov	x4, #0x2                   	// #2
  40d004:	bl	405718 <ferror@plt+0x39d8>
  40d008:	cbz	x0, 40d1ec <ferror@plt+0xb4ac>
  40d00c:	adrp	x27, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40d010:	add	x0, sp, #0xa0
  40d014:	mov	w1, #0x2                   	// #2
  40d018:	ldr	x2, [x27, #672]
  40d01c:	blr	x2
  40d020:	ands	w25, w0, #0xffff
  40d024:	b.eq	40d1ec <ferror@plt+0xb4ac>  // b.none
  40d028:	sxth	w0, w0
  40d02c:	str	wzr, [sp, #140]
  40d030:	ldr	x2, [sp, #128]
  40d034:	mvn	w0, w0
  40d038:	mov	w1, #0x8001                	// #32769
  40d03c:	lsr	w0, w0, #31
  40d040:	add	w0, w0, #0x1
  40d044:	str	w0, [x2]
  40d048:	ldr	w0, [x23]
  40d04c:	cmp	w0, #0x0
  40d050:	ccmp	w25, w1, #0x4, ne  // ne = any
  40d054:	b.ne	40d254 <ferror@plt+0xb514>  // b.any
  40d058:	ldr	x1, [x20, #1144]
  40d05c:	cbz	x1, 40d1ec <ferror@plt+0xb4ac>
  40d060:	mov	x0, x19
  40d064:	mov	x2, #0x10                  	// #16
  40d068:	bl	409c10 <ferror@plt+0x7ed0>
  40d06c:	adrp	x23, 450000 <warn@@Base+0x96c0>
  40d070:	add	x24, sp, #0xbe
  40d074:	add	x23, x23, #0x540
  40d078:	str	x0, [sp, #96]
  40d07c:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40d080:	add	x0, x0, #0x9f8
  40d084:	str	x0, [sp, #112]
  40d088:	add	x0, sp, #0xa8
  40d08c:	str	x0, [sp, #120]
  40d090:	ldr	x1, [sp, #112]
  40d094:	mov	w2, #0x5                   	// #5
  40d098:	mov	x0, #0x0                   	// #0
  40d09c:	bl	401c70 <dcgettext@plt>
  40d0a0:	mov	x6, x0
  40d0a4:	ldr	x28, [sp, #96]
  40d0a8:	mov	x2, x22
  40d0ac:	ldr	x26, [sp, #120]
  40d0b0:	mov	x1, x21
  40d0b4:	mov	x3, x28
  40d0b8:	mov	x5, #0x1                   	// #1
  40d0bc:	mov	x0, x26
  40d0c0:	mov	x4, #0x10                  	// #16
  40d0c4:	bl	405718 <ferror@plt+0x39d8>
  40d0c8:	cbz	x0, 40d198 <ferror@plt+0xb458>
  40d0cc:	ldr	x2, [x27, #672]
  40d0d0:	mov	w1, #0x4                   	// #4
  40d0d4:	add	x0, x26, #0x8
  40d0d8:	add	x20, x27, #0x2a0
  40d0dc:	blr	x2
  40d0e0:	mov	x19, x0
  40d0e4:	ldr	x2, [x27, #672]
  40d0e8:	add	x19, x28, x19
  40d0ec:	add	x0, x26, #0xc
  40d0f0:	mov	w1, #0x4                   	// #4
  40d0f4:	blr	x2
  40d0f8:	str	x0, [sp, #104]
  40d0fc:	nop
  40d100:	mov	x1, x23
  40d104:	mov	w2, #0x5                   	// #5
  40d108:	mov	x0, #0x0                   	// #0
  40d10c:	bl	401c70 <dcgettext@plt>
  40d110:	mov	x2, x22
  40d114:	mov	x6, x0
  40d118:	mov	x1, x21
  40d11c:	mov	x3, x19
  40d120:	add	x0, sp, #0xb8
  40d124:	mov	x5, #0x1                   	// #1
  40d128:	mov	x4, #0x10                  	// #16
  40d12c:	bl	405718 <ferror@plt+0x39d8>
  40d130:	mov	w1, #0x2                   	// #2
  40d134:	mov	x2, x0
  40d138:	mov	x0, x24
  40d13c:	cbz	x2, 40d204 <ferror@plt+0xb4c4>
  40d140:	ldr	x2, [x20]
  40d144:	blr	x2
  40d148:	and	w28, w0, #0xffff
  40d14c:	ldr	x2, [x20]
  40d150:	mov	w1, #0x4                   	// #4
  40d154:	add	x0, sp, #0xc4
  40d158:	blr	x2
  40d15c:	mov	x26, x0
  40d160:	ldr	x4, [x20]
  40d164:	add	x0, sp, #0xc0
  40d168:	mov	w1, #0x4                   	// #4
  40d16c:	add	x19, x19, x26
  40d170:	blr	x4
  40d174:	cmp	w25, w28
  40d178:	b.eq	40d220 <ferror@plt+0xb4e0>  // b.none
  40d17c:	cbnz	x26, 40d100 <ferror@plt+0xb3c0>
  40d180:	ldp	x2, x1, [sp, #96]
  40d184:	add	x2, x2, x1
  40d188:	str	x2, [sp, #96]
  40d18c:	cbnz	x1, 40d090 <ferror@plt+0xb350>
  40d190:	cmp	w25, w28
  40d194:	b.eq	40d220 <ferror@plt+0xb4e0>  // b.none
  40d198:	ldr	w0, [sp, #140]
  40d19c:	and	w25, w25, #0x7fff
  40d1a0:	cbnz	w0, 40d1ac <ferror@plt+0xb46c>
  40d1a4:	cmp	w25, #0x1
  40d1a8:	b.eq	40d1b8 <ferror@plt+0xb478>  // b.none
  40d1ac:	ldr	w0, [sp, #140]
  40d1b0:	cmp	w0, w25
  40d1b4:	b.cc	40d23c <ferror@plt+0xb4fc>  // b.lo, b.ul, b.last
  40d1b8:	mov	x0, #0x0                   	// #0
  40d1bc:	ldp	x19, x20, [sp, #16]
  40d1c0:	ldp	x21, x22, [sp, #32]
  40d1c4:	ldp	x23, x24, [sp, #48]
  40d1c8:	ldp	x25, x26, [sp, #64]
  40d1cc:	ldp	x27, x28, [sp, #80]
  40d1d0:	ldp	x29, x30, [sp], #256
  40d1d4:	ret
  40d1d8:	ldp	x19, x20, [sp, #16]
  40d1dc:	ldp	x23, x24, [sp, #48]
  40d1e0:	mov	x0, #0x0                   	// #0
  40d1e4:	ldp	x29, x30, [sp], #256
  40d1e8:	ret
  40d1ec:	ldp	x19, x20, [sp, #16]
  40d1f0:	ldp	x21, x22, [sp, #32]
  40d1f4:	ldp	x23, x24, [sp, #48]
  40d1f8:	ldp	x25, x26, [sp, #64]
  40d1fc:	ldp	x27, x28, [sp, #80]
  40d200:	b	40d1e0 <ferror@plt+0xb4a0>
  40d204:	ldp	x2, x1, [sp, #96]
  40d208:	mov	x0, #0x0                   	// #0
  40d20c:	mov	w28, #0x0                   	// #0
  40d210:	add	x2, x2, x1
  40d214:	str	x2, [sp, #96]
  40d218:	cbnz	x1, 40d090 <ferror@plt+0xb350>
  40d21c:	b	40d190 <ferror@plt+0xb450>
  40d220:	ldr	x1, [sp, #128]
  40d224:	str	wzr, [x1]
  40d228:	ldr	x1, [sp, #144]
  40d22c:	cmp	x1, x0
  40d230:	ldr	x1, [sp, #256]
  40d234:	strh	w28, [x1]
  40d238:	b.hi	40d3e4 <ferror@plt+0xb6a4>  // b.pmore
  40d23c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40d240:	mov	w2, #0x5                   	// #5
  40d244:	add	x1, x1, #0xc38
  40d248:	mov	x0, #0x0                   	// #0
  40d24c:	bl	401c70 <dcgettext@plt>
  40d250:	b	40d1bc <ferror@plt+0xb47c>
  40d254:	ldr	x1, [x20, #1160]
  40d258:	cbz	x1, 40d058 <ferror@plt+0xb318>
  40d25c:	mov	x0, x19
  40d260:	mov	x2, #0x14                  	// #20
  40d264:	bl	409c10 <ferror@plt+0x7ed0>
  40d268:	adrp	x28, 44f000 <warn@@Base+0x86c0>
  40d26c:	mov	x23, x0
  40d270:	add	x24, sp, #0xbc
  40d274:	and	w0, w25, #0x7fff
  40d278:	add	x28, x28, #0xa20
  40d27c:	str	w0, [sp, #112]
  40d280:	b	40d308 <ferror@plt+0xb5c8>
  40d284:	ldr	x2, [x27, #672]
  40d288:	blr	x2
  40d28c:	and	w2, w0, #0xffff
  40d290:	ldr	x3, [x27, #672]
  40d294:	mov	w1, #0x4                   	// #4
  40d298:	add	x0, sp, #0xc4
  40d29c:	str	w2, [sp, #104]
  40d2a0:	blr	x3
  40d2a4:	str	x0, [sp, #120]
  40d2a8:	ldr	x3, [x27, #672]
  40d2ac:	mov	w1, #0x4                   	// #4
  40d2b0:	add	x0, sp, #0xc8
  40d2b4:	blr	x3
  40d2b8:	mov	x3, x0
  40d2bc:	ldr	x4, [x27, #672]
  40d2c0:	mov	w1, #0x2                   	// #2
  40d2c4:	add	x0, sp, #0xba
  40d2c8:	str	x3, [sp, #96]
  40d2cc:	blr	x4
  40d2d0:	ldr	w2, [sp, #104]
  40d2d4:	ldr	w3, [sp, #140]
  40d2d8:	and	w4, w2, #0x7fff
  40d2dc:	cmp	w3, w4
  40d2e0:	csel	w1, w3, w4, hi  // hi = pmore
  40d2e4:	and	w1, w1, #0xffff
  40d2e8:	str	w1, [sp, #140]
  40d2ec:	ldr	x3, [sp, #96]
  40d2f0:	ldr	w1, [sp, #112]
  40d2f4:	add	x4, x23, x3
  40d2f8:	cmp	w2, w1
  40d2fc:	b.eq	40d3f0 <ferror@plt+0xb6b0>  // b.none
  40d300:	mov	x23, x4
  40d304:	cbz	x3, 40d058 <ferror@plt+0xb318>
  40d308:	mov	x1, x28
  40d30c:	mov	w2, #0x5                   	// #5
  40d310:	mov	x0, #0x0                   	// #0
  40d314:	bl	401c70 <dcgettext@plt>
  40d318:	mov	x2, x22
  40d31c:	mov	x6, x0
  40d320:	mov	x1, x21
  40d324:	mov	x3, x23
  40d328:	add	x0, sp, #0xb8
  40d32c:	mov	x5, #0x1                   	// #1
  40d330:	mov	x4, #0x14                  	// #20
  40d334:	bl	405718 <ferror@plt+0x39d8>
  40d338:	mov	w1, #0x2                   	// #2
  40d33c:	mov	x2, x0
  40d340:	mov	x0, x24
  40d344:	cbnz	x2, 40d284 <ferror@plt+0xb544>
  40d348:	ldr	w0, [sp, #112]
  40d34c:	cbnz	w0, 40d058 <ferror@plt+0xb318>
  40d350:	str	xzr, [sp, #120]
  40d354:	strh	w0, [sp, #186]
  40d358:	mov	x2, #0x10000               	// #65536
  40d35c:	ldrh	w0, [sp, #112]
  40d360:	movk	x2, #0x1, lsl #32
  40d364:	strh	w0, [sp, #188]
  40d368:	mov	x0, #0x0                   	// #0
  40d36c:	ldr	x1, [sp, #184]
  40d370:	and	x1, x1, #0xffffffff0000
  40d374:	cmp	x1, x2
  40d378:	b.eq	40d1bc <ferror@plt+0xb47c>  // b.none
  40d37c:	mov	w2, #0x5                   	// #5
  40d380:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  40d384:	mov	x0, #0x0                   	// #0
  40d388:	add	x1, x1, #0xa30
  40d38c:	bl	401c70 <dcgettext@plt>
  40d390:	add	x24, sp, #0xa8
  40d394:	ldr	x1, [sp, #120]
  40d398:	mov	x6, x0
  40d39c:	mov	x2, x22
  40d3a0:	mov	x0, x24
  40d3a4:	add	x3, x23, x1
  40d3a8:	mov	x5, #0x1                   	// #1
  40d3ac:	mov	x1, x21
  40d3b0:	mov	x4, #0x8                   	// #8
  40d3b4:	bl	405718 <ferror@plt+0x39d8>
  40d3b8:	cbz	x0, 40d058 <ferror@plt+0xb318>
  40d3bc:	ldr	x2, [x27, #672]
  40d3c0:	mov	w1, #0x4                   	// #4
  40d3c4:	mov	x0, x24
  40d3c8:	blr	x2
  40d3cc:	ldr	x1, [x26]
  40d3d0:	cmp	x0, x1
  40d3d4:	b.eq	40d058 <ferror@plt+0xb318>  // b.none
  40d3d8:	ldr	x1, [sp, #144]
  40d3dc:	cmp	x0, x1
  40d3e0:	b.cs	40d23c <ferror@plt+0xb4fc>  // b.hs, b.nlast
  40d3e4:	ldr	x1, [sp, #152]
  40d3e8:	add	x0, x1, x0
  40d3ec:	b	40d1bc <ferror@plt+0xb47c>
  40d3f0:	and	w0, w0, #0xffff
  40d3f4:	b	40d354 <ferror@plt+0xb614>
  40d3f8:	sub	sp, sp, #0x120
  40d3fc:	cmn	w7, #0x1
  40d400:	stp	x29, x30, [sp, #16]
  40d404:	add	x29, sp, #0x10
  40d408:	stp	x19, x20, [sp, #32]
  40d40c:	mov	x19, x1
  40d410:	stp	x21, x22, [sp, #48]
  40d414:	mov	x21, x0
  40d418:	stp	x23, x24, [sp, #64]
  40d41c:	stp	x27, x28, [sp, #96]
  40d420:	str	x3, [sp, #128]
  40d424:	stp	x5, x4, [sp, #152]
  40d428:	str	x6, [sp, #168]
  40d42c:	str	x2, [sp, #216]
  40d430:	b.eq	40d48c <ferror@plt+0xb74c>  // b.none
  40d434:	mov	w23, w7
  40d438:	cbz	w7, 40d4e8 <ferror@plt+0xb7a8>
  40d43c:	ldr	x2, [sp, #216]
  40d440:	mov	x1, x19
  40d444:	add	x4, sp, #0xd8
  40d448:	add	x3, sp, #0xf0
  40d44c:	mov	x0, x21
  40d450:	bl	406d80 <ferror@plt+0x5040>
  40d454:	cbz	w0, 40d53c <ferror@plt+0xb7fc>
  40d458:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40d45c:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40d460:	ldr	w0, [x0, #1056]
  40d464:	ldr	w1, [x28, #616]
  40d468:	cbz	w0, 40e110 <ferror@plt+0xc3d0>
  40d46c:	cbz	w1, 40e9e4 <ferror@plt+0xcca4>
  40d470:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d474:	add	x1, x1, #0x9c8
  40d478:	mov	w2, #0x5                   	// #5
  40d47c:	mov	x0, #0x0                   	// #0
  40d480:	bl	401c70 <dcgettext@plt>
  40d484:	bl	401cc0 <printf@plt>
  40d488:	b	40d6e0 <ferror@plt+0xb9a0>
  40d48c:	ldrh	w0, [x0, #82]
  40d490:	cmp	w0, #0xfc
  40d494:	b.ls	40d560 <ferror@plt+0xb820>  // b.plast
  40d498:	mov	w1, #0x8217                	// #33303
  40d49c:	cmp	w0, w1
  40d4a0:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d4a4:	b.hi	40d58c <ferror@plt+0xb84c>  // b.pmore
  40d4a8:	mov	w1, #0x5aa5                	// #23205
  40d4ac:	cmp	w0, w1
  40d4b0:	b.eq	40d4e8 <ferror@plt+0xb7a8>  // b.none
  40d4b4:	b.ls	40d638 <ferror@plt+0xb8f8>  // b.plast
  40d4b8:	mov	w1, #0x7650                	// #30288
  40d4bc:	cmp	w0, w1
  40d4c0:	b.eq	40d4e8 <ferror@plt+0xb7a8>  // b.none
  40d4c4:	mov	w1, #0x7676                	// #30326
  40d4c8:	cmp	w0, w1
  40d4cc:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d4d0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d4d4:	add	x1, x1, #0x988
  40d4d8:	mov	w2, #0x5                   	// #5
  40d4dc:	mov	x0, #0x0                   	// #0
  40d4e0:	bl	401c70 <dcgettext@plt>
  40d4e4:	bl	446940 <warn@@Base>
  40d4e8:	ldr	x2, [sp, #216]
  40d4ec:	mov	x1, x19
  40d4f0:	add	x4, sp, #0xd8
  40d4f4:	add	x3, sp, #0xf0
  40d4f8:	mov	x0, x21
  40d4fc:	bl	4059c0 <ferror@plt+0x3c80>
  40d500:	cbz	w0, 40d53c <ferror@plt+0xb7fc>
  40d504:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40d508:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40d50c:	ldr	w0, [x0, #1056]
  40d510:	ldr	w23, [x28, #616]
  40d514:	cbz	w0, 40d6bc <ferror@plt+0xb97c>
  40d518:	cbz	w23, 40ea1c <ferror@plt+0xccdc>
  40d51c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d520:	add	x1, x1, #0xa60
  40d524:	mov	w2, #0x5                   	// #5
  40d528:	mov	w23, #0x0                   	// #0
  40d52c:	mov	x0, #0x0                   	// #0
  40d530:	bl	401c70 <dcgettext@plt>
  40d534:	bl	401cc0 <printf@plt>
  40d538:	b	40d6e0 <ferror@plt+0xb9a0>
  40d53c:	str	wzr, [sp, #192]
  40d540:	ldp	x29, x30, [sp, #16]
  40d544:	ldr	w0, [sp, #192]
  40d548:	ldp	x19, x20, [sp, #32]
  40d54c:	ldp	x21, x22, [sp, #48]
  40d550:	ldp	x23, x24, [sp, #64]
  40d554:	ldp	x27, x28, [sp, #96]
  40d558:	add	sp, sp, #0x120
  40d55c:	ret
  40d560:	cmp	w0, #0x1
  40d564:	b.ls	40d4d0 <ferror@plt+0xb790>  // b.plast
  40d568:	sub	w0, w0, #0x2
  40d56c:	cmp	w0, #0xfa
  40d570:	b.hi	40d4d0 <ferror@plt+0xb790>  // b.pmore
  40d574:	adrp	x2, 46b000 <warn@@Base+0x246c0>
  40d578:	add	x2, x2, #0xaa4
  40d57c:	ldrb	w0, [x2, w0, uxtw]
  40d580:	adr	x1, 40d58c <ferror@plt+0xb84c>
  40d584:	add	x0, x1, w0, sxtb #2
  40d588:	br	x0
  40d58c:	mov	w1, #0xabc7                	// #43975
  40d590:	cmp	w0, w1
  40d594:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d598:	b.ls	40d5d4 <ferror@plt+0xb894>  // b.plast
  40d59c:	mov	w1, #0xdead                	// #57005
  40d5a0:	cmp	w0, w1
  40d5a4:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d5a8:	b.ls	40d694 <ferror@plt+0xb954>  // b.plast
  40d5ac:	mov	w1, #0xfeb0                	// #65200
  40d5b0:	cmp	w0, w1
  40d5b4:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d5b8:	b.ls	40d628 <ferror@plt+0xb8e8>  // b.plast
  40d5bc:	add	w0, w0, #0x146
  40d5c0:	and	w0, w0, #0xffff
  40d5c4:	cmp	w0, #0x1
  40d5c8:	b.hi	40d4d0 <ferror@plt+0xb790>  // b.pmore
  40d5cc:	mov	w23, #0x1                   	// #1
  40d5d0:	b	40d43c <ferror@plt+0xb6fc>
  40d5d4:	mov	w1, #0x9041                	// #36929
  40d5d8:	cmp	w0, w1
  40d5dc:	b.eq	40d4e8 <ferror@plt+0xb7a8>  // b.none
  40d5e0:	b.ls	40d618 <ferror@plt+0xb8d8>  // b.plast
  40d5e4:	mov	w1, #0x9080                	// #36992
  40d5e8:	cmp	w0, w1
  40d5ec:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d5f0:	mov	w1, #0xa390                	// #41872
  40d5f4:	cmp	w0, w1
  40d5f8:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d5fc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d600:	add	x1, x1, #0x988
  40d604:	mov	w2, #0x5                   	// #5
  40d608:	mov	x0, #0x0                   	// #0
  40d60c:	bl	401c70 <dcgettext@plt>
  40d610:	bl	446940 <warn@@Base>
  40d614:	b	40d4e8 <ferror@plt+0xb7a8>
  40d618:	mov	w1, #0x9026                	// #36902
  40d61c:	cmp	w0, w1
  40d620:	b.ne	40d4d0 <ferror@plt+0xb790>  // b.any
  40d624:	b	40d5cc <ferror@plt+0xb88c>
  40d628:	mov	w1, #0xf00d                	// #61453
  40d62c:	cmp	w0, w1
  40d630:	b.ne	40d4d0 <ferror@plt+0xb790>  // b.any
  40d634:	b	40d5cc <ferror@plt+0xb88c>
  40d638:	mov	w1, #0x2530                	// #9520
  40d63c:	cmp	w0, w1
  40d640:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d644:	b.ls	40d670 <ferror@plt+0xb930>  // b.plast
  40d648:	mov	w1, #0x4157                	// #16727
  40d64c:	cmp	w0, w1
  40d650:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d654:	mov	w1, #0x5441                	// #21569
  40d658:	cmp	w0, w1
  40d65c:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d660:	mov	w1, #0x3330                	// #13104
  40d664:	cmp	w0, w1
  40d668:	b.ne	40d4d0 <ferror@plt+0xb790>  // b.any
  40d66c:	b	40d5cc <ferror@plt+0xb88c>
  40d670:	mov	w1, #0x1223                	// #4643
  40d674:	cmp	w0, w1
  40d678:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d67c:	mov	w1, #0xffffefa9            	// #-4183
  40d680:	add	w0, w0, w1
  40d684:	mov	w1, #0xfffd                	// #65533
  40d688:	tst	w0, w1
  40d68c:	b.ne	40d4d0 <ferror@plt+0xb790>  // b.any
  40d690:	b	40d5cc <ferror@plt+0xb88c>
  40d694:	mov	w1, #0xbaab                	// #47787
  40d698:	cmp	w0, w1
  40d69c:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d6a0:	mov	w1, #0xbeef                	// #48879
  40d6a4:	cmp	w0, w1
  40d6a8:	b.eq	40d5cc <ferror@plt+0xb88c>  // b.none
  40d6ac:	mov	w1, #0xad45                	// #44357
  40d6b0:	cmp	w0, w1
  40d6b4:	b.ne	40d4d0 <ferror@plt+0xb790>  // b.any
  40d6b8:	b	40d5cc <ferror@plt+0xb88c>
  40d6bc:	cbz	w23, 40e9c8 <ferror@plt+0xcc88>
  40d6c0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d6c4:	add	x1, x1, #0xba8
  40d6c8:	mov	w2, #0x5                   	// #5
  40d6cc:	mov	x0, #0x0                   	// #0
  40d6d0:	mov	w23, #0x0                   	// #0
  40d6d4:	bl	401c70 <dcgettext@plt>
  40d6d8:	bl	401cc0 <printf@plt>
  40d6dc:	nop
  40d6e0:	ldr	x0, [sp, #216]
  40d6e4:	cbz	x0, 40ea38 <ferror@plt+0xccf8>
  40d6e8:	adrp	x0, 478000 <warn@@Base+0x316c0>
  40d6ec:	add	x0, x0, #0x3e0
  40d6f0:	str	x0, [sp, #200]
  40d6f4:	sub	x0, x0, #0x8
  40d6f8:	adrp	x27, 4a3000 <warn@@Base+0x5c6c0>
  40d6fc:	str	x0, [sp, #208]
  40d700:	add	x0, x27, #0x410
  40d704:	adrp	x24, 4a3000 <warn@@Base+0x5c6c0>
  40d708:	add	x24, x24, #0x420
  40d70c:	str	x0, [sp, #120]
  40d710:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40d714:	add	x0, x0, #0xd50
  40d718:	add	x1, x21, #0x52
  40d71c:	mov	x20, #0x0                   	// #0
  40d720:	stp	x25, x26, [sp, #80]
  40d724:	str	w23, [sp, #140]
  40d728:	str	x1, [sp, #144]
  40d72c:	str	x0, [sp, #184]
  40d730:	mov	w0, #0x1                   	// #1
  40d734:	str	w0, [sp, #192]
  40d738:	add	x0, x20, x20, lsl #1
  40d73c:	ldr	w2, [x24]
  40d740:	ldr	x1, [sp, #240]
  40d744:	lsl	x25, x0, #3
  40d748:	add	x3, x1, x25
  40d74c:	ldr	x4, [x1, x0, lsl #3]
  40d750:	ldr	x19, [x3, #8]
  40d754:	cbnz	w2, 40e404 <ferror@plt+0xc6c4>
  40d758:	ldr	x0, [sp, #144]
  40d75c:	mov	x1, x19
  40d760:	lsr	x27, x19, #32
  40d764:	bl	404e48 <ferror@plt+0x3108>
  40d768:	mov	w23, w0
  40d76c:	ldr	w1, [x28, #616]
  40d770:	adrp	x3, 450000 <warn@@Base+0x96c0>
  40d774:	add	x3, x3, #0x558
  40d778:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40d77c:	cmp	w1, #0x0
  40d780:	add	x2, x2, #0x570
  40d784:	csel	x0, x3, x2, ne  // ne = any
  40d788:	mov	x1, x4
  40d78c:	mov	x2, x19
  40d790:	mov	x22, x23
  40d794:	bl	401cc0 <printf@plt>
  40d798:	ldrh	w1, [x21, #82]
  40d79c:	cmp	w1, #0xfc
  40d7a0:	b.hi	40e194 <ferror@plt+0xc454>  // b.pmore
  40d7a4:	cmp	w1, #0x1
  40d7a8:	b.ls	40d7d8 <ferror@plt+0xba98>  // b.plast
  40d7ac:	sub	w1, w1, #0x2
  40d7b0:	cmp	w1, #0xfa
  40d7b4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d7b8:	adrp	x2, 46b000 <warn@@Base+0x246c0>
  40d7bc:	add	x2, x2, #0xba0
  40d7c0:	ldrh	w0, [x2, w1, uxtw #1]
  40d7c4:	adr	x1, 40d7d0 <ferror@plt+0xba90>
  40d7c8:	add	x0, x1, w0, sxth #2
  40d7cc:	br	x0
  40d7d0:	cmp	x23, #0xff
  40d7d4:	b.ls	40ec08 <ferror@plt+0xcec8>  // b.plast
  40d7d8:	mov	w2, #0x5                   	// #5
  40d7dc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d7e0:	mov	x0, #0x0                   	// #0
  40d7e4:	add	x1, x1, #0xc68
  40d7e8:	bl	401c70 <dcgettext@plt>
  40d7ec:	mov	w26, #0x0                   	// #0
  40d7f0:	mov	x1, x23
  40d7f4:	mov	x22, #0x0                   	// #0
  40d7f8:	bl	401cc0 <printf@plt>
  40d7fc:	cbz	x27, 40e4fc <ferror@plt+0xc7bc>
  40d800:	ldr	x0, [sp, #128]
  40d804:	cmp	x0, #0x0
  40d808:	ldr	x0, [sp, #160]
  40d80c:	ccmp	x0, x27, #0x0, ne  // ne = any
  40d810:	b.hi	40e554 <ferror@plt+0xc814>  // b.pmore
  40d814:	mov	w2, #0x5                   	// #5
  40d818:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d81c:	mov	x0, #0x0                   	// #0
  40d820:	add	x1, x1, #0xcb0
  40d824:	str	wzr, [sp, #192]
  40d828:	bl	401c70 <dcgettext@plt>
  40d82c:	mov	x1, x27
  40d830:	bl	446368 <error@@Base>
  40d834:	ldrh	w0, [x21, #82]
  40d838:	cmp	w0, #0x2b
  40d83c:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  40d840:	b.ne	40d960 <ferror@plt+0xbc20>  // b.any
  40d844:	ldr	x0, [sp, #120]
  40d848:	ldr	x1, [x0]
  40d84c:	mov	w0, #0xa                   	// #10
  40d850:	bl	401990 <putc@plt>
  40d854:	ldr	w0, [x24]
  40d858:	cbnz	w0, 40d868 <ferror@plt+0xbb28>
  40d85c:	ldrh	w0, [x21, #82]
  40d860:	cmp	w0, #0x8
  40d864:	b.eq	40e698 <ferror@plt+0xc958>  // b.none
  40d868:	ldr	x0, [sp, #216]
  40d86c:	add	x20, x20, #0x1
  40d870:	cmp	x0, x20
  40d874:	b.hi	40d738 <ferror@plt+0xb9f8>  // b.pmore
  40d878:	ldp	x25, x26, [sp, #80]
  40d87c:	ldr	x0, [sp, #240]
  40d880:	bl	401bc0 <free@plt>
  40d884:	ldr	w0, [sp, #192]
  40d888:	ldp	x29, x30, [sp, #16]
  40d88c:	ldp	x19, x20, [sp, #32]
  40d890:	ldp	x21, x22, [sp, #48]
  40d894:	ldp	x23, x24, [sp, #64]
  40d898:	ldp	x27, x28, [sp, #96]
  40d89c:	add	sp, sp, #0x120
  40d8a0:	ret
  40d8a4:	cmp	x23, #0x40
  40d8a8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d8ac:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40d8b0:	add	x0, x0, #0xbe0
  40d8b4:	add	x0, x0, #0x280
  40d8b8:	ldr	x22, [x0, x23, lsl #3]
  40d8bc:	nop
  40d8c0:	cbz	x22, 40d7d8 <ferror@plt+0xba98>
  40d8c4:	ldr	w2, [x28, #616]
  40d8c8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d8cc:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40d8d0:	add	x1, x1, #0x928
  40d8d4:	cmp	w2, #0x0
  40d8d8:	add	x0, x0, #0x920
  40d8dc:	csel	x0, x0, x1, ne  // ne = any
  40d8e0:	mov	x1, x22
  40d8e4:	bl	401cc0 <printf@plt>
  40d8e8:	ldrh	w1, [x21, #82]
  40d8ec:	mov	w0, #0x9026                	// #36902
  40d8f0:	cmp	w1, w0
  40d8f4:	b.ne	40e54c <ferror@plt+0xc80c>  // b.any
  40d8f8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40d8fc:	mov	x0, x22
  40d900:	add	x1, x1, #0xc80
  40d904:	bl	401ba0 <strcmp@plt>
  40d908:	cbnz	w0, 40e54c <ferror@plt+0xc80c>
  40d90c:	ldr	w0, [sp, #140]
  40d910:	cbz	w0, 40e828 <ferror@plt+0xcae8>
  40d914:	ldr	x0, [sp, #240]
  40d918:	add	x0, x0, x25
  40d91c:	ldr	x1, [x0, #16]
  40d920:	cmp	x1, #0x6
  40d924:	b.hi	40e8f4 <ferror@plt+0xcbb4>  // b.pmore
  40d928:	ldr	x0, [sp, #200]
  40d92c:	add	x2, x0, #0x780
  40d930:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40d934:	add	x0, x0, #0xc90
  40d938:	ldr	x22, [x2, x1, lsl #3]
  40d93c:	mov	x1, x22
  40d940:	bl	401cc0 <printf@plt>
  40d944:	ldrh	w0, [x21, #82]
  40d948:	cmp	x22, #0x0
  40d94c:	cset	w26, ne  // ne = any
  40d950:	cmp	w0, #0x2b
  40d954:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  40d958:	b.eq	40d844 <ferror@plt+0xbb04>  // b.none
  40d95c:	nop
  40d960:	ldr	x1, [sp, #184]
  40d964:	mov	x0, x22
  40d968:	bl	401ba0 <strcmp@plt>
  40d96c:	cbnz	w0, 40d844 <ferror@plt+0xbb04>
  40d970:	sbfx	x1, x19, #8, #24
  40d974:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40d978:	add	x0, x0, #0xd40
  40d97c:	bl	401cc0 <printf@plt>
  40d980:	b	40d844 <ferror@plt+0xbb04>
  40d984:	cmp	x23, #0x10
  40d988:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d98c:	adrp	x0, 472000 <warn@@Base+0x2b6c0>
  40d990:	add	x0, x0, #0xee0
  40d994:	add	x0, x0, #0xfb8
  40d998:	ldr	x22, [x0, x23, lsl #3]
  40d99c:	b	40d8c0 <ferror@plt+0xbb80>
  40d9a0:	mov	w0, #0xbeef                	// #48879
  40d9a4:	cmp	w1, w0
  40d9a8:	b.eq	40d9d4 <ferror@plt+0xbc94>  // b.none
  40d9ac:	mov	w0, #0xdead                	// #57005
  40d9b0:	cmp	w1, w0
  40d9b4:	b.ne	40e000 <ferror@plt+0xc2c0>  // b.any
  40d9b8:	cmp	x23, #0x7
  40d9bc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d9c0:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40d9c4:	add	x0, x0, #0xae0
  40d9c8:	add	x0, x0, #0xc88
  40d9cc:	ldr	x22, [x0, x23, lsl #3]
  40d9d0:	b	40d8c0 <ferror@plt+0xbb80>
  40d9d4:	cmp	x23, #0x22
  40d9d8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d9dc:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40d9e0:	add	x0, x0, #0xae0
  40d9e4:	add	x0, x0, #0xb70
  40d9e8:	ldr	x22, [x0, x23, lsl #3]
  40d9ec:	b	40d8c0 <ferror@plt+0xbb80>
  40d9f0:	cmp	x23, #0x40
  40d9f4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40d9f8:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40d9fc:	add	x0, x0, #0x8e0
  40da00:	add	x0, x0, #0x598
  40da04:	ldr	x22, [x0, x23, lsl #3]
  40da08:	b	40d8c0 <ferror@plt+0xbb80>
  40da0c:	mov	w0, #0x9041                	// #36929
  40da10:	cmp	w1, w0
  40da14:	b.eq	40d9f0 <ferror@plt+0xbcb0>  // b.none
  40da18:	b.ls	40e4a8 <ferror@plt+0xc768>  // b.plast
  40da1c:	mov	w0, #0xa390                	// #41872
  40da20:	cmp	w1, w0
  40da24:	b.eq	40dc8c <ferror@plt+0xbf4c>  // b.none
  40da28:	mov	w0, #0xabc7                	// #43975
  40da2c:	cmp	w1, w0
  40da30:	b.eq	40df44 <ferror@plt+0xc204>  // b.none
  40da34:	mov	w0, #0x9080                	// #36992
  40da38:	cmp	w1, w0
  40da3c:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40da40:	cmp	x23, #0x33
  40da44:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40da48:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40da4c:	add	x0, x0, #0xae0
  40da50:	add	x0, x0, #0xd0
  40da54:	ldr	x22, [x0, x23, lsl #3]
  40da58:	b	40d8c0 <ferror@plt+0xbb80>
  40da5c:	cmp	x23, #0xc
  40da60:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40da64:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40da68:	add	x0, x0, #0xae0
  40da6c:	add	x0, x0, #0x2b8
  40da70:	ldr	x22, [x0, x23, lsl #3]
  40da74:	b	40d8c0 <ferror@plt+0xbb80>
  40da78:	mov	w0, #0x4157                	// #16727
  40da7c:	cmp	w1, w0
  40da80:	b.eq	40eaa0 <ferror@plt+0xcd60>  // b.none
  40da84:	b.ls	40dacc <ferror@plt+0xbd8c>  // b.plast
  40da88:	mov	w0, #0x5441                	// #21569
  40da8c:	cmp	w1, w0
  40da90:	b.eq	40eb68 <ferror@plt+0xce28>  // b.none
  40da94:	b.ls	40e4c4 <ferror@plt+0xc784>  // b.plast
  40da98:	mov	w0, #0x5aa5                	// #23205
  40da9c:	cmp	w1, w0
  40daa0:	b.eq	40e2cc <ferror@plt+0xc58c>  // b.none
  40daa4:	mov	w0, #0x7650                	// #30288
  40daa8:	cmp	w1, w0
  40daac:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40dab0:	cmp	x23, #0x8
  40dab4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dab8:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40dabc:	add	x0, x0, #0xae0
  40dac0:	add	x0, x0, #0x270
  40dac4:	ldr	x22, [x0, x23, lsl #3]
  40dac8:	b	40d8c0 <ferror@plt+0xbb80>
  40dacc:	mov	w0, #0x1223                	// #4643
  40dad0:	cmp	w1, w0
  40dad4:	b.eq	40ea84 <ferror@plt+0xcd44>  // b.none
  40dad8:	b.ls	40e4e0 <ferror@plt+0xc7a0>  // b.plast
  40dadc:	mov	w0, #0x2530                	// #9520
  40dae0:	cmp	w1, w0
  40dae4:	b.eq	40e39c <ferror@plt+0xc65c>  // b.none
  40dae8:	mov	w0, #0x3330                	// #13104
  40daec:	cmp	w1, w0
  40daf0:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40daf4:	cmp	x23, #0xc
  40daf8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dafc:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40db00:	add	x0, x0, #0xae0
  40db04:	add	x0, x0, #0xcc8
  40db08:	ldr	x22, [x0, x23, lsl #3]
  40db0c:	b	40d8c0 <ferror@plt+0xbb80>
  40db10:	cmp	x23, #0x24
  40db14:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40db18:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40db1c:	add	x0, x0, #0x9e0
  40db20:	add	x0, x0, #0x108
  40db24:	ldr	x22, [x0, x23, lsl #3]
  40db28:	b	40d8c0 <ferror@plt+0xbb80>
  40db2c:	cmp	x23, #0x24
  40db30:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40db34:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40db38:	add	x0, x0, #0xbe0
  40db3c:	add	x0, x0, #0x558
  40db40:	ldr	x22, [x0, x23, lsl #3]
  40db44:	b	40d8c0 <ferror@plt+0xbb80>
  40db48:	cmp	x23, #0x1f
  40db4c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40db50:	adrp	x0, 473000 <warn@@Base+0x2c6c0>
  40db54:	add	x0, x0, #0xfe0
  40db58:	sub	x0, x0, #0xc0
  40db5c:	ldr	x22, [x0, x23, lsl #3]
  40db60:	b	40d8c0 <ferror@plt+0xbb80>
  40db64:	cmp	x23, #0x18
  40db68:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40db6c:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40db70:	add	x0, x0, #0xe0
  40db74:	add	x0, x0, #0x7c0
  40db78:	ldr	x22, [x0, x23, lsl #3]
  40db7c:	b	40d8c0 <ferror@plt+0xbb80>
  40db80:	cmp	x23, #0xfb
  40db84:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40db88:	adrp	x0, 473000 <warn@@Base+0x2c6c0>
  40db8c:	add	x0, x0, #0xfe0
  40db90:	add	x0, x0, #0x748
  40db94:	ldr	x22, [x0, x23, lsl #3]
  40db98:	b	40d8c0 <ferror@plt+0xbb80>
  40db9c:	cmp	x23, #0x15
  40dba0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dba4:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40dba8:	add	x0, x0, #0x8e0
  40dbac:	add	x0, x0, #0xf80
  40dbb0:	ldr	x22, [x0, x23, lsl #3]
  40dbb4:	b	40d8c0 <ferror@plt+0xbb80>
  40dbb8:	mov	x0, x23
  40dbbc:	bl	402610 <ferror@plt+0x8d0>
  40dbc0:	mov	x22, x0
  40dbc4:	b	40d8c0 <ferror@plt+0xbb80>
  40dbc8:	cmp	x23, #0x8d
  40dbcc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dbd0:	adrp	x0, 472000 <warn@@Base+0x2b6c0>
  40dbd4:	add	x0, x0, #0xee0
  40dbd8:	add	x0, x0, #0x998
  40dbdc:	ldr	x22, [x0, x23, lsl #3]
  40dbe0:	b	40d8c0 <ferror@plt+0xbb80>
  40dbe4:	cmp	x23, #0x69
  40dbe8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dbec:	adrp	x0, 471000 <warn@@Base+0x2a6c0>
  40dbf0:	add	x0, x0, #0xde0
  40dbf4:	add	x0, x0, #0xf98
  40dbf8:	ldr	x22, [x0, x23, lsl #3]
  40dbfc:	b	40d8c0 <ferror@plt+0xbb80>
  40dc00:	cmp	x23, #0xff
  40dc04:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc08:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40dc0c:	add	x0, x0, #0xae0
  40dc10:	add	x0, x0, #0x370
  40dc14:	ldr	x22, [x0, x23, lsl #3]
  40dc18:	b	40d8c0 <ferror@plt+0xbb80>
  40dc1c:	cmp	x23, #0xff
  40dc20:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc24:	adrp	x0, 471000 <warn@@Base+0x2a6c0>
  40dc28:	add	x0, x0, #0xde0
  40dc2c:	add	x0, x0, #0x798
  40dc30:	ldr	x22, [x0, x23, lsl #3]
  40dc34:	b	40d8c0 <ferror@plt+0xbb80>
  40dc38:	cmp	x23, #0xc
  40dc3c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc40:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40dc44:	add	x0, x0, #0xbe0
  40dc48:	add	x0, x0, #0x4f0
  40dc4c:	ldr	x22, [x0, x23, lsl #3]
  40dc50:	b	40d8c0 <ferror@plt+0xbb80>
  40dc54:	cmp	x23, #0xe4
  40dc58:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc5c:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40dc60:	add	x0, x0, #0x9e0
  40dc64:	add	x0, x0, #0xaa8
  40dc68:	ldr	x22, [x0, x23, lsl #3]
  40dc6c:	b	40d8c0 <ferror@plt+0xbb80>
  40dc70:	cmp	x23, #0x11
  40dc74:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc78:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40dc7c:	add	x0, x0, #0x9e0
  40dc80:	add	x0, x0, #0xa18
  40dc84:	ldr	x22, [x0, x23, lsl #3]
  40dc88:	b	40d8c0 <ferror@plt+0xbb80>
  40dc8c:	cmp	x23, #0xfb
  40dc90:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dc94:	adrp	x0, 473000 <warn@@Base+0x2c6c0>
  40dc98:	add	x0, x0, #0xfe0
  40dc9c:	add	x0, x0, #0xf88
  40dca0:	ldr	x22, [x0, x23, lsl #3]
  40dca4:	b	40d8c0 <ferror@plt+0xbb80>
  40dca8:	cmp	x23, #0xfe
  40dcac:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dcb0:	adrp	x0, 470000 <warn@@Base+0x296c0>
  40dcb4:	add	x0, x0, #0xce0
  40dcb8:	add	x0, x0, #0x588
  40dcbc:	ldr	x22, [x0, x23, lsl #3]
  40dcc0:	b	40d8c0 <ferror@plt+0xbb80>
  40dcc4:	cmp	x23, #0x7
  40dcc8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dccc:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40dcd0:	add	x0, x0, #0x9e0
  40dcd4:	add	x0, x0, #0xc8
  40dcd8:	ldr	x22, [x0, x23, lsl #3]
  40dcdc:	b	40d8c0 <ferror@plt+0xbb80>
  40dce0:	cmp	x23, #0xf5
  40dce4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dce8:	adrp	x0, 472000 <warn@@Base+0x2b6c0>
  40dcec:	add	x0, x0, #0xee0
  40dcf0:	add	x0, x0, #0x1e8
  40dcf4:	ldr	x22, [x0, x23, lsl #3]
  40dcf8:	b	40d8c0 <ferror@plt+0xbb80>
  40dcfc:	cmp	x23, #0xb
  40dd00:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd04:	adrp	x0, 473000 <warn@@Base+0x2c6c0>
  40dd08:	add	x0, x0, #0xfe0
  40dd0c:	add	x0, x0, #0xf28
  40dd10:	ldr	x22, [x0, x23, lsl #3]
  40dd14:	b	40d8c0 <ferror@plt+0xbb80>
  40dd18:	cmp	x23, #0xfe
  40dd1c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd20:	adrp	x0, 470000 <warn@@Base+0x296c0>
  40dd24:	add	x0, x0, #0xce0
  40dd28:	add	x0, x0, #0xd80
  40dd2c:	ldr	x22, [x0, x23, lsl #3]
  40dd30:	b	40d8c0 <ferror@plt+0xbb80>
  40dd34:	cmp	x23, #0xe0
  40dd38:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd3c:	adrp	x0, 473000 <warn@@Base+0x2c6c0>
  40dd40:	add	x0, x0, #0xfe0
  40dd44:	add	x0, x0, #0x40
  40dd48:	ldr	x22, [x0, x23, lsl #3]
  40dd4c:	b	40d8c0 <ferror@plt+0xbb80>
  40dd50:	cmp	x23, #0x2a
  40dd54:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd58:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40dd5c:	add	x0, x0, #0x9e0
  40dd60:	sub	x0, x0, #0x90
  40dd64:	ldr	x22, [x0, x23, lsl #3]
  40dd68:	b	40d8c0 <ferror@plt+0xbb80>
  40dd6c:	cmp	x23, #0xfb
  40dd70:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd74:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  40dd78:	add	x0, x0, #0x8e0
  40dd7c:	add	x0, x0, #0x7a0
  40dd80:	ldr	x22, [x0, x23, lsl #3]
  40dd84:	b	40d8c0 <ferror@plt+0xbb80>
  40dd88:	cmp	x23, #0xfc
  40dd8c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dd90:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40dd94:	add	x0, x0, #0x9e0
  40dd98:	add	x0, x0, #0x230
  40dd9c:	ldr	x22, [x0, x23, lsl #3]
  40dda0:	b	40d8c0 <ferror@plt+0xbb80>
  40dda4:	cmp	x23, #0x3d
  40dda8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ddac:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40ddb0:	add	x0, x0, #0x1e0
  40ddb4:	add	x0, x0, #0xfa0
  40ddb8:	ldr	x22, [x0, x23, lsl #3]
  40ddbc:	b	40d8c0 <ferror@plt+0xbb80>
  40ddc0:	cmp	x23, #0x96
  40ddc4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ddc8:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40ddcc:	add	x0, x0, #0x1e0
  40ddd0:	add	x0, x0, #0xae8
  40ddd4:	ldr	x22, [x0, x23, lsl #3]
  40ddd8:	b	40d8c0 <ferror@plt+0xbb80>
  40dddc:	cmp	x23, #0xdd
  40dde0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dde4:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40dde8:	add	x0, x0, #0xbe0
  40ddec:	add	x0, x0, #0x798
  40ddf0:	ldr	x22, [x0, x23, lsl #3]
  40ddf4:	b	40d8c0 <ferror@plt+0xbb80>
  40ddf8:	cmp	x23, #0x46
  40ddfc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de00:	ldr	x0, [sp, #200]
  40de04:	add	x0, x0, #0x308
  40de08:	ldr	x22, [x0, x23, lsl #3]
  40de0c:	b	40d8c0 <ferror@plt+0xbb80>
  40de10:	cmp	x23, #0xff
  40de14:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de18:	adrp	x0, 477000 <warn@@Base+0x306c0>
  40de1c:	add	x0, x0, #0x2e0
  40de20:	add	x0, x0, #0xd8
  40de24:	ldr	x22, [x0, x23, lsl #3]
  40de28:	b	40d8c0 <ferror@plt+0xbb80>
  40de2c:	cmp	x23, #0x11
  40de30:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de34:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40de38:	add	x0, x0, #0xe0
  40de3c:	add	x0, x0, #0xba8
  40de40:	ldr	x22, [x0, x23, lsl #3]
  40de44:	b	40d8c0 <ferror@plt+0xbb80>
  40de48:	cmp	x23, #0x15
  40de4c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de50:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40de54:	add	x0, x0, #0xe0
  40de58:	add	x0, x0, #0x668
  40de5c:	ldr	x22, [x0, x23, lsl #3]
  40de60:	b	40d8c0 <ferror@plt+0xbb80>
  40de64:	cmp	x23, #0xc
  40de68:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de6c:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40de70:	add	x0, x0, #0xe0
  40de74:	add	x0, x0, #0xc38
  40de78:	ldr	x22, [x0, x23, lsl #3]
  40de7c:	b	40d8c0 <ferror@plt+0xbb80>
  40de80:	cmp	x23, #0x8
  40de84:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40de88:	adrp	x0, 477000 <warn@@Base+0x306c0>
  40de8c:	add	x0, x0, #0x2e0
  40de90:	add	x0, x0, #0x90
  40de94:	ldr	x22, [x0, x23, lsl #3]
  40de98:	b	40d8c0 <ferror@plt+0xbb80>
  40de9c:	cmp	x23, #0x13
  40dea0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dea4:	ldr	x0, [sp, #208]
  40dea8:	ldr	x22, [x0, x23, lsl #3]
  40deac:	b	40d8c0 <ferror@plt+0xbb80>
  40deb0:	cmp	x23, #0x14
  40deb4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40deb8:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40debc:	add	x0, x0, #0xe0
  40dec0:	add	x0, x0, #0x718
  40dec4:	ldr	x22, [x0, x23, lsl #3]
  40dec8:	b	40d8c0 <ferror@plt+0xbb80>
  40decc:	cmp	x23, #0x4d
  40ded0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ded4:	ldr	x0, [sp, #200]
  40ded8:	add	x0, x0, #0x98
  40dedc:	ldr	x22, [x0, x23, lsl #3]
  40dee0:	b	40d8c0 <ferror@plt+0xbb80>
  40dee4:	cmp	x23, #0xf3
  40dee8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40deec:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40def0:	add	x0, x0, #0xe0
  40def4:	add	x0, x0, #0xcd8
  40def8:	ldr	x22, [x0, x23, lsl #3]
  40defc:	b	40d8c0 <ferror@plt+0xbb80>
  40df00:	cmp	x23, #0xe
  40df04:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40df08:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40df0c:	add	x0, x0, #0xe0
  40df10:	add	x0, x0, #0x968
  40df14:	ldr	x22, [x0, x23, lsl #3]
  40df18:	b	40d8c0 <ferror@plt+0xbb80>
  40df1c:	mov	w0, #0x9041                	// #36929
  40df20:	cmp	w1, w0
  40df24:	b.eq	40d9f0 <ferror@plt+0xbcb0>  // b.none
  40df28:	b.ls	40e300 <ferror@plt+0xc5c0>  // b.plast
  40df2c:	mov	w0, #0xa390                	// #41872
  40df30:	cmp	w1, w0
  40df34:	b.eq	40dc8c <ferror@plt+0xbf4c>  // b.none
  40df38:	mov	w0, #0xabc7                	// #43975
  40df3c:	cmp	w1, w0
  40df40:	b.ne	40e2e8 <ferror@plt+0xc5a8>  // b.any
  40df44:	cmp	x23, #0x38
  40df48:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40df4c:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40df50:	add	x0, x0, #0xe0
  40df54:	add	x0, x0, #0x9e0
  40df58:	ldr	x22, [x0, x23, lsl #3]
  40df5c:	b	40d8c0 <ferror@plt+0xbb80>
  40df60:	cmp	x23, #0x35
  40df64:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40df68:	adrp	x0, 472000 <warn@@Base+0x2b6c0>
  40df6c:	add	x0, x0, #0xee0
  40df70:	add	x0, x0, #0xe08
  40df74:	ldr	x22, [x0, x23, lsl #3]
  40df78:	b	40d8c0 <ferror@plt+0xbb80>
  40df7c:	cmp	w22, #0x8
  40df80:	b.eq	40edf4 <ferror@plt+0xd0b4>  // b.none
  40df84:	b.hi	40e150 <ferror@plt+0xc410>  // b.pmore
  40df88:	cmp	w22, #0x4
  40df8c:	b.eq	40edc0 <ferror@plt+0xd080>  // b.none
  40df90:	b.ls	40e130 <ferror@plt+0xc3f0>  // b.plast
  40df94:	cmp	w22, #0x6
  40df98:	b.eq	40ecbc <ferror@plt+0xcf7c>  // b.none
  40df9c:	cmp	w22, #0x7
  40dfa0:	b.ne	40ea5c <ferror@plt+0xcd1c>  // b.any
  40dfa4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40dfa8:	add	x22, x22, #0x7f8
  40dfac:	b	40d8c4 <ferror@plt+0xbb84>
  40dfb0:	cmp	x23, #0xc
  40dfb4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dfb8:	ldr	x0, [sp, #200]
  40dfbc:	add	x0, x0, #0x718
  40dfc0:	ldr	x22, [x0, x23, lsl #3]
  40dfc4:	b	40d8c0 <ferror@plt+0xbb80>
  40dfc8:	cmp	x23, #0x96
  40dfcc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dfd0:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40dfd4:	add	x0, x0, #0x1e0
  40dfd8:	add	x0, x0, #0x630
  40dfdc:	ldr	x22, [x0, x23, lsl #3]
  40dfe0:	b	40d8c0 <ferror@plt+0xbb80>
  40dfe4:	cmp	x23, #0x81
  40dfe8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40dfec:	adrp	x0, 477000 <warn@@Base+0x306c0>
  40dff0:	add	x0, x0, #0x2e0
  40dff4:	add	x0, x0, #0x8d8
  40dff8:	ldr	x22, [x0, x23, lsl #3]
  40dffc:	b	40d8c0 <ferror@plt+0xbb80>
  40e000:	mov	w0, #0xbaab                	// #47787
  40e004:	cmp	w1, w0
  40e008:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e00c:	cmp	x23, #0x20
  40e010:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e014:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40e018:	add	x0, x0, #0x1e0
  40e01c:	add	x0, x0, #0x528
  40e020:	ldr	x22, [x0, x23, lsl #3]
  40e024:	b	40d8c0 <ferror@plt+0xbb80>
  40e028:	cmp	x23, #0x81
  40e02c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e030:	adrp	x0, 477000 <warn@@Base+0x306c0>
  40e034:	add	x0, x0, #0x2e0
  40e038:	add	x0, x0, #0xce8
  40e03c:	ldr	x22, [x0, x23, lsl #3]
  40e040:	b	40d8c0 <ferror@plt+0xbb80>
  40e044:	cmp	x23, #0x408
  40e048:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e04c:	adrp	x0, 479000 <warn@@Base+0x326c0>
  40e050:	add	x0, x0, #0x4d0
  40e054:	ldr	x22, [x0, x23, lsl #3]
  40e058:	b	40d8c0 <ferror@plt+0xbb80>
  40e05c:	cmp	x23, #0x1f
  40e060:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e064:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40e068:	add	x0, x0, #0x1e0
  40e06c:	add	x0, x0, #0x428
  40e070:	ldr	x22, [x0, x23, lsl #3]
  40e074:	b	40d8c0 <ferror@plt+0xbb80>
  40e078:	cmp	x23, #0xd
  40e07c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e080:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40e084:	add	x0, x0, #0xe0
  40e088:	add	x0, x0, #0x888
  40e08c:	ldr	x22, [x0, x23, lsl #3]
  40e090:	b	40d8c0 <ferror@plt+0xbb80>
  40e094:	cmp	x23, #0x39
  40e098:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e09c:	adrp	x0, 471000 <warn@@Base+0x2a6c0>
  40e0a0:	add	x0, x0, #0xde0
  40e0a4:	add	x0, x0, #0x478
  40e0a8:	ldr	x22, [x0, x23, lsl #3]
  40e0ac:	b	40d8c0 <ferror@plt+0xbb80>
  40e0b0:	cmp	x23, #0x2
  40e0b4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e0b8:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40e0bc:	add	x0, x0, #0xbe0
  40e0c0:	add	x0, x0, #0x680
  40e0c4:	ldr	x22, [x0, x23, lsl #3]
  40e0c8:	b	40d8c0 <ferror@plt+0xbb80>
  40e0cc:	cmp	x23, #0xc
  40e0d0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e0d4:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40e0d8:	add	x0, x0, #0xbe0
  40e0dc:	add	x0, x0, #0x488
  40e0e0:	ldr	x22, [x0, x23, lsl #3]
  40e0e4:	b	40d8c0 <ferror@plt+0xbb80>
  40e0e8:	ldurh	w1, [x21, #73]
  40e0ec:	mov	x0, #0x3200                	// #12800
  40e0f0:	cmp	x1, x0
  40e0f4:	b.eq	40ec68 <ferror@plt+0xcf28>  // b.none
  40e0f8:	cmp	x23, #0x1a
  40e0fc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e100:	ldr	x0, [sp, #200]
  40e104:	add	x0, x0, #0x640
  40e108:	ldr	x22, [x0, x23, lsl #3]
  40e10c:	b	40d8c0 <ferror@plt+0xbb80>
  40e110:	cbz	w1, 40ea00 <ferror@plt+0xccc0>
  40e114:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e118:	add	x1, x1, #0xae8
  40e11c:	mov	w2, #0x5                   	// #5
  40e120:	mov	x0, #0x0                   	// #0
  40e124:	bl	401c70 <dcgettext@plt>
  40e128:	bl	401cc0 <printf@plt>
  40e12c:	b	40d6e0 <ferror@plt+0xb9a0>
  40e130:	cmp	w22, #0x2
  40e134:	b.eq	40ed2c <ferror@plt+0xcfec>  // b.none
  40e138:	b.ls	40ea44 <ferror@plt+0xcd04>  // b.plast
  40e13c:	cmp	w22, #0x3
  40e140:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e144:	add	x22, x22, #0x7e8
  40e148:	b.eq	40d8c4 <ferror@plt+0xbb84>  // b.none
  40e14c:	b	40d7d8 <ferror@plt+0xba98>
  40e150:	cmp	w22, #0xc
  40e154:	b.eq	40ed9c <ferror@plt+0xd05c>  // b.none
  40e158:	b.ls	40e178 <ferror@plt+0xc438>  // b.plast
  40e15c:	cmp	w22, #0xc8
  40e160:	b.eq	40ecb0 <ferror@plt+0xcf70>  // b.none
  40e164:	cmp	w22, #0xc9
  40e168:	b.ne	40ebcc <ferror@plt+0xce8c>  // b.any
  40e16c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e170:	add	x22, x22, #0x750
  40e174:	b	40d8c4 <ferror@plt+0xbb84>
  40e178:	cmp	w22, #0xa
  40e17c:	b.eq	40eca4 <ferror@plt+0xcf64>  // b.none
  40e180:	cmp	w22, #0xb
  40e184:	b.ne	40ea70 <ferror@plt+0xcd30>  // b.any
  40e188:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e18c:	add	x22, x22, #0x7a8
  40e190:	b	40d8c4 <ferror@plt+0xbb84>
  40e194:	mov	w0, #0x7676                	// #30326
  40e198:	cmp	w1, w0
  40e19c:	b.eq	40da5c <ferror@plt+0xbd1c>  // b.none
  40e1a0:	b.ls	40e2a0 <ferror@plt+0xc560>  // b.plast
  40e1a4:	mov	w0, #0xad45                	// #44357
  40e1a8:	cmp	w1, w0
  40e1ac:	b.eq	40eab8 <ferror@plt+0xcd78>  // b.none
  40e1b0:	b.ls	40df1c <ferror@plt+0xc1dc>  // b.plast
  40e1b4:	mov	w0, #0xf00d                	// #61453
  40e1b8:	cmp	w1, w0
  40e1bc:	b.eq	40eb4c <ferror@plt+0xce0c>  // b.none
  40e1c0:	b.ls	40e270 <ferror@plt+0xc530>  // b.plast
  40e1c4:	mov	w0, #0xfeb0                	// #65200
  40e1c8:	cmp	w1, w0
  40e1cc:	b.eq	40de64 <ferror@plt+0xc124>  // b.none
  40e1d0:	mov	w0, #0xfeba                	// #65210
  40e1d4:	cmp	w1, w0
  40e1d8:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e1dc:	cmp	w22, #0x6
  40e1e0:	b.eq	40ede8 <ferror@plt+0xd0a8>  // b.none
  40e1e4:	b.ls	40e210 <ferror@plt+0xc4d0>  // b.plast
  40e1e8:	cmp	w22, #0xa
  40e1ec:	b.eq	40ed84 <ferror@plt+0xd044>  // b.none
  40e1f0:	b.ls	40e254 <ferror@plt+0xc514>  // b.plast
  40e1f4:	cmp	w22, #0xc8
  40e1f8:	b.eq	40ec5c <ferror@plt+0xcf1c>  // b.none
  40e1fc:	cmp	w22, #0xc9
  40e200:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e204:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e208:	add	x22, x22, #0x710
  40e20c:	b	40d8c4 <ferror@plt+0xbb84>
  40e210:	cmp	w22, #0x3
  40e214:	b.eq	40ed90 <ferror@plt+0xd050>  // b.none
  40e218:	b.ls	40e238 <ferror@plt+0xc4f8>  // b.plast
  40e21c:	cmp	w22, #0x4
  40e220:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e224:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e228:	add	x0, x0, #0x668
  40e22c:	add	x22, x22, #0x6d0
  40e230:	csel	x22, x22, x0, ne  // ne = any
  40e234:	b	40d8c4 <ferror@plt+0xbb84>
  40e238:	cmp	w22, #0x1
  40e23c:	b.eq	40ecc8 <ferror@plt+0xcf88>  // b.none
  40e240:	cmp	w22, #0x2
  40e244:	b.ne	40ebbc <ferror@plt+0xce7c>  // b.any
  40e248:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e24c:	add	x22, x22, #0x608
  40e250:	b	40d8c4 <ferror@plt+0xbb84>
  40e254:	cmp	w22, #0x8
  40e258:	b.eq	40ecd4 <ferror@plt+0xcf94>  // b.none
  40e25c:	cmp	w22, #0x9
  40e260:	b.ne	40ebe0 <ferror@plt+0xcea0>  // b.any
  40e264:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40e268:	add	x22, x22, #0x6a8
  40e26c:	b	40d8c4 <ferror@plt+0xbb84>
  40e270:	mov	w0, #0xbeef                	// #48879
  40e274:	cmp	w1, w0
  40e278:	b.eq	40d9d4 <ferror@plt+0xbc94>  // b.none
  40e27c:	mov	w0, #0xdead                	// #57005
  40e280:	cmp	w1, w0
  40e284:	b.eq	40d9b8 <ferror@plt+0xbc78>  // b.none
  40e288:	mov	w0, #0xbaab                	// #47787
  40e28c:	cmp	w1, w0
  40e290:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e294:	cmp	x23, #0x20
  40e298:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e29c:	b	40e014 <ferror@plt+0xc2d4>
  40e2a0:	mov	w0, #0x4157                	// #16727
  40e2a4:	cmp	w1, w0
  40e2a8:	b.eq	40eaa0 <ferror@plt+0xcd60>  // b.none
  40e2ac:	b.ls	40e380 <ferror@plt+0xc640>  // b.plast
  40e2b0:	mov	w0, #0x5441                	// #21569
  40e2b4:	cmp	w1, w0
  40e2b8:	b.eq	40eb68 <ferror@plt+0xce28>  // b.none
  40e2bc:	b.ls	40e34c <ferror@plt+0xc60c>  // b.plast
  40e2c0:	mov	w0, #0x5aa5                	// #23205
  40e2c4:	cmp	w1, w0
  40e2c8:	b.ne	40e334 <ferror@plt+0xc5f4>  // b.any
  40e2cc:	cmp	x23, #0x9
  40e2d0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e2d4:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40e2d8:	add	x0, x0, #0xae0
  40e2dc:	add	x0, x0, #0x320
  40e2e0:	ldr	x22, [x0, x23, lsl #3]
  40e2e4:	b	40d8c0 <ferror@plt+0xbb80>
  40e2e8:	mov	w0, #0x9080                	// #36992
  40e2ec:	cmp	w1, w0
  40e2f0:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e2f4:	cmp	x23, #0x33
  40e2f8:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e2fc:	b	40da48 <ferror@plt+0xbd08>
  40e300:	mov	w0, #0x8217                	// #33303
  40e304:	cmp	w1, w0
  40e308:	b.eq	40df00 <ferror@plt+0xc1c0>  // b.none
  40e30c:	mov	w0, #0x9026                	// #36902
  40e310:	cmp	w1, w0
  40e314:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e318:	cmp	x23, #0x29
  40e31c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e320:	adrp	x0, 471000 <warn@@Base+0x2a6c0>
  40e324:	add	x0, x0, #0xde0
  40e328:	add	x0, x0, #0x648
  40e32c:	ldr	x22, [x0, x23, lsl #3]
  40e330:	b	40d8c0 <ferror@plt+0xbb80>
  40e334:	mov	w0, #0x7650                	// #30288
  40e338:	cmp	w1, w0
  40e33c:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e340:	cmp	x23, #0x8
  40e344:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e348:	b	40dab8 <ferror@plt+0xbd78>
  40e34c:	mov	w0, #0x4688                	// #18056
  40e350:	cmp	w1, w0
  40e354:	b.eq	40de80 <ferror@plt+0xc140>  // b.none
  40e358:	mov	w0, #0x4def                	// #19951
  40e35c:	cmp	w1, w0
  40e360:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e364:	cmp	x23, #0x7
  40e368:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e36c:	adrp	x0, 46d000 <warn@@Base+0x266c0>
  40e370:	add	x0, x0, #0x9e0
  40e374:	sub	x0, x0, #0xd0
  40e378:	ldr	x22, [x0, x23, lsl #3]
  40e37c:	b	40d8c0 <ferror@plt+0xbb80>
  40e380:	mov	w0, #0x1223                	// #4643
  40e384:	cmp	w1, w0
  40e388:	b.eq	40ea84 <ferror@plt+0xcd44>  // b.none
  40e38c:	b.ls	40e3b8 <ferror@plt+0xc678>  // b.plast
  40e390:	mov	w0, #0x2530                	// #9520
  40e394:	cmp	w1, w0
  40e398:	b.ne	40e3ec <ferror@plt+0xc6ac>  // b.any
  40e39c:	cmp	x23, #0x6
  40e3a0:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e3a4:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40e3a8:	add	x0, x0, #0xe0
  40e3ac:	add	x0, x0, #0xca0
  40e3b0:	ldr	x22, [x0, x23, lsl #3]
  40e3b4:	b	40d8c0 <ferror@plt+0xbb80>
  40e3b8:	mov	w0, #0x1057                	// #4183
  40e3bc:	cmp	w1, w0
  40e3c0:	b.eq	40db10 <ferror@plt+0xbdd0>  // b.none
  40e3c4:	mov	w0, #0x1059                	// #4185
  40e3c8:	cmp	w1, w0
  40e3cc:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e3d0:	cmp	x23, #0xa
  40e3d4:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e3d8:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40e3dc:	add	x0, x0, #0xbe0
  40e3e0:	add	x0, x0, #0x740
  40e3e4:	ldr	x22, [x0, x23, lsl #3]
  40e3e8:	b	40d8c0 <ferror@plt+0xbb80>
  40e3ec:	mov	w0, #0x3330                	// #13104
  40e3f0:	cmp	w1, w0
  40e3f4:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40e3f8:	cmp	x23, #0xc
  40e3fc:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e400:	b	40dafc <ferror@plt+0xbdbc>
  40e404:	mov	w1, w4
  40e408:	mov	w2, w19
  40e40c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e410:	add	x0, x0, #0xc58
  40e414:	bl	401cc0 <printf@plt>
  40e418:	and	w22, w19, #0xff
  40e41c:	ldrh	w1, [x21, #82]
  40e420:	and	x23, x19, #0xff
  40e424:	lsr	x27, x19, #8
  40e428:	cmp	w1, #0xfc
  40e42c:	b.hi	40e45c <ferror@plt+0xc71c>  // b.pmore
  40e430:	cmp	w1, #0x1
  40e434:	b.ls	40d7d8 <ferror@plt+0xba98>  // b.plast
  40e438:	sub	w1, w1, #0x2
  40e43c:	cmp	w1, #0xfa
  40e440:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40e444:	adrp	x2, 46b000 <warn@@Base+0x246c0>
  40e448:	add	x2, x2, #0xd98
  40e44c:	ldrh	w0, [x2, w1, uxtw #1]
  40e450:	adr	x1, 40e45c <ferror@plt+0xc71c>
  40e454:	add	x0, x1, w0, sxth #2
  40e458:	br	x0
  40e45c:	mov	w0, #0x7676                	// #30326
  40e460:	cmp	w1, w0
  40e464:	b.eq	40da5c <ferror@plt+0xbd1c>  // b.none
  40e468:	b.ls	40da78 <ferror@plt+0xbd38>  // b.plast
  40e46c:	mov	w0, #0xad45                	// #44357
  40e470:	cmp	w1, w0
  40e474:	b.eq	40eab8 <ferror@plt+0xcd78>  // b.none
  40e478:	b.ls	40da0c <ferror@plt+0xbccc>  // b.plast
  40e47c:	mov	w0, #0xf00d                	// #61453
  40e480:	cmp	w1, w0
  40e484:	b.eq	40eb4c <ferror@plt+0xce0c>  // b.none
  40e488:	b.ls	40d9a0 <ferror@plt+0xbc60>  // b.plast
  40e48c:	mov	w0, #0xfeb0                	// #65200
  40e490:	cmp	w1, w0
  40e494:	b.eq	40de64 <ferror@plt+0xc124>  // b.none
  40e498:	mov	w0, #0xfeba                	// #65210
  40e49c:	cmp	w1, w0
  40e4a0:	b.eq	40e1dc <ferror@plt+0xc49c>  // b.none
  40e4a4:	b	40d7d8 <ferror@plt+0xba98>
  40e4a8:	mov	w0, #0x8217                	// #33303
  40e4ac:	cmp	w1, w0
  40e4b0:	b.eq	40df00 <ferror@plt+0xc1c0>  // b.none
  40e4b4:	mov	w0, #0x9026                	// #36902
  40e4b8:	cmp	w1, w0
  40e4bc:	b.eq	40e318 <ferror@plt+0xc5d8>  // b.none
  40e4c0:	b	40d7d8 <ferror@plt+0xba98>
  40e4c4:	mov	w0, #0x4688                	// #18056
  40e4c8:	cmp	w1, w0
  40e4cc:	b.eq	40de80 <ferror@plt+0xc140>  // b.none
  40e4d0:	mov	w0, #0x4def                	// #19951
  40e4d4:	cmp	w1, w0
  40e4d8:	b.eq	40e364 <ferror@plt+0xc624>  // b.none
  40e4dc:	b	40d7d8 <ferror@plt+0xba98>
  40e4e0:	mov	w0, #0x1057                	// #4183
  40e4e4:	cmp	w1, w0
  40e4e8:	b.eq	40db10 <ferror@plt+0xbdd0>  // b.none
  40e4ec:	mov	w0, #0x1059                	// #4185
  40e4f0:	cmp	w1, w0
  40e4f4:	b.eq	40e3d0 <ferror@plt+0xc690>  // b.none
  40e4f8:	b	40d7d8 <ferror@plt+0xba98>
  40e4fc:	ldr	w0, [sp, #140]
  40e500:	cbz	w0, 40d834 <ferror@plt+0xbaf4>
  40e504:	ldr	x0, [sp, #240]
  40e508:	mov	w2, #0xc                   	// #12
  40e50c:	ldr	w3, [x24]
  40e510:	mov	w1, #0x14                  	// #20
  40e514:	add	x25, x0, x25
  40e518:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40e51c:	cmp	w3, #0x0
  40e520:	add	x0, x0, #0xa50
  40e524:	csel	w1, w2, w1, ne  // ne = any
  40e528:	mov	w2, #0x20                  	// #32
  40e52c:	ldr	x25, [x25, #16]
  40e530:	bl	401cc0 <printf@plt>
  40e534:	tbnz	x25, #63, 40e788 <ferror@plt+0xca48>
  40e538:	mov	x1, x25
  40e53c:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  40e540:	add	x0, x0, #0x830
  40e544:	bl	401cc0 <printf@plt>
  40e548:	b	40d834 <ferror@plt+0xbaf4>
  40e54c:	mov	w26, #0x1                   	// #1
  40e550:	b	40d7fc <ferror@plt+0xbabc>
  40e554:	ldr	x0, [sp, #128]
  40e558:	lsl	x9, x27, #5
  40e55c:	ldr	w1, [sp, #288]
  40e560:	mov	w4, w27
  40e564:	ldr	x2, [sp, #152]
  40e568:	add	x27, x0, x9
  40e56c:	ldr	x3, [sp, #168]
  40e570:	add	x7, sp, #0xec
  40e574:	add	x0, sp, #0xea
  40e578:	add	x6, x27, #0x1c
  40e57c:	add	x5, x27, #0x10
  40e580:	str	x0, [sp]
  40e584:	mov	x0, x21
  40e588:	str	x9, [sp, #176]
  40e58c:	bl	40cf70 <ferror@plt+0xb230>
  40e590:	mov	x23, x0
  40e594:	mov	w0, #0x20                  	// #32
  40e598:	bl	401cf0 <putchar@plt>
  40e59c:	ldrb	w0, [x27, #24]
  40e5a0:	ldr	x9, [sp, #176]
  40e5a4:	and	w0, w0, #0xf
  40e5a8:	cmp	w0, #0xa
  40e5ac:	b.ne	40e754 <ferror@plt+0xca14>  // b.any
  40e5b0:	ldr	w0, [x24]
  40e5b4:	cbnz	w0, 40e80c <ferror@plt+0xcacc>
  40e5b8:	ldr	x3, [sp, #152]
  40e5bc:	mov	w0, #0xe                   	// #14
  40e5c0:	str	w0, [sp, #176]
  40e5c4:	cbz	x3, 40e81c <ferror@plt+0xcadc>
  40e5c8:	ldr	x2, [x27, #16]
  40e5cc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e5d0:	ldr	x4, [sp, #168]
  40e5d4:	cmp	x2, #0x0
  40e5d8:	add	x1, x1, #0x938
  40e5dc:	add	x3, x3, x2
  40e5e0:	ccmp	x2, x4, #0x2, ne  // ne = any
  40e5e4:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40e5e8:	bl	404cb0 <ferror@plt+0x2f70>
  40e5ec:	mov	w2, w0
  40e5f0:	cbz	x23, 40e620 <ferror@plt+0xc8e0>
  40e5f4:	ldr	w3, [sp, #236]
  40e5f8:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e5fc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e600:	add	x0, x0, #0x948
  40e604:	cmp	w3, #0x2
  40e608:	add	x1, x1, #0x940
  40e60c:	csel	x0, x1, x0, eq  // eq = none
  40e610:	mov	x1, x23
  40e614:	str	w2, [sp, #196]
  40e618:	bl	401cc0 <printf@plt>
  40e61c:	ldr	w2, [sp, #196]
  40e620:	ldr	w0, [sp, #176]
  40e624:	cmp	w0, w2
  40e628:	add	w1, w0, #0x1
  40e62c:	sub	w1, w1, w2
  40e630:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e634:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  40e638:	csinc	w1, w1, wzr, cs  // cs = hs, nlast
  40e63c:	add	x2, x2, #0x628
  40e640:	add	x0, x0, #0xcd8
  40e644:	bl	401cc0 <printf@plt>
  40e648:	ldr	x1, [x27, #16]
  40e64c:	cbnz	x1, 40e71c <ferror@plt+0xc9dc>
  40e650:	ldrb	w0, [x27, #24]
  40e654:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e658:	add	x1, x1, #0x970
  40e65c:	and	w0, w0, #0xf
  40e660:	cmp	w0, #0x3
  40e664:	b.eq	40e898 <ferror@plt+0xcb58>  // b.none
  40e668:	mov	w0, #0x16                  	// #22
  40e66c:	bl	404cb0 <ferror@plt+0x2f70>
  40e670:	ldr	w0, [sp, #140]
  40e674:	cbz	w0, 40d834 <ferror@plt+0xbaf4>
  40e678:	ldr	x0, [sp, #240]
  40e67c:	add	x25, x0, x25
  40e680:	ldr	x1, [x25, #16]
  40e684:	tbnz	x1, #63, 40e870 <ferror@plt+0xcb30>
  40e688:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e68c:	add	x0, x0, #0xd40
  40e690:	bl	401cc0 <printf@plt>
  40e694:	b	40d834 <ferror@plt+0xbaf4>
  40e698:	ubfx	x25, x19, #8, #8
  40e69c:	ubfx	x19, x19, #16, #8
  40e6a0:	cmp	x25, #0xff
  40e6a4:	b.eq	40e79c <ferror@plt+0xca5c>  // b.none
  40e6a8:	adrp	x0, 470000 <warn@@Base+0x296c0>
  40e6ac:	add	x0, x0, #0xce0
  40e6b0:	add	x0, x0, #0xd80
  40e6b4:	cmp	x19, #0xff
  40e6b8:	mov	x22, #0x0                   	// #0
  40e6bc:	ldr	x26, [x0, x25, lsl #3]
  40e6c0:	b.eq	40e6c8 <ferror@plt+0xc988>  // b.none
  40e6c4:	ldr	x22, [x0, x19, lsl #3]
  40e6c8:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e6cc:	add	x0, x0, #0xd60
  40e6d0:	bl	401cc0 <printf@plt>
  40e6d4:	cbz	x26, 40e7c0 <ferror@plt+0xca80>
  40e6d8:	mov	x1, x26
  40e6dc:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e6e0:	add	x0, x0, #0x928
  40e6e4:	bl	401cc0 <printf@plt>
  40e6e8:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e6ec:	add	x0, x0, #0xd80
  40e6f0:	bl	401cc0 <printf@plt>
  40e6f4:	cbz	x22, 40e7ec <ferror@plt+0xcaac>
  40e6f8:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e6fc:	mov	x1, x22
  40e700:	add	x0, x0, #0x928
  40e704:	bl	401cc0 <printf@plt>
  40e708:	ldr	x0, [sp, #120]
  40e70c:	ldr	x1, [x0]
  40e710:	mov	w0, #0xa                   	// #10
  40e714:	bl	401990 <putc@plt>
  40e718:	b	40d868 <ferror@plt+0xbb28>
  40e71c:	ldr	x0, [sp, #152]
  40e720:	cbz	x0, 40e930 <ferror@plt+0xcbf0>
  40e724:	ldr	x0, [sp, #168]
  40e728:	cmp	x1, x0
  40e72c:	b.cc	40e834 <ferror@plt+0xcaf4>  // b.lo, b.ul, b.last
  40e730:	mov	w2, #0x5                   	// #5
  40e734:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e738:	mov	x0, #0x0                   	// #0
  40e73c:	add	x1, x1, #0xd10
  40e740:	bl	401c70 <dcgettext@plt>
  40e744:	str	wzr, [sp, #192]
  40e748:	ldr	x1, [x27, #16]
  40e74c:	bl	446368 <error@@Base>
  40e750:	b	40e670 <ferror@plt+0xc930>
  40e754:	ldr	x0, [sp, #128]
  40e758:	mov	w1, #0x6                   	// #6
  40e75c:	ldr	x0, [x0, x9]
  40e760:	bl	4040e0 <ferror@plt+0x23a0>
  40e764:	ldr	w1, [x24]
  40e768:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  40e76c:	add	x0, x0, #0x628
  40e770:	cmp	w1, #0x0
  40e774:	adrp	x1, 458000 <warn@@Base+0x116c0>
  40e778:	add	x1, x1, #0x498
  40e77c:	csel	x0, x1, x0, ne  // ne = any
  40e780:	bl	401cc0 <printf@plt>
  40e784:	b	40e648 <ferror@plt+0xc908>
  40e788:	neg	x1, x25
  40e78c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e790:	add	x0, x0, #0xd48
  40e794:	bl	401cc0 <printf@plt>
  40e798:	b	40d834 <ferror@plt+0xbaf4>
  40e79c:	cmp	x19, #0xff
  40e7a0:	b.eq	40e884 <ferror@plt+0xcb44>  // b.none
  40e7a4:	adrp	x1, 470000 <warn@@Base+0x296c0>
  40e7a8:	add	x1, x1, #0xce0
  40e7ac:	add	x1, x1, #0xd80
  40e7b0:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e7b4:	add	x0, x0, #0xd60
  40e7b8:	ldr	x22, [x1, x19, lsl #3]
  40e7bc:	bl	401cc0 <printf@plt>
  40e7c0:	mov	w2, #0x5                   	// #5
  40e7c4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e7c8:	mov	x0, #0x0                   	// #0
  40e7cc:	add	x1, x1, #0xc68
  40e7d0:	bl	401c70 <dcgettext@plt>
  40e7d4:	mov	x1, x25
  40e7d8:	bl	401cc0 <printf@plt>
  40e7dc:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e7e0:	add	x0, x0, #0xd80
  40e7e4:	bl	401cc0 <printf@plt>
  40e7e8:	cbnz	x22, 40e6f8 <ferror@plt+0xc9b8>
  40e7ec:	mov	w2, #0x5                   	// #5
  40e7f0:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e7f4:	mov	x0, #0x0                   	// #0
  40e7f8:	add	x1, x1, #0xc68
  40e7fc:	bl	401c70 <dcgettext@plt>
  40e800:	mov	x1, x19
  40e804:	bl	401cc0 <printf@plt>
  40e808:	b	40e708 <ferror@plt+0xc9c8>
  40e80c:	ldr	x3, [sp, #152]
  40e810:	mov	w0, #0x8                   	// #8
  40e814:	str	w0, [sp, #176]
  40e818:	cbnz	x3, 40e5c8 <ferror@plt+0xc888>
  40e81c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e820:	add	x1, x1, #0x938
  40e824:	b	40e5e8 <ferror@plt+0xc8a8>
  40e828:	cbz	x27, 40d844 <ferror@plt+0xbb04>
  40e82c:	mov	w26, #0x1                   	// #1
  40e830:	b	40d800 <ferror@plt+0xbac0>
  40e834:	ldr	x0, [sp, #152]
  40e838:	add	x1, x0, x1
  40e83c:	mov	w0, #0x16                  	// #22
  40e840:	bl	404cb0 <ferror@plt+0x2f70>
  40e844:	cbz	x23, 40e670 <ferror@plt+0xc930>
  40e848:	ldr	w2, [sp, #236]
  40e84c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e850:	add	x0, x0, #0x948
  40e854:	mov	x1, x23
  40e858:	cmp	w2, #0x2
  40e85c:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40e860:	add	x2, x2, #0x940
  40e864:	csel	x0, x2, x0, eq  // eq = none
  40e868:	bl	401cc0 <printf@plt>
  40e86c:	b	40e670 <ferror@plt+0xc930>
  40e870:	neg	x1, x1
  40e874:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e878:	add	x0, x0, #0xd38
  40e87c:	bl	401cc0 <printf@plt>
  40e880:	b	40d834 <ferror@plt+0xbaf4>
  40e884:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40e888:	mov	x22, #0x0                   	// #0
  40e88c:	add	x0, x0, #0xd60
  40e890:	bl	401cc0 <printf@plt>
  40e894:	b	40e7c0 <ferror@plt+0xca80>
  40e898:	ldr	w0, [x21, #100]
  40e89c:	ldr	w2, [x27, #28]
  40e8a0:	cmp	w2, w0
  40e8a4:	b.cs	40e94c <ferror@plt+0xcc0c>  // b.hs, b.nlast
  40e8a8:	mov	w1, #0x50                  	// #80
  40e8ac:	ldr	x0, [x21, #112]
  40e8b0:	umull	x2, w2, w1
  40e8b4:	cmn	x0, x2
  40e8b8:	b.eq	40ed10 <ferror@plt+0xcfd0>  // b.none
  40e8bc:	ldr	x1, [x21, #128]
  40e8c0:	cbz	x1, 40ed38 <ferror@plt+0xcff8>
  40e8c4:	ldr	x3, [x21, #136]
  40e8c8:	ldr	w0, [x0, x2]
  40e8cc:	add	x1, x1, x0
  40e8d0:	cmp	x0, x3
  40e8d4:	b.cc	40e668 <ferror@plt+0xc928>  // b.lo, b.ul, b.last
  40e8d8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40e8dc:	add	x1, x1, #0xc38
  40e8e0:	mov	w2, #0x5                   	// #5
  40e8e4:	mov	x0, #0x0                   	// #0
  40e8e8:	bl	401c70 <dcgettext@plt>
  40e8ec:	mov	x1, x0
  40e8f0:	b	40e668 <ferror@plt+0xc928>
  40e8f4:	ldr	x0, [sp, #120]
  40e8f8:	str	wzr, [sp, #192]
  40e8fc:	ldr	x1, [x0]
  40e900:	mov	w0, #0x20                  	// #32
  40e904:	bl	401990 <putc@plt>
  40e908:	mov	w2, #0x5                   	// #5
  40e90c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e910:	mov	x0, #0x0                   	// #0
  40e914:	add	x1, x1, #0xc98
  40e918:	bl	401c70 <dcgettext@plt>
  40e91c:	ldr	x1, [sp, #240]
  40e920:	add	x25, x1, x25
  40e924:	ldr	x1, [x25, #16]
  40e928:	bl	401cc0 <printf@plt>
  40e92c:	b	40d844 <ferror@plt+0xbb04>
  40e930:	mov	w2, #0x5                   	// #5
  40e934:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e938:	add	x1, x1, #0xcf0
  40e93c:	bl	401c70 <dcgettext@plt>
  40e940:	ldr	x1, [x27, #16]
  40e944:	bl	401cc0 <printf@plt>
  40e948:	b	40e670 <ferror@plt+0xc930>
  40e94c:	cmn	w2, #0xf
  40e950:	b.eq	40ec98 <ferror@plt+0xcf58>  // b.none
  40e954:	cmn	w2, #0xe
  40e958:	b.eq	40ec80 <ferror@plt+0xcf40>  // b.none
  40e95c:	ldrh	w0, [x21, #82]
  40e960:	cmp	w0, #0x8
  40e964:	b.eq	40ed54 <ferror@plt+0xd014>  // b.none
  40e968:	cmp	w0, #0x8c
  40e96c:	b.eq	40ed70 <ferror@plt+0xd030>  // b.none
  40e970:	cmp	w0, #0x3e
  40e974:	mov	w1, #0xb4                  	// #180
  40e978:	ccmp	w0, w1, #0x4, ne  // ne = any
  40e97c:	b.ne	40edcc <ferror@plt+0xd08c>  // b.any
  40e980:	cmn	w2, #0xfe
  40e984:	b.eq	40eddc <ferror@plt+0xd09c>  // b.none
  40e988:	cmp	w0, #0x32
  40e98c:	b.ne	40e9b0 <ferror@plt+0xcc70>  // b.any
  40e990:	ldrb	w0, [x21, #31]
  40e994:	mov	w1, #0xffffff00            	// #-256
  40e998:	cmp	w0, #0x1
  40e99c:	ccmp	w2, w1, #0x0, eq  // eq = none
  40e9a0:	b.eq	40ee18 <ferror@plt+0xd0d8>  // b.none
  40e9a4:	cmn	w2, #0xe0
  40e9a8:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  40e9ac:	b.eq	40ee0c <ferror@plt+0xd0cc>  // b.none
  40e9b0:	add	x0, sp, #0xf8
  40e9b4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e9b8:	add	x1, x1, #0xce0
  40e9bc:	bl	401980 <sprintf@plt>
  40e9c0:	add	x1, sp, #0xf8
  40e9c4:	b	40e668 <ferror@plt+0xc928>
  40e9c8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e9cc:	add	x1, x1, #0xc08
  40e9d0:	mov	w2, #0x5                   	// #5
  40e9d4:	mov	x0, #0x0                   	// #0
  40e9d8:	bl	401c70 <dcgettext@plt>
  40e9dc:	bl	401cc0 <printf@plt>
  40e9e0:	b	40d6e0 <ferror@plt+0xb9a0>
  40e9e4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40e9e8:	add	x1, x1, #0xa18
  40e9ec:	mov	w2, #0x5                   	// #5
  40e9f0:	mov	x0, #0x0                   	// #0
  40e9f4:	bl	401c70 <dcgettext@plt>
  40e9f8:	bl	401cc0 <printf@plt>
  40e9fc:	b	40d6e0 <ferror@plt+0xb9a0>
  40ea00:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ea04:	add	x1, x1, #0xb50
  40ea08:	mov	w2, #0x5                   	// #5
  40ea0c:	mov	x0, #0x0                   	// #0
  40ea10:	bl	401c70 <dcgettext@plt>
  40ea14:	bl	401cc0 <printf@plt>
  40ea18:	b	40d6e0 <ferror@plt+0xb9a0>
  40ea1c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ea20:	add	x1, x1, #0xaa8
  40ea24:	mov	w2, #0x5                   	// #5
  40ea28:	mov	x0, #0x0                   	// #0
  40ea2c:	bl	401c70 <dcgettext@plt>
  40ea30:	bl	401cc0 <printf@plt>
  40ea34:	b	40d6e0 <ferror@plt+0xb9a0>
  40ea38:	mov	w0, #0x1                   	// #1
  40ea3c:	str	w0, [sp, #192]
  40ea40:	b	40d87c <ferror@plt+0xbb3c>
  40ea44:	cbz	w22, 40ec50 <ferror@plt+0xcf10>
  40ea48:	cmp	w22, #0x1
  40ea4c:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ea50:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ea54:	add	x22, x22, #0x818
  40ea58:	b	40d8c4 <ferror@plt+0xbb84>
  40ea5c:	cmp	w22, #0x5
  40ea60:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ea64:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ea68:	add	x22, x22, #0x768
  40ea6c:	b	40d8c4 <ferror@plt+0xbb84>
  40ea70:	cmp	w22, #0x9
  40ea74:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ea78:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ea7c:	add	x22, x22, #0x740
  40ea80:	b	40d8c4 <ferror@plt+0xbb84>
  40ea84:	cmp	x23, #0xd
  40ea88:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ea8c:	adrp	x0, 475000 <warn@@Base+0x2e6c0>
  40ea90:	add	x0, x0, #0xe0
  40ea94:	add	x0, x0, #0x8f8
  40ea98:	ldr	x22, [x0, x23, lsl #3]
  40ea9c:	b	40d8c0 <ferror@plt+0xbb80>
  40eaa0:	cbz	w22, 40ec8c <ferror@plt+0xcf4c>
  40eaa4:	cmp	w22, #0x1
  40eaa8:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40eaac:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eab0:	add	x22, x22, #0x8f8
  40eab4:	b	40d8c4 <ferror@plt+0xbb84>
  40eab8:	cmp	w22, #0x7
  40eabc:	b.eq	40ee00 <ferror@plt+0xd0c0>  // b.none
  40eac0:	b.hi	40eaec <ferror@plt+0xcdac>  // b.pmore
  40eac4:	cmp	w22, #0x3
  40eac8:	b.eq	40eda8 <ferror@plt+0xd068>  // b.none
  40eacc:	b.ls	40eb14 <ferror@plt+0xcdd4>  // b.plast
  40ead0:	cmp	w22, #0x5
  40ead4:	b.eq	40ecf8 <ferror@plt+0xcfb8>  // b.none
  40ead8:	cmp	w22, #0x6
  40eadc:	b.ne	40eb98 <ferror@plt+0xce58>  // b.any
  40eae0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eae4:	add	x22, x22, #0x598
  40eae8:	b	40d8c4 <ferror@plt+0xbb84>
  40eaec:	cmp	w22, #0xb
  40eaf0:	b.eq	40edb4 <ferror@plt+0xd074>  // b.none
  40eaf4:	b.ls	40eb30 <ferror@plt+0xcdf0>  // b.plast
  40eaf8:	cmp	w22, #0x80
  40eafc:	b.eq	40ed04 <ferror@plt+0xcfc4>  // b.none
  40eb00:	cmp	w22, #0x81
  40eb04:	b.ne	40eb84 <ferror@plt+0xce44>  // b.any
  40eb08:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eb0c:	add	x22, x22, #0x880
  40eb10:	b	40d8c4 <ferror@plt+0xbb84>
  40eb14:	cmp	w22, #0x1
  40eb18:	b.eq	40ecec <ferror@plt+0xcfac>  // b.none
  40eb1c:	cmp	w22, #0x2
  40eb20:	b.ne	40ebac <ferror@plt+0xce6c>  // b.any
  40eb24:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eb28:	add	x22, x22, #0x628
  40eb2c:	b	40d8c4 <ferror@plt+0xbb84>
  40eb30:	cmp	w22, #0x9
  40eb34:	b.eq	40ece0 <ferror@plt+0xcfa0>  // b.none
  40eb38:	cmp	w22, #0xa
  40eb3c:	b.ne	40ebf4 <ferror@plt+0xceb4>  // b.any
  40eb40:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eb44:	add	x22, x22, #0x8e0
  40eb48:	b	40d8c4 <ferror@plt+0xbb84>
  40eb4c:	cmp	x23, #0x15
  40eb50:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40eb54:	adrp	x0, 476000 <warn@@Base+0x2f6c0>
  40eb58:	add	x0, x0, #0x1e0
  40eb5c:	add	x0, x0, #0x378
  40eb60:	ldr	x22, [x0, x23, lsl #3]
  40eb64:	b	40d8c0 <ferror@plt+0xbb80>
  40eb68:	cmp	x23, #0xc9
  40eb6c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40eb70:	adrp	x0, 46e000 <warn@@Base+0x276c0>
  40eb74:	add	x0, x0, #0xae0
  40eb78:	add	x0, x0, #0xd30
  40eb7c:	ldr	x22, [x0, x23, lsl #3]
  40eb80:	b	40d8c0 <ferror@plt+0xbb80>
  40eb84:	cmp	w22, #0xc
  40eb88:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40eb8c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eb90:	add	x22, x22, #0x7c0
  40eb94:	b	40d8c4 <ferror@plt+0xbb84>
  40eb98:	cmp	w22, #0x4
  40eb9c:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40eba0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eba4:	add	x22, x22, #0x898
  40eba8:	b	40d8c4 <ferror@plt+0xbb84>
  40ebac:	cbnz	w22, 40d7d8 <ferror@plt+0xba98>
  40ebb0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ebb4:	add	x22, x22, #0x5c0
  40ebb8:	b	40d8c4 <ferror@plt+0xbb84>
  40ebbc:	cbnz	w22, 40d7d8 <ferror@plt+0xba98>
  40ebc0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ebc4:	add	x22, x22, #0x6e0
  40ebc8:	b	40d8c4 <ferror@plt+0xbb84>
  40ebcc:	cmp	w22, #0xd
  40ebd0:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ebd4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ebd8:	add	x22, x22, #0x6b8
  40ebdc:	b	40d8c4 <ferror@plt+0xbb84>
  40ebe0:	cmp	w22, #0x7
  40ebe4:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ebe8:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ebec:	add	x22, x22, #0x650
  40ebf0:	b	40d8c4 <ferror@plt+0xbb84>
  40ebf4:	cmp	w22, #0x8
  40ebf8:	b.ne	40d7d8 <ferror@plt+0xba98>  // b.any
  40ebfc:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ec00:	add	x22, x22, #0x870
  40ec04:	b	40d8c4 <ferror@plt+0xbb84>
  40ec08:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40ec0c:	add	x0, x0, #0xbe0
  40ec10:	add	x0, x0, #0xe88
  40ec14:	ldr	x22, [x0, x23, lsl #3]
  40ec18:	b	40d8c0 <ferror@plt+0xbb80>
  40ec1c:	ldrb	w0, [x21, #72]
  40ec20:	cmp	x0, #0x2d
  40ec24:	b.eq	40ec30 <ferror@plt+0xcef0>  // b.none
  40ec28:	ldrb	w0, [x21, #31]
  40ec2c:	cbnz	w0, 40e3d0 <ferror@plt+0xc690>
  40ec30:	sub	x1, x23, #0x1
  40ec34:	cmp	x1, #0x14
  40ec38:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ec3c:	adrp	x0, 46f000 <warn@@Base+0x286c0>
  40ec40:	add	x0, x0, #0xbe0
  40ec44:	add	x0, x0, #0x698
  40ec48:	ldr	x22, [x0, x1, lsl #3]
  40ec4c:	b	40d8c0 <ferror@plt+0xbb80>
  40ec50:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ec54:	add	x22, x22, #0x5f8
  40ec58:	b	40d8c4 <ferror@plt+0xbb84>
  40ec5c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ec60:	add	x22, x22, #0x638
  40ec64:	b	40d8c4 <ferror@plt+0xbb84>
  40ec68:	cmp	x23, #0x1f
  40ec6c:	b.hi	40d7d8 <ferror@plt+0xba98>  // b.pmore
  40ec70:	ldr	x0, [sp, #200]
  40ec74:	add	x0, x0, #0x540
  40ec78:	ldr	x22, [x0, x23, lsl #3]
  40ec7c:	b	40d8c0 <ferror@plt+0xbb80>
  40ec80:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  40ec84:	add	x1, x1, #0x560
  40ec88:	b	40e668 <ferror@plt+0xc928>
  40ec8c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ec90:	add	x22, x22, #0x840
  40ec94:	b	40d8c4 <ferror@plt+0xbb84>
  40ec98:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40ec9c:	add	x1, x1, #0xcf0
  40eca0:	b	40e668 <ferror@plt+0xc928>
  40eca4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eca8:	add	x22, x22, #0x780
  40ecac:	b	40d8c4 <ferror@plt+0xbb84>
  40ecb0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ecb4:	add	x22, x22, #0x728
  40ecb8:	b	40d8c4 <ferror@plt+0xbb84>
  40ecbc:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ecc0:	add	x22, x22, #0x7d0
  40ecc4:	b	40d8c4 <ferror@plt+0xbb84>
  40ecc8:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eccc:	add	x22, x22, #0x700
  40ecd0:	b	40d8c4 <ferror@plt+0xbb84>
  40ecd4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ecd8:	add	x22, x22, #0x678
  40ecdc:	b	40d8c4 <ferror@plt+0xbb84>
  40ece0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ece4:	add	x22, x22, #0x8b0
  40ece8:	b	40d8c4 <ferror@plt+0xbb84>
  40ecec:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ecf0:	add	x22, x22, #0x5e8
  40ecf4:	b	40d8c4 <ferror@plt+0xbb84>
  40ecf8:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ecfc:	add	x22, x22, #0x908
  40ed00:	b	40d8c4 <ferror@plt+0xbb84>
  40ed04:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ed08:	add	x22, x22, #0x850
  40ed0c:	b	40d8c4 <ferror@plt+0xbb84>
  40ed10:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40ed14:	add	x1, x1, #0xc98
  40ed18:	mov	w2, #0x5                   	// #5
  40ed1c:	mov	x0, #0x0                   	// #0
  40ed20:	bl	401c70 <dcgettext@plt>
  40ed24:	mov	x1, x0
  40ed28:	b	40e668 <ferror@plt+0xc928>
  40ed2c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ed30:	add	x22, x22, #0x618
  40ed34:	b	40d8c4 <ferror@plt+0xbb84>
  40ed38:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40ed3c:	add	x1, x1, #0xca0
  40ed40:	mov	w2, #0x5                   	// #5
  40ed44:	mov	x0, #0x0                   	// #0
  40ed48:	bl	401c70 <dcgettext@plt>
  40ed4c:	mov	x1, x0
  40ed50:	b	40e668 <ferror@plt+0xc928>
  40ed54:	cmn	w2, #0xfd
  40ed58:	b.eq	40ed78 <ferror@plt+0xd038>  // b.none
  40ed5c:	cmn	w2, #0xfc
  40ed60:	b.ne	40e9b0 <ferror@plt+0xcc70>  // b.any
  40ed64:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ed68:	add	x1, x1, #0x950
  40ed6c:	b	40e668 <ferror@plt+0xc928>
  40ed70:	cmn	w2, #0x100
  40ed74:	b.ne	40e9b0 <ferror@plt+0xcc70>  // b.any
  40ed78:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ed7c:	add	x1, x1, #0x968
  40ed80:	b	40e668 <ferror@plt+0xc928>
  40ed84:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ed88:	add	x22, x22, #0x690
  40ed8c:	b	40d8c4 <ferror@plt+0xbb84>
  40ed90:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ed94:	add	x22, x22, #0x588
  40ed98:	b	40d8c4 <ferror@plt+0xbb84>
  40ed9c:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40eda0:	add	x22, x22, #0x790
  40eda4:	b	40d8c4 <ferror@plt+0xbb84>
  40eda8:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40edac:	add	x22, x22, #0x5d8
  40edb0:	b	40d8c4 <ferror@plt+0xbb84>
  40edb4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40edb8:	add	x22, x22, #0x8c8
  40edbc:	b	40d8c4 <ferror@plt+0xbb84>
  40edc0:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40edc4:	add	x22, x22, #0x828
  40edc8:	b	40d8c4 <ferror@plt+0xbb84>
  40edcc:	cmp	w0, #0xb5
  40edd0:	b.ne	40e988 <ferror@plt+0xcc48>  // b.any
  40edd4:	cmn	w2, #0xfe
  40edd8:	b.ne	40e9b0 <ferror@plt+0xcc70>  // b.any
  40eddc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ede0:	add	x1, x1, #0x958
  40ede4:	b	40e668 <ferror@plt+0xc928>
  40ede8:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40edec:	add	x22, x22, #0x6f0
  40edf0:	b	40d8c4 <ferror@plt+0xbb84>
  40edf4:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40edf8:	add	x22, x22, #0x808
  40edfc:	b	40d8c4 <ferror@plt+0xbb84>
  40ee00:	adrp	x22, 450000 <warn@@Base+0x96c0>
  40ee04:	add	x22, x22, #0x5a8
  40ee08:	b	40d8c4 <ferror@plt+0xbb84>
  40ee0c:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ee10:	add	x1, x1, #0x978
  40ee14:	b	40e668 <ferror@plt+0xc928>
  40ee18:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  40ee1c:	add	x1, x1, #0xcf8
  40ee20:	b	40e668 <ferror@plt+0xc928>
  40ee24:	nop
  40ee28:	stp	x29, x30, [sp, #-80]!
  40ee2c:	mov	x29, sp
  40ee30:	stp	x21, x22, [sp, #32]
  40ee34:	mov	w21, w3
  40ee38:	stp	x19, x20, [sp, #16]
  40ee3c:	mov	x20, x2
  40ee40:	stp	x23, x24, [sp, #48]
  40ee44:	mul	x23, x21, x2
  40ee48:	cmp	x23, x1
  40ee4c:	b.hi	40ef54 <ferror@plt+0xd214>  // b.pmore
  40ee50:	mov	x19, x0
  40ee54:	mov	x1, x21
  40ee58:	mov	x0, x2
  40ee5c:	str	x25, [sp, #64]
  40ee60:	bl	43e188 <ferror@plt+0x3c448>
  40ee64:	mov	x25, x0
  40ee68:	cbz	x0, 40efa4 <ferror@plt+0xd264>
  40ee6c:	ldr	x3, [x19]
  40ee70:	mov	x2, x20
  40ee74:	mov	x1, x21
  40ee78:	bl	401bb0 <fread@plt>
  40ee7c:	cmp	x20, x0
  40ee80:	b.ne	40eef8 <ferror@plt+0xd1b8>  // b.any
  40ee84:	mov	x1, #0x8                   	// #8
  40ee88:	bl	43e188 <ferror@plt+0x3c448>
  40ee8c:	mov	x23, x0
  40ee90:	cbz	x0, 40efe0 <ferror@plt+0xd2a0>
  40ee94:	sub	x19, x20, #0x1
  40ee98:	cbz	x20, 40eed4 <ferror@plt+0xd194>
  40ee9c:	madd	x20, x21, x19, x25
  40eea0:	adrp	x24, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40eea4:	mov	x22, x21
  40eea8:	add	x24, x24, #0x2a0
  40eeac:	nop
  40eeb0:	ldr	x2, [x24]
  40eeb4:	mov	x0, x20
  40eeb8:	mov	w1, w22
  40eebc:	sub	x20, x20, x21
  40eec0:	blr	x2
  40eec4:	str	x0, [x23, x19, lsl #3]
  40eec8:	sub	x19, x19, #0x1
  40eecc:	cmn	x19, #0x1
  40eed0:	b.ne	40eeb0 <ferror@plt+0xd170>  // b.any
  40eed4:	mov	x0, x25
  40eed8:	bl	401bc0 <free@plt>
  40eedc:	ldr	x25, [sp, #64]
  40eee0:	mov	x0, x23
  40eee4:	ldp	x19, x20, [sp, #16]
  40eee8:	ldp	x21, x22, [sp, #32]
  40eeec:	ldp	x23, x24, [sp, #48]
  40eef0:	ldp	x29, x30, [sp], #80
  40eef4:	ret
  40eef8:	mov	w2, #0x5                   	// #5
  40eefc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ef00:	mov	x0, #0x0                   	// #0
  40ef04:	add	x1, x1, #0xdf8
  40ef08:	bl	401c70 <dcgettext@plt>
  40ef0c:	mov	x19, x0
  40ef10:	mov	x1, x23
  40ef14:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40ef18:	add	x0, x0, #0xcd0
  40ef1c:	bl	403040 <ferror@plt+0x1300>
  40ef20:	mov	x1, x0
  40ef24:	mov	x0, x19
  40ef28:	bl	446368 <error@@Base>
  40ef2c:	mov	x23, #0x0                   	// #0
  40ef30:	mov	x0, x25
  40ef34:	bl	401bc0 <free@plt>
  40ef38:	mov	x0, x23
  40ef3c:	ldp	x19, x20, [sp, #16]
  40ef40:	ldp	x21, x22, [sp, #32]
  40ef44:	ldp	x23, x24, [sp, #48]
  40ef48:	ldr	x25, [sp, #64]
  40ef4c:	ldp	x29, x30, [sp], #80
  40ef50:	ret
  40ef54:	mov	w2, #0x5                   	// #5
  40ef58:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40ef5c:	mov	x0, #0x0                   	// #0
  40ef60:	add	x1, x1, #0xda0
  40ef64:	bl	401c70 <dcgettext@plt>
  40ef68:	mov	x19, x0
  40ef6c:	mov	x1, x20
  40ef70:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40ef74:	add	x0, x0, #0xcd0
  40ef78:	bl	403040 <ferror@plt+0x1300>
  40ef7c:	mov	x23, #0x0                   	// #0
  40ef80:	mov	x1, x0
  40ef84:	mov	x0, x19
  40ef88:	bl	446368 <error@@Base>
  40ef8c:	mov	x0, x23
  40ef90:	ldp	x19, x20, [sp, #16]
  40ef94:	ldp	x21, x22, [sp, #32]
  40ef98:	ldp	x23, x24, [sp, #48]
  40ef9c:	ldp	x29, x30, [sp], #80
  40efa0:	ret
  40efa4:	mov	w2, #0x5                   	// #5
  40efa8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40efac:	add	x1, x1, #0xdc8
  40efb0:	bl	401c70 <dcgettext@plt>
  40efb4:	mov	x1, x20
  40efb8:	mov	x19, x0
  40efbc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40efc0:	add	x0, x0, #0xcd0
  40efc4:	bl	403040 <ferror@plt+0x1300>
  40efc8:	mov	x23, #0x0                   	// #0
  40efcc:	mov	x1, x0
  40efd0:	mov	x0, x19
  40efd4:	bl	446368 <error@@Base>
  40efd8:	ldr	x25, [sp, #64]
  40efdc:	b	40eee0 <ferror@plt+0xd1a0>
  40efe0:	mov	w2, #0x5                   	// #5
  40efe4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40efe8:	add	x1, x1, #0xe28
  40efec:	bl	401c70 <dcgettext@plt>
  40eff0:	mov	x1, x20
  40eff4:	mov	x19, x0
  40eff8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  40effc:	add	x0, x0, #0xcd0
  40f000:	bl	403040 <ferror@plt+0x1300>
  40f004:	mov	x1, x0
  40f008:	mov	x0, x19
  40f00c:	bl	446368 <error@@Base>
  40f010:	b	40eed4 <ferror@plt+0xd194>
  40f014:	nop
  40f018:	stp	x29, x30, [sp, #-176]!
  40f01c:	mov	x29, sp
  40f020:	stp	x19, x20, [sp, #16]
  40f024:	mov	x20, x1
  40f028:	mov	x19, x4
  40f02c:	stp	x21, x22, [sp, #32]
  40f030:	mov	x21, x0
  40f034:	mov	x22, x7
  40f038:	stp	x23, x24, [sp, #48]
  40f03c:	mov	x23, x6
  40f040:	mov	x24, x5
  40f044:	stp	x25, x26, [sp, #64]
  40f048:	mov	x25, x2
  40f04c:	mov	x26, x3
  40f050:	ldr	x0, [sp, #176]
  40f054:	strh	wzr, [x6]
  40f058:	str	xzr, [x7]
  40f05c:	cbz	x0, 40f06c <ferror@plt+0xd32c>
  40f060:	ldr	x1, [sp, #176]
  40f064:	mov	x0, #0xffffffffffffffff    	// #-1
  40f068:	str	x0, [x1]
  40f06c:	ldp	x0, x1, [x25]
  40f070:	cmp	x1, x26
  40f074:	b.eq	40f120 <ferror@plt+0xd3e0>  // b.none
  40f078:	stp	x27, x28, [sp, #80]
  40f07c:	add	x27, x25, #0x10
  40f080:	mov	x1, x27
  40f084:	bl	4054f0 <ferror@plt+0x37b0>
  40f088:	ldp	x3, x5, [x26, #24]
  40f08c:	mov	w2, #0x5                   	// #5
  40f090:	ldr	x28, [x20]
  40f094:	str	x26, [x25, #8]
  40f098:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f09c:	mov	x0, #0x0                   	// #0
  40f0a0:	add	x1, x1, #0xe60
  40f0a4:	stp	x3, x5, [sp, #104]
  40f0a8:	bl	401c70 <dcgettext@plt>
  40f0ac:	ldp	x3, x5, [sp, #104]
  40f0b0:	mov	x6, x0
  40f0b4:	mov	x4, #0x1                   	// #1
  40f0b8:	add	x2, x28, #0x10
  40f0bc:	add	x1, x28, #0x8
  40f0c0:	mov	x0, #0x0                   	// #0
  40f0c4:	bl	405718 <ferror@plt+0x39d8>
  40f0c8:	ldr	w5, [x21, #100]
  40f0cc:	mov	w4, #0x50                  	// #80
  40f0d0:	ldr	x3, [x21, #112]
  40f0d4:	str	x0, [x25]
  40f0d8:	stp	xzr, xzr, [x25, #16]
  40f0dc:	umaddl	x6, w5, w4, x3
  40f0e0:	cmp	x3, x6
  40f0e4:	b.cs	40f110 <ferror@plt+0xd3d0>  // b.hs, b.nlast
  40f0e8:	mov	x2, x3
  40f0ec:	ldr	w1, [x2, #44]
  40f0f0:	cmp	w1, w5
  40f0f4:	b.cs	40f104 <ferror@plt+0xd3c4>  // b.hs, b.nlast
  40f0f8:	umaddl	x1, w1, w4, x3
  40f0fc:	cmp	x26, x1
  40f100:	b.eq	40f1e0 <ferror@plt+0xd4a0>  // b.none
  40f104:	add	x2, x2, #0x50
  40f108:	cmp	x2, x6
  40f10c:	b.cc	40f0ec <ferror@plt+0xd3ac>  // b.lo, b.ul, b.last
  40f110:	mov	x1, #0x0                   	// #0
  40f114:	ldp	x27, x28, [sp, #80]
  40f118:	str	x1, [x25, #40]
  40f11c:	nop
  40f120:	cbz	x0, 40f218 <ferror@plt+0xd4d8>
  40f124:	ldr	x1, [x26, #32]
  40f128:	cmp	x1, #0x3
  40f12c:	b.ls	40f218 <ferror@plt+0xd4d8>  // b.plast
  40f130:	sub	x1, x1, #0x4
  40f134:	cmp	x1, x19
  40f138:	b.cc	40f218 <ferror@plt+0xd4d8>  // b.lo, b.ul, b.last
  40f13c:	tbnz	x19, #63, 40f218 <ferror@plt+0xd4d8>
  40f140:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40f144:	stp	x27, x28, [sp, #80]
  40f148:	add	x0, x0, x19
  40f14c:	ldr	x2, [x2, #672]
  40f150:	mov	w1, #0x4                   	// #4
  40f154:	blr	x2
  40f158:	str	w0, [sp, #124]
  40f15c:	ldr	x2, [x25, #16]
  40f160:	mov	x27, x0
  40f164:	cbz	x2, 40f480 <ferror@plt+0xd740>
  40f168:	ldr	x4, [x25, #24]
  40f16c:	ldr	x28, [x25, #40]
  40f170:	add	x0, x4, x4, lsl #1
  40f174:	add	x0, x2, x0, lsl #3
  40f178:	cmp	x28, x0
  40f17c:	b.eq	40f1b4 <ferror@plt+0xd474>  // b.none
  40f180:	adrp	x0, 477000 <warn@@Base+0x306c0>
  40f184:	add	x0, x0, #0x2e0
  40f188:	add	x0, x0, #0xd8
  40f18c:	str	wzr, [sp, #104]
  40f190:	str	x0, [sp, #136]
  40f194:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40f198:	add	x0, x0, #0xfb8
  40f19c:	str	x0, [sp, #144]
  40f1a0:	ldr	x0, [x28]
  40f1a4:	cmp	x19, x0
  40f1a8:	b.cs	40f268 <ferror@plt+0xd528>  // b.hs, b.nlast
  40f1ac:	ldr	w0, [sp, #104]
  40f1b0:	cbz	w0, 40f250 <ferror@plt+0xd510>
  40f1b4:	ldr	w0, [sp, #124]
  40f1b8:	str	w0, [x24]
  40f1bc:	str	x28, [x25, #40]
  40f1c0:	mov	w0, #0x1                   	// #1
  40f1c4:	ldp	x19, x20, [sp, #16]
  40f1c8:	ldp	x21, x22, [sp, #32]
  40f1cc:	ldp	x23, x24, [sp, #48]
  40f1d0:	ldp	x25, x26, [sp, #64]
  40f1d4:	ldp	x27, x28, [sp, #80]
  40f1d8:	ldp	x29, x30, [sp], #176
  40f1dc:	ret
  40f1e0:	ldr	w1, [x2, #4]
  40f1e4:	cmp	w1, #0x9
  40f1e8:	ccmp	w1, #0x4, #0x4, ne  // ne = any
  40f1ec:	b.ne	40f104 <ferror@plt+0xd3c4>  // b.any
  40f1f0:	ldr	x0, [x20]
  40f1f4:	str	w1, [x25, #32]
  40f1f8:	cmp	w1, #0x9
  40f1fc:	mov	x3, x27
  40f200:	add	x4, x25, #0x18
  40f204:	ldp	x1, x2, [x2, #24]
  40f208:	b.eq	40f234 <ferror@plt+0xd4f4>  // b.none
  40f20c:	bl	406d80 <ferror@plt+0x5040>
  40f210:	cbnz	w0, 40f23c <ferror@plt+0xd4fc>
  40f214:	ldp	x27, x28, [sp, #80]
  40f218:	mov	w0, #0x0                   	// #0
  40f21c:	ldp	x19, x20, [sp, #16]
  40f220:	ldp	x21, x22, [sp, #32]
  40f224:	ldp	x23, x24, [sp, #48]
  40f228:	ldp	x25, x26, [sp, #64]
  40f22c:	ldp	x29, x30, [sp], #176
  40f230:	ret
  40f234:	bl	4059c0 <ferror@plt+0x3c80>
  40f238:	cbz	w0, 40f214 <ferror@plt+0xd4d4>
  40f23c:	ldr	x1, [x25, #16]
  40f240:	ldr	x0, [x25]
  40f244:	ldp	x27, x28, [sp, #80]
  40f248:	str	x1, [x25, #40]
  40f24c:	b	40f120 <ferror@plt+0xd3e0>
  40f250:	ldr	x0, [x2]
  40f254:	mov	x28, x2
  40f258:	cmp	x19, x0
  40f25c:	b.cc	40f1b4 <ferror@plt+0xd474>  // b.lo, b.ul, b.last
  40f260:	mov	w1, #0x1                   	// #1
  40f264:	str	w1, [sp, #104]
  40f268:	tst	x0, #0x3
  40f26c:	b.ne	40f3b0 <ferror@plt+0xd670>  // b.any
  40f270:	cmp	x0, x19
  40f274:	b.cc	40f398 <ferror@plt+0xd658>  // b.lo, b.ul, b.last
  40f278:	ldr	x6, [x20, #8]
  40f27c:	cbz	x6, 40f398 <ferror@plt+0xd658>
  40f280:	ldr	w1, [x25, #32]
  40f284:	cmp	w1, #0x9
  40f288:	b.eq	40f3e8 <ferror@plt+0xd6a8>  // b.none
  40f28c:	cmp	w1, #0x4
  40f290:	b.ne	40f4e0 <ferror@plt+0xd7a0>  // b.any
  40f294:	ldr	x26, [x28, #16]
  40f298:	ldr	x1, [x28, #8]
  40f29c:	ldr	x8, [x20, #16]
  40f2a0:	lsr	x5, x1, #8
  40f2a4:	cmp	x8, x1, lsr #8
  40f2a8:	b.ls	40f4b8 <ferror@plt+0xd778>  // b.plast
  40f2ac:	ldr	x10, [x25, #8]
  40f2b0:	lsl	x5, x5, #5
  40f2b4:	add	x3, x6, x5
  40f2b8:	ldrh	w8, [x21, #82]
  40f2bc:	str	x3, [sp, #128]
  40f2c0:	ldr	x9, [x6, x5]
  40f2c4:	cmp	w8, #0x28
  40f2c8:	ldr	x5, [x10, #16]
  40f2cc:	add	x26, x26, x9
  40f2d0:	add	x0, x0, x5
  40f2d4:	sub	x0, x26, x0
  40f2d8:	str	x0, [sp, #112]
  40f2dc:	b.eq	40f3fc <ferror@plt+0xd6bc>  // b.none
  40f2e0:	cmp	w8, #0x8c
  40f2e4:	b.ne	40f500 <ferror@plt+0xd7c0>  // b.any
  40f2e8:	ldr	x0, [sp, #136]
  40f2ec:	and	x1, x1, #0xff
  40f2f0:	ldr	x5, [x0, x1, lsl #3]
  40f2f4:	cbz	x5, 40f378 <ferror@plt+0xd638>
  40f2f8:	ldr	x1, [sp, #144]
  40f2fc:	mov	x0, x5
  40f300:	stp	x2, x4, [sp, #152]
  40f304:	str	x5, [sp, #168]
  40f308:	bl	401ba0 <strcmp@plt>
  40f30c:	ldp	x2, x4, [sp, #152]
  40f310:	cbz	w0, 40f398 <ferror@plt+0xd658>
  40f314:	ldr	x5, [sp, #168]
  40f318:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f31c:	add	x1, x1, #0xfc8
  40f320:	str	x5, [sp, #152]
  40f324:	mov	x0, x5
  40f328:	bl	401ba0 <strcmp@plt>
  40f32c:	ldr	x5, [sp, #152]
  40f330:	cbnz	w0, 40f490 <ferror@plt+0xd750>
  40f334:	ldr	x0, [sp, #112]
  40f338:	lsr	x0, x0, #1
  40f33c:	str	x0, [sp, #112]
  40f340:	ldr	x2, [sp, #128]
  40f344:	mov	w1, w27
  40f348:	ldr	w3, [sp, #112]
  40f34c:	ldr	w0, [x2, #28]
  40f350:	strh	w0, [x23]
  40f354:	bfxil	w1, w3, #0, #31
  40f358:	ldr	x0, [sp, #176]
  40f35c:	str	x26, [x22]
  40f360:	str	w1, [sp, #124]
  40f364:	cbz	x0, 40f1b4 <ferror@plt+0xd474>
  40f368:	ldr	x1, [sp, #176]
  40f36c:	ldr	x0, [x2, #16]
  40f370:	str	x0, [x1]
  40f374:	b	40f1b4 <ferror@plt+0xd474>
  40f378:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f37c:	add	x1, x1, #0xf88
  40f380:	mov	w2, #0x5                   	// #5
  40f384:	mov	x0, #0x0                   	// #0
  40f388:	bl	401c70 <dcgettext@plt>
  40f38c:	ldrb	w1, [x28, #8]
  40f390:	bl	446940 <warn@@Base>
  40f394:	ldp	x2, x4, [x25, #16]
  40f398:	add	x0, x4, x4, lsl #1
  40f39c:	add	x28, x28, #0x18
  40f3a0:	add	x0, x2, x0, lsl #3
  40f3a4:	cmp	x28, x0
  40f3a8:	b.ne	40f1a0 <ferror@plt+0xd460>  // b.any
  40f3ac:	b	40f1b4 <ferror@plt+0xd474>
  40f3b0:	mov	w2, #0x5                   	// #5
  40f3b4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f3b8:	mov	x0, #0x0                   	// #0
  40f3bc:	add	x1, x1, #0xe70
  40f3c0:	bl	401c70 <dcgettext@plt>
  40f3c4:	add	x28, x28, #0x18
  40f3c8:	ldur	x1, [x28, #-24]
  40f3cc:	bl	446940 <warn@@Base>
  40f3d0:	ldp	x2, x4, [x25, #16]
  40f3d4:	add	x0, x4, x4, lsl #1
  40f3d8:	add	x0, x2, x0, lsl #3
  40f3dc:	cmp	x28, x0
  40f3e0:	b.ne	40f1a0 <ferror@plt+0xd460>  // b.any
  40f3e4:	b	40f1b4 <ferror@plt+0xd474>
  40f3e8:	tst	x27, #0x40000000
  40f3ec:	and	x26, x27, #0x7fffffff
  40f3f0:	orr	x1, x27, #0xffffffff80000000
  40f3f4:	csel	x26, x1, x26, ne  // ne = any
  40f3f8:	b	40f298 <ferror@plt+0xd558>
  40f3fc:	adrp	x0, 471000 <warn@@Base+0x2a6c0>
  40f400:	add	x0, x0, #0xde0
  40f404:	and	x1, x1, #0xff
  40f408:	add	x0, x0, #0x798
  40f40c:	ldr	x5, [x0, x1, lsl #3]
  40f410:	cbz	x5, 40f4a8 <ferror@plt+0xd768>
  40f414:	mov	x0, x5
  40f418:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f41c:	add	x1, x1, #0xf38
  40f420:	stp	x2, x4, [sp, #152]
  40f424:	str	x5, [sp, #168]
  40f428:	bl	401ba0 <strcmp@plt>
  40f42c:	ldp	x2, x4, [sp, #152]
  40f430:	cbz	w0, 40f398 <ferror@plt+0xd658>
  40f434:	ldr	x5, [sp, #168]
  40f438:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f43c:	add	x1, x1, #0xf48
  40f440:	str	x5, [sp, #152]
  40f444:	mov	x0, x5
  40f448:	bl	401ba0 <strcmp@plt>
  40f44c:	ldr	x5, [sp, #152]
  40f450:	cbz	w0, 40f340 <ferror@plt+0xd600>
  40f454:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f458:	add	x1, x1, #0xf58
  40f45c:	mov	w2, #0x5                   	// #5
  40f460:	mov	x0, #0x0                   	// #0
  40f464:	str	x5, [sp, #112]
  40f468:	bl	401c70 <dcgettext@plt>
  40f46c:	ldr	x5, [sp, #112]
  40f470:	mov	x1, x5
  40f474:	bl	446940 <warn@@Base>
  40f478:	ldp	x2, x4, [x25, #16]
  40f47c:	b	40f398 <ferror@plt+0xd658>
  40f480:	mov	w0, #0x1                   	// #1
  40f484:	str	w27, [x24]
  40f488:	ldp	x27, x28, [sp, #80]
  40f48c:	b	40f21c <ferror@plt+0xd4dc>
  40f490:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f494:	mov	w2, #0x5                   	// #5
  40f498:	add	x1, x1, #0xfd8
  40f49c:	mov	x0, #0x0                   	// #0
  40f4a0:	str	x5, [sp, #112]
  40f4a4:	b	40f468 <ferror@plt+0xd728>
  40f4a8:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f4ac:	mov	w2, #0x5                   	// #5
  40f4b0:	add	x1, x1, #0xf08
  40f4b4:	b	40f384 <ferror@plt+0xd644>
  40f4b8:	mov	w2, #0x5                   	// #5
  40f4bc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f4c0:	mov	x0, #0x0                   	// #0
  40f4c4:	add	x1, x1, #0xed0
  40f4c8:	bl	401c70 <dcgettext@plt>
  40f4cc:	ldr	x1, [x28, #8]
  40f4d0:	ldr	x2, [x20, #16]
  40f4d4:	lsr	x1, x1, #8
  40f4d8:	bl	446368 <error@@Base>
  40f4dc:	b	40f1b4 <ferror@plt+0xd474>
  40f4e0:	mov	w2, #0x5                   	// #5
  40f4e4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  40f4e8:	mov	x0, #0x0                   	// #0
  40f4ec:	add	x1, x1, #0xea0
  40f4f0:	bl	401c70 <dcgettext@plt>
  40f4f4:	ldr	w1, [x25, #32]
  40f4f8:	bl	446368 <error@@Base>
  40f4fc:	b	40f1b4 <ferror@plt+0xd474>
  40f500:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f504:	add	x1, x1, #0x8
  40f508:	mov	w2, #0x5                   	// #5
  40f50c:	mov	x0, #0x0                   	// #0
  40f510:	bl	401c70 <dcgettext@plt>
  40f514:	bl	446940 <warn@@Base>
  40f518:	b	40f1b4 <ferror@plt+0xd474>
  40f51c:	nop
  40f520:	stp	x29, x30, [sp, #-80]!
  40f524:	mov	x29, sp
  40f528:	stp	x19, x20, [sp, #16]
  40f52c:	mov	w19, w2
  40f530:	stp	x21, x22, [sp, #32]
  40f534:	mov	x22, x0
  40f538:	stp	x23, x24, [sp, #48]
  40f53c:	and	w23, w3, #0xff
  40f540:	ldr	w24, [x1]
  40f544:	cmp	w24, w2
  40f548:	b.ls	40f574 <ferror@plt+0xd834>  // b.plast
  40f54c:	ldr	x20, [x22]
  40f550:	cbz	x20, 40f560 <ferror@plt+0xd820>
  40f554:	ldrb	w3, [x20, w19, uxtw]
  40f558:	orr	w23, w23, w3
  40f55c:	strb	w23, [x20, w19, uxtw]
  40f560:	ldp	x19, x20, [sp, #16]
  40f564:	ldp	x21, x22, [sp, #32]
  40f568:	ldp	x23, x24, [sp, #48]
  40f56c:	ldp	x29, x30, [sp], #80
  40f570:	ret
  40f574:	mov	x21, x1
  40f578:	add	w0, w2, #0x1
  40f57c:	mov	x1, #0x1                   	// #1
  40f580:	stp	x25, x26, [sp, #64]
  40f584:	bl	401aa0 <calloc@plt>
  40f588:	add	w26, w19, #0x1
  40f58c:	mov	x20, x0
  40f590:	cbz	x0, 40f5c0 <ferror@plt+0xd880>
  40f594:	ldr	x25, [x22]
  40f598:	cbz	x25, 40f5b0 <ferror@plt+0xd870>
  40f59c:	mov	w2, w24
  40f5a0:	mov	x1, x25
  40f5a4:	bl	4018d0 <memcpy@plt>
  40f5a8:	mov	x0, x25
  40f5ac:	bl	401bc0 <free@plt>
  40f5b0:	str	x20, [x22]
  40f5b4:	str	w26, [x21]
  40f5b8:	ldp	x25, x26, [sp, #64]
  40f5bc:	b	40f554 <ferror@plt+0xd814>
  40f5c0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f5c4:	add	x1, x1, #0x40
  40f5c8:	mov	w2, #0x5                   	// #5
  40f5cc:	bl	401c70 <dcgettext@plt>
  40f5d0:	bl	446368 <error@@Base>
  40f5d4:	ldp	x25, x26, [sp, #64]
  40f5d8:	b	40f54c <ferror@plt+0xd80c>
  40f5dc:	nop
  40f5e0:	sub	sp, sp, #0x110
  40f5e4:	stp	x29, x30, [sp, #16]
  40f5e8:	add	x29, sp, #0x10
  40f5ec:	stp	x19, x20, [sp, #32]
  40f5f0:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  40f5f4:	add	x20, x20, #0x420
  40f5f8:	mov	x19, x0
  40f5fc:	ldr	w0, [x20, #1320]
  40f600:	cbz	w0, 40f7ec <ferror@plt+0xdaac>
  40f604:	stp	x23, x24, [sp, #64]
  40f608:	ldr	w24, [x20, #1324]
  40f60c:	stp	x21, x22, [sp, #48]
  40f610:	cbnz	w24, 40f800 <ferror@plt+0xdac0>
  40f614:	ldr	w3, [x19, #100]
  40f618:	mov	x22, #0x0                   	// #0
  40f61c:	ldr	x21, [x19, #112]
  40f620:	cbz	w3, 40f7b4 <ferror@plt+0xda74>
  40f624:	stp	x25, x26, [sp, #80]
  40f628:	adrp	x26, 451000 <warn@@Base+0xa6c0>
  40f62c:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  40f630:	add	x26, x26, #0x2e8
  40f634:	add	x25, x25, #0xf58
  40f638:	stp	x27, x28, [sp, #96]
  40f63c:	b	40f650 <ferror@plt+0xd910>
  40f640:	add	x22, x22, #0x1
  40f644:	add	x21, x21, #0x50
  40f648:	cmp	x22, w3, uxtw
  40f64c:	b.cs	40f7a8 <ferror@plt+0xda68>  // b.hs, b.nlast
  40f650:	ldr	w0, [x21, #4]
  40f654:	cmp	w0, #0x4
  40f658:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40f65c:	b.ne	40f640 <ferror@plt+0xd900>  // b.any
  40f660:	ldr	x23, [x21, #32]
  40f664:	cbz	x23, 40f640 <ferror@plt+0xd900>
  40f668:	mov	x1, x26
  40f66c:	mov	w2, #0x5                   	// #5
  40f670:	mov	x0, #0x0                   	// #0
  40f674:	ldr	x27, [x21, #24]
  40f678:	bl	401c70 <dcgettext@plt>
  40f67c:	bl	401cc0 <printf@plt>
  40f680:	ldr	x0, [x19, #128]
  40f684:	cbz	x0, 40f988 <ferror@plt+0xdc48>
  40f688:	mov	x2, x21
  40f68c:	add	x1, x19, #0x88
  40f690:	add	x0, x19, #0x80
  40f694:	bl	4050f8 <ferror@plt+0x33b8>
  40f698:	adrp	x2, 450000 <warn@@Base+0x96c0>
  40f69c:	mov	x1, x0
  40f6a0:	add	x0, x2, #0x320
  40f6a4:	bl	401cc0 <printf@plt>
  40f6a8:	ldr	x28, [x21, #56]
  40f6ac:	mov	w4, #0x5                   	// #5
  40f6b0:	mov	x2, x25
  40f6b4:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f6b8:	mov	x0, #0x0                   	// #0
  40f6bc:	add	x1, x1, #0xf90
  40f6c0:	udiv	x28, x23, x28
  40f6c4:	mov	x3, x28
  40f6c8:	bl	401c20 <dcngettext@plt>
  40f6cc:	mov	x1, x27
  40f6d0:	mov	x2, x28
  40f6d4:	bl	401cc0 <printf@plt>
  40f6d8:	ldr	w0, [x21, #40]
  40f6dc:	ldr	w1, [x21, #4]
  40f6e0:	cmp	w1, #0x4
  40f6e4:	cset	w7, eq  // eq = none
  40f6e8:	cbz	w0, 40f8f4 <ferror@plt+0xdbb4>
  40f6ec:	ldr	w3, [x19, #100]
  40f6f0:	cmp	w0, w3
  40f6f4:	b.cs	40f8f4 <ferror@plt+0xdbb4>  // b.hs, b.nlast
  40f6f8:	ldr	x28, [x19, #112]
  40f6fc:	mov	w1, #0x50                  	// #80
  40f700:	umaddl	x28, w0, w1, x28
  40f704:	ldr	w0, [x28, #4]
  40f708:	cmp	w0, #0x2
  40f70c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40f710:	b.ne	40f640 <ferror@plt+0xd900>  // b.any
  40f714:	ldr	w0, [x20]
  40f718:	add	x2, sp, #0xe8
  40f71c:	str	w7, [sp, #120]
  40f720:	mov	x1, x28
  40f724:	cbz	w0, 40f9d8 <ferror@plt+0xdc98>
  40f728:	mov	x0, x19
  40f72c:	bl	405c70 <ferror@plt+0x3f30>
  40f730:	ldr	w7, [sp, #120]
  40f734:	mov	x8, x0
  40f738:	cbz	x8, 40f794 <ferror@plt+0xda54>
  40f73c:	ldr	w3, [x28, #40]
  40f740:	cbz	w3, 40f750 <ferror@plt+0xda10>
  40f744:	ldr	w0, [x19, #100]
  40f748:	cmp	w3, w0
  40f74c:	b.cc	40fc8c <ferror@plt+0xdf4c>  // b.lo, b.ul, b.last
  40f750:	ldr	w0, [x28, #4]
  40f754:	mov	x3, x8
  40f758:	ldr	x4, [sp, #232]
  40f75c:	cmp	w0, #0xb
  40f760:	cset	w0, eq  // eq = none
  40f764:	str	w0, [sp]
  40f768:	mov	x2, x23
  40f76c:	mov	x1, x27
  40f770:	mov	x0, x19
  40f774:	mov	x6, #0x0                   	// #0
  40f778:	mov	x5, #0x0                   	// #0
  40f77c:	str	x8, [sp, #120]
  40f780:	bl	40d3f8 <ferror@plt+0xb6b8>
  40f784:	ldr	x8, [sp, #120]
  40f788:	mov	x0, x8
  40f78c:	mov	w24, #0x1                   	// #1
  40f790:	bl	401bc0 <free@plt>
  40f794:	ldr	w3, [x19, #100]
  40f798:	add	x22, x22, #0x1
  40f79c:	add	x21, x21, #0x50
  40f7a0:	cmp	x22, w3, uxtw
  40f7a4:	b.cc	40f650 <ferror@plt+0xd910>  // b.lo, b.ul, b.last
  40f7a8:	cbnz	w24, 40f93c <ferror@plt+0xdbfc>
  40f7ac:	ldp	x25, x26, [sp, #80]
  40f7b0:	ldp	x27, x28, [sp, #96]
  40f7b4:	ldr	x2, [x20, #1392]
  40f7b8:	ldr	x0, [x20, #1472]
  40f7bc:	ldr	x1, [x20, #1344]
  40f7c0:	orr	x0, x0, x2
  40f7c4:	orr	x0, x0, x1
  40f7c8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f7cc:	add	x1, x1, #0x300
  40f7d0:	cbnz	x0, 40ffa0 <ferror@plt+0xe260>
  40f7d4:	mov	w2, #0x5                   	// #5
  40f7d8:	mov	x0, #0x0                   	// #0
  40f7dc:	bl	401c70 <dcgettext@plt>
  40f7e0:	bl	401cc0 <printf@plt>
  40f7e4:	ldp	x21, x22, [sp, #48]
  40f7e8:	ldp	x23, x24, [sp, #64]
  40f7ec:	mov	w0, #0x1                   	// #1
  40f7f0:	ldp	x29, x30, [sp, #16]
  40f7f4:	ldp	x19, x20, [sp, #32]
  40f7f8:	add	sp, sp, #0x110
  40f7fc:	ret
  40f800:	stp	x27, x28, [sp, #96]
  40f804:	add	x28, x20, #0x530
  40f808:	mov	w0, #0x12                  	// #18
  40f80c:	stp	x25, x26, [sp, #80]
  40f810:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f814:	adrp	x23, 478000 <warn@@Base+0x316c0>
  40f818:	ldr	x22, [x28, w0, sxtw #3]
  40f81c:	add	x23, x23, #0x3e0
  40f820:	add	x21, x23, #0x7b8
  40f824:	add	x8, x1, #0x78
  40f828:	adrp	x26, 468000 <warn@@Base+0x216c0>
  40f82c:	add	x23, x23, #0x800
  40f830:	add	x26, x26, #0x298
  40f834:	mov	w25, #0x0                   	// #0
  40f838:	mov	w1, #0x11                  	// #17
  40f83c:	mov	w24, #0x0                   	// #0
  40f840:	cbz	x22, 40f8d4 <ferror@plt+0xdb94>
  40f844:	cmn	w25, #0x1
  40f848:	b.eq	40f960 <ferror@plt+0xdc20>  // b.none
  40f84c:	mov	w24, #0x1                   	// #1
  40f850:	mov	w2, #0x5                   	// #5
  40f854:	mov	x0, #0x0                   	// #0
  40f858:	ldr	x27, [x28, w1, sxtw #3]
  40f85c:	mov	x1, x8
  40f860:	bl	401c70 <dcgettext@plt>
  40f864:	mov	x3, x22
  40f868:	mov	x2, x27
  40f86c:	mov	x1, x26
  40f870:	bl	401cc0 <printf@plt>
  40f874:	mov	x2, x22
  40f878:	mov	x1, x27
  40f87c:	mov	x0, x19
  40f880:	bl	409c10 <ferror@plt+0x7ed0>
  40f884:	add	x8, x20, #0x460
  40f888:	mov	w1, #0x1                   	// #1
  40f88c:	mov	w7, w25
  40f890:	mov	x2, x22
  40f894:	ldp	x5, x6, [x8]
  40f898:	ldp	x4, x3, [x8, #464]
  40f89c:	str	w1, [sp]
  40f8a0:	mov	x1, x0
  40f8a4:	mov	x0, x19
  40f8a8:	bl	40d3f8 <ferror@plt+0xb6b8>
  40f8ac:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  40f8b0:	add	x8, x0, #0x78
  40f8b4:	add	x21, x21, #0x18
  40f8b8:	cmp	x23, x21
  40f8bc:	b.eq	40f924 <ferror@plt+0xdbe4>  // b.none
  40f8c0:	ldp	w1, w0, [x21, #8]
  40f8c4:	ldr	w25, [x21, #16]
  40f8c8:	ldr	x26, [x21]
  40f8cc:	ldr	x22, [x28, w0, sxtw #3]
  40f8d0:	cbnz	x22, 40f844 <ferror@plt+0xdb04>
  40f8d4:	cmn	w25, #0x1
  40f8d8:	b.ne	40f8b4 <ferror@plt+0xdb74>  // b.any
  40f8dc:	cmp	w1, #0x17
  40f8e0:	b.ne	40f8b4 <ferror@plt+0xdb74>  // b.any
  40f8e4:	ldr	x0, [x28, #160]
  40f8e8:	cmp	x0, #0x7
  40f8ec:	b.ne	40f978 <ferror@plt+0xdc38>  // b.any
  40f8f0:	b	40f8b4 <ferror@plt+0xdb74>
  40f8f4:	str	wzr, [sp]
  40f8f8:	mov	x3, #0x0                   	// #0
  40f8fc:	mov	x2, x23
  40f900:	mov	x1, x27
  40f904:	mov	x0, x19
  40f908:	mov	x6, #0x0                   	// #0
  40f90c:	mov	x5, #0x0                   	// #0
  40f910:	mov	x4, #0x0                   	// #0
  40f914:	bl	40d3f8 <ferror@plt+0xb6b8>
  40f918:	mov	w24, #0x1                   	// #1
  40f91c:	ldr	w3, [x19, #100]
  40f920:	b	40f640 <ferror@plt+0xd900>
  40f924:	ldrh	w1, [x19, #82]
  40f928:	ldrb	w0, [x19, #31]
  40f92c:	cmp	w1, #0x32
  40f930:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  40f934:	b.eq	40f9ec <ferror@plt+0xdcac>  // b.none
  40f938:	cbz	w24, 40f99c <ferror@plt+0xdc5c>
  40f93c:	mov	w0, #0x1                   	// #1
  40f940:	ldp	x29, x30, [sp, #16]
  40f944:	ldp	x19, x20, [sp, #32]
  40f948:	ldp	x21, x22, [sp, #48]
  40f94c:	ldp	x23, x24, [sp, #64]
  40f950:	ldp	x25, x26, [sp, #80]
  40f954:	ldp	x27, x28, [sp, #96]
  40f958:	add	sp, sp, #0x110
  40f95c:	ret
  40f960:	cmp	w1, #0x17
  40f964:	b.ne	40f84c <ferror@plt+0xdb0c>  // b.any
  40f968:	ldr	x0, [x28, #160]
  40f96c:	mov	w24, #0x1                   	// #1
  40f970:	cmp	x0, #0x7
  40f974:	b.eq	410000 <ferror@plt+0xe2c0>  // b.none
  40f978:	cmp	x0, #0x11
  40f97c:	csetm	w25, ne  // ne = any
  40f980:	cbz	x22, 40f8b4 <ferror@plt+0xdb74>
  40f984:	b	40f850 <ferror@plt+0xdb10>
  40f988:	ldr	w1, [x21]
  40f98c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  40f990:	add	x0, x0, #0x318
  40f994:	bl	401cc0 <printf@plt>
  40f998:	b	40f6a8 <ferror@plt+0xd968>
  40f99c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40f9a0:	add	x1, x1, #0x2b0
  40f9a4:	mov	w2, #0x5                   	// #5
  40f9a8:	mov	x0, #0x0                   	// #0
  40f9ac:	bl	401c70 <dcgettext@plt>
  40f9b0:	bl	401cc0 <printf@plt>
  40f9b4:	mov	w0, #0x1                   	// #1
  40f9b8:	ldp	x29, x30, [sp, #16]
  40f9bc:	ldp	x19, x20, [sp, #32]
  40f9c0:	ldp	x21, x22, [sp, #48]
  40f9c4:	ldp	x23, x24, [sp, #64]
  40f9c8:	ldp	x25, x26, [sp, #80]
  40f9cc:	ldp	x27, x28, [sp, #96]
  40f9d0:	add	sp, sp, #0x110
  40f9d4:	ret
  40f9d8:	mov	x0, x19
  40f9dc:	bl	4060b8 <ferror@plt+0x4378>
  40f9e0:	ldr	w7, [sp, #120]
  40f9e4:	mov	x8, x0
  40f9e8:	b	40f738 <ferror@plt+0xd9f8>
  40f9ec:	ldr	x23, [x20, #1600]
  40f9f0:	stp	xzr, xzr, [sp, #216]
  40f9f4:	ldr	x0, [x20, #1608]
  40f9f8:	stp	xzr, xzr, [sp, #232]
  40f9fc:	stp	xzr, xzr, [sp, #248]
  40fa00:	add	x0, x23, x0, lsl #4
  40fa04:	str	xzr, [sp, #264]
  40fa08:	cmp	x23, x0
  40fa0c:	b.cs	40f93c <ferror@plt+0xdbfc>  // b.hs, b.nlast
  40fa10:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  40fa14:	add	x0, x0, #0x2a0
  40fa18:	stp	x0, xzr, [sp, #152]
  40fa1c:	mov	w0, #0x1                   	// #1
  40fa20:	str	xzr, [sp, #168]
  40fa24:	str	w0, [sp, #188]
  40fa28:	str	xzr, [sp, #200]
  40fa2c:	b	40fa78 <ferror@plt+0xdd38>
  40fa30:	mov	x1, #0x1d                  	// #29
  40fa34:	movk	x1, #0x6000, lsl #16
  40fa38:	cmp	x0, x1
  40fa3c:	b.eq	40ff7c <ferror@plt+0xe23c>  // b.none
  40fa40:	b.ls	40fd54 <ferror@plt+0xe014>  // b.plast
  40fa44:	mov	x1, #0x1f                  	// #31
  40fa48:	movk	x1, #0x6000, lsl #16
  40fa4c:	cmp	x0, x1
  40fa50:	b.ne	40fa60 <ferror@plt+0xdd20>  // b.any
  40fa54:	ldr	x0, [x23, #8]
  40fa58:	str	x0, [sp, #216]
  40fa5c:	nop
  40fa60:	ldr	x1, [x20, #1600]
  40fa64:	add	x23, x23, #0x10
  40fa68:	ldr	x0, [x20, #1608]
  40fa6c:	add	x0, x1, x0, lsl #4
  40fa70:	cmp	x23, x0
  40fa74:	b.cs	40fdbc <ferror@plt+0xe07c>  // b.hs, b.nlast
  40fa78:	ldr	x0, [x23]
  40fa7c:	mov	x1, #0x23                  	// #35
  40fa80:	movk	x1, #0x6000, lsl #16
  40fa84:	cmp	x0, x1
  40fa88:	b.eq	40fdd4 <ferror@plt+0xe094>  // b.none
  40fa8c:	b.ls	40fa30 <ferror@plt+0xdcf0>  // b.plast
  40fa90:	mov	x1, #0x45                  	// #69
  40fa94:	movk	x1, #0x6000, lsl #16
  40fa98:	cmp	x0, x1
  40fa9c:	b.eq	40fde0 <ferror@plt+0xe0a0>  // b.none
  40faa0:	b.ls	40fd2c <ferror@plt+0xdfec>  // b.plast
  40faa4:	mov	x1, #0x49                  	// #73
  40faa8:	movk	x1, #0x6000, lsl #16
  40faac:	cmp	x0, x1
  40fab0:	b.ne	40fa60 <ferror@plt+0xdd20>  // b.any
  40fab4:	ldr	x3, [x23, #8]
  40fab8:	mov	w2, #0x5                   	// #5
  40fabc:	ldr	x22, [sp, #256]
  40fac0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fac4:	ldr	x25, [x20, #1296]
  40fac8:	add	x1, x1, #0xd0
  40facc:	lsl	x21, x22, #5
  40fad0:	mov	x0, #0x0                   	// #0
  40fad4:	add	x25, x3, x25
  40fad8:	str	x3, [sp, #264]
  40fadc:	bl	401c70 <dcgettext@plt>
  40fae0:	mov	x6, x0
  40fae4:	mov	x5, x21
  40fae8:	mov	x3, x25
  40faec:	add	x2, x19, #0x10
  40faf0:	add	x1, x19, #0x8
  40faf4:	mov	x4, #0x1                   	// #1
  40faf8:	mov	x0, #0x0                   	// #0
  40fafc:	bl	405718 <ferror@plt+0x39d8>
  40fb00:	str	x0, [sp, #192]
  40fb04:	cbz	x0, 40ffd0 <ferror@plt+0xe290>
  40fb08:	ldr	x25, [sp, #240]
  40fb0c:	ldr	w0, [sp, #168]
  40fb10:	cmp	x25, w0, uxtw
  40fb14:	b.cs	40ffd8 <ferror@plt+0xe298>  // b.hs, b.nlast
  40fb18:	ldr	x0, [sp, #160]
  40fb1c:	add	x25, x0, x25
  40fb20:	mov	w2, #0x5                   	// #5
  40fb24:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fb28:	mov	x0, #0x0                   	// #0
  40fb2c:	add	x1, x1, #0x130
  40fb30:	bl	401c70 <dcgettext@plt>
  40fb34:	ldr	w1, [sp, #248]
  40fb38:	mov	x2, x25
  40fb3c:	ldr	x3, [sp, #232]
  40fb40:	bl	401cc0 <printf@plt>
  40fb44:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fb48:	add	x1, x1, #0x168
  40fb4c:	mov	w2, #0x5                   	// #5
  40fb50:	mov	x0, #0x0                   	// #0
  40fb54:	bl	401c70 <dcgettext@plt>
  40fb58:	bl	401cc0 <printf@plt>
  40fb5c:	cmp	x22, #0x0
  40fb60:	b.le	40ff94 <ferror@plt+0xe254>
  40fb64:	ldr	x22, [sp, #192]
  40fb68:	adrp	x26, 451000 <warn@@Base+0xa6c0>
  40fb6c:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  40fb70:	adrp	x28, 44d000 <warn@@Base+0x66c0>
  40fb74:	add	x0, x21, x22
  40fb78:	str	x0, [sp, #120]
  40fb7c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  40fb80:	add	x0, x0, #0x410
  40fb84:	str	x0, [sp, #128]
  40fb88:	add	x0, x26, #0x1e8
  40fb8c:	adrp	x27, 451000 <warn@@Base+0xa6c0>
  40fb90:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fb94:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40fb98:	add	x1, x1, #0x1d8
  40fb9c:	add	x25, x25, #0x1b0
  40fba0:	add	x28, x28, #0x930
  40fba4:	add	x27, x27, #0x1e0
  40fba8:	add	x21, x21, #0x2a0
  40fbac:	str	x0, [sp, #136]
  40fbb0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  40fbb4:	add	x0, x0, #0x1b8
  40fbb8:	str	x1, [sp, #144]
  40fbbc:	str	x0, [sp, #176]
  40fbc0:	b	40fc10 <ferror@plt+0xded0>
  40fbc4:	bl	401cc0 <printf@plt>
  40fbc8:	ldr	x2, [x21]
  40fbcc:	add	x0, x22, #0x18
  40fbd0:	mov	w1, #0x4                   	// #4
  40fbd4:	blr	x2
  40fbd8:	mov	w1, w0
  40fbdc:	mov	x0, x27
  40fbe0:	bl	401cc0 <printf@plt>
  40fbe4:	ldr	x2, [x21]
  40fbe8:	add	x0, x22, #0x1c
  40fbec:	mov	w1, #0x4                   	// #4
  40fbf0:	add	x22, x22, #0x20
  40fbf4:	blr	x2
  40fbf8:	mov	w1, w0
  40fbfc:	ldr	x0, [sp, #136]
  40fc00:	bl	401cc0 <printf@plt>
  40fc04:	ldr	x0, [sp, #120]
  40fc08:	cmp	x0, x22
  40fc0c:	b.eq	40ff94 <ferror@plt+0xe254>  // b.none
  40fc10:	ldr	x2, [x21]
  40fc14:	mov	w1, #0x4                   	// #4
  40fc18:	add	x0, x22, #0xc
  40fc1c:	blr	x2
  40fc20:	mov	w1, w0
  40fc24:	mov	x0, x25
  40fc28:	bl	401cc0 <printf@plt>
  40fc2c:	ldr	x0, [sp, #128]
  40fc30:	mov	w1, #0x8                   	// #8
  40fc34:	ldr	x2, [x21]
  40fc38:	ldr	x26, [x0]
  40fc3c:	mov	x0, x22
  40fc40:	blr	x2
  40fc44:	mov	x2, x0
  40fc48:	mov	x1, x28
  40fc4c:	mov	x0, x26
  40fc50:	bl	401d20 <fprintf@plt>
  40fc54:	ldr	x2, [x21]
  40fc58:	mov	w1, #0x4                   	// #4
  40fc5c:	add	x0, x22, #0x8
  40fc60:	blr	x2
  40fc64:	mov	x2, x0
  40fc68:	mov	w0, w0
  40fc6c:	bl	402610 <ferror@plt+0x8d0>
  40fc70:	mov	x1, x0
  40fc74:	ldr	x0, [sp, #144]
  40fc78:	cbnz	x1, 40fbc4 <ferror@plt+0xde84>
  40fc7c:	ldr	x0, [sp, #176]
  40fc80:	mov	w1, w2
  40fc84:	bl	401cc0 <printf@plt>
  40fc88:	b	40fbc8 <ferror@plt+0xde88>
  40fc8c:	ldr	x24, [x19, #112]
  40fc90:	mov	w4, #0x50                  	// #80
  40fc94:	mov	w2, #0x5                   	// #5
  40fc98:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fc9c:	mov	x0, #0x0                   	// #0
  40fca0:	add	x1, x1, #0xe48
  40fca4:	umaddl	x24, w3, w4, x24
  40fca8:	str	x8, [sp, #136]
  40fcac:	str	w7, [sp, #144]
  40fcb0:	ldp	x3, x5, [x24, #24]
  40fcb4:	stp	x3, x5, [sp, #120]
  40fcb8:	bl	401c70 <dcgettext@plt>
  40fcbc:	mov	x6, x0
  40fcc0:	ldp	x3, x5, [sp, #120]
  40fcc4:	add	x2, x19, #0x10
  40fcc8:	add	x1, x19, #0x8
  40fccc:	mov	x4, #0x1                   	// #1
  40fcd0:	mov	x0, #0x0                   	// #0
  40fcd4:	bl	405718 <ferror@plt+0x39d8>
  40fcd8:	mov	x5, x0
  40fcdc:	ldr	w7, [sp, #144]
  40fce0:	ldr	x8, [sp, #136]
  40fce4:	cbz	x0, 40f750 <ferror@plt+0xda10>
  40fce8:	ldr	w0, [x28, #4]
  40fcec:	mov	x3, x8
  40fcf0:	ldr	x6, [x24, #32]
  40fcf4:	cmp	w0, #0xb
  40fcf8:	ldr	x4, [sp, #232]
  40fcfc:	cset	w0, eq  // eq = none
  40fd00:	str	w0, [sp]
  40fd04:	mov	x2, x23
  40fd08:	mov	x1, x27
  40fd0c:	mov	x0, x19
  40fd10:	stp	x8, x5, [sp, #120]
  40fd14:	bl	40d3f8 <ferror@plt+0xb6b8>
  40fd18:	ldr	x5, [sp, #128]
  40fd1c:	mov	x0, x5
  40fd20:	bl	401bc0 <free@plt>
  40fd24:	ldr	x8, [sp, #120]
  40fd28:	b	40f788 <ferror@plt+0xda48>
  40fd2c:	mov	x1, #0x25                  	// #37
  40fd30:	movk	x1, #0x6000, lsl #16
  40fd34:	cmp	x0, x1
  40fd38:	b.eq	40ff70 <ferror@plt+0xe230>  // b.none
  40fd3c:	add	x1, x1, #0x1c
  40fd40:	cmp	x0, x1
  40fd44:	b.ne	40fa60 <ferror@plt+0xdd20>  // b.any
  40fd48:	ldr	x0, [x23, #8]
  40fd4c:	str	x0, [sp, #200]
  40fd50:	b	40fa60 <ferror@plt+0xdd20>
  40fd54:	cmp	x0, #0x1
  40fd58:	b.eq	40ff88 <ferror@plt+0xe248>  // b.none
  40fd5c:	cmp	x0, #0xa
  40fd60:	b.ne	40fa60 <ferror@plt+0xdd20>  // b.any
  40fd64:	ldr	x0, [x23, #8]
  40fd68:	str	x0, [sp, #168]
  40fd6c:	ldr	x0, [sp, #160]
  40fd70:	cbnz	x0, 40fa60 <ferror@plt+0xdd20>
  40fd74:	ldr	x0, [sp, #200]
  40fd78:	mov	w2, #0x5                   	// #5
  40fd7c:	ldr	x21, [x20, #1296]
  40fd80:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fd84:	add	x1, x1, #0xb8
  40fd88:	add	x21, x0, x21
  40fd8c:	mov	x0, #0x0                   	// #0
  40fd90:	bl	401c70 <dcgettext@plt>
  40fd94:	mov	x6, x0
  40fd98:	ldr	x5, [sp, #168]
  40fd9c:	mov	x3, x21
  40fda0:	add	x2, x19, #0x10
  40fda4:	add	x1, x19, #0x8
  40fda8:	mov	x4, #0x1                   	// #1
  40fdac:	mov	x0, #0x0                   	// #0
  40fdb0:	bl	405718 <ferror@plt+0x39d8>
  40fdb4:	str	x0, [sp, #160]
  40fdb8:	b	40fa60 <ferror@plt+0xdd20>
  40fdbc:	ldr	x0, [sp, #160]
  40fdc0:	cbz	x0, 40fdc8 <ferror@plt+0xe088>
  40fdc4:	bl	401bc0 <free@plt>
  40fdc8:	ldr	w0, [sp, #188]
  40fdcc:	cbz	w0, 40f938 <ferror@plt+0xdbf8>
  40fdd0:	b	40f93c <ferror@plt+0xdbfc>
  40fdd4:	ldr	x0, [x23, #8]
  40fdd8:	str	x0, [sp, #256]
  40fddc:	b	40fa60 <ferror@plt+0xdd20>
  40fde0:	ldr	x22, [sp, #216]
  40fde4:	mov	w2, #0x5                   	// #5
  40fde8:	ldr	x3, [x23, #8]
  40fdec:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fdf0:	ldr	x21, [x20, #1296]
  40fdf4:	add	x28, x22, x22, lsl #2
  40fdf8:	add	x1, x1, #0x1f0
  40fdfc:	mov	x0, #0x0                   	// #0
  40fe00:	add	x21, x3, x21
  40fe04:	lsl	x28, x28, #3
  40fe08:	str	x3, [sp, #224]
  40fe0c:	bl	401c70 <dcgettext@plt>
  40fe10:	mov	x5, x28
  40fe14:	mov	x6, x0
  40fe18:	mov	x3, x21
  40fe1c:	add	x2, x19, #0x10
  40fe20:	add	x1, x19, #0x8
  40fe24:	mov	x4, #0x1                   	// #1
  40fe28:	mov	x0, #0x0                   	// #0
  40fe2c:	bl	405718 <ferror@plt+0x39d8>
  40fe30:	str	x0, [sp, #120]
  40fe34:	cbz	x0, 40ffd0 <ferror@plt+0xe290>
  40fe38:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fe3c:	add	x1, x1, #0x218
  40fe40:	mov	w2, #0x5                   	// #5
  40fe44:	mov	x0, #0x0                   	// #0
  40fe48:	bl	401c70 <dcgettext@plt>
  40fe4c:	bl	401cc0 <printf@plt>
  40fe50:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40fe54:	add	x1, x1, #0x228
  40fe58:	mov	w2, #0x5                   	// #5
  40fe5c:	mov	x0, #0x0                   	// #0
  40fe60:	bl	401c70 <dcgettext@plt>
  40fe64:	bl	401cc0 <printf@plt>
  40fe68:	cmp	x22, #0x0
  40fe6c:	b.le	40ffc4 <ferror@plt+0xe284>
  40fe70:	ldr	x22, [sp, #120]
  40fe74:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  40fe78:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  40fe7c:	adrp	x26, 451000 <warn@@Base+0xa6c0>
  40fe80:	adrp	x27, 451000 <warn@@Base+0xa6c0>
  40fe84:	add	x21, x21, #0x2a0
  40fe88:	add	x25, x25, #0x1b0
  40fe8c:	add	x26, x26, #0x278
  40fe90:	add	x27, x27, #0x2a8
  40fe94:	add	x28, x28, x22
  40fe98:	b	40fefc <ferror@plt+0xe1bc>
  40fe9c:	bl	401cc0 <printf@plt>
  40fea0:	ldr	x2, [x21]
  40fea4:	add	x0, x22, #0x10
  40fea8:	mov	w1, #0x8                   	// #8
  40feac:	blr	x2
  40feb0:	mov	w1, #0x5                   	// #5
  40feb4:	bl	4040e0 <ferror@plt+0x23a0>
  40feb8:	ldr	x2, [x21]
  40febc:	add	x0, x22, #0x20
  40fec0:	mov	w1, #0x4                   	// #4
  40fec4:	blr	x2
  40fec8:	mov	w1, w0
  40fecc:	mov	x0, x25
  40fed0:	bl	401cc0 <printf@plt>
  40fed4:	ldr	x2, [x21]
  40fed8:	add	x0, x22, #0x18
  40fedc:	mov	w1, #0x8                   	// #8
  40fee0:	add	x22, x22, #0x28
  40fee4:	blr	x2
  40fee8:	mov	x1, x0
  40feec:	mov	x0, x27
  40fef0:	bl	401cc0 <printf@plt>
  40fef4:	cmp	x28, x22
  40fef8:	b.eq	40ffc4 <ferror@plt+0xe284>  // b.none
  40fefc:	ldr	x2, [x21]
  40ff00:	mov	w1, #0x4                   	// #4
  40ff04:	add	x0, x22, #0xc
  40ff08:	blr	x2
  40ff0c:	mov	w1, w0
  40ff10:	mov	x0, x25
  40ff14:	bl	401cc0 <printf@plt>
  40ff18:	ldr	x2, [x21]
  40ff1c:	mov	w1, #0x8                   	// #8
  40ff20:	mov	x0, x22
  40ff24:	blr	x2
  40ff28:	mov	x1, x0
  40ff2c:	mov	x0, x26
  40ff30:	bl	401cc0 <printf@plt>
  40ff34:	ldr	x2, [x21]
  40ff38:	mov	w1, #0x4                   	// #4
  40ff3c:	add	x0, x22, #0x8
  40ff40:	blr	x2
  40ff44:	mov	x2, x0
  40ff48:	mov	w0, w0
  40ff4c:	bl	402610 <ferror@plt+0x8d0>
  40ff50:	mov	x1, x0
  40ff54:	ldr	x0, [sp, #152]
  40ff58:	cbnz	x1, 40fe9c <ferror@plt+0xe15c>
  40ff5c:	mov	w1, w2
  40ff60:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  40ff64:	add	x0, x0, #0x280
  40ff68:	bl	401cc0 <printf@plt>
  40ff6c:	b	40fea0 <ferror@plt+0xe160>
  40ff70:	ldr	x0, [x23, #8]
  40ff74:	str	x0, [sp, #248]
  40ff78:	b	40fa60 <ferror@plt+0xdd20>
  40ff7c:	ldr	x0, [x23, #8]
  40ff80:	str	x0, [sp, #232]
  40ff84:	b	40fa60 <ferror@plt+0xdd20>
  40ff88:	ldr	x0, [x23, #8]
  40ff8c:	str	x0, [sp, #240]
  40ff90:	b	40fa60 <ferror@plt+0xdd20>
  40ff94:	ldr	x0, [sp, #192]
  40ff98:	bl	401bc0 <free@plt>
  40ff9c:	b	40fa60 <ferror@plt+0xdd20>
  40ffa0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40ffa4:	add	x1, x1, #0x330
  40ffa8:	mov	w2, #0x5                   	// #5
  40ffac:	mov	x0, #0x0                   	// #0
  40ffb0:	bl	401c70 <dcgettext@plt>
  40ffb4:	bl	401cc0 <printf@plt>
  40ffb8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40ffbc:	add	x1, x1, #0x360
  40ffc0:	b	40f7d4 <ferror@plt+0xda94>
  40ffc4:	ldr	x0, [sp, #120]
  40ffc8:	bl	401bc0 <free@plt>
  40ffcc:	b	40fa60 <ferror@plt+0xdd20>
  40ffd0:	str	wzr, [sp, #188]
  40ffd4:	b	40fa60 <ferror@plt+0xdd20>
  40ffd8:	mov	w2, #0x5                   	// #5
  40ffdc:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  40ffe0:	mov	x0, #0x0                   	// #0
  40ffe4:	add	x1, x1, #0xf0
  40ffe8:	bl	401c70 <dcgettext@plt>
  40ffec:	mov	x1, x25
  40fff0:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  40fff4:	bl	446940 <warn@@Base>
  40fff8:	add	x25, x25, #0x70
  40fffc:	b	40fb20 <ferror@plt+0xdde0>
  410000:	mov	w25, w24
  410004:	b	40f850 <ferror@plt+0xdb10>
  410008:	stp	x29, x30, [sp, #-48]!
  41000c:	mov	x29, sp
  410010:	str	x21, [sp, #32]
  410014:	ldr	x21, [x0, #32]
  410018:	stp	x19, x20, [sp, #16]
  41001c:	mov	x19, x0
  410020:	mov	x20, x1
  410024:	cbz	x21, 410078 <ferror@plt+0xe338>
  410028:	ldr	w0, [x0, #4]
  41002c:	cmp	w0, #0x8
  410030:	b.eq	410078 <ferror@plt+0xe338>  // b.none
  410034:	ldr	x19, [x19, #24]
  410038:	mov	w2, #0x5                   	// #5
  41003c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410040:	mov	x0, #0x0                   	// #0
  410044:	add	x1, x1, #0x3d0
  410048:	bl	401c70 <dcgettext@plt>
  41004c:	mov	x5, x21
  410050:	mov	x3, x19
  410054:	add	x2, x20, #0x10
  410058:	add	x1, x20, #0x8
  41005c:	ldp	x19, x20, [sp, #16]
  410060:	mov	x6, x0
  410064:	ldr	x21, [sp, #32]
  410068:	mov	x4, #0x1                   	// #1
  41006c:	ldp	x29, x30, [sp], #48
  410070:	mov	x0, #0x0                   	// #0
  410074:	b	405718 <ferror@plt+0x39d8>
  410078:	mov	w2, #0x5                   	// #5
  41007c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410080:	mov	x0, #0x0                   	// #0
  410084:	add	x1, x1, #0x3a8
  410088:	bl	401c70 <dcgettext@plt>
  41008c:	mov	x2, x19
  410090:	add	x1, x20, #0x88
  410094:	mov	x19, x0
  410098:	add	x0, x20, #0x80
  41009c:	bl	4050f8 <ferror@plt+0x33b8>
  4100a0:	mov	x1, x0
  4100a4:	mov	x0, x19
  4100a8:	bl	401cc0 <printf@plt>
  4100ac:	mov	x0, #0x0                   	// #0
  4100b0:	ldp	x19, x20, [sp, #16]
  4100b4:	ldr	x21, [sp, #32]
  4100b8:	ldp	x29, x30, [sp], #48
  4100bc:	ret
  4100c0:	stp	x29, x30, [sp, #-32]!
  4100c4:	mov	x29, sp
  4100c8:	stp	x19, x20, [sp, #16]
  4100cc:	mov	x19, x0
  4100d0:	ldr	x20, [x0, #16]
  4100d4:	cmp	x20, #0x1
  4100d8:	b.eq	410108 <ferror@plt+0xe3c8>  // b.none
  4100dc:	cmp	x20, #0x5
  4100e0:	b.eq	4101cc <ferror@plt+0xe48c>  // b.none
  4100e4:	ldr	x1, [x19, #8]
  4100e8:	mov	x2, x20
  4100ec:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4100f0:	add	x0, x0, #0x460
  4100f4:	bl	401cc0 <printf@plt>
  4100f8:	mov	w0, #0x0                   	// #0
  4100fc:	ldp	x19, x20, [sp, #16]
  410100:	ldp	x29, x30, [sp], #32
  410104:	ret
  410108:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41010c:	mov	w1, #0x4                   	// #4
  410110:	ldr	x0, [x0, #32]
  410114:	ldr	x2, [x2, #672]
  410118:	blr	x2
  41011c:	mov	w6, #0x1759                	// #5977
  410120:	mov	w7, #0x851f                	// #34079
  410124:	movk	w6, #0xd1b7, lsl #16
  410128:	movk	w7, #0x51eb, lsl #16
  41012c:	mov	w4, #0x64                  	// #100
  410130:	umull	x6, w0, w6
  410134:	lsr	x6, x6, #45
  410138:	umull	x1, w6, w7
  41013c:	lsr	x1, x1, #37
  410140:	msub	w1, w1, w4, w6
  410144:	cbz	w1, 4101f0 <ferror@plt+0xe4b0>
  410148:	mov	w8, #0xde83                	// #56963
  41014c:	mov	w2, #0xec4f                	// #60495
  410150:	movk	w8, #0x431b, lsl #16
  410154:	movk	w2, #0x4ec4, lsl #16
  410158:	mov	w3, #0x3b89                	// #15241
  41015c:	mov	w10, #0x1a                  	// #26
  410160:	umull	x8, w0, w8
  410164:	movk	w3, #0x55e6, lsl #16
  410168:	umull	x2, w6, w2
  41016c:	cmp	w1, w10
  410170:	ldr	x1, [x19, #8]
  410174:	lsr	x8, x8, #50
  410178:	lsr	x2, x2, #35
  41017c:	umull	x3, w0, w3
  410180:	adrp	x9, 47b000 <warn@@Base+0x346c0>
  410184:	add	x9, x9, #0xca8
  410188:	umull	x7, w8, w7
  41018c:	adrp	x5, 451000 <warn@@Base+0xa6c0>
  410190:	msub	w6, w2, w10, w6
  410194:	add	x5, x5, #0x3e8
  410198:	mov	w2, w0
  41019c:	csel	x5, x5, x9, hi  // hi = pmore
  4101a0:	lsr	x7, x7, #37
  4101a4:	lsr	x3, x3, #57
  4101a8:	add	w6, w6, #0x41
  4101ac:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4101b0:	add	x0, x0, #0x3f0
  4101b4:	msub	w4, w7, w4, w8
  4101b8:	bl	401cc0 <printf@plt>
  4101bc:	mov	w0, w20
  4101c0:	ldp	x19, x20, [sp, #16]
  4101c4:	ldp	x29, x30, [sp], #32
  4101c8:	ret
  4101cc:	ldr	x1, [x19, #8]
  4101d0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4101d4:	ldr	x2, [x19, #32]
  4101d8:	add	x0, x0, #0x440
  4101dc:	bl	401cc0 <printf@plt>
  4101e0:	mov	w0, #0x1                   	// #1
  4101e4:	ldp	x19, x20, [sp, #16]
  4101e8:	ldp	x29, x30, [sp], #32
  4101ec:	ret
  4101f0:	mov	w6, #0xde83                	// #56963
  4101f4:	umull	x5, w0, w7
  4101f8:	movk	w6, #0x431b, lsl #16
  4101fc:	mov	w3, #0x3b89                	// #15241
  410200:	movk	w3, #0x55e6, lsl #16
  410204:	adrp	x9, 451000 <warn@@Base+0xa6c0>
  410208:	umull	x6, w0, w6
  41020c:	lsr	x5, x5, #37
  410210:	ldr	x1, [x19, #8]
  410214:	umull	x3, w0, w3
  410218:	lsr	x6, x6, #50
  41021c:	umull	x8, w5, w7
  410220:	mov	w2, w0
  410224:	add	x0, x9, #0x418
  410228:	lsr	x3, x3, #57
  41022c:	umull	x7, w6, w7
  410230:	lsr	x8, x8, #37
  410234:	lsr	x7, x7, #37
  410238:	msub	w5, w8, w4, w5
  41023c:	msub	w4, w7, w4, w6
  410240:	bl	401cc0 <printf@plt>
  410244:	mov	w0, w20
  410248:	ldp	x19, x20, [sp, #16]
  41024c:	ldp	x29, x30, [sp], #32
  410250:	ret
  410254:	nop
  410258:	stp	x29, x30, [sp, #-48]!
  41025c:	mov	x29, sp
  410260:	cbz	w0, 410554 <ferror@plt+0xe814>
  410264:	stp	x19, x20, [sp, #16]
  410268:	mov	w20, w0
  41026c:	neg	w19, w20
  410270:	stp	x21, x22, [sp, #32]
  410274:	and	w19, w19, w20
  410278:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  41027c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  410280:	add	x22, x1, #0x9c0
  410284:	add	x21, x0, #0xa10
  410288:	bic	w20, w20, w19
  41028c:	cmp	w19, #0x1, lsl #12
  410290:	b.eq	410328 <ferror@plt+0xe5e8>  // b.none
  410294:	b.hi	410360 <ferror@plt+0xe620>  // b.pmore
  410298:	cmp	w19, #0x40
  41029c:	b.eq	410544 <ferror@plt+0xe804>  // b.none
  4102a0:	b.hi	410334 <ferror@plt+0xe5f4>  // b.pmore
  4102a4:	cmp	w19, #0x8
  4102a8:	b.eq	410534 <ferror@plt+0xe7f4>  // b.none
  4102ac:	b.ls	4102e4 <ferror@plt+0xe5a4>  // b.plast
  4102b0:	cmp	w19, #0x10
  4102b4:	b.eq	410468 <ferror@plt+0xe728>  // b.none
  4102b8:	cmp	w19, #0x20
  4102bc:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  4102c0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4102c4:	add	x0, x0, #0x988
  4102c8:	bl	401cc0 <printf@plt>
  4102cc:	nop
  4102d0:	cbnz	w20, 410308 <ferror@plt+0xe5c8>
  4102d4:	ldp	x19, x20, [sp, #16]
  4102d8:	ldp	x21, x22, [sp, #32]
  4102dc:	ldp	x29, x30, [sp], #48
  4102e0:	ret
  4102e4:	cmp	w19, #0x2
  4102e8:	b.eq	410508 <ferror@plt+0xe7c8>  // b.none
  4102ec:	cmp	w19, #0x4
  4102f0:	b.ne	410398 <ferror@plt+0xe658>  // b.any
  4102f4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4102f8:	add	x0, x0, #0x970
  4102fc:	bl	401cc0 <printf@plt>
  410300:	cbz	w20, 4102d4 <ferror@plt+0xe594>
  410304:	nop
  410308:	neg	w19, w20
  41030c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  410310:	and	w19, w19, w20
  410314:	add	x0, x0, #0x7a8
  410318:	bl	401cc0 <printf@plt>
  41031c:	bic	w20, w20, w19
  410320:	cmp	w19, #0x1, lsl #12
  410324:	b.ne	410294 <ferror@plt+0xe554>  // b.any
  410328:	mov	x0, x22
  41032c:	bl	401cc0 <printf@plt>
  410330:	b	4102d0 <ferror@plt+0xe590>
  410334:	cmp	w19, #0x200
  410338:	b.eq	4104f8 <ferror@plt+0xe7b8>  // b.none
  41033c:	b.ls	410438 <ferror@plt+0xe6f8>  // b.plast
  410340:	cmp	w19, #0x400
  410344:	b.eq	410488 <ferror@plt+0xe748>  // b.none
  410348:	cmp	w19, #0x800
  41034c:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  410350:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  410354:	add	x0, x0, #0x9b0
  410358:	bl	401cc0 <printf@plt>
  41035c:	b	4102d0 <ferror@plt+0xe590>
  410360:	cmp	w19, #0x80, lsl #12
  410364:	b.eq	4104e8 <ferror@plt+0xe7a8>  // b.none
  410368:	b.hi	4103d0 <ferror@plt+0xe690>  // b.pmore
  41036c:	cmp	w19, #0x10, lsl #12
  410370:	b.eq	4104d8 <ferror@plt+0xe798>  // b.none
  410374:	b.ls	4103b0 <ferror@plt+0xe670>  // b.plast
  410378:	cmp	w19, #0x20, lsl #12
  41037c:	b.eq	4104a8 <ferror@plt+0xe768>  // b.none
  410380:	cmp	w19, #0x40, lsl #12
  410384:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  410388:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41038c:	add	x0, x0, #0x4b0
  410390:	bl	401cc0 <printf@plt>
  410394:	b	4102d0 <ferror@plt+0xe590>
  410398:	cmp	w19, #0x1
  41039c:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  4103a0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4103a4:	add	x0, x0, #0x498
  4103a8:	bl	401cc0 <printf@plt>
  4103ac:	b	4102d0 <ferror@plt+0xe590>
  4103b0:	cmp	w19, #0x4, lsl #12
  4103b4:	b.eq	4104c8 <ferror@plt+0xe788>  // b.none
  4103b8:	cmp	w19, #0x8, lsl #12
  4103bc:	b.ne	410400 <ferror@plt+0xe6c0>  // b.any
  4103c0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4103c4:	add	x0, x0, #0x9f0
  4103c8:	bl	401cc0 <printf@plt>
  4103cc:	b	4102d0 <ferror@plt+0xe590>
  4103d0:	cmp	w19, #0x400, lsl #12
  4103d4:	b.eq	4104b8 <ferror@plt+0xe778>  // b.none
  4103d8:	b.ls	410418 <ferror@plt+0xe6d8>  // b.plast
  4103dc:	cmp	w19, #0x800, lsl #12
  4103e0:	b.eq	410498 <ferror@plt+0xe758>  // b.none
  4103e4:	mov	w0, #0x1000000             	// #16777216
  4103e8:	cmp	w19, w0
  4103ec:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  4103f0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4103f4:	add	x0, x0, #0x510
  4103f8:	bl	401cc0 <printf@plt>
  4103fc:	b	4102d0 <ferror@plt+0xe590>
  410400:	cmp	w19, #0x2, lsl #12
  410404:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  410408:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41040c:	add	x0, x0, #0x9d0
  410410:	bl	401cc0 <printf@plt>
  410414:	b	4102d0 <ferror@plt+0xe590>
  410418:	cmp	w19, #0x100, lsl #12
  41041c:	b.eq	410478 <ferror@plt+0xe738>  // b.none
  410420:	cmp	w19, #0x200, lsl #12
  410424:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  410428:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41042c:	add	x0, x0, #0x4e0
  410430:	bl	401cc0 <printf@plt>
  410434:	b	4102d0 <ferror@plt+0xe590>
  410438:	cmp	w19, #0x80
  41043c:	b.eq	410458 <ferror@plt+0xe718>  // b.none
  410440:	cmp	w19, #0x100
  410444:	b.ne	410518 <ferror@plt+0xe7d8>  // b.any
  410448:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41044c:	add	x0, x0, #0x9a0
  410450:	bl	401cc0 <printf@plt>
  410454:	b	4102d0 <ferror@plt+0xe590>
  410458:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41045c:	add	x0, x0, #0x998
  410460:	bl	401cc0 <printf@plt>
  410464:	b	4102d0 <ferror@plt+0xe590>
  410468:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41046c:	add	x0, x0, #0x980
  410470:	bl	401cc0 <printf@plt>
  410474:	b	4102d0 <ferror@plt+0xe590>
  410478:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41047c:	add	x0, x0, #0x4d0
  410480:	bl	401cc0 <printf@plt>
  410484:	b	4102d0 <ferror@plt+0xe590>
  410488:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41048c:	add	x0, x0, #0x9a8
  410490:	bl	401cc0 <printf@plt>
  410494:	b	4102d0 <ferror@plt+0xe590>
  410498:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41049c:	add	x0, x0, #0x500
  4104a0:	bl	401cc0 <printf@plt>
  4104a4:	b	4102d0 <ferror@plt+0xe590>
  4104a8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4104ac:	add	x0, x0, #0x4a0
  4104b0:	bl	401cc0 <printf@plt>
  4104b4:	b	4102d0 <ferror@plt+0xe590>
  4104b8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4104bc:	add	x0, x0, #0x4f0
  4104c0:	bl	401cc0 <printf@plt>
  4104c4:	b	4102d0 <ferror@plt+0xe590>
  4104c8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4104cc:	add	x0, x0, #0x9e0
  4104d0:	bl	401cc0 <printf@plt>
  4104d4:	b	4102d0 <ferror@plt+0xe590>
  4104d8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4104dc:	add	x0, x0, #0xa00
  4104e0:	bl	401cc0 <printf@plt>
  4104e4:	b	4102d0 <ferror@plt+0xe590>
  4104e8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4104ec:	add	x0, x0, #0x4c0
  4104f0:	bl	401cc0 <printf@plt>
  4104f4:	b	4102d0 <ferror@plt+0xe590>
  4104f8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4104fc:	add	x0, x0, #0x4d8
  410500:	bl	401cc0 <printf@plt>
  410504:	b	4102d0 <ferror@plt+0xe590>
  410508:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41050c:	add	x0, x0, #0x968
  410510:	bl	401cc0 <printf@plt>
  410514:	b	4102d0 <ferror@plt+0xe590>
  410518:	mov	w2, #0x5                   	// #5
  41051c:	mov	x1, x21
  410520:	mov	x0, #0x0                   	// #0
  410524:	bl	401c70 <dcgettext@plt>
  410528:	mov	w1, w19
  41052c:	bl	401cc0 <printf@plt>
  410530:	b	4102d0 <ferror@plt+0xe590>
  410534:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  410538:	add	x0, x0, #0x978
  41053c:	bl	401cc0 <printf@plt>
  410540:	b	4102d0 <ferror@plt+0xe590>
  410544:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  410548:	add	x0, x0, #0x990
  41054c:	bl	401cc0 <printf@plt>
  410550:	b	4102d0 <ferror@plt+0xe590>
  410554:	mov	w2, #0x5                   	// #5
  410558:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  41055c:	mov	x0, #0x0                   	// #0
  410560:	add	x1, x1, #0x490
  410564:	bl	401c70 <dcgettext@plt>
  410568:	ldp	x29, x30, [sp], #48
  41056c:	b	401cc0 <printf@plt>
  410570:	stp	x29, x30, [sp, #-48]!
  410574:	mov	x29, sp
  410578:	cbz	w0, 4106ec <ferror@plt+0xe9ac>
  41057c:	stp	x19, x20, [sp, #16]
  410580:	mov	w20, w0
  410584:	neg	w19, w20
  410588:	stp	x21, x22, [sp, #32]
  41058c:	and	w19, w19, w20
  410590:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410594:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  410598:	add	x22, x0, #0x548
  41059c:	add	x21, x1, #0xa10
  4105a0:	bic	w20, w20, w19
  4105a4:	cmp	w19, #0x20
  4105a8:	b.eq	410630 <ferror@plt+0xe8f0>  // b.none
  4105ac:	b.hi	41063c <ferror@plt+0xe8fc>  // b.pmore
  4105b0:	cmp	w19, #0x4
  4105b4:	b.eq	4106cc <ferror@plt+0xe98c>  // b.none
  4105b8:	b.ls	4105ec <ferror@plt+0xe8ac>  // b.plast
  4105bc:	cmp	w19, #0x8
  4105c0:	b.eq	4106ac <ferror@plt+0xe96c>  // b.none
  4105c4:	cmp	w19, #0x10
  4105c8:	b.ne	410690 <ferror@plt+0xe950>  // b.any
  4105cc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4105d0:	add	x0, x0, #0x540
  4105d4:	bl	401cc0 <printf@plt>
  4105d8:	cbnz	w20, 410610 <ferror@plt+0xe8d0>
  4105dc:	ldp	x19, x20, [sp, #16]
  4105e0:	ldp	x21, x22, [sp, #32]
  4105e4:	ldp	x29, x30, [sp], #48
  4105e8:	ret
  4105ec:	cmp	w19, #0x1
  4105f0:	b.eq	4106bc <ferror@plt+0xe97c>  // b.none
  4105f4:	cmp	w19, #0x2
  4105f8:	b.ne	410690 <ferror@plt+0xe950>  // b.any
  4105fc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410600:	add	x0, x0, #0x528
  410604:	bl	401cc0 <printf@plt>
  410608:	cbz	w20, 4105dc <ferror@plt+0xe89c>
  41060c:	nop
  410610:	neg	w19, w20
  410614:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  410618:	and	w19, w19, w20
  41061c:	add	x0, x0, #0x7a8
  410620:	bl	401cc0 <printf@plt>
  410624:	bic	w20, w20, w19
  410628:	cmp	w19, #0x20
  41062c:	b.ne	4105ac <ferror@plt+0xe86c>  // b.any
  410630:	mov	x0, x22
  410634:	bl	401cc0 <printf@plt>
  410638:	b	4105d8 <ferror@plt+0xe898>
  41063c:	cmp	w19, #0x100
  410640:	b.eq	410680 <ferror@plt+0xe940>  // b.none
  410644:	b.ls	410660 <ferror@plt+0xe920>  // b.plast
  410648:	cmp	w19, #0x200
  41064c:	b.ne	410690 <ferror@plt+0xe950>  // b.any
  410650:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410654:	add	x0, x0, #0x570
  410658:	bl	401cc0 <printf@plt>
  41065c:	b	4105d8 <ferror@plt+0xe898>
  410660:	cmp	w19, #0x40
  410664:	b.eq	4106dc <ferror@plt+0xe99c>  // b.none
  410668:	cmp	w19, #0x80
  41066c:	b.ne	410690 <ferror@plt+0xe950>  // b.any
  410670:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410674:	add	x0, x0, #0x558
  410678:	bl	401cc0 <printf@plt>
  41067c:	b	4105d8 <ferror@plt+0xe898>
  410680:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410684:	add	x0, x0, #0x560
  410688:	bl	401cc0 <printf@plt>
  41068c:	b	4105d8 <ferror@plt+0xe898>
  410690:	mov	w2, #0x5                   	// #5
  410694:	mov	x1, x21
  410698:	mov	x0, #0x0                   	// #0
  41069c:	bl	401c70 <dcgettext@plt>
  4106a0:	mov	w1, w19
  4106a4:	bl	401cc0 <printf@plt>
  4106a8:	b	4105d8 <ferror@plt+0xe898>
  4106ac:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4106b0:	add	x0, x0, #0x538
  4106b4:	bl	401cc0 <printf@plt>
  4106b8:	b	4105d8 <ferror@plt+0xe898>
  4106bc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4106c0:	add	x0, x0, #0x520
  4106c4:	bl	401cc0 <printf@plt>
  4106c8:	b	4105d8 <ferror@plt+0xe898>
  4106cc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4106d0:	add	x0, x0, #0x530
  4106d4:	bl	401cc0 <printf@plt>
  4106d8:	b	4105d8 <ferror@plt+0xe898>
  4106dc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4106e0:	add	x0, x0, #0x550
  4106e4:	bl	401cc0 <printf@plt>
  4106e8:	b	4105d8 <ferror@plt+0xe898>
  4106ec:	mov	w2, #0x5                   	// #5
  4106f0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4106f4:	mov	x0, #0x0                   	// #0
  4106f8:	add	x1, x1, #0x490
  4106fc:	bl	401c70 <dcgettext@plt>
  410700:	ldp	x29, x30, [sp], #48
  410704:	b	401cc0 <printf@plt>
  410708:	stp	x29, x30, [sp, #-48]!
  41070c:	mov	x29, sp
  410710:	ldrh	w2, [x0, #82]
  410714:	stp	x21, x22, [sp, #32]
  410718:	mov	w22, w1
  41071c:	cmp	w2, #0x32
  410720:	b.eq	410840 <ferror@plt+0xeb00>  // b.none
  410724:	b.ls	4107cc <ferror@plt+0xea8c>  // b.plast
  410728:	cmp	w2, #0xb7
  41072c:	b.eq	4108d0 <ferror@plt+0xeb90>  // b.none
  410730:	mov	w0, #0x9026                	// #36902
  410734:	cmp	w2, w0
  410738:	b.ne	410780 <ferror@plt+0xea40>  // b.any
  41073c:	cmp	w1, #0x80
  410740:	b.eq	410834 <ferror@plt+0xeaf4>  // b.none
  410744:	cmp	w1, #0x88
  410748:	b.eq	410978 <ferror@plt+0xec38>  // b.none
  41074c:	mov	w2, #0x5                   	// #5
  410750:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410754:	mov	x0, #0x0                   	// #0
  410758:	add	x1, x1, #0x5f0
  41075c:	bl	401c70 <dcgettext@plt>
  410760:	mov	w1, w22
  410764:	bl	446368 <error@@Base>
  410768:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  41076c:	mov	w2, #0x5                   	// #5
  410770:	add	x1, x1, #0xbe0
  410774:	mov	x0, #0x0                   	// #0
  410778:	bl	401c70 <dcgettext@plt>
  41077c:	cbnz	x0, 4107c0 <ferror@plt+0xea80>
  410780:	stp	x19, x20, [sp, #16]
  410784:	mov	w2, #0x5                   	// #5
  410788:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  41078c:	mov	x0, #0x0                   	// #0
  410790:	add	x1, x1, #0x678
  410794:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  410798:	bl	401c70 <dcgettext@plt>
  41079c:	add	x19, x19, #0x420
  4107a0:	add	x19, x19, #0x650
  4107a4:	mov	x2, x0
  4107a8:	mov	w3, w22
  4107ac:	mov	x0, x19
  4107b0:	mov	x1, #0x20                  	// #32
  4107b4:	bl	4019e0 <snprintf@plt>
  4107b8:	mov	x0, x19
  4107bc:	ldp	x19, x20, [sp, #16]
  4107c0:	ldp	x21, x22, [sp, #32]
  4107c4:	ldp	x29, x30, [sp], #48
  4107c8:	ret
  4107cc:	cmp	w2, #0x8
  4107d0:	b.eq	410914 <ferror@plt+0xebd4>  // b.none
  4107d4:	stp	x19, x20, [sp, #16]
  4107d8:	cmp	w2, #0x15
  4107dc:	b.ne	410784 <ferror@plt+0xea44>  // b.any
  4107e0:	tst	w1, #0xffffff1f
  4107e4:	b.ne	410784 <ferror@plt+0xea44>  // b.any
  4107e8:	lsr	w20, w1, #5
  4107ec:	cmp	w20, #0x7
  4107f0:	b.eq	410784 <ferror@plt+0xea44>  // b.none
  4107f4:	cmp	w20, #0x1
  4107f8:	mov	w0, #0x1                   	// #1
  4107fc:	lsl	w0, w0, w20
  410800:	and	w0, w0, #0xfffffffc
  410804:	csel	w20, w0, w20, hi  // hi = pmore
  410808:	mov	w2, #0x5                   	// #5
  41080c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410810:	mov	x0, #0x0                   	// #0
  410814:	add	x1, x1, #0x660
  410818:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  41081c:	bl	401c70 <dcgettext@plt>
  410820:	add	x19, x19, #0x420
  410824:	mov	w3, w20
  410828:	add	x19, x19, #0x690
  41082c:	mov	x2, x0
  410830:	b	4107ac <ferror@plt+0xea6c>
  410834:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410838:	add	x0, x0, #0x5c8
  41083c:	b	4107c0 <ferror@plt+0xea80>
  410840:	stp	x19, x20, [sp, #16]
  410844:	ldrb	w1, [x0, #31]
  410848:	cmp	w1, #0xd
  41084c:	b.ne	410784 <ferror@plt+0xea44>  // b.any
  410850:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  410854:	add	x19, x19, #0x420
  410858:	ldrh	w0, [x0, #80]
  41085c:	add	x1, x19, #0x6b0
  410860:	strb	wzr, [x19, #1712]
  410864:	sub	w0, w0, #0x2
  410868:	cmp	w0, #0x1
  41086c:	b.ls	410990 <ferror@plt+0xec50>  // b.plast
  410870:	add	x21, x19, #0x6b0
  410874:	lsr	w22, w22, #6
  410878:	mov	x0, x21
  41087c:	bl	401900 <strlen@plt>
  410880:	cmp	w22, #0x2
  410884:	add	x1, x21, x0
  410888:	b.eq	4109f0 <ferror@plt+0xecb0>  // b.none
  41088c:	cmp	w22, #0x3
  410890:	b.eq	4109d4 <ferror@plt+0xec94>  // b.none
  410894:	cmp	w22, #0x1
  410898:	b.eq	410a0c <ferror@plt+0xeccc>  // b.none
  41089c:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  4108a0:	add	x2, x2, #0x648
  4108a4:	ldr	w3, [x2]
  4108a8:	str	w3, [x21, x0]
  4108ac:	ldrb	w0, [x2, #4]
  4108b0:	strb	w0, [x1, #4]
  4108b4:	ldrb	w2, [x19, #1712]
  4108b8:	add	x1, x19, #0x6b0
  4108bc:	add	x0, x19, #0x6b1
  4108c0:	cmp	w2, #0x0
  4108c4:	csel	x0, x0, x1, ne  // ne = any
  4108c8:	ldp	x19, x20, [sp, #16]
  4108cc:	b	4107c0 <ferror@plt+0xea80>
  4108d0:	tbz	w22, #7, 410780 <ferror@plt+0xea40>
  4108d4:	adrp	x0, 459000 <warn@@Base+0x126c0>
  4108d8:	ands	w3, w1, #0xffffff7f
  4108dc:	add	x0, x0, #0xc60
  4108e0:	b.eq	4107c0 <ferror@plt+0xea80>  // b.none
  4108e4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4108e8:	add	x0, x0, #0x420
  4108ec:	stp	x19, x20, [sp, #16]
  4108f0:	add	x19, x0, #0x670
  4108f4:	mov	x0, x19
  4108f8:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  4108fc:	mov	x1, #0x20                  	// #32
  410900:	add	x2, x2, #0x620
  410904:	bl	4019e0 <snprintf@plt>
  410908:	mov	x0, x19
  41090c:	ldp	x19, x20, [sp, #16]
  410910:	b	4107c0 <ferror@plt+0xea80>
  410914:	cmp	w1, #0x80
  410918:	b.eq	4109c8 <ferror@plt+0xec88>  // b.none
  41091c:	b.hi	410954 <ferror@plt+0xec14>  // b.pmore
  410920:	cmp	w1, #0x8
  410924:	b.eq	4109bc <ferror@plt+0xec7c>  // b.none
  410928:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41092c:	cmp	w1, #0x20
  410930:	add	x0, x0, #0x580
  410934:	b.eq	4107c0 <ferror@plt+0xea80>  // b.none
  410938:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41093c:	cmp	w1, #0x4
  410940:	add	x0, x0, #0x5a8
  410944:	b.ne	410780 <ferror@plt+0xea40>  // b.any
  410948:	ldp	x21, x22, [sp, #32]
  41094c:	ldp	x29, x30, [sp], #48
  410950:	ret
  410954:	cmp	w1, #0xa0
  410958:	b.eq	410984 <ferror@plt+0xec44>  // b.none
  41095c:	cmp	w1, #0xf0
  410960:	b.ne	410780 <ferror@plt+0xea40>  // b.any
  410964:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410968:	add	x0, x0, #0x578
  41096c:	ldp	x21, x22, [sp, #32]
  410970:	ldp	x29, x30, [sp], #48
  410974:	ret
  410978:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  41097c:	add	x0, x0, #0x5d0
  410980:	b	4107c0 <ferror@plt+0xea80>
  410984:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410988:	add	x0, x0, #0x590
  41098c:	b	4107c0 <ferror@plt+0xea80>
  410990:	ubfx	x0, x22, #4, #2
  410994:	cmp	w0, #0x2
  410998:	b.eq	410a60 <ferror@plt+0xed20>  // b.none
  41099c:	cmp	w0, #0x3
  4109a0:	b.eq	410a44 <ferror@plt+0xed04>  // b.none
  4109a4:	cmp	w0, #0x1
  4109a8:	b.eq	410a28 <ferror@plt+0xece8>  // b.none
  4109ac:	mov	w0, #0x4320                	// #17184
  4109b0:	movk	w0, #0x41, lsl #16
  4109b4:	str	w0, [x19, #1712]
  4109b8:	b	410870 <ferror@plt+0xeb30>
  4109bc:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4109c0:	add	x0, x0, #0x5b8
  4109c4:	b	4107c0 <ferror@plt+0xea80>
  4109c8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4109cc:	add	x0, x0, #0x5e0
  4109d0:	b	4107c0 <ferror@plt+0xea80>
  4109d4:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  4109d8:	add	x2, x2, #0x658
  4109dc:	ldr	w3, [x2]
  4109e0:	str	w3, [x21, x0]
  4109e4:	ldrb	w0, [x2, #4]
  4109e8:	strb	w0, [x1, #4]
  4109ec:	b	4108b4 <ferror@plt+0xeb74>
  4109f0:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  4109f4:	add	x2, x2, #0x650
  4109f8:	ldr	w3, [x2]
  4109fc:	str	w3, [x21, x0]
  410a00:	ldrb	w0, [x2, #4]
  410a04:	strb	w0, [x1, #4]
  410a08:	b	4108b4 <ferror@plt+0xeb74>
  410a0c:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  410a10:	add	x2, x2, #0x640
  410a14:	ldr	w3, [x2]
  410a18:	str	w3, [x21, x0]
  410a1c:	ldrb	w0, [x2, #4]
  410a20:	strb	w0, [x1, #4]
  410a24:	b	4108b4 <ferror@plt+0xeb74>
  410a28:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410a2c:	add	x0, x0, #0x638
  410a30:	ldr	w2, [x0]
  410a34:	ldrb	w0, [x0, #4]
  410a38:	strb	w0, [x1, #4]
  410a3c:	str	w2, [x19, #1712]
  410a40:	b	410870 <ferror@plt+0xeb30>
  410a44:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410a48:	add	x0, x0, #0x640
  410a4c:	ldr	w2, [x0]
  410a50:	ldrb	w0, [x0, #4]
  410a54:	strb	w0, [x1, #4]
  410a58:	str	w2, [x19, #1712]
  410a5c:	b	410870 <ferror@plt+0xeb30>
  410a60:	mov	w0, #0x4620                	// #17952
  410a64:	movk	w0, #0x44, lsl #16
  410a68:	str	w0, [x19, #1712]
  410a6c:	b	410870 <ferror@plt+0xeb30>
  410a70:	stp	x29, x30, [sp, #-64]!
  410a74:	mov	x29, sp
  410a78:	stp	x19, x20, [sp, #16]
  410a7c:	mov	x19, x1
  410a80:	mov	x20, x2
  410a84:	stp	x21, x22, [sp, #32]
  410a88:	mov	x21, x0
  410a8c:	mov	x0, x1
  410a90:	mov	w1, #0x2                   	// #2
  410a94:	bl	4040e0 <ferror@plt+0x23a0>
  410a98:	cmp	w0, #0x4
  410a9c:	b.le	410c0c <ferror@plt+0xeecc>
  410aa0:	mov	x1, x20
  410aa4:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  410aa8:	add	x20, x20, #0x420
  410aac:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410ab0:	add	x0, x0, #0x688
  410ab4:	bl	401cc0 <printf@plt>
  410ab8:	ldr	x2, [x20, #1592]
  410abc:	cbz	x2, 410acc <ferror@plt+0xed8c>
  410ac0:	ldr	x0, [x20, #1584]
  410ac4:	cmp	x0, x19
  410ac8:	b.hi	410af4 <ferror@plt+0xedb4>  // b.pmore
  410acc:	mov	w2, #0x5                   	// #5
  410ad0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410ad4:	mov	x0, #0x0                   	// #0
  410ad8:	add	x1, x1, #0x690
  410adc:	bl	401c70 <dcgettext@plt>
  410ae0:	mov	x1, x19
  410ae4:	ldp	x19, x20, [sp, #16]
  410ae8:	ldp	x21, x22, [sp, #32]
  410aec:	ldp	x29, x30, [sp], #64
  410af0:	b	401cc0 <printf@plt>
  410af4:	lsl	x19, x19, #5
  410af8:	stp	x23, x24, [sp, #48]
  410afc:	adrp	x24, 4a3000 <warn@@Base+0x5c6c0>
  410b00:	add	x23, x2, x19
  410b04:	mov	w1, #0x6                   	// #6
  410b08:	ldr	x0, [x2, x19]
  410b0c:	add	x22, x21, #0x1f
  410b10:	adrp	x19, 451000 <warn@@Base+0xa6c0>
  410b14:	add	x19, x19, #0x6c8
  410b18:	bl	4040e0 <ferror@plt+0x23a0>
  410b1c:	ldr	x1, [x24, #1040]
  410b20:	mov	w0, #0x20                  	// #32
  410b24:	bl	401990 <putc@plt>
  410b28:	ldr	x0, [x23, #8]
  410b2c:	mov	w1, #0x2                   	// #2
  410b30:	bl	4040e0 <ferror@plt+0x23a0>
  410b34:	ldrb	w2, [x23, #24]
  410b38:	add	x1, x21, #0x52
  410b3c:	mov	x0, x22
  410b40:	and	w2, w2, #0xf
  410b44:	bl	407a18 <ferror@plt+0x5cd8>
  410b48:	mov	x1, x0
  410b4c:	mov	x0, x19
  410b50:	bl	401cc0 <printf@plt>
  410b54:	ldrb	w1, [x23, #24]
  410b58:	mov	x0, x22
  410b5c:	lsr	w1, w1, #4
  410b60:	bl	408898 <ferror@plt+0x6b58>
  410b64:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  410b68:	mov	x1, x0
  410b6c:	add	x0, x2, #0x6d0
  410b70:	bl	401cc0 <printf@plt>
  410b74:	ldrb	w0, [x21, #31]
  410b78:	cmp	w0, #0x6
  410b7c:	b.ne	410c28 <ferror@plt+0xeee8>  // b.any
  410b80:	ldrb	w0, [x23, #25]
  410b84:	sub	w1, w0, #0x4
  410b88:	cmp	w1, #0x2
  410b8c:	b.ls	410c78 <ferror@plt+0xef38>  // b.plast
  410b90:	bl	405480 <ferror@plt+0x3740>
  410b94:	mov	x1, x0
  410b98:	mov	x0, x19
  410b9c:	bl	401cc0 <printf@plt>
  410ba0:	ldr	w1, [x23, #28]
  410ba4:	mov	x0, x21
  410ba8:	bl	405528 <ferror@plt+0x37e8>
  410bac:	mov	x1, x0
  410bb0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410bb4:	add	x0, x0, #0x6e0
  410bb8:	bl	401cc0 <printf@plt>
  410bbc:	ldr	x0, [x20, #1120]
  410bc0:	cbz	x0, 410bd4 <ferror@plt+0xee94>
  410bc4:	ldr	x1, [x23, #16]
  410bc8:	ldr	x2, [x20, #1128]
  410bcc:	cmp	x1, x2
  410bd0:	b.cc	410c8c <ferror@plt+0xef4c>  // b.lo, b.ul, b.last
  410bd4:	mov	w2, #0x5                   	// #5
  410bd8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410bdc:	mov	x0, #0x0                   	// #0
  410be0:	add	x1, x1, #0x6e8
  410be4:	bl	401c70 <dcgettext@plt>
  410be8:	ldr	x1, [x23, #16]
  410bec:	bl	401cc0 <printf@plt>
  410bf0:	ldr	x1, [x24, #1040]
  410bf4:	mov	w0, #0xa                   	// #10
  410bf8:	ldp	x19, x20, [sp, #16]
  410bfc:	ldp	x21, x22, [sp, #32]
  410c00:	ldp	x23, x24, [sp, #48]
  410c04:	ldp	x29, x30, [sp], #64
  410c08:	b	401990 <putc@plt>
  410c0c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  410c10:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  410c14:	add	x2, x2, #0xbd0
  410c18:	ldr	x1, [x1, #1040]
  410c1c:	add	x0, x2, w0, sxtw
  410c20:	bl	401910 <fputs@plt>
  410c24:	b	410aa0 <ferror@plt+0xed60>
  410c28:	ldrb	w2, [x23, #25]
  410c2c:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  410c30:	add	x1, x1, #0x8e0
  410c34:	mov	x0, x19
  410c38:	and	x3, x2, #0x3
  410c3c:	add	x1, x1, #0xb0
  410c40:	and	w19, w2, #0x3
  410c44:	ldr	x1, [x1, x3, lsl #3]
  410c48:	bl	401cc0 <printf@plt>
  410c4c:	ldrb	w1, [x23, #25]
  410c50:	cmp	w1, w19
  410c54:	b.eq	410ba0 <ferror@plt+0xee60>  // b.none
  410c58:	eor	w1, w1, w19
  410c5c:	mov	x0, x21
  410c60:	bl	410708 <ferror@plt+0xe9c8>
  410c64:	mov	x1, x0
  410c68:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410c6c:	add	x0, x0, #0x6d8
  410c70:	bl	401cc0 <printf@plt>
  410c74:	b	410ba0 <ferror@plt+0xee60>
  410c78:	adrp	x0, 478000 <warn@@Base+0x316c0>
  410c7c:	add	x0, x0, #0x3e0
  410c80:	add	x0, x0, #0x800
  410c84:	ldr	x1, [x0, w1, uxtw #3]
  410c88:	b	410b98 <ferror@plt+0xee58>
  410c8c:	add	x1, x0, x1
  410c90:	mov	w0, #0x19                  	// #25
  410c94:	bl	404cb0 <ferror@plt+0x2f70>
  410c98:	ldr	x1, [x24, #1040]
  410c9c:	mov	w0, #0xa                   	// #10
  410ca0:	ldp	x19, x20, [sp, #16]
  410ca4:	ldp	x21, x22, [sp, #32]
  410ca8:	ldp	x23, x24, [sp, #48]
  410cac:	ldp	x29, x30, [sp], #64
  410cb0:	b	401990 <putc@plt>
  410cb4:	nop
  410cb8:	sub	sp, sp, #0x160
  410cbc:	stp	x29, x30, [sp, #16]
  410cc0:	add	x29, sp, #0x10
  410cc4:	stp	x19, x20, [sp, #32]
  410cc8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  410ccc:	stp	x25, x26, [sp, #80]
  410cd0:	add	x26, x20, #0x420
  410cd4:	stp	x21, x22, [sp, #48]
  410cd8:	ldr	w1, [x26, #1744]
  410cdc:	stp	x27, x28, [sp, #96]
  410ce0:	mov	x28, x0
  410ce4:	ldr	w0, [x26, #1748]
  410ce8:	orr	w0, w1, w0
  410cec:	cbnz	w0, 411034 <ferror@plt+0xf2f4>
  410cf0:	ldr	w0, [x26, #1752]
  410cf4:	cbz	w0, 411014 <ferror@plt+0xf2d4>
  410cf8:	ldr	x0, [x26, #1360]
  410cfc:	str	x0, [sp, #200]
  410d00:	cbnz	x0, 411950 <ferror@plt+0xfc10>
  410d04:	ldr	x0, [x26, #1760]
  410d08:	str	xzr, [sp, #208]
  410d0c:	str	x0, [sp, #232]
  410d10:	mov	x27, #0x0                   	// #0
  410d14:	str	xzr, [sp, #272]
  410d18:	cbz	x0, 41144c <ferror@plt+0xf70c>
  410d1c:	ldr	x1, [sp, #232]
  410d20:	mov	x2, #0x10                  	// #16
  410d24:	mov	x0, x28
  410d28:	ldr	x19, [x28, #8]
  410d2c:	bl	409c10 <ferror@plt+0x7ed0>
  410d30:	mov	x3, x0
  410d34:	mov	w2, #0x0                   	// #0
  410d38:	ldr	x1, [x26, #656]
  410d3c:	mov	x0, x19
  410d40:	add	x1, x3, x1
  410d44:	bl	401b30 <fseek@plt>
  410d48:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410d4c:	add	x1, x1, #0x720
  410d50:	cbnz	w0, 411b0c <ferror@plt+0xfdcc>
  410d54:	ldr	x3, [x28, #8]
  410d58:	add	x0, sp, #0x150
  410d5c:	mov	x2, #0x1                   	// #1
  410d60:	mov	x1, #0x10                  	// #16
  410d64:	bl	401bb0 <fread@plt>
  410d68:	cmp	x0, #0x1
  410d6c:	b.ne	411b04 <ferror@plt+0xfdc4>  // b.any
  410d70:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  410d74:	stp	x23, x24, [sp, #64]
  410d78:	mov	w1, #0x4                   	// #4
  410d7c:	ldr	x2, [x21, #672]
  410d80:	add	x0, sp, #0x150
  410d84:	blr	x2
  410d88:	mov	x23, x0
  410d8c:	ldr	x2, [x21, #672]
  410d90:	mov	w1, #0x4                   	// #4
  410d94:	add	x0, sp, #0x154
  410d98:	blr	x2
  410d9c:	str	x0, [sp, #296]
  410da0:	ldr	x2, [x21, #672]
  410da4:	mov	w1, #0x4                   	// #4
  410da8:	add	x0, sp, #0x158
  410dac:	blr	x2
  410db0:	mov	x1, x0
  410db4:	ldr	x19, [x26, #1760]
  410db8:	mov	x2, #0x4                   	// #4
  410dbc:	ldr	w3, [x20, #1056]
  410dc0:	mov	x0, x28
  410dc4:	add	x19, x19, #0x10
  410dc8:	cmp	w3, #0x0
  410dcc:	add	x3, x19, x1, lsl #2
  410dd0:	add	x1, x19, x1, lsl #3
  410dd4:	csel	x19, x1, x3, eq  // eq = none
  410dd8:	mov	x1, x19
  410ddc:	ldr	x22, [x28, #8]
  410de0:	bl	409c10 <ferror@plt+0x7ed0>
  410de4:	mov	x3, x0
  410de8:	mov	w2, #0x0                   	// #0
  410dec:	ldr	x1, [x26, #656]
  410df0:	mov	x0, x22
  410df4:	add	x1, x3, x1
  410df8:	bl	401b30 <fseek@plt>
  410dfc:	cbnz	w0, 411e6c <ferror@plt+0x1012c>
  410e00:	ldr	x1, [x28, #16]
  410e04:	add	x22, x28, #0x8
  410e08:	mov	x0, x22
  410e0c:	mov	x2, x23
  410e10:	mov	w3, #0x4                   	// #4
  410e14:	bl	40ee28 <ferror@plt+0xd0e8>
  410e18:	str	x0, [sp, #264]
  410e1c:	mov	x4, x0
  410e20:	cbz	x0, 411e64 <ferror@plt+0x10124>
  410e24:	cbz	x23, 411e64 <ferror@plt+0x10124>
  410e28:	ldr	x5, [sp, #296]
  410e2c:	mov	x2, #0xffffffff            	// #4294967295
  410e30:	mov	x0, x2
  410e34:	mov	x1, #0x0                   	// #0
  410e38:	ldr	x3, [x4, x1, lsl #3]
  410e3c:	add	x1, x1, #0x1
  410e40:	cmp	x3, x5
  410e44:	cbz	x3, 410e58 <ferror@plt+0xf118>
  410e48:	b.cc	411ea4 <ferror@plt+0x10164>  // b.lo, b.ul, b.last
  410e4c:	cmp	x3, x2
  410e50:	ccmp	x2, x0, #0x4, ls  // ls = plast
  410e54:	csel	x2, x2, x3, ne  // ne = any
  410e58:	cmp	x23, x1
  410e5c:	b.ne	410e38 <ferror@plt+0xf0f8>  // b.any
  410e60:	str	x1, [sp, #232]
  410e64:	mov	x0, #0xffffffff            	// #4294967295
  410e68:	cmp	x2, x0
  410e6c:	b.eq	411e64 <ferror@plt+0x10124>  // b.none
  410e70:	ldr	x0, [sp, #296]
  410e74:	sub	x0, x2, x0
  410e78:	mov	x2, #0x4                   	// #4
  410e7c:	add	x1, x0, x23
  410e80:	str	x0, [sp, #280]
  410e84:	mov	x0, x28
  410e88:	add	x1, x19, x1, lsl #2
  410e8c:	ldr	x23, [x28, #8]
  410e90:	bl	409c10 <ferror@plt+0x7ed0>
  410e94:	mov	x3, x0
  410e98:	mov	w2, #0x0                   	// #0
  410e9c:	ldr	x1, [x26, #656]
  410ea0:	mov	x0, x23
  410ea4:	add	x1, x3, x1
  410ea8:	bl	401b30 <fseek@plt>
  410eac:	cbnz	w0, 411fc0 <ferror@plt+0x10280>
  410eb0:	ldr	x23, [sp, #280]
  410eb4:	b	410ed8 <ferror@plt+0xf198>
  410eb8:	cmn	x23, #0x1
  410ebc:	b.eq	411fb8 <ferror@plt+0x10278>  // b.none
  410ec0:	ldr	x2, [x21, #672]
  410ec4:	add	x23, x23, #0x1
  410ec8:	add	x0, sp, #0x150
  410ecc:	mov	w1, #0x4                   	// #4
  410ed0:	blr	x2
  410ed4:	tbnz	w0, #0, 411ee8 <ferror@plt+0x101a8>
  410ed8:	ldr	x3, [x28, #8]
  410edc:	add	x0, sp, #0x150
  410ee0:	mov	x2, #0x1                   	// #1
  410ee4:	mov	x1, #0x4                   	// #4
  410ee8:	bl	401bb0 <fread@plt>
  410eec:	cmp	x0, #0x1
  410ef0:	b.eq	410eb8 <ferror@plt+0xf178>  // b.none
  410ef4:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  410ef8:	add	x1, x1, #0x7a0
  410efc:	mov	w2, #0x5                   	// #5
  410f00:	mov	x0, #0x0                   	// #0
  410f04:	str	xzr, [sp, #280]
  410f08:	bl	401c70 <dcgettext@plt>
  410f0c:	bl	446368 <error@@Base>
  410f10:	ldr	x0, [x26, #1768]
  410f14:	cbz	x0, 411fe8 <ferror@plt+0x102a8>
  410f18:	str	xzr, [sp, #288]
  410f1c:	ldp	x23, x24, [sp, #64]
  410f20:	b	411b34 <ferror@plt+0xfdf4>
  410f24:	add	x0, x22, #0x1
  410f28:	mov	x1, #0x8                   	// #8
  410f2c:	bl	401aa0 <calloc@plt>
  410f30:	mov	x21, x0
  410f34:	cbz	x0, 41200c <ferror@plt+0x102cc>
  410f38:	ldr	x0, [sp, #232]
  410f3c:	mov	x2, x20
  410f40:	str	d10, [sp, #128]
  410f44:	add	x0, x20, x0, lsl #3
  410f48:	ldr	x3, [x2], #8
  410f4c:	cmp	x0, x2
  410f50:	ldr	x1, [x21, x3, lsl #3]
  410f54:	add	x1, x1, #0x1
  410f58:	str	x1, [x21, x3, lsl #3]
  410f5c:	b.ne	410f48 <ferror@plt+0xf208>  // b.any
  410f60:	ldr	d0, [sp, #232]
  410f64:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  410f68:	ldr	x1, [x21]
  410f6c:	fmov	d9, x0
  410f70:	scvtf	d10, d0
  410f74:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  410f78:	ucvtf	d0, x1
  410f7c:	add	x0, x0, #0xcb8
  410f80:	fmul	d0, d0, d9
  410f84:	fdiv	d0, d0, d10
  410f88:	bl	401cc0 <printf@plt>
  410f8c:	cbz	x22, 410fe4 <ferror@plt+0xf2a4>
  410f90:	ucvtf	d8, d8
  410f94:	adrp	x19, 451000 <warn@@Base+0xa6c0>
  410f98:	add	x19, x19, #0xb90
  410f9c:	stp	x23, x24, [sp, #64]
  410fa0:	mov	x23, #0x1                   	// #1
  410fa4:	mov	x24, #0x0                   	// #0
  410fa8:	ldr	x2, [x21, x23, lsl #3]
  410fac:	mov	x1, x23
  410fb0:	mov	x0, x19
  410fb4:	ucvtf	d0, x2
  410fb8:	madd	x24, x2, x23, x24
  410fbc:	ucvtf	d1, x24
  410fc0:	fmul	d0, d0, d9
  410fc4:	fdiv	d0, d0, d10
  410fc8:	fmul	d1, d1, d9
  410fcc:	fdiv	d1, d1, d8
  410fd0:	bl	401cc0 <printf@plt>
  410fd4:	cmp	x22, x23
  410fd8:	add	x23, x23, #0x1
  410fdc:	b.ne	410fa8 <ferror@plt+0xf268>  // b.any
  410fe0:	ldp	x23, x24, [sp, #64]
  410fe4:	ldp	d8, d9, [sp, #112]
  410fe8:	ldr	d10, [sp, #128]
  410fec:	mov	x0, x21
  410ff0:	bl	401bc0 <free@plt>
  410ff4:	mov	x0, x20
  410ff8:	bl	401bc0 <free@plt>
  410ffc:	ldr	x0, [sp, #264]
  411000:	bl	401bc0 <free@plt>
  411004:	ldr	x0, [sp, #288]
  411008:	bl	401bc0 <free@plt>
  41100c:	ldr	x0, [sp, #304]
  411010:	bl	401bc0 <free@plt>
  411014:	mov	w0, #0x1                   	// #1
  411018:	ldp	x29, x30, [sp, #16]
  41101c:	ldp	x19, x20, [sp, #32]
  411020:	ldp	x21, x22, [sp, #48]
  411024:	ldp	x25, x26, [sp, #80]
  411028:	ldp	x27, x28, [sp, #96]
  41102c:	add	sp, sp, #0x160
  411030:	ret
  411034:	ldr	x0, [x26, #1360]
  411038:	str	x0, [sp, #200]
  41103c:	cbnz	x0, 411090 <ferror@plt+0xf350>
  411040:	mov	x27, #0x0                   	// #0
  411044:	str	xzr, [sp, #208]
  411048:	str	xzr, [sp, #272]
  41104c:	ldr	x0, [x26, #1760]
  411050:	str	x0, [sp, #232]
  411054:	cbz	x0, 41144c <ferror@plt+0xf70c>
  411058:	ldr	w0, [x26, #1752]
  41105c:	cbnz	w0, 410d1c <ferror@plt+0xefdc>
  411060:	ldr	w0, [x26, #1324]
  411064:	cbz	w0, 411078 <ferror@plt+0xf338>
  411068:	ldr	w0, [x26, #1744]
  41106c:	cbnz	w0, 411078 <ferror@plt+0xf338>
  411070:	ldr	x0, [x26, #1120]
  411074:	cbnz	x0, 410d1c <ferror@plt+0xefdc>
  411078:	str	xzr, [sp, #232]
  41107c:	str	xzr, [sp, #264]
  411080:	stp	xzr, xzr, [sp, #280]
  411084:	stp	xzr, xzr, [sp, #296]
  411088:	ldr	x1, [x26, #1360]
  41108c:	b	4110c8 <ferror@plt+0xf388>
  411090:	ldr	w0, [x26, #1752]
  411094:	cbnz	w0, 411950 <ferror@plt+0xfc10>
  411098:	ldr	w0, [x26, #1324]
  41109c:	cbnz	w0, 411944 <ferror@plt+0xfc04>
  4110a0:	ldr	x27, [x26, #1760]
  4110a4:	cbnz	x27, 411c08 <ferror@plt+0xfec8>
  4110a8:	ldr	x1, [sp, #200]
  4110ac:	str	xzr, [sp, #232]
  4110b0:	str	xzr, [sp, #280]
  4110b4:	str	xzr, [sp, #296]
  4110b8:	stp	xzr, xzr, [sp, #200]
  4110bc:	stp	xzr, xzr, [sp, #264]
  4110c0:	str	xzr, [sp, #288]
  4110c4:	str	xzr, [sp, #304]
  4110c8:	ldr	w0, [x26, #1748]
  4110cc:	cbz	w0, 411464 <ferror@plt+0xf724>
  4110d0:	ldr	w0, [x26, #1324]
  4110d4:	cbz	w0, 411a78 <ferror@plt+0xfd38>
  4110d8:	ldr	x0, [x26, #1120]
  4110dc:	cbz	x0, 4114b8 <ferror@plt+0xf778>
  4110e0:	ldr	x0, [x26, #1592]
  4110e4:	cbz	x0, 4114b8 <ferror@plt+0xf778>
  4110e8:	cbnz	x1, 411d04 <ferror@plt+0xffc4>
  4110ec:	ldr	x0, [x26, #1760]
  4110f0:	cbnz	x0, 411c2c <ferror@plt+0xfeec>
  4110f4:	nop
  4110f8:	ldr	w19, [x26, #1752]
  4110fc:	ldr	x0, [sp, #208]
  411100:	cbz	w19, 4114a0 <ferror@plt+0xf760>
  411104:	cbz	x0, 411338 <ferror@plt+0xf5f8>
  411108:	ldr	x19, [sp, #200]
  41110c:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  411110:	add	x2, x2, #0xa70
  411114:	mov	w4, #0x5                   	// #5
  411118:	mov	x3, x19
  41111c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411120:	mov	x0, #0x0                   	// #0
  411124:	add	x1, x1, #0xab0
  411128:	bl	401c20 <dcngettext@plt>
  41112c:	mov	x1, x19
  411130:	bl	401cc0 <printf@plt>
  411134:	mov	x0, x19
  411138:	mov	x1, #0x8                   	// #8
  41113c:	bl	401aa0 <calloc@plt>
  411140:	mov	x25, x0
  411144:	cbz	x0, 411fcc <ferror@plt+0x1028c>
  411148:	mov	x1, #0x1                   	// #1
  41114c:	mov	x0, x27
  411150:	bl	43e1a8 <ferror@plt+0x3c468>
  411154:	mov	x22, x0
  411158:	mov	x2, x27
  41115c:	mov	w1, #0x0                   	// #0
  411160:	bl	401a90 <memset@plt>
  411164:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411168:	add	x1, x1, #0xb28
  41116c:	mov	w2, #0x5                   	// #5
  411170:	mov	x0, #0x0                   	// #0
  411174:	bl	401c70 <dcgettext@plt>
  411178:	bl	401cc0 <printf@plt>
  41117c:	ldr	x0, [sp, #200]
  411180:	cbz	x0, 411e34 <ferror@plt+0x100f4>
  411184:	stp	x23, x24, [sp, #64]
  411188:	mov	x24, #0x0                   	// #0
  41118c:	mov	x28, x24
  411190:	mov	x24, x25
  411194:	adrp	x19, 451000 <warn@@Base+0xa6c0>
  411198:	ldr	x25, [sp, #272]
  41119c:	add	x19, x19, #0x870
  4111a0:	mov	x20, #0x0                   	// #0
  4111a4:	mov	w23, #0x1                   	// #1
  4111a8:	stp	d8, d9, [sp, #112]
  4111ac:	fmov	d8, xzr
  4111b0:	add	x21, x20, #0x1
  4111b4:	ldr	x0, [sp, #208]
  4111b8:	ldr	x0, [x0, x28, lsl #3]
  4111bc:	cbz	x0, 411230 <ferror@plt+0xf4f0>
  4111c0:	fmov	x2, d8
  4111c4:	ldr	x4, [x24, x28, lsl #3]
  4111c8:	add	x1, x4, #0x1
  4111cc:	sub	x4, x2, x4
  4111d0:	b	4111f0 <ferror@plt+0xf4b0>
  4111d4:	ldrb	w2, [x22, x0]
  4111d8:	add	x3, x1, #0x1
  4111dc:	cbnz	w2, 411214 <ferror@plt+0xf4d4>
  4111e0:	strb	w23, [x22, x0]
  4111e4:	ldr	x0, [x25, x0, lsl #3]
  4111e8:	cbz	x0, 411a6c <ferror@plt+0xfd2c>
  4111ec:	mov	x1, x3
  4111f0:	add	x2, x20, #0x2
  4111f4:	cmp	x20, x1
  4111f8:	add	x5, x4, x1
  4111fc:	add	x21, x20, #0x1
  411200:	b.cs	41120c <ferror@plt+0xf4cc>  // b.hs, b.nlast
  411204:	mov	x20, x21
  411208:	mov	x21, x2
  41120c:	cmp	x0, x27
  411210:	b.cc	4111d4 <ferror@plt+0xf494>  // b.lo, b.ul, b.last
  411214:	str	x1, [x24, x28, lsl #3]
  411218:	mov	x1, x19
  41121c:	mov	w2, #0x5                   	// #5
  411220:	fmov	d8, x5
  411224:	mov	x0, #0x0                   	// #0
  411228:	bl	401c70 <dcgettext@plt>
  41122c:	bl	446368 <error@@Base>
  411230:	ldr	x0, [sp, #200]
  411234:	add	x28, x28, #0x1
  411238:	cmp	x28, x0
  41123c:	b.ne	4111b0 <ferror@plt+0xf470>  // b.any
  411240:	mov	x0, x22
  411244:	bl	401bc0 <free@plt>
  411248:	mov	x0, x21
  41124c:	mov	x1, #0x8                   	// #8
  411250:	mov	x25, x24
  411254:	bl	401aa0 <calloc@plt>
  411258:	mov	x21, x0
  41125c:	cbz	x0, 412014 <ferror@plt+0x102d4>
  411260:	ldr	x0, [sp, #200]
  411264:	mov	x2, x24
  411268:	str	d10, [sp, #128]
  41126c:	add	x0, x24, x0, lsl #3
  411270:	ldr	x3, [x2], #8
  411274:	cmp	x0, x2
  411278:	ldr	x1, [x21, x3, lsl #3]
  41127c:	add	x1, x1, #0x1
  411280:	str	x1, [x21, x3, lsl #3]
  411284:	b.ne	411270 <ferror@plt+0xf530>  // b.any
  411288:	ldr	d0, [sp, #200]
  41128c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  411290:	ldr	x1, [x21]
  411294:	fmov	d9, x0
  411298:	scvtf	d10, d0
  41129c:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4112a0:	ucvtf	d0, x1
  4112a4:	add	x0, x0, #0xcb8
  4112a8:	fmul	d0, d0, d9
  4112ac:	fdiv	d0, d0, d10
  4112b0:	bl	401cc0 <printf@plt>
  4112b4:	cbz	x20, 411308 <ferror@plt+0xf5c8>
  4112b8:	ucvtf	d8, d8
  4112bc:	adrp	x19, 451000 <warn@@Base+0xa6c0>
  4112c0:	add	x19, x19, #0xb90
  4112c4:	mov	x22, #0x1                   	// #1
  4112c8:	mov	x23, #0x0                   	// #0
  4112cc:	nop
  4112d0:	ldr	x2, [x21, x22, lsl #3]
  4112d4:	mov	x1, x22
  4112d8:	mov	x0, x19
  4112dc:	ucvtf	d0, x2
  4112e0:	madd	x23, x2, x22, x23
  4112e4:	ucvtf	d1, x23
  4112e8:	fmul	d0, d0, d9
  4112ec:	fdiv	d0, d0, d10
  4112f0:	fmul	d1, d1, d9
  4112f4:	fdiv	d1, d1, d8
  4112f8:	bl	401cc0 <printf@plt>
  4112fc:	cmp	x20, x22
  411300:	add	x22, x22, #0x1
  411304:	b.ne	4112d0 <ferror@plt+0xf590>  // b.any
  411308:	ldp	x23, x24, [sp, #64]
  41130c:	ldp	d8, d9, [sp, #112]
  411310:	ldr	d10, [sp, #128]
  411314:	mov	x0, x21
  411318:	bl	401bc0 <free@plt>
  41131c:	mov	x0, x25
  411320:	bl	401bc0 <free@plt>
  411324:	ldr	x0, [sp, #208]
  411328:	ldr	w19, [x26, #1752]
  41132c:	bl	401bc0 <free@plt>
  411330:	ldr	x0, [sp, #272]
  411334:	bl	401bc0 <free@plt>
  411338:	ldr	x0, [sp, #264]
  41133c:	cmp	x0, #0x0
  411340:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  411344:	b.eq	411014 <ferror@plt+0xf2d4>  // b.none
  411348:	ldr	x19, [sp, #232]
  41134c:	mov	w4, #0x5                   	// #5
  411350:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  411354:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411358:	add	x2, x2, #0xbb8
  41135c:	add	x1, x1, #0xbf8
  411360:	mov	x3, x19
  411364:	mov	x0, #0x0                   	// #0
  411368:	bl	401c20 <dcngettext@plt>
  41136c:	ldr	x4, [x26, #1768]
  411370:	adrp	x3, 451000 <warn@@Base+0xa6c0>
  411374:	add	x3, x3, #0x700
  411378:	mov	x2, x19
  41137c:	cmp	x4, #0x0
  411380:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411384:	add	x1, x1, #0x710
  411388:	csel	x1, x3, x1, ne  // ne = any
  41138c:	bl	401cc0 <printf@plt>
  411390:	mov	x0, x19
  411394:	mov	x1, #0x8                   	// #8
  411398:	bl	401aa0 <calloc@plt>
  41139c:	mov	x20, x0
  4113a0:	cbz	x0, 411ff0 <ferror@plt+0x102b0>
  4113a4:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4113a8:	add	x1, x1, #0xb28
  4113ac:	mov	w2, #0x5                   	// #5
  4113b0:	mov	x0, #0x0                   	// #0
  4113b4:	bl	401c70 <dcgettext@plt>
  4113b8:	bl	401cc0 <printf@plt>
  4113bc:	ldr	x6, [sp, #232]
  4113c0:	cbz	x6, 411df8 <ferror@plt+0x100b8>
  4113c4:	ldp	x9, x10, [sp, #280]
  4113c8:	mov	x22, #0x0                   	// #0
  4113cc:	mov	x3, #0x0                   	// #0
  4113d0:	stp	d8, d9, [sp, #112]
  4113d4:	fmov	d8, xzr
  4113d8:	ldr	x7, [sp, #264]
  4113dc:	add	x5, x9, #0x1
  4113e0:	ldr	x8, [sp, #296]
  4113e4:	b	4113f4 <ferror@plt+0xf6b4>
  4113e8:	add	x3, x3, #0x1
  4113ec:	cmp	x3, x6
  4113f0:	b.eq	410f24 <ferror@plt+0xf1e4>  // b.none
  4113f4:	ldr	x0, [x7, x3, lsl #3]
  4113f8:	cbz	x0, 4113e8 <ferror@plt+0xf6a8>
  4113fc:	sub	x1, x0, x8
  411400:	cmp	x1, x9
  411404:	b.cs	411e90 <ferror@plt+0x10150>  // b.hs, b.nlast
  411408:	sub	x0, x8, x0
  41140c:	add	x4, x10, x1, lsl #3
  411410:	sub	x4, x4, #0x8
  411414:	add	x1, x0, x5
  411418:	mov	x0, #0x1                   	// #1
  41141c:	b	41142c <ferror@plt+0xf6ec>
  411420:	add	x0, x0, #0x1
  411424:	cmp	x0, x1
  411428:	b.eq	411434 <ferror@plt+0xf6f4>  // b.none
  41142c:	ldr	x2, [x4, x0, lsl #3]
  411430:	tbz	w2, #0, 411420 <ferror@plt+0xf6e0>
  411434:	fmov	d0, x0
  411438:	cmp	x22, x0
  41143c:	csel	x22, x22, x0, cs  // cs = hs, nlast
  411440:	str	x0, [x20, x3, lsl #3]
  411444:	add	d8, d8, d0
  411448:	b	4113e8 <ferror@plt+0xf6a8>
  41144c:	ldr	x0, [x26, #1360]
  411450:	str	x0, [sp, #232]
  411454:	cbnz	x0, 411ae0 <ferror@plt+0xfda0>
  411458:	str	xzr, [sp, #264]
  41145c:	stp	xzr, xzr, [sp, #280]
  411460:	stp	xzr, xzr, [sp, #296]
  411464:	ldr	w0, [x26, #1744]
  411468:	cbnz	w0, 4114c0 <ferror@plt+0xf780>
  41146c:	ldr	w0, [x26, #1748]
  411470:	cbz	w0, 4110f8 <ferror@plt+0xf3b8>
  411474:	ldr	w0, [x26, #1324]
  411478:	cbz	w0, 411a80 <ferror@plt+0xfd40>
  41147c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411480:	add	x1, x1, #0xa28
  411484:	mov	w2, #0x5                   	// #5
  411488:	mov	x0, #0x0                   	// #0
  41148c:	bl	401c70 <dcgettext@plt>
  411490:	bl	401cc0 <printf@plt>
  411494:	ldr	w19, [x26, #1752]
  411498:	ldr	x0, [sp, #208]
  41149c:	cbnz	w19, 411104 <ferror@plt+0xf3c4>
  4114a0:	cbz	x0, 411014 <ferror@plt+0xf2d4>
  4114a4:	ldr	x0, [sp, #208]
  4114a8:	bl	401bc0 <free@plt>
  4114ac:	ldr	x0, [sp, #272]
  4114b0:	bl	401bc0 <free@plt>
  4114b4:	b	411338 <ferror@plt+0xf5f8>
  4114b8:	ldr	w0, [x26, #1744]
  4114bc:	cbz	w0, 41147c <ferror@plt+0xf73c>
  4114c0:	ldr	x21, [x28, #112]
  4114c4:	cbz	x21, 411af8 <ferror@plt+0xfdb8>
  4114c8:	ldr	w1, [x28, #100]
  4114cc:	cbz	w1, 4110f8 <ferror@plt+0xf3b8>
  4114d0:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  4114d4:	add	x0, x0, #0x8e0
  4114d8:	add	x0, x0, #0xb0
  4114dc:	stp	x23, x24, [sp, #64]
  4114e0:	str	wzr, [sp, #188]
  4114e4:	str	x0, [sp, #224]
  4114e8:	str	x27, [sp, #312]
  4114ec:	nop
  4114f0:	ldr	w0, [x21, #4]
  4114f4:	cmp	w0, #0x2
  4114f8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4114fc:	b.ne	411868 <ferror@plt+0xfb28>  // b.any
  411500:	ldr	w2, [x26, #1748]
  411504:	cmp	w2, #0x0
  411508:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  41150c:	b.eq	411868 <ferror@plt+0xfb28>  // b.none
  411510:	ldr	x0, [x21, #56]
  411514:	add	x1, x28, #0x80
  411518:	str	x1, [sp, #248]
  41151c:	add	x1, x28, #0x88
  411520:	str	x1, [sp, #256]
  411524:	cbz	x0, 4118f4 <ferror@plt+0xfbb4>
  411528:	ldr	x3, [x21, #32]
  41152c:	mov	w4, #0x5                   	// #5
  411530:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  411534:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411538:	add	x2, x2, #0x8e8
  41153c:	add	x1, x1, #0x918
  411540:	udiv	x3, x3, x0
  411544:	mov	x0, #0x0                   	// #0
  411548:	str	x3, [sp, #336]
  41154c:	bl	401c20 <dcngettext@plt>
  411550:	mov	x2, x21
  411554:	mov	x19, x0
  411558:	add	x1, x28, #0x88
  41155c:	add	x0, x28, #0x80
  411560:	bl	4050f8 <ferror@plt+0x33b8>
  411564:	mov	x1, x0
  411568:	ldr	x2, [sp, #336]
  41156c:	mov	x0, x19
  411570:	bl	401cc0 <printf@plt>
  411574:	ldr	w0, [x26]
  411578:	cbz	w0, 4118d8 <ferror@plt+0xfb98>
  41157c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411580:	add	x1, x1, #0x940
  411584:	mov	w2, #0x5                   	// #5
  411588:	mov	x0, #0x0                   	// #0
  41158c:	bl	401c70 <dcgettext@plt>
  411590:	bl	401cc0 <printf@plt>
  411594:	ldr	w0, [x26]
  411598:	add	x2, sp, #0x150
  41159c:	mov	x1, x21
  4115a0:	cbz	w0, 4118c8 <ferror@plt+0xfb88>
  4115a4:	mov	x0, x28
  4115a8:	bl	405c70 <ferror@plt+0x3f30>
  4115ac:	str	x0, [sp, #216]
  4115b0:	ldr	x0, [sp, #216]
  4115b4:	cbz	x0, 411864 <ferror@plt+0xfb24>
  4115b8:	ldr	w3, [x21, #40]
  4115bc:	ldr	w0, [x28, #104]
  4115c0:	cmp	w3, w0
  4115c4:	b.eq	411a24 <ferror@plt+0xfce4>  // b.none
  4115c8:	ldr	w0, [x28, #100]
  4115cc:	mov	x24, #0x0                   	// #0
  4115d0:	mov	x27, #0x0                   	// #0
  4115d4:	cmp	w3, w0
  4115d8:	b.cc	411a8c <ferror@plt+0xfd4c>  // b.lo, b.ul, b.last
  4115dc:	ldr	x0, [sp, #336]
  4115e0:	cbz	x0, 411848 <ferror@plt+0xfb08>
  4115e4:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4115e8:	add	x0, x0, #0x9c8
  4115ec:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4115f0:	add	x1, x1, #0x9d0
  4115f4:	stp	x0, x1, [sp, #160]
  4115f8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4115fc:	add	x0, x0, #0x6d0
  411600:	str	x0, [sp, #176]
  411604:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  411608:	add	x0, x0, #0x6d8
  41160c:	str	x0, [sp, #240]
  411610:	add	x0, x28, #0x52
  411614:	str	x0, [sp, #152]
  411618:	ldr	x0, [sp, #216]
  41161c:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  411620:	adrp	x23, 451000 <warn@@Base+0xa6c0>
  411624:	add	x22, x22, #0x410
  411628:	add	x23, x23, #0x6c8
  41162c:	add	x25, x28, #0x1f
  411630:	add	x19, x0, #0x10
  411634:	mov	w20, #0x0                   	// #0
  411638:	b	411784 <ferror@plt+0xfa44>
  41163c:	ldrb	w0, [x19, #9]
  411640:	sub	w1, w0, #0x4
  411644:	cmp	w1, #0x2
  411648:	b.hi	4118a8 <ferror@plt+0xfb68>  // b.pmore
  41164c:	adrp	x0, 478000 <warn@@Base+0x316c0>
  411650:	add	x0, x0, #0x3e0
  411654:	add	x0, x0, #0x800
  411658:	ldr	x1, [x0, w1, uxtw #3]
  41165c:	mov	x0, x23
  411660:	bl	401cc0 <printf@plt>
  411664:	ldr	w1, [x19, #12]
  411668:	mov	x0, x28
  41166c:	bl	405528 <ferror@plt+0x37e8>
  411670:	mov	x1, x0
  411674:	ldr	x0, [sp, #168]
  411678:	bl	401cc0 <printf@plt>
  41167c:	ldr	x1, [x19]
  411680:	cmp	x1, x24
  411684:	b.cs	41188c <ferror@plt+0xfb4c>  // b.hs, b.nlast
  411688:	add	x1, x27, x1
  41168c:	mov	w0, #0x19                  	// #25
  411690:	bl	404cb0 <ferror@plt+0x2f70>
  411694:	ldr	w0, [x21, #4]
  411698:	add	x1, sp, #0x146
  41169c:	str	x1, [sp]
  4116a0:	add	x7, sp, #0x148
  4116a4:	cmp	w0, #0xb
  4116a8:	add	x6, x19, #0xc
  4116ac:	cset	w1, eq  // eq = none
  4116b0:	mov	x5, x19
  4116b4:	mov	w4, w20
  4116b8:	mov	x3, x24
  4116bc:	mov	x2, x27
  4116c0:	mov	x0, x28
  4116c4:	bl	40cf70 <ferror@plt+0xb230>
  4116c8:	mov	x1, x0
  4116cc:	cbz	x0, 4116f4 <ferror@plt+0xf9b4>
  4116d0:	ldr	w0, [sp, #328]
  4116d4:	cbz	w0, 4118b4 <ferror@plt+0xfb74>
  4116d8:	cmp	w0, #0x1
  4116dc:	adrp	x2, 450000 <warn@@Base+0x96c0>
  4116e0:	add	x2, x2, #0x940
  4116e4:	adrp	x0, 450000 <warn@@Base+0x96c0>
  4116e8:	add	x0, x0, #0x948
  4116ec:	csel	x0, x0, x2, eq  // eq = none
  4116f0:	bl	401cc0 <printf@plt>
  4116f4:	ldr	x1, [x22]
  4116f8:	mov	w0, #0xa                   	// #10
  4116fc:	bl	401990 <putc@plt>
  411700:	ldrb	w0, [x19, #8]
  411704:	cmp	wzr, w0, lsr #4
  411708:	b.ne	411770 <ferror@plt+0xfa30>  // b.any
  41170c:	ldr	w0, [x21, #44]
  411710:	cmp	w0, w20
  411714:	b.hi	411770 <ferror@plt+0xfa30>  // b.pmore
  411718:	ldrh	w0, [x28, #82]
  41171c:	cmp	w0, #0x8
  411720:	b.eq	411770 <ferror@plt+0xfa30>  // b.none
  411724:	ldrb	w0, [x28, #31]
  411728:	cmp	w0, #0x6
  41172c:	b.eq	411770 <ferror@plt+0xfa30>  // b.none
  411730:	mov	w2, #0x5                   	// #5
  411734:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411738:	mov	x0, #0x0                   	// #0
  41173c:	add	x1, x1, #0x9e8
  411740:	bl	401c70 <dcgettext@plt>
  411744:	mov	x4, x0
  411748:	ldp	x0, x1, [sp, #248]
  41174c:	mov	x2, x21
  411750:	str	x4, [sp, #192]
  411754:	bl	4050f8 <ferror@plt+0x33b8>
  411758:	mov	x2, x0
  41175c:	ldr	w3, [x21, #44]
  411760:	mov	w1, w20
  411764:	ldr	x4, [sp, #192]
  411768:	mov	x0, x4
  41176c:	bl	446940 <warn@@Base>
  411770:	ldr	x0, [sp, #336]
  411774:	add	w20, w20, #0x1
  411778:	add	x19, x19, #0x20
  41177c:	cmp	x0, w20, uxtw
  411780:	b.ls	411848 <ferror@plt+0xfb08>  // b.plast
  411784:	ldr	x0, [sp, #160]
  411788:	mov	w1, w20
  41178c:	bl	401cc0 <printf@plt>
  411790:	ldur	x0, [x19, #-16]
  411794:	mov	w1, #0x6                   	// #6
  411798:	bl	4040e0 <ferror@plt+0x23a0>
  41179c:	ldr	x1, [x22]
  4117a0:	mov	w0, #0x20                  	// #32
  4117a4:	bl	401990 <putc@plt>
  4117a8:	ldur	x0, [x19, #-8]
  4117ac:	mov	w1, #0x2                   	// #2
  4117b0:	bl	4040e0 <ferror@plt+0x23a0>
  4117b4:	ldrb	w2, [x19, #8]
  4117b8:	mov	x0, x25
  4117bc:	ldr	x1, [sp, #152]
  4117c0:	and	w2, w2, #0xf
  4117c4:	bl	407a18 <ferror@plt+0x5cd8>
  4117c8:	mov	x1, x0
  4117cc:	mov	x0, x23
  4117d0:	bl	401cc0 <printf@plt>
  4117d4:	ldrb	w1, [x19, #8]
  4117d8:	mov	x0, x25
  4117dc:	lsr	w1, w1, #4
  4117e0:	bl	408898 <ferror@plt+0x6b58>
  4117e4:	mov	x1, x0
  4117e8:	ldr	x0, [sp, #176]
  4117ec:	bl	401cc0 <printf@plt>
  4117f0:	ldrb	w0, [x28, #31]
  4117f4:	cmp	w0, #0x6
  4117f8:	b.eq	41163c <ferror@plt+0xf8fc>  // b.none
  4117fc:	ldrb	w1, [x19, #9]
  411800:	mov	x0, x23
  411804:	and	w2, w1, #0x3
  411808:	and	x3, x1, #0x3
  41180c:	ldr	x1, [sp, #224]
  411810:	str	w2, [sp, #192]
  411814:	ldr	x1, [x1, x3, lsl #3]
  411818:	bl	401cc0 <printf@plt>
  41181c:	ldrb	w1, [x19, #9]
  411820:	ldr	w2, [sp, #192]
  411824:	cmp	w1, w2
  411828:	b.eq	411664 <ferror@plt+0xf924>  // b.none
  41182c:	eor	w1, w1, w2
  411830:	mov	x0, x28
  411834:	bl	410708 <ferror@plt+0xe9c8>
  411838:	mov	x1, x0
  41183c:	ldr	x0, [sp, #240]
  411840:	bl	401cc0 <printf@plt>
  411844:	b	411664 <ferror@plt+0xf924>
  411848:	ldr	x0, [sp, #216]
  41184c:	bl	401bc0 <free@plt>
  411850:	ldr	x0, [x28, #128]
  411854:	cmp	x0, x27
  411858:	b.eq	411864 <ferror@plt+0xfb24>  // b.none
  41185c:	mov	x0, x27
  411860:	bl	401bc0 <free@plt>
  411864:	ldr	w1, [x28, #100]
  411868:	ldr	w0, [sp, #188]
  41186c:	add	x21, x21, #0x50
  411870:	add	w0, w0, #0x1
  411874:	str	w0, [sp, #188]
  411878:	cmp	w1, w0
  41187c:	b.hi	4114f0 <ferror@plt+0xf7b0>  // b.pmore
  411880:	ldp	x23, x24, [sp, #64]
  411884:	ldr	x27, [sp, #312]
  411888:	b	4110f8 <ferror@plt+0xf3b8>
  41188c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  411890:	add	x1, x1, #0xc38
  411894:	mov	w2, #0x5                   	// #5
  411898:	mov	x0, #0x0                   	// #0
  41189c:	bl	401c70 <dcgettext@plt>
  4118a0:	mov	x1, x0
  4118a4:	b	41168c <ferror@plt+0xf94c>
  4118a8:	bl	405480 <ferror@plt+0x3740>
  4118ac:	mov	x1, x0
  4118b0:	b	41165c <ferror@plt+0xf91c>
  4118b4:	ldrh	w2, [sp, #326]
  4118b8:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4118bc:	add	x0, x0, #0x9d8
  4118c0:	bl	401cc0 <printf@plt>
  4118c4:	b	4116f4 <ferror@plt+0xf9b4>
  4118c8:	mov	x0, x28
  4118cc:	bl	4060b8 <ferror@plt+0x4378>
  4118d0:	str	x0, [sp, #216]
  4118d4:	b	4115b0 <ferror@plt+0xf870>
  4118d8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4118dc:	add	x1, x1, #0x980
  4118e0:	mov	w2, #0x5                   	// #5
  4118e4:	mov	x0, #0x0                   	// #0
  4118e8:	bl	401c70 <dcgettext@plt>
  4118ec:	bl	401cc0 <printf@plt>
  4118f0:	b	411594 <ferror@plt+0xf854>
  4118f4:	mov	w2, #0x5                   	// #5
  4118f8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4118fc:	add	x1, x1, #0x8b8
  411900:	bl	401c70 <dcgettext@plt>
  411904:	mov	x2, x21
  411908:	mov	x19, x0
  41190c:	add	x1, x28, #0x88
  411910:	add	x0, x28, #0x80
  411914:	bl	4050f8 <ferror@plt+0x33b8>
  411918:	mov	x1, x0
  41191c:	mov	x0, x19
  411920:	bl	401cc0 <printf@plt>
  411924:	ldr	w0, [sp, #188]
  411928:	add	x21, x21, #0x50
  41192c:	ldr	w1, [x28, #100]
  411930:	add	w0, w0, #0x1
  411934:	str	w0, [sp, #188]
  411938:	cmp	w1, w0
  41193c:	b.hi	4114f0 <ferror@plt+0xf7b0>  // b.pmore
  411940:	b	411880 <ferror@plt+0xfb40>
  411944:	cbnz	w1, 411a50 <ferror@plt+0xfd10>
  411948:	ldr	x0, [x26, #1120]
  41194c:	cbz	x0, 411a50 <ferror@plt+0xfd10>
  411950:	ldrh	w0, [x28, #82]
  411954:	mov	w2, #0x9026                	// #36902
  411958:	mov	w1, #0xa390                	// #41872
  41195c:	mov	w19, #0x4                   	// #4
  411960:	cmp	w0, w2
  411964:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  411968:	ccmp	w0, w1, #0x4, ne  // ne = any
  41196c:	b.ne	411980 <ferror@plt+0xfc40>  // b.any
  411970:	ldrb	w1, [x28, #28]
  411974:	mov	w0, #0x8                   	// #8
  411978:	cmp	w1, #0x2
  41197c:	csel	w19, w19, w0, ne  // ne = any
  411980:	ldr	x1, [sp, #200]
  411984:	mov	x2, #0x10                  	// #16
  411988:	mov	x0, x28
  41198c:	ldr	x21, [x28, #8]
  411990:	bl	409c10 <ferror@plt+0x7ed0>
  411994:	mov	x3, x0
  411998:	mov	w2, #0x0                   	// #0
  41199c:	ldr	x1, [x26, #656]
  4119a0:	mov	x0, x21
  4119a4:	add	x1, x3, x1
  4119a8:	bl	401b30 <fseek@plt>
  4119ac:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4119b0:	add	x1, x1, #0x720
  4119b4:	cbnz	w0, 4119e4 <ferror@plt+0xfca4>
  4119b8:	ldr	x3, [x28, #8]
  4119bc:	mov	x2, #0x1                   	// #1
  4119c0:	mov	w21, w19
  4119c4:	add	x0, sp, #0x148
  4119c8:	mov	x1, x21
  4119cc:	bl	401bb0 <fread@plt>
  4119d0:	mov	x2, x0
  4119d4:	cmp	x0, #0x1
  4119d8:	b.eq	411b70 <ferror@plt+0xfe30>  // b.none
  4119dc:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4119e0:	add	x1, x1, #0x750
  4119e4:	mov	w2, #0x5                   	// #5
  4119e8:	mov	x0, #0x0                   	// #0
  4119ec:	str	xzr, [sp, #272]
  4119f0:	bl	401c70 <dcgettext@plt>
  4119f4:	str	xzr, [sp, #208]
  4119f8:	bl	446368 <error@@Base>
  4119fc:	ldr	w0, [x26, #1324]
  411a00:	cbz	w0, 411a2c <ferror@plt+0xfcec>
  411a04:	mov	w0, #0x0                   	// #0
  411a08:	ldp	x29, x30, [sp, #16]
  411a0c:	ldp	x19, x20, [sp, #32]
  411a10:	ldp	x21, x22, [sp, #48]
  411a14:	ldp	x25, x26, [sp, #80]
  411a18:	ldp	x27, x28, [sp, #96]
  411a1c:	add	sp, sp, #0x160
  411a20:	ret
  411a24:	ldp	x27, x24, [x28, #128]
  411a28:	b	4115dc <ferror@plt+0xf89c>
  411a2c:	ldr	x0, [sp, #208]
  411a30:	mov	x27, #0x0                   	// #0
  411a34:	bl	401bc0 <free@plt>
  411a38:	str	xzr, [sp, #208]
  411a3c:	ldr	x0, [sp, #272]
  411a40:	bl	401bc0 <free@plt>
  411a44:	str	xzr, [sp, #200]
  411a48:	str	xzr, [sp, #272]
  411a4c:	b	41104c <ferror@plt+0xf30c>
  411a50:	ldr	x0, [x26, #1760]
  411a54:	str	x0, [sp, #232]
  411a58:	cbz	x0, 411c18 <ferror@plt+0xfed8>
  411a5c:	mov	x27, #0x0                   	// #0
  411a60:	stp	xzr, xzr, [sp, #200]
  411a64:	str	xzr, [sp, #272]
  411a68:	b	411068 <ferror@plt+0xf328>
  411a6c:	fmov	d8, x5
  411a70:	str	x1, [x24, x28, lsl #3]
  411a74:	b	411230 <ferror@plt+0xf4f0>
  411a78:	ldr	w0, [x26, #1744]
  411a7c:	cbnz	w0, 4114c0 <ferror@plt+0xf780>
  411a80:	ldr	x21, [x28, #112]
  411a84:	cbnz	x21, 4114c8 <ferror@plt+0xf788>
  411a88:	b	41147c <ferror@plt+0xf73c>
  411a8c:	ldr	x19, [x28, #112]
  411a90:	mov	w4, #0x50                  	// #80
  411a94:	mov	w2, #0x5                   	// #5
  411a98:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411a9c:	mov	x0, #0x0                   	// #0
  411aa0:	add	x1, x1, #0xe48
  411aa4:	umaddl	x19, w3, w4, x19
  411aa8:	ldp	x20, x22, [x19, #24]
  411aac:	bl	401c70 <dcgettext@plt>
  411ab0:	add	x2, x28, #0x10
  411ab4:	mov	x6, x0
  411ab8:	add	x1, x28, #0x8
  411abc:	mov	x4, #0x1                   	// #1
  411ac0:	mov	x0, #0x0                   	// #0
  411ac4:	mov	x5, x22
  411ac8:	mov	x3, x20
  411acc:	bl	405718 <ferror@plt+0x39d8>
  411ad0:	mov	x27, x0
  411ad4:	cbz	x0, 4115dc <ferror@plt+0xf89c>
  411ad8:	ldr	x24, [x19, #32]
  411adc:	b	4115dc <ferror@plt+0xf89c>
  411ae0:	str	xzr, [sp, #264]
  411ae4:	stp	xzr, xzr, [sp, #280]
  411ae8:	stp	xzr, xzr, [sp, #296]
  411aec:	ldr	x1, [sp, #232]
  411af0:	str	xzr, [sp, #232]
  411af4:	b	4110c8 <ferror@plt+0xf388>
  411af8:	ldr	w0, [x26, #1748]
  411afc:	cbz	w0, 4110f8 <ferror@plt+0xf3b8>
  411b00:	b	41147c <ferror@plt+0xf73c>
  411b04:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411b08:	add	x1, x1, #0x750
  411b0c:	mov	w2, #0x5                   	// #5
  411b10:	mov	x0, #0x0                   	// #0
  411b14:	str	xzr, [sp, #296]
  411b18:	bl	401c70 <dcgettext@plt>
  411b1c:	str	xzr, [sp, #264]
  411b20:	bl	446368 <error@@Base>
  411b24:	ldr	x0, [x26, #1768]
  411b28:	str	x0, [sp, #280]
  411b2c:	cbz	x0, 411b3c <ferror@plt+0xfdfc>
  411b30:	stp	xzr, xzr, [sp, #280]
  411b34:	ldr	x0, [sp, #288]
  411b38:	bl	401bc0 <free@plt>
  411b3c:	ldr	x0, [sp, #264]
  411b40:	bl	401bc0 <free@plt>
  411b44:	ldr	w0, [x26, #1324]
  411b48:	cbnz	w0, 411a04 <ferror@plt+0xfcc4>
  411b4c:	str	xzr, [sp, #232]
  411b50:	str	xzr, [sp, #264]
  411b54:	str	xzr, [sp, #288]
  411b58:	str	xzr, [sp, #304]
  411b5c:	ldr	x1, [x26, #1360]
  411b60:	ldr	x0, [x26, #1760]
  411b64:	orr	x0, x1, x0
  411b68:	cbnz	x0, 4110c8 <ferror@plt+0xf388>
  411b6c:	b	411464 <ferror@plt+0xf724>
  411b70:	ldr	x3, [x28, #8]
  411b74:	mov	x1, x21
  411b78:	add	x0, sp, #0x150
  411b7c:	bl	401bb0 <fread@plt>
  411b80:	cmp	x0, #0x1
  411b84:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411b88:	add	x1, x1, #0x778
  411b8c:	b.ne	4119e4 <ferror@plt+0xfca4>  // b.any
  411b90:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  411b94:	mov	w1, w19
  411b98:	add	x0, sp, #0x148
  411b9c:	add	x21, x28, #0x8
  411ba0:	ldr	x2, [x22, #672]
  411ba4:	blr	x2
  411ba8:	ldr	x2, [x22, #672]
  411bac:	mov	w1, w19
  411bb0:	mov	x22, x0
  411bb4:	add	x0, sp, #0x150
  411bb8:	str	x22, [sp, #200]
  411bbc:	blr	x2
  411bc0:	mov	x27, x0
  411bc4:	ldr	x1, [x28, #16]
  411bc8:	mov	x2, x22
  411bcc:	mov	w3, w19
  411bd0:	mov	x0, x21
  411bd4:	bl	40ee28 <ferror@plt+0xd0e8>
  411bd8:	mov	x22, x0
  411bdc:	ldr	x1, [x28, #16]
  411be0:	mov	x0, x21
  411be4:	mov	w3, w19
  411be8:	mov	x2, x27
  411bec:	str	x22, [sp, #208]
  411bf0:	bl	40ee28 <ferror@plt+0xd0e8>
  411bf4:	str	x0, [sp, #272]
  411bf8:	cmp	x22, #0x0
  411bfc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411c00:	b.ne	41104c <ferror@plt+0xf30c>  // b.any
  411c04:	b	4119fc <ferror@plt+0xfcbc>
  411c08:	mov	x27, #0x0                   	// #0
  411c0c:	stp	xzr, xzr, [sp, #200]
  411c10:	str	xzr, [sp, #272]
  411c14:	b	411078 <ferror@plt+0xf338>
  411c18:	mov	x27, #0x0                   	// #0
  411c1c:	str	xzr, [sp, #280]
  411c20:	str	xzr, [sp, #296]
  411c24:	ldr	x1, [sp, #200]
  411c28:	b	4110b8 <ferror@plt+0xf378>
  411c2c:	mov	w2, #0x5                   	// #5
  411c30:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411c34:	mov	x0, #0x0                   	// #0
  411c38:	add	x1, x1, #0x890
  411c3c:	bl	401c70 <dcgettext@plt>
  411c40:	ldr	x3, [x26, #1768]
  411c44:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  411c48:	add	x2, x2, #0x700
  411c4c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411c50:	cmp	x3, #0x0
  411c54:	add	x1, x1, #0x710
  411c58:	csel	x1, x2, x1, ne  // ne = any
  411c5c:	bl	401cc0 <printf@plt>
  411c60:	ldr	w0, [x20, #1056]
  411c64:	cbz	w0, 411eb0 <ferror@plt+0x10170>
  411c68:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411c6c:	add	x1, x1, #0x7e8
  411c70:	mov	w2, #0x5                   	// #5
  411c74:	mov	x0, #0x0                   	// #0
  411c78:	bl	401c70 <dcgettext@plt>
  411c7c:	bl	401cc0 <printf@plt>
  411c80:	ldr	x0, [sp, #232]
  411c84:	mov	x20, #0x0                   	// #0
  411c88:	cbz	x0, 4110f8 <ferror@plt+0xf3b8>
  411c8c:	stp	x23, x24, [sp, #64]
  411c90:	str	x27, [sp, #152]
  411c94:	mov	x27, x28
  411c98:	mov	x28, x20
  411c9c:	ldr	x25, [sp, #232]
  411ca0:	ldr	x20, [sp, #264]
  411ca4:	ldp	x22, x23, [sp, #280]
  411ca8:	ldp	x21, x24, [sp, #296]
  411cac:	b	411cbc <ferror@plt+0xff7c>
  411cb0:	add	x28, x28, #0x1
  411cb4:	cmp	x28, x25
  411cb8:	b.eq	411e98 <ferror@plt+0x10158>  // b.none
  411cbc:	ldr	x19, [x20, x28, lsl #3]
  411cc0:	cbz	x19, 411cb0 <ferror@plt+0xff70>
  411cc4:	sub	x19, x19, x21
  411cc8:	b	411ce8 <ferror@plt+0xffa8>
  411ccc:	ldr	x1, [x24, x19, lsl #3]
  411cd0:	bl	410a70 <ferror@plt+0xed30>
  411cd4:	cmp	x19, x22
  411cd8:	b.cs	411cb0 <ferror@plt+0xff70>  // b.hs, b.nlast
  411cdc:	ldr	x0, [x23, x19, lsl #3]
  411ce0:	add	x19, x19, #0x1
  411ce4:	tbnz	w0, #0, 411cb0 <ferror@plt+0xff70>
  411ce8:	ldr	x3, [x26, #1768]
  411cec:	add	x1, x19, x21
  411cf0:	mov	x2, x28
  411cf4:	mov	x0, x27
  411cf8:	cbnz	x3, 411ccc <ferror@plt+0xff8c>
  411cfc:	bl	410a70 <ferror@plt+0xed30>
  411d00:	b	411cd4 <ferror@plt+0xff94>
  411d04:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411d08:	add	x1, x1, #0x7c8
  411d0c:	mov	w2, #0x5                   	// #5
  411d10:	mov	x0, #0x0                   	// #0
  411d14:	stp	x23, x24, [sp, #64]
  411d18:	bl	401c70 <dcgettext@plt>
  411d1c:	bl	401cc0 <printf@plt>
  411d20:	ldr	w0, [x20, #1056]
  411d24:	cbz	w0, 411ecc <ferror@plt+0x1018c>
  411d28:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411d2c:	add	x1, x1, #0x7e8
  411d30:	mov	w2, #0x5                   	// #5
  411d34:	mov	x0, #0x0                   	// #0
  411d38:	bl	401c70 <dcgettext@plt>
  411d3c:	bl	401cc0 <printf@plt>
  411d40:	mov	x1, #0x1                   	// #1
  411d44:	mov	x0, x27
  411d48:	bl	43e1a8 <ferror@plt+0x3c468>
  411d4c:	mov	x19, x0
  411d50:	mov	x2, x27
  411d54:	mov	w1, #0x0                   	// #0
  411d58:	bl	401a90 <memset@plt>
  411d5c:	adrp	x22, 451000 <warn@@Base+0xa6c0>
  411d60:	ldr	x0, [sp, #200]
  411d64:	add	x22, x22, #0x870
  411d68:	mov	x24, #0x0                   	// #0
  411d6c:	mov	w21, #0x1                   	// #1
  411d70:	cbz	x0, 411de8 <ferror@plt+0x100a8>
  411d74:	mov	x0, x22
  411d78:	mov	x22, x24
  411d7c:	ldr	x23, [sp, #272]
  411d80:	mov	x24, x0
  411d84:	nop
  411d88:	ldr	x0, [sp, #208]
  411d8c:	ldr	x25, [x0, x22, lsl #3]
  411d90:	cbnz	x25, 411dac <ferror@plt+0x1006c>
  411d94:	b	411dd8 <ferror@plt+0x10098>
  411d98:	ldrb	w0, [x19, x25]
  411d9c:	cbnz	w0, 411dc4 <ferror@plt+0x10084>
  411da0:	strb	w21, [x19, x25]
  411da4:	ldr	x25, [x23, x25, lsl #3]
  411da8:	cbz	x25, 411dd8 <ferror@plt+0x10098>
  411dac:	mov	x2, x22
  411db0:	mov	x1, x25
  411db4:	mov	x0, x28
  411db8:	bl	410a70 <ferror@plt+0xed30>
  411dbc:	cmp	x27, x25
  411dc0:	b.hi	411d98 <ferror@plt+0x10058>  // b.pmore
  411dc4:	mov	x1, x24
  411dc8:	mov	w2, #0x5                   	// #5
  411dcc:	mov	x0, #0x0                   	// #0
  411dd0:	bl	401c70 <dcgettext@plt>
  411dd4:	bl	446368 <error@@Base>
  411dd8:	ldr	x0, [sp, #200]
  411ddc:	add	x22, x22, #0x1
  411de0:	cmp	x22, x0
  411de4:	b.ne	411d88 <ferror@plt+0x10048>  // b.any
  411de8:	mov	x0, x19
  411dec:	bl	401bc0 <free@plt>
  411df0:	ldp	x23, x24, [sp, #64]
  411df4:	b	4110ec <ferror@plt+0xf3ac>
  411df8:	mov	x1, #0x8                   	// #8
  411dfc:	mov	x0, #0x1                   	// #1
  411e00:	bl	401aa0 <calloc@plt>
  411e04:	mov	x21, x0
  411e08:	cbnz	x0, 410fec <ferror@plt+0xf2ac>
  411e0c:	mov	x0, x20
  411e10:	bl	401bc0 <free@plt>
  411e14:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411e18:	add	x1, x1, #0xc78
  411e1c:	mov	w2, #0x5                   	// #5
  411e20:	mov	x0, #0x0                   	// #0
  411e24:	bl	401c70 <dcgettext@plt>
  411e28:	bl	446368 <error@@Base>
  411e2c:	mov	w0, #0x0                   	// #0
  411e30:	b	411a08 <ferror@plt+0xfcc8>
  411e34:	mov	x0, x22
  411e38:	bl	401bc0 <free@plt>
  411e3c:	mov	x1, #0x8                   	// #8
  411e40:	mov	x0, #0x1                   	// #1
  411e44:	bl	401aa0 <calloc@plt>
  411e48:	mov	x21, x0
  411e4c:	cbnz	x0, 411314 <ferror@plt+0xf5d4>
  411e50:	mov	x0, x25
  411e54:	bl	401bc0 <free@plt>
  411e58:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411e5c:	add	x1, x1, #0xb58
  411e60:	b	411e1c <ferror@plt+0x100dc>
  411e64:	ldp	x23, x24, [sp, #64]
  411e68:	b	411b24 <ferror@plt+0xfde4>
  411e6c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411e70:	add	x1, x1, #0x720
  411e74:	mov	w2, #0x5                   	// #5
  411e78:	mov	x0, #0x0                   	// #0
  411e7c:	str	xzr, [sp, #264]
  411e80:	bl	401c70 <dcgettext@plt>
  411e84:	bl	446368 <error@@Base>
  411e88:	ldp	x23, x24, [sp, #64]
  411e8c:	b	411b24 <ferror@plt+0xfde4>
  411e90:	mov	x0, #0x1                   	// #1
  411e94:	b	411434 <ferror@plt+0xf6f4>
  411e98:	ldp	x23, x24, [sp, #64]
  411e9c:	ldr	x27, [sp, #152]
  411ea0:	b	4110f8 <ferror@plt+0xf3b8>
  411ea4:	mov	w0, #0x0                   	// #0
  411ea8:	ldp	x23, x24, [sp, #64]
  411eac:	b	411a08 <ferror@plt+0xfcc8>
  411eb0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411eb4:	add	x1, x1, #0x828
  411eb8:	mov	w2, #0x5                   	// #5
  411ebc:	mov	x0, #0x0                   	// #0
  411ec0:	bl	401c70 <dcgettext@plt>
  411ec4:	bl	401cc0 <printf@plt>
  411ec8:	b	411c80 <ferror@plt+0xff40>
  411ecc:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411ed0:	add	x1, x1, #0x828
  411ed4:	mov	w2, #0x5                   	// #5
  411ed8:	mov	x0, #0x0                   	// #0
  411edc:	bl	401c70 <dcgettext@plt>
  411ee0:	bl	401cc0 <printf@plt>
  411ee4:	b	411d40 <ferror@plt+0x10000>
  411ee8:	ldr	x0, [sp, #232]
  411eec:	mov	x2, #0x4                   	// #4
  411ef0:	str	x23, [sp, #280]
  411ef4:	ldr	x21, [x28, #8]
  411ef8:	add	x1, x19, x0, lsl #2
  411efc:	mov	x0, x28
  411f00:	bl	409c10 <ferror@plt+0x7ed0>
  411f04:	mov	x3, x0
  411f08:	mov	w2, #0x0                   	// #0
  411f0c:	ldr	x1, [x26, #656]
  411f10:	mov	x0, x21
  411f14:	add	x1, x3, x1
  411f18:	bl	401b30 <fseek@plt>
  411f1c:	cbnz	w0, 411fc0 <ferror@plt+0x10280>
  411f20:	ldr	x1, [x28, #16]
  411f24:	mov	x0, x22
  411f28:	ldr	x2, [sp, #280]
  411f2c:	mov	w3, #0x4                   	// #4
  411f30:	bl	40ee28 <ferror@plt+0xd0e8>
  411f34:	str	x0, [sp, #288]
  411f38:	cbz	x0, 410f10 <ferror@plt+0xf1d0>
  411f3c:	ldr	x0, [x26, #1768]
  411f40:	str	xzr, [sp, #304]
  411f44:	cbnz	x0, 411f50 <ferror@plt+0x10210>
  411f48:	ldp	x23, x24, [sp, #64]
  411f4c:	b	411b5c <ferror@plt+0xfe1c>
  411f50:	ldr	x1, [sp, #232]
  411f54:	mov	x2, #0x4                   	// #4
  411f58:	ldr	x0, [sp, #280]
  411f5c:	add	x1, x0, x1
  411f60:	mov	x0, x28
  411f64:	add	x1, x19, x1, lsl #2
  411f68:	ldr	x19, [x28, #8]
  411f6c:	bl	409c10 <ferror@plt+0x7ed0>
  411f70:	mov	x3, x0
  411f74:	mov	w2, #0x0                   	// #0
  411f78:	ldr	x1, [x26, #656]
  411f7c:	mov	x0, x19
  411f80:	add	x1, x3, x1
  411f84:	bl	401b30 <fseek@plt>
  411f88:	cbnz	w0, 412020 <ferror@plt+0x102e0>
  411f8c:	ldr	x1, [x28, #16]
  411f90:	mov	x0, x22
  411f94:	ldr	x2, [sp, #280]
  411f98:	mov	w3, #0x4                   	// #4
  411f9c:	bl	40ee28 <ferror@plt+0xd0e8>
  411fa0:	str	x0, [sp, #304]
  411fa4:	ldr	x1, [x26, #1768]
  411fa8:	cbz	x1, 411f48 <ferror@plt+0x10208>
  411fac:	ldp	x23, x24, [sp, #64]
  411fb0:	cbnz	x0, 411b5c <ferror@plt+0xfe1c>
  411fb4:	b	411b34 <ferror@plt+0xfdf4>
  411fb8:	str	xzr, [sp, #280]
  411fbc:	b	410f10 <ferror@plt+0xf1d0>
  411fc0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411fc4:	add	x1, x1, #0x720
  411fc8:	b	410efc <ferror@plt+0xf1bc>
  411fcc:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411fd0:	add	x1, x1, #0xaf0
  411fd4:	mov	w2, #0x5                   	// #5
  411fd8:	bl	401c70 <dcgettext@plt>
  411fdc:	bl	446368 <error@@Base>
  411fe0:	mov	w0, #0x0                   	// #0
  411fe4:	b	411018 <ferror@plt+0xf2d8>
  411fe8:	ldp	x23, x24, [sp, #64]
  411fec:	b	411b3c <ferror@plt+0xfdfc>
  411ff0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  411ff4:	add	x1, x1, #0xc38
  411ff8:	mov	w2, #0x5                   	// #5
  411ffc:	bl	401c70 <dcgettext@plt>
  412000:	bl	446368 <error@@Base>
  412004:	mov	w0, #0x0                   	// #0
  412008:	b	411018 <ferror@plt+0xf2d8>
  41200c:	ldp	d8, d9, [sp, #112]
  412010:	b	411e0c <ferror@plt+0x100cc>
  412014:	ldp	x23, x24, [sp, #64]
  412018:	ldp	d8, d9, [sp, #112]
  41201c:	b	411e50 <ferror@plt+0x10110>
  412020:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412024:	add	x1, x1, #0x720
  412028:	mov	w2, #0x5                   	// #5
  41202c:	mov	x0, #0x0                   	// #0
  412030:	bl	401c70 <dcgettext@plt>
  412034:	bl	446368 <error@@Base>
  412038:	ldr	x0, [x26, #1768]
  41203c:	ldp	x23, x24, [sp, #64]
  412040:	cbz	x0, 411b5c <ferror@plt+0xfe1c>
  412044:	b	411b34 <ferror@plt+0xfdf4>
  412048:	sub	sp, sp, #0x110
  41204c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  412050:	stp	x29, x30, [sp, #16]
  412054:	add	x29, sp, #0x10
  412058:	stp	x19, x20, [sp, #32]
  41205c:	add	x19, x1, #0x420
  412060:	stp	x21, x22, [sp, #48]
  412064:	ldr	x21, [x19, #1304]
  412068:	stp	x25, x26, [sp, #80]
  41206c:	cbz	x21, 412a80 <ferror@plt+0x10d40>
  412070:	ldr	w25, [x1, #1056]
  412074:	mov	x20, x0
  412078:	stp	x23, x24, [sp, #64]
  41207c:	add	x22, x0, #0x8
  412080:	add	x23, x0, #0x10
  412084:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412088:	mov	w2, #0x5                   	// #5
  41208c:	add	x1, x1, #0xd08
  412090:	mov	x0, #0x0                   	// #0
  412094:	ldr	x24, [x19, #1296]
  412098:	cbz	w25, 412370 <ferror@plt+0x10630>
  41209c:	bl	401c70 <dcgettext@plt>
  4120a0:	mov	x6, x0
  4120a4:	mov	x3, x24
  4120a8:	mov	x5, x21
  4120ac:	mov	x2, x23
  4120b0:	mov	x1, x22
  4120b4:	mov	x4, #0x1                   	// #1
  4120b8:	mov	x0, #0x0                   	// #0
  4120bc:	bl	405718 <ferror@plt+0x39d8>
  4120c0:	mov	x24, x0
  4120c4:	cbz	x0, 412b68 <ferror@plt+0x10e28>
  4120c8:	mov	x21, x0
  4120cc:	mov	x3, #0x0                   	// #0
  4120d0:	adrp	x25, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4120d4:	str	xzr, [x19, #1608]
  4120d8:	b	4120f0 <ferror@plt+0x103b0>
  4120dc:	ldr	x2, [x25, #672]
  4120e0:	str	x4, [x19, #1608]
  4120e4:	blr	x2
  4120e8:	ldr	x3, [x19, #1608]
  4120ec:	cbz	x0, 412110 <ferror@plt+0x103d0>
  4120f0:	ldr	x2, [x19, #1304]
  4120f4:	add	x21, x21, #0x8
  4120f8:	add	x4, x3, #0x1
  4120fc:	sub	x0, x21, #0x8
  412100:	add	x2, x24, x2
  412104:	mov	w1, #0x4                   	// #4
  412108:	cmp	x21, x2
  41210c:	b.ls	4120dc <ferror@plt+0x1039c>  // b.plast
  412110:	mov	x0, x3
  412114:	mov	x1, #0x10                  	// #16
  412118:	bl	43e188 <ferror@plt+0x3c448>
  41211c:	str	x0, [x19, #1600]
  412120:	mov	x21, x0
  412124:	cbz	x0, 413528 <ferror@plt+0x117e8>
  412128:	ldr	x0, [x19, #1608]
  41212c:	adrp	x25, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  412130:	mov	x26, x24
  412134:	add	x25, x25, #0x2a0
  412138:	add	x0, x21, x0, lsl #4
  41213c:	cmp	x21, x0
  412140:	b.cs	41218c <ferror@plt+0x1044c>  // b.hs, b.nlast
  412144:	nop
  412148:	ldr	x2, [x25]
  41214c:	mov	x0, x26
  412150:	mov	w1, #0x4                   	// #4
  412154:	add	x21, x21, #0x10
  412158:	blr	x2
  41215c:	ldr	x2, [x25]
  412160:	stur	x0, [x21, #-16]
  412164:	mov	w1, #0x4                   	// #4
  412168:	add	x0, x26, #0x4
  41216c:	add	x26, x26, #0x8
  412170:	blr	x2
  412174:	stur	x0, [x21, #-8]
  412178:	ldr	x1, [x19, #1600]
  41217c:	ldr	x0, [x19, #1608]
  412180:	add	x0, x1, x0, lsl #4
  412184:	cmp	x21, x0
  412188:	b.cc	412148 <ferror@plt+0x10408>  // b.lo, b.ul, b.last
  41218c:	mov	x0, x24
  412190:	bl	401bc0 <free@plt>
  412194:	ldr	x0, [x19, #1592]
  412198:	cbz	x0, 41246c <ferror@plt+0x1072c>
  41219c:	ldr	x0, [x19, #1120]
  4121a0:	stp	x27, x28, [sp, #96]
  4121a4:	cbz	x0, 412b8c <ferror@plt+0x10e4c>
  4121a8:	ldr	x0, [x19, #1792]
  4121ac:	cbz	x0, 412c7c <ferror@plt+0x10f3c>
  4121b0:	ldr	w0, [x19, #1776]
  4121b4:	cbz	w0, 4121d8 <ferror@plt+0x10498>
  4121b8:	ldr	x21, [x19, #1296]
  4121bc:	cbnz	x21, 412ac0 <ferror@plt+0x10d80>
  4121c0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4121c4:	add	x1, x1, #0xf10
  4121c8:	mov	w2, #0x5                   	// #5
  4121cc:	mov	x0, #0x0                   	// #0
  4121d0:	bl	401c70 <dcgettext@plt>
  4121d4:	bl	401cc0 <printf@plt>
  4121d8:	ldr	x24, [x19, #1600]
  4121dc:	ldr	x0, [x19, #1608]
  4121e0:	add	x0, x24, x0, lsl #4
  4121e4:	cmp	x24, x0
  4121e8:	b.cs	412600 <ferror@plt+0x108c0>  // b.hs, b.nlast
  4121ec:	mov	x21, #0xb860                	// #47200
  4121f0:	adrp	x22, 478000 <warn@@Base+0x316c0>
  4121f4:	movk	x21, #0x12a8, lsl #16
  4121f8:	add	x22, x22, #0x3e0
  4121fc:	add	x23, x22, #0x818
  412200:	movk	x21, #0x400, lsl #32
  412204:	b	412270 <ferror@plt+0x10530>
  412208:	ldr	x1, [x24]
  41220c:	mov	x0, #0xfdfb                	// #65019
  412210:	movk	x0, #0x6fff, lsl #16
  412214:	cmp	x1, x0
  412218:	b.hi	41256c <ferror@plt+0x1082c>  // b.pmore
  41221c:	mov	x0, #0xfdf8                	// #65016
  412220:	movk	x0, #0x6fff, lsl #16
  412224:	cmp	x1, x0
  412228:	b.hi	412258 <ferror@plt+0x10518>  // b.pmore
  41222c:	cmp	x1, #0x18
  412230:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  412234:	b.ls	412720 <ferror@plt+0x109e0>  // b.plast
  412238:	cmp	x1, #0x1e
  41223c:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  412240:	b.ls	412674 <ferror@plt+0x10934>  // b.plast
  412244:	mov	x0, #0xfdf5                	// #65013
  412248:	movk	x0, #0x6fff, lsl #16
  41224c:	cmp	x1, x0
  412250:	b.ne	412628 <ferror@plt+0x108e8>  // b.any
  412254:	nop
  412258:	ldr	x1, [x19, #1600]
  41225c:	add	x24, x24, #0x10
  412260:	ldr	x0, [x19, #1608]
  412264:	add	x0, x1, x0, lsl #4
  412268:	cmp	x24, x0
  41226c:	b.cs	412600 <ferror@plt+0x108c0>  // b.hs, b.nlast
  412270:	ldr	w0, [x19, #1776]
  412274:	cbz	w0, 412208 <ferror@plt+0x104c8>
  412278:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  41227c:	add	x26, x1, #0x410
  412280:	mov	w0, #0x20                  	// #32
  412284:	mov	w27, #0x1b                  	// #27
  412288:	ldr	x1, [x1, #1040]
  41228c:	bl	401990 <putc@plt>
  412290:	ldr	x0, [x24]
  412294:	mov	w1, #0x5                   	// #5
  412298:	bl	4040e0 <ferror@plt+0x23a0>
  41229c:	ldr	x2, [x24]
  4122a0:	add	x1, x20, #0x52
  4122a4:	add	x0, x20, #0x1f
  4122a8:	bl	407f40 <ferror@plt+0x6200>
  4122ac:	mov	x25, x0
  4122b0:	ldr	w1, [x19]
  4122b4:	mov	w2, #0x13                  	// #19
  4122b8:	cmp	w1, #0x0
  4122bc:	csel	w27, w27, w2, ne  // ne = any
  4122c0:	bl	401900 <strlen@plt>
  4122c4:	sub	w2, w27, w0
  4122c8:	mov	x1, x25
  4122cc:	adrp	x3, 453000 <warn@@Base+0xc6c0>
  4122d0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4122d4:	add	x3, x3, #0x628
  4122d8:	add	x0, x0, #0xfb8
  4122dc:	bl	401cc0 <printf@plt>
  4122e0:	ldr	x1, [x24]
  4122e4:	mov	x0, #0xfdfb                	// #65019
  4122e8:	movk	x0, #0x6fff, lsl #16
  4122ec:	cmp	x1, x0
  4122f0:	b.hi	4128f4 <ferror@plt+0x10bb4>  // b.pmore
  4122f4:	mov	x0, #0xfdf8                	// #65016
  4122f8:	movk	x0, #0x6fff, lsl #16
  4122fc:	cmp	x1, x0
  412300:	b.hi	41289c <ferror@plt+0x10b5c>  // b.pmore
  412304:	cmp	x1, #0x18
  412308:	b.eq	412efc <ferror@plt+0x111bc>  // b.none
  41230c:	b.ls	4128bc <ferror@plt+0x10b7c>  // b.plast
  412310:	cmp	x1, #0x1e
  412314:	b.eq	412f14 <ferror@plt+0x111d4>  // b.none
  412318:	b.ls	4128a4 <ferror@plt+0x10b64>  // b.plast
  41231c:	mov	x0, #0xfdf5                	// #65013
  412320:	movk	x0, #0x6fff, lsl #16
  412324:	cmp	x1, x0
  412328:	b.ne	412888 <ferror@plt+0x10b48>  // b.any
  41232c:	ldr	w0, [x19, #1776]
  412330:	cbz	w0, 412258 <ferror@plt+0x10518>
  412334:	ldr	x1, [x24, #8]
  412338:	add	x0, sp, #0x90
  41233c:	str	x1, [sp, #144]
  412340:	bl	401ab0 <gmtime@plt>
  412344:	mov	x1, x0
  412348:	cbz	x0, 413798 <ferror@plt+0x11a58>
  41234c:	ldp	w6, w5, [x1]
  412350:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  412354:	ldp	w4, w3, [x1, #8]
  412358:	add	x0, x0, #0x2f8
  41235c:	ldp	w2, w1, [x1, #16]
  412360:	add	w2, w2, #0x1
  412364:	add	w1, w1, #0x76c
  412368:	bl	401cc0 <printf@plt>
  41236c:	b	412258 <ferror@plt+0x10518>
  412370:	bl	401c70 <dcgettext@plt>
  412374:	mov	x6, x0
  412378:	mov	x3, x24
  41237c:	mov	x5, x21
  412380:	mov	x2, x23
  412384:	mov	x1, x22
  412388:	mov	x4, #0x1                   	// #1
  41238c:	mov	x0, #0x0                   	// #0
  412390:	bl	405718 <ferror@plt+0x39d8>
  412394:	mov	x24, x0
  412398:	cbz	x0, 412b68 <ferror@plt+0x10e28>
  41239c:	mov	x21, x0
  4123a0:	mov	x3, #0x0                   	// #0
  4123a4:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4123a8:	str	xzr, [x19, #1608]
  4123ac:	b	4123c4 <ferror@plt+0x10684>
  4123b0:	ldr	x2, [x26, #672]
  4123b4:	str	x4, [x19, #1608]
  4123b8:	blr	x2
  4123bc:	ldr	x3, [x19, #1608]
  4123c0:	cbz	x0, 4123e4 <ferror@plt+0x106a4>
  4123c4:	ldr	x2, [x19, #1304]
  4123c8:	add	x21, x21, #0x10
  4123cc:	add	x4, x3, #0x1
  4123d0:	sub	x0, x21, #0x10
  4123d4:	add	x2, x24, x2
  4123d8:	mov	w1, #0x8                   	// #8
  4123dc:	cmp	x21, x2
  4123e0:	b.ls	4123b0 <ferror@plt+0x10670>  // b.plast
  4123e4:	mov	x0, x3
  4123e8:	mov	x1, #0x10                  	// #16
  4123ec:	bl	43e188 <ferror@plt+0x3c448>
  4123f0:	str	x0, [x19, #1600]
  4123f4:	mov	x21, x0
  4123f8:	cbz	x0, 413500 <ferror@plt+0x117c0>
  4123fc:	ldr	x0, [x19, #1608]
  412400:	adrp	x25, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  412404:	mov	x26, x24
  412408:	add	x25, x25, #0x2a0
  41240c:	add	x0, x21, x0, lsl #4
  412410:	cmp	x21, x0
  412414:	b.cs	41218c <ferror@plt+0x1044c>  // b.hs, b.nlast
  412418:	ldr	x2, [x25]
  41241c:	mov	x0, x26
  412420:	mov	w1, #0x8                   	// #8
  412424:	add	x21, x21, #0x10
  412428:	blr	x2
  41242c:	ldr	x2, [x25]
  412430:	stur	x0, [x21, #-16]
  412434:	mov	w1, #0x8                   	// #8
  412438:	add	x0, x26, #0x8
  41243c:	add	x26, x26, #0x10
  412440:	blr	x2
  412444:	stur	x0, [x21, #-8]
  412448:	ldr	x1, [x19, #1600]
  41244c:	ldr	x0, [x19, #1608]
  412450:	add	x0, x1, x0, lsl #4
  412454:	cmp	x21, x0
  412458:	b.cc	412418 <ferror@plt+0x106d8>  // b.lo, b.ul, b.last
  41245c:	mov	x0, x24
  412460:	bl	401bc0 <free@plt>
  412464:	ldr	x0, [x19, #1592]
  412468:	cbnz	x0, 41219c <ferror@plt+0x1045c>
  41246c:	ldr	x21, [x19, #1600]
  412470:	ldr	x0, [x19, #1608]
  412474:	add	x0, x21, x0, lsl #4
  412478:	cmp	x21, x0
  41247c:	b.cs	41219c <ferror@plt+0x1045c>  // b.hs, b.nlast
  412480:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  412484:	adrp	x24, 451000 <warn@@Base+0xa6c0>
  412488:	add	x25, x25, #0xda0
  41248c:	add	x24, x24, #0xd70
  412490:	b	4124ac <ferror@plt+0x1076c>
  412494:	ldr	x1, [x19, #1600]
  412498:	add	x21, x21, #0x10
  41249c:	ldr	x0, [x19, #1608]
  4124a0:	add	x0, x1, x0, lsl #4
  4124a4:	cmp	x21, x0
  4124a8:	b.cs	41219c <ferror@plt+0x1045c>  // b.hs, b.nlast
  4124ac:	ldr	x0, [x21]
  4124b0:	cmp	x0, #0x6
  4124b4:	b.ne	412494 <ferror@plt+0x10754>  // b.any
  4124b8:	ldr	x1, [x21, #8]
  4124bc:	mov	x0, x20
  4124c0:	mov	x2, #0x0                   	// #0
  4124c4:	str	x1, [x19, #1376]
  4124c8:	bl	409c10 <ferror@plt+0x7ed0>
  4124cc:	str	x0, [sp, #168]
  4124d0:	ldr	x1, [x20, #16]
  4124d4:	cmp	x0, x1
  4124d8:	b.hi	4134c4 <ferror@plt+0x11784>  // b.pmore
  4124dc:	ldr	x2, [x19, #656]
  4124e0:	sub	x1, x1, x0
  4124e4:	cbz	x2, 4124f0 <ferror@plt+0x107b0>
  4124e8:	ldr	x1, [x19, #1784]
  4124ec:	sub	x1, x1, x0
  4124f0:	ldr	w0, [x19]
  4124f4:	str	x1, [sp, #176]
  4124f8:	ldr	x2, [x20, #136]
  4124fc:	ldr	x1, [x19, #1592]
  412500:	cbz	w0, 412b40 <ferror@plt+0x10e00>
  412504:	mov	x0, #0x10                  	// #16
  412508:	str	w2, [sp, #144]
  41250c:	str	x0, [sp, #200]
  412510:	cbz	x1, 412538 <ferror@plt+0x107f8>
  412514:	mov	x1, x24
  412518:	mov	w2, #0x5                   	// #5
  41251c:	mov	x0, #0x0                   	// #0
  412520:	bl	401c70 <dcgettext@plt>
  412524:	bl	446368 <error@@Base>
  412528:	ldr	x0, [x19, #1592]
  41252c:	bl	401bc0 <free@plt>
  412530:	ldr	w0, [x19]
  412534:	cbz	w0, 412b50 <ferror@plt+0x10e10>
  412538:	add	x2, x19, #0x630
  41253c:	add	x1, sp, #0x90
  412540:	mov	x0, x20
  412544:	bl	405c70 <ferror@plt+0x3f30>
  412548:	ldr	x1, [x19, #1584]
  41254c:	str	x0, [x19, #1592]
  412550:	cbnz	x1, 412494 <ferror@plt+0x10754>
  412554:	mov	x1, x25
  412558:	mov	w2, #0x5                   	// #5
  41255c:	mov	x0, #0x0                   	// #0
  412560:	bl	401c70 <dcgettext@plt>
  412564:	bl	446368 <error@@Base>
  412568:	b	412494 <ferror@plt+0x10754>
  41256c:	mov	x0, #0xfefc                	// #65276
  412570:	movk	x0, #0x6fff, lsl #16
  412574:	cmp	x1, x0
  412578:	b.hi	4127dc <ferror@plt+0x10a9c>  // b.pmore
  41257c:	mov	x0, #0xfef9                	// #65273
  412580:	movk	x0, #0x6fff, lsl #16
  412584:	cmp	x1, x0
  412588:	b.hi	412258 <ferror@plt+0x10518>  // b.pmore
  41258c:	mov	x0, #0xfdfd                	// #65021
  412590:	movk	x0, #0x6fff, lsl #16
  412594:	cmp	x1, x0
  412598:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  41259c:	b.ls	4127c4 <ferror@plt+0x10a84>  // b.plast
  4125a0:	mov	x0, #0xfdff                	// #65023
  4125a4:	movk	x0, #0x6fff, lsl #16
  4125a8:	cmp	x1, x0
  4125ac:	b.ls	412684 <ferror@plt+0x10944>  // b.plast
  4125b0:	add	x0, x0, #0xf6
  4125b4:	cmp	x1, x0
  4125b8:	b.ne	41263c <ferror@plt+0x108fc>  // b.any
  4125bc:	ldr	w1, [x19, #1776]
  4125c0:	ldr	x0, [x24, #8]
  4125c4:	str	x0, [x19, #1760]
  4125c8:	cbz	w1, 412258 <ferror@plt+0x10518>
  4125cc:	mov	w1, #0x4                   	// #4
  4125d0:	bl	4040e0 <ferror@plt+0x23a0>
  4125d4:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4125d8:	mov	w0, #0xa                   	// #10
  4125dc:	add	x24, x24, #0x10
  4125e0:	ldr	x1, [x1, #1040]
  4125e4:	bl	401990 <putc@plt>
  4125e8:	ldr	x1, [x19, #1600]
  4125ec:	ldr	x0, [x19, #1608]
  4125f0:	add	x0, x1, x0, lsl #4
  4125f4:	cmp	x24, x0
  4125f8:	b.cc	412270 <ferror@plt+0x10530>  // b.lo, b.ul, b.last
  4125fc:	nop
  412600:	ldp	x23, x24, [sp, #64]
  412604:	ldp	x27, x28, [sp, #96]
  412608:	mov	w25, #0x1                   	// #1
  41260c:	mov	w0, w25
  412610:	ldp	x29, x30, [sp, #16]
  412614:	ldp	x19, x20, [sp, #32]
  412618:	ldp	x21, x22, [sp, #48]
  41261c:	ldp	x25, x26, [sp, #80]
  412620:	add	sp, sp, #0x110
  412624:	ret
  412628:	mov	x0, #0xffffffffffff020a    	// #-65014
  41262c:	movk	x0, #0x9000, lsl #16
  412630:	add	x0, x1, x0
  412634:	cmp	x0, #0x1
  412638:	b.ls	412258 <ferror@plt+0x10518>  // b.plast
  41263c:	ldr	w0, [x19, #1776]
  412640:	cbz	w0, 412258 <ferror@plt+0x10518>
  412644:	ldrh	w0, [x20, #82]
  412648:	cmp	w0, #0x32
  41264c:	b.eq	413554 <ferror@plt+0x11814>  // b.none
  412650:	b.hi	412e74 <ferror@plt+0x11134>  // b.pmore
  412654:	cmp	w0, #0xf
  412658:	b.eq	413728 <ferror@plt+0x119e8>  // b.none
  41265c:	b.hi	41266c <ferror@plt+0x1092c>  // b.pmore
  412660:	and	w0, w0, #0xfffffffd
  412664:	cmp	w0, #0x8
  412668:	b.eq	41310c <ferror@plt+0x113cc>  // b.none
  41266c:	ldr	x0, [x24, #8]
  412670:	b	4125cc <ferror@plt+0x1088c>
  412674:	cmp	x1, #0x1c
  412678:	b.hi	4126b0 <ferror@plt+0x10970>  // b.pmore
  41267c:	cmp	x1, #0x1a
  412680:	b.hi	412258 <ferror@plt+0x10518>  // b.pmore
  412684:	ldr	w0, [x19, #1776]
  412688:	cbz	w0, 412258 <ferror@plt+0x10518>
  41268c:	ldr	x0, [x24, #8]
  412690:	adrp	x26, 4a3000 <warn@@Base+0x5c6c0>
  412694:	add	x26, x26, #0x410
  412698:	mov	w1, #0x4                   	// #4
  41269c:	bl	4040e0 <ferror@plt+0x23a0>
  4126a0:	ldr	x1, [x26]
  4126a4:	mov	w0, #0xa                   	// #10
  4126a8:	bl	401990 <putc@plt>
  4126ac:	b	412258 <ferror@plt+0x10518>
  4126b0:	cmp	x1, #0x1d
  4126b4:	b.ne	412a78 <ferror@plt+0x10d38>  // b.any
  4126b8:	add	x2, x19, #0x530
  4126bc:	ldr	w3, [x19, #1776]
  4126c0:	ldr	x0, [x24, #8]
  4126c4:	str	x0, [x2, x1, lsl #3]
  4126c8:	cbz	w3, 412258 <ferror@plt+0x10518>
  4126cc:	ldr	x2, [x19, #1120]
  4126d0:	cbz	x2, 4125cc <ferror@plt+0x1088c>
  4126d4:	ldr	x3, [x19, #1128]
  4126d8:	cmp	x0, x3
  4126dc:	b.cs	4125cc <ferror@plt+0x1088c>  // b.hs, b.nlast
  4126e0:	add	x25, x2, x0
  4126e4:	cmp	x1, #0xf
  4126e8:	b.eq	4138ec <ferror@plt+0x11bac>  // b.none
  4126ec:	b.hi	41349c <ferror@plt+0x1175c>  // b.pmore
  4126f0:	cmp	x1, #0x1
  4126f4:	b.eq	4138a0 <ferror@plt+0x11b60>  // b.none
  4126f8:	cmp	x1, #0xe
  4126fc:	b.ne	4125cc <ferror@plt+0x1088c>  // b.any
  412700:	mov	w2, #0x5                   	// #5
  412704:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412708:	mov	x0, #0x0                   	// #0
  41270c:	add	x1, x1, #0x268
  412710:	bl	401c70 <dcgettext@plt>
  412714:	mov	x1, x25
  412718:	bl	401cc0 <printf@plt>
  41271c:	b	4125d4 <ferror@plt+0x10894>
  412720:	cmp	x1, #0x14
  412724:	b.hi	4127b8 <ferror@plt+0x10a78>  // b.pmore
  412728:	mov	x2, #0x1                   	// #1
  41272c:	mov	x0, #0xf0fb                	// #61691
  412730:	movk	x0, #0x3, lsl #16
  412734:	lsl	x2, x2, x1
  412738:	tst	x2, x0
  41273c:	b.ne	4126b8 <ferror@plt+0x10978>  // b.any
  412740:	mov	x0, #0xf04                 	// #3844
  412744:	movk	x0, #0xc, lsl #16
  412748:	tst	x2, x0
  41274c:	b.eq	412790 <ferror@plt+0x10a50>  // b.none
  412750:	add	x0, x19, #0x530
  412754:	ldr	w3, [x19, #1776]
  412758:	ldr	x2, [x24, #8]
  41275c:	str	x2, [x0, x1, lsl #3]
  412760:	cbz	w3, 412258 <ferror@plt+0x10518>
  412764:	ldr	x1, [x24, #8]
  412768:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41276c:	add	x0, x0, #0x948
  412770:	bl	401cc0 <printf@plt>
  412774:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412778:	add	x1, x1, #0x2b0
  41277c:	mov	w2, #0x5                   	// #5
  412780:	mov	x0, #0x0                   	// #0
  412784:	bl	401c70 <dcgettext@plt>
  412788:	bl	401cc0 <printf@plt>
  41278c:	b	412258 <ferror@plt+0x10518>
  412790:	tbz	w2, #20, 41263c <ferror@plt+0x108fc>
  412794:	ldr	w0, [x19, #1776]
  412798:	ldr	x2, [x24, #8]
  41279c:	str	x2, [x19, #1488]
  4127a0:	cbz	w0, 412258 <ferror@plt+0x10518>
  4127a4:	add	x1, x20, #0x52
  4127a8:	add	x0, x20, #0x1f
  4127ac:	bl	407f40 <ferror@plt+0x6200>
  4127b0:	bl	401b70 <puts@plt>
  4127b4:	b	412258 <ferror@plt+0x10518>
  4127b8:	cmp	x1, #0x18
  4127bc:	b.ne	4126b8 <ferror@plt+0x10978>  // b.any
  4127c0:	b	41263c <ferror@plt+0x108fc>
  4127c4:	mov	x2, #0xfdfc                	// #65020
  4127c8:	movk	x2, #0x6fff, lsl #16
  4127cc:	cmp	x1, x2
  4127d0:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  4127d4:	mov	x1, x0
  4127d8:	b	41263c <ferror@plt+0x108fc>
  4127dc:	mov	x0, #0xfffb                	// #65531
  4127e0:	movk	x0, #0x6fff, lsl #16
  4127e4:	cmp	x1, x0
  4127e8:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  4127ec:	b.ls	412820 <ferror@plt+0x10ae0>  // b.plast
  4127f0:	mov	x0, #0xfffd                	// #65533
  4127f4:	movk	x0, #0x7fff, lsl #16
  4127f8:	cmp	x1, x0
  4127fc:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  412800:	mov	x0, #0x7ffffffe            	// #2147483646
  412804:	cmp	x1, x0
  412808:	b.cc	412870 <ferror@plt+0x10b30>  // b.lo, b.ul, b.last
  41280c:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  412810:	mov	x0, #0x7fffffff            	// #2147483647
  412814:	cmp	x1, x0
  412818:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  41281c:	b	41263c <ferror@plt+0x108fc>
  412820:	mov	x0, #0xfeff                	// #65279
  412824:	movk	x0, #0x6fff, lsl #16
  412828:	cmp	x1, x0
  41282c:	b.eq	412258 <ferror@plt+0x10518>  // b.none
  412830:	mov	x0, #0xffffffffffff0007    	// #-65529
  412834:	movk	x0, #0x9000, lsl #16
  412838:	add	x0, x1, x0
  41283c:	cmp	x0, #0x1
  412840:	b.ls	412258 <ferror@plt+0x10518>  // b.plast
  412844:	mov	x0, #0xffffffffffff0010    	// #-65520
  412848:	movk	x0, #0x9000, lsl #16
  41284c:	add	x0, x1, x0
  412850:	cmp	x0, #0xf
  412854:	b.hi	412258 <ferror@plt+0x10518>  // b.pmore
  412858:	add	x0, x19, #0x470
  41285c:	mov	w2, #0x6fffffff            	// #1879048191
  412860:	sub	x2, x2, x1
  412864:	ldr	x3, [x24, #8]
  412868:	str	x3, [x0, x2, lsl #3]
  41286c:	b	41263c <ferror@plt+0x108fc>
  412870:	and	x2, x1, #0xfffffffffffffffd
  412874:	mov	x0, #0xfffd                	// #65533
  412878:	movk	x0, #0x6fff, lsl #16
  41287c:	cmp	x2, x0
  412880:	b.ne	412844 <ferror@plt+0x10b04>  // b.any
  412884:	b	412258 <ferror@plt+0x10518>
  412888:	mov	x0, #0xffffffffffff020a    	// #-65014
  41288c:	movk	x0, #0x9000, lsl #16
  412890:	add	x0, x1, x0
  412894:	cmp	x0, #0x1
  412898:	b.hi	41263c <ferror@plt+0x108fc>  // b.pmore
  41289c:	ldr	w3, [x19, #1776]
  4128a0:	b	412760 <ferror@plt+0x10a20>
  4128a4:	cmp	x1, #0x1c
  4128a8:	b.hi	4126b0 <ferror@plt+0x10970>  // b.pmore
  4128ac:	cmp	x1, #0x1a
  4128b0:	b.ls	412684 <ferror@plt+0x10944>  // b.plast
  4128b4:	ldr	w3, [x19, #1776]
  4128b8:	b	412760 <ferror@plt+0x10a20>
  4128bc:	cmp	x1, #0x14
  4128c0:	b.hi	4127b8 <ferror@plt+0x10a78>  // b.pmore
  4128c4:	mov	x0, #0x1                   	// #1
  4128c8:	mov	x2, #0xf0fb                	// #61691
  4128cc:	movk	x2, #0x3, lsl #16
  4128d0:	lsl	x0, x0, x1
  4128d4:	tst	x0, x2
  4128d8:	b.ne	4126b8 <ferror@plt+0x10978>  // b.any
  4128dc:	mov	x2, #0xf04                 	// #3844
  4128e0:	movk	x2, #0xc, lsl #16
  4128e4:	tst	x0, x2
  4128e8:	b.ne	412750 <ferror@plt+0x10a10>  // b.any
  4128ec:	tbnz	w0, #20, 412794 <ferror@plt+0x10a54>
  4128f0:	b	41263c <ferror@plt+0x108fc>
  4128f4:	mov	x0, #0xfefc                	// #65276
  4128f8:	movk	x0, #0x6fff, lsl #16
  4128fc:	cmp	x1, x0
  412900:	b.hi	41299c <ferror@plt+0x10c5c>  // b.pmore
  412904:	mov	x2, #0xfef9                	// #65273
  412908:	movk	x2, #0x6fff, lsl #16
  41290c:	cmp	x1, x2
  412910:	b.hi	413a38 <ferror@plt+0x11cf8>  // b.pmore
  412914:	mov	x0, #0xfdfd                	// #65021
  412918:	movk	x0, #0x6fff, lsl #16
  41291c:	cmp	x1, x0
  412920:	b.eq	413038 <ferror@plt+0x112f8>  // b.none
  412924:	b.hi	4125a0 <ferror@plt+0x10860>  // b.pmore
  412928:	mov	x2, #0xfdfc                	// #65020
  41292c:	movk	x2, #0x6fff, lsl #16
  412930:	cmp	x1, x2
  412934:	b.ne	4127d4 <ferror@plt+0x10a94>  // b.any
  412938:	ldr	w0, [x19, #1776]
  41293c:	cbz	w0, 412258 <ferror@plt+0x10518>
  412940:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412944:	add	x1, x1, #0x60
  412948:	mov	w2, #0x5                   	// #5
  41294c:	mov	x0, #0x0                   	// #0
  412950:	bl	401c70 <dcgettext@plt>
  412954:	bl	401cc0 <printf@plt>
  412958:	ldr	x25, [x24, #8]
  41295c:	cbz	x25, 412b24 <ferror@plt+0x10de4>
  412960:	tbnz	w25, #0, 413838 <ferror@plt+0x11af8>
  412964:	tbz	w25, #1, 41297c <ferror@plt+0x10c3c>
  412968:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41296c:	eor	x25, x25, #0x2
  412970:	add	x0, x0, #0x80
  412974:	bl	401cc0 <printf@plt>
  412978:	cbz	x25, 41298c <ferror@plt+0x10c4c>
  41297c:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  412980:	mov	x1, x25
  412984:	add	x0, x0, #0xd68
  412988:	bl	401cc0 <printf@plt>
  41298c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  412990:	add	x0, x0, #0xca8
  412994:	bl	401b70 <puts@plt>
  412998:	b	412258 <ferror@plt+0x10518>
  41299c:	mov	x0, #0xfffb                	// #65531
  4129a0:	movk	x0, #0x6fff, lsl #16
  4129a4:	cmp	x1, x0
  4129a8:	b.eq	412afc <ferror@plt+0x10dbc>  // b.none
  4129ac:	b.ls	412a2c <ferror@plt+0x10cec>  // b.plast
  4129b0:	mov	x0, #0xfffd                	// #65533
  4129b4:	movk	x0, #0x7fff, lsl #16
  4129b8:	cmp	x1, x0
  4129bc:	b.eq	412e98 <ferror@plt+0x11158>  // b.none
  4129c0:	mov	x0, #0x7ffffffe            	// #2147483646
  4129c4:	cmp	x1, x0
  4129c8:	b.cc	412a00 <ferror@plt+0x10cc0>  // b.lo, b.ul, b.last
  4129cc:	b.eq	412e28 <ferror@plt+0x110e8>  // b.none
  4129d0:	mov	x0, #0x7fffffff            	// #2147483647
  4129d4:	cmp	x1, x0
  4129d8:	b.ne	41263c <ferror@plt+0x108fc>  // b.any
  4129dc:	ldr	w0, [x19, #1776]
  4129e0:	cbz	w0, 412258 <ferror@plt+0x10518>
  4129e4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4129e8:	add	x1, x1, #0x0
  4129ec:	mov	w2, #0x5                   	// #5
  4129f0:	mov	x0, #0x0                   	// #0
  4129f4:	bl	401c70 <dcgettext@plt>
  4129f8:	bl	401cc0 <printf@plt>
  4129fc:	b	412eb8 <ferror@plt+0x11178>
  412a00:	and	x2, x1, #0xfffffffffffffffd
  412a04:	mov	x0, #0xfffd                	// #65533
  412a08:	movk	x0, #0x6fff, lsl #16
  412a0c:	cmp	x2, x0
  412a10:	b.eq	412a50 <ferror@plt+0x10d10>  // b.none
  412a14:	mov	x0, #0xffffffffffff0010    	// #-65520
  412a18:	movk	x0, #0x9000, lsl #16
  412a1c:	add	x0, x1, x0
  412a20:	cmp	x0, #0xf
  412a24:	b.hi	41263c <ferror@plt+0x108fc>  // b.pmore
  412a28:	b	412858 <ferror@plt+0x10b18>
  412a2c:	mov	x0, #0xfeff                	// #65279
  412a30:	movk	x0, #0x6fff, lsl #16
  412a34:	cmp	x1, x0
  412a38:	b.eq	413aac <ferror@plt+0x11d6c>  // b.none
  412a3c:	mov	x0, #0xffffffffffff0007    	// #-65529
  412a40:	movk	x0, #0x9000, lsl #16
  412a44:	add	x0, x1, x0
  412a48:	cmp	x0, #0x1
  412a4c:	b.hi	412a14 <ferror@plt+0x10cd4>  // b.pmore
  412a50:	ldr	w0, [x19, #1776]
  412a54:	cbz	w0, 412258 <ferror@plt+0x10518>
  412a58:	ldr	x1, [x24, #8]
  412a5c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  412a60:	add	x0, x0, #0x948
  412a64:	bl	401cc0 <printf@plt>
  412a68:	ldr	x1, [x26]
  412a6c:	mov	w0, #0xa                   	// #10
  412a70:	bl	401990 <putc@plt>
  412a74:	b	412258 <ferror@plt+0x10518>
  412a78:	mov	x1, #0x1e                  	// #30
  412a7c:	b	41263c <ferror@plt+0x108fc>
  412a80:	ldr	w0, [x19, #1776]
  412a84:	cbz	w0, 412608 <ferror@plt+0x108c8>
  412a88:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412a8c:	add	x1, x1, #0xcd8
  412a90:	mov	w2, #0x5                   	// #5
  412a94:	mov	w25, #0x1                   	// #1
  412a98:	mov	x0, #0x0                   	// #0
  412a9c:	bl	401c70 <dcgettext@plt>
  412aa0:	bl	401cc0 <printf@plt>
  412aa4:	mov	w0, w25
  412aa8:	ldp	x29, x30, [sp, #16]
  412aac:	ldp	x19, x20, [sp, #32]
  412ab0:	ldp	x21, x22, [sp, #48]
  412ab4:	ldp	x25, x26, [sp, #80]
  412ab8:	add	sp, sp, #0x110
  412abc:	ret
  412ac0:	ldr	x22, [x19, #1608]
  412ac4:	mov	w4, #0x5                   	// #5
  412ac8:	adrp	x2, 451000 <warn@@Base+0xa6c0>
  412acc:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412ad0:	mov	x3, x22
  412ad4:	add	x2, x2, #0xf48
  412ad8:	add	x1, x1, #0xf80
  412adc:	mov	x0, #0x0                   	// #0
  412ae0:	bl	401c20 <dcngettext@plt>
  412ae4:	mov	x2, x22
  412ae8:	mov	x1, x21
  412aec:	bl	401cc0 <printf@plt>
  412af0:	ldr	w0, [x19, #1776]
  412af4:	cbz	w0, 4121d8 <ferror@plt+0x10498>
  412af8:	b	4121c0 <ferror@plt+0x10480>
  412afc:	ldr	w0, [x19, #1776]
  412b00:	cbz	w0, 412258 <ferror@plt+0x10518>
  412b04:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412b08:	add	x1, x1, #0x60
  412b0c:	mov	w2, #0x5                   	// #5
  412b10:	mov	x0, #0x0                   	// #0
  412b14:	bl	401c70 <dcgettext@plt>
  412b18:	bl	401cc0 <printf@plt>
  412b1c:	ldr	x25, [x24, #8]
  412b20:	cbnz	x25, 41307c <ferror@plt+0x1133c>
  412b24:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412b28:	add	x1, x1, #0x68
  412b2c:	mov	w2, #0x5                   	// #5
  412b30:	mov	x0, #0x0                   	// #0
  412b34:	bl	401c70 <dcgettext@plt>
  412b38:	bl	401cc0 <printf@plt>
  412b3c:	b	412258 <ferror@plt+0x10518>
  412b40:	mov	x0, #0x18                  	// #24
  412b44:	str	w2, [sp, #144]
  412b48:	str	x0, [sp, #200]
  412b4c:	cbnz	x1, 412514 <ferror@plt+0x107d4>
  412b50:	add	x2, x19, #0x630
  412b54:	add	x1, sp, #0x90
  412b58:	mov	x0, x20
  412b5c:	bl	4060b8 <ferror@plt+0x4378>
  412b60:	b	412548 <ferror@plt+0x10808>
  412b64:	ldp	x27, x28, [sp, #96]
  412b68:	mov	w25, #0x0                   	// #0
  412b6c:	mov	w0, w25
  412b70:	ldp	x29, x30, [sp, #16]
  412b74:	ldp	x19, x20, [sp, #32]
  412b78:	ldp	x21, x22, [sp, #48]
  412b7c:	ldp	x23, x24, [sp, #64]
  412b80:	ldp	x25, x26, [sp, #80]
  412b84:	add	sp, sp, #0x110
  412b88:	ret
  412b8c:	ldr	x21, [x19, #1600]
  412b90:	ldr	x0, [x19, #1608]
  412b94:	add	x0, x21, x0, lsl #4
  412b98:	cmp	x21, x0
  412b9c:	b.cs	4121b0 <ferror@plt+0x10470>  // b.hs, b.nlast
  412ba0:	adrp	x26, 451000 <warn@@Base+0xa6c0>
  412ba4:	adrp	x25, 451000 <warn@@Base+0xa6c0>
  412ba8:	add	x26, x26, #0xe40
  412bac:	add	x25, x25, #0xe18
  412bb0:	b	412bcc <ferror@plt+0x10e8c>
  412bb4:	ldr	x1, [x19, #1600]
  412bb8:	add	x21, x21, #0x10
  412bbc:	ldr	x0, [x19, #1608]
  412bc0:	add	x0, x1, x0, lsl #4
  412bc4:	cmp	x21, x0
  412bc8:	b.cs	4121a8 <ferror@plt+0x10468>  // b.hs, b.nlast
  412bcc:	ldr	x0, [x21]
  412bd0:	cmp	x0, #0x5
  412bd4:	b.ne	412bb4 <ferror@plt+0x10e74>  // b.any
  412bd8:	ldr	x1, [x21, #8]
  412bdc:	mov	x0, x20
  412be0:	mov	x2, #0x0                   	// #0
  412be4:	str	x1, [x19, #1368]
  412be8:	bl	409c10 <ferror@plt+0x7ed0>
  412bec:	mov	x27, x0
  412bf0:	ldr	x1, [x19, #656]
  412bf4:	cbz	x1, 412c70 <ferror@plt+0x10f30>
  412bf8:	ldr	x24, [x19, #1784]
  412bfc:	sub	x24, x24, x0
  412c00:	mov	x1, x25
  412c04:	cmp	x24, #0x0
  412c08:	mov	w2, #0x5                   	// #5
  412c0c:	mov	x0, #0x0                   	// #0
  412c10:	b.le	413488 <ferror@plt+0x11748>
  412c14:	ldr	x3, [x19, #1120]
  412c18:	cbz	x3, 412c2c <ferror@plt+0x10eec>
  412c1c:	bl	401c70 <dcgettext@plt>
  412c20:	bl	446368 <error@@Base>
  412c24:	ldr	x0, [x19, #1120]
  412c28:	bl	401bc0 <free@plt>
  412c2c:	mov	x1, x26
  412c30:	mov	w2, #0x5                   	// #5
  412c34:	mov	x0, #0x0                   	// #0
  412c38:	bl	401c70 <dcgettext@plt>
  412c3c:	mov	x5, x24
  412c40:	mov	x6, x0
  412c44:	mov	x3, x27
  412c48:	mov	x2, x23
  412c4c:	mov	x1, x22
  412c50:	mov	x4, #0x1                   	// #1
  412c54:	mov	x0, #0x0                   	// #0
  412c58:	bl	405718 <ferror@plt+0x39d8>
  412c5c:	cmp	x0, #0x0
  412c60:	str	x0, [x19, #1120]
  412c64:	csel	x24, x24, xzr, ne  // ne = any
  412c68:	str	x24, [x19, #1128]
  412c6c:	b	412bb4 <ferror@plt+0x10e74>
  412c70:	ldr	x24, [x20, #16]
  412c74:	sub	x24, x24, x0
  412c78:	b	412c00 <ferror@plt+0x10ec0>
  412c7c:	ldr	x21, [x19, #1600]
  412c80:	ldr	x0, [x19, #1608]
  412c84:	add	x0, x21, x0, lsl #4
  412c88:	cmp	x21, x0
  412c8c:	b.cs	4121b0 <ferror@plt+0x10470>  // b.hs, b.nlast
  412c90:	mov	x24, #0xfdff                	// #65023
  412c94:	mov	x25, #0xfdfe                	// #65022
  412c98:	mov	x28, #0xfeff                	// #65279
  412c9c:	adrp	x26, 451000 <warn@@Base+0xa6c0>
  412ca0:	mov	x27, #0x0                   	// #0
  412ca4:	add	x26, x26, #0xe58
  412ca8:	movk	x24, #0x6fff, lsl #16
  412cac:	movk	x25, #0x6fff, lsl #16
  412cb0:	movk	x28, #0x6fff, lsl #16
  412cb4:	b	412ce0 <ferror@plt+0x10fa0>
  412cb8:	cmp	x0, x25
  412cbc:	b.eq	412e20 <ferror@plt+0x110e0>  // b.none
  412cc0:	cmp	x0, x28
  412cc4:	b.eq	412ee4 <ferror@plt+0x111a4>  // b.none
  412cc8:	ldr	x1, [x19, #1600]
  412ccc:	add	x21, x21, #0x10
  412cd0:	ldr	x0, [x19, #1608]
  412cd4:	add	x0, x1, x0, lsl #4
  412cd8:	cmp	x21, x0
  412cdc:	b.cs	412d28 <ferror@plt+0x10fe8>  // b.hs, b.nlast
  412ce0:	ldr	x0, [x21]
  412ce4:	cmp	x0, x24
  412ce8:	b.ne	412cb8 <ferror@plt+0x10f78>  // b.any
  412cec:	ldr	x3, [x21, #8]
  412cf0:	mov	x1, x26
  412cf4:	mov	w2, #0x5                   	// #5
  412cf8:	mov	x0, #0x0                   	// #0
  412cfc:	cmp	x3, #0x4
  412d00:	b.eq	412cc8 <ferror@plt+0x10f88>  // b.none
  412d04:	bl	401c70 <dcgettext@plt>
  412d08:	add	x21, x21, #0x10
  412d0c:	ldur	w1, [x21, #-8]
  412d10:	bl	446368 <error@@Base>
  412d14:	ldr	x1, [x19, #1600]
  412d18:	ldr	x0, [x19, #1608]
  412d1c:	add	x0, x1, x0, lsl #4
  412d20:	cmp	x21, x0
  412d24:	b.cc	412ce0 <ferror@plt+0x10fa0>  // b.lo, b.ul, b.last
  412d28:	ldr	x21, [x19, #1800]
  412d2c:	cmp	x21, #0x0
  412d30:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  412d34:	b.eq	4121b0 <ferror@plt+0x10470>  // b.none
  412d38:	mov	w2, #0x5                   	// #5
  412d3c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412d40:	mov	x0, #0x0                   	// #0
  412d44:	add	x1, x1, #0xe80
  412d48:	bl	401c70 <dcgettext@plt>
  412d4c:	mov	x6, x0
  412d50:	mov	x1, x22
  412d54:	mov	x5, x27
  412d58:	mov	x3, x21
  412d5c:	mov	x2, x23
  412d60:	mov	x4, #0x1                   	// #1
  412d64:	mov	x0, #0x0                   	// #0
  412d68:	bl	405718 <ferror@plt+0x39d8>
  412d6c:	mov	x22, x0
  412d70:	cbz	x0, 412b64 <ferror@plt+0x10e24>
  412d74:	ldr	x0, [x19, #1792]
  412d78:	cbz	x0, 412d9c <ferror@plt+0x1105c>
  412d7c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412d80:	add	x1, x1, #0xe98
  412d84:	mov	w2, #0x5                   	// #5
  412d88:	mov	x0, #0x0                   	// #0
  412d8c:	bl	401c70 <dcgettext@plt>
  412d90:	bl	446368 <error@@Base>
  412d94:	ldr	x0, [x19, #1792]
  412d98:	bl	401bc0 <free@plt>
  412d9c:	mov	x0, x27
  412da0:	bl	401a30 <malloc@plt>
  412da4:	str	x0, [x19, #1792]
  412da8:	mov	x21, x0
  412dac:	cbz	x0, 413abc <ferror@plt+0x11d7c>
  412db0:	lsr	x27, x27, #2
  412db4:	str	w27, [x19, #1808]
  412db8:	adrp	x25, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  412dbc:	mov	x23, x22
  412dc0:	add	x27, x0, w27, uxtw #2
  412dc4:	add	x25, x25, #0x2a0
  412dc8:	cmp	x0, x27
  412dcc:	b.cs	412e14 <ferror@plt+0x110d4>  // b.hs, b.nlast
  412dd0:	ldr	x2, [x25]
  412dd4:	mov	x0, x23
  412dd8:	mov	w1, #0x2                   	// #2
  412ddc:	add	x21, x21, #0x4
  412de0:	blr	x2
  412de4:	sturh	w0, [x21, #-4]
  412de8:	ldr	x2, [x25]
  412dec:	add	x0, x23, #0x2
  412df0:	mov	w1, #0x2                   	// #2
  412df4:	add	x23, x23, #0x4
  412df8:	blr	x2
  412dfc:	sturh	w0, [x21, #-2]
  412e00:	ldr	x1, [x19, #1792]
  412e04:	ldr	w0, [x19, #1808]
  412e08:	add	x0, x1, x0, lsl #2
  412e0c:	cmp	x21, x0
  412e10:	b.cc	412dd0 <ferror@plt+0x11090>  // b.lo, b.ul, b.last
  412e14:	mov	x0, x22
  412e18:	bl	401bc0 <free@plt>
  412e1c:	b	4121b0 <ferror@plt+0x10470>
  412e20:	ldr	x27, [x21, #8]
  412e24:	b	412cc8 <ferror@plt+0x10f88>
  412e28:	ldr	w0, [x19, #1776]
  412e2c:	cbz	w0, 412258 <ferror@plt+0x10518>
  412e30:	ldr	x1, [x19, #1120]
  412e34:	ldr	x0, [x24, #8]
  412e38:	cbz	x1, 412698 <ferror@plt+0x10958>
  412e3c:	ldr	x2, [x19, #1128]
  412e40:	cmp	x0, x2
  412e44:	b.cs	412698 <ferror@plt+0x10958>  // b.hs, b.nlast
  412e48:	ldrb	w2, [x1, x0]
  412e4c:	add	x25, x1, x0
  412e50:	cbz	w2, 412698 <ferror@plt+0x10958>
  412e54:	mov	w2, #0x5                   	// #5
  412e58:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  412e5c:	mov	x0, #0x0                   	// #0
  412e60:	add	x1, x1, #0x2c0
  412e64:	bl	401c70 <dcgettext@plt>
  412e68:	mov	x1, x25
  412e6c:	bl	401cc0 <printf@plt>
  412e70:	b	412258 <ferror@plt+0x10518>
  412e74:	cmp	w0, #0xb7
  412e78:	b.ne	41266c <ferror@plt+0x1092c>  // b.any
  412e7c:	and	x1, x1, #0xfffffffffffffffd
  412e80:	mov	x0, #0x1                   	// #1
  412e84:	movk	x0, #0x7000, lsl #16
  412e88:	cmp	x1, x0
  412e8c:	b.eq	4125d4 <ferror@plt+0x10894>  // b.none
  412e90:	ldr	x0, [x24, #8]
  412e94:	b	4125cc <ferror@plt+0x1088c>
  412e98:	ldr	w0, [x19, #1776]
  412e9c:	cbz	w0, 412258 <ferror@plt+0x10518>
  412ea0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  412ea4:	add	x1, x1, #0xfe8
  412ea8:	mov	w2, #0x5                   	// #5
  412eac:	mov	x0, #0x0                   	// #0
  412eb0:	bl	401c70 <dcgettext@plt>
  412eb4:	bl	401cc0 <printf@plt>
  412eb8:	ldr	x0, [x19, #1120]
  412ebc:	cbz	x0, 412ed0 <ferror@plt+0x11190>
  412ec0:	ldr	x1, [x24, #8]
  412ec4:	ldr	x2, [x19, #1128]
  412ec8:	cmp	x1, x2
  412ecc:	b.cc	4134ec <ferror@plt+0x117ac>  // b.lo, b.ul, b.last
  412ed0:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  412ed4:	add	x0, x0, #0xef0
  412ed8:	bl	401cc0 <printf@plt>
  412edc:	ldr	x0, [x24, #8]
  412ee0:	b	412698 <ferror@plt+0x10958>
  412ee4:	ldr	x1, [x21, #8]
  412ee8:	mov	x2, x27
  412eec:	mov	x0, x20
  412ef0:	bl	409c10 <ferror@plt+0x7ed0>
  412ef4:	str	x0, [x19, #1800]
  412ef8:	b	412cc8 <ferror@plt+0x10f88>
  412efc:	ldr	w0, [x19, #1776]
  412f00:	cbz	w0, 412258 <ferror@plt+0x10518>
  412f04:	ldr	x1, [x26]
  412f08:	mov	w0, #0xa                   	// #10
  412f0c:	bl	401990 <putc@plt>
  412f10:	b	412258 <ferror@plt+0x10518>
  412f14:	ldr	w0, [x19, #1776]
  412f18:	cbz	w0, 412258 <ferror@plt+0x10518>
  412f1c:	ldr	x0, [x24, #8]
  412f20:	cbz	x0, 41298c <ferror@plt+0x10c4c>
  412f24:	neg	x4, x0
  412f28:	adrp	x28, 44e000 <warn@@Base+0x76c0>
  412f2c:	add	x28, x28, #0x890
  412f30:	and	x25, x4, x0
  412f34:	bic	x27, x0, x4
  412f38:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  412f3c:	add	x0, x0, #0xfe0
  412f40:	str	x0, [sp, #120]
  412f44:	nop
  412f48:	cmp	x25, #0x4
  412f4c:	b.eq	413004 <ferror@plt+0x112c4>  // b.none
  412f50:	b.hi	412fa0 <ferror@plt+0x11260>  // b.pmore
  412f54:	cmp	x25, #0x1
  412f58:	b.eq	412fe8 <ferror@plt+0x112a8>  // b.none
  412f5c:	cmp	x25, #0x2
  412f60:	b.ne	412fcc <ferror@plt+0x1128c>  // b.any
  412f64:	ldr	x3, [x26]
  412f68:	adrp	x0, 46a000 <warn@@Base+0x236c0>
  412f6c:	mov	x2, #0x8                   	// #8
  412f70:	add	x0, x0, #0x848
  412f74:	mov	x1, #0x1                   	// #1
  412f78:	bl	401c10 <fwrite@plt>
  412f7c:	nop
  412f80:	cbz	x27, 41298c <ferror@plt+0x10c4c>
  412f84:	ldr	x1, [x26]
  412f88:	neg	x25, x27
  412f8c:	and	x25, x25, x27
  412f90:	mov	w0, #0x20                  	// #32
  412f94:	bic	x27, x27, x25
  412f98:	bl	401990 <putc@plt>
  412f9c:	b	412f48 <ferror@plt+0x11208>
  412fa0:	cmp	x25, #0x8
  412fa4:	b.eq	41301c <ferror@plt+0x112dc>  // b.none
  412fa8:	cmp	x25, #0x10
  412fac:	b.ne	412fcc <ferror@plt+0x1128c>  // b.any
  412fb0:	ldr	x3, [x26]
  412fb4:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  412fb8:	mov	x2, #0xa                   	// #10
  412fbc:	mov	x1, #0x1                   	// #1
  412fc0:	add	x0, x0, #0xfd0
  412fc4:	bl	401c10 <fwrite@plt>
  412fc8:	b	412f80 <ferror@plt+0x11240>
  412fcc:	ldr	x1, [sp, #120]
  412fd0:	mov	w2, #0x5                   	// #5
  412fd4:	mov	x0, #0x0                   	// #0
  412fd8:	bl	401c70 <dcgettext@plt>
  412fdc:	ldr	x1, [x26]
  412fe0:	bl	401910 <fputs@plt>
  412fe4:	b	412f80 <ferror@plt+0x11240>
  412fe8:	ldr	x3, [x26]
  412fec:	mov	x1, x25
  412ff0:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  412ff4:	mov	x2, #0x6                   	// #6
  412ff8:	add	x0, x0, #0xfc8
  412ffc:	bl	401c10 <fwrite@plt>
  413000:	b	412f80 <ferror@plt+0x11240>
  413004:	ldr	x3, [x26]
  413008:	mov	x0, x28
  41300c:	mov	x2, #0x7                   	// #7
  413010:	mov	x1, #0x1                   	// #1
  413014:	bl	401c10 <fwrite@plt>
  413018:	b	412f80 <ferror@plt+0x11240>
  41301c:	ldr	x3, [x26]
  413020:	mov	x2, x25
  413024:	adrp	x0, 44e000 <warn@@Base+0x76c0>
  413028:	mov	x1, #0x1                   	// #1
  41302c:	add	x0, x0, #0x8a0
  413030:	bl	401c10 <fwrite@plt>
  413034:	b	412f80 <ferror@plt+0x11240>
  413038:	ldr	w0, [x19, #1776]
  41303c:	cbz	w0, 412258 <ferror@plt+0x10518>
  413040:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413044:	add	x1, x1, #0x60
  413048:	mov	w2, #0x5                   	// #5
  41304c:	mov	x0, #0x0                   	// #0
  413050:	bl	401c70 <dcgettext@plt>
  413054:	bl	401cc0 <printf@plt>
  413058:	ldr	x25, [x24, #8]
  41305c:	cbz	x25, 412b24 <ferror@plt+0x10de4>
  413060:	tbnz	w25, #0, 413850 <ferror@plt+0x11b10>
  413064:	tbz	w25, #1, 41297c <ferror@plt+0x10c3c>
  413068:	eor	x25, x25, #0x2
  41306c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413070:	add	x0, x0, #0xa0
  413074:	bl	401cc0 <printf@plt>
  413078:	b	412978 <ferror@plt+0x10c38>
  41307c:	tbnz	w25, #0, 4132c0 <ferror@plt+0x11580>
  413080:	tbnz	w25, #1, 4132a8 <ferror@plt+0x11568>
  413084:	tbnz	w25, #2, 413290 <ferror@plt+0x11550>
  413088:	tbnz	w25, #3, 413278 <ferror@plt+0x11538>
  41308c:	tbnz	w25, #4, 413260 <ferror@plt+0x11520>
  413090:	tbnz	w25, #5, 413248 <ferror@plt+0x11508>
  413094:	tbnz	w25, #6, 413230 <ferror@plt+0x114f0>
  413098:	tbnz	w25, #7, 413218 <ferror@plt+0x114d8>
  41309c:	tbnz	w25, #8, 413470 <ferror@plt+0x11730>
  4130a0:	tbnz	w25, #9, 413458 <ferror@plt+0x11718>
  4130a4:	tbnz	w25, #10, 413440 <ferror@plt+0x11700>
  4130a8:	tbnz	w25, #11, 413428 <ferror@plt+0x116e8>
  4130ac:	tbnz	w25, #12, 413410 <ferror@plt+0x116d0>
  4130b0:	tbnz	w25, #13, 4133f8 <ferror@plt+0x116b8>
  4130b4:	tbnz	w25, #14, 4133e0 <ferror@plt+0x116a0>
  4130b8:	tbnz	w25, #15, 4133c8 <ferror@plt+0x11688>
  4130bc:	tbnz	w25, #16, 413380 <ferror@plt+0x11640>
  4130c0:	tbnz	w25, #17, 413368 <ferror@plt+0x11628>
  4130c4:	tbnz	w25, #18, 413350 <ferror@plt+0x11610>
  4130c8:	tbnz	w25, #19, 413338 <ferror@plt+0x115f8>
  4130cc:	tbnz	w25, #20, 413320 <ferror@plt+0x115e0>
  4130d0:	tbnz	w25, #21, 413308 <ferror@plt+0x115c8>
  4130d4:	tbnz	w25, #22, 4132f0 <ferror@plt+0x115b0>
  4130d8:	tbnz	w25, #23, 4132d8 <ferror@plt+0x11598>
  4130dc:	tbnz	w25, #24, 413200 <ferror@plt+0x114c0>
  4130e0:	tbnz	w25, #25, 4131e8 <ferror@plt+0x114a8>
  4130e4:	tbnz	w25, #26, 4131d0 <ferror@plt+0x11490>
  4130e8:	tbnz	w25, #27, 4131b8 <ferror@plt+0x11478>
  4130ec:	tbnz	w25, #28, 4133b0 <ferror@plt+0x11670>
  4130f0:	tbnz	w25, #29, 413398 <ferror@plt+0x11658>
  4130f4:	tbz	w25, #30, 412978 <ferror@plt+0x10c38>
  4130f8:	eor	x25, x25, #0x40000000
  4130fc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413100:	add	x0, x0, #0x228
  413104:	bl	401cc0 <printf@plt>
  413108:	b	412978 <ferror@plt+0x10c38>
  41310c:	mov	x0, #0x36                  	// #54
  413110:	movk	x0, #0x7000, lsl #16
  413114:	cmp	x1, x0
  413118:	b.hi	41266c <ferror@plt+0x1092c>  // b.pmore
  41311c:	mov	x0, #0x4                   	// #4
  413120:	movk	x0, #0x7000, lsl #16
  413124:	cmp	x1, x0
  413128:	b.ls	4137b4 <ferror@plt+0x11a74>  // b.plast
  41312c:	mov	x0, #0xfffffffffffffffb    	// #-5
  413130:	movk	x0, #0x8fff, lsl #16
  413134:	add	x0, x1, x0
  413138:	mov	x1, #0x1                   	// #1
  41313c:	lsl	x1, x1, x0
  413140:	tst	x1, x21
  413144:	b.ne	413824 <ferror@plt+0x11ae4>  // b.any
  413148:	and	x25, x1, #0x2000000000000
  41314c:	tbnz	x1, #49, 4139ac <ferror@plt+0x11c6c>
  413150:	tbz	w1, #0, 41266c <ferror@plt+0x1092c>
  413154:	ldr	x3, [x24, #8]
  413158:	adrp	x26, 453000 <warn@@Base+0xc6c0>
  41315c:	mov	w4, #0x1                   	// #1
  413160:	add	x26, x26, #0x628
  413164:	cbnz	x3, 413170 <ferror@plt+0x11430>
  413168:	b	4139cc <ferror@plt+0x11c8c>
  41316c:	ldr	x3, [x24, #8]
  413170:	mov	w2, #0x1                   	// #1
  413174:	lsl	w2, w2, w25
  413178:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  41317c:	sxtw	x2, w2
  413180:	add	x1, x0, #0xca8
  413184:	tst	x2, x3
  413188:	adrp	x0, 480000 <warn@@Base+0x396c0>
  41318c:	add	x0, x0, #0x738
  413190:	b.eq	4131a8 <ferror@plt+0x11468>  // b.none
  413194:	ldr	x2, [x23, x25, lsl #3]
  413198:	cmp	w4, #0x0
  41319c:	csel	x1, x1, x26, ne  // ne = any
  4131a0:	bl	401cc0 <printf@plt>
  4131a4:	mov	w4, #0x0                   	// #0
  4131a8:	add	x25, x25, #0x1
  4131ac:	cmp	x25, #0xf
  4131b0:	b.ne	41316c <ferror@plt+0x1142c>  // b.any
  4131b4:	b	4125d4 <ferror@plt+0x10894>
  4131b8:	eor	x25, x25, #0x8000000
  4131bc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4131c0:	add	x0, x0, #0x208
  4131c4:	bl	401cc0 <printf@plt>
  4131c8:	tbz	w25, #28, 4130f0 <ferror@plt+0x113b0>
  4131cc:	b	4133b0 <ferror@plt+0x11670>
  4131d0:	eor	x25, x25, #0x4000000
  4131d4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4131d8:	add	x0, x0, #0x200
  4131dc:	bl	401cc0 <printf@plt>
  4131e0:	tbz	w25, #27, 4130ec <ferror@plt+0x113ac>
  4131e4:	b	4131b8 <ferror@plt+0x11478>
  4131e8:	eor	x25, x25, #0x2000000
  4131ec:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4131f0:	add	x0, x0, #0x1f0
  4131f4:	bl	401cc0 <printf@plt>
  4131f8:	tbz	w25, #26, 4130e8 <ferror@plt+0x113a8>
  4131fc:	b	4131d0 <ferror@plt+0x11490>
  413200:	eor	x25, x25, #0x1000000
  413204:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413208:	add	x0, x0, #0x1e0
  41320c:	bl	401cc0 <printf@plt>
  413210:	tbz	w25, #25, 4130e4 <ferror@plt+0x113a4>
  413214:	b	4131e8 <ferror@plt+0x114a8>
  413218:	eor	x25, x25, #0x80
  41321c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413220:	add	x0, x0, #0x100
  413224:	bl	401cc0 <printf@plt>
  413228:	tbz	w25, #8, 4130a0 <ferror@plt+0x11360>
  41322c:	b	413470 <ferror@plt+0x11730>
  413230:	eor	x25, x25, #0x40
  413234:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413238:	add	x0, x0, #0xf8
  41323c:	bl	401cc0 <printf@plt>
  413240:	tbz	w25, #7, 41309c <ferror@plt+0x1135c>
  413244:	b	413218 <ferror@plt+0x114d8>
  413248:	eor	x25, x25, #0x20
  41324c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413250:	add	x0, x0, #0xe8
  413254:	bl	401cc0 <printf@plt>
  413258:	tbz	w25, #6, 413098 <ferror@plt+0x11358>
  41325c:	b	413230 <ferror@plt+0x114f0>
  413260:	eor	x25, x25, #0x10
  413264:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413268:	add	x0, x0, #0xd8
  41326c:	bl	401cc0 <printf@plt>
  413270:	tbz	w25, #5, 413094 <ferror@plt+0x11354>
  413274:	b	413248 <ferror@plt+0x11508>
  413278:	eor	x25, x25, #0x8
  41327c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413280:	add	x0, x0, #0xc8
  413284:	bl	401cc0 <printf@plt>
  413288:	tbz	w25, #4, 413090 <ferror@plt+0x11350>
  41328c:	b	413260 <ferror@plt+0x11520>
  413290:	eor	x25, x25, #0x4
  413294:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413298:	add	x0, x0, #0xc0
  41329c:	bl	401cc0 <printf@plt>
  4132a0:	tbz	w25, #3, 41308c <ferror@plt+0x1134c>
  4132a4:	b	413278 <ferror@plt+0x11538>
  4132a8:	eor	x25, x25, #0x2
  4132ac:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4132b0:	add	x0, x0, #0xb8
  4132b4:	bl	401cc0 <printf@plt>
  4132b8:	tbz	w25, #2, 413088 <ferror@plt+0x11348>
  4132bc:	b	413290 <ferror@plt+0x11550>
  4132c0:	eor	x25, x25, #0x1
  4132c4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4132c8:	add	x0, x0, #0xb0
  4132cc:	bl	401cc0 <printf@plt>
  4132d0:	tbz	w25, #1, 413084 <ferror@plt+0x11344>
  4132d4:	b	4132a8 <ferror@plt+0x11568>
  4132d8:	eor	x25, x25, #0x800000
  4132dc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4132e0:	add	x0, x0, #0x1d0
  4132e4:	bl	401cc0 <printf@plt>
  4132e8:	tbz	w25, #24, 4130e0 <ferror@plt+0x113a0>
  4132ec:	b	413200 <ferror@plt+0x114c0>
  4132f0:	eor	x25, x25, #0x400000
  4132f4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4132f8:	add	x0, x0, #0x1c0
  4132fc:	bl	401cc0 <printf@plt>
  413300:	tbz	w25, #23, 4130dc <ferror@plt+0x1139c>
  413304:	b	4132d8 <ferror@plt+0x11598>
  413308:	eor	x25, x25, #0x200000
  41330c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413310:	add	x0, x0, #0x1b8
  413314:	bl	401cc0 <printf@plt>
  413318:	tbz	w25, #22, 4130d8 <ferror@plt+0x11398>
  41331c:	b	4132f0 <ferror@plt+0x115b0>
  413320:	eor	x25, x25, #0x100000
  413324:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413328:	add	x0, x0, #0x1b0
  41332c:	bl	401cc0 <printf@plt>
  413330:	tbz	w25, #21, 4130d4 <ferror@plt+0x11394>
  413334:	b	413308 <ferror@plt+0x115c8>
  413338:	eor	x25, x25, #0x80000
  41333c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413340:	add	x0, x0, #0x1a0
  413344:	bl	401cc0 <printf@plt>
  413348:	tbz	w25, #20, 4130d0 <ferror@plt+0x11390>
  41334c:	b	413320 <ferror@plt+0x115e0>
  413350:	eor	x25, x25, #0x40000
  413354:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413358:	add	x0, x0, #0x190
  41335c:	bl	401cc0 <printf@plt>
  413360:	tbz	w25, #19, 4130cc <ferror@plt+0x1138c>
  413364:	b	413338 <ferror@plt+0x115f8>
  413368:	eor	x25, x25, #0x20000
  41336c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413370:	add	x0, x0, #0x180
  413374:	bl	401cc0 <printf@plt>
  413378:	tbz	w25, #18, 4130c8 <ferror@plt+0x11388>
  41337c:	b	413350 <ferror@plt+0x11610>
  413380:	eor	x25, x25, #0x10000
  413384:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413388:	add	x0, x0, #0x170
  41338c:	bl	401cc0 <printf@plt>
  413390:	tbz	w25, #17, 4130c4 <ferror@plt+0x11384>
  413394:	b	413368 <ferror@plt+0x11628>
  413398:	eor	x25, x25, #0x20000000
  41339c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4133a0:	add	x0, x0, #0x218
  4133a4:	bl	401cc0 <printf@plt>
  4133a8:	tbz	w25, #30, 412978 <ferror@plt+0x10c38>
  4133ac:	b	4130f8 <ferror@plt+0x113b8>
  4133b0:	eor	x25, x25, #0x10000000
  4133b4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4133b8:	add	x0, x0, #0x210
  4133bc:	bl	401cc0 <printf@plt>
  4133c0:	tbz	w25, #29, 4130f4 <ferror@plt+0x113b4>
  4133c4:	b	413398 <ferror@plt+0x11658>
  4133c8:	eor	x25, x25, #0x8000
  4133cc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4133d0:	add	x0, x0, #0x160
  4133d4:	bl	401cc0 <printf@plt>
  4133d8:	tbz	w25, #16, 4130c0 <ferror@plt+0x11380>
  4133dc:	b	413380 <ferror@plt+0x11640>
  4133e0:	eor	x25, x25, #0x4000
  4133e4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4133e8:	add	x0, x0, #0x150
  4133ec:	bl	401cc0 <printf@plt>
  4133f0:	tbz	w25, #15, 4130bc <ferror@plt+0x1137c>
  4133f4:	b	4133c8 <ferror@plt+0x11688>
  4133f8:	eor	x25, x25, #0x2000
  4133fc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413400:	add	x0, x0, #0x140
  413404:	bl	401cc0 <printf@plt>
  413408:	tbz	w25, #14, 4130b8 <ferror@plt+0x11378>
  41340c:	b	4133e0 <ferror@plt+0x116a0>
  413410:	eor	x25, x25, #0x1000
  413414:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413418:	add	x0, x0, #0x138
  41341c:	bl	401cc0 <printf@plt>
  413420:	tbz	w25, #13, 4130b4 <ferror@plt+0x11374>
  413424:	b	4133f8 <ferror@plt+0x116b8>
  413428:	eor	x25, x25, #0x800
  41342c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413430:	add	x0, x0, #0x128
  413434:	bl	401cc0 <printf@plt>
  413438:	tbz	w25, #12, 4130b0 <ferror@plt+0x11370>
  41343c:	b	413410 <ferror@plt+0x116d0>
  413440:	eor	x25, x25, #0x400
  413444:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413448:	add	x0, x0, #0x118
  41344c:	bl	401cc0 <printf@plt>
  413450:	tbz	w25, #11, 4130ac <ferror@plt+0x1136c>
  413454:	b	413428 <ferror@plt+0x116e8>
  413458:	eor	x25, x25, #0x200
  41345c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413460:	add	x0, x0, #0x110
  413464:	bl	401cc0 <printf@plt>
  413468:	tbz	w25, #10, 4130a8 <ferror@plt+0x11368>
  41346c:	b	413440 <ferror@plt+0x11700>
  413470:	eor	x25, x25, #0x100
  413474:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413478:	add	x0, x0, #0x108
  41347c:	bl	401cc0 <printf@plt>
  413480:	tbz	w25, #9, 4130a4 <ferror@plt+0x11364>
  413484:	b	413458 <ferror@plt+0x11718>
  413488:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  41348c:	add	x1, x1, #0xdd8
  413490:	bl	401c70 <dcgettext@plt>
  413494:	bl	446368 <error@@Base>
  413498:	b	412bb4 <ferror@plt+0x10e74>
  41349c:	cmp	x1, #0x1d
  4134a0:	b.ne	4125cc <ferror@plt+0x1088c>  // b.any
  4134a4:	mov	w2, #0x5                   	// #5
  4134a8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4134ac:	mov	x0, #0x0                   	// #0
  4134b0:	add	x1, x1, #0x298
  4134b4:	bl	401c70 <dcgettext@plt>
  4134b8:	mov	x1, x25
  4134bc:	bl	401cc0 <printf@plt>
  4134c0:	b	4125d4 <ferror@plt+0x10894>
  4134c4:	mov	w2, #0x5                   	// #5
  4134c8:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  4134cc:	mov	x0, #0x0                   	// #0
  4134d0:	add	x1, x1, #0xd50
  4134d4:	bl	401c70 <dcgettext@plt>
  4134d8:	mov	w25, #0x0                   	// #0
  4134dc:	ldr	x1, [sp, #168]
  4134e0:	bl	446368 <error@@Base>
  4134e4:	ldp	x23, x24, [sp, #64]
  4134e8:	b	41260c <ferror@plt+0x108cc>
  4134ec:	add	x1, x0, x1
  4134f0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4134f4:	add	x0, x0, #0x58
  4134f8:	bl	401cc0 <printf@plt>
  4134fc:	b	412258 <ferror@plt+0x10518>
  413500:	mov	w2, #0x5                   	// #5
  413504:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  413508:	add	x1, x1, #0xd18
  41350c:	bl	401c70 <dcgettext@plt>
  413510:	ldr	x1, [x19, #1608]
  413514:	bl	446368 <error@@Base>
  413518:	mov	x0, x24
  41351c:	bl	401bc0 <free@plt>
  413520:	ldp	x23, x24, [sp, #64]
  413524:	b	41260c <ferror@plt+0x108cc>
  413528:	mov	w2, #0x5                   	// #5
  41352c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  413530:	add	x1, x1, #0xd18
  413534:	bl	401c70 <dcgettext@plt>
  413538:	ldr	x1, [x19, #1608]
  41353c:	mov	w25, #0x0                   	// #0
  413540:	bl	446368 <error@@Base>
  413544:	mov	x0, x24
  413548:	bl	401bc0 <free@plt>
  41354c:	ldp	x23, x24, [sp, #64]
  413550:	b	41260c <ferror@plt+0x108cc>
  413554:	mov	x0, #0x35                  	// #53
  413558:	movk	x0, #0x6000, lsl #16
  41355c:	cmp	x1, x0
  413560:	b.eq	413938 <ferror@plt+0x11bf8>  // b.none
  413564:	mov	x0, #0x70000000            	// #1879048192
  413568:	cmp	x1, x0
  41356c:	b.eq	41390c <ferror@plt+0x11bcc>  // b.none
  413570:	mov	x0, #0x15                  	// #21
  413574:	movk	x0, #0x6000, lsl #16
  413578:	cmp	x1, x0
  41357c:	b.ne	41266c <ferror@plt+0x1092c>  // b.any
  413580:	ldr	x0, [x24, #8]
  413584:	mov	w1, #0x4                   	// #4
  413588:	bl	4040e0 <ferror@plt+0x23a0>
  41358c:	ldr	x0, [x24, #8]
  413590:	tbnz	w0, #0, 413710 <ferror@plt+0x119d0>
  413594:	tbnz	w0, #1, 4136f8 <ferror@plt+0x119b8>
  413598:	tbnz	w0, #2, 4136e0 <ferror@plt+0x119a0>
  41359c:	tbnz	w0, #3, 4136c8 <ferror@plt+0x11988>
  4135a0:	tbnz	w0, #4, 4136b0 <ferror@plt+0x11970>
  4135a4:	tbnz	w0, #5, 413698 <ferror@plt+0x11958>
  4135a8:	tbnz	w0, #6, 413680 <ferror@plt+0x11940>
  4135ac:	tbnz	w0, #7, 413668 <ferror@plt+0x11928>
  4135b0:	tbnz	w0, #9, 413650 <ferror@plt+0x11910>
  4135b4:	tbnz	w0, #10, 413638 <ferror@plt+0x118f8>
  4135b8:	tbnz	w0, #11, 413620 <ferror@plt+0x118e0>
  4135bc:	tbnz	w0, #12, 413608 <ferror@plt+0x118c8>
  4135c0:	tbnz	w0, #13, 4135f0 <ferror@plt+0x118b0>
  4135c4:	tbnz	w0, #14, 4135dc <ferror@plt+0x1189c>
  4135c8:	tbz	w0, #15, 4125d4 <ferror@plt+0x10894>
  4135cc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4135d0:	add	x0, x0, #0x428
  4135d4:	bl	401cc0 <printf@plt>
  4135d8:	b	4125d4 <ferror@plt+0x10894>
  4135dc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4135e0:	add	x0, x0, #0x418
  4135e4:	bl	401cc0 <printf@plt>
  4135e8:	ldr	x0, [x24, #8]
  4135ec:	b	4135c8 <ferror@plt+0x11888>
  4135f0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4135f4:	add	x0, x0, #0x408
  4135f8:	bl	401cc0 <printf@plt>
  4135fc:	ldr	x0, [x24, #8]
  413600:	tbz	w0, #14, 4135c8 <ferror@plt+0x11888>
  413604:	b	4135dc <ferror@plt+0x1189c>
  413608:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41360c:	add	x0, x0, #0x3f8
  413610:	bl	401cc0 <printf@plt>
  413614:	ldr	x0, [x24, #8]
  413618:	tbz	w0, #13, 4135c4 <ferror@plt+0x11884>
  41361c:	b	4135f0 <ferror@plt+0x118b0>
  413620:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413624:	add	x0, x0, #0x3e8
  413628:	bl	401cc0 <printf@plt>
  41362c:	ldr	x0, [x24, #8]
  413630:	tbz	w0, #12, 4135c0 <ferror@plt+0x11880>
  413634:	b	413608 <ferror@plt+0x118c8>
  413638:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41363c:	add	x0, x0, #0x3d8
  413640:	bl	401cc0 <printf@plt>
  413644:	ldr	x0, [x24, #8]
  413648:	tbz	w0, #11, 4135bc <ferror@plt+0x1187c>
  41364c:	b	413620 <ferror@plt+0x118e0>
  413650:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413654:	add	x0, x0, #0x3c8
  413658:	bl	401cc0 <printf@plt>
  41365c:	ldr	x0, [x24, #8]
  413660:	tbz	w0, #10, 4135b8 <ferror@plt+0x11878>
  413664:	b	413638 <ferror@plt+0x118f8>
  413668:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41366c:	add	x0, x0, #0x3c0
  413670:	bl	401cc0 <printf@plt>
  413674:	ldr	x0, [x24, #8]
  413678:	tbz	w0, #9, 4135b4 <ferror@plt+0x11874>
  41367c:	b	413650 <ferror@plt+0x11910>
  413680:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413684:	add	x0, x0, #0x3b0
  413688:	bl	401cc0 <printf@plt>
  41368c:	ldr	x0, [x24, #8]
  413690:	tbz	w0, #7, 4135b0 <ferror@plt+0x11870>
  413694:	b	413668 <ferror@plt+0x11928>
  413698:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41369c:	add	x0, x0, #0x3a8
  4136a0:	bl	401cc0 <printf@plt>
  4136a4:	ldr	x0, [x24, #8]
  4136a8:	tbz	w0, #6, 4135ac <ferror@plt+0x1186c>
  4136ac:	b	413680 <ferror@plt+0x11940>
  4136b0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4136b4:	add	x0, x0, #0x398
  4136b8:	bl	401cc0 <printf@plt>
  4136bc:	ldr	x0, [x24, #8]
  4136c0:	tbz	w0, #5, 4135a8 <ferror@plt+0x11868>
  4136c4:	b	413698 <ferror@plt+0x11958>
  4136c8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4136cc:	add	x0, x0, #0x388
  4136d0:	bl	401cc0 <printf@plt>
  4136d4:	ldr	x0, [x24, #8]
  4136d8:	tbz	w0, #4, 4135a4 <ferror@plt+0x11864>
  4136dc:	b	4136b0 <ferror@plt+0x11970>
  4136e0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4136e4:	add	x0, x0, #0x378
  4136e8:	bl	401cc0 <printf@plt>
  4136ec:	ldr	x0, [x24, #8]
  4136f0:	tbz	w0, #3, 4135a0 <ferror@plt+0x11860>
  4136f4:	b	4136c8 <ferror@plt+0x11988>
  4136f8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4136fc:	add	x0, x0, #0x368
  413700:	bl	401cc0 <printf@plt>
  413704:	ldr	x0, [x24, #8]
  413708:	tbz	w0, #2, 41359c <ferror@plt+0x1185c>
  41370c:	b	4136e0 <ferror@plt+0x119a0>
  413710:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413714:	add	x0, x0, #0x358
  413718:	bl	401cc0 <printf@plt>
  41371c:	ldr	x0, [x24, #8]
  413720:	tbz	w0, #1, 413598 <ferror@plt+0x11858>
  413724:	b	4136f8 <ferror@plt+0x119b8>
  413728:	mov	x0, #0x1                   	// #1
  41372c:	movk	x0, #0x6000, lsl #16
  413730:	cmp	x1, x0
  413734:	ldr	x28, [x24, #8]
  413738:	b.ne	413888 <ferror@plt+0x11b48>  // b.any
  41373c:	mov	x0, #0x1                   	// #1
  413740:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  413744:	mov	w2, w0
  413748:	add	x26, x1, #0x410
  41374c:	add	x25, x22, #0x898
  413750:	add	x27, x22, #0x9a8
  413754:	b	413774 <ferror@plt+0x11a34>
  413758:	ldr	x0, [x25]
  41375c:	bl	401910 <fputs@plt>
  413760:	mov	w2, #0x0                   	// #0
  413764:	add	x25, x25, #0x10
  413768:	cmp	x25, x27
  41376c:	b.eq	413868 <ferror@plt+0x11b28>  // b.none
  413770:	ldur	x0, [x25, #-8]
  413774:	tst	x0, x28
  413778:	b.eq	413764 <ferror@plt+0x11a24>  // b.none
  41377c:	eor	x28, x28, x0
  413780:	ldr	x1, [x26]
  413784:	cbnz	w2, 413758 <ferror@plt+0x11a18>
  413788:	mov	w0, #0x20                  	// #32
  41378c:	bl	401990 <putc@plt>
  413790:	ldr	x1, [x26]
  413794:	b	413758 <ferror@plt+0x11a18>
  413798:	mov	w2, #0x5                   	// #5
  41379c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4137a0:	add	x1, x1, #0x2e0
  4137a4:	bl	401c70 <dcgettext@plt>
  4137a8:	ldr	x1, [sp, #144]
  4137ac:	bl	401cc0 <printf@plt>
  4137b0:	b	412258 <ferror@plt+0x10518>
  4137b4:	mov	x2, #0x2                   	// #2
  4137b8:	movk	x2, #0x7000, lsl #16
  4137bc:	cmp	x1, x2
  4137c0:	b.eq	413944 <ferror@plt+0x11c04>  // b.none
  4137c4:	cmp	x1, x0
  4137c8:	b.ne	413814 <ferror@plt+0x11ad4>  // b.any
  4137cc:	ldr	x25, [x19, #1120]
  4137d0:	ldr	x2, [x24, #8]
  4137d4:	cbz	x25, 4137e4 <ferror@plt+0x11aa4>
  4137d8:	ldr	x0, [x19, #1128]
  4137dc:	cmp	x2, x0
  4137e0:	b.cc	4139e8 <ferror@plt+0x11ca8>  // b.lo, b.ul, b.last
  4137e4:	add	x0, sp, #0x90
  4137e8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4137ec:	add	x1, x1, #0x930
  4137f0:	bl	401980 <sprintf@plt>
  4137f4:	mov	w2, #0x5                   	// #5
  4137f8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4137fc:	mov	x0, #0x0                   	// #0
  413800:	add	x1, x1, #0x330
  413804:	bl	401c70 <dcgettext@plt>
  413808:	add	x1, sp, #0x90
  41380c:	bl	401cc0 <printf@plt>
  413810:	b	4125d4 <ferror@plt+0x10894>
  413814:	mov	x0, #0x1                   	// #1
  413818:	movk	x0, #0x7000, lsl #16
  41381c:	cmp	x1, x0
  413820:	b.ne	41266c <ferror@plt+0x1092c>  // b.any
  413824:	ldr	x1, [x24, #8]
  413828:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41382c:	add	x0, x0, #0x940
  413830:	bl	401cc0 <printf@plt>
  413834:	b	4125d4 <ferror@plt+0x10894>
  413838:	eor	x25, x25, #0x1
  41383c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413840:	add	x0, x0, #0x70
  413844:	bl	401cc0 <printf@plt>
  413848:	tbz	w25, #1, 412978 <ferror@plt+0x10c38>
  41384c:	b	412968 <ferror@plt+0x10c28>
  413850:	eor	x25, x25, #0x1
  413854:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  413858:	add	x0, x0, #0x90
  41385c:	bl	401cc0 <printf@plt>
  413860:	tbz	w25, #1, 412978 <ferror@plt+0x10c38>
  413864:	b	413068 <ferror@plt+0x11328>
  413868:	cmp	x28, #0x0
  41386c:	csinc	w0, w2, wzr, eq  // eq = none
  413870:	cbz	w0, 412f04 <ferror@plt+0x111c4>
  413874:	cbz	w2, 4139bc <ferror@plt+0x11c7c>
  413878:	mov	x0, x28
  41387c:	mov	w1, #0x0                   	// #0
  413880:	bl	4040e0 <ferror@plt+0x23a0>
  413884:	b	412f04 <ferror@plt+0x111c4>
  413888:	mov	x0, x28
  41388c:	mov	w1, #0x4                   	// #4
  413890:	adrp	x26, 4a3000 <warn@@Base+0x5c6c0>
  413894:	bl	4040e0 <ferror@plt+0x23a0>
  413898:	add	x26, x26, #0x410
  41389c:	b	412f04 <ferror@plt+0x111c4>
  4138a0:	mov	w2, #0x5                   	// #5
  4138a4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4138a8:	mov	x0, #0x0                   	// #0
  4138ac:	add	x1, x1, #0x238
  4138b0:	bl	401c70 <dcgettext@plt>
  4138b4:	mov	x1, x25
  4138b8:	bl	401cc0 <printf@plt>
  4138bc:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4138c0:	mov	x0, x25
  4138c4:	add	x1, x1, #0x6a0
  4138c8:	bl	401ba0 <strcmp@plt>
  4138cc:	cbnz	w0, 4125d4 <ferror@plt+0x10894>
  4138d0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4138d4:	add	x1, x1, #0x250
  4138d8:	mov	w2, #0x5                   	// #5
  4138dc:	mov	x0, #0x0                   	// #0
  4138e0:	bl	401c70 <dcgettext@plt>
  4138e4:	bl	401cc0 <printf@plt>
  4138e8:	b	4125d4 <ferror@plt+0x10894>
  4138ec:	mov	w2, #0x5                   	// #5
  4138f0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4138f4:	mov	x0, #0x0                   	// #0
  4138f8:	add	x1, x1, #0x280
  4138fc:	bl	401c70 <dcgettext@plt>
  413900:	mov	x1, x25
  413904:	bl	401cc0 <printf@plt>
  413908:	b	4125d4 <ferror@plt+0x10894>
  41390c:	ldr	x0, [x24, #8]
  413910:	mov	w1, #0x4                   	// #4
  413914:	bl	4040e0 <ferror@plt+0x23a0>
  413918:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41391c:	add	x0, x0, #0x350
  413920:	bl	401cc0 <printf@plt>
  413924:	ldr	x0, [x24, #8]
  413928:	mov	w1, #0x4                   	// #4
  41392c:	add	x0, x0, #0x18
  413930:	bl	4040e0 <ferror@plt+0x23a0>
  413934:	b	4125d4 <ferror@plt+0x10894>
  413938:	ldr	x0, [x24, #8]
  41393c:	bl	404ba8 <ferror@plt+0x2e68>
  413940:	b	4125d4 <ferror@plt+0x10894>
  413944:	ldr	x1, [x24, #8]
  413948:	add	x0, sp, #0x88
  41394c:	str	x1, [sp, #136]
  413950:	bl	401ab0 <gmtime@plt>
  413954:	mov	x1, x0
  413958:	cbz	x0, 413a0c <ferror@plt+0x11ccc>
  41395c:	ldp	w8, w7, [x1]
  413960:	add	x25, sp, #0x90
  413964:	ldp	w6, w5, [x1, #8]
  413968:	adrp	x2, 44d000 <warn@@Base+0x66c0>
  41396c:	ldp	w4, w3, [x1, #16]
  413970:	str	w8, [sp]
  413974:	mov	x0, x25
  413978:	add	x2, x2, #0xc60
  41397c:	add	w4, w4, #0x1
  413980:	add	w3, w3, #0x76c
  413984:	mov	x1, #0x80                  	// #128
  413988:	bl	4019e0 <snprintf@plt>
  41398c:	mov	w2, #0x5                   	// #5
  413990:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413994:	mov	x0, #0x0                   	// #0
  413998:	add	x1, x1, #0x340
  41399c:	bl	401c70 <dcgettext@plt>
  4139a0:	mov	x1, x25
  4139a4:	bl	401cc0 <printf@plt>
  4139a8:	b	4125d4 <ferror@plt+0x10894>
  4139ac:	ldr	x0, [x24, #8]
  4139b0:	str	x0, [x19, #1760]
  4139b4:	str	x0, [x19, #1768]
  4139b8:	b	4125cc <ferror@plt+0x1088c>
  4139bc:	ldr	x1, [x26]
  4139c0:	mov	w0, #0x20                  	// #32
  4139c4:	bl	401990 <putc@plt>
  4139c8:	b	413878 <ferror@plt+0x11b38>
  4139cc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  4139d0:	add	x1, x1, #0xfc0
  4139d4:	mov	w2, #0x5                   	// #5
  4139d8:	mov	x0, #0x0                   	// #0
  4139dc:	bl	401c70 <dcgettext@plt>
  4139e0:	bl	401cc0 <printf@plt>
  4139e4:	b	4125d4 <ferror@plt+0x10894>
  4139e8:	mov	w2, #0x5                   	// #5
  4139ec:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4139f0:	mov	x0, #0x0                   	// #0
  4139f4:	add	x1, x1, #0x318
  4139f8:	bl	401c70 <dcgettext@plt>
  4139fc:	ldr	x1, [x24, #8]
  413a00:	add	x1, x25, x1
  413a04:	bl	401cc0 <printf@plt>
  413a08:	b	4125d4 <ferror@plt+0x10894>
  413a0c:	add	x25, sp, #0x90
  413a10:	mov	w2, #0x5                   	// #5
  413a14:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  413a18:	mov	x0, #0x0                   	// #0
  413a1c:	add	x1, x1, #0xc38
  413a20:	bl	401c70 <dcgettext@plt>
  413a24:	mov	x1, #0x80                  	// #128
  413a28:	mov	x2, x0
  413a2c:	mov	x0, x25
  413a30:	bl	4019e0 <snprintf@plt>
  413a34:	b	41398c <ferror@plt+0x11c4c>
  413a38:	ldr	w2, [x19, #1776]
  413a3c:	cbz	w2, 412258 <ferror@plt+0x10518>
  413a40:	cmp	x1, x0
  413a44:	b.eq	413a74 <ferror@plt+0x11d34>  // b.none
  413a48:	mov	x0, #0xfefa                	// #65274
  413a4c:	movk	x0, #0x6fff, lsl #16
  413a50:	cmp	x1, x0
  413a54:	b.eq	413a90 <ferror@plt+0x11d50>  // b.none
  413a58:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413a5c:	add	x1, x1, #0x28
  413a60:	mov	w2, #0x5                   	// #5
  413a64:	mov	x0, #0x0                   	// #0
  413a68:	bl	401c70 <dcgettext@plt>
  413a6c:	bl	401cc0 <printf@plt>
  413a70:	b	412eb8 <ferror@plt+0x11178>
  413a74:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413a78:	add	x1, x1, #0x48
  413a7c:	mov	w2, #0x5                   	// #5
  413a80:	mov	x0, #0x0                   	// #0
  413a84:	bl	401c70 <dcgettext@plt>
  413a88:	bl	401cc0 <printf@plt>
  413a8c:	b	412eb8 <ferror@plt+0x11178>
  413a90:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413a94:	add	x1, x1, #0x10
  413a98:	mov	w2, #0x5                   	// #5
  413a9c:	mov	x0, #0x0                   	// #0
  413aa0:	bl	401c70 <dcgettext@plt>
  413aa4:	bl	401cc0 <printf@plt>
  413aa8:	b	412eb8 <ferror@plt+0x11178>
  413aac:	ldr	w0, [x19, #1776]
  413ab0:	cbz	w0, 412258 <ferror@plt+0x10518>
  413ab4:	ldr	x0, [x24, #8]
  413ab8:	b	412698 <ferror@plt+0x10958>
  413abc:	mov	w2, #0x5                   	// #5
  413ac0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  413ac4:	add	x1, x1, #0xed0
  413ac8:	bl	401c70 <dcgettext@plt>
  413acc:	mov	x1, x27
  413ad0:	mov	w25, #0x0                   	// #0
  413ad4:	bl	446368 <error@@Base>
  413ad8:	ldp	x23, x24, [sp, #64]
  413adc:	ldp	x27, x28, [sp, #96]
  413ae0:	b	41260c <ferror@plt+0x108cc>
  413ae4:	nop
  413ae8:	sub	sp, sp, #0x110
  413aec:	stp	x29, x30, [sp, #16]
  413af0:	add	x29, sp, #0x10
  413af4:	stp	x19, x20, [sp, #32]
  413af8:	mov	x19, x0
  413afc:	ldr	x0, [x0, #128]
  413b00:	cbz	x0, 414390 <ferror@plt+0x12650>
  413b04:	stp	x21, x22, [sp, #48]
  413b08:	ldr	w22, [x19, #100]
  413b0c:	stp	x23, x24, [sp, #64]
  413b10:	stp	x25, x26, [sp, #80]
  413b14:	stp	x27, x28, [sp, #96]
  413b18:	stp	xzr, xzr, [sp, #200]
  413b1c:	stp	xzr, xzr, [sp, #216]
  413b20:	stp	xzr, xzr, [sp, #232]
  413b24:	stp	xzr, xzr, [sp, #248]
  413b28:	str	xzr, [sp, #264]
  413b2c:	ldr	x20, [x19, #112]
  413b30:	cbz	w22, 41480c <ferror@plt+0x12acc>
  413b34:	adrp	x24, 452000 <warn@@Base+0xb6c0>
  413b38:	mov	w0, #0x1                   	// #1
  413b3c:	add	x24, x24, #0x438
  413b40:	mov	x23, #0x0                   	// #0
  413b44:	mov	x21, #0x0                   	// #0
  413b48:	adrp	x25, 44d000 <warn@@Base+0x66c0>
  413b4c:	str	w0, [sp, #156]
  413b50:	b	413b94 <ferror@plt+0x11e54>
  413b54:	ldr	x0, [x19, #128]
  413b58:	cbz	x0, 413d2c <ferror@plt+0x11fec>
  413b5c:	ldr	x2, [x19, #136]
  413b60:	ldr	w1, [x20]
  413b64:	add	x0, x0, x1
  413b68:	cmp	x1, x2
  413b6c:	b.cs	413d14 <ferror@plt+0x11fd4>  // b.hs, b.nlast
  413b70:	mov	x1, x24
  413b74:	add	x21, x21, #0x1
  413b78:	bl	401ba0 <strcmp@plt>
  413b7c:	cmp	w0, #0x0
  413b80:	csel	x23, x23, x20, ne  // ne = any
  413b84:	mov	w0, w22
  413b88:	add	x20, x20, #0x50
  413b8c:	cmp	x21, w22, uxtw
  413b90:	b.cs	413c70 <ferror@plt+0x11f30>  // b.hs, b.nlast
  413b94:	ldr	w0, [x20, #4]
  413b98:	cmp	w0, #0x2
  413b9c:	b.ne	413b54 <ferror@plt+0x11e14>  // b.any
  413ba0:	ldr	w0, [x20, #40]
  413ba4:	cmp	w0, w22
  413ba8:	b.cs	413b54 <ferror@plt+0x11e14>  // b.hs, b.nlast
  413bac:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  413bb0:	add	x2, sp, #0xe8
  413bb4:	mov	x1, x20
  413bb8:	ldr	w0, [x22, #1056]
  413bbc:	cbnz	w0, 4142d0 <ferror@plt+0x12590>
  413bc0:	mov	x0, x19
  413bc4:	bl	4060b8 <ferror@plt+0x4378>
  413bc8:	ldr	w22, [x20, #40]
  413bcc:	mov	w3, #0x50                  	// #80
  413bd0:	ldr	x2, [x19, #112]
  413bd4:	str	x0, [sp, #224]
  413bd8:	ldr	x1, [sp, #256]
  413bdc:	umaddl	x22, w22, w3, x2
  413be0:	cbz	x1, 413c08 <ferror@plt+0x11ec8>
  413be4:	adrp	x1, 450000 <warn@@Base+0x96c0>
  413be8:	add	x1, x1, #0x260
  413bec:	mov	w2, #0x5                   	// #5
  413bf0:	mov	x0, #0x0                   	// #0
  413bf4:	bl	401c70 <dcgettext@plt>
  413bf8:	str	wzr, [sp, #156]
  413bfc:	bl	446368 <error@@Base>
  413c00:	ldr	x0, [sp, #256]
  413c04:	bl	401bc0 <free@plt>
  413c08:	ldp	x27, x28, [x22, #24]
  413c0c:	mov	w2, #0x5                   	// #5
  413c10:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  413c14:	mov	x0, #0x0                   	// #0
  413c18:	add	x1, x1, #0xe48
  413c1c:	bl	401c70 <dcgettext@plt>
  413c20:	add	x1, x19, #0x8
  413c24:	mov	x6, x0
  413c28:	add	x2, x19, #0x10
  413c2c:	mov	x4, #0x1                   	// #1
  413c30:	mov	x5, x28
  413c34:	mov	x3, x27
  413c38:	mov	x0, #0x0                   	// #0
  413c3c:	bl	405718 <ferror@plt+0x39d8>
  413c40:	str	x0, [sp, #256]
  413c44:	mov	x1, #0x0                   	// #0
  413c48:	cbz	x0, 413c50 <ferror@plt+0x11f10>
  413c4c:	ldr	x1, [x22, #32]
  413c50:	str	x1, [sp, #264]
  413c54:	ldr	w22, [x19, #100]
  413c58:	add	x21, x21, #0x1
  413c5c:	add	x20, x20, #0x50
  413c60:	mov	w0, w22
  413c64:	cmp	x21, w22, uxtw
  413c68:	b.cc	413b94 <ferror@plt+0x11e54>  // b.lo, b.ul, b.last
  413c6c:	nop
  413c70:	cbz	x23, 414814 <ferror@plt+0x12ad4>
  413c74:	ldr	x21, [x19, #112]
  413c78:	cbz	w0, 413cd8 <ferror@plt+0x11f98>
  413c7c:	adrp	x0, 472000 <warn@@Base+0x2b6c0>
  413c80:	adrp	x25, 452000 <warn@@Base+0xb6c0>
  413c84:	add	x0, x0, #0xee0
  413c88:	add	x25, x25, #0x438
  413c8c:	add	x0, x0, #0x1e8
  413c90:	mov	x24, #0x0                   	// #0
  413c94:	str	x0, [sp, #160]
  413c98:	cbz	x21, 41407c <ferror@plt+0x1233c>
  413c9c:	ldr	x0, [x19, #128]
  413ca0:	cbz	x0, 414264 <ferror@plt+0x12524>
  413ca4:	ldr	x2, [x19, #136]
  413ca8:	ldr	w1, [x21]
  413cac:	add	x0, x0, x1
  413cb0:	cmp	x1, x2
  413cb4:	b.cs	414064 <ferror@plt+0x12324>  // b.hs, b.nlast
  413cb8:	mov	x1, x25
  413cbc:	bl	401ba0 <strcmp@plt>
  413cc0:	cbz	w0, 413d44 <ferror@plt+0x12004>
  413cc4:	ldr	w0, [x19, #100]
  413cc8:	add	x24, x24, #0x1
  413ccc:	add	x21, x21, #0x50
  413cd0:	cmp	x24, x0
  413cd4:	b.cc	413c98 <ferror@plt+0x11f58>  // b.lo, b.ul, b.last
  413cd8:	ldr	x0, [sp, #224]
  413cdc:	cbz	x0, 413ce4 <ferror@plt+0x11fa4>
  413ce0:	bl	401bc0 <free@plt>
  413ce4:	ldr	x0, [sp, #256]
  413ce8:	cbz	x0, 4142e8 <ferror@plt+0x125a8>
  413cec:	bl	401bc0 <free@plt>
  413cf0:	ldr	w0, [sp, #156]
  413cf4:	ldp	x29, x30, [sp, #16]
  413cf8:	ldp	x19, x20, [sp, #32]
  413cfc:	ldp	x21, x22, [sp, #48]
  413d00:	ldp	x23, x24, [sp, #64]
  413d04:	ldp	x25, x26, [sp, #80]
  413d08:	ldp	x27, x28, [sp, #96]
  413d0c:	add	sp, sp, #0x110
  413d10:	ret
  413d14:	add	x1, x25, #0xc38
  413d18:	mov	w2, #0x5                   	// #5
  413d1c:	mov	x0, #0x0                   	// #0
  413d20:	bl	401c70 <dcgettext@plt>
  413d24:	ldr	w22, [x19, #100]
  413d28:	b	413b70 <ferror@plt+0x11e30>
  413d2c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  413d30:	mov	w2, #0x5                   	// #5
  413d34:	add	x1, x1, #0xca0
  413d38:	bl	401c70 <dcgettext@plt>
  413d3c:	ldr	w22, [x19, #100]
  413d40:	b	413b70 <ferror@plt+0x11e30>
  413d44:	ldr	x20, [x21, #32]
  413d48:	mov	w4, #0x5                   	// #5
  413d4c:	adrp	x2, 452000 <warn@@Base+0xb6c0>
  413d50:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  413d54:	add	x2, x2, #0x448
  413d58:	add	x1, x1, #0x488
  413d5c:	lsr	x20, x20, #4
  413d60:	mov	x0, #0x0                   	// #0
  413d64:	mov	x3, x20
  413d68:	bl	401c20 <dcngettext@plt>
  413d6c:	mov	x2, x21
  413d70:	mov	x22, x0
  413d74:	add	x1, x19, #0x88
  413d78:	add	x0, x19, #0x80
  413d7c:	bl	4050f8 <ferror@plt+0x33b8>
  413d80:	mov	x1, x0
  413d84:	ldr	x2, [x21, #24]
  413d88:	mov	x3, x20
  413d8c:	mov	x0, x22
  413d90:	bl	401cc0 <printf@plt>
  413d94:	ldr	w3, [x19, #92]
  413d98:	cbz	w3, 41428c <ferror@plt+0x1254c>
  413d9c:	ldr	x0, [x19, #120]
  413da0:	cbz	x0, 414278 <ferror@plt+0x12538>
  413da4:	ubfiz	x3, x3, #6, #32
  413da8:	add	x3, x0, x3
  413dac:	cmp	x3, x0
  413db0:	ldr	x23, [x21, #32]
  413db4:	b.ls	413df4 <ferror@plt+0x120b4>  // b.plast
  413db8:	ldr	x1, [x0]
  413dbc:	cmp	x1, #0x1
  413dc0:	b.ne	413de8 <ferror@plt+0x120a8>  // b.any
  413dc4:	ldr	x1, [x21, #16]
  413dc8:	ldr	x2, [x0, #24]
  413dcc:	add	x4, x1, x23
  413dd0:	cmp	x1, x2
  413dd4:	b.cc	413de8 <ferror@plt+0x120a8>  // b.lo, b.ul, b.last
  413dd8:	ldr	x1, [x0, #48]
  413ddc:	add	x1, x2, x1
  413de0:	cmp	x4, x1
  413de4:	b.ls	4143a8 <ferror@plt+0x12668>  // b.plast
  413de8:	add	x0, x0, #0x40
  413dec:	cmp	x0, x3
  413df0:	b.cc	413db8 <ferror@plt+0x12078>  // b.lo, b.ul, b.last
  413df4:	ldr	x20, [x21, #24]
  413df8:	mov	w2, #0x5                   	// #5
  413dfc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  413e00:	mov	x0, #0x0                   	// #0
  413e04:	add	x1, x1, #0x350
  413e08:	bl	401c70 <dcgettext@plt>
  413e0c:	mov	x5, x23
  413e10:	mov	x6, x0
  413e14:	mov	x3, x20
  413e18:	add	x2, x19, #0x10
  413e1c:	add	x1, x19, #0x8
  413e20:	mov	x4, #0x1                   	// #1
  413e24:	mov	x0, #0x0                   	// #0
  413e28:	bl	405718 <ferror@plt+0x39d8>
  413e2c:	mov	x28, x0
  413e30:	cbz	x0, 414284 <ferror@plt+0x12544>
  413e34:	lsr	x0, x23, #4
  413e38:	mov	x1, #0x28                  	// #40
  413e3c:	and	x23, x23, #0xfffffffffffffff0
  413e40:	str	x0, [sp, #168]
  413e44:	bl	43e1a8 <ferror@plt+0x3c468>
  413e48:	str	x0, [sp, #200]
  413e4c:	add	x23, x28, x23
  413e50:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  413e54:	mov	x20, x28
  413e58:	add	x22, x22, #0x2a0
  413e5c:	mov	x27, x0
  413e60:	cmp	x28, x23
  413e64:	b.cs	413fd0 <ferror@plt+0x12290>  // b.hs, b.nlast
  413e68:	ldr	x2, [x22]
  413e6c:	strh	wzr, [x27]
  413e70:	strh	wzr, [x27, #16]
  413e74:	mov	x0, x20
  413e78:	mov	w1, #0x4                   	// #4
  413e7c:	blr	x2
  413e80:	ldr	x2, [x22]
  413e84:	str	x0, [x27, #8]
  413e88:	mov	w1, #0x4                   	// #4
  413e8c:	add	x0, x20, #0x4
  413e90:	blr	x2
  413e94:	ldr	x2, [x22]
  413e98:	str	x0, [x27, #24]
  413e9c:	mov	w1, #0x4                   	// #4
  413ea0:	add	x0, x20, #0x8
  413ea4:	blr	x2
  413ea8:	mov	x26, x0
  413eac:	ldr	x4, [x22]
  413eb0:	add	x0, x20, #0xc
  413eb4:	mov	w1, #0x4                   	// #4
  413eb8:	add	x20, x20, #0x10
  413ebc:	blr	x4
  413ec0:	ubfx	x4, x26, #30, #1
  413ec4:	lsr	w1, w26, #31
  413ec8:	ubfx	x7, x26, #29, #1
  413ecc:	ubfx	x5, x26, #27, #2
  413ed0:	bfi	x1, x4, #1, #63
  413ed4:	ubfx	x4, x26, #26, #1
  413ed8:	orr	x1, x1, x7, lsl #2
  413edc:	ubfx	x6, x26, #25, #1
  413ee0:	orr	x1, x1, x5, lsl #3
  413ee4:	ubfx	x5, x26, #21, #4
  413ee8:	orr	x4, x1, x4, lsl #5
  413eec:	ubfx	x1, x26, #16, #5
  413ef0:	orr	x6, x4, x6, lsl #6
  413ef4:	ubfx	x4, x26, #15, #1
  413ef8:	orr	x5, x6, x5, lsl #7
  413efc:	ubfx	x6, x26, #14, #1
  413f00:	orr	x1, x5, x1, lsl #11
  413f04:	ubfx	x5, x26, #13, #1
  413f08:	orr	x4, x1, x4, lsl #16
  413f0c:	ubfx	x1, x26, #12, #1
  413f10:	orr	x6, x4, x6, lsl #17
  413f14:	ubfx	x4, x26, #11, #1
  413f18:	orr	x5, x6, x5, lsl #18
  413f1c:	ubfx	x6, x26, #10, #1
  413f20:	orr	x1, x5, x1, lsl #19
  413f24:	ubfx	x5, x26, #9, #1
  413f28:	orr	x4, x1, x4, lsl #20
  413f2c:	ubfx	x1, x26, #8, #1
  413f30:	orr	x6, x4, x6, lsl #21
  413f34:	ubfx	x4, x26, #7, #1
  413f38:	orr	x5, x6, x5, lsl #22
  413f3c:	ubfx	x6, x26, #6, #1
  413f40:	orr	x1, x5, x1, lsl #23
  413f44:	ubfx	x5, x26, #5, #1
  413f48:	orr	x4, x1, x4, lsl #24
  413f4c:	ubfx	x1, x26, #4, #1
  413f50:	orr	x6, x4, x6, lsl #25
  413f54:	ubfx	x4, x26, #3, #1
  413f58:	orr	x5, x6, x5, lsl #26
  413f5c:	lsl	w2, w26, #31
  413f60:	orr	x1, x5, x1, lsl #27
  413f64:	ubfx	x5, x26, #2, #1
  413f68:	orr	x1, x1, x4, lsl #28
  413f6c:	ubfx	x4, x26, #1, #1
  413f70:	orr	x5, x1, x5, lsl #29
  413f74:	lsr	w1, w0, #31
  413f78:	orr	x4, x5, x4, lsl #30
  413f7c:	ubfx	x6, x0, #29, #1
  413f80:	orr	x2, x4, x2
  413f84:	ubfx	x4, x0, #30, #1
  413f88:	orr	x2, x2, x1, lsl #32
  413f8c:	ubfx	x5, x0, #28, #1
  413f90:	orr	x2, x2, x4, lsl #33
  413f94:	ubfx	x4, x0, #27, #1
  413f98:	orr	x2, x2, x6, lsl #34
  413f9c:	cmp	x20, x23
  413fa0:	orr	x5, x2, x5, lsl #35
  413fa4:	ldr	x2, [x27, #8]
  413fa8:	orr	x4, x5, x4, lsl #36
  413fac:	ldr	x1, [x27, #24]
  413fb0:	orr	x0, x4, x0, lsl #37
  413fb4:	ldr	x6, [sp, #216]
  413fb8:	add	x2, x2, x6
  413fbc:	add	x1, x1, x6
  413fc0:	str	x2, [x27, #8]
  413fc4:	stp	x1, x0, [x27, #24]
  413fc8:	add	x27, x27, #0x28
  413fcc:	b.cc	413e68 <ferror@plt+0x12128>  // b.lo, b.ul, b.last
  413fd0:	mov	x0, x28
  413fd4:	bl	401bc0 <free@plt>
  413fd8:	ldr	w22, [x19, #100]
  413fdc:	mov	w0, #0x50                  	// #80
  413fe0:	ldr	x1, [x19, #112]
  413fe4:	mov	x27, x1
  413fe8:	umaddl	x0, w22, w0, x1
  413fec:	cmp	x1, x0
  413ff0:	b.cs	414034 <ferror@plt+0x122f4>  // b.hs, b.nlast
  413ff4:	nop
  413ff8:	ldr	w0, [x27, #4]
  413ffc:	cmp	w0, #0x4
  414000:	b.ne	414020 <ferror@plt+0x122e0>  // b.any
  414004:	ldr	w0, [x27, #44]
  414008:	cmp	w0, w22
  41400c:	b.cs	414020 <ferror@plt+0x122e0>  // b.hs, b.nlast
  414010:	mov	w2, #0x50                  	// #80
  414014:	umaddl	x0, w0, w2, x1
  414018:	cmp	x21, x0
  41401c:	b.eq	414094 <ferror@plt+0x12354>  // b.none
  414020:	mov	w0, #0x50                  	// #80
  414024:	add	x27, x27, #0x50
  414028:	umaddl	x0, w22, w0, x1
  41402c:	cmp	x27, x0
  414030:	b.cc	413ff8 <ferror@plt+0x122b8>  // b.lo, b.ul, b.last
  414034:	ldr	x0, [sp, #168]
  414038:	str	x0, [sp, #208]
  41403c:	ldr	w0, [sp, #156]
  414040:	cbz	w0, 414050 <ferror@plt+0x12310>
  414044:	ldr	x0, [sp, #168]
  414048:	cbnz	x0, 4143b0 <ferror@plt+0x12670>
  41404c:	nop
  414050:	ldr	x0, [sp, #200]
  414054:	cbz	x0, 41405c <ferror@plt+0x1231c>
  414058:	bl	401bc0 <free@plt>
  41405c:	str	xzr, [sp, #200]
  414060:	b	413cc4 <ferror@plt+0x11f84>
  414064:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  414068:	mov	w2, #0x5                   	// #5
  41406c:	add	x1, x1, #0xc38
  414070:	mov	x0, #0x0                   	// #0
  414074:	bl	401c70 <dcgettext@plt>
  414078:	b	413cb8 <ferror@plt+0x11f78>
  41407c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  414080:	mov	w2, #0x5                   	// #5
  414084:	add	x1, x1, #0xc98
  414088:	mov	x0, #0x0                   	// #0
  41408c:	bl	401c70 <dcgettext@plt>
  414090:	b	413cb8 <ferror@plt+0x11f78>
  414094:	ldp	x1, x2, [x27, #24]
  414098:	add	x4, sp, #0xb8
  41409c:	add	x3, sp, #0xc0
  4140a0:	mov	x0, x19
  4140a4:	bl	406d80 <ferror@plt+0x5040>
  4140a8:	cbz	w0, 414284 <ferror@plt+0x12544>
  4140ac:	ldp	x23, x26, [sp, #184]
  4140b0:	add	x0, x23, x23, lsl #1
  4140b4:	mov	x28, x26
  4140b8:	add	x0, x26, x0, lsl #3
  4140bc:	cmp	x26, x0
  4140c0:	b.cs	4141c8 <ferror@plt+0x12488>  // b.hs, b.nlast
  4140c4:	adrp	x0, 450000 <warn@@Base+0x96c0>
  4140c8:	add	x0, x0, #0x360
  4140cc:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  4140d0:	add	x1, x22, #0x420
  4140d4:	str	x1, [sp, #128]
  4140d8:	str	x0, [sp, #144]
  4140dc:	add	x0, x19, #0x52
  4140e0:	str	x0, [sp, #136]
  4140e4:	nop
  4140e8:	ldr	x0, [sp, #128]
  4140ec:	ldr	x22, [x28, #8]
  4140f0:	ldr	w20, [x0]
  4140f4:	and	w3, w22, #0xff
  4140f8:	cbnz	w20, 41410c <ferror@plt+0x123cc>
  4140fc:	ldr	x0, [sp, #136]
  414100:	mov	x1, x22
  414104:	bl	404e48 <ferror@plt+0x3108>
  414108:	mov	w3, w0
  41410c:	cmp	w3, #0xf5
  414110:	b.hi	4141dc <ferror@plt+0x1249c>  // b.pmore
  414114:	ldr	x0, [sp, #160]
  414118:	ldr	x9, [x0, w3, uxtw #3]
  41411c:	cbz	x9, 4141dc <ferror@plt+0x1249c>
  414120:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414124:	mov	x0, x9
  414128:	add	x1, x1, #0x4c8
  41412c:	mov	x2, #0xf                   	// #15
  414130:	str	x9, [sp, #120]
  414134:	bl	401a50 <strncmp@plt>
  414138:	cbnz	w0, 414294 <ferror@plt+0x12554>
  41413c:	ldr	x0, [x28]
  414140:	ldr	x1, [sp, #208]
  414144:	lsr	x3, x0, #4
  414148:	cmp	x1, x0, lsr #4
  41414c:	b.ls	414350 <ferror@plt+0x12610>  // b.plast
  414150:	cbz	w20, 414218 <ferror@plt+0x124d8>
  414154:	ldr	x1, [sp, #232]
  414158:	ubfx	x6, x22, #8, #32
  41415c:	lsr	x20, x22, #8
  414160:	cmp	x1, x6
  414164:	b.ls	41422c <ferror@plt+0x124ec>  // b.plast
  414168:	ldr	x1, [sp, #224]
  41416c:	lsl	x6, x6, #5
  414170:	tst	x0, #0xc
  414174:	ubfx	x0, x0, #2, #2
  414178:	add	x2, x1, x6
  41417c:	b.eq	41430c <ferror@plt+0x125cc>  // b.none
  414180:	cmp	x0, #0x1
  414184:	b.ne	4141b0 <ferror@plt+0x12470>  // b.any
  414188:	ldr	x7, [sp, #200]
  41418c:	add	x3, x3, x3, lsl #2
  414190:	ldr	x0, [x1, x6]
  414194:	add	x3, x7, x3, lsl #3
  414198:	ldr	w2, [x2, #28]
  41419c:	ldr	x1, [x28, #16]
  4141a0:	strh	w2, [x3, #16]
  4141a4:	add	x0, x0, x1
  4141a8:	str	x0, [x3, #24]
  4141ac:	ldr	x23, [sp, #184]
  4141b0:	add	x0, x23, x23, lsl #1
  4141b4:	add	x28, x28, #0x18
  4141b8:	add	x0, x26, x0, lsl #3
  4141bc:	cmp	x28, x0
  4141c0:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  4141c4:	nop
  4141c8:	mov	x0, x26
  4141cc:	bl	401bc0 <free@plt>
  4141d0:	ldr	w22, [x19, #100]
  4141d4:	ldr	x1, [x19, #112]
  4141d8:	b	414020 <ferror@plt+0x122e0>
  4141dc:	ldr	x1, [sp, #144]
  4141e0:	mov	w2, #0x5                   	// #5
  4141e4:	mov	x0, #0x0                   	// #0
  4141e8:	str	w3, [sp, #120]
  4141ec:	add	x28, x28, #0x18
  4141f0:	bl	401c70 <dcgettext@plt>
  4141f4:	ldr	w3, [sp, #120]
  4141f8:	mov	w1, w3
  4141fc:	bl	446940 <warn@@Base>
  414200:	ldp	x23, x26, [sp, #184]
  414204:	add	x0, x23, x23, lsl #1
  414208:	add	x0, x26, x0, lsl #3
  41420c:	cmp	x28, x0
  414210:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  414214:	b	4141c8 <ferror@plt+0x12488>
  414218:	ldr	x1, [sp, #232]
  41421c:	lsr	x20, x22, #32
  414220:	mov	x6, x20
  414224:	cmp	x1, x6
  414228:	b.hi	414168 <ferror@plt+0x12428>  // b.pmore
  41422c:	mov	w2, #0x5                   	// #5
  414230:	adrp	x1, 450000 <warn@@Base+0x96c0>
  414234:	mov	x0, #0x0                   	// #0
  414238:	add	x1, x1, #0x3f8
  41423c:	bl	401c70 <dcgettext@plt>
  414240:	add	x28, x28, #0x18
  414244:	mov	w1, w20
  414248:	bl	446940 <warn@@Base>
  41424c:	ldp	x23, x26, [sp, #184]
  414250:	add	x0, x23, x23, lsl #1
  414254:	add	x0, x26, x0, lsl #3
  414258:	cmp	x28, x0
  41425c:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  414260:	b	4141c8 <ferror@plt+0x12488>
  414264:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  414268:	mov	w2, #0x5                   	// #5
  41426c:	add	x1, x1, #0xca0
  414270:	bl	401c70 <dcgettext@plt>
  414274:	b	413cb8 <ferror@plt+0x11f78>
  414278:	mov	x0, x19
  41427c:	bl	409838 <ferror@plt+0x7af8>
  414280:	cbnz	w0, 4142dc <ferror@plt+0x1259c>
  414284:	str	wzr, [sp, #156]
  414288:	b	414050 <ferror@plt+0x12310>
  41428c:	ldr	x23, [x21, #32]
  414290:	b	413df4 <ferror@plt+0x120b4>
  414294:	mov	w2, #0x5                   	// #5
  414298:	adrp	x1, 450000 <warn@@Base+0x96c0>
  41429c:	mov	x0, #0x0                   	// #0
  4142a0:	add	x1, x1, #0x398
  4142a4:	bl	401c70 <dcgettext@plt>
  4142a8:	add	x28, x28, #0x18
  4142ac:	ldr	x9, [sp, #120]
  4142b0:	mov	x1, x9
  4142b4:	bl	446940 <warn@@Base>
  4142b8:	ldp	x23, x26, [sp, #184]
  4142bc:	add	x0, x23, x23, lsl #1
  4142c0:	add	x0, x26, x0, lsl #3
  4142c4:	cmp	x28, x0
  4142c8:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  4142cc:	b	4141c8 <ferror@plt+0x12488>
  4142d0:	mov	x0, x19
  4142d4:	bl	405c70 <ferror@plt+0x3f30>
  4142d8:	b	413bc8 <ferror@plt+0x11e88>
  4142dc:	ldr	w3, [x19, #92]
  4142e0:	ldr	x0, [x19, #120]
  4142e4:	b	413da4 <ferror@plt+0x12064>
  4142e8:	ldr	w0, [sp, #156]
  4142ec:	ldp	x29, x30, [sp, #16]
  4142f0:	ldp	x19, x20, [sp, #32]
  4142f4:	ldp	x21, x22, [sp, #48]
  4142f8:	ldp	x23, x24, [sp, #64]
  4142fc:	ldp	x25, x26, [sp, #80]
  414300:	ldp	x27, x28, [sp, #96]
  414304:	add	sp, sp, #0x110
  414308:	ret
  41430c:	ldr	w7, [x2, #28]
  414310:	add	x3, x3, x3, lsl #2
  414314:	ldr	x2, [sp, #200]
  414318:	lsl	x3, x3, #3
  41431c:	ldr	x0, [x1, x6]
  414320:	add	x1, x2, x3
  414324:	ldr	x6, [x28, #16]
  414328:	strh	w7, [x2, x3]
  41432c:	add	x28, x28, #0x18
  414330:	add	x0, x0, x6
  414334:	str	x0, [x1, #8]
  414338:	ldr	x23, [sp, #184]
  41433c:	add	x0, x23, x23, lsl #1
  414340:	add	x0, x26, x0, lsl #3
  414344:	cmp	x28, x0
  414348:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  41434c:	b	4141c8 <ferror@plt+0x12488>
  414350:	mov	w2, #0x5                   	// #5
  414354:	adrp	x1, 450000 <warn@@Base+0x96c0>
  414358:	mov	x0, #0x0                   	// #0
  41435c:	add	x1, x1, #0x3c8
  414360:	str	x3, [sp, #120]
  414364:	bl	401c70 <dcgettext@plt>
  414368:	ldr	x3, [sp, #120]
  41436c:	add	x28, x28, #0x18
  414370:	mov	x1, x3
  414374:	bl	446940 <warn@@Base>
  414378:	ldp	x23, x26, [sp, #184]
  41437c:	add	x0, x23, x23, lsl #1
  414380:	add	x0, x26, x0, lsl #3
  414384:	cmp	x28, x0
  414388:	b.cc	4140e8 <ferror@plt+0x123a8>  // b.lo, b.ul, b.last
  41438c:	b	4141c8 <ferror@plt+0x12488>
  414390:	str	wzr, [sp, #156]
  414394:	ldp	x29, x30, [sp, #16]
  414398:	ldr	w0, [sp, #156]
  41439c:	ldp	x19, x20, [sp, #32]
  4143a0:	add	sp, sp, #0x110
  4143a4:	ret
  4143a8:	str	x2, [sp, #216]
  4143ac:	b	413df4 <ferror@plt+0x120b4>
  4143b0:	ldr	x0, [sp, #232]
  4143b4:	lsl	x0, x0, #5
  4143b8:	bl	44a820 <warn@@Base+0x3ee0>
  4143bc:	ldr	x1, [sp, #232]
  4143c0:	str	x0, [sp, #240]
  4143c4:	cbz	x1, 414414 <ferror@plt+0x126d4>
  4143c8:	ldr	x2, [sp, #224]
  4143cc:	add	x4, x2, x1, lsl #5
  4143d0:	mov	x1, #0x0                   	// #0
  4143d4:	nop
  4143d8:	ldr	x3, [x2]
  4143dc:	cbz	x3, 414408 <ferror@plt+0x126c8>
  4143e0:	ldrb	w3, [x2, #24]
  4143e4:	and	w3, w3, #0xf
  4143e8:	cmp	w3, #0x2
  4143ec:	b.ne	414408 <ferror@plt+0x126c8>  // b.any
  4143f0:	add	x3, x0, x1, lsl #5
  4143f4:	add	x1, x1, #0x1
  4143f8:	ldp	x6, x7, [x2]
  4143fc:	stp	x6, x7, [x3]
  414400:	ldp	x6, x7, [x2, #16]
  414404:	stp	x6, x7, [x3, #16]
  414408:	add	x2, x2, #0x20
  41440c:	cmp	x4, x2
  414410:	b.ne	4143d8 <ferror@plt+0x12698>  // b.any
  414414:	adrp	x3, 402000 <ferror@plt+0x2c0>
  414418:	mov	x2, #0x20                  	// #32
  41441c:	add	x3, x3, #0xf10
  414420:	str	x1, [sp, #248]
  414424:	bl	4019b0 <qsort@plt>
  414428:	ldp	x20, x0, [sp, #200]
  41442c:	add	x0, x0, x0, lsl #2
  414430:	add	x0, x20, x0, lsl #3
  414434:	cmp	x20, x0
  414438:	b.cs	4145a0 <ferror@plt+0x12860>  // b.hs, b.nlast
  41443c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  414440:	add	x0, x0, #0x430
  414444:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  414448:	adrp	x27, 450000 <warn@@Base+0x96c0>
  41444c:	adrp	x23, 450000 <warn@@Base+0x96c0>
  414450:	adrp	x28, 452000 <warn@@Base+0xb6c0>
  414454:	add	x22, x22, #0x410
  414458:	add	x27, x27, #0x428
  41445c:	add	x23, x23, #0x438
  414460:	add	x28, x28, #0x4d8
  414464:	mov	x26, x0
  414468:	ldp	x1, x2, [sp, #240]
  41446c:	add	x8, sp, #0xb8
  414470:	ldp	x3, x4, [sp, #256]
  414474:	add	x7, sp, #0xc0
  414478:	ldrh	w0, [x19, #82]
  41447c:	ldrh	w5, [x20]
  414480:	ldr	x6, [x20, #8]
  414484:	str	x8, [sp]
  414488:	bl	405230 <ferror@plt+0x34f0>
  41448c:	ldr	x3, [x22]
  414490:	mov	x0, x27
  414494:	mov	x2, #0x2                   	// #2
  414498:	mov	x1, #0x1                   	// #1
  41449c:	bl	401c10 <fwrite@plt>
  4144a0:	ldr	x0, [sp, #192]
  4144a4:	cbz	x0, 4144b8 <ferror@plt+0x12778>
  4144a8:	ldr	x1, [x22]
  4144ac:	bl	401910 <fputs@plt>
  4144b0:	ldr	x1, [sp, #184]
  4144b4:	cbnz	x1, 414800 <ferror@plt+0x12ac0>
  4144b8:	ldr	x3, [x22]
  4144bc:	mov	x2, #0x4                   	// #4
  4144c0:	mov	x1, #0x1                   	// #1
  4144c4:	mov	x0, x23
  4144c8:	bl	401c10 <fwrite@plt>
  4144cc:	ldr	x0, [x20, #8]
  4144d0:	mov	w1, #0x4                   	// #4
  4144d4:	bl	4040e0 <ferror@plt+0x23a0>
  4144d8:	ldr	x1, [x22]
  4144dc:	mov	w0, #0x2d                  	// #45
  4144e0:	bl	4019a0 <fputc@plt>
  4144e4:	ldr	x0, [x20, #24]
  4144e8:	mov	w1, #0x4                   	// #4
  4144ec:	bl	4040e0 <ferror@plt+0x23a0>
  4144f0:	mov	x0, x28
  4144f4:	bl	401cc0 <printf@plt>
  4144f8:	ldrb	w0, [x20, #32]
  4144fc:	tbnz	w0, #0, 4147e8 <ferror@plt+0x12aa8>
  414500:	tbnz	w0, #1, 4147d0 <ferror@plt+0x12a90>
  414504:	tbnz	w0, #2, 414774 <ferror@plt+0x12a34>
  414508:	tbnz	w0, #6, 414788 <ferror@plt+0x12a48>
  41450c:	ldrh	w1, [x20, #32]
  414510:	tst	w1, #0x780
  414514:	b.ne	4147a0 <ferror@plt+0x12a60>  // b.any
  414518:	ldrb	w1, [x20, #33]
  41451c:	tst	w1, #0xf8
  414520:	b.ne	4147bc <ferror@plt+0x12a7c>  // b.any
  414524:	ldrb	w0, [x20, #34]
  414528:	tbnz	w0, #0, 41475c <ferror@plt+0x12a1c>
  41452c:	tbnz	w0, #1, 414744 <ferror@plt+0x12a04>
  414530:	tbnz	w0, #2, 41472c <ferror@plt+0x129ec>
  414534:	tbnz	w0, #3, 414714 <ferror@plt+0x129d4>
  414538:	tbnz	w0, #4, 4146fc <ferror@plt+0x129bc>
  41453c:	tbnz	w0, #5, 4146e4 <ferror@plt+0x129a4>
  414540:	tbnz	w0, #6, 4146c0 <ferror@plt+0x12980>
  414544:	tbnz	w0, #7, 4146d4 <ferror@plt+0x12994>
  414548:	ldrb	w0, [x20, #35]
  41454c:	tbnz	w0, #0, 4146a8 <ferror@plt+0x12968>
  414550:	tbnz	w0, #1, 414690 <ferror@plt+0x12950>
  414554:	tbnz	w0, #3, 414678 <ferror@plt+0x12938>
  414558:	tbnz	w0, #4, 414660 <ferror@plt+0x12920>
  41455c:	tbnz	w0, #5, 414648 <ferror@plt+0x12908>
  414560:	tbnz	w0, #6, 414624 <ferror@plt+0x128e4>
  414564:	tbnz	w0, #7, 414638 <ferror@plt+0x128f8>
  414568:	ldrb	w0, [x20, #36]
  41456c:	tbnz	w0, #0, 41460c <ferror@plt+0x128cc>
  414570:	tbnz	w0, #1, 4145f4 <ferror@plt+0x128b4>
  414574:	tbnz	w0, #2, 4145b4 <ferror@plt+0x12874>
  414578:	tbnz	w0, #3, 4145c8 <ferror@plt+0x12888>
  41457c:	ldr	w1, [x20, #36]
  414580:	tst	w1, #0xffffffe0
  414584:	b.ne	4145e0 <ferror@plt+0x128a0>  // b.any
  414588:	ldp	x1, x0, [sp, #200]
  41458c:	add	x20, x20, #0x28
  414590:	add	x0, x0, x0, lsl #2
  414594:	add	x0, x1, x0, lsl #3
  414598:	cmp	x20, x0
  41459c:	b.cc	414468 <ferror@plt+0x12728>  // b.lo, b.ul, b.last
  4145a0:	mov	w0, #0xa                   	// #10
  4145a4:	bl	401cf0 <putchar@plt>
  4145a8:	ldr	x0, [sp, #240]
  4145ac:	bl	401bc0 <free@plt>
  4145b0:	b	414050 <ferror@plt+0x12310>
  4145b4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4145b8:	add	x0, x0, #0x6b0
  4145bc:	bl	401cc0 <printf@plt>
  4145c0:	ldrb	w0, [x20, #36]
  4145c4:	tbz	w0, #3, 41457c <ferror@plt+0x1283c>
  4145c8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4145cc:	add	x0, x0, #0x6c0
  4145d0:	bl	401cc0 <printf@plt>
  4145d4:	ldr	w1, [x20, #36]
  4145d8:	tst	w1, #0xffffffe0
  4145dc:	b.eq	414588 <ferror@plt+0x12848>  // b.none
  4145e0:	lsr	w1, w1, #5
  4145e4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4145e8:	add	x0, x0, #0x6d0
  4145ec:	bl	401cc0 <printf@plt>
  4145f0:	b	414588 <ferror@plt+0x12848>
  4145f4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4145f8:	add	x0, x0, #0x698
  4145fc:	bl	401cc0 <printf@plt>
  414600:	ldrb	w0, [x20, #36]
  414604:	tbz	w0, #2, 414578 <ferror@plt+0x12838>
  414608:	b	4145b4 <ferror@plt+0x12874>
  41460c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414610:	add	x0, x0, #0x678
  414614:	bl	401cc0 <printf@plt>
  414618:	ldrb	w0, [x20, #36]
  41461c:	tbz	w0, #1, 414574 <ferror@plt+0x12834>
  414620:	b	4145f4 <ferror@plt+0x128b4>
  414624:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414628:	add	x0, x0, #0x648
  41462c:	bl	401cc0 <printf@plt>
  414630:	ldrb	w0, [x20, #35]
  414634:	tbz	w0, #7, 414568 <ferror@plt+0x12828>
  414638:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41463c:	add	x0, x0, #0x660
  414640:	bl	401cc0 <printf@plt>
  414644:	b	414568 <ferror@plt+0x12828>
  414648:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41464c:	add	x0, x0, #0x630
  414650:	bl	401cc0 <printf@plt>
  414654:	ldrb	w0, [x20, #35]
  414658:	tbz	w0, #6, 414564 <ferror@plt+0x12824>
  41465c:	b	414624 <ferror@plt+0x128e4>
  414660:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414664:	add	x0, x0, #0x620
  414668:	bl	401cc0 <printf@plt>
  41466c:	ldrb	w0, [x20, #35]
  414670:	tbz	w0, #5, 414560 <ferror@plt+0x12820>
  414674:	b	414648 <ferror@plt+0x12908>
  414678:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41467c:	add	x0, x0, #0x610
  414680:	bl	401cc0 <printf@plt>
  414684:	ldrb	w0, [x20, #35]
  414688:	tbz	w0, #4, 41455c <ferror@plt+0x1281c>
  41468c:	b	414660 <ferror@plt+0x12920>
  414690:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414694:	add	x0, x0, #0x5f8
  414698:	bl	401cc0 <printf@plt>
  41469c:	ldrb	w0, [x20, #35]
  4146a0:	tbz	w0, #3, 414558 <ferror@plt+0x12818>
  4146a4:	b	414678 <ferror@plt+0x12938>
  4146a8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4146ac:	add	x0, x0, #0x5e8
  4146b0:	bl	401cc0 <printf@plt>
  4146b4:	ldrb	w0, [x20, #35]
  4146b8:	tbz	w0, #1, 414554 <ferror@plt+0x12814>
  4146bc:	b	414690 <ferror@plt+0x12950>
  4146c0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4146c4:	add	x0, x0, #0x5c8
  4146c8:	bl	401cc0 <printf@plt>
  4146cc:	ldrb	w0, [x20, #34]
  4146d0:	tbz	w0, #7, 414548 <ferror@plt+0x12808>
  4146d4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4146d8:	add	x0, x0, #0x5d8
  4146dc:	bl	401cc0 <printf@plt>
  4146e0:	b	414548 <ferror@plt+0x12808>
  4146e4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4146e8:	add	x0, x0, #0x5a8
  4146ec:	bl	401cc0 <printf@plt>
  4146f0:	ldrb	w0, [x20, #34]
  4146f4:	tbz	w0, #6, 414544 <ferror@plt+0x12804>
  4146f8:	b	4146c0 <ferror@plt+0x12980>
  4146fc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414700:	add	x0, x0, #0x590
  414704:	bl	401cc0 <printf@plt>
  414708:	ldrb	w0, [x20, #34]
  41470c:	tbz	w0, #5, 414540 <ferror@plt+0x12800>
  414710:	b	4146e4 <ferror@plt+0x129a4>
  414714:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414718:	add	x0, x0, #0x570
  41471c:	bl	401cc0 <printf@plt>
  414720:	ldrb	w0, [x20, #34]
  414724:	tbz	w0, #4, 41453c <ferror@plt+0x127fc>
  414728:	b	4146fc <ferror@plt+0x129bc>
  41472c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414730:	add	x0, x0, #0x558
  414734:	bl	401cc0 <printf@plt>
  414738:	ldrb	w0, [x20, #34]
  41473c:	tbz	w0, #3, 414538 <ferror@plt+0x127f8>
  414740:	b	414714 <ferror@plt+0x129d4>
  414744:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414748:	add	x0, x0, #0x548
  41474c:	bl	401cc0 <printf@plt>
  414750:	ldrb	w0, [x20, #34]
  414754:	tbz	w0, #2, 414534 <ferror@plt+0x127f4>
  414758:	b	41472c <ferror@plt+0x129ec>
  41475c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414760:	add	x0, x0, #0x538
  414764:	bl	401cc0 <printf@plt>
  414768:	ldrb	w0, [x20, #34]
  41476c:	tbz	w0, #1, 414530 <ferror@plt+0x127f0>
  414770:	b	414744 <ferror@plt+0x12a04>
  414774:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414778:	add	x0, x0, #0x4f0
  41477c:	bl	401cc0 <printf@plt>
  414780:	ldrb	w0, [x20, #32]
  414784:	tbz	w0, #6, 41450c <ferror@plt+0x127cc>
  414788:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41478c:	add	x0, x0, #0x508
  414790:	bl	401cc0 <printf@plt>
  414794:	ldrh	w1, [x20, #32]
  414798:	tst	w1, #0x780
  41479c:	b.eq	414518 <ferror@plt+0x127d8>  // b.none
  4147a0:	ubfx	x1, x1, #7, #4
  4147a4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4147a8:	add	x0, x0, #0x518
  4147ac:	bl	401cc0 <printf@plt>
  4147b0:	ldrb	w1, [x20, #33]
  4147b4:	tst	w1, #0xf8
  4147b8:	b.eq	414524 <ferror@plt+0x127e4>  // b.none
  4147bc:	ubfx	x1, x1, #3, #5
  4147c0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4147c4:	add	x0, x0, #0x528
  4147c8:	bl	401cc0 <printf@plt>
  4147cc:	b	414524 <ferror@plt+0x127e4>
  4147d0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4147d4:	add	x0, x0, #0x580
  4147d8:	bl	401cc0 <printf@plt>
  4147dc:	ldrb	w0, [x20, #32]
  4147e0:	tbz	w0, #2, 414508 <ferror@plt+0x127c8>
  4147e4:	b	414774 <ferror@plt+0x12a34>
  4147e8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4147ec:	add	x0, x0, #0x4e0
  4147f0:	bl	401cc0 <printf@plt>
  4147f4:	ldrb	w0, [x20, #32]
  4147f8:	tbz	w0, #1, 414504 <ferror@plt+0x127c4>
  4147fc:	b	4147d0 <ferror@plt+0x12a90>
  414800:	mov	x0, x26
  414804:	bl	401cc0 <printf@plt>
  414808:	b	4144b8 <ferror@plt+0x12778>
  41480c:	mov	w0, #0x1                   	// #1
  414810:	str	w0, [sp, #156]
  414814:	adrp	x1, 450000 <warn@@Base+0x96c0>
  414818:	add	x1, x1, #0x290
  41481c:	mov	w2, #0x5                   	// #5
  414820:	mov	x0, #0x0                   	// #0
  414824:	bl	401c70 <dcgettext@plt>
  414828:	bl	401cc0 <printf@plt>
  41482c:	ldr	w0, [x19, #100]
  414830:	b	413c74 <ferror@plt+0x11f34>
  414834:	nop
  414838:	sub	sp, sp, #0x40
  41483c:	mov	x8, x1
  414840:	ands	w5, w3, #0xffff
  414844:	add	x9, sp, #0x38
  414848:	csel	x6, x4, x2, ne  // ne = any
  41484c:	add	x7, sp, #0x30
  414850:	stp	x29, x30, [sp, #16]
  414854:	add	x29, sp, #0x10
  414858:	ldp	x3, x4, [x8, #40]
  41485c:	ldrh	w0, [x0, #82]
  414860:	ldr	x1, [x1, #24]
  414864:	str	x19, [sp, #32]
  414868:	mov	x19, x2
  41486c:	ldr	x2, [x8, #32]
  414870:	str	x9, [sp]
  414874:	bl	405230 <ferror@plt+0x34f0>
  414878:	mov	x0, x19
  41487c:	mov	w1, #0x4                   	// #4
  414880:	bl	4040e0 <ferror@plt+0x23a0>
  414884:	ldr	x0, [sp, #48]
  414888:	cbz	x0, 4148cc <ferror@plt+0x12b8c>
  41488c:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  414890:	mov	x2, #0x2                   	// #2
  414894:	mov	x1, #0x1                   	// #1
  414898:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41489c:	ldr	x3, [x19, #1040]
  4148a0:	add	x0, x0, #0x6e8
  4148a4:	bl	401c10 <fwrite@plt>
  4148a8:	ldr	x1, [x19, #1040]
  4148ac:	ldr	x0, [sp, #48]
  4148b0:	bl	401910 <fputs@plt>
  4148b4:	ldr	x1, [sp, #56]
  4148b8:	cbnz	x1, 4148dc <ferror@plt+0x12b9c>
  4148bc:	ldr	x1, [x19, #1040]
  4148c0:	mov	w0, #0x3e                  	// #62
  4148c4:	bl	4019a0 <fputc@plt>
  4148c8:	ldr	x0, [sp, #48]
  4148cc:	ldp	x29, x30, [sp, #16]
  4148d0:	ldr	x19, [sp, #32]
  4148d4:	add	sp, sp, #0x40
  4148d8:	ret
  4148dc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4148e0:	add	x0, x0, #0x6f0
  4148e4:	bl	401cc0 <printf@plt>
  4148e8:	b	4148bc <ferror@plt+0x12b7c>
  4148ec:	nop
  4148f0:	sub	sp, sp, #0x160
  4148f4:	mov	x7, #0xffffffffffffffff    	// #-1
  4148f8:	stp	x29, x30, [sp, #16]
  4148fc:	add	x29, sp, #0x10
  414900:	stp	x19, x20, [sp, #32]
  414904:	mov	x20, x0
  414908:	stp	x21, x22, [sp, #48]
  41490c:	mov	x21, x5
  414910:	mov	x22, x6
  414914:	stp	x23, x24, [sp, #64]
  414918:	mov	x24, x1
  41491c:	mov	x23, x4
  414920:	stp	x25, x26, [sp, #80]
  414924:	str	w2, [sp, #172]
  414928:	str	x7, [sp, #184]
  41492c:	cbnz	w3, 414a5c <ferror@plt+0x12d1c>
  414930:	cmp	x5, #0x0
  414934:	ccmp	x6, #0x0, #0x4, ne  // ne = any
  414938:	b.eq	414b1c <ferror@plt+0x12ddc>  // b.none
  41493c:	add	x2, sp, #0xb8
  414940:	str	x2, [sp]
  414944:	add	x2, sp, #0xc0
  414948:	add	x5, sp, #0xac
  41494c:	mov	x6, x2
  414950:	add	x7, sp, #0xc8
  414954:	mov	x3, x21
  414958:	mov	x2, x22
  41495c:	bl	40f018 <ferror@plt+0xd2d8>
  414960:	cbz	w0, 414b1c <ferror@plt+0x12ddc>
  414964:	ldr	w1, [sp, #172]
  414968:	mov	w19, #0x4                   	// #4
  41496c:	stp	x27, x28, [sp, #96]
  414970:	ldrh	w2, [x20, #82]
  414974:	tbnz	w1, #31, 414a78 <ferror@plt+0x12d38>
  414978:	tst	x1, #0x40000000
  41497c:	orr	x0, x1, #0xffffffff80000000
  414980:	mov	w3, w1
  414984:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414988:	csel	x3, x0, x3, ne  // ne = any
  41498c:	cmp	w2, #0x8c
  414990:	ldr	x19, [x21, #16]
  414994:	lsl	x0, x3, #1
  414998:	csel	x3, x0, x3, eq  // eq = none
  41499c:	add	x1, x1, #0x6f8
  4149a0:	mov	w2, #0x5                   	// #5
  4149a4:	add	x19, x23, x19
  4149a8:	add	x19, x19, x3
  4149ac:	mov	x0, #0x0                   	// #0
  4149b0:	bl	401c70 <dcgettext@plt>
  4149b4:	bl	401cc0 <printf@plt>
  4149b8:	ldrh	w3, [sp, #192]
  4149bc:	ldr	x4, [sp, #200]
  4149c0:	cbnz	w3, 4149cc <ferror@plt+0x12c8c>
  4149c4:	orr	x0, x4, x19
  4149c8:	cbz	x0, 414bf8 <ferror@plt+0x12eb8>
  4149cc:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  4149d0:	mov	x2, x19
  4149d4:	mov	x1, x24
  4149d8:	mov	x0, x20
  4149dc:	bl	414838 <ferror@plt+0x12af8>
  4149e0:	mov	x19, x0
  4149e4:	ldr	x1, [x28, #1040]
  4149e8:	mov	w0, #0xa                   	// #10
  4149ec:	bl	4019a0 <fputc@plt>
  4149f0:	cbz	x19, 414b88 <ferror@plt+0x12e48>
  4149f4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4149f8:	mov	x0, x19
  4149fc:	add	x1, x1, #0x710
  414a00:	mov	x2, #0x14                  	// #20
  414a04:	bl	401a50 <strncmp@plt>
  414a08:	cbnz	w0, 414b40 <ferror@plt+0x12e00>
  414a0c:	cbz	x22, 414b18 <ferror@plt+0x12dd8>
  414a10:	str	xzr, [sp]
  414a14:	add	x0, sp, #0xc0
  414a18:	add	x23, x23, #0x4
  414a1c:	mov	x6, x0
  414a20:	mov	x4, x23
  414a24:	add	x7, sp, #0xc8
  414a28:	add	x5, sp, #0xac
  414a2c:	mov	x3, x21
  414a30:	mov	x2, x22
  414a34:	mov	x1, x24
  414a38:	mov	x0, x20
  414a3c:	bl	40f018 <ferror@plt+0xd2d8>
  414a40:	cbz	w0, 414b18 <ferror@plt+0x12dd8>
  414a44:	ldr	w0, [sp, #172]
  414a48:	mov	w25, #0x1                   	// #1
  414a4c:	lsr	w27, w0, #24
  414a50:	lsl	w0, w0, #8
  414a54:	str	w0, [sp, #172]
  414a58:	b	414ab8 <ferror@plt+0x12d78>
  414a5c:	ldr	w1, [sp, #172]
  414a60:	mov	w19, w3
  414a64:	stp	x27, x28, [sp, #96]
  414a68:	ldrh	w2, [x20, #82]
  414a6c:	strh	wzr, [sp, #192]
  414a70:	str	xzr, [sp, #200]
  414a74:	tbz	w1, #31, 414978 <ferror@plt+0x12c38>
  414a78:	cmp	w2, #0x28
  414a7c:	mov	w25, #0x1                   	// #1
  414a80:	b.eq	414bc8 <ferror@plt+0x12e88>  // b.none
  414a84:	mov	w2, #0x5                   	// #5
  414a88:	ubfx	x26, x1, #24, #7
  414a8c:	mov	x0, #0x0                   	// #0
  414a90:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414a94:	add	x1, x1, #0x7a8
  414a98:	bl	401c70 <dcgettext@plt>
  414a9c:	mov	w1, w26
  414aa0:	bl	401cc0 <printf@plt>
  414aa4:	cbnz	w26, 414b94 <ferror@plt+0x12e54>
  414aa8:	ldr	w0, [sp, #172]
  414aac:	mov	w27, #0x0                   	// #0
  414ab0:	lsl	w0, w0, #8
  414ab4:	str	w0, [sp, #172]
  414ab8:	ldrh	w1, [x20, #82]
  414abc:	cmp	w1, #0x28
  414ac0:	b.eq	414ecc <ferror@plt+0x1318c>  // b.none
  414ac4:	cmp	w1, #0x8c
  414ac8:	b.eq	414c70 <ferror@plt+0x12f30>  // b.none
  414acc:	mov	w2, #0x5                   	// #5
  414ad0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414ad4:	mov	x0, #0x0                   	// #0
  414ad8:	add	x1, x1, #0xaa0
  414adc:	bl	401c70 <dcgettext@plt>
  414ae0:	mov	w25, #0x0                   	// #0
  414ae4:	ldrh	w1, [x20, #82]
  414ae8:	bl	446368 <error@@Base>
  414aec:	mov	w0, w25
  414af0:	ldp	x29, x30, [sp, #16]
  414af4:	ldp	x19, x20, [sp, #32]
  414af8:	ldp	x21, x22, [sp, #48]
  414afc:	ldp	x23, x24, [sp, #64]
  414b00:	ldp	x25, x26, [sp, #80]
  414b04:	ldp	x27, x28, [sp, #96]
  414b08:	add	sp, sp, #0x160
  414b0c:	ret
  414b10:	ldr	w0, [sp, #128]
  414b14:	cbnz	w0, 415368 <ferror@plt+0x13628>
  414b18:	ldp	x27, x28, [sp, #96]
  414b1c:	mov	w25, #0x0                   	// #0
  414b20:	mov	w0, w25
  414b24:	ldp	x29, x30, [sp, #16]
  414b28:	ldp	x19, x20, [sp, #32]
  414b2c:	ldp	x21, x22, [sp, #48]
  414b30:	ldp	x23, x24, [sp, #64]
  414b34:	ldp	x25, x26, [sp, #80]
  414b38:	add	sp, sp, #0x160
  414b3c:	ret
  414b40:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414b44:	mov	x0, x19
  414b48:	add	x1, x1, #0x728
  414b4c:	mov	x2, #0x14                  	// #20
  414b50:	bl	401a50 <strncmp@plt>
  414b54:	cbz	w0, 414a0c <ferror@plt+0x12ccc>
  414b58:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414b5c:	mov	x0, x19
  414b60:	add	x1, x1, #0x740
  414b64:	mov	x2, #0x14                  	// #20
  414b68:	bl	401a50 <strncmp@plt>
  414b6c:	cbz	w0, 414a0c <ferror@plt+0x12ccc>
  414b70:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414b74:	mov	x0, x19
  414b78:	add	x1, x1, #0x758
  414b7c:	mov	x2, #0x19                  	// #25
  414b80:	bl	401a50 <strncmp@plt>
  414b84:	cbz	w0, 414a0c <ferror@plt+0x12ccc>
  414b88:	mov	w25, #0x1                   	// #1
  414b8c:	ldp	x27, x28, [sp, #96]
  414b90:	b	414b20 <ferror@plt+0x12de0>
  414b94:	ldrh	w1, [x20, #82]
  414b98:	cmp	w26, #0x2
  414b9c:	b.gt	414dd0 <ferror@plt+0x13090>
  414ba0:	ldr	w0, [sp, #172]
  414ba4:	sub	w19, w19, #0x2
  414ba8:	cmp	w1, #0x28
  414bac:	ubfx	x27, x0, #16, #8
  414bb0:	lsl	w0, w0, #16
  414bb4:	str	w0, [sp, #172]
  414bb8:	b.eq	414ed0 <ferror@plt+0x13190>  // b.none
  414bbc:	cmp	w1, #0x8c
  414bc0:	b.eq	414c74 <ferror@plt+0x12f34>  // b.none
  414bc4:	b	414acc <ferror@plt+0x12d8c>
  414bc8:	tst	w1, #0x70000000
  414bcc:	b.eq	414a84 <ferror@plt+0x12d44>  // b.none
  414bd0:	mov	w2, #0x5                   	// #5
  414bd4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414bd8:	mov	x0, #0x0                   	// #0
  414bdc:	add	x1, x1, #0x778
  414be0:	bl	401c70 <dcgettext@plt>
  414be4:	mov	w25, #0x0                   	// #0
  414be8:	ldr	w1, [sp, #172]
  414bec:	bl	446940 <warn@@Base>
  414bf0:	ldr	w1, [sp, #172]
  414bf4:	b	414a84 <ferror@plt+0x12d44>
  414bf8:	ldr	x2, [sp, #184]
  414bfc:	cmn	x2, #0x1
  414c00:	b.eq	415094 <ferror@plt+0x13354>  // b.none
  414c04:	ldr	x0, [x24, #48]
  414c08:	mov	x4, #0x0                   	// #0
  414c0c:	cmp	x2, x0
  414c10:	b.cs	4149cc <ferror@plt+0x12c8c>  // b.hs, b.nlast
  414c14:	ldr	x19, [x24, #40]
  414c18:	mov	w1, #0x4                   	// #4
  414c1c:	mov	x0, #0x0                   	// #0
  414c20:	add	x19, x19, x2
  414c24:	bl	4040e0 <ferror@plt+0x23a0>
  414c28:	cbz	x19, 41574c <ferror@plt+0x13a0c>
  414c2c:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  414c30:	mov	x2, #0x2                   	// #2
  414c34:	mov	x1, #0x1                   	// #1
  414c38:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414c3c:	ldr	x3, [x28, #1040]
  414c40:	add	x0, x0, #0x6e8
  414c44:	bl	401c10 <fwrite@plt>
  414c48:	ldr	x1, [x28, #1040]
  414c4c:	mov	x0, x19
  414c50:	bl	401910 <fputs@plt>
  414c54:	ldr	x1, [x28, #1040]
  414c58:	mov	w0, #0x3e                  	// #62
  414c5c:	bl	4019a0 <fputc@plt>
  414c60:	ldr	x1, [x28, #1040]
  414c64:	mov	w0, #0xa                   	// #10
  414c68:	bl	4019a0 <fputc@plt>
  414c6c:	b	4149f4 <ferror@plt+0x12cb4>
  414c70:	mov	w19, #0x3                   	// #3
  414c74:	adrp	x26, 46c000 <warn@@Base+0x256c0>
  414c78:	add	x26, x26, #0x8e0
  414c7c:	add	x1, x26, #0x18
  414c80:	str	x1, [sp, #136]
  414c84:	str	w0, [sp, #176]
  414c88:	cmp	w27, #0x0
  414c8c:	cset	w28, ne  // ne = any
  414c90:	cmp	w19, #0x0
  414c94:	ccmp	w28, #0x0, #0x4, eq  // eq = none
  414c98:	b.eq	414dc0 <ferror@plt+0x13080>  // b.none
  414c9c:	cmp	x21, #0x0
  414ca0:	cset	w28, eq  // eq = none
  414ca4:	cmp	x22, #0x0
  414ca8:	csinc	w28, w28, wzr, ne  // ne = any
  414cac:	cbnz	w28, 414d98 <ferror@plt+0x13058>
  414cb0:	str	xzr, [sp]
  414cb4:	add	x0, sp, #0xd0
  414cb8:	add	x23, x23, #0x4
  414cbc:	mov	x6, x0
  414cc0:	mov	x4, x23
  414cc4:	add	x7, sp, #0xd8
  414cc8:	add	x5, sp, #0xb0
  414ccc:	mov	x3, x21
  414cd0:	mov	x2, x22
  414cd4:	mov	x1, x24
  414cd8:	mov	x0, x20
  414cdc:	bl	40f018 <ferror@plt+0xd2d8>
  414ce0:	cbz	w0, 414d98 <ferror@plt+0x13058>
  414ce4:	sub	w27, w27, #0x1
  414ce8:	mov	w19, #0x3                   	// #3
  414cec:	ldr	w1, [sp, #176]
  414cf0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414cf4:	add	x0, x0, #0x7c8
  414cf8:	lsl	w2, w1, #8
  414cfc:	lsr	w26, w1, #24
  414d00:	mov	w1, w26
  414d04:	str	w2, [sp, #176]
  414d08:	bl	401cc0 <printf@plt>
  414d0c:	ands	w0, w26, #0xc0
  414d10:	b.eq	4152b8 <ferror@plt+0x13578>  // b.none
  414d14:	cmp	w0, #0x80
  414d18:	b.eq	4153ac <ferror@plt+0x1366c>  // b.none
  414d1c:	and	w0, w26, #0xf0
  414d20:	cmp	w0, #0xc0
  414d24:	b.eq	4150d4 <ferror@plt+0x13394>  // b.none
  414d28:	cmp	w26, #0xd0
  414d2c:	b.eq	41557c <ferror@plt+0x1383c>  // b.none
  414d30:	cmp	w26, #0xd1
  414d34:	b.eq	415624 <ferror@plt+0x138e4>  // b.none
  414d38:	cmp	w26, #0xd2
  414d3c:	b.eq	415774 <ferror@plt+0x13a34>  // b.none
  414d40:	cmp	w0, #0xe0
  414d44:	b.ne	415558 <ferror@plt+0x13818>  // b.any
  414d48:	and	w8, w26, #0xf
  414d4c:	cmp	w8, #0x7
  414d50:	b.eq	4158d8 <ferror@plt+0x13b98>  // b.none
  414d54:	ldr	x1, [sp, #136]
  414d58:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414d5c:	add	x0, x0, #0x9f8
  414d60:	ldr	x1, [x1, x8, lsl #3]
  414d64:	bl	401cc0 <printf@plt>
  414d68:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  414d6c:	add	x28, x3, #0x410
  414d70:	ldr	x1, [x28]
  414d74:	mov	w0, #0xa                   	// #10
  414d78:	bl	401990 <putc@plt>
  414d7c:	b	414c88 <ferror@plt+0x12f48>
  414d80:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414d84:	add	x1, x1, #0x810
  414d88:	mov	w2, #0x5                   	// #5
  414d8c:	mov	x0, #0x0                   	// #0
  414d90:	bl	401c70 <dcgettext@plt>
  414d94:	bl	401cc0 <printf@plt>
  414d98:	mov	w25, #0x0                   	// #0
  414d9c:	mov	w0, w25
  414da0:	ldp	x29, x30, [sp, #16]
  414da4:	ldp	x19, x20, [sp, #32]
  414da8:	ldp	x21, x22, [sp, #48]
  414dac:	ldp	x23, x24, [sp, #64]
  414db0:	ldp	x25, x26, [sp, #80]
  414db4:	ldp	x27, x28, [sp, #96]
  414db8:	add	sp, sp, #0x160
  414dbc:	ret
  414dc0:	cbz	w19, 415368 <ferror@plt+0x13628>
  414dc4:	subs	w19, w19, #0x1
  414dc8:	csel	w28, w28, wzr, eq  // eq = none
  414dcc:	b	414cec <ferror@plt+0x12fac>
  414dd0:	cmp	w1, #0x28
  414dd4:	b.ne	414e14 <ferror@plt+0x130d4>  // b.any
  414dd8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414ddc:	add	x1, x1, #0x930
  414de0:	mov	w2, #0x5                   	// #5
  414de4:	mov	x0, #0x0                   	// #0
  414de8:	bl	401c70 <dcgettext@plt>
  414dec:	mov	w25, #0x0                   	// #0
  414df0:	bl	446940 <warn@@Base>
  414df4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414df8:	add	x1, x1, #0x960
  414dfc:	mov	w2, #0x5                   	// #5
  414e00:	mov	x0, #0x0                   	// #0
  414e04:	bl	401c70 <dcgettext@plt>
  414e08:	bl	401cc0 <printf@plt>
  414e0c:	ldp	x27, x28, [sp, #96]
  414e10:	b	414b20 <ferror@plt+0x12de0>
  414e14:	cmp	w1, #0x8c
  414e18:	b.ne	414acc <ferror@plt+0x12d8c>  // b.any
  414e1c:	cmp	w26, #0x4
  414e20:	b.gt	415370 <ferror@plt+0x13630>
  414e24:	ldr	w0, [sp, #172]
  414e28:	ubfx	x0, x0, #17, #7
  414e2c:	cmp	w0, #0x7f
  414e30:	b.eq	41509c <ferror@plt+0x1335c>  // b.none
  414e34:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414e38:	mov	w2, #0x5                   	// #5
  414e3c:	add	x1, x1, #0xa30
  414e40:	mov	x0, #0x0                   	// #0
  414e44:	bl	401c70 <dcgettext@plt>
  414e48:	ldr	w1, [sp, #172]
  414e4c:	lsr	w1, w1, #14
  414e50:	and	w1, w1, #0x1fc
  414e54:	bl	401cc0 <printf@plt>
  414e58:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414e5c:	add	x1, x1, #0xa48
  414e60:	mov	w2, #0x5                   	// #5
  414e64:	mov	x0, #0x0                   	// #0
  414e68:	bl	401c70 <dcgettext@plt>
  414e6c:	bl	401cc0 <printf@plt>
  414e70:	cmp	w26, #0x4
  414e74:	b.eq	415548 <ferror@plt+0x13808>  // b.none
  414e78:	ldr	w0, [sp, #172]
  414e7c:	ubfx	x0, x0, #4, #13
  414e80:	bl	404c20 <ferror@plt+0x2ee0>
  414e84:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  414e88:	mov	w0, #0xa                   	// #10
  414e8c:	ldr	x1, [x1, #1040]
  414e90:	bl	401990 <putc@plt>
  414e94:	mov	w2, #0x5                   	// #5
  414e98:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414e9c:	mov	x0, #0x0                   	// #0
  414ea0:	add	x1, x1, #0xa70
  414ea4:	bl	401c70 <dcgettext@plt>
  414ea8:	ldr	w2, [sp, #172]
  414eac:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  414eb0:	add	x1, x1, #0x8e0
  414eb4:	and	x2, x2, #0xf
  414eb8:	add	x1, x1, #0x18
  414ebc:	ldr	x1, [x1, x2, lsl #3]
  414ec0:	bl	401cc0 <printf@plt>
  414ec4:	ldp	x27, x28, [sp, #96]
  414ec8:	b	414b20 <ferror@plt+0x12de0>
  414ecc:	mov	w19, #0x3                   	// #3
  414ed0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  414ed4:	add	x1, x1, #0x908
  414ed8:	add	x2, sp, #0xe8
  414edc:	str	x2, [sp, #120]
  414ee0:	str	x1, [sp, #136]
  414ee4:	mov	w1, #0x1                   	// #1
  414ee8:	str	w1, [sp, #128]
  414eec:	str	w0, [sp, #176]
  414ef0:	cmp	w27, #0x0
  414ef4:	cset	w26, ne  // ne = any
  414ef8:	cmp	w19, #0x0
  414efc:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  414f00:	b.eq	415064 <ferror@plt+0x13324>  // b.none
  414f04:	cmp	x21, #0x0
  414f08:	cset	w26, eq  // eq = none
  414f0c:	cmp	x22, #0x0
  414f10:	csinc	w26, w26, wzr, ne  // ne = any
  414f14:	cbnz	w26, 414d98 <ferror@plt+0x13058>
  414f18:	ldr	x7, [sp, #120]
  414f1c:	str	xzr, [sp]
  414f20:	add	x23, x23, #0x4
  414f24:	add	x6, sp, #0xe0
  414f28:	mov	x4, x23
  414f2c:	add	x5, sp, #0xb0
  414f30:	mov	x3, x21
  414f34:	mov	x2, x22
  414f38:	mov	x1, x24
  414f3c:	mov	x0, x20
  414f40:	bl	40f018 <ferror@plt+0xd2d8>
  414f44:	cbz	w0, 414d98 <ferror@plt+0x13058>
  414f48:	sub	w27, w27, #0x1
  414f4c:	mov	w19, #0x3                   	// #3
  414f50:	ldr	w1, [sp, #176]
  414f54:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  414f58:	add	x0, x0, #0x7c8
  414f5c:	lsl	w2, w1, #8
  414f60:	lsr	w28, w1, #24
  414f64:	mov	w1, w28
  414f68:	str	w2, [sp, #176]
  414f6c:	bl	401cc0 <printf@plt>
  414f70:	ands	w0, w28, #0xc0
  414f74:	b.eq	415074 <ferror@plt+0x13334>  // b.none
  414f78:	cmp	w0, #0x40
  414f7c:	b.eq	415394 <ferror@plt+0x13654>  // b.none
  414f80:	and	w0, w28, #0xf0
  414f84:	cmp	w0, #0x80
  414f88:	b.eq	4152d8 <ferror@plt+0x13598>  // b.none
  414f8c:	cmp	w0, #0x90
  414f90:	b.eq	415458 <ferror@plt+0x13718>  // b.none
  414f94:	cmp	w0, #0xa0
  414f98:	b.eq	415848 <ferror@plt+0x13b08>  // b.none
  414f9c:	cmp	w28, #0xb0
  414fa0:	b.eq	4150b8 <ferror@plt+0x13378>  // b.none
  414fa4:	cmp	w28, #0xb1
  414fa8:	b.eq	4154b8 <ferror@plt+0x13778>  // b.none
  414fac:	cmp	w28, #0xb2
  414fb0:	b.eq	4158f0 <ferror@plt+0x13bb0>  // b.none
  414fb4:	cmp	w28, #0xb3
  414fb8:	sub	w0, w28, #0xc8
  414fbc:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  414fc0:	b.hi	415648 <ferror@plt+0x13908>  // b.pmore
  414fc4:	cbz	w26, 41563c <ferror@plt+0x138fc>
  414fc8:	cmp	x21, #0x0
  414fcc:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  414fd0:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  414fd4:	ldr	x7, [sp, #120]
  414fd8:	str	xzr, [sp]
  414fdc:	add	x23, x23, #0x4
  414fe0:	add	x6, sp, #0xe0
  414fe4:	mov	x4, x23
  414fe8:	add	x5, sp, #0xb0
  414fec:	mov	x3, x21
  414ff0:	mov	x2, x22
  414ff4:	mov	x1, x24
  414ff8:	mov	x0, x20
  414ffc:	bl	40f018 <ferror@plt+0xd2d8>
  415000:	cbz	w0, 414d98 <ferror@plt+0x13058>
  415004:	sub	w27, w27, #0x1
  415008:	mov	w19, #0x3                   	// #3
  41500c:	ldr	w26, [sp, #176]
  415010:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415014:	add	x0, x0, #0x808
  415018:	lsl	w2, w26, #8
  41501c:	lsr	w1, w26, #24
  415020:	str	w1, [sp, #144]
  415024:	lsr	w26, w26, #28
  415028:	str	w2, [sp, #176]
  41502c:	bl	401cc0 <printf@plt>
  415030:	cmp	w28, #0xc8
  415034:	ldr	w1, [sp, #144]
  415038:	add	w0, w26, #0x10
  41503c:	csel	w26, w0, w26, eq  // eq = none
  415040:	and	w28, w1, #0xf
  415044:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415048:	mov	w1, w26
  41504c:	add	x0, x0, #0x8c0
  415050:	bl	401cc0 <printf@plt>
  415054:	cbnz	w28, 4159c0 <ferror@plt+0x13c80>
  415058:	mov	w0, #0x7d                  	// #125
  41505c:	bl	401cf0 <putchar@plt>
  415060:	b	415088 <ferror@plt+0x13348>
  415064:	cbz	w19, 414b10 <ferror@plt+0x12dd0>
  415068:	subs	w19, w19, #0x1
  41506c:	csel	w26, w26, wzr, eq  // eq = none
  415070:	b	414f50 <ferror@plt+0x13210>
  415074:	ubfiz	w1, w28, #2, #6
  415078:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41507c:	add	w1, w1, #0x4
  415080:	add	x0, x0, #0x7d8
  415084:	bl	401cc0 <printf@plt>
  415088:	mov	w0, #0xa                   	// #10
  41508c:	bl	401cf0 <putchar@plt>
  415090:	b	414ef0 <ferror@plt+0x131b0>
  415094:	mov	x4, #0x0                   	// #0
  415098:	b	4149cc <ferror@plt+0x12c8c>
  41509c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4150a0:	add	x1, x1, #0xa08
  4150a4:	mov	w2, #0x5                   	// #5
  4150a8:	mov	x0, #0x0                   	// #0
  4150ac:	bl	401c70 <dcgettext@plt>
  4150b0:	bl	401cc0 <printf@plt>
  4150b4:	b	414e58 <ferror@plt+0x13118>
  4150b8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4150bc:	add	x1, x1, #0x888
  4150c0:	mov	w2, #0x5                   	// #5
  4150c4:	mov	x0, #0x0                   	// #0
  4150c8:	bl	401c70 <dcgettext@plt>
  4150cc:	bl	401cc0 <printf@plt>
  4150d0:	b	415088 <ferror@plt+0x13348>
  4150d4:	ands	w0, w26, #0xf
  4150d8:	str	w0, [sp, #144]
  4150dc:	b.eq	415c1c <ferror@plt+0x13edc>  // b.none
  4150e0:	add	x0, sp, #0xd8
  4150e4:	adrp	x28, 452000 <warn@@Base+0xb6c0>
  4150e8:	mov	w8, #0x0                   	// #0
  4150ec:	str	x0, [sp, #160]
  4150f0:	add	x0, x28, #0x808
  4150f4:	mov	w28, #0x0                   	// #0
  4150f8:	str	x0, [sp, #152]
  4150fc:	cmp	w19, #0x0
  415100:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  415104:	b.eq	41548c <ferror@plt+0x1374c>  // b.none
  415108:	str	w8, [sp, #120]
  41510c:	cmp	x21, #0x0
  415110:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  415114:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  415118:	ldr	x7, [sp, #160]
  41511c:	str	xzr, [sp]
  415120:	add	x23, x23, #0x4
  415124:	add	x6, sp, #0xd0
  415128:	mov	x4, x23
  41512c:	add	x5, sp, #0xb0
  415130:	mov	x3, x21
  415134:	mov	x2, x22
  415138:	mov	x1, x24
  41513c:	mov	x0, x20
  415140:	bl	40f018 <ferror@plt+0xd2d8>
  415144:	cbz	w0, 414d98 <ferror@plt+0x13058>
  415148:	ldr	w8, [sp, #120]
  41514c:	sub	w27, w27, #0x1
  415150:	mov	w19, #0x3                   	// #3
  415154:	ldr	w26, [sp, #176]
  415158:	ldr	x0, [sp, #152]
  41515c:	str	w8, [sp, #128]
  415160:	lsl	w3, w26, #8
  415164:	lsr	w1, w26, #24
  415168:	str	w1, [sp, #120]
  41516c:	str	w3, [sp, #176]
  415170:	bl	401cc0 <printf@plt>
  415174:	lsr	w2, w26, #28
  415178:	ldr	w1, [sp, #120]
  41517c:	ldr	w8, [sp, #128]
  415180:	cmp	w2, #0xf
  415184:	b.eq	4151a4 <ferror@plt+0x13464>  // b.none
  415188:	ubfiz	x0, x8, #3, #32
  41518c:	add	x26, sp, #0xe0
  415190:	add	x3, sp, #0xe4
  415194:	lsl	w5, w28, #1
  415198:	add	w8, w8, #0x1
  41519c:	str	w5, [x26, x0]
  4151a0:	str	w2, [x3, x0]
  4151a4:	and	w1, w1, #0xf
  4151a8:	cmp	w1, #0xf
  4151ac:	b.eq	4151d0 <ferror@plt+0x13490>  // b.none
  4151b0:	ubfiz	x2, x8, #3, #32
  4151b4:	add	x26, sp, #0xe0
  4151b8:	add	x3, sp, #0xe4
  4151bc:	lsl	w0, w28, #1
  4151c0:	add	w0, w0, #0x1
  4151c4:	add	w8, w8, #0x1
  4151c8:	str	w0, [x26, x2]
  4151cc:	str	w1, [x3, x2]
  4151d0:	ldr	w0, [sp, #144]
  4151d4:	add	w28, w28, #0x1
  4151d8:	cmp	w8, w0
  4151dc:	b.cc	4150fc <ferror@plt+0x133bc>  // b.lo, b.ul, b.last
  4151e0:	mov	w2, #0x5                   	// #5
  4151e4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4151e8:	mov	x0, #0x0                   	// #0
  4151ec:	add	x1, x1, #0x998
  4151f0:	str	w8, [sp, #120]
  4151f4:	bl	401c70 <dcgettext@plt>
  4151f8:	ldr	w8, [sp, #120]
  4151fc:	sub	w1, w8, #0x1
  415200:	str	w1, [sp, #128]
  415204:	bl	401cc0 <printf@plt>
  415208:	lsl	w0, w28, #1
  41520c:	str	w0, [sp, #120]
  415210:	cmp	wzr, w28, lsl #1
  415214:	b.eq	415c4c <ferror@plt+0x13f0c>  // b.none
  415218:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  41521c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415220:	add	x28, x28, #0x410
  415224:	add	x0, x0, #0x9a8
  415228:	add	x26, sp, #0xe0
  41522c:	str	x0, [sp, #152]
  415230:	b	415280 <ferror@plt+0x13540>
  415234:	add	x1, sp, #0xe4
  415238:	cmp	w3, #0x0
  41523c:	cset	w2, ne  // ne = any
  415240:	sub	w2, w3, w2
  415244:	str	w2, [sp, #128]
  415248:	ldr	w0, [x1, x0]
  41524c:	ldr	x1, [sp, #136]
  415250:	ldr	x0, [x1, x0, lsl #3]
  415254:	str	w5, [sp, #144]
  415258:	ldr	x1, [x28]
  41525c:	bl	401910 <fputs@plt>
  415260:	ldr	w0, [sp, #120]
  415264:	cmp	w0, #0x1
  415268:	b.ls	415c54 <ferror@plt+0x13f14>  // b.plast
  41526c:	ldr	w5, [sp, #144]
  415270:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  415274:	add	x0, x0, #0x7a8
  415278:	str	w5, [sp, #120]
  41527c:	bl	401cc0 <printf@plt>
  415280:	ldr	w3, [sp, #128]
  415284:	ldr	w1, [sp, #120]
  415288:	ubfiz	x0, x3, #3, #32
  41528c:	sub	w5, w1, #0x1
  415290:	ldr	w1, [x26, x0]
  415294:	cmp	w1, w5
  415298:	b.eq	415234 <ferror@plt+0x134f4>  // b.none
  41529c:	ldr	x1, [sp, #152]
  4152a0:	mov	w2, #0x5                   	// #5
  4152a4:	mov	x0, #0x0                   	// #0
  4152a8:	str	w5, [sp, #144]
  4152ac:	bl	401c70 <dcgettext@plt>
  4152b0:	ldr	w5, [sp, #144]
  4152b4:	b	415254 <ferror@plt+0x13514>
  4152b8:	ubfiz	w1, w26, #3, #6
  4152bc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4152c0:	add	w1, w1, #0x8
  4152c4:	add	x0, x0, #0x970
  4152c8:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  4152cc:	bl	401cc0 <printf@plt>
  4152d0:	add	x28, x28, #0x410
  4152d4:	b	414d70 <ferror@plt+0x13030>
  4152d8:	cbz	w26, 415480 <ferror@plt+0x13740>
  4152dc:	cmp	x21, #0x0
  4152e0:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4152e4:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  4152e8:	ldr	x7, [sp, #120]
  4152ec:	str	xzr, [sp]
  4152f0:	add	x23, x23, #0x4
  4152f4:	add	x6, sp, #0xe0
  4152f8:	mov	x4, x23
  4152fc:	add	x5, sp, #0xb0
  415300:	mov	x3, x21
  415304:	mov	x2, x22
  415308:	mov	x1, x24
  41530c:	mov	x0, x20
  415310:	bl	40f018 <ferror@plt+0xd2d8>
  415314:	cbz	w0, 414d98 <ferror@plt+0x13058>
  415318:	sub	w27, w27, #0x1
  41531c:	mov	w19, #0x3                   	// #3
  415320:	ldr	w2, [sp, #176]
  415324:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415328:	add	x0, x0, #0x808
  41532c:	lsr	w26, w2, #24
  415330:	lsl	w2, w2, #8
  415334:	mov	w1, w26
  415338:	str	w2, [sp, #176]
  41533c:	bl	401cc0 <printf@plt>
  415340:	cmp	w28, #0x80
  415344:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  415348:	b.ne	415594 <ferror@plt+0x13854>  // b.any
  41534c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415350:	add	x1, x1, #0x828
  415354:	mov	w2, #0x5                   	// #5
  415358:	mov	x0, #0x0                   	// #0
  41535c:	bl	401c70 <dcgettext@plt>
  415360:	bl	401cc0 <printf@plt>
  415364:	b	415088 <ferror@plt+0x13348>
  415368:	ldp	x27, x28, [sp, #96]
  41536c:	b	414b20 <ferror@plt+0x12de0>
  415370:	mov	w2, #0x5                   	// #5
  415374:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415378:	mov	x0, #0x0                   	// #0
  41537c:	add	x1, x1, #0xa88
  415380:	bl	401c70 <dcgettext@plt>
  415384:	mov	w1, w26
  415388:	bl	401cc0 <printf@plt>
  41538c:	ldp	x27, x28, [sp, #96]
  415390:	b	414b20 <ferror@plt+0x12de0>
  415394:	ubfiz	w1, w28, #2, #6
  415398:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41539c:	add	w1, w1, #0x4
  4153a0:	add	x0, x0, #0x7f0
  4153a4:	bl	401cc0 <printf@plt>
  4153a8:	b	415088 <ferror@plt+0x13348>
  4153ac:	cbz	w28, 415498 <ferror@plt+0x13758>
  4153b0:	cmp	x21, #0x0
  4153b4:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4153b8:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  4153bc:	str	xzr, [sp]
  4153c0:	add	x0, sp, #0xd0
  4153c4:	add	x23, x23, #0x4
  4153c8:	mov	x6, x0
  4153cc:	mov	x4, x23
  4153d0:	add	x7, sp, #0xd8
  4153d4:	add	x5, sp, #0xb0
  4153d8:	mov	x3, x21
  4153dc:	mov	x2, x22
  4153e0:	mov	x1, x24
  4153e4:	mov	x0, x20
  4153e8:	bl	40f018 <ferror@plt+0xd2d8>
  4153ec:	cbz	w0, 414d98 <ferror@plt+0x13058>
  4153f0:	sub	w27, w27, #0x1
  4153f4:	mov	w19, #0x3                   	// #3
  4153f8:	ldr	w2, [sp, #176]
  4153fc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415400:	add	x0, x0, #0x808
  415404:	lsr	w28, w2, #24
  415408:	lsl	w2, w2, #8
  41540c:	mov	w1, w28
  415410:	str	w2, [sp, #176]
  415414:	bl	401cc0 <printf@plt>
  415418:	cmp	w26, #0x80
  41541c:	ccmp	w28, #0x0, #0x0, eq  // eq = none
  415420:	b.eq	415618 <ferror@plt+0x138d8>  // b.none
  415424:	ubfiz	w0, w26, #8, #5
  415428:	orr	w28, w0, w28
  41542c:	tbz	w26, #5, 415608 <ferror@plt+0x138c8>
  415430:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415434:	add	x0, x0, #0x988
  415438:	bl	401cc0 <printf@plt>
  41543c:	mov	w0, w28
  415440:	bl	404c20 <ferror@plt+0x2ee0>
  415444:	mov	w0, #0x7d                  	// #125
  415448:	bl	401cf0 <putchar@plt>
  41544c:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  415450:	add	x28, x3, #0x410
  415454:	b	414d70 <ferror@plt+0x13030>
  415458:	and	w0, w28, #0xfffffffd
  41545c:	cmp	w0, #0x9d
  415460:	b.ne	4154a4 <ferror@plt+0x13764>  // b.any
  415464:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415468:	add	x1, x1, #0x850
  41546c:	mov	w2, #0x5                   	// #5
  415470:	mov	x0, #0x0                   	// #0
  415474:	bl	401c70 <dcgettext@plt>
  415478:	bl	401cc0 <printf@plt>
  41547c:	b	415088 <ferror@plt+0x13348>
  415480:	cbz	w19, 415a5c <ferror@plt+0x13d1c>
  415484:	sub	w19, w19, #0x1
  415488:	b	415320 <ferror@plt+0x135e0>
  41548c:	cbz	w19, 414d80 <ferror@plt+0x13040>
  415490:	sub	w19, w19, #0x1
  415494:	b	415154 <ferror@plt+0x13414>
  415498:	cbz	w19, 415a5c <ferror@plt+0x13d1c>
  41549c:	sub	w19, w19, #0x1
  4154a0:	b	4153f8 <ferror@plt+0x136b8>
  4154a4:	and	w1, w28, #0xf
  4154a8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4154ac:	add	x0, x0, #0x860
  4154b0:	bl	401cc0 <printf@plt>
  4154b4:	b	415088 <ferror@plt+0x13348>
  4154b8:	cbz	w26, 415768 <ferror@plt+0x13a28>
  4154bc:	cmp	x21, #0x0
  4154c0:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4154c4:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  4154c8:	ldr	x7, [sp, #120]
  4154cc:	str	xzr, [sp]
  4154d0:	add	x23, x23, #0x4
  4154d4:	add	x6, sp, #0xe0
  4154d8:	mov	x4, x23
  4154dc:	add	x5, sp, #0xb0
  4154e0:	mov	x3, x21
  4154e4:	mov	x2, x22
  4154e8:	mov	x1, x24
  4154ec:	mov	x0, x20
  4154f0:	bl	40f018 <ferror@plt+0xd2d8>
  4154f4:	cbz	w0, 414d98 <ferror@plt+0x13058>
  4154f8:	sub	w27, w27, #0x1
  4154fc:	mov	w19, #0x3                   	// #3
  415500:	ldr	w2, [sp, #176]
  415504:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415508:	add	x0, x0, #0x808
  41550c:	lsr	w26, w2, #24
  415510:	lsl	w2, w2, #8
  415514:	mov	w1, w26
  415518:	str	w2, [sp, #176]
  41551c:	bl	401cc0 <printf@plt>
  415520:	cbz	w26, 41552c <ferror@plt+0x137ec>
  415524:	tst	w26, #0xf0
  415528:	b.eq	415aa8 <ferror@plt+0x13d68>  // b.none
  41552c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415530:	add	x1, x1, #0x898
  415534:	mov	w2, #0x5                   	// #5
  415538:	mov	x0, #0x0                   	// #0
  41553c:	bl	401c70 <dcgettext@plt>
  415540:	bl	401cc0 <printf@plt>
  415544:	b	415088 <ferror@plt+0x13348>
  415548:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41554c:	add	x0, x0, #0xa60
  415550:	bl	401cc0 <printf@plt>
  415554:	b	414e78 <ferror@plt+0x13138>
  415558:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  41555c:	add	x1, x1, #0x910
  415560:	mov	w2, #0x5                   	// #5
  415564:	mov	x0, #0x0                   	// #0
  415568:	bl	401c70 <dcgettext@plt>
  41556c:	bl	401cc0 <printf@plt>
  415570:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  415574:	add	x28, x3, #0x410
  415578:	b	414d70 <ferror@plt+0x13030>
  41557c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415580:	add	x0, x0, #0x9b0
  415584:	bl	401cc0 <printf@plt>
  415588:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  41558c:	add	x28, x3, #0x410
  415590:	b	414d70 <ferror@plt+0x13030>
  415594:	ubfiz	w8, w28, #8, #4
  415598:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41559c:	orr	w26, w8, w26
  4155a0:	add	x0, x0, #0x840
  4155a4:	mov	w28, #0x0                   	// #0
  4155a8:	bl	401cc0 <printf@plt>
  4155ac:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4155b0:	add	x0, x0, #0x848
  4155b4:	mov	w1, #0x1                   	// #1
  4155b8:	str	x0, [sp, #144]
  4155bc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4155c0:	add	x0, x0, #0x7a8
  4155c4:	str	x0, [sp, #152]
  4155c8:	b	4155e8 <ferror@plt+0x138a8>
  4155cc:	ldr	x0, [sp, #144]
  4155d0:	add	w1, w28, #0x4
  4155d4:	bl	401cc0 <printf@plt>
  4155d8:	mov	w1, #0x0                   	// #0
  4155dc:	add	w28, w28, #0x1
  4155e0:	cmp	w28, #0xc
  4155e4:	b.eq	415058 <ferror@plt+0x13318>  // b.none
  4155e8:	mov	w0, #0x1                   	// #1
  4155ec:	lsl	w0, w0, w28
  4155f0:	tst	w0, w26
  4155f4:	b.eq	4155dc <ferror@plt+0x1389c>  // b.none
  4155f8:	cbnz	w1, 4155cc <ferror@plt+0x1388c>
  4155fc:	ldr	x0, [sp, #152]
  415600:	bl	401cc0 <printf@plt>
  415604:	b	4155cc <ferror@plt+0x1388c>
  415608:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  41560c:	add	x0, x0, #0x840
  415610:	bl	401cc0 <printf@plt>
  415614:	b	41543c <ferror@plt+0x136fc>
  415618:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  41561c:	add	x1, x1, #0x828
  415620:	b	415560 <ferror@plt+0x13820>
  415624:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415628:	add	x0, x0, #0x9c0
  41562c:	bl	401cc0 <printf@plt>
  415630:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  415634:	add	x28, x3, #0x410
  415638:	b	414d70 <ferror@plt+0x13030>
  41563c:	cbz	w19, 415a5c <ferror@plt+0x13d1c>
  415640:	sub	w19, w19, #0x1
  415644:	b	41500c <ferror@plt+0x132cc>
  415648:	and	w0, w28, #0xf8
  41564c:	mov	w1, #0xd0                  	// #208
  415650:	cmp	w0, #0xb8
  415654:	ccmp	w0, w1, #0x4, ne  // ne = any
  415658:	b.eq	4159d4 <ferror@plt+0x13c94>  // b.none
  41565c:	sub	w0, w28, #0xc0
  415660:	cmp	w0, #0x5
  415664:	b.ls	415a80 <ferror@plt+0x13d40>  // b.plast
  415668:	cmp	w28, #0xc6
  41566c:	b.eq	415b38 <ferror@plt+0x13df8>  // b.none
  415670:	cmp	w28, #0xc7
  415674:	b.ne	415b18 <ferror@plt+0x13dd8>  // b.any
  415678:	cbz	w26, 415a58 <ferror@plt+0x13d18>
  41567c:	cmp	x21, #0x0
  415680:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  415684:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  415688:	ldr	x7, [sp, #120]
  41568c:	str	xzr, [sp]
  415690:	add	x23, x23, #0x4
  415694:	add	x6, sp, #0xe0
  415698:	mov	x4, x23
  41569c:	add	x5, sp, #0xb0
  4156a0:	mov	x3, x21
  4156a4:	mov	x2, x22
  4156a8:	mov	x1, x24
  4156ac:	mov	x0, x20
  4156b0:	bl	40f018 <ferror@plt+0xd2d8>
  4156b4:	cbz	w0, 414d98 <ferror@plt+0x13058>
  4156b8:	sub	w27, w27, #0x1
  4156bc:	mov	w19, #0x4                   	// #4
  4156c0:	ldr	w1, [sp, #176]
  4156c4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4156c8:	sub	w19, w19, #0x1
  4156cc:	add	x0, x0, #0x808
  4156d0:	lsl	w2, w1, #8
  4156d4:	lsr	w26, w1, #24
  4156d8:	mov	w1, w26
  4156dc:	str	w2, [sp, #176]
  4156e0:	bl	401cc0 <printf@plt>
  4156e4:	cbz	w26, 41552c <ferror@plt+0x137ec>
  4156e8:	tst	w26, #0xf0
  4156ec:	b.ne	41552c <ferror@plt+0x137ec>  // b.any
  4156f0:	and	w0, w26, #0xf
  4156f4:	adrp	x26, 453000 <warn@@Base+0xc6c0>
  4156f8:	add	x26, x26, #0x7a8
  4156fc:	str	w0, [sp, #144]
  415700:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415704:	add	x0, x0, #0x840
  415708:	bl	401cc0 <printf@plt>
  41570c:	mov	w28, #0x0                   	// #0
  415710:	mov	w0, #0x1                   	// #1
  415714:	mov	w1, #0x1                   	// #1
  415718:	lsl	w2, w1, w28
  41571c:	ldr	w1, [sp, #144]
  415720:	tst	w2, w1
  415724:	b.eq	41573c <ferror@plt+0x139fc>  // b.none
  415728:	cbz	w0, 415c68 <ferror@plt+0x13f28>
  41572c:	ldr	x0, [sp, #136]
  415730:	mov	w1, w28
  415734:	bl	401cc0 <printf@plt>
  415738:	mov	w0, #0x0                   	// #0
  41573c:	add	w28, w28, #0x1
  415740:	cmp	w28, #0x4
  415744:	b.ne	415714 <ferror@plt+0x139d4>  // b.any
  415748:	b	415058 <ferror@plt+0x13318>
  41574c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  415750:	mov	w0, #0xa                   	// #10
  415754:	mov	w25, #0x1                   	// #1
  415758:	ldr	x1, [x1, #1040]
  41575c:	bl	4019a0 <fputc@plt>
  415760:	ldp	x27, x28, [sp, #96]
  415764:	b	414b20 <ferror@plt+0x12de0>
  415768:	cbz	w19, 415a5c <ferror@plt+0x13d1c>
  41576c:	sub	w19, w19, #0x1
  415770:	b	415500 <ferror@plt+0x137c0>
  415774:	add	x0, sp, #0xd8
  415778:	mov	x28, #0x0                   	// #0
  41577c:	adrp	x26, 452000 <warn@@Base+0xb6c0>
  415780:	str	x0, [sp, #128]
  415784:	cmp	w19, #0x0
  415788:	mov	w9, w28
  41578c:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  415790:	b.eq	41583c <ferror@plt+0x13afc>  // b.none
  415794:	str	w28, [sp, #120]
  415798:	cmp	x21, #0x0
  41579c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4157a0:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  4157a4:	ldr	x7, [sp, #128]
  4157a8:	str	xzr, [sp]
  4157ac:	add	x23, x23, #0x4
  4157b0:	add	x6, sp, #0xd0
  4157b4:	mov	x4, x23
  4157b8:	add	x5, sp, #0xb0
  4157bc:	mov	x3, x21
  4157c0:	mov	x2, x22
  4157c4:	mov	x1, x24
  4157c8:	mov	x0, x20
  4157cc:	bl	40f018 <ferror@plt+0xd2d8>
  4157d0:	cbz	w0, 414d98 <ferror@plt+0x13058>
  4157d4:	ldr	w9, [sp, #120]
  4157d8:	sub	w27, w27, #0x1
  4157dc:	mov	w19, #0x3                   	// #3
  4157e0:	ldr	w2, [sp, #176]
  4157e4:	add	w1, w9, #0x1
  4157e8:	str	w1, [sp, #120]
  4157ec:	add	x0, x26, #0x808
  4157f0:	lsr	w1, w2, #24
  4157f4:	lsl	w2, w2, #8
  4157f8:	str	w2, [sp, #176]
  4157fc:	add	x2, sp, #0xe0
  415800:	strb	w1, [x2, x28]
  415804:	bl	401cc0 <printf@plt>
  415808:	add	x0, sp, #0xe0
  41580c:	ldrsb	w0, [x0, x28]
  415810:	tbz	w0, #31, 4159fc <ferror@plt+0x13cbc>
  415814:	add	x28, x28, #0x1
  415818:	cmp	x28, #0x9
  41581c:	b.ne	415784 <ferror@plt+0x13a44>  // b.any
  415820:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415824:	add	x1, x1, #0xb08
  415828:	mov	w2, #0x5                   	// #5
  41582c:	mov	x0, #0x0                   	// #0
  415830:	bl	401c70 <dcgettext@plt>
  415834:	bl	446940 <warn@@Base>
  415838:	b	414d98 <ferror@plt+0x13058>
  41583c:	cbz	w19, 414d80 <ferror@plt+0x13040>
  415840:	sub	w19, w19, #0x1
  415844:	b	4157e0 <ferror@plt+0x13aa0>
  415848:	and	w1, w28, #0x7
  41584c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415850:	add	w1, w1, #0x4
  415854:	add	x0, x0, #0x870
  415858:	str	w1, [sp, #144]
  41585c:	mov	w26, #0x4                   	// #4
  415860:	bl	401cc0 <printf@plt>
  415864:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415868:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41586c:	add	x1, x1, #0x848
  415870:	add	x0, x0, #0x7a8
  415874:	stp	x1, x0, [sp, #152]
  415878:	mov	w1, w26
  41587c:	add	w26, w26, #0x1
  415880:	ldr	x0, [sp, #152]
  415884:	bl	401cc0 <printf@plt>
  415888:	ldr	w0, [sp, #144]
  41588c:	cmp	w0, w26
  415890:	b.lt	4158b8 <ferror@plt+0x13b78>  // b.tstop
  415894:	ldr	x0, [sp, #160]
  415898:	bl	401cc0 <printf@plt>
  41589c:	ldr	x0, [sp, #152]
  4158a0:	mov	w1, w26
  4158a4:	add	w26, w26, #0x1
  4158a8:	bl	401cc0 <printf@plt>
  4158ac:	ldr	w0, [sp, #144]
  4158b0:	cmp	w0, w26
  4158b4:	b.ge	415894 <ferror@plt+0x13b54>  // b.tcont
  4158b8:	tbz	w28, #3, 415058 <ferror@plt+0x13318>
  4158bc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4158c0:	add	x0, x0, #0x7a8
  4158c4:	bl	401cc0 <printf@plt>
  4158c8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4158cc:	add	x0, x0, #0x880
  4158d0:	bl	401cc0 <printf@plt>
  4158d4:	b	415058 <ferror@plt+0x13318>
  4158d8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4158dc:	add	x0, x0, #0x9e8
  4158e0:	bl	401cc0 <printf@plt>
  4158e4:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  4158e8:	add	x28, x3, #0x410
  4158ec:	b	414d70 <ferror@plt+0x13030>
  4158f0:	mov	x26, #0x0                   	// #0
  4158f4:	adrp	x28, 452000 <warn@@Base+0xb6c0>
  4158f8:	cmp	w19, #0x0
  4158fc:	mov	w9, w26
  415900:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  415904:	b.eq	4159b4 <ferror@plt+0x13c74>  // b.none
  415908:	str	w26, [sp, #144]
  41590c:	cmp	x21, #0x0
  415910:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  415914:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  415918:	ldr	x7, [sp, #120]
  41591c:	str	xzr, [sp]
  415920:	add	x23, x23, #0x4
  415924:	add	x6, sp, #0xe0
  415928:	mov	x4, x23
  41592c:	add	x5, sp, #0xb0
  415930:	mov	x3, x21
  415934:	mov	x2, x22
  415938:	mov	x1, x24
  41593c:	mov	x0, x20
  415940:	bl	40f018 <ferror@plt+0xd2d8>
  415944:	cbz	w0, 414d98 <ferror@plt+0x13058>
  415948:	ldr	w9, [sp, #144]
  41594c:	sub	w27, w27, #0x1
  415950:	mov	w19, #0x3                   	// #3
  415954:	ldr	w2, [sp, #176]
  415958:	add	w1, w9, #0x1
  41595c:	str	w1, [sp, #144]
  415960:	add	x0, x28, #0x808
  415964:	lsr	w1, w2, #24
  415968:	lsl	w2, w2, #8
  41596c:	str	w2, [sp, #176]
  415970:	add	x2, sp, #0xd0
  415974:	strb	w1, [x2, x26]
  415978:	bl	401cc0 <printf@plt>
  41597c:	add	x0, sp, #0xd0
  415980:	ldrsb	w0, [x0, x26]
  415984:	tbz	w0, #31, 415bd4 <ferror@plt+0x13e94>
  415988:	add	x26, x26, #0x1
  41598c:	cmp	x26, #0x9
  415990:	b.ne	4158f8 <ferror@plt+0x13bb8>  // b.any
  415994:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415998:	add	x1, x1, #0xaf0
  41599c:	mov	w2, #0x5                   	// #5
  4159a0:	mov	x0, #0x0                   	// #0
  4159a4:	str	wzr, [sp, #128]
  4159a8:	bl	401c70 <dcgettext@plt>
  4159ac:	bl	446368 <error@@Base>
  4159b0:	b	415088 <ferror@plt+0x13348>
  4159b4:	cbz	w19, 414d80 <ferror@plt+0x13040>
  4159b8:	sub	w19, w19, #0x1
  4159bc:	b	415954 <ferror@plt+0x13c14>
  4159c0:	add	w1, w28, w26
  4159c4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4159c8:	add	x0, x0, #0x8d0
  4159cc:	bl	401cc0 <printf@plt>
  4159d0:	b	415058 <ferror@plt+0x13318>
  4159d4:	and	w28, w28, #0x7
  4159d8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4159dc:	add	x0, x0, #0x8d8
  4159e0:	bl	401cc0 <printf@plt>
  4159e4:	cbz	w28, 415058 <ferror@plt+0x13318>
  4159e8:	add	w1, w28, #0x8
  4159ec:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4159f0:	add	x0, x0, #0x8d0
  4159f4:	bl	401cc0 <printf@plt>
  4159f8:	b	415058 <ferror@plt+0x13318>
  4159fc:	add	x1, x28, #0x1
  415a00:	add	x0, sp, #0xe0
  415a04:	add	x1, x0, x1
  415a08:	add	x3, sp, #0xb4
  415a0c:	mov	x4, #0x0                   	// #0
  415a10:	mov	w2, #0x0                   	// #0
  415a14:	bl	42fb50 <ferror@plt+0x2de10>
  415a18:	mov	x28, x0
  415a1c:	ldr	w1, [sp, #180]
  415a20:	ldr	w0, [sp, #120]
  415a24:	cmp	w1, w0
  415a28:	b.ne	415c74 <ferror@plt+0x13f34>  // b.any
  415a2c:	add	x28, x28, #0x81
  415a30:	mov	w2, #0x5                   	// #5
  415a34:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415a38:	mov	x0, #0x0                   	// #0
  415a3c:	add	x1, x1, #0x9d8
  415a40:	bl	401c70 <dcgettext@plt>
  415a44:	lsl	x1, x28, #3
  415a48:	bl	401cc0 <printf@plt>
  415a4c:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  415a50:	add	x28, x3, #0x410
  415a54:	b	414d70 <ferror@plt+0x13030>
  415a58:	cbnz	w19, 4156c0 <ferror@plt+0x13980>
  415a5c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415a60:	add	x1, x1, #0x810
  415a64:	mov	w2, #0x5                   	// #5
  415a68:	mov	x0, #0x0                   	// #0
  415a6c:	mov	w25, #0x0                   	// #0
  415a70:	bl	401c70 <dcgettext@plt>
  415a74:	bl	401cc0 <printf@plt>
  415a78:	ldp	x27, x28, [sp, #96]
  415a7c:	b	414b20 <ferror@plt+0x12de0>
  415a80:	and	w28, w28, #0x7
  415a84:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415a88:	add	x0, x0, #0x8e0
  415a8c:	bl	401cc0 <printf@plt>
  415a90:	cbz	w28, 415058 <ferror@plt+0x13318>
  415a94:	add	w1, w28, #0xa
  415a98:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415a9c:	add	x0, x0, #0x8f0
  415aa0:	bl	401cc0 <printf@plt>
  415aa4:	b	415058 <ferror@plt+0x13318>
  415aa8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415aac:	add	x0, x0, #0x840
  415ab0:	bl	401cc0 <printf@plt>
  415ab4:	and	w26, w26, #0xf
  415ab8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415abc:	add	x0, x0, #0x848
  415ac0:	mov	w2, #0x1                   	// #1
  415ac4:	mov	w28, #0x0                   	// #0
  415ac8:	str	x0, [sp, #144]
  415acc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  415ad0:	add	x0, x0, #0x7a8
  415ad4:	str	x0, [sp, #152]
  415ad8:	b	415af8 <ferror@plt+0x13db8>
  415adc:	ldr	x0, [sp, #144]
  415ae0:	mov	w1, w28
  415ae4:	bl	401cc0 <printf@plt>
  415ae8:	mov	w2, #0x0                   	// #0
  415aec:	add	w28, w28, #0x1
  415af0:	cmp	w28, #0xc
  415af4:	b.eq	415058 <ferror@plt+0x13318>  // b.none
  415af8:	mov	w0, #0x1                   	// #1
  415afc:	lsl	w0, w0, w28
  415b00:	tst	w0, w26
  415b04:	b.eq	415aec <ferror@plt+0x13dac>  // b.none
  415b08:	cbnz	w2, 415adc <ferror@plt+0x13d9c>
  415b0c:	ldr	x0, [sp, #152]
  415b10:	bl	401cc0 <printf@plt>
  415b14:	b	415adc <ferror@plt+0x13d9c>
  415b18:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415b1c:	add	x1, x1, #0x910
  415b20:	mov	w2, #0x5                   	// #5
  415b24:	mov	x0, #0x0                   	// #0
  415b28:	str	wzr, [sp, #128]
  415b2c:	bl	401c70 <dcgettext@plt>
  415b30:	bl	401cc0 <printf@plt>
  415b34:	b	415088 <ferror@plt+0x13348>
  415b38:	cbz	w26, 415c60 <ferror@plt+0x13f20>
  415b3c:	cmp	x21, #0x0
  415b40:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  415b44:	b.eq	414d98 <ferror@plt+0x13058>  // b.none
  415b48:	ldr	x7, [sp, #120]
  415b4c:	str	xzr, [sp]
  415b50:	add	x23, x23, #0x4
  415b54:	add	x6, sp, #0xe0
  415b58:	mov	x4, x23
  415b5c:	add	x5, sp, #0xb0
  415b60:	mov	x3, x21
  415b64:	mov	x2, x22
  415b68:	mov	x1, x24
  415b6c:	mov	x0, x20
  415b70:	bl	40f018 <ferror@plt+0xd2d8>
  415b74:	cbz	w0, 414d98 <ferror@plt+0x13058>
  415b78:	sub	w27, w27, #0x1
  415b7c:	mov	w19, #0x4                   	// #4
  415b80:	ldr	w26, [sp, #176]
  415b84:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415b88:	add	x0, x0, #0x808
  415b8c:	sub	w19, w19, #0x1
  415b90:	lsl	w2, w26, #8
  415b94:	lsr	w28, w26, #24
  415b98:	mov	w1, w28
  415b9c:	lsr	w26, w26, #28
  415ba0:	str	w2, [sp, #176]
  415ba4:	and	w28, w28, #0xf
  415ba8:	bl	401cc0 <printf@plt>
  415bac:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415bb0:	mov	w1, w26
  415bb4:	add	x0, x0, #0x8f8
  415bb8:	bl	401cc0 <printf@plt>
  415bbc:	cbz	w28, 415058 <ferror@plt+0x13318>
  415bc0:	add	w1, w26, w28
  415bc4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415bc8:	add	x0, x0, #0x8f0
  415bcc:	bl	401cc0 <printf@plt>
  415bd0:	b	415058 <ferror@plt+0x13318>
  415bd4:	add	x0, sp, #0xd0
  415bd8:	add	x1, x26, #0x1
  415bdc:	add	x1, x0, x1
  415be0:	mov	w2, #0x0                   	// #0
  415be4:	add	x3, sp, #0xb4
  415be8:	mov	x4, #0x0                   	// #0
  415bec:	bl	42fb50 <ferror@plt+0x2de10>
  415bf0:	mov	x1, x0
  415bf4:	ldr	w2, [sp, #180]
  415bf8:	ldr	w0, [sp, #144]
  415bfc:	cmp	w2, w0
  415c00:	b.ne	415c98 <ferror@plt+0x13f58>  // b.any
  415c04:	add	x1, x1, #0x81
  415c08:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415c0c:	add	x0, x0, #0x8b0
  415c10:	lsl	x1, x1, #2
  415c14:	bl	401cc0 <printf@plt>
  415c18:	b	415088 <ferror@plt+0x13348>
  415c1c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415c20:	add	x1, x1, #0x998
  415c24:	mov	w2, #0x5                   	// #5
  415c28:	mov	x0, #0x0                   	// #0
  415c2c:	bl	401c70 <dcgettext@plt>
  415c30:	bl	401cc0 <printf@plt>
  415c34:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415c38:	add	x1, x1, #0xb38
  415c3c:	mov	w2, #0x5                   	// #5
  415c40:	mov	x0, #0x0                   	// #0
  415c44:	bl	401c70 <dcgettext@plt>
  415c48:	bl	401cc0 <printf@plt>
  415c4c:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  415c50:	add	x28, x3, #0x410
  415c54:	mov	w0, #0x7d                  	// #125
  415c58:	bl	401cf0 <putchar@plt>
  415c5c:	b	414d70 <ferror@plt+0x13030>
  415c60:	cbnz	w19, 415b80 <ferror@plt+0x13e40>
  415c64:	b	415a5c <ferror@plt+0x13d1c>
  415c68:	mov	x0, x26
  415c6c:	bl	401cc0 <printf@plt>
  415c70:	b	41572c <ferror@plt+0x139ec>
  415c74:	adrp	x3, 478000 <warn@@Base+0x316c0>
  415c78:	add	x3, x3, #0x3e0
  415c7c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  415c80:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415c84:	add	x3, x3, #0x9c0
  415c88:	add	x1, x1, #0xb68
  415c8c:	add	x0, x0, #0x8a0
  415c90:	mov	w2, #0x2336                	// #9014
  415c94:	bl	401cd0 <__assert_fail@plt>
  415c98:	adrp	x3, 478000 <warn@@Base+0x316c0>
  415c9c:	add	x3, x3, #0x3e0
  415ca0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  415ca4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415ca8:	add	x3, x3, #0x9a0
  415cac:	add	x1, x1, #0xb68
  415cb0:	add	x0, x0, #0x8a0
  415cb4:	mov	w2, #0x225b                	// #8795
  415cb8:	bl	401cd0 <__assert_fail@plt>
  415cbc:	nop
  415cc0:	cbz	w0, 415d90 <ferror@plt+0x14050>
  415cc4:	stp	x29, x30, [sp, #-48]!
  415cc8:	mov	x29, sp
  415ccc:	stp	x19, x20, [sp, #16]
  415cd0:	and	w20, w0, #0x4
  415cd4:	and	w19, w0, #0x8
  415cd8:	stp	x21, x22, [sp, #32]
  415cdc:	and	w21, w0, #0x2
  415ce0:	and	w22, w0, #0x10
  415ce4:	tbnz	w0, #0, 415d40 <ferror@plt+0x14000>
  415ce8:	cbz	w21, 415dc8 <ferror@plt+0x14088>
  415cec:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  415cf0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415cf4:	add	x1, x1, #0xca8
  415cf8:	add	x0, x0, #0xb70
  415cfc:	bl	401cc0 <printf@plt>
  415d00:	cbz	w20, 415d78 <ferror@plt+0x14038>
  415d04:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415d08:	add	x1, x1, #0xb60
  415d0c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415d10:	add	x0, x0, #0xb78
  415d14:	bl	401cc0 <printf@plt>
  415d18:	cbnz	w19, 415da0 <ferror@plt+0x14060>
  415d1c:	cbz	w22, 415d80 <ferror@plt+0x14040>
  415d20:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415d24:	add	x1, x1, #0xb60
  415d28:	ldp	x19, x20, [sp, #16]
  415d2c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415d30:	ldp	x21, x22, [sp, #32]
  415d34:	add	x0, x0, #0xb88
  415d38:	ldp	x29, x30, [sp], #48
  415d3c:	b	401cc0 <printf@plt>
  415d40:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  415d44:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415d48:	mov	x2, #0x4                   	// #4
  415d4c:	add	x0, x0, #0xb68
  415d50:	ldr	x3, [x1, #1040]
  415d54:	mov	x1, #0x1                   	// #1
  415d58:	bl	401c10 <fwrite@plt>
  415d5c:	cbz	w21, 415de0 <ferror@plt+0x140a0>
  415d60:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415d64:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415d68:	add	x1, x1, #0xb60
  415d6c:	add	x0, x0, #0xb70
  415d70:	bl	401cc0 <printf@plt>
  415d74:	cbnz	w20, 415d04 <ferror@plt+0x13fc4>
  415d78:	cbnz	w19, 415da0 <ferror@plt+0x14060>
  415d7c:	cbnz	w22, 415d20 <ferror@plt+0x13fe0>
  415d80:	ldp	x19, x20, [sp, #16]
  415d84:	ldp	x21, x22, [sp, #32]
  415d88:	ldp	x29, x30, [sp], #48
  415d8c:	ret
  415d90:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  415d94:	mov	w0, #0x30                  	// #48
  415d98:	ldr	x1, [x1, #1040]
  415d9c:	b	4019a0 <fputc@plt>
  415da0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415da4:	add	x1, x1, #0xb60
  415da8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  415dac:	add	x0, x0, #0xb80
  415db0:	bl	401cc0 <printf@plt>
  415db4:	cbnz	w22, 415d20 <ferror@plt+0x13fe0>
  415db8:	ldp	x19, x20, [sp, #16]
  415dbc:	ldp	x21, x22, [sp, #32]
  415dc0:	ldp	x29, x30, [sp], #48
  415dc4:	ret
  415dc8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  415dcc:	add	x1, x1, #0xca8
  415dd0:	cbnz	w20, 415d0c <ferror@plt+0x13fcc>
  415dd4:	cbnz	w19, 415da8 <ferror@plt+0x14068>
  415dd8:	cbnz	w22, 415d28 <ferror@plt+0x13fe8>
  415ddc:	b	415d80 <ferror@plt+0x14040>
  415de0:	cbz	w20, 415d18 <ferror@plt+0x13fd8>
  415de4:	b	415d04 <ferror@plt+0x13fc4>
  415de8:	sub	sp, sp, #0x170
  415dec:	stp	x29, x30, [sp, #16]
  415df0:	add	x29, sp, #0x10
  415df4:	stp	x19, x20, [sp, #32]
  415df8:	mov	x19, x0
  415dfc:	ldrh	w0, [x0, #82]
  415e00:	cmp	w0, #0x28
  415e04:	b.eq	415e10 <ferror@plt+0x140d0>  // b.none
  415e08:	cmp	w0, #0x8c
  415e0c:	b.ne	41641c <ferror@plt+0x146dc>  // b.any
  415e10:	ldr	x0, [x19, #128]
  415e14:	str	wzr, [sp, #124]
  415e18:	cbz	x0, 416320 <ferror@plt+0x145e0>
  415e1c:	ldr	w0, [x19, #100]
  415e20:	str	x19, [sp, #312]
  415e24:	stp	xzr, xzr, [sp, #320]
  415e28:	stp	xzr, xzr, [sp, #336]
  415e2c:	stp	xzr, xzr, [sp, #352]
  415e30:	ldr	x20, [x19, #112]
  415e34:	cbz	w0, 4164a4 <ferror@plt+0x14764>
  415e38:	stp	x23, x24, [sp, #64]
  415e3c:	mov	w23, #0x1                   	// #1
  415e40:	adrp	x24, 451000 <warn@@Base+0xa6c0>
  415e44:	mov	w1, #0x1                   	// #1
  415e48:	add	x24, x24, #0xe48
  415e4c:	movk	w23, #0x7000, lsl #16
  415e50:	stp	x21, x22, [sp, #48]
  415e54:	mov	x22, #0x0                   	// #0
  415e58:	mov	x21, #0x0                   	// #0
  415e5c:	stp	x25, x26, [sp, #80]
  415e60:	adrp	x25, 452000 <warn@@Base+0xb6c0>
  415e64:	add	x25, x25, #0xbe0
  415e68:	stp	x27, x28, [sp, #96]
  415e6c:	str	w1, [sp, #124]
  415e70:	b	415e90 <ferror@plt+0x14150>
  415e74:	cmp	w1, w23
  415e78:	csel	x22, x22, x20, ne  // ne = any
  415e7c:	add	x21, x21, #0x1
  415e80:	add	x20, x20, #0x50
  415e84:	cmp	x21, w0, uxtw
  415e88:	mov	w1, w0
  415e8c:	b.cs	415f60 <ferror@plt+0x14220>  // b.hs, b.nlast
  415e90:	ldr	w1, [x20, #4]
  415e94:	cmp	w1, #0x2
  415e98:	b.ne	415e74 <ferror@plt+0x14134>  // b.any
  415e9c:	ldr	w1, [x20, #40]
  415ea0:	cmp	w1, w0
  415ea4:	b.cs	415e7c <ferror@plt+0x1413c>  // b.hs, b.nlast
  415ea8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  415eac:	add	x2, sp, #0x148
  415eb0:	mov	x1, x20
  415eb4:	ldr	w0, [x0, #1056]
  415eb8:	cbz	w0, 416450 <ferror@plt+0x14710>
  415ebc:	mov	x0, x19
  415ec0:	bl	405c70 <ferror@plt+0x3f30>
  415ec4:	ldr	w26, [x20, #40]
  415ec8:	mov	w3, #0x50                  	// #80
  415ecc:	ldr	x2, [x19, #112]
  415ed0:	str	x0, [sp, #320]
  415ed4:	ldr	x1, [sp, #352]
  415ed8:	umaddl	x26, w26, w3, x2
  415edc:	cbz	x1, 415f00 <ferror@plt+0x141c0>
  415ee0:	mov	x1, x25
  415ee4:	mov	w2, #0x5                   	// #5
  415ee8:	mov	x0, #0x0                   	// #0
  415eec:	bl	401c70 <dcgettext@plt>
  415ef0:	str	wzr, [sp, #124]
  415ef4:	bl	446368 <error@@Base>
  415ef8:	ldr	x0, [sp, #352]
  415efc:	bl	401bc0 <free@plt>
  415f00:	ldp	x27, x28, [x26, #24]
  415f04:	mov	x1, x24
  415f08:	mov	w2, #0x5                   	// #5
  415f0c:	mov	x0, #0x0                   	// #0
  415f10:	bl	401c70 <dcgettext@plt>
  415f14:	mov	x6, x0
  415f18:	add	x1, x19, #0x8
  415f1c:	add	x2, x19, #0x10
  415f20:	mov	x4, #0x1                   	// #1
  415f24:	mov	x0, #0x0                   	// #0
  415f28:	mov	x5, x28
  415f2c:	mov	x3, x27
  415f30:	bl	405718 <ferror@plt+0x39d8>
  415f34:	str	x0, [sp, #352]
  415f38:	mov	x1, #0x0                   	// #0
  415f3c:	cbz	x0, 415f44 <ferror@plt+0x14204>
  415f40:	ldr	x1, [x26, #32]
  415f44:	str	x1, [sp, #360]
  415f48:	ldr	w0, [x19, #100]
  415f4c:	add	x21, x21, #0x1
  415f50:	add	x20, x20, #0x50
  415f54:	mov	w1, w0
  415f58:	cmp	x21, w0, uxtw
  415f5c:	b.cc	415e90 <ferror@plt+0x14150>  // b.lo, b.ul, b.last
  415f60:	cbz	x22, 4164c8 <ferror@plt+0x14788>
  415f64:	ldr	x21, [x19, #112]
  415f68:	cbz	x1, 4162f8 <ferror@plt+0x145b8>
  415f6c:	add	x0, sp, #0xe8
  415f70:	add	x27, sp, #0xd0
  415f74:	mov	x24, #0x0                   	// #0
  415f78:	str	x0, [sp, #136]
  415f7c:	b	415f94 <ferror@plt+0x14254>
  415f80:	ldr	w0, [x19, #100]
  415f84:	add	x24, x24, #0x1
  415f88:	add	x21, x21, #0x50
  415f8c:	cmp	x24, x0
  415f90:	b.cs	4162f8 <ferror@plt+0x145b8>  // b.hs, b.nlast
  415f94:	ldr	w1, [x21, #4]
  415f98:	mov	w0, #0x1                   	// #1
  415f9c:	movk	w0, #0x7000, lsl #16
  415fa0:	cmp	w1, w0
  415fa4:	b.ne	415f80 <ferror@plt+0x14240>  // b.any
  415fa8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  415fac:	mov	w4, #0x5                   	// #5
  415fb0:	ldr	x20, [x21, #32]
  415fb4:	add	x22, x19, #0x88
  415fb8:	ldr	w3, [x0, #620]
  415fbc:	add	x23, x19, #0x80
  415fc0:	adrp	x2, 452000 <warn@@Base+0xb6c0>
  415fc4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  415fc8:	add	x2, x2, #0x448
  415fcc:	add	x1, x1, #0x488
  415fd0:	lsl	w3, w3, #1
  415fd4:	mov	x0, #0x0                   	// #0
  415fd8:	stp	x23, x22, [sp, #144]
  415fdc:	udiv	x20, x20, x3
  415fe0:	mov	x3, x20
  415fe4:	bl	401c20 <dcngettext@plt>
  415fe8:	mov	x1, x22
  415fec:	mov	x2, x21
  415ff0:	mov	x22, x0
  415ff4:	mov	x0, x23
  415ff8:	bl	4050f8 <ferror@plt+0x33b8>
  415ffc:	mov	x1, x0
  416000:	ldr	x2, [x21, #24]
  416004:	mov	x3, x20
  416008:	mov	x0, x22
  41600c:	bl	401cc0 <printf@plt>
  416010:	stp	xzr, xzr, [sp, #216]
  416014:	add	x0, sp, #0x200
  416018:	stp	xzr, xzr, [sp, #232]
  41601c:	stp	xzr, xzr, [x0, #-248]
  416020:	stp	xzr, xzr, [x0, #-232]
  416024:	stp	xzr, xzr, [x0, #-216]
  416028:	ldr	x0, [sp, #328]
  41602c:	stp	xzr, xzr, [sp, #248]
  416030:	ldr	x20, [x21, #32]
  416034:	lsl	x0, x0, #5
  416038:	bl	44a820 <warn@@Base+0x3ee0>
  41603c:	str	x0, [sp, #336]
  416040:	ldr	x1, [sp, #328]
  416044:	lsr	x20, x20, #3
  416048:	mov	w26, w20
  41604c:	cbz	x1, 41609c <ferror@plt+0x1435c>
  416050:	ldr	x2, [sp, #320]
  416054:	add	x4, x2, x1, lsl #5
  416058:	mov	x1, #0x0                   	// #0
  41605c:	nop
  416060:	ldr	x3, [x2]
  416064:	cbz	x3, 416090 <ferror@plt+0x14350>
  416068:	ldrb	w3, [x2, #24]
  41606c:	and	w3, w3, #0xf
  416070:	cmp	w3, #0x2
  416074:	b.ne	416090 <ferror@plt+0x14350>  // b.any
  416078:	add	x3, x0, x1, lsl #5
  41607c:	add	x1, x1, #0x1
  416080:	ldp	x6, x7, [x2]
  416084:	stp	x6, x7, [x3]
  416088:	ldp	x6, x7, [x2, #16]
  41608c:	stp	x6, x7, [x3, #16]
  416090:	add	x2, x2, #0x20
  416094:	cmp	x4, x2
  416098:	b.ne	416060 <ferror@plt+0x14320>  // b.any
  41609c:	adrp	x3, 402000 <ferror@plt+0x2c0>
  4160a0:	mov	x2, #0x20                  	// #32
  4160a4:	add	x3, x3, #0xf10
  4160a8:	str	x1, [sp, #344]
  4160ac:	bl	4019b0 <qsort@plt>
  4160b0:	cbz	w20, 4164dc <ferror@plt+0x1479c>
  4160b4:	adrp	x23, 4a3000 <warn@@Base+0x5c6c0>
  4160b8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4160bc:	add	x23, x23, #0x410
  4160c0:	add	x0, x0, #0xc08
  4160c4:	mov	w25, #0x1                   	// #1
  4160c8:	mov	w22, #0x0                   	// #0
  4160cc:	str	x0, [sp, #128]
  4160d0:	b	416188 <ferror@plt+0x14448>
  4160d4:	ldr	x1, [x23]
  4160d8:	mov	w0, #0x40                  	// #64
  4160dc:	bl	4019a0 <fputc@plt>
  4160e0:	ldr	w0, [sp, #180]
  4160e4:	mov	w1, #0x4                   	// #4
  4160e8:	ldrh	w2, [x19, #82]
  4160ec:	orr	x3, x0, #0xffffffff80000000
  4160f0:	and	x4, x0, #0x7fffffff
  4160f4:	tst	x0, #0x40000000
  4160f8:	csel	x4, x3, x4, ne  // ne = any
  4160fc:	cmp	w2, #0x8c
  416100:	ldr	x0, [x21, #16]
  416104:	lsl	x2, x4, #1
  416108:	csel	x4, x2, x4, eq  // eq = none
  41610c:	add	x20, x20, x4
  416110:	add	x4, x0, #0x4
  416114:	add	x20, x20, x4
  416118:	mov	x0, x20
  41611c:	bl	4040e0 <ferror@plt+0x23a0>
  416120:	mov	w0, #0xa                   	// #10
  416124:	bl	401cf0 <putchar@plt>
  416128:	ldrh	w5, [sp, #200]
  41612c:	ldr	w1, [x19, #100]
  416130:	ldr	x0, [x19, #112]
  416134:	cbz	w5, 416334 <ferror@plt+0x145f4>
  416138:	cmp	w5, w1
  41613c:	b.cs	416334 <ferror@plt+0x145f4>  // b.hs, b.nlast
  416140:	mov	w1, #0x50                  	// #80
  416144:	ldr	x4, [sp, #208]
  416148:	umaddl	x5, w5, w1, x0
  41614c:	ldr	x0, [x5, #32]
  416150:	cmp	x4, x0
  416154:	b.hi	41645c <ferror@plt+0x1471c>  // b.pmore
  416158:	tbnz	x4, #63, 41645c <ferror@plt+0x1471c>
  41615c:	add	x6, sp, #0x108
  416160:	add	x1, sp, #0x138
  416164:	mov	x0, x19
  416168:	mov	w3, #0x0                   	// #0
  41616c:	mov	w2, #0x0                   	// #0
  416170:	bl	4148f0 <ferror@plt+0x12bb0>
  416174:	cmp	w0, #0x0
  416178:	csel	w25, w25, wzr, ne  // ne = any
  41617c:	add	w22, w22, #0x1
  416180:	cmp	w26, w22
  416184:	b.eq	4162ac <ferror@plt+0x1456c>  // b.none
  416188:	ldr	x1, [x23]
  41618c:	mov	w0, #0xa                   	// #10
  416190:	lsl	w20, w22, #3
  416194:	lsl	w28, w22, #3
  416198:	bl	4019a0 <fputc@plt>
  41619c:	str	xzr, [sp]
  4161a0:	add	x0, sp, #0xb8
  4161a4:	mov	x4, x20
  4161a8:	mov	x6, x0
  4161ac:	add	x7, sp, #0xc0
  4161b0:	add	x5, sp, #0xb0
  4161b4:	mov	x3, x21
  4161b8:	add	x2, sp, #0xd8
  4161bc:	add	x1, sp, #0x138
  4161c0:	mov	x0, x19
  4161c4:	bl	40f018 <ferror@plt+0xd2d8>
  4161c8:	cbz	w0, 4163f4 <ferror@plt+0x146b4>
  4161cc:	str	xzr, [sp]
  4161d0:	add	w4, w28, #0x4
  4161d4:	mov	x7, x27
  4161d8:	add	x6, sp, #0xc8
  4161dc:	add	x5, sp, #0xb4
  4161e0:	mov	x3, x21
  4161e4:	add	x2, sp, #0xd8
  4161e8:	add	x1, sp, #0x138
  4161ec:	mov	x0, x19
  4161f0:	bl	40f018 <ferror@plt+0xd2d8>
  4161f4:	cbz	w0, 4163f4 <ferror@plt+0x146b4>
  4161f8:	ldr	w0, [sp, #176]
  4161fc:	tbnz	w0, #31, 4163a0 <ferror@plt+0x14660>
  416200:	tst	x0, #0x40000000
  416204:	and	x5, x0, #0x7fffffff
  416208:	orr	x0, x0, #0xffffffff80000000
  41620c:	ldrh	w1, [x19, #82]
  416210:	csel	x5, x0, x5, ne  // ne = any
  416214:	ldrh	w3, [sp, #184]
  416218:	cmp	w1, #0x8c
  41621c:	add	x1, sp, #0x138
  416220:	lsl	x0, x5, #1
  416224:	ldr	x2, [x21, #16]
  416228:	csel	x5, x0, x5, eq  // eq = none
  41622c:	ldr	x4, [sp, #192]
  416230:	add	x2, x20, x2
  416234:	add	x2, x2, x5
  416238:	mov	x0, x19
  41623c:	bl	414838 <ferror@plt+0x12af8>
  416240:	ldr	x3, [x23]
  416244:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  416248:	mov	x2, #0x2                   	// #2
  41624c:	add	x0, x0, #0xef0
  416250:	mov	x1, #0x1                   	// #1
  416254:	bl	401c10 <fwrite@plt>
  416258:	ldr	w0, [sp, #180]
  41625c:	cmp	w0, #0x1
  416260:	b.eq	4163cc <ferror@plt+0x1468c>  // b.none
  416264:	tbz	w0, #31, 4160d4 <ferror@plt+0x14394>
  416268:	mov	w1, #0x4                   	// #4
  41626c:	mov	w0, w0
  416270:	bl	4040e0 <ferror@plt+0x23a0>
  416274:	add	w22, w22, #0x1
  416278:	ldr	x1, [x23]
  41627c:	mov	w0, #0xa                   	// #10
  416280:	bl	4019a0 <fputc@plt>
  416284:	ldr	w2, [sp, #180]
  416288:	add	x1, sp, #0x138
  41628c:	mov	x0, x19
  416290:	mov	x6, #0x0                   	// #0
  416294:	mov	x5, #0x0                   	// #0
  416298:	mov	x4, #0x0                   	// #0
  41629c:	mov	w3, #0x4                   	// #4
  4162a0:	bl	4148f0 <ferror@plt+0x12bb0>
  4162a4:	cmp	w26, w22
  4162a8:	b.ne	416188 <ferror@plt+0x14448>  // b.any
  4162ac:	mov	w0, #0xa                   	// #10
  4162b0:	bl	401cf0 <putchar@plt>
  4162b4:	ldr	x0, [sp, #336]
  4162b8:	add	x24, x24, #0x1
  4162bc:	add	x21, x21, #0x50
  4162c0:	bl	401bc0 <free@plt>
  4162c4:	ldr	x1, [sp, #136]
  4162c8:	ldr	x0, [sp, #216]
  4162cc:	bl	4054f0 <ferror@plt+0x37b0>
  4162d0:	ldr	x0, [sp, #264]
  4162d4:	add	x1, sp, #0x118
  4162d8:	bl	4054f0 <ferror@plt+0x37b0>
  4162dc:	ldr	w0, [sp, #124]
  4162e0:	cmp	w25, #0x0
  4162e4:	csel	w0, w0, wzr, ne  // ne = any
  4162e8:	str	w0, [sp, #124]
  4162ec:	ldr	w0, [x19, #100]
  4162f0:	cmp	x24, x0
  4162f4:	b.cc	415f94 <ferror@plt+0x14254>  // b.lo, b.ul, b.last
  4162f8:	ldp	x21, x22, [sp, #48]
  4162fc:	ldp	x23, x24, [sp, #64]
  416300:	ldp	x25, x26, [sp, #80]
  416304:	ldp	x27, x28, [sp, #96]
  416308:	ldr	x0, [sp, #320]
  41630c:	cbz	x0, 416314 <ferror@plt+0x145d4>
  416310:	bl	401bc0 <free@plt>
  416314:	ldr	x0, [sp, #352]
  416318:	cbz	x0, 416320 <ferror@plt+0x145e0>
  41631c:	bl	401bc0 <free@plt>
  416320:	ldr	w0, [sp, #124]
  416324:	ldp	x29, x30, [sp, #16]
  416328:	ldp	x19, x20, [sp, #32]
  41632c:	add	sp, sp, #0x170
  416330:	ret
  416334:	cbz	x0, 41637c <ferror@plt+0x1463c>
  416338:	cbz	w1, 41637c <ferror@plt+0x1463c>
  41633c:	sub	w1, w1, #0x1
  416340:	add	x2, x0, #0x50
  416344:	mov	w3, #0x50                  	// #80
  416348:	umaddl	x2, w1, w3, x2
  41634c:	nop
  416350:	ldr	x4, [x0, #16]
  416354:	mov	x5, x0
  416358:	cmp	x20, x4
  41635c:	b.cc	416370 <ferror@plt+0x14630>  // b.lo, b.ul, b.last
  416360:	ldr	x1, [x0, #32]
  416364:	add	x1, x4, x1
  416368:	cmp	x20, x1
  41636c:	b.cc	4163c4 <ferror@plt+0x14684>  // b.lo, b.ul, b.last
  416370:	add	x0, x0, #0x50
  416374:	cmp	x2, x0
  416378:	b.ne	416350 <ferror@plt+0x14610>  // b.any
  41637c:	mov	w2, #0x5                   	// #5
  416380:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416384:	mov	x0, #0x0                   	// #0
  416388:	add	x1, x1, #0xc78
  41638c:	bl	401c70 <dcgettext@plt>
  416390:	mov	w25, #0x0                   	// #0
  416394:	mov	x1, x20
  416398:	bl	446940 <warn@@Base>
  41639c:	b	41617c <ferror@plt+0x1443c>
  4163a0:	ldr	x1, [sp, #128]
  4163a4:	mov	w2, #0x5                   	// #5
  4163a8:	mov	x0, #0x0                   	// #0
  4163ac:	mov	w25, #0x0                   	// #0
  4163b0:	bl	401c70 <dcgettext@plt>
  4163b4:	ldr	w1, [sp, #176]
  4163b8:	bl	446940 <warn@@Base>
  4163bc:	ldr	w0, [sp, #176]
  4163c0:	b	416200 <ferror@plt+0x144c0>
  4163c4:	sub	x4, x20, x4
  4163c8:	b	41615c <ferror@plt+0x1441c>
  4163cc:	mov	w1, #0x4                   	// #4
  4163d0:	mov	x0, #0x1                   	// #1
  4163d4:	bl	4040e0 <ferror@plt+0x23a0>
  4163d8:	ldr	x3, [x23]
  4163dc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4163e0:	mov	x2, #0xe                   	// #14
  4163e4:	mov	x1, #0x1                   	// #1
  4163e8:	add	x0, x0, #0xc28
  4163ec:	bl	401c10 <fwrite@plt>
  4163f0:	b	41617c <ferror@plt+0x1443c>
  4163f4:	ldr	x0, [sp, #336]
  4163f8:	str	wzr, [sp, #124]
  4163fc:	bl	401bc0 <free@plt>
  416400:	ldr	x1, [sp, #136]
  416404:	ldr	x0, [sp, #216]
  416408:	bl	4054f0 <ferror@plt+0x37b0>
  41640c:	ldr	x0, [sp, #264]
  416410:	add	x1, sp, #0x118
  416414:	bl	4054f0 <ferror@plt+0x37b0>
  416418:	b	415f80 <ferror@plt+0x14240>
  41641c:	mov	w2, #0x5                   	// #5
  416420:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416424:	mov	x0, #0x0                   	// #0
  416428:	add	x1, x1, #0xb90
  41642c:	bl	401c70 <dcgettext@plt>
  416430:	str	wzr, [sp, #124]
  416434:	ldrh	w1, [x19, #82]
  416438:	bl	446368 <error@@Base>
  41643c:	ldr	w0, [sp, #124]
  416440:	ldp	x29, x30, [sp, #16]
  416444:	ldp	x19, x20, [sp, #32]
  416448:	add	sp, sp, #0x170
  41644c:	ret
  416450:	mov	x0, x19
  416454:	bl	4060b8 <ferror@plt+0x4378>
  416458:	b	415ec4 <ferror@plt+0x14184>
  41645c:	mov	w2, #0x5                   	// #5
  416460:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416464:	mov	x0, #0x0                   	// #0
  416468:	add	x1, x1, #0xc38
  41646c:	stp	x5, x4, [sp, #160]
  416470:	bl	401c70 <dcgettext@plt>
  416474:	mov	x20, x0
  416478:	ldp	x0, x1, [sp, #144]
  41647c:	mov	w25, #0x0                   	// #0
  416480:	ldr	x5, [sp, #160]
  416484:	mov	x2, x5
  416488:	bl	4050f8 <ferror@plt+0x33b8>
  41648c:	mov	x2, x0
  416490:	ldr	x4, [sp, #168]
  416494:	mov	x0, x20
  416498:	mov	x1, x4
  41649c:	bl	446940 <warn@@Base>
  4164a0:	b	41617c <ferror@plt+0x1443c>
  4164a4:	mov	w0, #0x1                   	// #1
  4164a8:	str	w0, [sp, #124]
  4164ac:	adrp	x1, 450000 <warn@@Base+0x96c0>
  4164b0:	add	x1, x1, #0x290
  4164b4:	mov	w2, #0x5                   	// #5
  4164b8:	mov	x0, #0x0                   	// #0
  4164bc:	bl	401c70 <dcgettext@plt>
  4164c0:	bl	401cc0 <printf@plt>
  4164c4:	b	416308 <ferror@plt+0x145c8>
  4164c8:	ldp	x21, x22, [sp, #48]
  4164cc:	ldp	x23, x24, [sp, #64]
  4164d0:	ldp	x25, x26, [sp, #80]
  4164d4:	ldp	x27, x28, [sp, #96]
  4164d8:	b	4164ac <ferror@plt+0x1476c>
  4164dc:	mov	w0, #0xa                   	// #10
  4164e0:	bl	401cf0 <putchar@plt>
  4164e4:	ldr	x0, [sp, #336]
  4164e8:	b	4163fc <ferror@plt+0x146bc>
  4164ec:	nop
  4164f0:	stp	x29, x30, [sp, #-112]!
  4164f4:	adrp	x3, 4a3000 <warn@@Base+0x5c6c0>
  4164f8:	mov	w4, #0x3eb                 	// #1003
  4164fc:	mov	x29, sp
  416500:	stp	x21, x22, [sp, #32]
  416504:	add	x21, x3, #0x420
  416508:	ldr	w3, [x3, #1056]
  41650c:	stp	x23, x24, [sp, #48]
  416510:	mov	x22, x1
  416514:	ldr	w23, [x21, #2840]
  416518:	stp	x19, x20, [sp, #16]
  41651c:	cmp	w3, #0x0
  416520:	mov	w20, #0x8                   	// #8
  416524:	stp	x27, x28, [sp, #80]
  416528:	mov	w28, #0x3f3                 	// #1011
  41652c:	mov	x27, x2
  416530:	str	x0, [sp, #104]
  416534:	mov	w0, #0x10                  	// #16
  416538:	csel	w28, w28, w4, ne  // ne = any
  41653c:	csel	w20, w20, w0, ne  // ne = any
  416540:	add	x0, x21, #0x718
  416544:	cbnz	w23, 41692c <ferror@plt+0x14bec>
  416548:	cbz	x27, 4165fc <ferror@plt+0x148bc>
  41654c:	add	x19, x21, w20, uxtw
  416550:	stp	x25, x26, [sp, #64]
  416554:	add	x19, x19, #0x71c
  416558:	mov	x26, #0x84c                 	// #2124
  41655c:	mov	x25, #0x0                   	// #0
  416560:	mov	x24, #0x0                   	// #0
  416564:	movk	x26, #0x4, lsl #16
  416568:	str	xzr, [sp, #96]
  41656c:	nop
  416570:	neg	x3, x27
  416574:	and	x3, x3, x27
  416578:	bic	x27, x27, x3
  41657c:	cmp	x3, #0x80
  416580:	cbz	w23, 416690 <ferror@plt+0x14950>
  416584:	b.eq	416958 <ferror@plt+0x14c18>  // b.none
  416588:	b.hi	416660 <ferror@plt+0x14920>  // b.pmore
  41658c:	cmp	x3, #0x10
  416590:	b.eq	416804 <ferror@plt+0x14ac4>  // b.none
  416594:	b.hi	41663c <ferror@plt+0x148fc>  // b.pmore
  416598:	cmp	x3, #0x2
  41659c:	b.eq	4167ec <ferror@plt+0x14aac>  // b.none
  4165a0:	cmp	x3, #0x4
  4165a4:	mov	w5, #0x2                   	// #2
  4165a8:	b.ne	416620 <ferror@plt+0x148e0>  // b.any
  4165ac:	cmp	x0, x19
  4165b0:	b.eq	416658 <ferror@plt+0x14918>  // b.none
  4165b4:	nop
  4165b8:	cmp	w28, #0xb
  4165bc:	b.ls	416ad4 <ferror@plt+0x14d94>  // b.plast
  4165c0:	sub	w28, w28, #0x2
  4165c4:	mov	w1, #0x202c                	// #8236
  4165c8:	strh	w1, [x0], #2
  4165cc:	adrp	x1, 478000 <warn@@Base+0x316c0>
  4165d0:	add	x1, x1, #0x3e0
  4165d4:	sbfiz	x5, x5, #4, #32
  4165d8:	add	x1, x1, #0x9e0
  4165dc:	add	x2, x1, x5
  4165e0:	ldr	x1, [x1, x5]
  4165e4:	ldr	w2, [x2, #8]
  4165e8:	sub	w28, w28, w2
  4165ec:	bl	4019f0 <stpcpy@plt>
  4165f0:	cbnz	x27, 416570 <ferror@plt+0x14830>
  4165f4:	cbnz	w23, 41680c <ferror@plt+0x14acc>
  4165f8:	ldp	x25, x26, [sp, #64]
  4165fc:	strb	wzr, [x0]
  416600:	add	x21, x21, #0x718
  416604:	mov	x0, x21
  416608:	ldp	x19, x20, [sp, #16]
  41660c:	ldp	x21, x22, [sp, #32]
  416610:	ldp	x23, x24, [sp, #48]
  416614:	ldp	x27, x28, [sp, #80]
  416618:	ldp	x29, x30, [sp], #112
  41661c:	ret
  416620:	cmp	x3, #0x1
  416624:	mov	w5, #0x0                   	// #0
  416628:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  41662c:	ldrh	w2, [x22]
  416630:	cmp	w2, #0x28
  416634:	b.ne	416754 <ferror@plt+0x14a14>  // b.any
  416638:	b	416780 <ferror@plt+0x14a40>
  41663c:	cmp	x3, #0x20
  416640:	b.eq	4167e4 <ferror@plt+0x14aa4>  // b.none
  416644:	cmp	x3, #0x40
  416648:	mov	w5, #0x5                   	// #5
  41664c:	b.ne	41662c <ferror@plt+0x148ec>  // b.any
  416650:	cmp	x0, x19
  416654:	b.ne	4165b8 <ferror@plt+0x14878>  // b.any
  416658:	mov	x0, x19
  41665c:	b	4165cc <ferror@plt+0x1488c>
  416660:	cmp	x3, #0x800
  416664:	b.eq	4167fc <ferror@plt+0x14abc>  // b.none
  416668:	b.hi	41672c <ferror@plt+0x149ec>  // b.pmore
  41666c:	cmp	x3, #0x200
  416670:	b.eq	4167f4 <ferror@plt+0x14ab4>  // b.none
  416674:	cmp	x3, #0x400
  416678:	mov	w5, #0x9                   	// #9
  41667c:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416680:	cmp	x3, #0x100
  416684:	mov	w5, #0x7                   	// #7
  416688:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  41668c:	b	41662c <ferror@plt+0x148ec>
  416690:	b.eq	416a68 <ferror@plt+0x14d28>  // b.none
  416694:	b.hi	416700 <ferror@plt+0x149c0>  // b.pmore
  416698:	cmp	x3, #0x10
  41669c:	b.eq	416a58 <ferror@plt+0x14d18>  // b.none
  4166a0:	b.hi	4166e0 <ferror@plt+0x149a0>  // b.pmore
  4166a4:	cmp	x3, #0x2
  4166a8:	b.eq	416a48 <ferror@plt+0x14d08>  // b.none
  4166ac:	cmp	x3, #0x4
  4166b0:	b.ne	4166c8 <ferror@plt+0x14988>  // b.any
  4166b4:	mov	w1, #0x58                  	// #88
  4166b8:	add	x0, x0, #0x1
  4166bc:	sturb	w1, [x0, #-1]
  4166c0:	cbnz	x27, 416570 <ferror@plt+0x14830>
  4166c4:	b	4165f4 <ferror@plt+0x148b4>
  4166c8:	cmp	x3, #0x1
  4166cc:	b.ne	416b28 <ferror@plt+0x14de8>  // b.any
  4166d0:	mov	w1, #0x57                  	// #87
  4166d4:	add	x0, x0, #0x1
  4166d8:	sturb	w1, [x0, #-1]
  4166dc:	b	4166c0 <ferror@plt+0x14980>
  4166e0:	cmp	x3, #0x20
  4166e4:	b.eq	416960 <ferror@plt+0x14c20>  // b.none
  4166e8:	cmp	x3, #0x40
  4166ec:	b.ne	416b28 <ferror@plt+0x14de8>  // b.any
  4166f0:	mov	w1, #0x49                  	// #73
  4166f4:	add	x0, x0, #0x1
  4166f8:	sturb	w1, [x0, #-1]
  4166fc:	b	4166c0 <ferror@plt+0x14980>
  416700:	cmp	x3, #0x800
  416704:	b.eq	416a78 <ferror@plt+0x14d38>  // b.none
  416708:	b.hi	4167b4 <ferror@plt+0x14a74>  // b.pmore
  41670c:	cmp	x3, #0x200
  416710:	b.eq	416a38 <ferror@plt+0x14cf8>  // b.none
  416714:	cmp	x3, #0x400
  416718:	b.ne	41679c <ferror@plt+0x14a5c>  // b.any
  41671c:	mov	w1, #0x54                  	// #84
  416720:	add	x0, x0, #0x1
  416724:	sturb	w1, [x0, #-1]
  416728:	b	4166c0 <ferror@plt+0x14980>
  41672c:	mov	x1, #0x1000000             	// #16777216
  416730:	cmp	x3, x1
  416734:	b.eq	4167dc <ferror@plt+0x14a9c>  // b.none
  416738:	mov	x1, #0x80000000            	// #2147483648
  41673c:	mov	w5, #0x12                  	// #18
  416740:	cmp	x3, x1
  416744:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416748:	ldrh	w2, [x22]
  41674c:	cmp	w2, #0x28
  416750:	b.eq	416bb4 <ferror@plt+0x14e74>  // b.none
  416754:	cmp	w2, #0x28
  416758:	b.hi	4169c8 <ferror@plt+0x14c88>  // b.pmore
  41675c:	sub	w1, w2, #0x2
  416760:	and	w1, w1, #0xffff
  416764:	cmp	w1, #0x12
  416768:	b.hi	416780 <ferror@plt+0x14a40>  // b.pmore
  41676c:	mov	x1, #0x1                   	// #1
  416770:	lsl	x1, x1, x2
  416774:	tst	x1, x26
  416778:	b.ne	416aa4 <ferror@plt+0x14d64>  // b.any
  41677c:	tbnz	w1, #20, 416ba0 <ferror@plt+0x14e60>
  416780:	tst	x3, #0xff00000
  416784:	b.ne	416ac8 <ferror@plt+0x14d88>  // b.any
  416788:	tst	x3, #0xf0000000
  41678c:	b.eq	416bec <ferror@plt+0x14eac>  // b.none
  416790:	orr	x25, x25, x3
  416794:	cbnz	x27, 416570 <ferror@plt+0x14830>
  416798:	b	4165f4 <ferror@plt+0x148b4>
  41679c:	cmp	x3, #0x100
  4167a0:	b.ne	416b28 <ferror@plt+0x14de8>  // b.any
  4167a4:	mov	w1, #0x4f                  	// #79
  4167a8:	add	x0, x0, #0x1
  4167ac:	sturb	w1, [x0, #-1]
  4167b0:	b	4166c0 <ferror@plt+0x14980>
  4167b4:	mov	x1, #0x1000000             	// #16777216
  4167b8:	cmp	x3, x1
  4167bc:	b.eq	416970 <ferror@plt+0x14c30>  // b.none
  4167c0:	mov	x1, #0x80000000            	// #2147483648
  4167c4:	cmp	x3, x1
  4167c8:	b.ne	416980 <ferror@plt+0x14c40>  // b.any
  4167cc:	mov	w1, #0x45                  	// #69
  4167d0:	add	x0, x0, #0x1
  4167d4:	sturb	w1, [x0, #-1]
  4167d8:	b	4166c0 <ferror@plt+0x14980>
  4167dc:	mov	w5, #0x18                  	// #24
  4167e0:	b	4165ac <ferror@plt+0x1486c>
  4167e4:	mov	w5, #0x4                   	// #4
  4167e8:	b	4165ac <ferror@plt+0x1486c>
  4167ec:	mov	w5, #0x1                   	// #1
  4167f0:	b	4165ac <ferror@plt+0x1486c>
  4167f4:	mov	w5, #0x8                   	// #8
  4167f8:	b	4165ac <ferror@plt+0x1486c>
  4167fc:	mov	w5, #0x14                  	// #20
  416800:	b	4165ac <ferror@plt+0x1486c>
  416804:	mov	w5, #0x3                   	// #3
  416808:	b	4165ac <ferror@plt+0x1486c>
  41680c:	cbz	x24, 416864 <ferror@plt+0x14b24>
  416810:	add	x1, x21, w20, uxtw
  416814:	sub	w2, w28, w20
  416818:	add	x1, x1, #0x71c
  41681c:	sub	w28, w2, #0x5
  416820:	cmp	x0, x1
  416824:	b.eq	416c10 <ferror@plt+0x14ed0>  // b.none
  416828:	cmp	w28, #0x2
  41682c:	b.ls	416ad4 <ferror@plt+0x14d94>  // b.plast
  416830:	mov	x19, x0
  416834:	sub	w28, w2, #0x7
  416838:	mov	w0, #0x202c                	// #8236
  41683c:	strh	w0, [x19], #2
  416840:	mov	x4, x24
  416844:	mov	w3, w20
  416848:	mov	w2, w20
  41684c:	mov	x0, x19
  416850:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416854:	add	x1, x1, #0xd00
  416858:	bl	401980 <sprintf@plt>
  41685c:	add	w0, w20, #0x5
  416860:	add	x0, x19, x0
  416864:	cbz	x25, 4168bc <ferror@plt+0x14b7c>
  416868:	add	x1, x21, w20, uxtw
  41686c:	sub	w2, w28, w20
  416870:	add	x1, x1, #0x71c
  416874:	sub	w28, w2, #0x7
  416878:	cmp	x0, x1
  41687c:	b.eq	416c18 <ferror@plt+0x14ed8>  // b.none
  416880:	cmp	w28, #0x2
  416884:	b.ls	416ad4 <ferror@plt+0x14d94>  // b.plast
  416888:	mov	x19, x0
  41688c:	sub	w28, w2, #0x9
  416890:	mov	w0, #0x202c                	// #8236
  416894:	strh	w0, [x19], #2
  416898:	mov	x4, x25
  41689c:	mov	w3, w20
  4168a0:	mov	w2, w20
  4168a4:	mov	x0, x19
  4168a8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4168ac:	add	x1, x1, #0xd10
  4168b0:	bl	401980 <sprintf@plt>
  4168b4:	add	w0, w20, #0x7
  4168b8:	add	x0, x19, x0
  4168bc:	ldr	x1, [sp, #96]
  4168c0:	cbz	x1, 4165f8 <ferror@plt+0x148b8>
  4168c4:	add	x2, x21, w20, uxtw
  4168c8:	sub	w1, w28, w20
  4168cc:	add	x2, x2, #0x71c
  4168d0:	sub	w1, w1, #0xa
  4168d4:	cmp	x0, x2
  4168d8:	b.eq	416c28 <ferror@plt+0x14ee8>  // b.none
  4168dc:	cmp	w1, #0x2
  4168e0:	b.ls	416ad4 <ferror@plt+0x14d94>  // b.plast
  4168e4:	mov	x19, x0
  4168e8:	mov	w0, #0x202c                	// #8236
  4168ec:	strh	w0, [x19], #2
  4168f0:	mov	w2, #0x5                   	// #5
  4168f4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4168f8:	mov	x0, #0x0                   	// #0
  4168fc:	add	x1, x1, #0xd20
  416900:	bl	401c70 <dcgettext@plt>
  416904:	mov	x1, x0
  416908:	ldr	x4, [sp, #96]
  41690c:	mov	w3, w20
  416910:	mov	w2, w20
  416914:	mov	x0, x19
  416918:	bl	401980 <sprintf@plt>
  41691c:	add	w0, w20, #0xa
  416920:	ldp	x25, x26, [sp, #64]
  416924:	add	x0, x19, w0, uxtw
  416928:	b	4165fc <ferror@plt+0x148bc>
  41692c:	mov	x19, x0
  416930:	mov	x4, x2
  416934:	mov	w3, w20
  416938:	mov	w2, w20
  41693c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416940:	add	x1, x1, #0xcb0
  416944:	bl	401980 <sprintf@plt>
  416948:	ldr	w23, [x21, #2840]
  41694c:	add	w0, w20, #0x4
  416950:	add	x0, x19, w0, uxtw
  416954:	b	416548 <ferror@plt+0x14808>
  416958:	mov	w5, #0x6                   	// #6
  41695c:	b	4165ac <ferror@plt+0x1486c>
  416960:	mov	w1, #0x53                  	// #83
  416964:	add	x0, x0, #0x1
  416968:	sturb	w1, [x0, #-1]
  41696c:	b	4166c0 <ferror@plt+0x14980>
  416970:	mov	w1, #0x44                  	// #68
  416974:	add	x0, x0, #0x1
  416978:	sturb	w1, [x0, #-1]
  41697c:	b	4166c0 <ferror@plt+0x14980>
  416980:	ldrh	w1, [x22]
  416984:	sub	w2, w1, #0xb4
  416988:	cmp	w1, #0x3e
  41698c:	and	w2, w2, #0xffff
  416990:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  416994:	b.hi	416b40 <ferror@plt+0x14e00>  // b.pmore
  416998:	mov	x2, #0x10000000            	// #268435456
  41699c:	cmp	x3, x2
  4169a0:	b.eq	416b18 <ferror@plt+0x14dd8>  // b.none
  4169a4:	cmp	w1, #0x28
  4169a8:	b.eq	416b84 <ferror@plt+0x14e44>  // b.none
  4169ac:	tst	x3, #0xff00000
  4169b0:	b.eq	416b68 <ferror@plt+0x14e28>  // b.none
  4169b4:	mov	w1, #0x6f                  	// #111
  4169b8:	and	x27, x27, #0xfffffffff00fffff
  4169bc:	add	x0, x0, #0x1
  4169c0:	sturb	w1, [x0, #-1]
  4169c4:	b	4166c0 <ferror@plt+0x14980>
  4169c8:	cmp	w2, #0x32
  4169cc:	b.ne	416a88 <ferror@plt+0x14d48>  // b.any
  4169d0:	mov	x1, #0x10000000            	// #268435456
  4169d4:	cmp	x3, x1
  4169d8:	b.eq	416c00 <ferror@plt+0x14ec0>  // b.none
  4169dc:	mov	x1, #0x20000000            	// #536870912
  4169e0:	cmp	x3, x1
  4169e4:	b.eq	416c08 <ferror@plt+0x14ec8>  // b.none
  4169e8:	ldr	x1, [sp, #104]
  4169ec:	ldrb	w5, [x1]
  4169f0:	cmp	w5, #0xd
  4169f4:	b.ne	416780 <ferror@plt+0x14a40>  // b.any
  4169f8:	mov	x1, #0x800000000           	// #34359738368
  4169fc:	cmp	x3, x1
  416a00:	b.eq	416c60 <ferror@plt+0x14f20>  // b.none
  416a04:	b.hi	416c38 <ferror@plt+0x14ef8>  // b.pmore
  416a08:	mov	x1, #0x200000000           	// #8589934592
  416a0c:	cmp	x3, x1
  416a10:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416a14:	mov	x1, #0x400000000           	// #17179869184
  416a18:	mov	w5, #0xe                   	// #14
  416a1c:	cmp	x3, x1
  416a20:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416a24:	mov	x1, #0x100000000           	// #4294967296
  416a28:	mov	w5, #0xc                   	// #12
  416a2c:	cmp	x3, x1
  416a30:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416a34:	b	416780 <ferror@plt+0x14a40>
  416a38:	mov	w1, #0x47                  	// #71
  416a3c:	add	x0, x0, #0x1
  416a40:	sturb	w1, [x0, #-1]
  416a44:	b	4166c0 <ferror@plt+0x14980>
  416a48:	mov	w1, #0x41                  	// #65
  416a4c:	add	x0, x0, #0x1
  416a50:	sturb	w1, [x0, #-1]
  416a54:	b	4166c0 <ferror@plt+0x14980>
  416a58:	mov	w1, #0x4d                  	// #77
  416a5c:	add	x0, x0, #0x1
  416a60:	sturb	w1, [x0, #-1]
  416a64:	b	4166c0 <ferror@plt+0x14980>
  416a68:	mov	w1, #0x4c                  	// #76
  416a6c:	add	x0, x0, #0x1
  416a70:	sturb	w1, [x0, #-1]
  416a74:	b	4166c0 <ferror@plt+0x14980>
  416a78:	mov	w1, #0x43                  	// #67
  416a7c:	add	x0, x0, #0x1
  416a80:	sturb	w1, [x0, #-1]
  416a84:	b	4166c0 <ferror@plt+0x14980>
  416a88:	b.ls	416ab8 <ferror@plt+0x14d78>  // b.plast
  416a8c:	cmp	w2, #0x3e
  416a90:	b.eq	416aa4 <ferror@plt+0x14d64>  // b.none
  416a94:	sub	w1, w2, #0xb4
  416a98:	and	w1, w1, #0xffff
  416a9c:	cmp	w1, #0x1
  416aa0:	b.hi	416780 <ferror@plt+0x14a40>  // b.pmore
  416aa4:	mov	x1, #0x40000000            	// #1073741824
  416aa8:	cmp	x3, x1
  416aac:	b.ne	416780 <ferror@plt+0x14a40>  // b.any
  416ab0:	mov	w5, #0x13                  	// #19
  416ab4:	b	4165ac <ferror@plt+0x1486c>
  416ab8:	cmp	w2, #0x2b
  416abc:	b.eq	416aa4 <ferror@plt+0x14d64>  // b.none
  416ac0:	tst	x3, #0xff00000
  416ac4:	b.eq	416788 <ferror@plt+0x14a48>  // b.none
  416ac8:	orr	x24, x24, x3
  416acc:	cbnz	x27, 416570 <ferror@plt+0x14830>
  416ad0:	b	4165f4 <ferror@plt+0x148b4>
  416ad4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  416ad8:	add	x1, x1, #0xcc0
  416adc:	mov	w2, #0x5                   	// #5
  416ae0:	mov	x0, #0x0                   	// #0
  416ae4:	bl	401c70 <dcgettext@plt>
  416ae8:	bl	446940 <warn@@Base>
  416aec:	ldp	x19, x20, [sp, #16]
  416af0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  416af4:	ldp	x21, x22, [sp, #32]
  416af8:	add	x1, x1, #0xbe0
  416afc:	ldp	x23, x24, [sp, #48]
  416b00:	mov	w2, #0x5                   	// #5
  416b04:	ldp	x25, x26, [sp, #64]
  416b08:	mov	x0, #0x0                   	// #0
  416b0c:	ldp	x27, x28, [sp, #80]
  416b10:	ldp	x29, x30, [sp], #112
  416b14:	b	401c70 <dcgettext@plt>
  416b18:	mov	w1, #0x6c                  	// #108
  416b1c:	add	x0, x0, #0x1
  416b20:	sturb	w1, [x0, #-1]
  416b24:	b	4166c0 <ferror@plt+0x14980>
  416b28:	ldrh	w1, [x22]
  416b2c:	sub	w2, w1, #0xb4
  416b30:	cmp	w1, #0x3e
  416b34:	and	w2, w2, #0xffff
  416b38:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  416b3c:	b.ls	4169a4 <ferror@plt+0x14c64>  // b.plast
  416b40:	cmp	w1, #0x28
  416b44:	b.eq	416b84 <ferror@plt+0x14e44>  // b.none
  416b48:	mov	x2, #0x10000000            	// #268435456
  416b4c:	cmp	x3, x2
  416b50:	ccmp	w1, #0x14, #0x0, eq  // eq = none
  416b54:	b.ne	4169ac <ferror@plt+0x14c6c>  // b.any
  416b58:	mov	w1, #0x76                  	// #118
  416b5c:	add	x0, x0, #0x1
  416b60:	sturb	w1, [x0, #-1]
  416b64:	b	4166c0 <ferror@plt+0x14980>
  416b68:	tst	x3, #0xf0000000
  416b6c:	b.eq	416bdc <ferror@plt+0x14e9c>  // b.none
  416b70:	mov	w1, #0x70                  	// #112
  416b74:	and	x27, x27, #0xfffffff
  416b78:	add	x0, x0, #0x1
  416b7c:	sturb	w1, [x0, #-1]
  416b80:	b	4166c0 <ferror@plt+0x14980>
  416b84:	mov	x1, #0x20000000            	// #536870912
  416b88:	cmp	x3, x1
  416b8c:	b.ne	4169ac <ferror@plt+0x14c6c>  // b.any
  416b90:	mov	w1, #0x79                  	// #121
  416b94:	add	x0, x0, #0x1
  416b98:	sturb	w1, [x0, #-1]
  416b9c:	b	4166c0 <ferror@plt+0x14980>
  416ba0:	mov	x1, #0x10000000            	// #268435456
  416ba4:	mov	w5, #0x19                  	// #25
  416ba8:	cmp	x3, x1
  416bac:	b.ne	416780 <ferror@plt+0x14a40>  // b.any
  416bb0:	b	4165ac <ferror@plt+0x1486c>
  416bb4:	mov	x2, #0x20000000            	// #536870912
  416bb8:	cmp	x3, x2
  416bbc:	b.eq	416c30 <ferror@plt+0x14ef0>  // b.none
  416bc0:	cmp	x3, x1
  416bc4:	b.eq	416c20 <ferror@plt+0x14ee0>  // b.none
  416bc8:	mov	x1, #0x10000000            	// #268435456
  416bcc:	cmp	x3, x1
  416bd0:	b.ne	416780 <ferror@plt+0x14a40>  // b.any
  416bd4:	mov	w5, #0x15                  	// #21
  416bd8:	b	4165ac <ferror@plt+0x1486c>
  416bdc:	mov	w1, #0x78                  	// #120
  416be0:	add	x0, x0, #0x1
  416be4:	sturb	w1, [x0, #-1]
  416be8:	b	4166c0 <ferror@plt+0x14980>
  416bec:	ldr	x1, [sp, #96]
  416bf0:	orr	x1, x1, x3
  416bf4:	str	x1, [sp, #96]
  416bf8:	cbnz	x27, 416570 <ferror@plt+0x14830>
  416bfc:	b	4165f4 <ferror@plt+0x148b4>
  416c00:	mov	w5, #0xa                   	// #10
  416c04:	b	4165ac <ferror@plt+0x1486c>
  416c08:	mov	w5, #0xb                   	// #11
  416c0c:	b	4165ac <ferror@plt+0x1486c>
  416c10:	mov	x19, x0
  416c14:	b	416840 <ferror@plt+0x14b00>
  416c18:	mov	x19, x0
  416c1c:	b	416898 <ferror@plt+0x14b58>
  416c20:	mov	w5, #0x17                  	// #23
  416c24:	b	4165ac <ferror@plt+0x1486c>
  416c28:	mov	x19, x0
  416c2c:	b	4168f0 <ferror@plt+0x14bb0>
  416c30:	mov	w5, #0x16                  	// #22
  416c34:	b	4165ac <ferror@plt+0x1486c>
  416c38:	mov	x1, #0x1000000000          	// #68719476736
  416c3c:	cmp	x3, x1
  416c40:	b.eq	416c58 <ferror@plt+0x14f18>  // b.none
  416c44:	mov	x1, #0x2000000000          	// #137438953472
  416c48:	mov	w5, #0x11                  	// #17
  416c4c:	cmp	x3, x1
  416c50:	b.eq	4165ac <ferror@plt+0x1486c>  // b.none
  416c54:	b	416780 <ferror@plt+0x14a40>
  416c58:	mov	w5, #0x10                  	// #16
  416c5c:	b	4165ac <ferror@plt+0x1486c>
  416c60:	mov	w5, #0xf                   	// #15
  416c64:	b	4165ac <ferror@plt+0x1486c>
  416c68:	stp	x29, x30, [sp, #-240]!
  416c6c:	mov	x29, sp
  416c70:	ldr	w3, [x0, #100]
  416c74:	stp	x19, x20, [sp, #16]
  416c78:	mov	x19, x0
  416c7c:	str	xzr, [x0, #112]
  416c80:	cbnz	w3, 416ca8 <ferror@plt+0x14f68>
  416c84:	ldr	x0, [x0, #56]
  416c88:	cbnz	x0, 417990 <ferror@plt+0x15c50>
  416c8c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  416c90:	ldr	w0, [x0, #3936]
  416c94:	cbnz	w0, 417b54 <ferror@plt+0x15e14>
  416c98:	mov	w0, #0x1                   	// #1
  416c9c:	ldp	x19, x20, [sp, #16]
  416ca0:	ldp	x29, x30, [sp], #240
  416ca4:	ret
  416ca8:	stp	x21, x22, [sp, #32]
  416cac:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  416cb0:	add	x20, x22, #0x420
  416cb4:	ldr	w0, [x20, #2880]
  416cb8:	cbz	w0, 416cc4 <ferror@plt+0x14f84>
  416cbc:	ldr	w0, [x20, #1316]
  416cc0:	cbz	w0, 417b70 <ferror@plt+0x15e30>
  416cc4:	ldr	w0, [x22, #1056]
  416cc8:	mov	w1, #0x0                   	// #0
  416ccc:	cbz	w0, 416fa8 <ferror@plt+0x15268>
  416cd0:	mov	x0, x19
  416cd4:	bl	406790 <ferror@plt+0x4a50>
  416cd8:	cbz	w0, 416fb4 <ferror@plt+0x15274>
  416cdc:	ldr	w0, [x19, #104]
  416ce0:	stp	x23, x24, [sp, #48]
  416ce4:	stp	x25, x26, [sp, #64]
  416ce8:	stp	x27, x28, [sp, #80]
  416cec:	ldr	x28, [x19, #112]
  416cf0:	cbnz	w0, 417920 <ferror@plt+0x15be0>
  416cf4:	ldr	w3, [x22, #1056]
  416cf8:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  416cfc:	ldrh	w0, [x19, #82]
  416d00:	mov	w1, #0x4                   	// #4
  416d04:	cmp	w3, #0x0
  416d08:	mov	w2, #0x8                   	// #8
  416d0c:	csel	w1, w1, w2, ne  // ne = any
  416d10:	str	w1, [x21, #620]
  416d14:	str	xzr, [x20, #664]
  416d18:	cmp	w0, #0x2f
  416d1c:	str	xzr, [x20, #1120]
  416d20:	str	xzr, [x20, #1592]
  416d24:	str	xzr, [x20, #1792]
  416d28:	b.hi	417598 <ferror@plt+0x15858>  // b.pmore
  416d2c:	cmp	w0, #0x2d
  416d30:	b.hi	4183c4 <ferror@plt+0x16684>  // b.pmore
  416d34:	and	w0, w0, #0xfffffffd
  416d38:	cmp	w0, w2
  416d3c:	b.eq	41838c <ferror@plt+0x1664c>  // b.none
  416d40:	ldr	w0, [x19, #100]
  416d44:	cbz	w0, 416fc8 <ferror@plt+0x15288>
  416d48:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  416d4c:	adrp	x24, 44d000 <warn@@Base+0x66c0>
  416d50:	add	x23, x23, #0xc38
  416d54:	add	x24, x24, #0xca0
  416d58:	mov	w21, #0x0                   	// #0
  416d5c:	nop
  416d60:	cbz	x28, 4174e0 <ferror@plt+0x157a0>
  416d64:	ldr	x0, [x19, #128]
  416d68:	cbz	x0, 417584 <ferror@plt+0x15844>
  416d6c:	ldr	x1, [x19, #136]
  416d70:	ldr	w3, [x28]
  416d74:	add	x27, x0, x3
  416d78:	cmp	x3, x1
  416d7c:	b.cs	41702c <ferror@plt+0x152ec>  // b.hs, b.nlast
  416d80:	ldr	w1, [x28, #4]
  416d84:	cmp	w1, #0xb
  416d88:	b.eq	416fe4 <ferror@plt+0x152a4>  // b.none
  416d8c:	cmp	w1, #0x3
  416d90:	b.eq	417044 <ferror@plt+0x15304>  // b.none
  416d94:	cmp	w1, #0x12
  416d98:	b.eq	417630 <ferror@plt+0x158f0>  // b.none
  416d9c:	cmp	w1, #0x2
  416da0:	b.eq	4174fc <ferror@plt+0x157bc>  // b.none
  416da4:	cmp	w1, #0x11
  416da8:	b.ne	41767c <ferror@plt+0x1593c>  // b.any
  416dac:	ldr	x2, [x28, #56]
  416db0:	cmp	x2, #0x4
  416db4:	b.ne	417a9c <ferror@plt+0x15d5c>  // b.any
  416db8:	ldr	w0, [x19, #100]
  416dbc:	add	w21, w21, #0x1
  416dc0:	add	x28, x28, #0x50
  416dc4:	cmp	w0, w21
  416dc8:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  416dcc:	nop
  416dd0:	ldr	w1, [x20, #2880]
  416dd4:	cbz	w1, 416fd0 <ferror@plt+0x15290>
  416dd8:	cmp	w0, #0x1
  416ddc:	b.ls	418370 <ferror@plt+0x16630>  // b.plast
  416de0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  416de4:	add	x1, x1, #0x1e0
  416de8:	mov	w2, #0x5                   	// #5
  416dec:	mov	x0, #0x0                   	// #0
  416df0:	bl	401c70 <dcgettext@plt>
  416df4:	bl	401cc0 <printf@plt>
  416df8:	ldr	w1, [x22, #1056]
  416dfc:	ldr	w0, [x20, #2840]
  416e00:	cbz	w1, 418314 <ferror@plt+0x165d4>
  416e04:	cbz	w0, 418484 <ferror@plt+0x16744>
  416e08:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  416e0c:	add	x1, x1, #0x210
  416e10:	mov	w2, #0x5                   	// #5
  416e14:	mov	x0, #0x0                   	// #0
  416e18:	bl	401c70 <dcgettext@plt>
  416e1c:	bl	401cc0 <printf@plt>
  416e20:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  416e24:	add	x1, x1, #0x220
  416e28:	mov	w2, #0x5                   	// #5
  416e2c:	mov	x0, #0x0                   	// #0
  416e30:	bl	401c70 <dcgettext@plt>
  416e34:	bl	401cc0 <printf@plt>
  416e38:	ldr	w0, [x20, #2840]
  416e3c:	cbnz	w0, 41840c <ferror@plt+0x166cc>
  416e40:	ldr	w1, [x19, #100]
  416e44:	ldr	x21, [x19, #112]
  416e48:	cbz	w1, 417768 <ferror@plt+0x15a28>
  416e4c:	mov	x24, #0x84c                 	// #2124
  416e50:	adrp	x27, 478000 <warn@@Base+0x316c0>
  416e54:	movk	x24, #0x4, lsl #16
  416e58:	add	x27, x27, #0x3e0
  416e5c:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  416e60:	adrp	x25, 453000 <warn@@Base+0xc6c0>
  416e64:	mov	w26, #0xfffe                	// #65534
  416e68:	movk	x24, #0x800, lsl #32
  416e6c:	add	x23, x23, #0x268
  416e70:	add	x25, x25, #0x610
  416e74:	add	x0, x27, #0xd70
  416e78:	mov	w22, #0x0                   	// #0
  416e7c:	movk	w26, #0x5fff, lsl #16
  416e80:	movk	x24, #0x4000, lsl #48
  416e84:	str	x0, [sp, #104]
  416e88:	ldr	w0, [x21, #4]
  416e8c:	cmp	w0, #0x10
  416e90:	b.hi	417c58 <ferror@plt+0x15f18>  // b.pmore
  416e94:	cmp	w0, #0xd
  416e98:	b.hi	4182fc <ferror@plt+0x165bc>  // b.pmore
  416e9c:	cmp	w0, #0x5
  416ea0:	b.eq	417c7c <ferror@plt+0x15f3c>  // b.none
  416ea4:	b.ls	417c1c <ferror@plt+0x15edc>  // b.plast
  416ea8:	cmp	w0, #0x9
  416eac:	b.eq	417c2c <ferror@plt+0x15eec>  // b.none
  416eb0:	cmp	w0, #0xb
  416eb4:	b.ne	417be8 <ferror@plt+0x15ea8>  // b.any
  416eb8:	ldr	w2, [x21, #40]
  416ebc:	cmp	w2, #0x0
  416ec0:	ccmp	w2, w1, #0x2, ne  // ne = any
  416ec4:	b.cc	417c00 <ferror@plt+0x15ec0>  // b.lo, b.ul, b.last
  416ec8:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  416ecc:	add	x1, x1, #0x4c8
  416ed0:	mov	w2, #0x5                   	// #5
  416ed4:	mov	x0, #0x0                   	// #0
  416ed8:	bl	401c70 <dcgettext@plt>
  416edc:	ldr	w2, [x21, #40]
  416ee0:	mov	w1, w22
  416ee4:	bl	446940 <warn@@Base>
  416ee8:	ldr	w0, [x21, #4]
  416eec:	cmp	w0, #0x12
  416ef0:	b.hi	416f28 <ferror@plt+0x151e8>  // b.pmore
  416ef4:	mov	x1, #0x1                   	// #1
  416ef8:	mov	x2, #0xc060                	// #49248
  416efc:	movk	x2, #0x5, lsl #16
  416f00:	lsl	x1, x1, x0
  416f04:	tst	x1, x2
  416f08:	b.ne	417d70 <ferror@plt+0x16030>  // b.any
  416f0c:	mov	x2, #0x804                 	// #2052
  416f10:	movk	x2, #0x2, lsl #16
  416f14:	tst	x1, x2
  416f18:	b.ne	417cdc <ferror@plt+0x15f9c>  // b.any
  416f1c:	mov	x2, #0x210                 	// #528
  416f20:	tst	x1, x2
  416f24:	b.ne	41800c <ferror@plt+0x162cc>  // b.any
  416f28:	cmp	w0, #0x8
  416f2c:	b.ne	417cbc <ferror@plt+0x15f7c>  // b.any
  416f30:	mov	w1, w22
  416f34:	mov	x0, x25
  416f38:	bl	401cc0 <printf@plt>
  416f3c:	ldr	w0, [x20, #2840]
  416f40:	cbnz	w0, 417f20 <ferror@plt+0x161e0>
  416f44:	ldr	x1, [x19, #128]
  416f48:	cbz	x1, 4182bc <ferror@plt+0x1657c>
  416f4c:	ldr	x2, [x19, #136]
  416f50:	ldr	w0, [x21]
  416f54:	add	x1, x1, x0
  416f58:	cmp	x0, x2
  416f5c:	b.cs	418160 <ferror@plt+0x16420>  // b.hs, b.nlast
  416f60:	mov	w0, #0xffffffef            	// #-17
  416f64:	bl	404cb0 <ferror@plt+0x2f70>
  416f68:	ldr	w1, [x23]
  416f6c:	adrp	x4, 452000 <warn@@Base+0xb6c0>
  416f70:	ldr	w28, [x21, #4]
  416f74:	add	x0, x4, #0xd40
  416f78:	cmp	w1, #0x0
  416f7c:	adrp	x4, 452000 <warn@@Base+0xb6c0>
  416f80:	add	x4, x4, #0xd38
  416f84:	csel	x4, x4, x0, ne  // ne = any
  416f88:	cmp	w28, #0x12
  416f8c:	b.hi	417ba0 <ferror@plt+0x15e60>  // b.pmore
  416f90:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  416f94:	add	x0, x0, #0xf90
  416f98:	ldrh	w0, [x0, w28, uxtw #1]
  416f9c:	adr	x1, 416fa8 <ferror@plt+0x15268>
  416fa0:	add	x0, x1, w0, sxth #2
  416fa4:	br	x0
  416fa8:	mov	x0, x19
  416fac:	bl	406a88 <ferror@plt+0x4d48>
  416fb0:	cbnz	w0, 416cdc <ferror@plt+0x14f9c>
  416fb4:	mov	w0, #0x0                   	// #0
  416fb8:	ldp	x19, x20, [sp, #16]
  416fbc:	ldp	x21, x22, [sp, #32]
  416fc0:	ldp	x29, x30, [sp], #240
  416fc4:	ret
  416fc8:	ldr	w0, [x20, #2880]
  416fcc:	cbnz	w0, 418370 <ferror@plt+0x16630>
  416fd0:	ldp	x21, x22, [sp, #32]
  416fd4:	ldp	x23, x24, [sp, #48]
  416fd8:	ldp	x25, x26, [sp, #64]
  416fdc:	ldp	x27, x28, [sp, #80]
  416fe0:	b	416c98 <ferror@plt+0x14f58>
  416fe4:	ldr	x0, [x20, #1592]
  416fe8:	cbnz	x0, 4175c8 <ferror@plt+0x15888>
  416fec:	ldr	w0, [x20]
  416ff0:	ldr	x2, [x28, #56]
  416ff4:	cbz	w0, 41765c <ferror@plt+0x1591c>
  416ff8:	cmp	x2, #0x10
  416ffc:	b.ne	417a2c <ferror@plt+0x15cec>  // b.any
  417000:	add	x2, x20, #0x630
  417004:	mov	x1, x28
  417008:	mov	x0, x19
  41700c:	bl	405c70 <ferror@plt+0x3f30>
  417010:	str	x0, [x20, #1592]
  417014:	ldr	w0, [x19, #100]
  417018:	add	w21, w21, #0x1
  41701c:	add	x28, x28, #0x50
  417020:	cmp	w0, w21
  417024:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417028:	b	416dd0 <ferror@plt+0x15090>
  41702c:	mov	x1, x23
  417030:	mov	w2, #0x5                   	// #5
  417034:	mov	x0, #0x0                   	// #0
  417038:	bl	401c70 <dcgettext@plt>
  41703c:	mov	x27, x0
  417040:	b	416d80 <ferror@plt+0x15040>
  417044:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417048:	mov	x0, x27
  41704c:	add	x1, x1, #0xe8
  417050:	bl	401ba0 <strcmp@plt>
  417054:	cbz	w0, 4175f8 <ferror@plt+0x158b8>
  417058:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41705c:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417060:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417064:	adrp	x6, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417068:	ldr	w3, [x4, #600]
  41706c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417070:	ldr	w7, [x1, #628]
  417074:	adrp	x5, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417078:	ldr	w9, [x2, #640]
  41707c:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417080:	ldr	w6, [x6, #592]
  417084:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417088:	ldr	w10, [x0, #584]
  41708c:	orr	w0, w3, w7
  417090:	str	w3, [sp, #104]
  417094:	adrp	x8, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417098:	ldr	w3, [x5, #588]
  41709c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4170a0:	orr	w5, w6, w9
  4170a4:	str	w7, [sp, #112]
  4170a8:	ldr	w7, [x4, #644]
  4170ac:	orr	w0, w0, w5
  4170b0:	stp	w6, w9, [sp, #132]
  4170b4:	orr	w5, w10, w3
  4170b8:	ldr	w9, [x1, #576]
  4170bc:	adrp	x6, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4170c0:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4170c4:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4170c8:	orr	w0, w0, w5
  4170cc:	orr	w5, w7, w9
  4170d0:	str	w3, [sp, #120]
  4170d4:	orr	w0, w0, w5
  4170d8:	ldr	w3, [x8, #596]
  4170dc:	ldr	w8, [x2, #632]
  4170e0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4170e4:	ldr	w5, [x1, #660]
  4170e8:	ldr	w6, [x6, #608]
  4170ec:	orr	w1, w3, w8
  4170f0:	ldr	w26, [x20, #2884]
  4170f4:	orr	w0, w0, w1
  4170f8:	ldr	w25, [x4, #580]
  4170fc:	orr	w1, w6, w5
  417100:	ldr	w2, [x2, #652]
  417104:	orr	w0, w0, w1
  417108:	orr	w25, w26, w25
  41710c:	str	w10, [sp, #140]
  417110:	str	w2, [sp, #144]
  417114:	orr	w1, w2, w25
  417118:	str	w8, [sp, #152]
  41711c:	orr	w0, w0, w1
  417120:	stp	w7, w9, [sp, #156]
  417124:	str	w3, [sp, #164]
  417128:	stp	w6, w5, [sp, #168]
  41712c:	cbnz	w0, 41722c <ferror@plt+0x154ec>
  417130:	ldr	w0, [sp, #120]
  417134:	cbz	w0, 41714c <ferror@plt+0x1540c>
  417138:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41713c:	mov	x0, x27
  417140:	add	x1, x1, #0x188
  417144:	bl	401ba0 <strcmp@plt>
  417148:	cbz	w0, 417200 <ferror@plt+0x154c0>
  41714c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417150:	ldr	w0, [x0, #656]
  417154:	cbz	w0, 417180 <ferror@plt+0x15440>
  417158:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41715c:	mov	x0, x27
  417160:	add	x1, x1, #0x198
  417164:	bl	401ba0 <strcmp@plt>
  417168:	cbz	w0, 417200 <ferror@plt+0x154c0>
  41716c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417170:	mov	x0, x27
  417174:	add	x1, x1, #0x1a8
  417178:	bl	401ba0 <strcmp@plt>
  41717c:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417180:	cbnz	w26, 418770 <ferror@plt+0x16a30>
  417184:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417188:	ldr	w0, [x0, #636]
  41718c:	cbnz	w0, 4188b0 <ferror@plt+0x16b70>
  417190:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417194:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  417198:	ldr	w26, [x1, #624]
  41719c:	ldr	w0, [x0, #612]
  4171a0:	orr	w0, w26, w0
  4171a4:	cbz	w0, 418864 <ferror@plt+0x16b24>
  4171a8:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4171ac:	mov	x2, #0x7                   	// #7
  4171b0:	add	x1, x1, #0x8e0
  4171b4:	mov	x0, x27
  4171b8:	add	x25, x27, x2
  4171bc:	bl	401a50 <strncmp@plt>
  4171c0:	cbnz	w0, 418864 <ferror@plt+0x16b24>
  4171c4:	cbz	w26, 4171dc <ferror@plt+0x1549c>
  4171c8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4171cc:	mov	x0, x25
  4171d0:	add	x1, x1, #0xa78
  4171d4:	bl	401ba0 <strcmp@plt>
  4171d8:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4171dc:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4171e0:	ldr	w0, [x0, #612]
  4171e4:	cbz	w0, 416db8 <ferror@plt+0x15078>
  4171e8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4171ec:	mov	x0, x25
  4171f0:	add	x1, x1, #0xa98
  4171f4:	bl	401ba0 <strcmp@plt>
  4171f8:	cbnz	w0, 416db8 <ferror@plt+0x15078>
  4171fc:	nop
  417200:	mov	w2, w21
  417204:	add	x0, x19, #0x90
  417208:	add	x1, x19, #0x98
  41720c:	mov	w3, #0x4                   	// #4
  417210:	bl	40f520 <ferror@plt+0xd7e0>
  417214:	add	w21, w21, #0x1
  417218:	ldr	w0, [x19, #100]
  41721c:	add	x28, x28, #0x50
  417220:	cmp	w0, w21
  417224:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417228:	b	416dd0 <ferror@plt+0x15090>
  41722c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417230:	mov	x0, x27
  417234:	add	x1, x1, #0x130
  417238:	mov	x2, #0x7                   	// #7
  41723c:	bl	401a50 <strncmp@plt>
  417240:	cbnz	w0, 417b1c <ferror@plt+0x15ddc>
  417244:	ldrb	w0, [x27, #1]
  417248:	cmp	w0, #0x7a
  41724c:	cinc	x3, x27, eq  // eq = none
  417250:	add	x3, x3, #0x7
  417254:	cbnz	w26, 417200 <ferror@plt+0x154c0>
  417258:	cbz	w25, 417298 <ferror@plt+0x15558>
  41725c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417260:	mov	x0, x3
  417264:	add	x1, x1, #0xcf8
  417268:	mov	x2, #0x4                   	// #4
  41726c:	str	x3, [sp, #144]
  417270:	bl	401a50 <strncmp@plt>
  417274:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417278:	ldr	x3, [sp, #144]
  41727c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417280:	mov	x2, #0x5                   	// #5
  417284:	add	x1, x1, #0xd30
  417288:	mov	x0, x3
  41728c:	bl	401a50 <strncmp@plt>
  417290:	ldr	x3, [sp, #144]
  417294:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417298:	ldr	w0, [sp, #104]
  41729c:	cbnz	w0, 4184a0 <ferror@plt+0x16760>
  4172a0:	ldr	w0, [sp, #112]
  4172a4:	cbz	w0, 4172e0 <ferror@plt+0x155a0>
  4172a8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4172ac:	mov	x0, x3
  4172b0:	add	x1, x1, #0xae8
  4172b4:	str	x3, [sp, #104]
  4172b8:	bl	401ba0 <strcmp@plt>
  4172bc:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4172c0:	ldr	x3, [sp, #104]
  4172c4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4172c8:	mov	x2, #0x5                   	// #5
  4172cc:	add	x1, x1, #0x148
  4172d0:	mov	x0, x3
  4172d4:	bl	401a50 <strncmp@plt>
  4172d8:	ldr	x3, [sp, #104]
  4172dc:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4172e0:	ldr	w0, [sp, #132]
  4172e4:	cbz	w0, 418738 <ferror@plt+0x169f8>
  4172e8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4172ec:	mov	x0, x3
  4172f0:	add	x1, x1, #0xb08
  4172f4:	mov	x2, #0x8                   	// #8
  4172f8:	str	x3, [sp, #104]
  4172fc:	bl	401a50 <strncmp@plt>
  417300:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417304:	ldr	w0, [sp, #136]
  417308:	ldr	x3, [sp, #104]
  41730c:	cbnz	w0, 418a44 <ferror@plt+0x16d04>
  417310:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417314:	add	x1, x1, #0xb38
  417318:	mov	x2, #0xc                   	// #12
  41731c:	mov	x0, x3
  417320:	str	x3, [sp, #104]
  417324:	bl	401a50 <strncmp@plt>
  417328:	ldr	x3, [sp, #104]
  41732c:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417330:	ldr	w0, [sp, #140]
  417334:	cbz	w0, 417358 <ferror@plt+0x15618>
  417338:	mov	x0, x3
  41733c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417340:	mov	x2, #0x7                   	// #7
  417344:	add	x1, x1, #0xa98
  417348:	str	x3, [sp, #104]
  41734c:	bl	401a50 <strncmp@plt>
  417350:	ldr	x3, [sp, #104]
  417354:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417358:	ldr	w0, [sp, #152]
  41735c:	cbz	w0, 41739c <ferror@plt+0x1565c>
  417360:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417364:	mov	x0, x3
  417368:	add	x1, x1, #0xc88
  41736c:	mov	x2, #0x6                   	// #6
  417370:	str	x3, [sp, #104]
  417374:	bl	401a50 <strncmp@plt>
  417378:	cbz	w0, 417200 <ferror@plt+0x154c0>
  41737c:	ldr	x3, [sp, #104]
  417380:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417384:	mov	x2, #0x8                   	// #8
  417388:	add	x1, x1, #0xca8
  41738c:	mov	x0, x3
  417390:	bl	401a50 <strncmp@plt>
  417394:	ldr	x3, [sp, #104]
  417398:	cbz	w0, 417200 <ferror@plt+0x154c0>
  41739c:	ldr	w0, [sp, #120]
  4173a0:	cbz	w0, 4173c4 <ferror@plt+0x15684>
  4173a4:	mov	x0, x3
  4173a8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4173ac:	mov	x2, #0x5                   	// #5
  4173b0:	add	x1, x1, #0xab8
  4173b4:	str	x3, [sp, #104]
  4173b8:	bl	401a50 <strncmp@plt>
  4173bc:	ldr	x3, [sp, #104]
  4173c0:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4173c4:	ldr	w0, [sp, #156]
  4173c8:	cbz	w0, 417408 <ferror@plt+0x156c8>
  4173cc:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4173d0:	mov	x0, x3
  4173d4:	add	x1, x1, #0xb60
  4173d8:	mov	x2, #0x7                   	// #7
  4173dc:	str	x3, [sp, #104]
  4173e0:	bl	401a50 <strncmp@plt>
  4173e4:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4173e8:	ldr	x3, [sp, #104]
  4173ec:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4173f0:	mov	x2, #0x5                   	// #5
  4173f4:	add	x1, x1, #0xb80
  4173f8:	mov	x0, x3
  4173fc:	bl	401a50 <strncmp@plt>
  417400:	ldr	x3, [sp, #104]
  417404:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417408:	ldr	w0, [sp, #160]
  41740c:	cbz	w0, 417430 <ferror@plt+0x156f0>
  417410:	mov	x0, x3
  417414:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  417418:	mov	x2, #0x3                   	// #3
  41741c:	add	x1, x1, #0xba0
  417420:	str	x3, [sp, #104]
  417424:	bl	401a50 <strncmp@plt>
  417428:	ldr	x3, [sp, #104]
  41742c:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417430:	ldr	w0, [sp, #164]
  417434:	cbz	w0, 417474 <ferror@plt+0x15734>
  417438:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  41743c:	mov	x0, x3
  417440:	add	x1, x1, #0xbe8
  417444:	mov	x2, #0x3                   	// #3
  417448:	str	x3, [sp, #104]
  41744c:	bl	401a50 <strncmp@plt>
  417450:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417454:	ldr	x3, [sp, #104]
  417458:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  41745c:	mov	x2, #0x8                   	// #8
  417460:	add	x1, x1, #0xc08
  417464:	mov	x0, x3
  417468:	bl	401a50 <strncmp@plt>
  41746c:	ldr	x3, [sp, #104]
  417470:	cbz	w0, 417200 <ferror@plt+0x154c0>
  417474:	ldr	w0, [sp, #168]
  417478:	cbz	w0, 41749c <ferror@plt+0x1575c>
  41747c:	mov	x0, x3
  417480:	adrp	x1, 487000 <warn@@Base+0x406c0>
  417484:	mov	x2, #0x4                   	// #4
  417488:	add	x1, x1, #0x5f0
  41748c:	str	x3, [sp, #104]
  417490:	bl	401a50 <strncmp@plt>
  417494:	ldr	x3, [sp, #104]
  417498:	cbz	w0, 417200 <ferror@plt+0x154c0>
  41749c:	ldr	w0, [sp, #172]
  4174a0:	cbz	w0, 416db8 <ferror@plt+0x15078>
  4174a4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4174a8:	mov	x0, x3
  4174ac:	add	x1, x1, #0x150
  4174b0:	mov	x2, #0x8                   	// #8
  4174b4:	str	x3, [sp, #104]
  4174b8:	bl	401a50 <strncmp@plt>
  4174bc:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4174c0:	ldr	x3, [sp, #104]
  4174c4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4174c8:	mov	x2, #0x8                   	// #8
  4174cc:	add	x1, x1, #0x160
  4174d0:	mov	x0, x3
  4174d4:	bl	401a50 <strncmp@plt>
  4174d8:	cbnz	w0, 416db8 <ferror@plt+0x15078>
  4174dc:	b	417200 <ferror@plt+0x154c0>
  4174e0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4174e4:	mov	w2, #0x5                   	// #5
  4174e8:	add	x1, x1, #0xc98
  4174ec:	mov	x0, #0x0                   	// #0
  4174f0:	bl	401c70 <dcgettext@plt>
  4174f4:	mov	x27, x0
  4174f8:	b	416d80 <ferror@plt+0x15040>
  4174fc:	ldr	w0, [x20]
  417500:	mov	x25, #0x10                  	// #16
  417504:	ldr	x2, [x28, #56]
  417508:	cmp	w0, #0x0
  41750c:	mov	x0, #0x18                  	// #24
  417510:	csel	x25, x25, x0, ne  // ne = any
  417514:	cmp	x2, x25
  417518:	b.eq	416db8 <ferror@plt+0x15078>  // b.none
  41751c:	add	x0, sp, #0xc8
  417520:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  417524:	add	x1, x1, #0x930
  417528:	bl	401980 <sprintf@plt>
  41752c:	mov	w2, #0x5                   	// #5
  417530:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417534:	mov	x0, #0x0                   	// #0
  417538:	add	x1, x1, #0x78
  41753c:	bl	401c70 <dcgettext@plt>
  417540:	add	x28, x28, #0x50
  417544:	mov	w1, w21
  417548:	add	x2, sp, #0xc8
  41754c:	bl	446368 <error@@Base>
  417550:	add	w21, w21, #0x1
  417554:	mov	w2, #0x5                   	// #5
  417558:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41755c:	mov	x0, #0x0                   	// #0
  417560:	add	x1, x1, #0xa8
  417564:	bl	401c70 <dcgettext@plt>
  417568:	mov	w1, w25
  41756c:	bl	446368 <error@@Base>
  417570:	ldr	w0, [x19, #100]
  417574:	stur	x25, [x28, #-24]
  417578:	cmp	w0, w21
  41757c:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417580:	b	416dd0 <ferror@plt+0x15090>
  417584:	mov	x1, x24
  417588:	mov	w2, #0x5                   	// #5
  41758c:	bl	401c70 <dcgettext@plt>
  417590:	mov	x27, x0
  417594:	b	416d80 <ferror@plt+0x15040>
  417598:	cmp	w0, #0x78
  41759c:	b.eq	4175ac <ferror@plt+0x1586c>  // b.none
  4175a0:	mov	w1, #0xfeb0                	// #65200
  4175a4:	cmp	w0, w1
  4175a8:	b.ne	416d40 <ferror@plt+0x15000>  // b.any
  4175ac:	ldr	x0, [x19, #72]
  4175b0:	and	x0, x0, #0x7f
  4175b4:	cmp	x0, #0x75
  4175b8:	b.ne	416d40 <ferror@plt+0x15000>  // b.any
  4175bc:	mov	w0, #0x2                   	// #2
  4175c0:	str	w0, [x21, #620]
  4175c4:	b	416d40 <ferror@plt+0x15000>
  4175c8:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4175cc:	add	x1, x1, #0x48
  4175d0:	mov	w2, #0x5                   	// #5
  4175d4:	mov	x0, #0x0                   	// #0
  4175d8:	bl	401c70 <dcgettext@plt>
  4175dc:	add	w21, w21, #0x1
  4175e0:	bl	446368 <error@@Base>
  4175e4:	add	x28, x28, #0x50
  4175e8:	ldr	w0, [x19, #100]
  4175ec:	cmp	w0, w21
  4175f0:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  4175f4:	b	416dd0 <ferror@plt+0x15090>
  4175f8:	ldr	x0, [x20, #1120]
  4175fc:	cbz	x0, 417a38 <ferror@plt+0x15cf8>
  417600:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417604:	add	x1, x1, #0xf0
  417608:	mov	w2, #0x5                   	// #5
  41760c:	mov	x0, #0x0                   	// #0
  417610:	bl	401c70 <dcgettext@plt>
  417614:	add	w21, w21, #0x1
  417618:	bl	446368 <error@@Base>
  41761c:	add	x28, x28, #0x50
  417620:	ldr	w0, [x19, #100]
  417624:	cmp	w0, w21
  417628:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  41762c:	b	416dd0 <ferror@plt+0x15090>
  417630:	mov	x0, #0x10                  	// #16
  417634:	bl	44a820 <warn@@Base+0x3ee0>
  417638:	ldr	x1, [x20, #664]
  41763c:	stp	x28, x1, [x0]
  417640:	add	w21, w21, #0x1
  417644:	str	x0, [x20, #664]
  417648:	add	x28, x28, #0x50
  41764c:	ldr	w0, [x19, #100]
  417650:	cmp	w0, w21
  417654:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417658:	b	416dd0 <ferror@plt+0x15090>
  41765c:	cmp	x2, #0x18
  417660:	b.ne	4179b8 <ferror@plt+0x15c78>  // b.any
  417664:	add	x2, x20, #0x630
  417668:	mov	x1, x28
  41766c:	mov	x0, x19
  417670:	bl	4060b8 <ferror@plt+0x4378>
  417674:	str	x0, [x20, #1592]
  417678:	b	417014 <ferror@plt+0x152d4>
  41767c:	cmp	w1, #0x9
  417680:	b.ne	417b08 <ferror@plt+0x15dc8>  // b.any
  417684:	ldr	w0, [x20]
  417688:	mov	x25, #0x8                   	// #8
  41768c:	ldr	x2, [x28, #56]
  417690:	cmp	w0, #0x0
  417694:	mov	x0, #0x10                  	// #16
  417698:	csel	x25, x25, x0, ne  // ne = any
  41769c:	cmp	x2, x25
  4176a0:	b.eq	416db8 <ferror@plt+0x15078>  // b.none
  4176a4:	b	41751c <ferror@plt+0x157dc>
  4176a8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4176ac:	add	x1, x1, #0xdb0
  4176b0:	mov	x0, x4
  4176b4:	bl	401cc0 <printf@plt>
  4176b8:	ldr	w0, [x20]
  4176bc:	cbnz	w0, 4177ec <ferror@plt+0x15aac>
  4176c0:	ldr	w0, [x23]
  4176c4:	cbnz	w0, 4180d0 <ferror@plt+0x16390>
  4176c8:	ldr	w0, [x20, #2840]
  4176cc:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  4176d0:	ldr	x1, [x28, #1040]
  4176d4:	cbz	w0, 418044 <ferror@plt+0x16304>
  4176d8:	mov	w0, #0x20                  	// #32
  4176dc:	bl	401990 <putc@plt>
  4176e0:	ldr	x0, [x21, #16]
  4176e4:	mov	w1, #0x6                   	// #6
  4176e8:	bl	4040e0 <ferror@plt+0x23a0>
  4176ec:	ldr	x1, [x21, #24]
  4176f0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4176f4:	add	x0, x0, #0x708
  4176f8:	bl	401cc0 <printf@plt>
  4176fc:	ldr	w1, [x21, #40]
  417700:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  417704:	add	x0, x0, #0x718
  417708:	bl	401cc0 <printf@plt>
  41770c:	ldr	x0, [x21, #32]
  417710:	mov	w1, #0x6                   	// #6
  417714:	bl	4040e0 <ferror@plt+0x23a0>
  417718:	ldr	x1, [x28, #1040]
  41771c:	mov	w0, #0x20                  	// #32
  417720:	bl	401990 <putc@plt>
  417724:	ldr	x0, [x21, #56]
  417728:	mov	w1, #0x6                   	// #6
  41772c:	bl	4040e0 <ferror@plt+0x23a0>
  417730:	ldr	w1, [x21, #44]
  417734:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  417738:	ldr	x2, [x21, #48]
  41773c:	add	x0, x0, #0x728
  417740:	bl	401cc0 <printf@plt>
  417744:	ldr	w0, [x20, #2840]
  417748:	cbnz	w0, 417f44 <ferror@plt+0x16204>
  41774c:	ldr	w1, [x19, #100]
  417750:	add	w22, w22, #0x1
  417754:	add	x21, x21, #0x50
  417758:	cmp	w1, w22
  41775c:	b.hi	416e88 <ferror@plt+0x15148>  // b.pmore
  417760:	ldr	w0, [x20, #2840]
  417764:	cbnz	w0, 416fd0 <ferror@plt+0x15290>
  417768:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41776c:	add	x1, x1, #0x7b8
  417770:	mov	w2, #0x5                   	// #5
  417774:	mov	x0, #0x0                   	// #0
  417778:	bl	401c70 <dcgettext@plt>
  41777c:	bl	401cc0 <printf@plt>
  417780:	ldrh	w1, [x19, #82]
  417784:	sub	w0, w1, #0xb4
  417788:	cmp	w1, #0x3e
  41778c:	and	w0, w0, #0xffff
  417790:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  417794:	b.hi	4184c4 <ferror@plt+0x16784>  // b.pmore
  417798:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41779c:	add	x1, x1, #0x898
  4177a0:	mov	w2, #0x5                   	// #5
  4177a4:	mov	x0, #0x0                   	// #0
  4177a8:	bl	401c70 <dcgettext@plt>
  4177ac:	bl	401cc0 <printf@plt>
  4177b0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4177b4:	add	x0, x0, #0x8c8
  4177b8:	bl	401b70 <puts@plt>
  4177bc:	mov	w0, #0x1                   	// #1
  4177c0:	ldp	x21, x22, [sp, #32]
  4177c4:	ldp	x23, x24, [sp, #48]
  4177c8:	ldp	x25, x26, [sp, #64]
  4177cc:	ldp	x27, x28, [sp, #80]
  4177d0:	b	416c9c <ferror@plt+0x14f5c>
  4177d4:	mov	x0, x4
  4177d8:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4177dc:	add	x1, x1, #0xaa8
  4177e0:	bl	401cc0 <printf@plt>
  4177e4:	ldr	w0, [x20]
  4177e8:	cbz	w0, 4176c0 <ferror@plt+0x15980>
  4177ec:	ldr	x0, [x21, #16]
  4177f0:	mov	w1, #0x6                   	// #6
  4177f4:	bl	4040e0 <ferror@plt+0x23a0>
  4177f8:	ldp	x1, x2, [x21, #24]
  4177fc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  417800:	ldr	x3, [x21, #56]
  417804:	add	x0, x0, #0x670
  417808:	bl	401cc0 <printf@plt>
  41780c:	ldr	w0, [x20, #2840]
  417810:	cbz	w0, 41824c <ferror@plt+0x1650c>
  417814:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  417818:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  41781c:	mov	x2, #0x2                   	// #2
  417820:	add	x0, x0, #0xf70
  417824:	ldr	x3, [x1, #1040]
  417828:	mov	x1, #0x1                   	// #1
  41782c:	bl	401c10 <fwrite@plt>
  417830:	ldr	w0, [x19, #100]
  417834:	ldr	w1, [x21, #40]
  417838:	ldr	w4, [x20, #2840]
  41783c:	cmp	w1, w0
  417840:	b.cs	41817c <ferror@plt+0x1643c>  // b.hs, b.nlast
  417844:	cbz	w4, 418358 <ferror@plt+0x16618>
  417848:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41784c:	add	x0, x0, #0x900
  417850:	bl	401cc0 <printf@plt>
  417854:	ldr	w1, [x21, #44]
  417858:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41785c:	ldr	x2, [x21, #48]
  417860:	add	x0, x0, #0x8f0
  417864:	bl	401cc0 <printf@plt>
  417868:	b	417744 <ferror@plt+0x15a04>
  41786c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417870:	add	x1, x1, #0xd98
  417874:	b	4176b0 <ferror@plt+0x15970>
  417878:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  41787c:	add	x1, x1, #0xd90
  417880:	b	4176b0 <ferror@plt+0x15970>
  417884:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417888:	add	x1, x1, #0x8f8
  41788c:	b	4176b0 <ferror@plt+0x15970>
  417890:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417894:	add	x1, x1, #0x8c0
  417898:	b	4176b0 <ferror@plt+0x15970>
  41789c:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4178a0:	add	x1, x1, #0x8b0
  4178a4:	b	4176b0 <ferror@plt+0x15970>
  4178a8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4178ac:	add	x1, x1, #0xd88
  4178b0:	b	4176b0 <ferror@plt+0x15970>
  4178b4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4178b8:	add	x1, x1, #0xb48
  4178bc:	b	4176b0 <ferror@plt+0x15970>
  4178c0:	adrp	x1, 468000 <warn@@Base+0x216c0>
  4178c4:	add	x1, x1, #0x298
  4178c8:	b	4176b0 <ferror@plt+0x15970>
  4178cc:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4178d0:	add	x1, x1, #0xd80
  4178d4:	b	4176b0 <ferror@plt+0x15970>
  4178d8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4178dc:	add	x1, x1, #0xb60
  4178e0:	b	4176b0 <ferror@plt+0x15970>
  4178e4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4178e8:	add	x1, x1, #0xb30
  4178ec:	b	4176b0 <ferror@plt+0x15970>
  4178f0:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  4178f4:	add	x1, x1, #0x828
  4178f8:	b	4176b0 <ferror@plt+0x15970>
  4178fc:	adrp	x1, 461000 <warn@@Base+0x1a6c0>
  417900:	add	x1, x1, #0x858
  417904:	b	4176b0 <ferror@plt+0x15970>
  417908:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  41790c:	add	x1, x1, #0x830
  417910:	b	4176b0 <ferror@plt+0x15970>
  417914:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417918:	add	x1, x1, #0x838
  41791c:	b	4176b0 <ferror@plt+0x15970>
  417920:	ldr	w1, [x19, #100]
  417924:	cmp	w0, w1
  417928:	b.cs	416cf4 <ferror@plt+0x14fb4>  // b.hs, b.nlast
  41792c:	mov	w21, #0x50                  	// #80
  417930:	umaddl	x21, w0, w21, x28
  417934:	ldr	x23, [x21, #32]
  417938:	cbz	x23, 416cf4 <ferror@plt+0x14fb4>
  41793c:	ldr	x24, [x21, #24]
  417940:	mov	w2, #0x5                   	// #5
  417944:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  417948:	mov	x0, #0x0                   	// #0
  41794c:	add	x1, x1, #0xe48
  417950:	bl	401c70 <dcgettext@plt>
  417954:	add	x1, x19, #0x8
  417958:	mov	x6, x0
  41795c:	mov	x5, x23
  417960:	mov	x3, x24
  417964:	add	x2, x19, #0x10
  417968:	mov	x4, #0x1                   	// #1
  41796c:	mov	x0, #0x0                   	// #0
  417970:	bl	405718 <ferror@plt+0x39d8>
  417974:	str	x0, [x19, #128]
  417978:	mov	x1, #0x0                   	// #0
  41797c:	cbz	x0, 417984 <ferror@plt+0x15c44>
  417980:	ldr	x1, [x21, #32]
  417984:	str	x1, [x19, #136]
  417988:	ldr	x28, [x19, #112]
  41798c:	b	416cf4 <ferror@plt+0x14fb4>
  417990:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417994:	add	x1, x1, #0xf28
  417998:	mov	w2, #0x5                   	// #5
  41799c:	mov	x0, #0x0                   	// #0
  4179a0:	bl	401c70 <dcgettext@plt>
  4179a4:	bl	446940 <warn@@Base>
  4179a8:	mov	w0, #0x0                   	// #0
  4179ac:	ldp	x19, x20, [sp, #16]
  4179b0:	ldp	x29, x30, [sp], #240
  4179b4:	ret
  4179b8:	mov	w26, #0x18                  	// #24
  4179bc:	mov	x25, #0x18                  	// #24
  4179c0:	add	x0, sp, #0xc8
  4179c4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4179c8:	add	x1, x1, #0x930
  4179cc:	bl	401980 <sprintf@plt>
  4179d0:	mov	w2, #0x5                   	// #5
  4179d4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4179d8:	mov	x0, #0x0                   	// #0
  4179dc:	add	x1, x1, #0x78
  4179e0:	bl	401c70 <dcgettext@plt>
  4179e4:	add	x2, sp, #0xc8
  4179e8:	mov	w1, w21
  4179ec:	bl	446368 <error@@Base>
  4179f0:	mov	w2, #0x5                   	// #5
  4179f4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4179f8:	mov	x0, #0x0                   	// #0
  4179fc:	add	x1, x1, #0xa8
  417a00:	bl	401c70 <dcgettext@plt>
  417a04:	mov	w1, w26
  417a08:	bl	446368 <error@@Base>
  417a0c:	ldr	w0, [x20]
  417a10:	str	x25, [x28, #56]
  417a14:	cbnz	w0, 417000 <ferror@plt+0x152c0>
  417a18:	add	x2, x20, #0x630
  417a1c:	mov	x1, x28
  417a20:	mov	x0, x19
  417a24:	bl	4060b8 <ferror@plt+0x4378>
  417a28:	b	417674 <ferror@plt+0x15934>
  417a2c:	mov	w26, #0x10                  	// #16
  417a30:	mov	x25, #0x10                  	// #16
  417a34:	b	4179c0 <ferror@plt+0x15c80>
  417a38:	ldp	x25, x26, [x28, #24]
  417a3c:	mov	w2, #0x5                   	// #5
  417a40:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417a44:	mov	x0, #0x0                   	// #0
  417a48:	add	x1, x1, #0x120
  417a4c:	bl	401c70 <dcgettext@plt>
  417a50:	add	x1, x19, #0x8
  417a54:	mov	x6, x0
  417a58:	add	x2, x19, #0x10
  417a5c:	mov	x4, #0x1                   	// #1
  417a60:	mov	x5, x26
  417a64:	mov	x3, x25
  417a68:	mov	x0, #0x0                   	// #0
  417a6c:	bl	405718 <ferror@plt+0x39d8>
  417a70:	str	x0, [x20, #1120]
  417a74:	mov	x1, #0x0                   	// #0
  417a78:	cbz	x0, 417a80 <ferror@plt+0x15d40>
  417a7c:	ldr	x1, [x28, #32]
  417a80:	str	x1, [x20, #1128]
  417a84:	ldr	w0, [x19, #100]
  417a88:	add	w21, w21, #0x1
  417a8c:	add	x28, x28, #0x50
  417a90:	cmp	w0, w21
  417a94:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417a98:	b	416dd0 <ferror@plt+0x15090>
  417a9c:	add	x0, sp, #0xc8
  417aa0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  417aa4:	add	x1, x1, #0x930
  417aa8:	bl	401980 <sprintf@plt>
  417aac:	mov	w2, #0x5                   	// #5
  417ab0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417ab4:	mov	x0, #0x0                   	// #0
  417ab8:	add	x1, x1, #0x78
  417abc:	bl	401c70 <dcgettext@plt>
  417ac0:	add	x28, x28, #0x50
  417ac4:	mov	w1, w21
  417ac8:	add	x2, sp, #0xc8
  417acc:	bl	446368 <error@@Base>
  417ad0:	add	w21, w21, #0x1
  417ad4:	mov	w2, #0x5                   	// #5
  417ad8:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417adc:	mov	x0, #0x0                   	// #0
  417ae0:	add	x1, x1, #0xa8
  417ae4:	bl	401c70 <dcgettext@plt>
  417ae8:	mov	w1, #0x4                   	// #4
  417aec:	bl	446368 <error@@Base>
  417af0:	mov	x0, #0x4                   	// #4
  417af4:	stur	x0, [x28, #-24]
  417af8:	ldr	w0, [x19, #100]
  417afc:	cmp	w0, w21
  417b00:	b.hi	416d60 <ferror@plt+0x15020>  // b.pmore
  417b04:	b	416dd0 <ferror@plt+0x15090>
  417b08:	cmp	w1, #0x4
  417b0c:	b.ne	417058 <ferror@plt+0x15318>  // b.any
  417b10:	ldr	w0, [x20]
  417b14:	mov	x25, #0xc                   	// #12
  417b18:	b	417504 <ferror@plt+0x157c4>
  417b1c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417b20:	mov	x0, x27
  417b24:	add	x1, x1, #0x138
  417b28:	mov	x2, #0x8                   	// #8
  417b2c:	bl	401a50 <strncmp@plt>
  417b30:	cbz	w0, 417244 <ferror@plt+0x15504>
  417b34:	cbz	w25, 417130 <ferror@plt+0x153f0>
  417b38:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417b3c:	mov	x0, x27
  417b40:	add	x1, x1, #0x170
  417b44:	mov	x2, #0x11                  	// #17
  417b48:	bl	401a50 <strncmp@plt>
  417b4c:	cbnz	w0, 417130 <ferror@plt+0x153f0>
  417b50:	b	417200 <ferror@plt+0x154c0>
  417b54:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417b58:	add	x1, x1, #0xf90
  417b5c:	mov	w2, #0x5                   	// #5
  417b60:	mov	x0, #0x0                   	// #0
  417b64:	bl	401c70 <dcgettext@plt>
  417b68:	bl	401cc0 <printf@plt>
  417b6c:	b	416c98 <ferror@plt+0x14f58>
  417b70:	mov	w3, w3
  417b74:	mov	w4, #0x5                   	// #5
  417b78:	adrp	x2, 452000 <warn@@Base+0xb6c0>
  417b7c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417b80:	add	x2, x2, #0xfb8
  417b84:	add	x1, x1, #0xff8
  417b88:	mov	x0, #0x0                   	// #0
  417b8c:	bl	401c20 <dcngettext@plt>
  417b90:	ldr	w1, [x19, #100]
  417b94:	ldr	x2, [x19, #56]
  417b98:	bl	401cc0 <printf@plt>
  417b9c:	b	416cc4 <ferror@plt+0x14f84>
  417ba0:	mov	w0, #0xfffd                	// #65533
  417ba4:	movk	w0, #0x6fff, lsl #16
  417ba8:	cmp	w28, w0
  417bac:	b.hi	417db8 <ferror@plt+0x16078>  // b.pmore
  417bb0:	mov	w0, #0xfffb                	// #65531
  417bb4:	movk	w0, #0x6fff, lsl #16
  417bb8:	cmp	w28, w0
  417bbc:	b.hi	418154 <ferror@plt+0x16414>  // b.pmore
  417bc0:	mov	w0, #0xfff6                	// #65526
  417bc4:	movk	w0, #0x6fff, lsl #16
  417bc8:	cmp	w28, w0
  417bcc:	b.eq	418000 <ferror@plt+0x162c0>  // b.none
  417bd0:	add	w0, w0, #0x1
  417bd4:	cmp	w28, w0
  417bd8:	b.ne	417d9c <ferror@plt+0x1605c>  // b.any
  417bdc:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417be0:	add	x1, x1, #0x9e0
  417be4:	b	4176b0 <ferror@plt+0x15970>
  417be8:	cmp	w0, #0x6
  417bec:	b.ne	416ef4 <ferror@plt+0x151b4>  // b.any
  417bf0:	ldr	w2, [x21, #40]
  417bf4:	cmp	w2, #0x0
  417bf8:	ccmp	w2, w1, #0x2, ne  // ne = any
  417bfc:	b.cs	416ec8 <ferror@plt+0x15188>  // b.hs, b.nlast
  417c00:	ldr	x1, [x19, #112]
  417c04:	mov	w3, #0x50                  	// #80
  417c08:	umaddl	x2, w2, w3, x1
  417c0c:	ldr	w1, [x2, #4]
  417c10:	cmp	w1, #0x3
  417c14:	b.ne	416ec8 <ferror@plt+0x15188>  // b.any
  417c18:	b	416eec <ferror@plt+0x151ac>
  417c1c:	cmp	w0, #0x2
  417c20:	b.eq	416eb8 <ferror@plt+0x15178>  // b.none
  417c24:	cmp	w0, #0x4
  417c28:	b.ne	416ef4 <ferror@plt+0x151b4>  // b.any
  417c2c:	ldr	w2, [x21, #40]
  417c30:	cbnz	w2, 417c80 <ferror@plt+0x15f40>
  417c34:	ldrh	w1, [x19, #80]
  417c38:	sub	w1, w1, #0x2
  417c3c:	and	w1, w1, #0xffff
  417c40:	cmp	w1, #0x1
  417c44:	b.ls	416ef4 <ferror@plt+0x151b4>  // b.plast
  417c48:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417c4c:	mov	w2, #0x5                   	// #5
  417c50:	add	x1, x1, #0x490
  417c54:	b	416ed4 <ferror@plt+0x15194>
  417c58:	mov	w2, #0xfff7                	// #65527
  417c5c:	movk	w2, #0x6fff, lsl #16
  417c60:	cmp	w0, w2
  417c64:	b.eq	416eb8 <ferror@plt+0x15178>  // b.none
  417c68:	b.ls	417d40 <ferror@plt+0x16000>  // b.plast
  417c6c:	mov	w2, #0x6fffffff            	// #1879048191
  417c70:	cmp	w0, w2
  417c74:	b.cc	417cac <ferror@plt+0x15f6c>  // b.lo, b.ul, b.last
  417c78:	b.ne	417cbc <ferror@plt+0x15f7c>  // b.any
  417c7c:	ldr	w2, [x21, #40]
  417c80:	cmp	w2, #0x0
  417c84:	ccmp	w2, w1, #0x2, ne  // ne = any
  417c88:	b.cs	417c48 <ferror@plt+0x15f08>  // b.hs, b.nlast
  417c8c:	ldr	x1, [x19, #112]
  417c90:	mov	w3, #0x50                  	// #80
  417c94:	umaddl	x2, w2, w3, x1
  417c98:	ldr	w1, [x2, #4]
  417c9c:	cmp	w1, #0x2
  417ca0:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  417ca4:	b.eq	416eec <ferror@plt+0x151ac>  // b.none
  417ca8:	b	417c48 <ferror@plt+0x15f08>
  417cac:	mov	w2, #0xfffc                	// #65532
  417cb0:	movk	w2, #0x6fff, lsl #16
  417cb4:	cmp	w0, w2
  417cb8:	b.hi	416eb8 <ferror@plt+0x15178>  // b.pmore
  417cbc:	ldr	x1, [x21, #8]
  417cc0:	tbz	w1, #6, 417d60 <ferror@plt+0x16020>
  417cc4:	nop
  417cc8:	ldr	w0, [x21, #44]
  417ccc:	cbz	w0, 417d20 <ferror@plt+0x15fe0>
  417cd0:	ldr	w1, [x19, #100]
  417cd4:	cmp	w0, w1
  417cd8:	b.cs	417d20 <ferror@plt+0x15fe0>  // b.hs, b.nlast
  417cdc:	ldr	x0, [x19, #16]
  417ce0:	ldr	x1, [x21, #32]
  417ce4:	cmp	x1, x0
  417ce8:	b.ls	416f30 <ferror@plt+0x151f0>  // b.plast
  417cec:	ldr	w0, [x21, #4]
  417cf0:	sub	w1, w0, #0x1
  417cf4:	cmp	w1, w26
  417cf8:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  417cfc:	b.eq	416f30 <ferror@plt+0x151f0>  // b.none
  417d00:	mov	w2, #0x5                   	// #5
  417d04:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417d08:	mov	x0, #0x0                   	// #0
  417d0c:	add	x1, x1, #0x5d8
  417d10:	bl	401c70 <dcgettext@plt>
  417d14:	mov	w1, w22
  417d18:	bl	446940 <warn@@Base>
  417d1c:	b	416f30 <ferror@plt+0x151f0>
  417d20:	mov	w2, #0x5                   	// #5
  417d24:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417d28:	mov	x0, #0x0                   	// #0
  417d2c:	add	x1, x1, #0x5a0
  417d30:	bl	401c70 <dcgettext@plt>
  417d34:	mov	w1, w22
  417d38:	bl	446940 <warn@@Base>
  417d3c:	b	417cdc <ferror@plt+0x15f9c>
  417d40:	cmp	w0, #0x12
  417d44:	b.ls	417c7c <ferror@plt+0x15f3c>  // b.plast
  417d48:	mov	w2, #0xfff6                	// #65526
  417d4c:	movk	w2, #0x6fff, lsl #16
  417d50:	cmp	w0, w2
  417d54:	b.eq	417c7c <ferror@plt+0x15f3c>  // b.none
  417d58:	ldr	x1, [x21, #8]
  417d5c:	tbnz	w1, #6, 417cc8 <ferror@plt+0x15f88>
  417d60:	mov	w2, #0x5fffffff            	// #1610612735
  417d64:	cmp	w0, w2
  417d68:	b.hi	416f30 <ferror@plt+0x151f0>  // b.pmore
  417d6c:	tbnz	w1, #24, 417cdc <ferror@plt+0x15f9c>
  417d70:	ldr	w0, [x21, #44]
  417d74:	cbz	w0, 417cdc <ferror@plt+0x15f9c>
  417d78:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417d7c:	add	x1, x1, #0x570
  417d80:	mov	w2, #0x5                   	// #5
  417d84:	mov	x0, #0x0                   	// #0
  417d88:	bl	401c70 <dcgettext@plt>
  417d8c:	ldr	w2, [x21, #44]
  417d90:	mov	w1, w22
  417d94:	bl	446940 <warn@@Base>
  417d98:	b	417cdc <ferror@plt+0x15f9c>
  417d9c:	mov	w0, #0xfff0                	// #65520
  417da0:	movk	w0, #0x6fff, lsl #16
  417da4:	cmp	w28, w0
  417da8:	b.ne	417ea8 <ferror@plt+0x16168>  // b.any
  417dac:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417db0:	add	x1, x1, #0xa48
  417db4:	b	4176b0 <ferror@plt+0x15970>
  417db8:	mov	w0, #0xfffd                	// #65533
  417dbc:	movk	w0, #0x7fff, lsl #16
  417dc0:	cmp	w28, w0
  417dc4:	b.eq	418038 <ferror@plt+0x162f8>  // b.none
  417dc8:	mov	w0, #0x7ffffffe            	// #2147483646
  417dcc:	cmp	w28, w0
  417dd0:	b.cc	417e78 <ferror@plt+0x16138>  // b.lo, b.ul, b.last
  417dd4:	mov	w0, #0x7fffffff            	// #2147483647
  417dd8:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  417ddc:	cmp	w28, w0
  417de0:	add	x1, x1, #0x6a8
  417de4:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  417de8:	mov	w2, #0x90000000            	// #-1879048192
  417dec:	add	w2, w28, w2
  417df0:	mov	w0, #0xfffffff             	// #268435455
  417df4:	cmp	w2, w0
  417df8:	b.hi	418540 <ferror@plt+0x16800>  // b.pmore
  417dfc:	ldrh	w0, [x19, #82]
  417e00:	cmp	w0, #0x69
  417e04:	b.eq	4189e4 <ferror@plt+0x16ca4>  // b.none
  417e08:	b.hi	41865c <ferror@plt+0x1691c>  // b.pmore
  417e0c:	cmp	w0, #0x28
  417e10:	b.eq	41899c <ferror@plt+0x16c5c>  // b.none
  417e14:	b.ls	41860c <ferror@plt+0x168cc>  // b.plast
  417e18:	cmp	w0, #0x32
  417e1c:	b.eq	4189bc <ferror@plt+0x16c7c>  // b.none
  417e20:	b.ls	418600 <ferror@plt+0x168c0>  // b.plast
  417e24:	cmp	w0, #0x57
  417e28:	b.eq	418620 <ferror@plt+0x168e0>  // b.none
  417e2c:	cmp	w0, #0x5d
  417e30:	b.ne	4185dc <ferror@plt+0x1689c>  // b.any
  417e34:	mov	w0, #0x1                   	// #1
  417e38:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417e3c:	movk	w0, #0x7000, lsl #16
  417e40:	add	x1, x1, #0xef8
  417e44:	cmp	w28, w0
  417e48:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  417e4c:	nop
  417e50:	add	x1, x20, #0xb20
  417e54:	str	x4, [sp, #112]
  417e58:	mov	x28, x1
  417e5c:	mov	x0, x1
  417e60:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417e64:	add	x1, x1, #0x630
  417e68:	bl	401980 <sprintf@plt>
  417e6c:	mov	x1, x28
  417e70:	ldr	x4, [sp, #112]
  417e74:	b	4176b0 <ferror@plt+0x15970>
  417e78:	mov	w0, #0xfffe                	// #65534
  417e7c:	movk	w0, #0x6fff, lsl #16
  417e80:	cmp	w28, w0
  417e84:	b.eq	417f14 <ferror@plt+0x161d4>  // b.none
  417e88:	mov	w0, #0x6fffffff            	// #1879048191
  417e8c:	cmp	w28, w0
  417e90:	b.eq	417dac <ferror@plt+0x1606c>  // b.none
  417e94:	mov	w2, #0x90000000            	// #-1879048192
  417e98:	add	w2, w28, w2
  417e9c:	mov	w0, #0xfffffff             	// #268435455
  417ea0:	cmp	w2, w0
  417ea4:	b.ls	417dfc <ferror@plt+0x160bc>  // b.plast
  417ea8:	mov	w2, #0xa0000000            	// #-1610612736
  417eac:	add	w2, w28, w2
  417eb0:	mov	w0, #0xfffffff             	// #268435455
  417eb4:	cmp	w2, w0
  417eb8:	b.hi	418540 <ferror@plt+0x16800>  // b.pmore
  417ebc:	ldrh	w0, [x19, #82]
  417ec0:	cmp	w0, #0x32
  417ec4:	b.eq	4188f8 <ferror@plt+0x16bb8>  // b.none
  417ec8:	ldrb	w0, [x19, #31]
  417ecc:	cmp	w0, #0x6
  417ed0:	b.eq	4187bc <ferror@plt+0x16a7c>  // b.none
  417ed4:	mov	w0, #0xfff6                	// #65526
  417ed8:	movk	w0, #0x6fff, lsl #16
  417edc:	cmp	w28, w0
  417ee0:	b.eq	418000 <ferror@plt+0x162c0>  // b.none
  417ee4:	b.hi	418804 <ferror@plt+0x16ac4>  // b.pmore
  417ee8:	mov	w0, #0x4700                	// #18176
  417eec:	movk	w0, #0x6fff, lsl #16
  417ef0:	cmp	w28, w0
  417ef4:	b.eq	4188ec <ferror@plt+0x16bac>  // b.none
  417ef8:	mov	w0, #0xfff5                	// #65525
  417efc:	movk	w0, #0x6fff, lsl #16
  417f00:	cmp	w28, w0
  417f04:	b.ne	4187dc <ferror@plt+0x16a9c>  // b.any
  417f08:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  417f0c:	add	x1, x1, #0xe28
  417f10:	b	4176b0 <ferror@plt+0x15970>
  417f14:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  417f18:	add	x1, x1, #0xa20
  417f1c:	b	4176b0 <ferror@plt+0x15970>
  417f20:	mov	x2, x21
  417f24:	add	x1, x19, #0x88
  417f28:	add	x0, x19, #0x80
  417f2c:	bl	4050f8 <ferror@plt+0x33b8>
  417f30:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  417f34:	mov	x1, x0
  417f38:	add	x0, x2, #0x620
  417f3c:	bl	401cc0 <printf@plt>
  417f40:	b	416f68 <ferror@plt+0x15228>
  417f44:	ldr	x2, [x21, #8]
  417f48:	add	x1, x19, #0x52
  417f4c:	add	x0, x19, #0x1f
  417f50:	bl	4164f0 <ferror@plt+0x147b0>
  417f54:	mov	x1, x0
  417f58:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  417f5c:	add	x0, x0, #0x770
  417f60:	bl	401cc0 <printf@plt>
  417f64:	ldr	x0, [x21, #8]
  417f68:	tbz	w0, #11, 41774c <ferror@plt+0x15a0c>
  417f6c:	ldr	x28, [x21, #24]
  417f70:	mov	w2, #0x5                   	// #5
  417f74:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  417f78:	mov	x0, #0x0                   	// #0
  417f7c:	add	x1, x1, #0x2f8
  417f80:	bl	401c70 <dcgettext@plt>
  417f84:	mov	x3, x28
  417f88:	mov	x6, x0
  417f8c:	add	x2, x19, #0x10
  417f90:	add	x0, sp, #0xb0
  417f94:	add	x1, x19, #0x8
  417f98:	mov	x5, #0x18                  	// #24
  417f9c:	mov	x4, #0x1                   	// #1
  417fa0:	bl	405718 <ferror@plt+0x39d8>
  417fa4:	cbz	x0, 41774c <ferror@plt+0x15a0c>
  417fa8:	add	x1, sp, #0xb0
  417fac:	add	x0, sp, #0xc8
  417fb0:	mov	x2, #0x18                  	// #24
  417fb4:	bl	402f30 <ferror@plt+0x11f0>
  417fb8:	ldr	w0, [sp, #200]
  417fbc:	cmp	w0, #0x1
  417fc0:	b.eq	4185cc <ferror@plt+0x1688c>  // b.none
  417fc4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  417fc8:	mov	w2, #0x5                   	// #5
  417fcc:	add	x1, x1, #0x790
  417fd0:	mov	x0, #0x0                   	// #0
  417fd4:	bl	401c70 <dcgettext@plt>
  417fd8:	ldr	w1, [sp, #200]
  417fdc:	bl	401cc0 <printf@plt>
  417fe0:	ldr	x0, [sp, #208]
  417fe4:	mov	w1, #0x6                   	// #6
  417fe8:	bl	4040e0 <ferror@plt+0x23a0>
  417fec:	ldr	x1, [sp, #216]
  417ff0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  417ff4:	add	x0, x0, #0x7b0
  417ff8:	bl	401cc0 <printf@plt>
  417ffc:	b	41774c <ferror@plt+0x15a0c>
  418000:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  418004:	add	x1, x1, #0x978
  418008:	b	4176b0 <ferror@plt+0x15970>
  41800c:	ldr	w0, [x21, #44]
  418010:	cbnz	w0, 418270 <ferror@plt+0x16530>
  418014:	ldrh	w0, [x19, #80]
  418018:	sub	w0, w0, #0x2
  41801c:	and	w0, w0, #0xffff
  418020:	cmp	w0, #0x1
  418024:	b.ls	417cdc <ferror@plt+0x15f9c>  // b.plast
  418028:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41802c:	mov	w2, #0x5                   	// #5
  418030:	add	x1, x1, #0x530
  418034:	b	417d84 <ferror@plt+0x16044>
  418038:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  41803c:	add	x1, x1, #0x698
  418040:	b	4176b0 <ferror@plt+0x15970>
  418044:	mov	w0, #0x20                  	// #32
  418048:	bl	401990 <putc@plt>
  41804c:	ldr	x0, [x21, #16]
  418050:	mov	w1, #0x6                   	// #6
  418054:	bl	4040e0 <ferror@plt+0x23a0>
  418058:	ldr	x1, [x21, #24]
  41805c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418060:	add	x0, x0, #0x738
  418064:	bl	401cc0 <printf@plt>
  418068:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41806c:	add	x0, x0, #0x748
  418070:	bl	401cc0 <printf@plt>
  418074:	ldr	x0, [x21, #32]
  418078:	mov	w1, #0x6                   	// #6
  41807c:	bl	4040e0 <ferror@plt+0x23a0>
  418080:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  418084:	add	x0, x0, #0xf70
  418088:	bl	401cc0 <printf@plt>
  41808c:	ldr	x0, [x21, #56]
  418090:	mov	w1, #0x6                   	// #6
  418094:	bl	4040e0 <ferror@plt+0x23a0>
  418098:	ldr	x2, [x21, #8]
  41809c:	add	x1, x19, #0x52
  4180a0:	add	x0, x19, #0x1f
  4180a4:	bl	4164f0 <ferror@plt+0x147b0>
  4180a8:	mov	x1, x0
  4180ac:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4180b0:	add	x0, x0, #0x688
  4180b4:	bl	401cc0 <printf@plt>
  4180b8:	ldp	w1, w2, [x21, #40]
  4180bc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4180c0:	ldr	x3, [x21, #48]
  4180c4:	add	x0, x0, #0x758
  4180c8:	bl	401cc0 <printf@plt>
  4180cc:	b	417744 <ferror@plt+0x15a04>
  4180d0:	ldr	x0, [x21, #16]
  4180d4:	mov	w1, #0x6                   	// #6
  4180d8:	bl	4040e0 <ferror@plt+0x23a0>
  4180dc:	ldr	x1, [x21, #24]
  4180e0:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  4180e4:	add	x28, x2, #0x6e8
  4180e8:	mov	x0, x28
  4180ec:	bl	401cc0 <printf@plt>
  4180f0:	ldr	x1, [x21, #32]
  4180f4:	mov	x0, x28
  4180f8:	bl	401cc0 <printf@plt>
  4180fc:	ldr	x1, [x21, #56]
  418100:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418104:	add	x0, x0, #0x6f0
  418108:	bl	401cc0 <printf@plt>
  41810c:	ldr	w0, [x20, #2840]
  418110:	cbz	w0, 4182d8 <ferror@plt+0x16598>
  418114:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  418118:	adrp	x0, 44f000 <warn@@Base+0x86c0>
  41811c:	mov	x2, #0x2                   	// #2
  418120:	add	x0, x0, #0xf70
  418124:	ldr	x3, [x1, #1040]
  418128:	mov	x1, #0x1                   	// #1
  41812c:	bl	401c10 <fwrite@plt>
  418130:	ldp	w1, w2, [x21, #40]
  418134:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418138:	add	x0, x0, #0x6f8
  41813c:	bl	401cc0 <printf@plt>
  418140:	ldr	x1, [x21, #48]
  418144:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418148:	add	x0, x0, #0x698
  41814c:	bl	401cc0 <printf@plt>
  418150:	b	417744 <ferror@plt+0x15a04>
  418154:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  418158:	add	x1, x1, #0xa50
  41815c:	b	4176b0 <ferror@plt+0x15970>
  418160:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  418164:	add	x1, x1, #0xc38
  418168:	mov	w2, #0x5                   	// #5
  41816c:	mov	x0, #0x0                   	// #0
  418170:	bl	401c70 <dcgettext@plt>
  418174:	mov	x1, x0
  418178:	b	416f60 <ferror@plt+0x15220>
  41817c:	ldrh	w2, [x19, #82]
  418180:	cmp	w2, #0x3e
  418184:	b.hi	4181fc <ferror@plt+0x164bc>  // b.pmore
  418188:	cmp	w2, #0x1
  41818c:	b.ls	4181a0 <ferror@plt+0x16460>  // b.plast
  418190:	mov	x0, #0x1                   	// #1
  418194:	lsl	x0, x0, x2
  418198:	tst	x0, x24
  41819c:	b.ne	41820c <ferror@plt+0x164cc>  // b.any
  4181a0:	mov	w28, #0x0                   	// #0
  4181a4:	cbz	w4, 418234 <ferror@plt+0x164f4>
  4181a8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4181ac:	add	x0, x0, #0x900
  4181b0:	bl	401cc0 <printf@plt>
  4181b4:	ldr	w1, [x21, #44]
  4181b8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4181bc:	ldr	x2, [x21, #48]
  4181c0:	add	x0, x0, #0x8f0
  4181c4:	bl	401cc0 <printf@plt>
  4181c8:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  4181cc:	add	x28, x3, #0xca8
  4181d0:	ldrb	w28, [x28]
  4181d4:	cbnz	w28, 417744 <ferror@plt+0x15a04>
  4181d8:	mov	w2, #0x5                   	// #5
  4181dc:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4181e0:	mov	x0, #0x0                   	// #0
  4181e4:	add	x1, x1, #0x6a0
  4181e8:	bl	401c70 <dcgettext@plt>
  4181ec:	ldr	w2, [x21, #40]
  4181f0:	mov	w1, w22
  4181f4:	bl	446940 <warn@@Base>
  4181f8:	b	417744 <ferror@plt+0x15a04>
  4181fc:	sub	w0, w2, #0xb4
  418200:	and	w0, w0, #0xffff
  418204:	cmp	w0, #0x1
  418208:	b.hi	4181a0 <ferror@plt+0x16460>  // b.pmore
  41820c:	mov	w0, #0xff00                	// #65280
  418210:	cmp	w1, w0
  418214:	b.eq	4185c0 <ferror@plt+0x16880>  // b.none
  418218:	mov	w0, #0xff01                	// #65281
  41821c:	cmp	w1, w0
  418220:	b.ne	4181a0 <ferror@plt+0x16460>  // b.any
  418224:	adrp	x3, 452000 <warn@@Base+0xb6c0>
  418228:	add	x28, x3, #0xf20
  41822c:	cbnz	w4, 418594 <ferror@plt+0x16854>
  418230:	ldrb	w28, [x28]
  418234:	ldr	w2, [x21, #44]
  418238:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41823c:	ldr	x3, [x21, #48]
  418240:	add	x0, x0, #0x690
  418244:	bl	401cc0 <printf@plt>
  418248:	b	4181d4 <ferror@plt+0x16494>
  41824c:	ldr	x2, [x21, #8]
  418250:	add	x1, x19, #0x52
  418254:	add	x0, x19, #0x1f
  418258:	bl	4164f0 <ferror@plt+0x147b0>
  41825c:	mov	x1, x0
  418260:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418264:	add	x0, x0, #0x688
  418268:	bl	401cc0 <printf@plt>
  41826c:	b	417830 <ferror@plt+0x15af0>
  418270:	ldr	w1, [x19, #100]
  418274:	cmp	w0, w1
  418278:	b.cs	418028 <ferror@plt+0x162e8>  // b.hs, b.nlast
  41827c:	ldr	x1, [x19, #112]
  418280:	mov	w3, #0x50                  	// #80
  418284:	mov	w2, #0x5fffffff            	// #1610612735
  418288:	umaddl	x0, w0, w3, x1
  41828c:	ldr	w0, [x0, #4]
  418290:	sub	w3, w0, #0x7
  418294:	sub	w1, w0, #0xe
  418298:	cmp	w3, #0x1
  41829c:	ccmp	w1, #0x2, #0x0, hi  // hi = pmore
  4182a0:	cset	w1, hi  // hi = pmore
  4182a4:	cmp	w0, #0x1
  4182a8:	ccmp	w0, w2, #0x2, ne  // ne = any
  4182ac:	cset	w0, ls  // ls = plast
  4182b0:	tst	w1, w0
  4182b4:	b.eq	417cdc <ferror@plt+0x15f9c>  // b.none
  4182b8:	b	418028 <ferror@plt+0x162e8>
  4182bc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4182c0:	add	x1, x1, #0xca0
  4182c4:	mov	w2, #0x5                   	// #5
  4182c8:	mov	x0, #0x0                   	// #0
  4182cc:	bl	401c70 <dcgettext@plt>
  4182d0:	mov	x1, x0
  4182d4:	b	416f60 <ferror@plt+0x15220>
  4182d8:	ldr	x2, [x21, #8]
  4182dc:	add	x1, x19, #0x52
  4182e0:	add	x0, x19, #0x1f
  4182e4:	bl	4164f0 <ferror@plt+0x147b0>
  4182e8:	mov	x1, x0
  4182ec:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4182f0:	add	x0, x0, #0x688
  4182f4:	bl	401cc0 <printf@plt>
  4182f8:	b	418130 <ferror@plt+0x163f0>
  4182fc:	ldr	w1, [x21, #40]
  418300:	cbz	w1, 416ef4 <ferror@plt+0x151b4>
  418304:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418308:	mov	w2, #0x5                   	// #5
  41830c:	add	x1, x1, #0x500
  418310:	b	416ed4 <ferror@plt+0x15194>
  418314:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  418318:	ldr	w1, [x23, #616]
  41831c:	cbz	w1, 418434 <ferror@plt+0x166f4>
  418320:	cbz	w0, 418524 <ferror@plt+0x167e4>
  418324:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418328:	add	x1, x1, #0x210
  41832c:	mov	w2, #0x5                   	// #5
  418330:	mov	x0, #0x0                   	// #0
  418334:	bl	401c70 <dcgettext@plt>
  418338:	bl	401cc0 <printf@plt>
  41833c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418340:	add	x1, x1, #0x2b8
  418344:	mov	w2, #0x5                   	// #5
  418348:	mov	x0, #0x0                   	// #0
  41834c:	bl	401c70 <dcgettext@plt>
  418350:	bl	401cc0 <printf@plt>
  418354:	b	416e38 <ferror@plt+0x150f8>
  418358:	ldr	w2, [x21, #44]
  41835c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  418360:	ldr	x3, [x21, #48]
  418364:	add	x0, x0, #0x690
  418368:	bl	401cc0 <printf@plt>
  41836c:	b	417744 <ferror@plt+0x15a04>
  418370:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418374:	add	x1, x1, #0x1f8
  418378:	mov	w2, #0x5                   	// #5
  41837c:	mov	x0, #0x0                   	// #0
  418380:	bl	401c70 <dcgettext@plt>
  418384:	bl	401cc0 <printf@plt>
  418388:	b	416df8 <ferror@plt+0x150b8>
  41838c:	ldr	x0, [x19, #72]
  418390:	and	x0, x0, #0xf000
  418394:	cmp	x0, #0x4, lsl #12
  418398:	b.ne	416d40 <ferror@plt+0x15000>  // b.any
  41839c:	cbz	x28, 4183b8 <ferror@plt+0x16678>
  4183a0:	mov	x0, x19
  4183a4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4183a8:	add	x1, x1, #0x30
  4183ac:	bl	409190 <ferror@plt+0x7450>
  4183b0:	ldr	x28, [x19, #112]
  4183b4:	cbnz	x0, 416d40 <ferror@plt+0x15000>
  4183b8:	mov	w0, #0x8                   	// #8
  4183bc:	str	w0, [x21, #620]
  4183c0:	b	416d40 <ferror@plt+0x15000>
  4183c4:	ldr	x0, [x19, #72]
  4183c8:	and	x1, x0, #0xff0000
  4183cc:	cmp	x1, #0x830, lsl #12
  4183d0:	b.eq	4175bc <ferror@plt+0x1587c>  // b.none
  4183d4:	b.hi	4183f0 <ferror@plt+0x166b0>  // b.pmore
  4183d8:	sub	x0, x1, #0x810, lsl #12
  4183dc:	tst	x0, #0xfffffffffffe0000
  4183e0:	b.eq	41872c <ferror@plt+0x169ec>  // b.none
  4183e4:	cmp	x1, #0x800, lsl #12
  4183e8:	b.ne	416d40 <ferror@plt+0x15000>  // b.any
  4183ec:	b	4175bc <ferror@plt+0x1587c>
  4183f0:	cmp	x1, #0x850, lsl #12
  4183f4:	b.eq	41872c <ferror@plt+0x169ec>  // b.none
  4183f8:	mov	x1, #0xfd0000              	// #16580608
  4183fc:	and	x0, x0, x1
  418400:	cmp	x0, #0x840, lsl #12
  418404:	b.ne	416d40 <ferror@plt+0x15000>  // b.any
  418408:	b	4175bc <ferror@plt+0x1587c>
  41840c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418410:	add	x1, x1, #0x480
  418414:	mov	w2, #0x5                   	// #5
  418418:	mov	x0, #0x0                   	// #0
  41841c:	bl	401c70 <dcgettext@plt>
  418420:	bl	401cc0 <printf@plt>
  418424:	ldr	w1, [x19, #100]
  418428:	ldr	x21, [x19, #112]
  41842c:	cbnz	w1, 416e4c <ferror@plt+0x1510c>
  418430:	b	417760 <ferror@plt+0x15a20>
  418434:	cbz	w0, 4184f0 <ferror@plt+0x167b0>
  418438:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41843c:	add	x1, x1, #0x210
  418440:	mov	w2, #0x5                   	// #5
  418444:	mov	x0, #0x0                   	// #0
  418448:	bl	401c70 <dcgettext@plt>
  41844c:	bl	401cc0 <printf@plt>
  418450:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418454:	add	x1, x1, #0x360
  418458:	mov	w2, #0x5                   	// #5
  41845c:	mov	x0, #0x0                   	// #0
  418460:	bl	401c70 <dcgettext@plt>
  418464:	bl	401cc0 <printf@plt>
  418468:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41846c:	add	x1, x1, #0x3a8
  418470:	mov	w2, #0x5                   	// #5
  418474:	mov	x0, #0x0                   	// #0
  418478:	bl	401c70 <dcgettext@plt>
  41847c:	bl	401cc0 <printf@plt>
  418480:	b	416e38 <ferror@plt+0x150f8>
  418484:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418488:	add	x1, x1, #0x260
  41848c:	mov	w2, #0x5                   	// #5
  418490:	mov	x0, #0x0                   	// #0
  418494:	bl	401c70 <dcgettext@plt>
  418498:	bl	401cc0 <printf@plt>
  41849c:	b	416e38 <ferror@plt+0x150f8>
  4184a0:	mov	x0, x3
  4184a4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4184a8:	mov	x2, #0x6                   	// #6
  4184ac:	add	x1, x1, #0xa78
  4184b0:	str	x3, [sp, #104]
  4184b4:	bl	401a50 <strncmp@plt>
  4184b8:	ldr	x3, [sp, #104]
  4184bc:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4184c0:	b	4172a0 <ferror@plt+0x15560>
  4184c4:	cmp	w1, #0x28
  4184c8:	b.eq	418894 <ferror@plt+0x16b54>  // b.none
  4184cc:	cmp	w1, #0x14
  4184d0:	b.ne	4177b0 <ferror@plt+0x15a70>  // b.any
  4184d4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4184d8:	add	x1, x1, #0x8b8
  4184dc:	mov	w2, #0x5                   	// #5
  4184e0:	mov	x0, #0x0                   	// #0
  4184e4:	bl	401c70 <dcgettext@plt>
  4184e8:	bl	401cc0 <printf@plt>
  4184ec:	b	4177b0 <ferror@plt+0x15a70>
  4184f0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4184f4:	add	x1, x1, #0x3f0
  4184f8:	mov	w2, #0x5                   	// #5
  4184fc:	mov	x0, #0x0                   	// #0
  418500:	bl	401c70 <dcgettext@plt>
  418504:	bl	401cc0 <printf@plt>
  418508:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41850c:	add	x1, x1, #0x438
  418510:	mov	w2, #0x5                   	// #5
  418514:	mov	x0, #0x0                   	// #0
  418518:	bl	401c70 <dcgettext@plt>
  41851c:	bl	401cc0 <printf@plt>
  418520:	b	416e38 <ferror@plt+0x150f8>
  418524:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418528:	add	x1, x1, #0x300
  41852c:	mov	w2, #0x5                   	// #5
  418530:	mov	x0, #0x0                   	// #0
  418534:	bl	401c70 <dcgettext@plt>
  418538:	bl	401cc0 <printf@plt>
  41853c:	b	416e38 <ferror@plt+0x150f8>
  418540:	tbz	w28, #31, 418820 <ferror@plt+0x16ae0>
  418544:	ldrh	w0, [x19, #82]
  418548:	cmp	w0, #0x57
  41854c:	b.eq	418870 <ferror@plt+0x16b30>  // b.none
  418550:	mov	w1, #0x9080                	// #36992
  418554:	cmp	w0, w1
  418558:	b.eq	418870 <ferror@plt+0x16b30>  // b.none
  41855c:	cmp	w0, #0x24
  418560:	b.eq	418870 <ferror@plt+0x16b30>  // b.none
  418564:	add	x1, x20, #0xb20
  418568:	mov	w2, #0x80000000            	// #-2147483648
  41856c:	mov	x5, x1
  418570:	mov	x0, x1
  418574:	add	w2, w28, w2
  418578:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41857c:	add	x1, x1, #0x650
  418580:	stp	x5, x4, [sp, #112]
  418584:	bl	401980 <sprintf@plt>
  418588:	ldp	x5, x4, [sp, #112]
  41858c:	mov	x1, x5
  418590:	b	4176b0 <ferror@plt+0x15970>
  418594:	mov	x1, x28
  418598:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41859c:	add	x0, x0, #0x8e8
  4185a0:	bl	401cc0 <printf@plt>
  4185a4:	ldr	w1, [x21, #44]
  4185a8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4185ac:	ldr	x2, [x21, #48]
  4185b0:	add	x0, x0, #0x8f0
  4185b4:	bl	401cc0 <printf@plt>
  4185b8:	ldrb	w28, [x28]
  4185bc:	b	4181d4 <ferror@plt+0x16494>
  4185c0:	adrp	x3, 452000 <warn@@Base+0xb6c0>
  4185c4:	add	x28, x3, #0xf18
  4185c8:	b	41822c <ferror@plt+0x164ec>
  4185cc:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4185d0:	add	x0, x0, #0x780
  4185d4:	bl	401cc0 <printf@plt>
  4185d8:	b	417fe0 <ferror@plt+0x162a0>
  4185dc:	cmp	w0, #0x3e
  4185e0:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  4185e4:	mov	w0, #0x1                   	// #1
  4185e8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4185ec:	movk	w0, #0x7000, lsl #16
  4185f0:	add	x1, x1, #0xee8
  4185f4:	cmp	w28, w0
  4185f8:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  4185fc:	b	417e50 <ferror@plt+0x16110>
  418600:	cmp	w0, #0x2d
  418604:	b.eq	417e34 <ferror@plt+0x160f4>  // b.none
  418608:	b	417e50 <ferror@plt+0x16110>
  41860c:	cmp	w0, #0xf
  418610:	b.eq	418948 <ferror@plt+0x16c08>  // b.none
  418614:	b.ls	418638 <ferror@plt+0x168f8>  // b.plast
  418618:	cmp	w0, #0x24
  41861c:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418620:	cmp	w2, #0x2
  418624:	b.hi	417e50 <ferror@plt+0x16110>  // b.pmore
  418628:	add	x0, x27, #0xd58
  41862c:	ldr	x1, [x0, w2, uxtw #3]
  418630:	cbz	x1, 417e50 <ferror@plt+0x16110>
  418634:	b	4176b0 <ferror@plt+0x15970>
  418638:	and	w0, w0, #0xfffffffd
  41863c:	cmp	w0, #0x8
  418640:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418644:	cmp	w2, #0x2b
  418648:	b.hi	417e50 <ferror@plt+0x16110>  // b.pmore
  41864c:	add	x0, x27, #0xb80
  418650:	ldr	x1, [x0, w2, uxtw #3]
  418654:	cbz	x1, 417e50 <ferror@plt+0x16110>
  418658:	b	4176b0 <ferror@plt+0x15970>
  41865c:	cmp	w0, #0xc3
  418660:	b.eq	417e34 <ferror@plt+0x160f4>  // b.none
  418664:	b.ls	4186a0 <ferror@plt+0x16960>  // b.plast
  418668:	cmp	w0, #0xfa
  41866c:	b.eq	418920 <ferror@plt+0x16be0>  // b.none
  418670:	mov	w1, #0x9080                	// #36992
  418674:	cmp	w0, w1
  418678:	b.eq	418620 <ferror@plt+0x168e0>  // b.none
  41867c:	cmp	w0, #0xf3
  418680:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418684:	mov	w0, #0x3                   	// #3
  418688:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  41868c:	movk	w0, #0x7000, lsl #16
  418690:	add	x1, x1, #0xd68
  418694:	cmp	w28, w0
  418698:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  41869c:	b	417e50 <ferror@plt+0x16110>
  4186a0:	cmp	w0, #0xb5
  4186a4:	b.hi	418708 <ferror@plt+0x169c8>  // b.pmore
  4186a8:	cmp	w0, #0xb3
  4186ac:	b.hi	4185e4 <ferror@plt+0x168a4>  // b.pmore
  4186b0:	cmp	w0, #0x8c
  4186b4:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  4186b8:	mov	w0, #0x1                   	// #1
  4186bc:	movk	w0, #0x7f00, lsl #16
  4186c0:	cmp	w28, w0
  4186c4:	b.eq	418ad0 <ferror@plt+0x16d90>  // b.none
  4186c8:	mov	w0, #0x3                   	// #3
  4186cc:	b.hi	418978 <ferror@plt+0x16c38>  // b.pmore
  4186d0:	movk	w0, #0x7000, lsl #16
  4186d4:	cmp	w28, w0
  4186d8:	b.eq	418ac4 <ferror@plt+0x16d84>  // b.none
  4186dc:	b.hi	418960 <ferror@plt+0x16c20>  // b.pmore
  4186e0:	mov	w0, #0x1                   	// #1
  4186e4:	movk	w0, #0x7000, lsl #16
  4186e8:	cmp	w28, w0
  4186ec:	b.eq	418a88 <ferror@plt+0x16d48>  // b.none
  4186f0:	add	w0, w0, #0x1
  4186f4:	cmp	w28, w0
  4186f8:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  4186fc:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418700:	add	x1, x1, #0xdc0
  418704:	b	4176b0 <ferror@plt+0x15970>
  418708:	cmp	w0, #0xb7
  41870c:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418710:	mov	w0, #0x3                   	// #3
  418714:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418718:	movk	w0, #0x7000, lsl #16
  41871c:	add	x1, x1, #0xde8
  418720:	cmp	w28, w0
  418724:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  418728:	b	417e50 <ferror@plt+0x16110>
  41872c:	mov	w0, #0x4                   	// #4
  418730:	str	w0, [x21, #620]
  418734:	b	416d40 <ferror@plt+0x15000>
  418738:	ldr	w0, [sp, #136]
  41873c:	cbz	w0, 417330 <ferror@plt+0x155f0>
  418740:	mov	x0, x3
  418744:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  418748:	mov	x2, #0x8                   	// #8
  41874c:	add	x1, x1, #0xc30
  418750:	str	x3, [sp, #104]
  418754:	bl	401a50 <strncmp@plt>
  418758:	ldr	x3, [sp, #104]
  41875c:	cbz	w0, 417200 <ferror@plt+0x154c0>
  418760:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  418764:	mov	x2, #0xc                   	// #12
  418768:	add	x1, x1, #0xc60
  41876c:	b	41731c <ferror@plt+0x155dc>
  418770:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418774:	mov	x0, x27
  418778:	add	x1, x1, #0x8e0
  41877c:	mov	x2, #0x7                   	// #7
  418780:	bl	401a50 <strncmp@plt>
  418784:	cbz	w0, 417200 <ferror@plt+0x154c0>
  418788:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41878c:	mov	x0, x27
  418790:	add	x1, x1, #0x1b8
  418794:	mov	x2, #0xe                   	// #14
  418798:	bl	401a50 <strncmp@plt>
  41879c:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4187a0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4187a4:	mov	x0, x27
  4187a8:	add	x1, x1, #0x1c8
  4187ac:	mov	x2, #0x11                  	// #17
  4187b0:	bl	401a50 <strncmp@plt>
  4187b4:	cbnz	w0, 416db8 <ferror@plt+0x15078>
  4187b8:	b	417200 <ferror@plt+0x154c0>
  4187bc:	mov	x0, #0xffffffffffff0012    	// #-65518
  4187c0:	movk	x0, #0x9000, lsl #16
  4187c4:	add	x3, x0, w28, uxtw
  4187c8:	cmp	x3, #0x12
  4187cc:	b.hi	4187dc <ferror@plt+0x16a9c>  // b.pmore
  4187d0:	ldr	x0, [sp, #104]
  4187d4:	ldr	x1, [x0, x3, lsl #3]
  4187d8:	cbnz	x1, 4176b0 <ferror@plt+0x15970>
  4187dc:	add	x1, x20, #0xb20
  4187e0:	str	x4, [sp, #112]
  4187e4:	mov	x28, x1
  4187e8:	mov	x0, x1
  4187ec:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4187f0:	add	x1, x1, #0x640
  4187f4:	bl	401980 <sprintf@plt>
  4187f8:	mov	x1, x28
  4187fc:	ldr	x4, [sp, #112]
  418800:	b	4176b0 <ferror@plt+0x15970>
  418804:	mov	w0, #0xfff7                	// #65527
  418808:	adrp	x1, 44e000 <warn@@Base+0x76c0>
  41880c:	movk	w0, #0x6fff, lsl #16
  418810:	add	x1, x1, #0x9e0
  418814:	cmp	w28, w0
  418818:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  41881c:	b	4187dc <ferror@plt+0x16a9c>
  418820:	add	x5, x20, #0xb20
  418824:	mov	w2, #0x5                   	// #5
  418828:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41882c:	mov	x0, #0x0                   	// #0
  418830:	add	x1, x1, #0x660
  418834:	stp	x5, x4, [sp, #112]
  418838:	bl	401c70 <dcgettext@plt>
  41883c:	ldr	x5, [sp, #112]
  418840:	mov	w3, w28
  418844:	mov	x2, x0
  418848:	mov	x1, #0x20                  	// #32
  41884c:	mov	x28, x5
  418850:	mov	x0, x5
  418854:	bl	4019e0 <snprintf@plt>
  418858:	mov	x1, x28
  41885c:	ldr	x4, [sp, #120]
  418860:	b	4176b0 <ferror@plt+0x15970>
  418864:	ldr	w0, [sp, #144]
  418868:	cbz	w0, 416db8 <ferror@plt+0x15078>
  41886c:	b	418788 <ferror@plt+0x16a48>
  418870:	mov	w0, #0x80000000            	// #-2147483648
  418874:	cmp	w28, w0
  418878:	b.eq	418a38 <ferror@plt+0x16cf8>  // b.none
  41887c:	mov	w0, #0xa0000000            	// #-1610612736
  418880:	cmp	w28, w0
  418884:	b.ne	418564 <ferror@plt+0x16824>  // b.any
  418888:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  41888c:	add	x1, x1, #0xf08
  418890:	b	4176b0 <ferror@plt+0x15970>
  418894:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418898:	add	x1, x1, #0x8a8
  41889c:	mov	w2, #0x5                   	// #5
  4188a0:	mov	x0, #0x0                   	// #0
  4188a4:	bl	401c70 <dcgettext@plt>
  4188a8:	bl	401cc0 <printf@plt>
  4188ac:	b	4177b0 <ferror@plt+0x15a70>
  4188b0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4188b4:	mov	x0, x27
  4188b8:	add	x1, x1, #0x8e0
  4188bc:	mov	x2, #0x7                   	// #7
  4188c0:	bl	401a50 <strncmp@plt>
  4188c4:	cbnz	w0, 418864 <ferror@plt+0x16b24>
  4188c8:	add	x25, x27, #0x7
  4188cc:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4188d0:	mov	x0, x25
  4188d4:	add	x1, x1, #0xcf8
  4188d8:	bl	401ba0 <strcmp@plt>
  4188dc:	cbz	w0, 417200 <ferror@plt+0x154c0>
  4188e0:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4188e4:	ldr	w26, [x0, #624]
  4188e8:	b	4171c4 <ferror@plt+0x15484>
  4188ec:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4188f0:	add	x1, x1, #0xe00
  4188f4:	b	4176b0 <ferror@plt+0x15970>
  4188f8:	mov	w1, w28
  4188fc:	mov	x0, x19
  418900:	str	x4, [sp, #112]
  418904:	str	w2, [sp, #120]
  418908:	bl	407e18 <ferror@plt+0x60d8>
  41890c:	ldr	w2, [sp, #120]
  418910:	mov	x1, x0
  418914:	ldr	x4, [sp, #112]
  418918:	cbz	x1, 4187dc <ferror@plt+0x16a9c>
  41891c:	b	4176b0 <ferror@plt+0x15970>
  418920:	mov	w0, #0x1                   	// #1
  418924:	movk	w0, #0x7000, lsl #16
  418928:	cmp	w28, w0
  41892c:	b.eq	418a94 <ferror@plt+0x16d54>  // b.none
  418930:	add	w0, w0, #0x1
  418934:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418938:	cmp	w28, w0
  41893c:	add	x1, x1, #0xe38
  418940:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  418944:	b	417e50 <ferror@plt+0x16110>
  418948:	cmp	w2, #0x9
  41894c:	b.hi	417e50 <ferror@plt+0x16110>  // b.pmore
  418950:	add	x0, x27, #0xce0
  418954:	ldr	x1, [x0, w2, uxtw #3]
  418958:	cbz	x1, 417e50 <ferror@plt+0x16110>
  41895c:	b	4176b0 <ferror@plt+0x15970>
  418960:	mov	w0, #0x7f000000            	// #2130706432
  418964:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418968:	cmp	w28, w0
  41896c:	add	x1, x1, #0xe70
  418970:	b.eq	4176b0 <ferror@plt+0x15970>  // b.none
  418974:	b	417e50 <ferror@plt+0x16110>
  418978:	movk	w0, #0x7f00, lsl #16
  41897c:	cmp	w28, w0
  418980:	b.eq	418ab8 <ferror@plt+0x16d78>  // b.none
  418984:	add	w0, w0, #0x1
  418988:	cmp	w28, w0
  41898c:	b.ne	418a1c <ferror@plt+0x16cdc>  // b.any
  418990:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418994:	add	x1, x1, #0xe60
  418998:	b	4176b0 <ferror@plt+0x15970>
  41899c:	mov	w0, #0x8fffffff            	// #-1879048193
  4189a0:	add	w3, w28, w0
  4189a4:	cmp	w3, #0x4
  4189a8:	b.hi	417e50 <ferror@plt+0x16110>  // b.pmore
  4189ac:	add	x0, x27, #0xd30
  4189b0:	ldr	x1, [x0, w3, uxtw #3]
  4189b4:	cbz	x1, 417e50 <ferror@plt+0x16110>
  4189b8:	b	4176b0 <ferror@plt+0x15970>
  4189bc:	mov	w1, w28
  4189c0:	mov	x0, x19
  4189c4:	str	w2, [sp, #112]
  4189c8:	str	x4, [sp, #120]
  4189cc:	bl	407e18 <ferror@plt+0x60d8>
  4189d0:	ldr	w2, [sp, #112]
  4189d4:	mov	x1, x0
  4189d8:	ldr	x4, [sp, #120]
  4189dc:	cbz	x1, 417e50 <ferror@plt+0x16110>
  4189e0:	b	4176b0 <ferror@plt+0x15970>
  4189e4:	mov	w0, #0x5                   	// #5
  4189e8:	movk	w0, #0x7f00, lsl #16
  4189ec:	cmp	w28, w0
  4189f0:	b.eq	418aac <ferror@plt+0x16d6c>  // b.none
  4189f4:	add	w0, w0, #0x1
  4189f8:	cmp	w28, w0
  4189fc:	b.eq	418aa0 <ferror@plt+0x16d60>  // b.none
  418a00:	mov	w0, #0x3                   	// #3
  418a04:	movk	w0, #0x7000, lsl #16
  418a08:	cmp	w28, w0
  418a0c:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418a10:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418a14:	add	x1, x1, #0xe48
  418a18:	b	4176b0 <ferror@plt+0x15970>
  418a1c:	mov	w0, #0x2                   	// #2
  418a20:	movk	w0, #0x7f00, lsl #16
  418a24:	cmp	w28, w0
  418a28:	b.ne	417e50 <ferror@plt+0x16110>  // b.any
  418a2c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418a30:	add	x1, x1, #0xe98
  418a34:	b	4176b0 <ferror@plt+0x15970>
  418a38:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418a3c:	add	x1, x1, #0xdd8
  418a40:	b	4176b0 <ferror@plt+0x15970>
  418a44:	mov	x0, x3
  418a48:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  418a4c:	mov	x2, #0x8                   	// #8
  418a50:	add	x1, x1, #0xc30
  418a54:	str	x3, [sp, #104]
  418a58:	bl	401a50 <strncmp@plt>
  418a5c:	ldr	x3, [sp, #104]
  418a60:	cbz	w0, 417200 <ferror@plt+0x154c0>
  418a64:	mov	x0, x3
  418a68:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  418a6c:	mov	x2, #0xc                   	// #12
  418a70:	add	x1, x1, #0xb38
  418a74:	str	x3, [sp, #104]
  418a78:	bl	401a50 <strncmp@plt>
  418a7c:	ldr	x3, [sp, #104]
  418a80:	cbnz	w0, 418760 <ferror@plt+0x16a20>
  418a84:	b	417200 <ferror@plt+0x154c0>
  418a88:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418a8c:	add	x1, x1, #0xea8
  418a90:	b	4176b0 <ferror@plt+0x15970>
  418a94:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418a98:	add	x1, x1, #0xe18
  418a9c:	b	4176b0 <ferror@plt+0x15970>
  418aa0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418aa4:	add	x1, x1, #0xed0
  418aa8:	b	4176b0 <ferror@plt+0x15970>
  418aac:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418ab0:	add	x1, x1, #0xd50
  418ab4:	b	4176b0 <ferror@plt+0x15970>
  418ab8:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418abc:	add	x1, x1, #0xe80
  418ac0:	b	4176b0 <ferror@plt+0x15970>
  418ac4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418ac8:	add	x1, x1, #0xeb8
  418acc:	b	4176b0 <ferror@plt+0x15970>
  418ad0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  418ad4:	add	x1, x1, #0xe90
  418ad8:	b	4176b0 <ferror@plt+0x15970>
  418adc:	nop
  418ae0:	stp	x29, x30, [sp, #-64]!
  418ae4:	mov	w2, #0x0                   	// #0
  418ae8:	mov	x29, sp
  418aec:	stp	x19, x20, [sp, #16]
  418af0:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  418af4:	add	x19, x19, #0x420
  418af8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  418afc:	stp	x21, x22, [sp, #32]
  418b00:	and	w21, w0, #0xff
  418b04:	ldr	w3, [x19, #2888]
  418b08:	add	x1, sp, #0x38
  418b0c:	ldr	x0, [x20, #1024]
  418b10:	add	w3, w3, #0x1
  418b14:	str	w3, [x19, #2888]
  418b18:	bl	4018f0 <strtoul@plt>
  418b1c:	ldr	x1, [sp, #56]
  418b20:	ldrb	w1, [x1]
  418b24:	cmp	w1, #0x0
  418b28:	ccmp	w0, #0x0, #0x1, eq  // eq = none
  418b2c:	b.ge	418b74 <ferror@plt+0x16e34>  // b.tcont
  418b30:	ldr	x22, [x20, #1024]
  418b34:	mov	x0, #0x18                  	// #24
  418b38:	bl	401a30 <malloc@plt>
  418b3c:	mov	x20, x0
  418b40:	cbz	x0, 418bb0 <ferror@plt+0x16e70>
  418b44:	mov	x0, x22
  418b48:	bl	401af0 <strdup@plt>
  418b4c:	str	x0, [x20]
  418b50:	cbz	x0, 418b98 <ferror@plt+0x16e58>
  418b54:	ldr	x0, [x19, #3056]
  418b58:	strb	w21, [x20, #8]
  418b5c:	str	x0, [x20, #16]
  418b60:	str	x20, [x19, #3056]
  418b64:	ldp	x19, x20, [sp, #16]
  418b68:	ldp	x21, x22, [sp, #32]
  418b6c:	ldp	x29, x30, [sp], #64
  418b70:	ret
  418b74:	mov	w3, w21
  418b78:	mov	w2, w0
  418b7c:	add	x1, x19, #0xbe8
  418b80:	add	x0, x19, #0xbe0
  418b84:	bl	40f520 <ferror@plt+0xd7e0>
  418b88:	ldp	x19, x20, [sp, #16]
  418b8c:	ldp	x21, x22, [sp, #32]
  418b90:	ldp	x29, x30, [sp], #64
  418b94:	ret
  418b98:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  418b9c:	add	x1, x1, #0x40
  418ba0:	mov	w2, #0x5                   	// #5
  418ba4:	bl	401c70 <dcgettext@plt>
  418ba8:	bl	446368 <error@@Base>
  418bac:	b	418b54 <ferror@plt+0x16e14>
  418bb0:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  418bb4:	add	x1, x1, #0x40
  418bb8:	mov	w2, #0x5                   	// #5
  418bbc:	bl	401c70 <dcgettext@plt>
  418bc0:	bl	446368 <error@@Base>
  418bc4:	b	418b44 <ferror@plt+0x16e04>
  418bc8:	stp	x29, x30, [sp, #-192]!
  418bcc:	mov	w1, #0x457f                	// #17791
  418bd0:	movk	w1, #0x464c, lsl #16
  418bd4:	mov	x29, sp
  418bd8:	stp	x19, x20, [sp, #16]
  418bdc:	mov	x20, x0
  418be0:	add	x19, x0, #0x18
  418be4:	ldr	w0, [x0, #24]
  418be8:	cmp	w0, w1
  418bec:	b.eq	418c18 <ferror@plt+0x16ed8>  // b.none
  418bf0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418bf4:	add	x1, x1, #0x968
  418bf8:	mov	w2, #0x5                   	// #5
  418bfc:	mov	x0, #0x0                   	// #0
  418c00:	bl	401c70 <dcgettext@plt>
  418c04:	bl	446368 <error@@Base>
  418c08:	mov	w0, #0x0                   	// #0
  418c0c:	ldp	x19, x20, [sp, #16]
  418c10:	ldp	x29, x30, [sp], #192
  418c14:	ret
  418c18:	ldrh	w0, [x19, #58]
  418c1c:	stp	x21, x22, [sp, #32]
  418c20:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  418c24:	add	x21, x21, #0x420
  418c28:	bl	43df18 <ferror@plt+0x3c1d8>
  418c2c:	ldr	w0, [x21, #1316]
  418c30:	cbnz	w0, 418ca8 <ferror@plt+0x16f68>
  418c34:	ldr	x1, [x20, #112]
  418c38:	mov	w0, #0x1                   	// #1
  418c3c:	cbz	x1, 418fc4 <ferror@plt+0x17284>
  418c40:	ldr	w2, [x19, #68]
  418c44:	mov	w0, #0xffff                	// #65535
  418c48:	cmp	w2, w0
  418c4c:	b.eq	419200 <ferror@plt+0x174c0>  // b.none
  418c50:	ldr	w0, [x19, #76]
  418c54:	cbz	w0, 418c9c <ferror@plt+0x16f5c>
  418c58:	ldr	w2, [x19, #80]
  418c5c:	mov	w3, #0xffff                	// #65535
  418c60:	cmp	w2, w3
  418c64:	b.ne	418c70 <ferror@plt+0x16f30>  // b.any
  418c68:	ldr	w2, [x1, #40]
  418c6c:	str	w2, [x19, #80]
  418c70:	cmp	w2, w0
  418c74:	b.cc	418c7c <ferror@plt+0x16f3c>  // b.lo, b.ul, b.last
  418c78:	str	wzr, [x19, #80]
  418c7c:	mov	x0, x1
  418c80:	bl	401bc0 <free@plt>
  418c84:	ldp	x21, x22, [sp, #32]
  418c88:	str	xzr, [x20, #112]
  418c8c:	mov	w0, #0x1                   	// #1
  418c90:	ldp	x19, x20, [sp, #16]
  418c94:	ldp	x29, x30, [sp], #192
  418c98:	ret
  418c9c:	ldr	x0, [x1, #32]
  418ca0:	str	w0, [x19, #76]
  418ca4:	b	418c58 <ferror@plt+0x16f18>
  418ca8:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418cac:	add	x1, x1, #0x9a8
  418cb0:	mov	w2, #0x5                   	// #5
  418cb4:	mov	x0, #0x0                   	// #0
  418cb8:	stp	x23, x24, [sp, #48]
  418cbc:	bl	401c70 <dcgettext@plt>
  418cc0:	bl	401cc0 <printf@plt>
  418cc4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418cc8:	adrp	x23, 453000 <warn@@Base+0xc6c0>
  418ccc:	add	x1, x1, #0x9b8
  418cd0:	mov	x22, x19
  418cd4:	add	x24, x20, #0x28
  418cd8:	add	x23, x23, #0x9c8
  418cdc:	mov	w2, #0x5                   	// #5
  418ce0:	mov	x0, #0x0                   	// #0
  418ce4:	bl	401c70 <dcgettext@plt>
  418ce8:	bl	401cc0 <printf@plt>
  418cec:	nop
  418cf0:	ldrb	w1, [x22], #1
  418cf4:	mov	x0, x23
  418cf8:	bl	401cc0 <printf@plt>
  418cfc:	cmp	x24, x22
  418d00:	b.ne	418cf0 <ferror@plt+0x16fb0>  // b.any
  418d04:	mov	w0, #0xa                   	// #10
  418d08:	bl	401cf0 <putchar@plt>
  418d0c:	mov	w2, #0x5                   	// #5
  418d10:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418d14:	mov	x0, #0x0                   	// #0
  418d18:	add	x1, x1, #0x9d0
  418d1c:	bl	401c70 <dcgettext@plt>
  418d20:	ldrb	w23, [x19, #4]
  418d24:	mov	x24, x0
  418d28:	cmp	w23, #0x1
  418d2c:	b.eq	41a55c <ferror@plt+0x1881c>  // b.none
  418d30:	cmp	w23, #0x2
  418d34:	b.eq	419360 <ferror@plt+0x17620>  // b.none
  418d38:	cbz	w23, 41a5a0 <ferror@plt+0x18860>
  418d3c:	add	x22, x21, #0xbf8
  418d40:	mov	w2, #0x5                   	// #5
  418d44:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  418d48:	mov	x0, #0x0                   	// #0
  418d4c:	add	x1, x1, #0xa10
  418d50:	bl	401c70 <dcgettext@plt>
  418d54:	mov	x1, #0x20                  	// #32
  418d58:	mov	x2, x0
  418d5c:	mov	w3, w23
  418d60:	mov	x0, x22
  418d64:	bl	4019e0 <snprintf@plt>
  418d68:	mov	x1, x22
  418d6c:	mov	x0, x24
  418d70:	bl	401cc0 <printf@plt>
  418d74:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418d78:	mov	w2, #0x5                   	// #5
  418d7c:	add	x1, x1, #0xa00
  418d80:	mov	x0, #0x0                   	// #0
  418d84:	bl	401c70 <dcgettext@plt>
  418d88:	ldrb	w23, [x19, #5]
  418d8c:	mov	x24, x0
  418d90:	cmp	w23, #0x1
  418d94:	b.eq	41a540 <ferror@plt+0x18800>  // b.none
  418d98:	cmp	w23, #0x2
  418d9c:	b.eq	41a584 <ferror@plt+0x18844>  // b.none
  418da0:	cbz	w23, 41a568 <ferror@plt+0x18828>
  418da4:	add	x22, x21, #0xc18
  418da8:	mov	w2, #0x5                   	// #5
  418dac:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  418db0:	mov	x0, #0x0                   	// #0
  418db4:	add	x1, x1, #0xa10
  418db8:	bl	401c70 <dcgettext@plt>
  418dbc:	mov	x1, #0x20                  	// #32
  418dc0:	mov	x2, x0
  418dc4:	mov	w3, w23
  418dc8:	mov	x0, x22
  418dcc:	bl	4019e0 <snprintf@plt>
  418dd0:	mov	x1, x22
  418dd4:	mov	x0, x24
  418dd8:	bl	401cc0 <printf@plt>
  418ddc:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418de0:	mov	w2, #0x5                   	// #5
  418de4:	add	x1, x1, #0xa70
  418de8:	mov	x0, #0x0                   	// #0
  418dec:	bl	401c70 <dcgettext@plt>
  418df0:	ldrb	w23, [x19, #6]
  418df4:	mov	x22, x0
  418df8:	cmp	w23, #0x1
  418dfc:	b.eq	41a5f0 <ferror@plt+0x188b0>  // b.none
  418e00:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  418e04:	add	x2, x2, #0xca8
  418e08:	cbnz	w23, 41a524 <ferror@plt+0x187e4>
  418e0c:	mov	w1, w23
  418e10:	mov	x0, x22
  418e14:	bl	401cc0 <printf@plt>
  418e18:	mov	w2, #0x5                   	// #5
  418e1c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418e20:	mov	x0, #0x0                   	// #0
  418e24:	add	x1, x1, #0xac0
  418e28:	bl	401c70 <dcgettext@plt>
  418e2c:	mov	x22, x0
  418e30:	ldrb	w1, [x19, #7]
  418e34:	add	x0, x20, #0x52
  418e38:	bl	407c18 <ferror@plt+0x5ed8>
  418e3c:	mov	x1, x0
  418e40:	mov	x0, x22
  418e44:	bl	401cc0 <printf@plt>
  418e48:	mov	w2, #0x5                   	// #5
  418e4c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418e50:	mov	x0, #0x0                   	// #0
  418e54:	add	x1, x1, #0xaf0
  418e58:	bl	401c70 <dcgettext@plt>
  418e5c:	ldrb	w1, [x19, #8]
  418e60:	bl	401cc0 <printf@plt>
  418e64:	mov	w2, #0x5                   	// #5
  418e68:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418e6c:	mov	x0, #0x0                   	// #0
  418e70:	add	x1, x1, #0xb20
  418e74:	bl	401c70 <dcgettext@plt>
  418e78:	mov	x22, x0
  418e7c:	ldrh	w0, [x19, #56]
  418e80:	bl	4030b8 <ferror@plt+0x1378>
  418e84:	mov	x1, x0
  418e88:	mov	x0, x22
  418e8c:	bl	401cc0 <printf@plt>
  418e90:	mov	w2, #0x5                   	// #5
  418e94:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418e98:	mov	x0, #0x0                   	// #0
  418e9c:	add	x1, x1, #0xb50
  418ea0:	bl	401c70 <dcgettext@plt>
  418ea4:	mov	x22, x0
  418ea8:	ldrh	w0, [x19, #58]
  418eac:	bl	4031f8 <ferror@plt+0x14b8>
  418eb0:	mov	x1, x0
  418eb4:	mov	x0, x22
  418eb8:	bl	401cc0 <printf@plt>
  418ebc:	mov	w2, #0x5                   	// #5
  418ec0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418ec4:	mov	x0, #0x0                   	// #0
  418ec8:	add	x1, x1, #0xb80
  418ecc:	bl	401c70 <dcgettext@plt>
  418ed0:	adrp	x22, 44d000 <warn@@Base+0x66c0>
  418ed4:	ldr	x1, [x19, #40]
  418ed8:	add	x22, x22, #0x940
  418edc:	bl	401cc0 <printf@plt>
  418ee0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418ee4:	add	x1, x1, #0xbb0
  418ee8:	mov	w2, #0x5                   	// #5
  418eec:	mov	x0, #0x0                   	// #0
  418ef0:	bl	401c70 <dcgettext@plt>
  418ef4:	bl	401cc0 <printf@plt>
  418ef8:	ldr	x0, [x19, #16]
  418efc:	mov	w1, #0x4                   	// #4
  418f00:	bl	4040e0 <ferror@plt+0x23a0>
  418f04:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418f08:	add	x1, x1, #0xbd8
  418f0c:	mov	w2, #0x5                   	// #5
  418f10:	mov	x0, #0x0                   	// #0
  418f14:	bl	401c70 <dcgettext@plt>
  418f18:	bl	401cc0 <printf@plt>
  418f1c:	ldr	x1, [x19, #24]
  418f20:	mov	x0, x22
  418f24:	bl	401cc0 <printf@plt>
  418f28:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418f2c:	add	x1, x1, #0xc00
  418f30:	mov	w2, #0x5                   	// #5
  418f34:	mov	x0, #0x0                   	// #0
  418f38:	bl	401c70 <dcgettext@plt>
  418f3c:	bl	401cc0 <printf@plt>
  418f40:	ldr	x1, [x19, #32]
  418f44:	mov	x0, x22
  418f48:	bl	401cc0 <printf@plt>
  418f4c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418f50:	add	x1, x1, #0xc40
  418f54:	mov	w2, #0x5                   	// #5
  418f58:	mov	x0, #0x0                   	// #0
  418f5c:	bl	401c70 <dcgettext@plt>
  418f60:	bl	401cc0 <printf@plt>
  418f64:	mov	w2, #0x5                   	// #5
  418f68:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  418f6c:	mov	x0, #0x0                   	// #0
  418f70:	add	x1, x1, #0xc58
  418f74:	bl	401c70 <dcgettext@plt>
  418f78:	mov	x23, x0
  418f7c:	ldr	x22, [x19, #48]
  418f80:	add	x0, x21, #0xc38
  418f84:	ldrh	w2, [x19, #58]
  418f88:	strb	wzr, [x21, #3128]
  418f8c:	cbz	w22, 4190bc <ferror@plt+0x1737c>
  418f90:	cmp	w2, #0xfa
  418f94:	b.hi	419210 <ferror@plt+0x174d0>  // b.pmore
  418f98:	cmp	w2, #0x3
  418f9c:	b.ls	4190bc <ferror@plt+0x1737c>  // b.plast
  418fa0:	sub	w1, w2, #0x4
  418fa4:	cmp	w1, #0xf6
  418fa8:	b.hi	4190bc <ferror@plt+0x1737c>  // b.pmore
  418fac:	adrp	x0, 46b000 <warn@@Base+0x246c0>
  418fb0:	add	x0, x0, #0xfb8
  418fb4:	ldrh	w0, [x0, w1, uxtw #1]
  418fb8:	adr	x1, 418fc4 <ferror@plt+0x17284>
  418fbc:	add	x0, x1, w0, sxth #2
  418fc0:	br	x0
  418fc4:	ldp	x19, x20, [sp, #16]
  418fc8:	ldp	x21, x22, [sp, #32]
  418fcc:	ldp	x29, x30, [sp], #192
  418fd0:	ret
  418fd4:	add	x0, x21, #0xc38
  418fd8:	and	w24, w22, #0xf0
  418fdc:	mov	x2, #0x400                 	// #1024
  418fe0:	mov	w1, #0x0                   	// #0
  418fe4:	stp	x25, x26, [sp, #64]
  418fe8:	and	w25, w22, #0xf0000000
  418fec:	stp	x27, x28, [sp, #80]
  418ff0:	bl	401a90 <memset@plt>
  418ff4:	cmp	w24, #0x50
  418ff8:	and	w27, w22, #0xf
  418ffc:	b.hi	419010 <ferror@plt+0x172d0>  // b.pmore
  419000:	cmp	w24, #0x1f
  419004:	b.hi	41a4e0 <ferror@plt+0x187a0>  // b.pmore
  419008:	tst	x22, #0xe0
  41900c:	b.eq	41a4f4 <ferror@plt+0x187b4>  // b.none
  419010:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419014:	add	x0, x0, #0x690
  419018:	add	x1, x21, #0xc38
  41901c:	add	x4, x21, #0xc45
  419020:	mov	w26, #0x14                  	// #20
  419024:	ldp	x2, x3, [x0]
  419028:	stp	x2, x3, [x1]
  41902c:	ldur	x0, [x0, #13]
  419030:	str	x0, [x4]
  419034:	mov	w2, w26
  419038:	add	x0, x21, #0xc38
  41903c:	mov	x1, #0x400                 	// #1024
  419040:	cmp	w27, #0x2
  419044:	add	x0, x0, x2
  419048:	sub	x1, x1, x2
  41904c:	b.hi	41b314 <ferror@plt+0x195d4>  // b.pmore
  419050:	adrp	x3, 478000 <warn@@Base+0x316c0>
  419054:	add	x3, x3, #0x3e0
  419058:	add	x3, x3, #0xea8
  41905c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  419060:	add	x2, x2, #0x688
  419064:	ldr	x3, [x3, x27, lsl #3]
  419068:	bl	4019e0 <snprintf@plt>
  41906c:	add	w26, w0, w26
  419070:	mov	w1, w26
  419074:	add	x27, x21, #0xc38
  419078:	add	x0, x27, x1
  41907c:	mov	x28, #0x400                 	// #1024
  419080:	sub	x1, x28, x1
  419084:	cbz	w24, 41b85c <ferror@plt+0x19b1c>
  419088:	mov	w2, #0x30000000            	// #805306368
  41908c:	cmp	w25, w2
  419090:	b.eq	41af78 <ferror@plt+0x19238>  // b.none
  419094:	b.hi	41af6c <ferror@plt+0x1922c>  // b.pmore
  419098:	mov	w2, #0xf0000000            	// #-268435456
  41909c:	add	w2, w25, w2
  4190a0:	tst	w2, #0xe0000000
  4190a4:	b.eq	41bf8c <ferror@plt+0x1a24c>  // b.none
  4190a8:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  4190ac:	add	x2, x2, #0x700
  4190b0:	bl	4019e0 <snprintf@plt>
  4190b4:	ldp	x25, x26, [sp, #64]
  4190b8:	ldp	x27, x28, [sp, #80]
  4190bc:	add	x2, x21, #0xc38
  4190c0:	mov	x1, x22
  4190c4:	mov	x0, x23
  4190c8:	bl	401cc0 <printf@plt>
  4190cc:	mov	w2, #0x5                   	// #5
  4190d0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4190d4:	mov	x0, #0x0                   	// #0
  4190d8:	add	x1, x1, #0xdd8
  4190dc:	bl	401c70 <dcgettext@plt>
  4190e0:	ldr	w1, [x19, #60]
  4190e4:	bl	401cc0 <printf@plt>
  4190e8:	mov	w2, #0x5                   	// #5
  4190ec:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4190f0:	mov	x0, #0x0                   	// #0
  4190f4:	add	x1, x1, #0xe10
  4190f8:	bl	401c70 <dcgettext@plt>
  4190fc:	ldr	w1, [x19, #64]
  419100:	bl	401cc0 <printf@plt>
  419104:	mov	w2, #0x5                   	// #5
  419108:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41910c:	mov	x0, #0x0                   	// #0
  419110:	add	x1, x1, #0xe48
  419114:	bl	401c70 <dcgettext@plt>
  419118:	ldr	w1, [x19, #68]
  41911c:	bl	401cc0 <printf@plt>
  419120:	ldr	x0, [x20, #112]
  419124:	cbz	x0, 419138 <ferror@plt+0x173f8>
  419128:	ldr	w2, [x19, #68]
  41912c:	mov	w1, #0xffff                	// #65535
  419130:	cmp	w2, w1
  419134:	b.eq	41a5bc <ferror@plt+0x1887c>  // b.none
  419138:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  41913c:	mov	w0, #0xa                   	// #10
  419140:	ldr	x1, [x21, #1040]
  419144:	bl	401990 <putc@plt>
  419148:	mov	w2, #0x5                   	// #5
  41914c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419150:	mov	x0, #0x0                   	// #0
  419154:	add	x1, x1, #0xe78
  419158:	bl	401c70 <dcgettext@plt>
  41915c:	ldr	w1, [x19, #72]
  419160:	bl	401cc0 <printf@plt>
  419164:	mov	w2, #0x5                   	// #5
  419168:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41916c:	mov	x0, #0x0                   	// #0
  419170:	add	x1, x1, #0xeb0
  419174:	bl	401c70 <dcgettext@plt>
  419178:	ldr	w1, [x19, #76]
  41917c:	bl	401cc0 <printf@plt>
  419180:	ldr	x0, [x20, #112]
  419184:	cbz	x0, 419190 <ferror@plt+0x17450>
  419188:	ldr	w1, [x19, #76]
  41918c:	cbz	w1, 41a5d8 <ferror@plt+0x18898>
  419190:	ldr	x1, [x21, #1040]
  419194:	mov	w0, #0xa                   	// #10
  419198:	bl	401990 <putc@plt>
  41919c:	mov	w2, #0x5                   	// #5
  4191a0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4191a4:	mov	x0, #0x0                   	// #0
  4191a8:	add	x1, x1, #0xed8
  4191ac:	bl	401c70 <dcgettext@plt>
  4191b0:	ldr	w1, [x19, #80]
  4191b4:	bl	401cc0 <printf@plt>
  4191b8:	ldr	x1, [x20, #112]
  4191bc:	ldr	w0, [x19, #80]
  4191c0:	cbz	x1, 4191d0 <ferror@plt+0x17490>
  4191c4:	mov	w2, #0xffff                	// #65535
  4191c8:	cmp	w0, w2
  4191cc:	b.eq	419e70 <ferror@plt+0x18130>  // b.none
  4191d0:	cbz	w0, 4191e0 <ferror@plt+0x174a0>
  4191d4:	ldr	w1, [x19, #76]
  4191d8:	cmp	w1, w0
  4191dc:	b.ls	41a60c <ferror@plt+0x188cc>  // b.plast
  4191e0:	ldr	x1, [x21, #1040]
  4191e4:	mov	w0, #0xa                   	// #10
  4191e8:	bl	401990 <putc@plt>
  4191ec:	ldr	x1, [x20, #112]
  4191f0:	mov	w0, #0x1                   	// #1
  4191f4:	ldp	x23, x24, [sp, #48]
  4191f8:	cbnz	x1, 418c40 <ferror@plt+0x16f00>
  4191fc:	b	418fc4 <ferror@plt+0x17284>
  419200:	ldr	w0, [x1, #44]
  419204:	cbz	w0, 418c50 <ferror@plt+0x16f10>
  419208:	str	w0, [x19, #68]
  41920c:	b	418c50 <ferror@plt+0x16f10>
  419210:	mov	w1, #0x9080                	// #36992
  419214:	cmp	w2, w1
  419218:	b.eq	41936c <ferror@plt+0x1762c>  // b.none
  41921c:	b.ls	4192d4 <ferror@plt+0x17594>  // b.plast
  419220:	mov	w1, #0xf00d                	// #61453
  419224:	cmp	w2, w1
  419228:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  41922c:	stp	x25, x26, [sp, #64]
  419230:	and	w1, w22, #0xff000000
  419234:	mov	w2, #0x4000000             	// #67108864
  419238:	cmp	w1, w2
  41923c:	b.eq	41a4c4 <ferror@plt+0x18784>  // b.none
  419240:	b.hi	41a8a4 <ferror@plt+0x18b64>  // b.pmore
  419244:	mov	w2, #0x1000000             	// #16777216
  419248:	cmp	w1, w2
  41924c:	b.eq	41bf18 <ferror@plt+0x1a1d8>  // b.none
  419250:	mov	w2, #0x2000000             	// #33554432
  419254:	cmp	w1, w2
  419258:	b.ne	41a880 <ferror@plt+0x18b40>  // b.any
  41925c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419260:	add	x1, x1, #0x108
  419264:	ldr	x2, [x1]
  419268:	str	x2, [x21, #3128]
  41926c:	ldrb	w1, [x1, #8]
  419270:	strb	w1, [x0, #8]
  419274:	and	w0, w22, #0xff0000
  419278:	cmp	w0, #0x20, lsl #12
  41927c:	b.eq	41b920 <ferror@plt+0x19be0>  // b.none
  419280:	b.hi	41ad00 <ferror@plt+0x18fc0>  // b.pmore
  419284:	cbz	w0, 4192b8 <ferror@plt+0x17578>
  419288:	cmp	w0, #0x10, lsl #12
  41928c:	b.ne	41b950 <ferror@plt+0x19c10>  // b.any
  419290:	add	x24, x21, #0xc38
  419294:	mov	x0, x24
  419298:	bl	401900 <strlen@plt>
  41929c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4192a0:	add	x1, x1, #0x168
  4192a4:	add	x24, x24, x0
  4192a8:	ldrh	w0, [x1, #16]
  4192ac:	ldp	x2, x3, [x1]
  4192b0:	stp	x2, x3, [x24]
  4192b4:	strh	w0, [x24, #16]
  4192b8:	tbnz	w22, #8, 41b550 <ferror@plt+0x19810>
  4192bc:	ands	w25, w22, #0xff
  4192c0:	b.ne	41b52c <ferror@plt+0x197ec>  // b.any
  4192c4:	ands	w26, w22, #0xfe00
  4192c8:	b.ne	41b4f0 <ferror@plt+0x197b0>  // b.any
  4192cc:	ldp	x25, x26, [sp, #64]
  4192d0:	b	4190bc <ferror@plt+0x1737c>
  4192d4:	mov	w1, #0x5441                	// #21569
  4192d8:	cmp	w2, w1
  4192dc:	b.ne	41932c <ferror@plt+0x175ec>  // b.any
  4192e0:	and	w1, w22, #0xff000000
  4192e4:	mov	w2, #0x4000000             	// #67108864
  4192e8:	cmp	w1, w2
  4192ec:	b.eq	41bb4c <ferror@plt+0x19e0c>  // b.none
  4192f0:	b.hi	41a964 <ferror@plt+0x18c24>  // b.pmore
  4192f4:	mov	w0, #0x2000000             	// #33554432
  4192f8:	cmp	w1, w0
  4192fc:	b.eq	41bec4 <ferror@plt+0x1a184>  // b.none
  419300:	b.ls	41a8d8 <ferror@plt+0x18b98>  // b.plast
  419304:	mov	w0, #0x3000000             	// #50331648
  419308:	cmp	w1, w0
  41930c:	b.ne	41bc40 <ferror@plt+0x19f00>  // b.any
  419310:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419314:	add	x0, x0, #0x88
  419318:	ldr	x1, [x0]
  41931c:	str	x1, [x21, #3128]
  419320:	ldrb	w0, [x0, #8]
  419324:	strb	w0, [x21, #3136]
  419328:	b	4190bc <ferror@plt+0x1737c>
  41932c:	mov	w0, #0x9041                	// #36929
  419330:	cmp	w2, w0
  419334:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  419338:	tst	x22, #0x30000000
  41933c:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  419340:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419344:	add	x0, x0, #0x440
  419348:	add	x1, x21, #0xc38
  41934c:	ldr	w2, [x0]
  419350:	ldur	w0, [x0, #3]
  419354:	str	w2, [x21, #3128]
  419358:	stur	w0, [x1, #3]
  41935c:	b	4190bc <ferror@plt+0x1737c>
  419360:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  419364:	add	x1, x1, #0x910
  419368:	b	418d6c <ferror@plt+0x1702c>
  41936c:	and	w0, w22, #0xf0000000
  419370:	mov	w1, #0x30000000            	// #805306368
  419374:	cmp	w0, w1
  419378:	b.eq	41bdec <ferror@plt+0x1a0ac>  // b.none
  41937c:	b.hi	41a814 <ferror@plt+0x18ad4>  // b.pmore
  419380:	mov	w1, #0x10000000            	// #268435456
  419384:	cmp	w0, w1
  419388:	b.eq	41bdc8 <ferror@plt+0x1a088>  // b.none
  41938c:	mov	w1, #0x20000000            	// #536870912
  419390:	cmp	w0, w1
  419394:	b.ne	41a7f0 <ferror@plt+0x18ab0>  // b.any
  419398:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41939c:	add	x0, x0, #0x400
  4193a0:	ldr	x1, [x0]
  4193a4:	str	x1, [x21, #3128]
  4193a8:	ldrb	w0, [x0, #8]
  4193ac:	strb	w0, [x21, #3136]
  4193b0:	b	4190bc <ferror@plt+0x1737c>
  4193b4:	and	w0, w22, #0x7f
  4193b8:	sub	w0, w0, #0x1
  4193bc:	cmp	w0, #0x6a
  4193c0:	b.ls	41b2fc <ferror@plt+0x195bc>  // b.plast
  4193c4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4193c8:	add	x0, x0, #0x40
  4193cc:	add	x1, x21, #0xc38
  4193d0:	ldp	x2, x3, [x0]
  4193d4:	stp	x2, x3, [x1]
  4193d8:	tbz	w22, #7, 4190bc <ferror@plt+0x1737c>
  4193dc:	add	x24, x21, #0xc38
  4193e0:	mov	x0, x24
  4193e4:	bl	401900 <strlen@plt>
  4193e8:	mov	x1, x0
  4193ec:	mov	x2, #0x3ff                 	// #1023
  4193f0:	mov	x0, x24
  4193f4:	sub	x2, x2, x1
  4193f8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4193fc:	add	x1, x1, #0x50
  419400:	bl	401c50 <strncat@plt>
  419404:	b	4190bc <ferror@plt+0x1737c>
  419408:	tbnz	w22, #0, 41a318 <ferror@plt+0x185d8>
  41940c:	tbnz	w22, #8, 41a0cc <ferror@plt+0x1838c>
  419410:	tbz	w22, #9, 4190bc <ferror@plt+0x1737c>
  419414:	add	x24, x21, #0xc38
  419418:	mov	x0, x24
  41941c:	bl	401900 <strlen@plt>
  419420:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419424:	add	x1, x1, #0xbb8
  419428:	add	x2, x24, x0
  41942c:	ldr	x3, [x1]
  419430:	str	x3, [x24, x0]
  419434:	ldrh	w0, [x1, #8]
  419438:	strh	w0, [x2, #8]
  41943c:	b	4190bc <ferror@plt+0x1737c>
  419440:	tbz	w22, #4, 41b328 <ferror@plt+0x195e8>
  419444:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419448:	add	x0, x0, #0xaf8
  41944c:	ldr	x1, [x0]
  419450:	str	x1, [x21, #3128]
  419454:	ldrb	w0, [x0, #8]
  419458:	strb	w0, [x21, #3136]
  41945c:	tbnz	w22, #5, 419f74 <ferror@plt+0x18234>
  419460:	tbnz	w22, #7, 41b6f0 <ferror@plt+0x199b0>
  419464:	tbnz	w22, #6, 41a460 <ferror@plt+0x18720>
  419468:	tbnz	w22, #8, 41b368 <ferror@plt+0x19628>
  41946c:	ldrb	w0, [x20, #31]
  419470:	cmp	w0, #0xd
  419474:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  419478:	tbnz	w22, #2, 41bf58 <ferror@plt+0x1a218>
  41947c:	and	w0, w22, #0x3
  419480:	cmp	w0, #0x2
  419484:	b.eq	41c124 <ferror@plt+0x1a3e4>  // b.none
  419488:	cmp	w0, #0x3
  41948c:	b.eq	41c100 <ferror@plt+0x1a3c0>  // b.none
  419490:	cmp	w0, #0x1
  419494:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  419498:	add	x24, x21, #0xc38
  41949c:	mov	x0, x24
  4194a0:	bl	401900 <strlen@plt>
  4194a4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4194a8:	add	x1, x1, #0xb88
  4194ac:	add	x2, x24, x0
  4194b0:	ldr	x3, [x1]
  4194b4:	str	x3, [x24, x0]
  4194b8:	ldrh	w0, [x1, #8]
  4194bc:	strh	w0, [x2, #8]
  4194c0:	b	4190bc <ferror@plt+0x1737c>
  4194c4:	tbnz	w22, #8, 41a2f8 <ferror@plt+0x185b8>
  4194c8:	tbnz	w22, #9, 41a2c8 <ferror@plt+0x18588>
  4194cc:	tbnz	w22, #11, 41a2a0 <ferror@plt+0x18560>
  4194d0:	tbnz	w22, #10, 41a27c <ferror@plt+0x1853c>
  4194d4:	tbnz	w22, #23, 41b75c <ferror@plt+0x19a1c>
  4194d8:	ands	w0, w22, #0x3
  4194dc:	b.eq	41b730 <ferror@plt+0x199f0>  // b.none
  4194e0:	cmp	w0, #0x1
  4194e4:	b.eq	41b880 <ferror@plt+0x19b40>  // b.none
  4194e8:	cmp	w0, #0x2
  4194ec:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  4194f0:	add	x24, x21, #0xc38
  4194f4:	mov	x0, x24
  4194f8:	bl	401900 <strlen@plt>
  4194fc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419500:	add	x1, x1, #0xa38
  419504:	add	x2, x24, x0
  419508:	ldr	w3, [x1]
  41950c:	str	w3, [x24, x0]
  419510:	ldrh	w0, [x1, #4]
  419514:	strh	w0, [x2, #4]
  419518:	b	4190bc <ferror@plt+0x1737c>
  41951c:	and	w0, w22, #0x1f
  419520:	sub	w0, w0, #0x1
  419524:	cmp	w0, #0x17
  419528:	b.ls	41b2e4 <ferror@plt+0x195a4>  // b.plast
  41952c:	mov	w2, #0x5                   	// #5
  419530:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419534:	mov	x0, #0x0                   	// #0
  419538:	add	x1, x1, #0x678
  41953c:	bl	401c70 <dcgettext@plt>
  419540:	mov	x1, x0
  419544:	add	x0, x21, #0xc38
  419548:	bl	401a80 <strcat@plt>
  41954c:	tbnz	w22, #8, 41a6b8 <ferror@plt+0x18978>
  419550:	tbz	w22, #15, 4190bc <ferror@plt+0x1737c>
  419554:	add	x24, x21, #0xc38
  419558:	mov	x0, x24
  41955c:	bl	401900 <strlen@plt>
  419560:	mov	x1, #0x202c                	// #8236
  419564:	movk	x1, #0x6466, lsl #16
  419568:	movk	x1, #0x6970, lsl #32
  41956c:	movk	x1, #0x63, lsl #48
  419570:	str	x1, [x24, x0]
  419574:	b	4190bc <ferror@plt+0x1737c>
  419578:	stp	x25, x26, [sp, #64]
  41957c:	and	w25, w22, #0xff000000
  419580:	tbnz	w22, #0, 41b788 <ferror@plt+0x19a48>
  419584:	and	w24, w22, #0xffffff
  419588:	add	x1, x21, #0xc38
  41958c:	tbnz	w24, #5, 41b57c <ferror@plt+0x1983c>
  419590:	mov	w0, #0x3000000             	// #50331648
  419594:	cmp	w25, w0
  419598:	b.eq	41bd08 <ferror@plt+0x19fc8>  // b.none
  41959c:	b.hi	41ac28 <ferror@plt+0x18ee8>  // b.pmore
  4195a0:	mov	w0, #0x1000000             	// #16777216
  4195a4:	cmp	w25, w0
  4195a8:	b.eq	41c320 <ferror@plt+0x1a5e0>  // b.none
  4195ac:	mov	w0, #0x2000000             	// #33554432
  4195b0:	cmp	w25, w0
  4195b4:	b.ne	41ad3c <ferror@plt+0x18ffc>  // b.any
  4195b8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4195bc:	add	x0, x0, #0xdf8
  4195c0:	ldp	x2, x3, [x0]
  4195c4:	stp	x2, x3, [x1]
  4195c8:	cbz	w24, 41c7e0 <ferror@plt+0x1aaa0>
  4195cc:	add	x26, x21, #0xc38
  4195d0:	stp	x27, x28, [sp, #80]
  4195d4:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  4195d8:	adrp	x27, 453000 <warn@@Base+0xc6c0>
  4195dc:	add	x28, x28, #0xe30
  4195e0:	add	x27, x27, #0xde0
  4195e4:	mov	w25, #0x0                   	// #0
  4195e8:	neg	w0, w24
  4195ec:	and	w0, w0, w24
  4195f0:	bic	w24, w24, w0
  4195f4:	cmp	w0, #0x8
  4195f8:	b.eq	41b49c <ferror@plt+0x1975c>  // b.none
  4195fc:	cmp	w0, #0x10
  419600:	b.eq	41b470 <ferror@plt+0x19730>  // b.none
  419604:	cmp	w0, #0x4
  419608:	b.eq	41b6cc <ferror@plt+0x1998c>  // b.none
  41960c:	mov	w25, #0x1                   	// #1
  419610:	cbnz	w24, 4195e8 <ferror@plt+0x178a8>
  419614:	cbz	w25, 41b724 <ferror@plt+0x199e4>
  419618:	ldp	x27, x28, [sp, #80]
  41961c:	mov	w2, #0x5                   	// #5
  419620:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  419624:	mov	x0, #0x0                   	// #0
  419628:	add	x1, x1, #0xdc0
  41962c:	bl	401c70 <dcgettext@plt>
  419630:	mov	x1, x0
  419634:	add	x0, x21, #0xc38
  419638:	bl	401a80 <strcat@plt>
  41963c:	ldp	x25, x26, [sp, #64]
  419640:	b	4190bc <ferror@plt+0x1737c>
  419644:	stp	x25, x26, [sp, #64]
  419648:	and	w1, w22, #0xf0000000
  41964c:	mov	w0, #0xf0000000            	// #-268435456
  419650:	cmp	w1, w0
  419654:	b.eq	41a444 <ferror@plt+0x18704>  // b.none
  419658:	tbnz	w22, #20, 41b5d4 <ferror@plt+0x19894>
  41965c:	tst	x22, #0x3
  419660:	b.eq	41b684 <ferror@plt+0x19944>  // b.none
  419664:	tst	x22, #0x60
  419668:	b.eq	41b658 <ferror@plt+0x19918>  // b.none
  41966c:	tst	x22, #0x300
  419670:	b.eq	41b62c <ferror@plt+0x198ec>  // b.none
  419674:	tst	x22, #0xc00
  419678:	b.eq	41b600 <ferror@plt+0x198c0>  // b.none
  41967c:	tst	x22, #0x3000
  419680:	b.eq	41b418 <ferror@plt+0x196d8>  // b.none
  419684:	tst	x22, #0xc000
  419688:	b.eq	41b3ec <ferror@plt+0x196ac>  // b.none
  41968c:	ands	w25, w22, #0xffff
  419690:	b.eq	41bf84 <ferror@plt+0x1a244>  // b.none
  419694:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419698:	add	x0, x0, #0x3c0
  41969c:	adrp	x24, 454000 <warn@@Base+0xd6c0>
  4196a0:	add	x1, x24, #0x380
  4196a4:	stp	x0, x1, [sp, #104]
  4196a8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4196ac:	add	x0, x0, #0x390
  4196b0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  4196b4:	add	x1, x2, #0x340
  4196b8:	stp	x0, x1, [sp, #120]
  4196bc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4196c0:	add	x0, x0, #0x350
  4196c4:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  4196c8:	add	x1, x2, #0x360
  4196cc:	stp	x0, x1, [sp, #136]
  4196d0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4196d4:	add	x0, x0, #0x318
  4196d8:	adrp	x26, 454000 <warn@@Base+0xd6c0>
  4196dc:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  4196e0:	add	x26, x26, #0x3b0
  4196e4:	add	x1, x2, #0x330
  4196e8:	add	x24, x21, #0xc38
  4196ec:	stp	x27, x28, [sp, #80]
  4196f0:	adrp	x28, 454000 <warn@@Base+0xd6c0>
  4196f4:	adrp	x27, 454000 <warn@@Base+0xd6c0>
  4196f8:	add	x28, x28, #0x370
  4196fc:	add	x27, x27, #0x3a0
  419700:	stp	x0, x1, [sp, #152]
  419704:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419708:	add	x0, x0, #0x300
  41970c:	str	x0, [sp, #168]
  419710:	b	419750 <ferror@plt+0x17a10>
  419714:	cmp	w0, #0x2
  419718:	b.eq	41b25c <ferror@plt+0x1951c>  // b.none
  41971c:	cmp	w0, #0x20
  419720:	b.ne	41a62c <ferror@plt+0x188ec>  // b.any
  419724:	mov	x0, x24
  419728:	bl	401900 <strlen@plt>
  41972c:	ldr	x1, [sp, #160]
  419730:	add	x3, x24, x0
  419734:	ldr	x4, [x1]
  419738:	str	x4, [x24, x0]
  41973c:	ldur	x0, [x1, #5]
  419740:	stur	x0, [x3, #5]
  419744:	sub	w0, w25, #0x1
  419748:	ands	w25, w25, w0
  41974c:	b.eq	41af60 <ferror@plt+0x19220>  // b.none
  419750:	neg	w0, w25
  419754:	and	w0, w0, w25
  419758:	cmp	w0, #0x400
  41975c:	b.eq	41b23c <ferror@plt+0x194fc>  // b.none
  419760:	b.hi	41a658 <ferror@plt+0x18918>  // b.pmore
  419764:	cmp	w0, #0x40
  419768:	b.eq	41b280 <ferror@plt+0x19540>  // b.none
  41976c:	b.ls	419714 <ferror@plt+0x179d4>  // b.plast
  419770:	cmp	w0, #0x100
  419774:	b.eq	41b21c <ferror@plt+0x194dc>  // b.none
  419778:	cmp	w0, #0x200
  41977c:	b.ne	419744 <ferror@plt+0x17a04>  // b.any
  419780:	mov	x0, x24
  419784:	bl	401900 <strlen@plt>
  419788:	ldr	x1, [sp, #144]
  41978c:	add	x3, x24, x0
  419790:	ldr	x5, [x1]
  419794:	str	x5, [x24, x0]
  419798:	ldrh	w4, [x1, #8]
  41979c:	strh	w4, [x3, #8]
  4197a0:	b	419744 <ferror@plt+0x17a04>
  4197a4:	ubfx	w0, w22, #8, #16
  4197a8:	mov	w1, #0x3200                	// #12800
  4197ac:	cmp	w0, w1
  4197b0:	b.eq	41b4d0 <ferror@plt+0x19790>  // b.none
  4197b4:	cmp	w0, #0x6, lsl #12
  4197b8:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  4197bc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4197c0:	add	x0, x0, #0x848
  4197c4:	add	x1, x21, #0xc38
  4197c8:	ldr	x2, [x0]
  4197cc:	str	x2, [x21, #3128]
  4197d0:	ldur	w0, [x0, #7]
  4197d4:	stur	w0, [x1, #7]
  4197d8:	b	4190bc <ferror@plt+0x1737c>
  4197dc:	tbnz	w22, #31, 41a4a4 <ferror@plt+0x18764>
  4197e0:	tbnz	w22, #16, 41a3e0 <ferror@plt+0x186a0>
  4197e4:	tbz	w22, #15, 4190bc <ferror@plt+0x1737c>
  4197e8:	mov	w2, #0x5                   	// #5
  4197ec:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  4197f0:	mov	x0, #0x0                   	// #0
  4197f4:	add	x1, x1, #0x258
  4197f8:	bl	401c70 <dcgettext@plt>
  4197fc:	mov	x1, x0
  419800:	add	x0, x21, #0xc38
  419804:	bl	401a80 <strcat@plt>
  419808:	b	4190bc <ferror@plt+0x1737c>
  41980c:	tbnz	w22, #0, 419fa0 <ferror@plt+0x18260>
  419810:	tbnz	w22, #1, 419f44 <ferror@plt+0x18204>
  419814:	tbnz	w22, #2, 419f14 <ferror@plt+0x181d4>
  419818:	tbnz	w22, #3, 419ee8 <ferror@plt+0x181a8>
  41981c:	tbz	w22, #6, 419868 <ferror@plt+0x17b28>
  419820:	tst	x22, #0x80
  419824:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  419828:	add	x1, x1, #0x948
  41982c:	add	x0, x21, #0xc38
  419830:	stp	x25, x26, [sp, #64]
  419834:	adrp	x25, 453000 <warn@@Base+0xc6c0>
  419838:	add	x25, x25, #0x928
  41983c:	csel	x25, x25, x1, ne  // ne = any
  419840:	mov	x24, x0
  419844:	bl	401900 <strlen@plt>
  419848:	add	x0, x24, x0
  41984c:	ldr	x1, [x25, #16]
  419850:	str	x1, [x0, #16]
  419854:	ldur	w1, [x25, #23]
  419858:	ldp	x2, x3, [x25]
  41985c:	stp	x2, x3, [x0]
  419860:	stur	w1, [x0, #23]
  419864:	ldp	x25, x26, [sp, #64]
  419868:	tbnz	w22, #8, 419fc4 <ferror@plt+0x18284>
  41986c:	tbz	w22, #9, 4190bc <ferror@plt+0x1737c>
  419870:	add	x24, x21, #0xc38
  419874:	mov	x0, x24
  419878:	bl	401900 <strlen@plt>
  41987c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419880:	add	x1, x1, #0xc30
  419884:	add	x2, x24, x0
  419888:	ldr	w3, [x1]
  41988c:	str	w3, [x24, x0]
  419890:	ldrb	w0, [x1, #4]
  419894:	strb	w0, [x2, #4]
  419898:	b	4190bc <ferror@plt+0x1737c>
  41989c:	tbz	w22, #0, 4190bc <ferror@plt+0x1737c>
  4198a0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4198a4:	add	x0, x0, #0xc38
  4198a8:	add	x1, x21, #0xc38
  4198ac:	ldr	x2, [x0]
  4198b0:	str	x2, [x21, #3128]
  4198b4:	ldur	w0, [x0, #7]
  4198b8:	stur	w0, [x1, #7]
  4198bc:	b	4190bc <ferror@plt+0x1737c>
  4198c0:	tbnz	w22, #0, 41a25c <ferror@plt+0x1851c>
  4198c4:	tbnz	w22, #1, 41a22c <ferror@plt+0x184ec>
  4198c8:	tbnz	w22, #2, 41a1fc <ferror@plt+0x184bc>
  4198cc:	tbnz	w22, #4, 41a1d4 <ferror@plt+0x18494>
  4198d0:	tbnz	w22, #5, 41a1a4 <ferror@plt+0x18464>
  4198d4:	tbnz	w22, #7, 41a174 <ferror@plt+0x18434>
  4198d8:	tbnz	w22, #8, 41a144 <ferror@plt+0x18404>
  4198dc:	tbnz	w22, #10, 41a118 <ferror@plt+0x183d8>
  4198e0:	tbnz	w22, #9, 41b394 <ferror@plt+0x19654>
  4198e4:	and	w0, w22, #0xff0000
  4198e8:	cmp	w0, #0x8e0, lsl #12
  4198ec:	b.eq	41c790 <ferror@plt+0x1aa50>  // b.none
  4198f0:	b.hi	41ab5c <ferror@plt+0x18e1c>  // b.pmore
  4198f4:	cmp	w0, #0x870, lsl #12
  4198f8:	b.eq	41c3fc <ferror@plt+0x1a6bc>  // b.none
  4198fc:	b.ls	41ab14 <ferror@plt+0x18dd4>  // b.plast
  419900:	cmp	w0, #0x8b0, lsl #12
  419904:	b.eq	41c3cc <ferror@plt+0x1a68c>  // b.none
  419908:	b.ls	41aad8 <ferror@plt+0x18d98>  // b.plast
  41990c:	cmp	w0, #0x8c0, lsl #12
  419910:	b.eq	41c45c <ferror@plt+0x1a71c>  // b.none
  419914:	cmp	w0, #0x8d0, lsl #12
  419918:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41991c:	add	x24, x21, #0xc38
  419920:	mov	x0, x24
  419924:	bl	401900 <strlen@plt>
  419928:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41992c:	add	x1, x1, #0x560
  419930:	add	x2, x24, x0
  419934:	ldr	x3, [x1]
  419938:	str	x3, [x24, x0]
  41993c:	ldrh	w0, [x1, #8]
  419940:	strh	w0, [x2, #8]
  419944:	and	w0, w22, #0xf000
  419948:	cmp	w0, #0x2, lsl #12
  41994c:	b.eq	41b990 <ferror@plt+0x19c50>  // b.none
  419950:	b.hi	41a6e4 <ferror@plt+0x189a4>  // b.pmore
  419954:	cbz	w0, 419988 <ferror@plt+0x17c48>
  419958:	cmp	w0, #0x1, lsl #12
  41995c:	b.ne	41b7b8 <ferror@plt+0x19a78>  // b.any
  419960:	add	x24, x21, #0xc38
  419964:	mov	x0, x24
  419968:	bl	401900 <strlen@plt>
  41996c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419970:	add	x1, x1, #0x5b0
  419974:	add	x2, x24, x0
  419978:	ldr	w3, [x1]
  41997c:	str	w3, [x24, x0]
  419980:	ldrh	w0, [x1, #4]
  419984:	strh	w0, [x2, #4]
  419988:	tbnz	w22, #27, 419eb8 <ferror@plt+0x18178>
  41998c:	tbnz	w22, #26, 419e8c <ferror@plt+0x1814c>
  419990:	tbnz	w22, #25, 41b444 <ferror@plt+0x19704>
  419994:	and	w0, w22, #0xf0000000
  419998:	mov	w1, #0x50000000            	// #1342177280
  41999c:	cmp	w0, w1
  4199a0:	b.eq	41bcdc <ferror@plt+0x19f9c>  // b.none
  4199a4:	b.hi	41a758 <ferror@plt+0x18a18>  // b.pmore
  4199a8:	mov	w1, #0x20000000            	// #536870912
  4199ac:	cmp	w0, w1
  4199b0:	b.eq	41c01c <ferror@plt+0x1a2dc>  // b.none
  4199b4:	b.ls	41a724 <ferror@plt+0x189e4>  // b.plast
  4199b8:	mov	w1, #0x30000000            	// #805306368
  4199bc:	cmp	w0, w1
  4199c0:	b.eq	41bff8 <ferror@plt+0x1a2b8>  // b.none
  4199c4:	mov	w1, #0x40000000            	// #1073741824
  4199c8:	cmp	w0, w1
  4199cc:	b.ne	41c064 <ferror@plt+0x1a324>  // b.any
  4199d0:	add	x24, x21, #0xc38
  4199d4:	mov	x0, x24
  4199d8:	bl	401900 <strlen@plt>
  4199dc:	mov	x1, #0x202c                	// #8236
  4199e0:	movk	x1, #0x696d, lsl #16
  4199e4:	movk	x1, #0x7370, lsl #32
  4199e8:	movk	x1, #0x35, lsl #48
  4199ec:	str	x1, [x24, x0]
  4199f0:	b	4190bc <ferror@plt+0x1737c>
  4199f4:	and	w0, w22, #0x3ff8000
  4199f8:	mov	w1, #0x1000000             	// #16777216
  4199fc:	and	w0, w0, #0xff81ffff
  419a00:	cmp	w0, w1
  419a04:	b.eq	41baf0 <ferror@plt+0x19db0>  // b.none
  419a08:	cmp	w0, #0x810, lsl #12
  419a0c:	b.eq	41bad8 <ferror@plt+0x19d98>  // b.none
  419a10:	mov	w1, #0x2000000             	// #33554432
  419a14:	cmp	w0, w1
  419a18:	b.eq	41babc <ferror@plt+0x19d7c>  // b.none
  419a1c:	mov	w2, #0x5                   	// #5
  419a20:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  419a24:	mov	x0, #0x0                   	// #0
  419a28:	add	x1, x1, #0xfe0
  419a2c:	stp	x25, x26, [sp, #64]
  419a30:	bl	401c70 <dcgettext@plt>
  419a34:	mov	w2, #0x5                   	// #5
  419a38:	mov	x25, x0
  419a3c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419a40:	mov	x0, #0x0                   	// #0
  419a44:	add	x1, x1, #0xc8
  419a48:	bl	401c70 <dcgettext@plt>
  419a4c:	mov	x24, x0
  419a50:	and	w2, w22, #0xf
  419a54:	sub	w2, w2, #0x1
  419a58:	cmp	w2, #0x6
  419a5c:	b.ls	41ba50 <ferror@plt+0x19d10>  // b.plast
  419a60:	add	x26, x21, #0xc38
  419a64:	mov	x0, x26
  419a68:	bl	401900 <strlen@plt>
  419a6c:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  419a70:	add	x3, x3, #0xd8
  419a74:	mov	x2, x0
  419a78:	add	x4, x26, x0
  419a7c:	add	x0, x0, #0xa
  419a80:	mov	x1, x25
  419a84:	ldr	x5, [x3]
  419a88:	str	x5, [x26, x2]
  419a8c:	ldrh	w2, [x3, #8]
  419a90:	add	x0, x26, x0
  419a94:	strh	w2, [x4, #8]
  419a98:	bl	401c40 <strcpy@plt>
  419a9c:	tbnz	w22, #6, 41c238 <ferror@plt+0x1a4f8>
  419aa0:	and	w0, w22, #0x30
  419aa4:	cmp	w0, #0x20
  419aa8:	b.eq	41c22c <ferror@plt+0x1a4ec>  // b.none
  419aac:	b.hi	41b354 <ferror@plt+0x19614>  // b.pmore
  419ab0:	cbz	w0, 41b854 <ferror@plt+0x19b14>
  419ab4:	cmp	w0, #0x10
  419ab8:	b.ne	41bde0 <ferror@plt+0x1a0a0>  // b.any
  419abc:	adrp	x24, 454000 <warn@@Base+0xd6c0>
  419ac0:	add	x24, x24, #0xd0
  419ac4:	add	x25, x21, #0xc38
  419ac8:	mov	x0, x25
  419acc:	bl	401900 <strlen@plt>
  419ad0:	mov	x2, x0
  419ad4:	mov	w3, #0x202c                	// #8236
  419ad8:	add	x0, x0, #0x2
  419adc:	mov	x1, x24
  419ae0:	add	x0, x25, x0
  419ae4:	strh	w3, [x25, x2]
  419ae8:	bl	401c40 <strcpy@plt>
  419aec:	ldp	x25, x26, [sp, #64]
  419af0:	b	4190bc <ferror@plt+0x1737c>
  419af4:	and	w0, w22, #0xffff
  419af8:	cmp	w0, #0x210
  419afc:	b.eq	41b944 <ferror@plt+0x19c04>  // b.none
  419b00:	cmp	w0, #0x214
  419b04:	b.eq	41b938 <ferror@plt+0x19bf8>  // b.none
  419b08:	cmp	w0, #0x20b
  419b0c:	b.eq	41a404 <ferror@plt+0x186c4>  // b.none
  419b10:	tbnz	w22, #16, 41a368 <ferror@plt+0x18628>
  419b14:	tbnz	w22, #17, 41a338 <ferror@plt+0x185f8>
  419b18:	tbnz	w22, #18, 41a09c <ferror@plt+0x1835c>
  419b1c:	tbnz	w22, #19, 41a06c <ferror@plt+0x1832c>
  419b20:	tbnz	w22, #20, 41a398 <ferror@plt+0x18658>
  419b24:	tbz	w22, #22, 4190bc <ferror@plt+0x1737c>
  419b28:	add	x24, x21, #0xc38
  419b2c:	mov	x0, x24
  419b30:	bl	401900 <strlen@plt>
  419b34:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419b38:	add	x1, x1, #0xaa8
  419b3c:	add	x2, x24, x0
  419b40:	ldr	x3, [x1]
  419b44:	str	x3, [x24, x0]
  419b48:	ldur	w0, [x1, #7]
  419b4c:	stur	w0, [x2, #7]
  419b50:	b	4190bc <ferror@plt+0x1737c>
  419b54:	tbnz	w22, #0, 41a3c4 <ferror@plt+0x18684>
  419b58:	tbnz	w22, #3, 41b3c0 <ferror@plt+0x19680>
  419b5c:	and	w0, w22, #0x6
  419b60:	cmp	w0, #0x4
  419b64:	b.eq	41b8c8 <ferror@plt+0x19b88>  // b.none
  419b68:	b.hi	41a84c <ferror@plt+0x18b0c>  // b.pmore
  419b6c:	cbz	w0, 41b8f4 <ferror@plt+0x19bb4>
  419b70:	cmp	w0, #0x2
  419b74:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  419b78:	add	x24, x21, #0xc38
  419b7c:	mov	x0, x24
  419b80:	bl	401900 <strlen@plt>
  419b84:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419b88:	add	x1, x1, #0x868
  419b8c:	add	x24, x24, x0
  419b90:	ldp	x2, x3, [x1]
  419b94:	stp	x2, x3, [x24]
  419b98:	ldur	w0, [x1, #15]
  419b9c:	stur	w0, [x24, #15]
  419ba0:	b	4190bc <ferror@plt+0x1737c>
  419ba4:	tbnz	w22, #0, 41b6b0 <ferror@plt+0x19970>
  419ba8:	tbnz	w22, #1, 41a48c <ferror@plt+0x1874c>
  419bac:	tbz	w22, #2, 4190bc <ferror@plt+0x1737c>
  419bb0:	add	x24, x21, #0xc38
  419bb4:	mov	x0, x24
  419bb8:	bl	401900 <strlen@plt>
  419bbc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419bc0:	add	x1, x1, #0xbd0
  419bc4:	add	x2, x24, x0
  419bc8:	ldr	w3, [x1]
  419bcc:	str	w3, [x24, x0]
  419bd0:	ldrh	w0, [x1, #4]
  419bd4:	strh	w0, [x2, #4]
  419bd8:	b	4190bc <ferror@plt+0x1737c>
  419bdc:	ands	w0, w22, #0x3
  419be0:	b.eq	4190bc <ferror@plt+0x1737c>  // b.none
  419be4:	mov	x1, #0x202c                	// #8236
  419be8:	add	w0, w0, #0x30
  419bec:	movk	x1, #0x6261, lsl #16
  419bf0:	movk	x1, #0x7669, lsl #32
  419bf4:	movk	x1, #0x30, lsl #48
  419bf8:	str	x1, [sp, #184]
  419bfc:	strb	w0, [sp, #190]
  419c00:	ldr	x0, [sp, #184]
  419c04:	str	x0, [x21, #3128]
  419c08:	b	4190bc <ferror@plt+0x1737c>
  419c0c:	and	w0, w22, #0xff
  419c10:	cmp	w0, #0x4
  419c14:	b.eq	41bd8c <ferror@plt+0x1a04c>  // b.none
  419c18:	b.hi	41af34 <ferror@plt+0x191f4>  // b.pmore
  419c1c:	cmp	w0, #0x2
  419c20:	b.eq	41bd44 <ferror@plt+0x1a004>  // b.none
  419c24:	cmp	w0, #0x3
  419c28:	b.ne	41aedc <ferror@plt+0x1919c>  // b.any
  419c2c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419c30:	add	x0, x0, #0xda8
  419c34:	add	x1, x21, #0xc38
  419c38:	ldr	w2, [x0]
  419c3c:	ldur	w0, [x0, #3]
  419c40:	str	w2, [x21, #3128]
  419c44:	stur	w0, [x1, #3]
  419c48:	b	4190bc <ferror@plt+0x1737c>
  419c4c:	and	w0, w22, #0xc
  419c50:	cmp	w0, #0x8
  419c54:	b.eq	41b820 <ferror@plt+0x19ae0>  // b.none
  419c58:	cmp	w0, #0xc
  419c5c:	b.eq	41b804 <ferror@plt+0x19ac4>  // b.none
  419c60:	cmp	w0, #0x4
  419c64:	b.eq	41a428 <ferror@plt+0x186e8>  // b.none
  419c68:	tbz	w22, #0, 4190bc <ferror@plt+0x1737c>
  419c6c:	add	x24, x21, #0xc38
  419c70:	mov	x0, x24
  419c74:	bl	401900 <strlen@plt>
  419c78:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419c7c:	add	x1, x1, #0xbf0
  419c80:	add	x24, x24, x0
  419c84:	ldrb	w0, [x1, #16]
  419c88:	ldp	x2, x3, [x1]
  419c8c:	stp	x2, x3, [x24]
  419c90:	strb	w0, [x24, #16]
  419c94:	b	4190bc <ferror@plt+0x1737c>
  419c98:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419c9c:	add	x1, x1, #0xc60
  419ca0:	mov	w2, #0x5                   	// #5
  419ca4:	add	x24, x21, #0xc38
  419ca8:	mov	x0, #0x0                   	// #0
  419cac:	stp	x25, x26, [sp, #64]
  419cb0:	bl	401c70 <dcgettext@plt>
  419cb4:	mov	x25, x0
  419cb8:	mov	x0, x24
  419cbc:	bl	401900 <strlen@plt>
  419cc0:	add	x0, x24, x0
  419cc4:	mov	x1, x25
  419cc8:	bl	4019f0 <stpcpy@plt>
  419ccc:	and	w1, w22, #0xff
  419cd0:	cmp	w1, #0x20
  419cd4:	b.eq	41bea8 <ferror@plt+0x1a168>  // b.none
  419cd8:	b.hi	41a92c <ferror@plt+0x18bec>  // b.pmore
  419cdc:	cmp	w1, #0xe
  419ce0:	b.eq	41be8c <ferror@plt+0x1a14c>  // b.none
  419ce4:	b.ls	41a900 <ferror@plt+0x18bc0>  // b.plast
  419ce8:	cmp	w1, #0x10
  419cec:	b.eq	41bdac <ferror@plt+0x1a06c>  // b.none
  419cf0:	cmp	w1, #0x1f
  419cf4:	b.ne	41aab4 <ferror@plt+0x18d74>  // b.any
  419cf8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419cfc:	add	x1, x1, #0xcf0
  419d00:	ldr	x2, [x1]
  419d04:	str	x2, [x0]
  419d08:	ldrh	w1, [x1, #8]
  419d0c:	strh	w1, [x0, #8]
  419d10:	tst	w22, #0xffffff00
  419d14:	b.ne	41b5ac <ferror@plt+0x1986c>  // b.any
  419d18:	ldp	x25, x26, [sp, #64]
  419d1c:	b	4190bc <ferror@plt+0x1737c>
  419d20:	stp	x25, x26, [sp, #64]
  419d24:	and	w0, w22, #0xff
  419d28:	cmp	w0, #0x4
  419d2c:	b.eq	41b974 <ferror@plt+0x19c34>  // b.none
  419d30:	b.hi	41aa34 <ferror@plt+0x18cf4>  // b.pmore
  419d34:	cmp	w0, #0x2
  419d38:	b.eq	41b9d0 <ferror@plt+0x19c90>  // b.none
  419d3c:	cmp	w0, #0x3
  419d40:	b.ne	41b9a8 <ferror@plt+0x19c68>  // b.any
  419d44:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  419d48:	add	x0, x0, #0xcc8
  419d4c:	ldr	x1, [x0]
  419d50:	str	x1, [x21, #3128]
  419d54:	ldrb	w0, [x0, #8]
  419d58:	strb	w0, [x21, #3136]
  419d5c:	add	x24, x21, #0xc38
  419d60:	and	w25, w22, #0xf00
  419d64:	mov	x0, x24
  419d68:	bl	401900 <strlen@plt>
  419d6c:	cmp	w25, #0x300
  419d70:	mov	x1, x0
  419d74:	add	x0, x24, x0
  419d78:	b.eq	41bb24 <ferror@plt+0x19de4>  // b.none
  419d7c:	b.hi	41a998 <ferror@plt+0x18c58>  // b.pmore
  419d80:	cbz	w25, 41ba14 <ferror@plt+0x19cd4>
  419d84:	cmp	w25, #0x200
  419d88:	b.ne	41b9ec <ferror@plt+0x19cac>  // b.any
  419d8c:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  419d90:	add	x2, x2, #0xd10
  419d94:	ldr	x3, [x2]
  419d98:	str	x3, [x24, x1]
  419d9c:	ldur	w1, [x2, #7]
  419da0:	stur	w1, [x0, #7]
  419da4:	ldp	x25, x26, [sp, #64]
  419da8:	b	4190bc <ferror@plt+0x1737c>
  419dac:	tbz	w22, #0, 4190bc <ferror@plt+0x1737c>
  419db0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419db4:	add	x0, x0, #0x9e0
  419db8:	add	x1, x21, #0xc38
  419dbc:	ldr	x2, [x0]
  419dc0:	str	x2, [x21, #3128]
  419dc4:	ldur	w0, [x0, #7]
  419dc8:	stur	w0, [x1, #7]
  419dcc:	b	4190bc <ferror@plt+0x1737c>
  419dd0:	tbnz	w22, #4, 419ff0 <ferror@plt+0x182b0>
  419dd4:	tbz	w22, #5, 4190bc <ferror@plt+0x1737c>
  419dd8:	add	x24, x21, #0xc38
  419ddc:	mov	x0, x24
  419de0:	bl	401900 <strlen@plt>
  419de4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419de8:	add	x1, x1, #0xad8
  419dec:	add	x0, x24, x0
  419df0:	ldp	x2, x3, [x1]
  419df4:	stp	x2, x3, [x0]
  419df8:	ldrb	w2, [x1, #24]
  419dfc:	ldr	x1, [x1, #16]
  419e00:	str	x1, [x0, #16]
  419e04:	strb	w2, [x0, #24]
  419e08:	b	4190bc <ferror@plt+0x1737c>
  419e0c:	tbz	w22, #0, 4190bc <ferror@plt+0x1737c>
  419e10:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419e14:	add	x0, x0, #0xc48
  419e18:	add	x1, x21, #0xc38
  419e1c:	add	x2, x21, #0xc45
  419e20:	ldp	x4, x5, [x0]
  419e24:	stp	x4, x5, [x1]
  419e28:	ldur	x0, [x0, #13]
  419e2c:	str	x0, [x2]
  419e30:	b	4190bc <ferror@plt+0x1737c>
  419e34:	tbnz	w22, #0, 41a0f8 <ferror@plt+0x183b8>
  419e38:	tbnz	w22, #1, 41a044 <ferror@plt+0x18304>
  419e3c:	tbnz	w22, #4, 41a018 <ferror@plt+0x182d8>
  419e40:	tbz	w22, #5, 4190bc <ferror@plt+0x1737c>
  419e44:	add	x24, x21, #0xc38
  419e48:	mov	x0, x24
  419e4c:	bl	401900 <strlen@plt>
  419e50:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419e54:	add	x1, x1, #0x78
  419e58:	add	x2, x24, x0
  419e5c:	ldr	x3, [x1]
  419e60:	str	x3, [x24, x0]
  419e64:	ldur	x0, [x1, #5]
  419e68:	stur	x0, [x2, #5]
  419e6c:	b	4190bc <ferror@plt+0x1737c>
  419e70:	ldr	w1, [x1, #40]
  419e74:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419e78:	str	w1, [x19, #80]
  419e7c:	add	x0, x0, #0xe70
  419e80:	bl	401cc0 <printf@plt>
  419e84:	ldr	w0, [x19, #80]
  419e88:	b	4191d0 <ferror@plt+0x17490>
  419e8c:	add	x24, x21, #0xc38
  419e90:	mov	x0, x24
  419e94:	bl	401900 <strlen@plt>
  419e98:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419e9c:	add	x1, x1, #0x5f8
  419ea0:	add	x2, x24, x0
  419ea4:	ldr	x3, [x1]
  419ea8:	str	x3, [x24, x0]
  419eac:	ldrb	w0, [x1, #8]
  419eb0:	strb	w0, [x2, #8]
  419eb4:	b	419990 <ferror@plt+0x17c50>
  419eb8:	add	x24, x21, #0xc38
  419ebc:	mov	x0, x24
  419ec0:	bl	401900 <strlen@plt>
  419ec4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419ec8:	add	x1, x1, #0x5f0
  419ecc:	add	x2, x24, x0
  419ed0:	ldr	w3, [x1]
  419ed4:	str	w3, [x24, x0]
  419ed8:	ldur	w0, [x1, #3]
  419edc:	stur	w0, [x2, #3]
  419ee0:	tbz	w22, #26, 419990 <ferror@plt+0x17c50>
  419ee4:	b	419e8c <ferror@plt+0x1814c>
  419ee8:	add	x24, x21, #0xc38
  419eec:	mov	x0, x24
  419ef0:	bl	401900 <strlen@plt>
  419ef4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419ef8:	add	x1, x1, #0xc18
  419efc:	add	x2, x24, x0
  419f00:	ldr	x3, [x1]
  419f04:	str	x3, [x24, x0]
  419f08:	ldrb	w0, [x1, #8]
  419f0c:	strb	w0, [x2, #8]
  419f10:	b	41981c <ferror@plt+0x17adc>
  419f14:	add	x24, x21, #0xc38
  419f18:	mov	x0, x24
  419f1c:	bl	401900 <strlen@plt>
  419f20:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419f24:	add	x1, x1, #0xc10
  419f28:	add	x2, x24, x0
  419f2c:	ldr	w3, [x1]
  419f30:	str	w3, [x24, x0]
  419f34:	ldrh	w0, [x1, #4]
  419f38:	strh	w0, [x2, #4]
  419f3c:	tbz	w22, #3, 41981c <ferror@plt+0x17adc>
  419f40:	b	419ee8 <ferror@plt+0x181a8>
  419f44:	add	x24, x21, #0xc38
  419f48:	mov	x0, x24
  419f4c:	bl	401900 <strlen@plt>
  419f50:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419f54:	add	x1, x1, #0xc08
  419f58:	add	x2, x24, x0
  419f5c:	ldr	w3, [x1]
  419f60:	str	w3, [x24, x0]
  419f64:	ldrh	w0, [x1, #4]
  419f68:	strh	w0, [x2, #4]
  419f6c:	tbz	w22, #2, 419818 <ferror@plt+0x17ad8>
  419f70:	b	419f14 <ferror@plt+0x181d4>
  419f74:	add	x24, x21, #0xc38
  419f78:	mov	x0, x24
  419f7c:	bl	401900 <strlen@plt>
  419f80:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419f84:	add	x1, x1, #0xb18
  419f88:	add	x24, x24, x0
  419f8c:	ldp	x2, x3, [x1]
  419f90:	stp	x2, x3, [x24]
  419f94:	ldur	w0, [x1, #15]
  419f98:	stur	w0, [x24, #15]
  419f9c:	b	419460 <ferror@plt+0x17720>
  419fa0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419fa4:	add	x0, x0, #0xbf0
  419fa8:	add	x1, x21, #0xc38
  419fac:	ldp	x2, x3, [x0]
  419fb0:	stp	x2, x3, [x1]
  419fb4:	ldrb	w0, [x0, #16]
  419fb8:	strb	w0, [x21, #3144]
  419fbc:	tbz	w22, #1, 419814 <ferror@plt+0x17ad4>
  419fc0:	b	419f44 <ferror@plt+0x18204>
  419fc4:	add	x24, x21, #0xc38
  419fc8:	mov	x0, x24
  419fcc:	bl	401900 <strlen@plt>
  419fd0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  419fd4:	add	x1, x1, #0xc28
  419fd8:	add	x2, x24, x0
  419fdc:	ldr	w3, [x1]
  419fe0:	str	w3, [x24, x0]
  419fe4:	ldrb	w0, [x1, #4]
  419fe8:	strb	w0, [x2, #4]
  419fec:	b	41986c <ferror@plt+0x17b2c>
  419ff0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  419ff4:	add	x0, x0, #0xab8
  419ff8:	add	x1, x21, #0xc38
  419ffc:	ldp	x2, x3, [x0]
  41a000:	stp	x2, x3, [x1]
  41a004:	ldrb	w2, [x0, #24]
  41a008:	ldr	x0, [x0, #16]
  41a00c:	str	x0, [x21, #3144]
  41a010:	strb	w2, [x21, #3152]
  41a014:	b	419dd4 <ferror@plt+0x18094>
  41a018:	add	x24, x21, #0xc38
  41a01c:	mov	x0, x24
  41a020:	bl	401900 <strlen@plt>
  41a024:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a028:	add	x1, x1, #0x68
  41a02c:	add	x2, x24, x0
  41a030:	ldr	x3, [x1]
  41a034:	str	x3, [x24, x0]
  41a038:	ldur	x0, [x1, #5]
  41a03c:	stur	x0, [x2, #5]
  41a040:	b	419e40 <ferror@plt+0x18100>
  41a044:	add	x24, x21, #0xc38
  41a048:	mov	x0, x24
  41a04c:	bl	401900 <strlen@plt>
  41a050:	mov	x1, #0x202c                	// #8236
  41a054:	movk	x1, #0x4446, lsl #16
  41a058:	movk	x1, #0x4950, lsl #32
  41a05c:	movk	x1, #0x43, lsl #48
  41a060:	str	x1, [x24, x0]
  41a064:	tbz	w22, #4, 419e40 <ferror@plt+0x18100>
  41a068:	b	41a018 <ferror@plt+0x182d8>
  41a06c:	add	x24, x21, #0xc38
  41a070:	mov	x0, x24
  41a074:	bl	401900 <strlen@plt>
  41a078:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a07c:	add	x1, x1, #0xa90
  41a080:	add	x2, x24, x0
  41a084:	ldr	w3, [x1]
  41a088:	str	w3, [x24, x0]
  41a08c:	ldur	w0, [x1, #3]
  41a090:	stur	w0, [x2, #3]
  41a094:	tbz	w22, #20, 419b24 <ferror@plt+0x17de4>
  41a098:	b	41a398 <ferror@plt+0x18658>
  41a09c:	add	x24, x21, #0xc38
  41a0a0:	mov	x0, x24
  41a0a4:	bl	401900 <strlen@plt>
  41a0a8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a0ac:	add	x1, x1, #0xa88
  41a0b0:	add	x2, x24, x0
  41a0b4:	ldr	w3, [x1]
  41a0b8:	str	w3, [x24, x0]
  41a0bc:	ldrh	w0, [x1, #4]
  41a0c0:	strh	w0, [x2, #4]
  41a0c4:	tbz	w22, #19, 419b20 <ferror@plt+0x17de0>
  41a0c8:	b	41a06c <ferror@plt+0x1832c>
  41a0cc:	add	x24, x21, #0xc38
  41a0d0:	mov	x0, x24
  41a0d4:	bl	401900 <strlen@plt>
  41a0d8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a0dc:	add	x1, x1, #0xba8
  41a0e0:	add	x2, x24, x0
  41a0e4:	ldr	x3, [x1]
  41a0e8:	str	x3, [x24, x0]
  41a0ec:	ldrh	w0, [x1, #8]
  41a0f0:	strh	w0, [x2, #8]
  41a0f4:	b	419410 <ferror@plt+0x176d0>
  41a0f8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a0fc:	add	x0, x0, #0x60
  41a100:	ldr	w1, [x0]
  41a104:	ldrh	w0, [x0, #4]
  41a108:	str	w1, [x21, #3128]
  41a10c:	strh	w0, [x21, #3132]
  41a110:	tbz	w22, #1, 419e3c <ferror@plt+0x180fc>
  41a114:	b	41a044 <ferror@plt+0x18304>
  41a118:	add	x24, x21, #0xc38
  41a11c:	mov	x0, x24
  41a120:	bl	401900 <strlen@plt>
  41a124:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a128:	add	x1, x1, #0x4a0
  41a12c:	add	x2, x24, x0
  41a130:	ldr	x3, [x1]
  41a134:	str	x3, [x24, x0]
  41a138:	ldrh	w0, [x1, #8]
  41a13c:	strh	w0, [x2, #8]
  41a140:	b	4198e0 <ferror@plt+0x17ba0>
  41a144:	add	x24, x21, #0xc38
  41a148:	mov	x0, x24
  41a14c:	bl	401900 <strlen@plt>
  41a150:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a154:	add	x1, x1, #0x490
  41a158:	add	x2, x24, x0
  41a15c:	ldr	x3, [x1]
  41a160:	str	x3, [x24, x0]
  41a164:	ldr	w0, [x1, #8]
  41a168:	str	w0, [x2, #8]
  41a16c:	tbz	w22, #10, 4198e0 <ferror@plt+0x17ba0>
  41a170:	b	41a118 <ferror@plt+0x183d8>
  41a174:	add	x24, x21, #0xc38
  41a178:	mov	x0, x24
  41a17c:	bl	401900 <strlen@plt>
  41a180:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a184:	add	x1, x1, #0x480
  41a188:	add	x2, x24, x0
  41a18c:	ldr	x3, [x1]
  41a190:	str	x3, [x24, x0]
  41a194:	ldr	w0, [x1, #8]
  41a198:	str	w0, [x2, #8]
  41a19c:	tbz	w22, #8, 4198dc <ferror@plt+0x17b9c>
  41a1a0:	b	41a144 <ferror@plt+0x18404>
  41a1a4:	add	x24, x21, #0xc38
  41a1a8:	mov	x0, x24
  41a1ac:	bl	401900 <strlen@plt>
  41a1b0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a1b4:	add	x1, x1, #0x478
  41a1b8:	add	x2, x24, x0
  41a1bc:	ldr	w3, [x1]
  41a1c0:	str	w3, [x24, x0]
  41a1c4:	ldur	w0, [x1, #3]
  41a1c8:	stur	w0, [x2, #3]
  41a1cc:	tbz	w22, #7, 4198d8 <ferror@plt+0x17b98>
  41a1d0:	b	41a174 <ferror@plt+0x18434>
  41a1d4:	add	x24, x21, #0xc38
  41a1d8:	mov	x0, x24
  41a1dc:	bl	401900 <strlen@plt>
  41a1e0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a1e4:	add	x1, x1, #0x468
  41a1e8:	add	x24, x24, x0
  41a1ec:	ldp	x0, x1, [x1]
  41a1f0:	stp	x0, x1, [x24]
  41a1f4:	tbz	w22, #5, 4198d4 <ferror@plt+0x17b94>
  41a1f8:	b	41a1a4 <ferror@plt+0x18464>
  41a1fc:	add	x24, x21, #0xc38
  41a200:	mov	x0, x24
  41a204:	bl	401900 <strlen@plt>
  41a208:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a20c:	add	x1, x1, #0x460
  41a210:	add	x2, x24, x0
  41a214:	ldr	w3, [x1]
  41a218:	str	w3, [x24, x0]
  41a21c:	ldur	w0, [x1, #3]
  41a220:	stur	w0, [x2, #3]
  41a224:	tbz	w22, #4, 4198d0 <ferror@plt+0x17b90>
  41a228:	b	41a1d4 <ferror@plt+0x18494>
  41a22c:	add	x24, x21, #0xc38
  41a230:	mov	x0, x24
  41a234:	bl	401900 <strlen@plt>
  41a238:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a23c:	add	x1, x1, #0x458
  41a240:	add	x2, x24, x0
  41a244:	ldr	w3, [x1]
  41a248:	str	w3, [x24, x0]
  41a24c:	ldrh	w0, [x1, #4]
  41a250:	strh	w0, [x2, #4]
  41a254:	tbz	w22, #2, 4198cc <ferror@plt+0x17b8c>
  41a258:	b	41a1fc <ferror@plt+0x184bc>
  41a25c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a260:	add	x0, x0, #0x448
  41a264:	ldr	x1, [x0]
  41a268:	str	x1, [x21, #3128]
  41a26c:	ldr	w0, [x0, #8]
  41a270:	str	w0, [x21, #3136]
  41a274:	tbz	w22, #1, 4198c8 <ferror@plt+0x17b88>
  41a278:	b	41a22c <ferror@plt+0x184ec>
  41a27c:	add	x24, x21, #0xc38
  41a280:	mov	x0, x24
  41a284:	bl	401900 <strlen@plt>
  41a288:	mov	x1, #0x202c                	// #8236
  41a28c:	movk	x1, #0x6168, lsl #16
  41a290:	movk	x1, #0x726c, lsl #32
  41a294:	movk	x1, #0x31, lsl #48
  41a298:	str	x1, [x24, x0]
  41a29c:	b	4194d4 <ferror@plt+0x17794>
  41a2a0:	add	x24, x21, #0xc38
  41a2a4:	mov	x0, x24
  41a2a8:	bl	401900 <strlen@plt>
  41a2ac:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a2b0:	add	x1, x1, #0xa08
  41a2b4:	add	x24, x24, x0
  41a2b8:	ldp	x0, x1, [x1]
  41a2bc:	stp	x0, x1, [x24]
  41a2c0:	tbz	w22, #10, 4194d4 <ferror@plt+0x17794>
  41a2c4:	b	41a27c <ferror@plt+0x1853c>
  41a2c8:	add	x24, x21, #0xc38
  41a2cc:	mov	x0, x24
  41a2d0:	bl	401900 <strlen@plt>
  41a2d4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a2d8:	add	x1, x1, #0x9f8
  41a2dc:	add	x2, x24, x0
  41a2e0:	ldr	x3, [x1]
  41a2e4:	str	x3, [x24, x0]
  41a2e8:	ldur	x0, [x1, #6]
  41a2ec:	stur	x0, [x2, #6]
  41a2f0:	tbz	w22, #11, 4194d0 <ferror@plt+0x17790>
  41a2f4:	b	41a2a0 <ferror@plt+0x18560>
  41a2f8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a2fc:	add	x0, x0, #0x9f0
  41a300:	ldr	w1, [x0]
  41a304:	ldrh	w0, [x0, #4]
  41a308:	str	w1, [x21, #3128]
  41a30c:	strh	w0, [x21, #3132]
  41a310:	tbz	w22, #9, 4194cc <ferror@plt+0x1778c>
  41a314:	b	41a2c8 <ferror@plt+0x18588>
  41a318:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a31c:	add	x0, x0, #0xb98
  41a320:	ldr	x1, [x0]
  41a324:	str	x1, [x21, #3128]
  41a328:	ldrh	w0, [x0, #8]
  41a32c:	strh	w0, [x21, #3136]
  41a330:	tbz	w22, #8, 419410 <ferror@plt+0x176d0>
  41a334:	b	41a0cc <ferror@plt+0x1838c>
  41a338:	add	x24, x21, #0xc38
  41a33c:	mov	x0, x24
  41a340:	bl	401900 <strlen@plt>
  41a344:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a348:	add	x1, x1, #0xa80
  41a34c:	add	x2, x24, x0
  41a350:	ldr	w3, [x1]
  41a354:	str	w3, [x24, x0]
  41a358:	ldrh	w0, [x1, #4]
  41a35c:	strh	w0, [x2, #4]
  41a360:	tbz	w22, #18, 419b1c <ferror@plt+0x17ddc>
  41a364:	b	41a09c <ferror@plt+0x1835c>
  41a368:	add	x24, x21, #0xc38
  41a36c:	mov	x0, x24
  41a370:	bl	401900 <strlen@plt>
  41a374:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a378:	add	x1, x1, #0xa70
  41a37c:	add	x2, x24, x0
  41a380:	ldr	x3, [x1]
  41a384:	str	x3, [x24, x0]
  41a388:	ldrh	w0, [x1, #8]
  41a38c:	strh	w0, [x2, #8]
  41a390:	tbz	w22, #17, 419b18 <ferror@plt+0x17dd8>
  41a394:	b	41a338 <ferror@plt+0x185f8>
  41a398:	add	x24, x21, #0xc38
  41a39c:	mov	x0, x24
  41a3a0:	bl	401900 <strlen@plt>
  41a3a4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a3a8:	add	x1, x1, #0xa98
  41a3ac:	add	x2, x24, x0
  41a3b0:	ldr	x3, [x1]
  41a3b4:	str	x3, [x24, x0]
  41a3b8:	ldrh	w0, [x1, #8]
  41a3bc:	strh	w0, [x2, #8]
  41a3c0:	b	419b24 <ferror@plt+0x17de4>
  41a3c4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a3c8:	add	x0, x0, #0x858
  41a3cc:	ldr	w1, [x0]
  41a3d0:	ldrh	w0, [x0, #4]
  41a3d4:	str	w1, [x21, #3128]
  41a3d8:	strh	w0, [x21, #3132]
  41a3dc:	b	419b58 <ferror@plt+0x17e18>
  41a3e0:	mov	w2, #0x5                   	// #5
  41a3e4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a3e8:	mov	x0, #0x0                   	// #0
  41a3ec:	add	x1, x1, #0x248
  41a3f0:	bl	401c70 <dcgettext@plt>
  41a3f4:	mov	x1, x0
  41a3f8:	add	x0, x21, #0xc38
  41a3fc:	bl	401a80 <strcat@plt>
  41a400:	b	4197e4 <ferror@plt+0x17aa4>
  41a404:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a408:	add	x0, x0, #0xa40
  41a40c:	add	x1, x21, #0xc38
  41a410:	ldr	x2, [x0]
  41a414:	str	x2, [x21, #3128]
  41a418:	ldur	x0, [x0, #6]
  41a41c:	stur	x0, [x1, #6]
  41a420:	tbz	w22, #16, 419b14 <ferror@plt+0x17dd4>
  41a424:	b	41a368 <ferror@plt+0x18628>
  41a428:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a42c:	add	x0, x0, #0xbd8
  41a430:	ldr	w1, [x0]
  41a434:	ldrh	w0, [x0, #4]
  41a438:	str	w1, [x21, #3128]
  41a43c:	strh	w0, [x21, #3132]
  41a440:	b	419c68 <ferror@plt+0x17f28>
  41a444:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a448:	add	x0, x0, #0x270
  41a44c:	ldr	x1, [x0]
  41a450:	str	x1, [x21, #3128]
  41a454:	ldr	w0, [x0, #8]
  41a458:	str	w0, [x21, #3136]
  41a45c:	b	419658 <ferror@plt+0x17918>
  41a460:	add	x24, x21, #0xc38
  41a464:	mov	x0, x24
  41a468:	bl	401900 <strlen@plt>
  41a46c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a470:	add	x1, x1, #0xb58
  41a474:	add	x2, x24, x0
  41a478:	ldr	x3, [x1]
  41a47c:	str	x3, [x24, x0]
  41a480:	ldur	x0, [x1, #6]
  41a484:	stur	x0, [x2, #6]
  41a488:	b	419468 <ferror@plt+0x17728>
  41a48c:	mov	x0, #0x202c                	// #8236
  41a490:	movk	x0, #0x636d, lsl #16
  41a494:	movk	x0, #0x326d, lsl #32
  41a498:	movk	x0, #0x34, lsl #48
  41a49c:	str	x0, [x21, #3128]
  41a4a0:	b	419bac <ferror@plt+0x17e6c>
  41a4a4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a4a8:	add	x0, x0, #0x240
  41a4ac:	ldr	w1, [x0]
  41a4b0:	ldrh	w0, [x0, #4]
  41a4b4:	str	w1, [x21, #3128]
  41a4b8:	strh	w0, [x21, #3132]
  41a4bc:	tbz	w22, #16, 4197e4 <ferror@plt+0x17aa4>
  41a4c0:	b	41a3e0 <ferror@plt+0x186a0>
  41a4c4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a4c8:	add	x1, x1, #0x118
  41a4cc:	ldr	x2, [x1]
  41a4d0:	str	x2, [x21, #3128]
  41a4d4:	ldrb	w1, [x1, #8]
  41a4d8:	strb	w1, [x0, #8]
  41a4dc:	b	419274 <ferror@plt+0x17534>
  41a4e0:	sub	w1, w24, #0x20
  41a4e4:	mov	x0, #0x1                   	// #1
  41a4e8:	lsl	x0, x0, x1
  41a4ec:	tst	x0, #0x1000100010001
  41a4f0:	b.eq	419010 <ferror@plt+0x172d0>  // b.none
  41a4f4:	adrp	x3, 478000 <warn@@Base+0x316c0>
  41a4f8:	add	x3, x3, #0x3e0
  41a4fc:	ubfx	x4, x24, #4, #4
  41a500:	add	x3, x3, #0xe78
  41a504:	add	x0, x21, #0xc38
  41a508:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41a50c:	mov	x1, #0x400                 	// #1024
  41a510:	add	x2, x2, #0x688
  41a514:	ldr	x3, [x3, x4, lsl #3]
  41a518:	bl	4019e0 <snprintf@plt>
  41a51c:	mov	w26, w0
  41a520:	b	419034 <ferror@plt+0x172f4>
  41a524:	mov	w2, #0x5                   	// #5
  41a528:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41a52c:	mov	x0, #0x0                   	// #0
  41a530:	add	x1, x1, #0xab0
  41a534:	bl	401c70 <dcgettext@plt>
  41a538:	mov	x2, x0
  41a53c:	b	418e0c <ferror@plt+0x170cc>
  41a540:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41a544:	add	x1, x1, #0xa30
  41a548:	mov	w2, #0x5                   	// #5
  41a54c:	mov	x0, #0x0                   	// #0
  41a550:	bl	401c70 <dcgettext@plt>
  41a554:	mov	x1, x0
  41a558:	b	418dd4 <ferror@plt+0x17094>
  41a55c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41a560:	add	x1, x1, #0x908
  41a564:	b	418d6c <ferror@plt+0x1702c>
  41a568:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  41a56c:	add	x1, x1, #0xc48
  41a570:	mov	w2, #0x5                   	// #5
  41a574:	mov	x0, #0x0                   	// #0
  41a578:	bl	401c70 <dcgettext@plt>
  41a57c:	mov	x1, x0
  41a580:	b	418dd4 <ferror@plt+0x17094>
  41a584:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41a588:	add	x1, x1, #0xa50
  41a58c:	mov	w2, #0x5                   	// #5
  41a590:	mov	x0, #0x0                   	// #0
  41a594:	bl	401c70 <dcgettext@plt>
  41a598:	mov	x1, x0
  41a59c:	b	418dd4 <ferror@plt+0x17094>
  41a5a0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  41a5a4:	add	x1, x1, #0xc48
  41a5a8:	mov	w2, #0x5                   	// #5
  41a5ac:	mov	x0, #0x0                   	// #0
  41a5b0:	bl	401c70 <dcgettext@plt>
  41a5b4:	mov	x1, x0
  41a5b8:	b	418d6c <ferror@plt+0x1702c>
  41a5bc:	ldr	w1, [x0, #44]
  41a5c0:	cbz	w1, 419138 <ferror@plt+0x173f8>
  41a5c4:	str	w1, [x19, #68]
  41a5c8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a5cc:	add	x0, x0, #0xe70
  41a5d0:	bl	401cc0 <printf@plt>
  41a5d4:	b	419138 <ferror@plt+0x173f8>
  41a5d8:	ldr	x1, [x0, #32]
  41a5dc:	str	w1, [x19, #76]
  41a5e0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a5e4:	add	x0, x0, #0xe70
  41a5e8:	bl	401cc0 <printf@plt>
  41a5ec:	b	419190 <ferror@plt+0x17450>
  41a5f0:	mov	w2, #0x5                   	// #5
  41a5f4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41a5f8:	mov	x0, #0x0                   	// #0
  41a5fc:	add	x1, x1, #0xaa0
  41a600:	bl	401c70 <dcgettext@plt>
  41a604:	mov	x2, x0
  41a608:	b	418e0c <ferror@plt+0x170cc>
  41a60c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a610:	add	x1, x1, #0xf00
  41a614:	mov	w2, #0x5                   	// #5
  41a618:	str	wzr, [x19, #80]
  41a61c:	mov	x0, #0x0                   	// #0
  41a620:	bl	401c70 <dcgettext@plt>
  41a624:	bl	401cc0 <printf@plt>
  41a628:	b	4191e0 <ferror@plt+0x174a0>
  41a62c:	cmp	w0, #0x1
  41a630:	b.ne	419744 <ferror@plt+0x17a04>  // b.any
  41a634:	mov	x0, x24
  41a638:	bl	401900 <strlen@plt>
  41a63c:	ldr	x1, [sp, #168]
  41a640:	add	x0, x24, x0
  41a644:	ldp	x4, x5, [x1]
  41a648:	stp	x4, x5, [x0]
  41a64c:	ldur	x3, [x1, #15]
  41a650:	stur	x3, [x0, #15]
  41a654:	b	419744 <ferror@plt+0x17a04>
  41a658:	cmp	w0, #0x2, lsl #12
  41a65c:	b.eq	41b2a4 <ferror@plt+0x19564>  // b.none
  41a660:	b.ls	41a684 <ferror@plt+0x18944>  // b.plast
  41a664:	cmp	w0, #0x4, lsl #12
  41a668:	b.eq	41b2c4 <ferror@plt+0x19584>  // b.none
  41a66c:	cmp	w0, #0x8, lsl #12
  41a670:	b.ne	419744 <ferror@plt+0x17a04>  // b.any
  41a674:	mov	x0, x24
  41a678:	bl	401900 <strlen@plt>
  41a67c:	ldr	x1, [sp, #104]
  41a680:	b	41978c <ferror@plt+0x17a4c>
  41a684:	cmp	w0, #0x800
  41a688:	b.eq	41b22c <ferror@plt+0x194ec>  // b.none
  41a68c:	cmp	w0, #0x1, lsl #12
  41a690:	b.ne	419744 <ferror@plt+0x17a04>  // b.any
  41a694:	mov	x0, x24
  41a698:	bl	401900 <strlen@plt>
  41a69c:	ldr	x1, [sp, #120]
  41a6a0:	add	x3, x24, x0
  41a6a4:	ldr	x5, [x1]
  41a6a8:	str	x5, [x24, x0]
  41a6ac:	ldur	w4, [x1, #7]
  41a6b0:	stur	w4, [x3, #7]
  41a6b4:	b	419744 <ferror@plt+0x17a04>
  41a6b8:	add	x24, x21, #0xc38
  41a6bc:	mov	x0, x24
  41a6c0:	bl	401900 <strlen@plt>
  41a6c4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a6c8:	add	x1, x1, #0x458
  41a6cc:	add	x2, x24, x0
  41a6d0:	ldr	w3, [x1]
  41a6d4:	str	w3, [x24, x0]
  41a6d8:	ldrh	w0, [x1, #4]
  41a6dc:	strh	w0, [x2, #4]
  41a6e0:	b	419550 <ferror@plt+0x17810>
  41a6e4:	cmp	w0, #0x3, lsl #12
  41a6e8:	b.eq	41b83c <ferror@plt+0x19afc>  // b.none
  41a6ec:	cmp	w0, #0x4, lsl #12
  41a6f0:	b.ne	41b7b8 <ferror@plt+0x19a78>  // b.any
  41a6f4:	add	x24, x21, #0xc38
  41a6f8:	mov	x0, x24
  41a6fc:	bl	401900 <strlen@plt>
  41a700:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a704:	add	x1, x1, #0x5d0
  41a708:	add	x2, x24, x0
  41a70c:	ldr	x3, [x1]
  41a710:	str	x3, [x24, x0]
  41a714:	ldrb	w0, [x1, #8]
  41a718:	strb	w0, [x2, #8]
  41a71c:	tbz	w22, #27, 41998c <ferror@plt+0x17c4c>
  41a720:	b	419eb8 <ferror@plt+0x18178>
  41a724:	cbz	w0, 41c040 <ferror@plt+0x1a300>
  41a728:	mov	w1, #0x10000000            	// #268435456
  41a72c:	cmp	w0, w1
  41a730:	b.ne	41c064 <ferror@plt+0x1a324>  // b.any
  41a734:	add	x24, x21, #0xc38
  41a738:	mov	x0, x24
  41a73c:	bl	401900 <strlen@plt>
  41a740:	mov	x1, #0x202c                	// #8236
  41a744:	movk	x1, #0x696d, lsl #16
  41a748:	movk	x1, #0x7370, lsl #32
  41a74c:	movk	x1, #0x32, lsl #48
  41a750:	str	x1, [x24, x0]
  41a754:	b	4190bc <ferror@plt+0x1737c>
  41a758:	mov	w1, #0x80000000            	// #-2147483648
  41a75c:	cmp	w0, w1
  41a760:	b.eq	41bbe8 <ferror@plt+0x19ea8>  // b.none
  41a764:	b.ls	41a7ac <ferror@plt+0x18a6c>  // b.plast
  41a768:	mov	w1, #0x90000000            	// #-1879048192
  41a76c:	cmp	w0, w1
  41a770:	b.eq	41bc14 <ferror@plt+0x19ed4>  // b.none
  41a774:	mov	w1, #0xa0000000            	// #-1610612736
  41a778:	cmp	w0, w1
  41a77c:	b.ne	41c064 <ferror@plt+0x1a324>  // b.any
  41a780:	add	x24, x21, #0xc38
  41a784:	mov	x0, x24
  41a788:	bl	401900 <strlen@plt>
  41a78c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a790:	add	x1, x1, #0x668
  41a794:	add	x2, x24, x0
  41a798:	ldr	x3, [x1]
  41a79c:	str	x3, [x24, x0]
  41a7a0:	ldur	w0, [x1, #7]
  41a7a4:	stur	w0, [x2, #7]
  41a7a8:	b	4190bc <ferror@plt+0x1737c>
  41a7ac:	mov	w1, #0x60000000            	// #1610612736
  41a7b0:	cmp	w0, w1
  41a7b4:	b.eq	41be60 <ferror@plt+0x1a120>  // b.none
  41a7b8:	mov	w1, #0x70000000            	// #1879048192
  41a7bc:	cmp	w0, w1
  41a7c0:	b.ne	41c064 <ferror@plt+0x1a324>  // b.any
  41a7c4:	add	x24, x21, #0xc38
  41a7c8:	mov	x0, x24
  41a7cc:	bl	401900 <strlen@plt>
  41a7d0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a7d4:	add	x1, x1, #0x628
  41a7d8:	add	x2, x24, x0
  41a7dc:	ldr	x3, [x1]
  41a7e0:	str	x3, [x24, x0]
  41a7e4:	ldur	w0, [x1, #7]
  41a7e8:	stur	w0, [x2, #7]
  41a7ec:	b	4190bc <ferror@plt+0x1737c>
  41a7f0:	cbnz	w0, 41be08 <ferror@plt+0x1a0c8>
  41a7f4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a7f8:	add	x0, x0, #0x410
  41a7fc:	add	x1, x21, #0xc38
  41a800:	ldr	w2, [x0]
  41a804:	ldur	w0, [x0, #3]
  41a808:	str	w2, [x21, #3128]
  41a80c:	stur	w0, [x1, #3]
  41a810:	b	4190bc <ferror@plt+0x1737c>
  41a814:	mov	w1, #0x40000000            	// #1073741824
  41a818:	cmp	w0, w1
  41a81c:	b.eq	41bef8 <ferror@plt+0x1a1b8>  // b.none
  41a820:	mov	w1, #0x60000000            	// #1610612736
  41a824:	cmp	w0, w1
  41a828:	b.ne	41be08 <ferror@plt+0x1a0c8>  // b.any
  41a82c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a830:	add	x0, x0, #0x3d0
  41a834:	add	x1, x21, #0xc38
  41a838:	ldr	x2, [x0]
  41a83c:	str	x2, [x21, #3128]
  41a840:	ldur	w0, [x0, #7]
  41a844:	stur	w0, [x1, #7]
  41a848:	b	4190bc <ferror@plt+0x1737c>
  41a84c:	cmp	w0, #0x6
  41a850:	b.ne	4190bc <ferror@plt+0x1737c>  // b.any
  41a854:	add	x24, x21, #0xc38
  41a858:	mov	x0, x24
  41a85c:	bl	401900 <strlen@plt>
  41a860:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a864:	add	x1, x1, #0x898
  41a868:	add	x24, x24, x0
  41a86c:	ldrb	w0, [x1, #16]
  41a870:	ldp	x2, x3, [x1]
  41a874:	stp	x2, x3, [x24]
  41a878:	strb	w0, [x24, #16]
  41a87c:	b	4190bc <ferror@plt+0x1737c>
  41a880:	cbnz	w1, 41bf34 <ferror@plt+0x1a1f4>
  41a884:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41a888:	add	x0, x0, #0xe8
  41a88c:	add	x1, x21, #0xc38
  41a890:	ldr	x2, [x0]
  41a894:	str	x2, [x21, #3128]
  41a898:	ldur	x0, [x0, #6]
  41a89c:	stur	x0, [x1, #6]
  41a8a0:	b	419274 <ferror@plt+0x17534>
  41a8a4:	mov	w2, #0x8000000             	// #134217728
  41a8a8:	cmp	w1, w2
  41a8ac:	b.eq	41bedc <ferror@plt+0x1a19c>  // b.none
  41a8b0:	mov	w2, #0x10000000            	// #268435456
  41a8b4:	cmp	w1, w2
  41a8b8:	b.ne	41bf34 <ferror@plt+0x1a1f4>  // b.any
  41a8bc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a8c0:	add	x1, x1, #0x138
  41a8c4:	ldr	x2, [x1]
  41a8c8:	str	x2, [x21, #3128]
  41a8cc:	ldrb	w1, [x1, #8]
  41a8d0:	strb	w1, [x0, #8]
  41a8d4:	b	419274 <ferror@plt+0x17534>
  41a8d8:	cbz	w1, 4190bc <ferror@plt+0x1737c>
  41a8dc:	mov	w0, #0x1000000             	// #16777216
  41a8e0:	cmp	w1, w0
  41a8e4:	b.ne	41bc40 <ferror@plt+0x19f00>  // b.any
  41a8e8:	mov	x0, #0x202c                	// #8236
  41a8ec:	movk	x0, #0x7266, lsl #16
  41a8f0:	movk	x0, #0x3035, lsl #32
  41a8f4:	movk	x0, #0x30, lsl #48
  41a8f8:	str	x0, [x21, #3128]
  41a8fc:	b	4190bc <ferror@plt+0x1737c>
  41a900:	cmp	w1, #0xc
  41a904:	b.eq	41bcc0 <ferror@plt+0x19f80>  // b.none
  41a908:	cmp	w1, #0xd
  41a90c:	b.ne	41aa10 <ferror@plt+0x18cd0>  // b.any
  41a910:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a914:	add	x1, x1, #0xcb0
  41a918:	ldr	x2, [x1]
  41a91c:	str	x2, [x0]
  41a920:	ldrh	w1, [x1, #8]
  41a924:	strh	w1, [x0, #8]
  41a928:	b	419d10 <ferror@plt+0x17fd0>
  41a92c:	cmp	w1, #0x2b
  41a930:	b.eq	41bb68 <ferror@plt+0x19e28>  // b.none
  41a934:	b.ls	41a9e4 <ferror@plt+0x18ca4>  // b.plast
  41a938:	cmp	w1, #0x2d
  41a93c:	b.eq	41bca8 <ferror@plt+0x19f68>  // b.none
  41a940:	cmp	w1, #0x6e
  41a944:	b.ne	41a9c0 <ferror@plt+0x18c80>  // b.any
  41a948:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a94c:	add	x1, x1, #0xc90
  41a950:	ldr	x2, [x1]
  41a954:	str	x2, [x0]
  41a958:	ldur	x1, [x1, #5]
  41a95c:	stur	x1, [x0, #5]
  41a960:	b	419d10 <ferror@plt+0x17fd0>
  41a964:	mov	w0, #0x7000000             	// #117440512
  41a968:	cmp	w1, w0
  41a96c:	b.eq	41bc90 <ferror@plt+0x19f50>  // b.none
  41a970:	b.ls	41aa60 <ferror@plt+0x18d20>  // b.plast
  41a974:	mov	w0, #0x8000000             	// #134217728
  41a978:	cmp	w1, w0
  41a97c:	b.ne	41bc40 <ferror@plt+0x19f00>  // b.any
  41a980:	mov	x0, #0x202c                	// #8236
  41a984:	movk	x0, #0x7266, lsl #16
  41a988:	movk	x0, #0x3534, lsl #32
  41a98c:	movk	x0, #0x30, lsl #48
  41a990:	str	x0, [x21, #3128]
  41a994:	b	4190bc <ferror@plt+0x1737c>
  41a998:	cmp	w25, #0x400
  41a99c:	b.ne	41b9ec <ferror@plt+0x19cac>  // b.any
  41a9a0:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  41a9a4:	add	x2, x2, #0xd40
  41a9a8:	ldr	x3, [x2]
  41a9ac:	str	x3, [x24, x1]
  41a9b0:	ldrb	w1, [x2, #8]
  41a9b4:	strb	w1, [x0, #8]
  41a9b8:	ldp	x25, x26, [sp, #64]
  41a9bc:	b	4190bc <ferror@plt+0x1737c>
  41a9c0:	cmp	w1, #0x2c
  41a9c4:	b.ne	41bb84 <ferror@plt+0x19e44>  // b.any
  41a9c8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a9cc:	add	x1, x1, #0xd50
  41a9d0:	ldr	x2, [x1]
  41a9d4:	str	x2, [x0]
  41a9d8:	ldrh	w1, [x1, #8]
  41a9dc:	strh	w1, [x0, #8]
  41a9e0:	b	419d10 <ferror@plt+0x17fd0>
  41a9e4:	cmp	w1, #0x29
  41a9e8:	b.eq	41be2c <ferror@plt+0x1a0ec>  // b.none
  41a9ec:	cmp	w1, #0x2a
  41a9f0:	b.ne	41aa90 <ferror@plt+0x18d50>  // b.any
  41a9f4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41a9f8:	add	x1, x1, #0xd30
  41a9fc:	ldr	x2, [x1]
  41aa00:	str	x2, [x0]
  41aa04:	ldrh	w1, [x1, #8]
  41aa08:	strh	w1, [x0, #8]
  41aa0c:	b	419d10 <ferror@plt+0x17fd0>
  41aa10:	cmp	w1, #0xb
  41aa14:	b.ne	41bb84 <ferror@plt+0x19e44>  // b.any
  41aa18:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41aa1c:	add	x1, x1, #0xc80
  41aa20:	ldr	x2, [x1]
  41aa24:	str	x2, [x0]
  41aa28:	ldrh	w1, [x1, #8]
  41aa2c:	strh	w1, [x0, #8]
  41aa30:	b	419d10 <ferror@plt+0x17fd0>
  41aa34:	cmp	w0, #0x5
  41aa38:	b.eq	41ba34 <ferror@plt+0x19cf4>  // b.none
  41aa3c:	cmp	w0, #0x6
  41aa40:	b.ne	41b9a8 <ferror@plt+0x19c68>  // b.any
  41aa44:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41aa48:	add	x0, x0, #0xc98
  41aa4c:	ldr	x1, [x0]
  41aa50:	str	x1, [x21, #3128]
  41aa54:	ldrb	w0, [x0, #8]
  41aa58:	strb	w0, [x21, #3136]
  41aa5c:	b	419d5c <ferror@plt+0x1801c>
  41aa60:	mov	w0, #0x5000000             	// #83886080
  41aa64:	cmp	w1, w0
  41aa68:	b.eq	41be48 <ferror@plt+0x1a108>  // b.none
  41aa6c:	mov	w0, #0x6000000             	// #100663296
  41aa70:	cmp	w1, w0
  41aa74:	b.ne	41bc40 <ferror@plt+0x19f00>  // b.any
  41aa78:	mov	x0, #0x202c                	// #8236
  41aa7c:	movk	x0, #0x7266, lsl #16
  41aa80:	movk	x0, #0x3535, lsl #32
  41aa84:	movk	x0, #0x30, lsl #48
  41aa88:	str	x0, [x21, #3128]
  41aa8c:	b	4190bc <ferror@plt+0x1737c>
  41aa90:	cmp	w1, #0x21
  41aa94:	b.ne	41bb84 <ferror@plt+0x19e44>  // b.any
  41aa98:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41aa9c:	add	x1, x1, #0xd10
  41aaa0:	ldr	x2, [x1]
  41aaa4:	str	x2, [x0]
  41aaa8:	ldrh	w1, [x1, #8]
  41aaac:	strh	w1, [x0, #8]
  41aab0:	b	419d10 <ferror@plt+0x17fd0>
  41aab4:	cmp	w1, #0xf
  41aab8:	b.ne	41bb84 <ferror@plt+0x19e44>  // b.any
  41aabc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41aac0:	add	x1, x1, #0xcd0
  41aac4:	ldr	x2, [x1]
  41aac8:	str	x2, [x0]
  41aacc:	ldrh	w1, [x1, #8]
  41aad0:	strh	w1, [x0, #8]
  41aad4:	b	419d10 <ferror@plt+0x17fd0>
  41aad8:	cmp	w0, #0x880, lsl #12
  41aadc:	b.eq	41c3e4 <ferror@plt+0x1a6a4>  // b.none
  41aae0:	cmp	w0, #0x8a0, lsl #12
  41aae4:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41aae8:	add	x24, x21, #0xc38
  41aaec:	mov	x0, x24
  41aaf0:	bl	401900 <strlen@plt>
  41aaf4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41aaf8:	add	x1, x1, #0x500
  41aafc:	add	x2, x24, x0
  41ab00:	ldr	w3, [x1]
  41ab04:	str	w3, [x24, x0]
  41ab08:	ldrh	w0, [x1, #4]
  41ab0c:	strh	w0, [x2, #4]
  41ab10:	b	419944 <ferror@plt+0x17c04>
  41ab14:	cmp	w0, #0x820, lsl #12
  41ab18:	b.eq	41c42c <ferror@plt+0x1a6ec>  // b.none
  41ab1c:	b.ls	41ab9c <ferror@plt+0x18e5c>  // b.plast
  41ab20:	cmp	w0, #0x830, lsl #12
  41ab24:	b.eq	41c414 <ferror@plt+0x1a6d4>  // b.none
  41ab28:	cmp	w0, #0x850, lsl #12
  41ab2c:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41ab30:	add	x24, x21, #0xc38
  41ab34:	mov	x0, x24
  41ab38:	bl	401900 <strlen@plt>
  41ab3c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41ab40:	add	x1, x1, #0x4e0
  41ab44:	add	x2, x24, x0
  41ab48:	ldr	w3, [x1]
  41ab4c:	str	w3, [x24, x0]
  41ab50:	ldur	w0, [x1, #3]
  41ab54:	stur	w0, [x2, #3]
  41ab58:	b	419944 <ferror@plt+0x17c04>
  41ab5c:	cmp	w0, #0xa00, lsl #12
  41ab60:	b.eq	41c4a0 <ferror@plt+0x1a760>  // b.none
  41ab64:	b.hi	41abe8 <ferror@plt+0x18ea8>  // b.pmore
  41ab68:	cmp	w0, #0x930, lsl #12
  41ab6c:	b.eq	41c474 <ferror@plt+0x1a734>  // b.none
  41ab70:	b.ls	41abc0 <ferror@plt+0x18e80>  // b.plast
  41ab74:	cmp	w0, #0x980, lsl #12
  41ab78:	b.eq	41c444 <ferror@plt+0x1a704>  // b.none
  41ab7c:	cmp	w0, #0x990, lsl #12
  41ab80:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41ab84:	add	x24, x21, #0xc38
  41ab88:	mov	x0, x24
  41ab8c:	bl	401900 <strlen@plt>
  41ab90:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41ab94:	add	x1, x1, #0x508
  41ab98:	b	41ab44 <ferror@plt+0x18e04>
  41ab9c:	cbz	w0, 419944 <ferror@plt+0x17c04>
  41aba0:	cmp	w0, #0x810, lsl #12
  41aba4:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41aba8:	add	x24, x21, #0xc38
  41abac:	mov	x0, x24
  41abb0:	bl	401900 <strlen@plt>
  41abb4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41abb8:	add	x1, x1, #0x4b8
  41abbc:	b	41ab44 <ferror@plt+0x18e04>
  41abc0:	cmp	w0, #0x910, lsl #12
  41abc4:	b.eq	41c4cc <ferror@plt+0x1a78c>  // b.none
  41abc8:	cmp	w0, #0x920, lsl #12
  41abcc:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41abd0:	add	x24, x21, #0xc38
  41abd4:	mov	x0, x24
  41abd8:	bl	401900 <strlen@plt>
  41abdc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41abe0:	add	x1, x1, #0x4f8
  41abe4:	b	41ab44 <ferror@plt+0x18e04>
  41abe8:	cmp	w0, #0xa30, lsl #12
  41abec:	b.eq	41c7a8 <ferror@plt+0x1aa68>  // b.none
  41abf0:	b.ls	41af00 <ferror@plt+0x191c0>  // b.plast
  41abf4:	cmp	w0, #0xa40, lsl #12
  41abf8:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41abfc:	add	x24, x21, #0xc38
  41ac00:	mov	x0, x24
  41ac04:	bl	401900 <strlen@plt>
  41ac08:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41ac0c:	add	x1, x1, #0x540
  41ac10:	add	x2, x24, x0
  41ac14:	ldr	x3, [x1]
  41ac18:	str	x3, [x24, x0]
  41ac1c:	ldrb	w0, [x1, #8]
  41ac20:	strb	w0, [x2, #8]
  41ac24:	b	419944 <ferror@plt+0x17c04>
  41ac28:	mov	w0, #0x4000000             	// #67108864
  41ac2c:	cmp	w25, w0
  41ac30:	b.eq	41c280 <ferror@plt+0x1a540>  // b.none
  41ac34:	mov	w0, #0x5000000             	// #83886080
  41ac38:	cmp	w25, w0
  41ac3c:	b.ne	41c25c <ferror@plt+0x1a51c>  // b.any
  41ac40:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ac44:	add	x0, x0, #0xe88
  41ac48:	ldp	x2, x3, [x0]
  41ac4c:	stp	x2, x3, [x1]
  41ac50:	cbz	w24, 41c39c <ferror@plt+0x1a65c>
  41ac54:	adrp	x26, 453000 <warn@@Base+0xc6c0>
  41ac58:	add	x1, x26, #0xe98
  41ac5c:	add	x26, x21, #0xc38
  41ac60:	stp	x27, x28, [sp, #80]
  41ac64:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  41ac68:	adrp	x27, 453000 <warn@@Base+0xc6c0>
  41ac6c:	add	x28, x28, #0xe80
  41ac70:	add	x27, x27, #0xe78
  41ac74:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ac78:	mov	w25, #0x0                   	// #0
  41ac7c:	add	x0, x0, #0xeb0
  41ac80:	stp	x1, x0, [sp, #104]
  41ac84:	neg	w0, w24
  41ac88:	and	w0, w0, w24
  41ac8c:	bic	w24, w24, w0
  41ac90:	cmp	w0, #0x400, lsl #12
  41ac94:	b.eq	41b7e0 <ferror@plt+0x19aa0>  // b.none
  41ac98:	b.hi	41acd4 <ferror@plt+0x18f94>  // b.pmore
  41ac9c:	cmp	w0, #0x200
  41aca0:	b.eq	41b8ac <ferror@plt+0x19b6c>  // b.none
  41aca4:	cmp	w0, #0x400
  41aca8:	b.ne	41b348 <ferror@plt+0x19608>  // b.any
  41acac:	mov	x0, x26
  41acb0:	bl	401900 <strlen@plt>
  41acb4:	ldr	x1, [sp, #112]
  41acb8:	add	x0, x26, x0
  41acbc:	ldrb	w2, [x1, #16]
  41acc0:	ldp	x4, x5, [x1]
  41acc4:	stp	x4, x5, [x0]
  41acc8:	strb	w2, [x0, #16]
  41accc:	cbnz	w24, 41ac84 <ferror@plt+0x18f44>
  41acd0:	b	419614 <ferror@plt+0x178d4>
  41acd4:	cmp	w0, #0x800, lsl #12
  41acd8:	b.ne	41b348 <ferror@plt+0x19608>  // b.any
  41acdc:	mov	x0, x26
  41ace0:	bl	401900 <strlen@plt>
  41ace4:	add	x2, x26, x0
  41ace8:	ldr	w4, [x27]
  41acec:	ldrh	w3, [x27, #4]
  41acf0:	str	w4, [x26, x0]
  41acf4:	strh	w3, [x2, #4]
  41acf8:	cbnz	w24, 41ac84 <ferror@plt+0x18f44>
  41acfc:	b	419614 <ferror@plt+0x178d4>
  41ad00:	cmp	w0, #0x30, lsl #12
  41ad04:	b.eq	41bb0c <ferror@plt+0x19dcc>  // b.none
  41ad08:	cmp	w0, #0x60, lsl #12
  41ad0c:	b.ne	41b950 <ferror@plt+0x19c10>  // b.any
  41ad10:	add	x24, x21, #0xc38
  41ad14:	mov	x0, x24
  41ad18:	bl	401900 <strlen@plt>
  41ad1c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41ad20:	add	x1, x1, #0x1b0
  41ad24:	add	x24, x24, x0
  41ad28:	ldur	w0, [x1, #15]
  41ad2c:	ldp	x2, x3, [x1]
  41ad30:	stp	x2, x3, [x24]
  41ad34:	stur	w0, [x24, #15]
  41ad38:	b	4192b8 <ferror@plt+0x17578>
  41ad3c:	cbnz	w25, 41c25c <ferror@plt+0x1a51c>
  41ad40:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ad44:	add	x0, x0, #0xec8
  41ad48:	ldr	x2, [x0]
  41ad4c:	str	x2, [x1]
  41ad50:	ldur	w0, [x0, #7]
  41ad54:	stur	w0, [x1, #7]
  41ad58:	cbz	w24, 41c3c4 <ferror@plt+0x1a684>
  41ad5c:	stp	x27, x28, [sp, #80]
  41ad60:	adrp	x27, 453000 <warn@@Base+0xc6c0>
  41ad64:	add	x0, x27, #0xf68
  41ad68:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41ad6c:	add	x1, x1, #0xf70
  41ad70:	stp	x0, x1, [sp, #104]
  41ad74:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ad78:	add	x0, x0, #0xf48
  41ad7c:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41ad80:	add	x1, x1, #0xf58
  41ad84:	stp	x0, x1, [sp, #120]
  41ad88:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ad8c:	add	x0, x0, #0xf00
  41ad90:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  41ad94:	adrp	x26, 453000 <warn@@Base+0xc6c0>
  41ad98:	add	x28, x28, #0xf38
  41ad9c:	add	x26, x26, #0xf18
  41ada0:	add	x27, x21, #0xc38
  41ada4:	str	x0, [sp, #136]
  41ada8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41adac:	add	x0, x0, #0xd90
  41adb0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41adb4:	mov	w25, #0x0                   	// #0
  41adb8:	add	x1, x1, #0xed8
  41adbc:	str	x0, [sp, #144]
  41adc0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41adc4:	add	x0, x0, #0xef0
  41adc8:	str	x1, [sp, #152]
  41adcc:	str	x0, [sp, #160]
  41add0:	neg	w0, w24
  41add4:	and	w0, w0, w24
  41add8:	bic	w24, w24, w0
  41addc:	cmp	w0, #0x80
  41ade0:	b.eq	41c148 <ferror@plt+0x1a408>  // b.none
  41ade4:	b.hi	41ae68 <ferror@plt+0x19128>  // b.pmore
  41ade8:	cmp	w0, #0x10
  41adec:	b.eq	41c0b0 <ferror@plt+0x1a370>  // b.none
  41adf0:	b.ls	41ae30 <ferror@plt+0x190f0>  // b.plast
  41adf4:	cmp	w0, #0x20
  41adf8:	b.eq	41c088 <ferror@plt+0x1a348>  // b.none
  41adfc:	cmp	w0, #0x40
  41ae00:	b.ne	41b8bc <ferror@plt+0x19b7c>  // b.any
  41ae04:	mov	x0, x27
  41ae08:	bl	401900 <strlen@plt>
  41ae0c:	add	x0, x27, x0
  41ae10:	ldr	w2, [x26, #24]
  41ae14:	ldp	x4, x5, [x26]
  41ae18:	ldr	x3, [x26, #16]
  41ae1c:	stp	x4, x5, [x0]
  41ae20:	str	x3, [x0, #16]
  41ae24:	str	w2, [x0, #24]
  41ae28:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41ae2c:	b	419614 <ferror@plt+0x178d4>
  41ae30:	cmp	w0, #0x4
  41ae34:	b.eq	41c0d8 <ferror@plt+0x1a398>  // b.none
  41ae38:	cmp	w0, #0x8
  41ae3c:	b.ne	41b8bc <ferror@plt+0x19b7c>  // b.any
  41ae40:	mov	x0, x27
  41ae44:	bl	401900 <strlen@plt>
  41ae48:	ldr	x1, [sp, #160]
  41ae4c:	add	x2, x27, x0
  41ae50:	ldr	x3, [x1]
  41ae54:	str	x3, [x27, x0]
  41ae58:	ldur	x0, [x1, #7]
  41ae5c:	stur	x0, [x2, #7]
  41ae60:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41ae64:	b	419614 <ferror@plt+0x178d4>
  41ae68:	cmp	w0, #0x400
  41ae6c:	b.eq	41bba8 <ferror@plt+0x19e68>  // b.none
  41ae70:	b.ls	41aea4 <ferror@plt+0x19164>  // b.plast
  41ae74:	cmp	w0, #0x800
  41ae78:	b.ne	41b8bc <ferror@plt+0x19b7c>  // b.any
  41ae7c:	mov	x0, x27
  41ae80:	bl	401900 <strlen@plt>
  41ae84:	ldr	x1, [sp, #112]
  41ae88:	add	x2, x27, x0
  41ae8c:	ldr	x3, [x1]
  41ae90:	str	x3, [x27, x0]
  41ae94:	ldur	x0, [x1, #6]
  41ae98:	stur	x0, [x2, #6]
  41ae9c:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41aea0:	b	419614 <ferror@plt+0x178d4>
  41aea4:	cmp	w0, #0x100
  41aea8:	b.eq	41bd64 <ferror@plt+0x1a024>  // b.none
  41aeac:	cmp	w0, #0x200
  41aeb0:	b.ne	41b8bc <ferror@plt+0x19b7c>  // b.any
  41aeb4:	mov	x0, x27
  41aeb8:	bl	401900 <strlen@plt>
  41aebc:	ldr	x1, [sp, #128]
  41aec0:	add	x2, x27, x0
  41aec4:	ldr	x3, [x1]
  41aec8:	str	x3, [x27, x0]
  41aecc:	ldur	x0, [x1, #6]
  41aed0:	stur	x0, [x2, #6]
  41aed4:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41aed8:	b	419614 <ferror@plt+0x178d4>
  41aedc:	cmp	w0, #0x1
  41aee0:	b.ne	41bd20 <ferror@plt+0x19fe0>  // b.any
  41aee4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41aee8:	add	x0, x0, #0xd98
  41aeec:	ldr	w1, [x0]
  41aef0:	ldrh	w0, [x0, #4]
  41aef4:	str	w1, [x21, #3128]
  41aef8:	strh	w0, [x21, #3132]
  41aefc:	b	4190bc <ferror@plt+0x1737c>
  41af00:	cmp	w0, #0xa10, lsl #12
  41af04:	b.eq	41c7c0 <ferror@plt+0x1aa80>  // b.none
  41af08:	cmp	w0, #0xa20, lsl #12
  41af0c:	b.ne	41c724 <ferror@plt+0x1a9e4>  // b.any
  41af10:	add	x24, x21, #0xc38
  41af14:	mov	x0, x24
  41af18:	bl	401900 <strlen@plt>
  41af1c:	mov	x1, #0x202c                	// #8236
  41af20:	movk	x1, #0x7367, lsl #16
  41af24:	movk	x1, #0x3634, lsl #32
  41af28:	movk	x1, #0x34, lsl #48
  41af2c:	str	x1, [x24, x0]
  41af30:	b	419944 <ferror@plt+0x17c04>
  41af34:	cmp	w0, #0x5
  41af38:	b.eq	41bc58 <ferror@plt+0x19f18>  // b.none
  41af3c:	cmp	w0, #0x84
  41af40:	b.ne	41bd20 <ferror@plt+0x19fe0>  // b.any
  41af44:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41af48:	add	x0, x0, #0xdb8
  41af4c:	ldr	x1, [x0]
  41af50:	str	x1, [x21, #3128]
  41af54:	ldr	w0, [x0, #8]
  41af58:	str	w0, [x21, #3136]
  41af5c:	b	4190bc <ferror@plt+0x1737c>
  41af60:	ldp	x25, x26, [sp, #64]
  41af64:	ldp	x27, x28, [sp, #80]
  41af68:	b	4190bc <ferror@plt+0x1737c>
  41af6c:	mov	w2, #0x40000000            	// #1073741824
  41af70:	cmp	w25, w2
  41af74:	b.ne	4190a8 <ferror@plt+0x17368>  // b.any
  41af78:	adrp	x3, 478000 <warn@@Base+0x316c0>
  41af7c:	add	x3, x3, #0x3e0
  41af80:	lsr	w25, w25, #28
  41af84:	add	x3, x3, #0xec0
  41af88:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41af8c:	add	x2, x2, #0x688
  41af90:	ldr	x3, [x3, x25, lsl #3]
  41af94:	bl	4019e0 <snprintf@plt>
  41af98:	add	w24, w0, w26
  41af9c:	and	w0, w22, #0x100
  41afa0:	cbz	w0, 41afcc <ferror@plt+0x1928c>
  41afa4:	add	x0, x21, #0xc38
  41afa8:	mov	x1, #0x400                 	// #1024
  41afac:	tst	x22, #0xe
  41afb0:	add	x0, x0, w24, uxtw
  41afb4:	sub	x1, x1, w24, uxtw
  41afb8:	b.ne	41bbd0 <ferror@plt+0x19e90>  // b.any
  41afbc:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41afc0:	add	w24, w24, #0x6
  41afc4:	add	x2, x2, #0x740
  41afc8:	bl	4019e0 <snprintf@plt>
  41afcc:	tbnz	w22, #20, 41b1f4 <ferror@plt+0x194b4>
  41afd0:	tbnz	w22, #13, 41b1d0 <ferror@plt+0x19490>
  41afd4:	tbz	w22, #14, 41b000 <ferror@plt+0x192c0>
  41afd8:	add	x0, x21, #0xc38
  41afdc:	mov	x1, #0x400                 	// #1024
  41afe0:	add	x0, x0, w24, uxtw
  41afe4:	sub	x1, x1, w24, uxtw
  41afe8:	tst	x22, #0xe
  41afec:	add	w24, w24, #0x5
  41aff0:	b.ne	41c1d0 <ferror@plt+0x1a490>  // b.any
  41aff4:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41aff8:	add	x2, x2, #0x6f8
  41affc:	bl	4019e0 <snprintf@plt>
  41b000:	tbnz	w22, #9, 41b1ac <ferror@plt+0x1946c>
  41b004:	tbnz	w22, #10, 41c1ac <ferror@plt+0x1a46c>
  41b008:	and	w26, w22, #0x80000
  41b00c:	and	w25, w22, #0x1000000
  41b010:	tbnz	w22, #11, 41b100 <ferror@plt+0x193c0>
  41b014:	cbnz	w26, 41b124 <ferror@plt+0x193e4>
  41b018:	cbnz	w25, 41b148 <ferror@plt+0x19408>
  41b01c:	tbnz	w22, #12, 41b0d8 <ferror@plt+0x19398>
  41b020:	tbnz	w22, #15, 41b0b0 <ferror@plt+0x19370>
  41b024:	tbnz	w22, #16, 41b08c <ferror@plt+0x1934c>
  41b028:	tbz	w22, #17, 41b054 <ferror@plt+0x19314>
  41b02c:	add	x0, x21, #0xc38
  41b030:	mov	x1, #0x400                 	// #1024
  41b034:	tst	x22, #0xe
  41b038:	add	x0, x0, w24, uxtw
  41b03c:	sub	x1, x1, w24, uxtw
  41b040:	b.ne	41c194 <ferror@plt+0x1a454>  // b.any
  41b044:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b048:	add	w24, w24, #0x7
  41b04c:	add	x2, x2, #0x810
  41b050:	bl	4019e0 <snprintf@plt>
  41b054:	tbnz	w22, #18, 41b068 <ferror@plt+0x19328>
  41b058:	tbnz	w22, #21, 41c16c <ferror@plt+0x1a42c>
  41b05c:	ldp	x25, x26, [sp, #64]
  41b060:	ldp	x27, x28, [sp, #80]
  41b064:	b	4190bc <ferror@plt+0x1737c>
  41b068:	add	x0, x21, #0xc38
  41b06c:	mov	x1, #0x400                 	// #1024
  41b070:	sub	x1, x1, w24, uxtw
  41b074:	add	x0, x0, w24, uxtw
  41b078:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b07c:	add	w24, w24, #0x7
  41b080:	add	x2, x2, #0x828
  41b084:	bl	4019e0 <snprintf@plt>
  41b088:	b	41b058 <ferror@plt+0x19318>
  41b08c:	add	x0, x21, #0xc38
  41b090:	mov	x1, #0x400                 	// #1024
  41b094:	sub	x1, x1, w24, uxtw
  41b098:	add	x0, x0, w24, uxtw
  41b09c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b0a0:	add	w24, w24, #0x7
  41b0a4:	add	x2, x2, #0x808
  41b0a8:	bl	4019e0 <snprintf@plt>
  41b0ac:	b	41b028 <ferror@plt+0x192e8>
  41b0b0:	add	x0, x21, #0xc38
  41b0b4:	mov	x1, #0x400                 	// #1024
  41b0b8:	sub	x1, x1, w24, uxtw
  41b0bc:	add	x0, x0, w24, uxtw
  41b0c0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b0c4:	add	w24, w24, #0x5
  41b0c8:	add	x2, x2, #0x800
  41b0cc:	bl	4019e0 <snprintf@plt>
  41b0d0:	tbz	w22, #16, 41b028 <ferror@plt+0x192e8>
  41b0d4:	b	41b08c <ferror@plt+0x1934c>
  41b0d8:	add	x0, x21, #0xc38
  41b0dc:	mov	x1, #0x400                 	// #1024
  41b0e0:	sub	x1, x1, w24, uxtw
  41b0e4:	add	x0, x0, w24, uxtw
  41b0e8:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b0ec:	add	w24, w24, #0x7
  41b0f0:	add	x2, x2, #0x7f8
  41b0f4:	bl	4019e0 <snprintf@plt>
  41b0f8:	tbz	w22, #15, 41b024 <ferror@plt+0x192e4>
  41b0fc:	b	41b0b0 <ferror@plt+0x19370>
  41b100:	add	x0, x21, #0xc38
  41b104:	mov	x1, #0x400                 	// #1024
  41b108:	sub	x1, x1, w24, uxtw
  41b10c:	add	x0, x0, w24, uxtw
  41b110:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b114:	add	w24, w24, #0x8
  41b118:	add	x2, x2, #0x788
  41b11c:	bl	4019e0 <snprintf@plt>
  41b120:	cbz	w26, 41b144 <ferror@plt+0x19404>
  41b124:	add	x0, x21, #0xc38
  41b128:	mov	x1, #0x400                 	// #1024
  41b12c:	sub	x1, x1, w24, uxtw
  41b130:	add	x0, x0, w24, uxtw
  41b134:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b138:	add	w24, w24, #0x8
  41b13c:	add	x2, x2, #0x798
  41b140:	bl	4019e0 <snprintf@plt>
  41b144:	cbz	w25, 41b168 <ferror@plt+0x19428>
  41b148:	add	x0, x21, #0xc38
  41b14c:	mov	x1, #0x400                 	// #1024
  41b150:	sub	x1, x1, w24, uxtw
  41b154:	add	x0, x0, w24, uxtw
  41b158:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b15c:	add	w24, w24, #0x9
  41b160:	add	x2, x2, #0x7a8
  41b164:	bl	4019e0 <snprintf@plt>
  41b168:	ubfx	w2, w22, #22, #2
  41b16c:	add	x0, x21, #0xc38
  41b170:	mov	x1, #0x400                 	// #1024
  41b174:	cmp	w2, #0x2
  41b178:	add	x0, x0, w24, uxtw
  41b17c:	sub	x1, x1, w24, uxtw
  41b180:	b.eq	41c214 <ferror@plt+0x1a4d4>  // b.none
  41b184:	cmp	w2, #0x3
  41b188:	b.eq	41c1fc <ferror@plt+0x1a4bc>  // b.none
  41b18c:	cmp	w2, #0x1
  41b190:	b.eq	41c1e4 <ferror@plt+0x1a4a4>  // b.none
  41b194:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b198:	add	w24, w24, #0xd
  41b19c:	add	x2, x2, #0x7b8
  41b1a0:	bl	4019e0 <snprintf@plt>
  41b1a4:	tbz	w22, #12, 41b020 <ferror@plt+0x192e0>
  41b1a8:	b	41b0d8 <ferror@plt+0x19398>
  41b1ac:	add	x0, x21, #0xc38
  41b1b0:	mov	x1, #0x400                 	// #1024
  41b1b4:	sub	x1, x1, w24, uxtw
  41b1b8:	add	x0, x0, w24, uxtw
  41b1bc:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b1c0:	add	w24, w24, #0x7
  41b1c4:	add	x2, x2, #0x778
  41b1c8:	bl	4019e0 <snprintf@plt>
  41b1cc:	b	41b004 <ferror@plt+0x192c4>
  41b1d0:	add	x0, x21, #0xc38
  41b1d4:	mov	x1, #0x400                 	// #1024
  41b1d8:	sub	x1, x1, w24, uxtw
  41b1dc:	add	x0, x0, w24, uxtw
  41b1e0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b1e4:	add	w24, w24, #0x8
  41b1e8:	add	x2, x2, #0x760
  41b1ec:	bl	4019e0 <snprintf@plt>
  41b1f0:	b	41afd4 <ferror@plt+0x19294>
  41b1f4:	add	x0, x21, #0xc38
  41b1f8:	mov	x1, #0x400                 	// #1024
  41b1fc:	sub	x1, x1, w24, uxtw
  41b200:	add	x0, x0, w24, uxtw
  41b204:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b208:	add	w24, w24, #0x8
  41b20c:	add	x2, x2, #0x750
  41b210:	bl	4019e0 <snprintf@plt>
  41b214:	tbz	w22, #13, 41afd4 <ferror@plt+0x19294>
  41b218:	b	41b1d0 <ferror@plt+0x19490>
  41b21c:	mov	x0, x24
  41b220:	bl	401900 <strlen@plt>
  41b224:	ldr	x1, [sp, #136]
  41b228:	b	41a6a0 <ferror@plt+0x18960>
  41b22c:	mov	x0, x24
  41b230:	bl	401900 <strlen@plt>
  41b234:	ldr	x1, [sp, #112]
  41b238:	b	41a6a0 <ferror@plt+0x18960>
  41b23c:	mov	x0, x24
  41b240:	bl	401900 <strlen@plt>
  41b244:	add	x3, x24, x0
  41b248:	ldr	w4, [x28, #8]
  41b24c:	ldr	x5, [x28]
  41b250:	str	x5, [x24, x0]
  41b254:	str	w4, [x3, #8]
  41b258:	b	419744 <ferror@plt+0x17a04>
  41b25c:	mov	x0, x24
  41b260:	bl	401900 <strlen@plt>
  41b264:	ldr	x1, [sp, #152]
  41b268:	add	x0, x24, x0
  41b26c:	ldp	x4, x5, [x1]
  41b270:	stp	x4, x5, [x0]
  41b274:	ldur	x3, [x1, #15]
  41b278:	stur	x3, [x0, #15]
  41b27c:	b	419744 <ferror@plt+0x17a04>
  41b280:	mov	x0, x24
  41b284:	bl	401900 <strlen@plt>
  41b288:	ldr	x1, [sp, #128]
  41b28c:	add	x3, x24, x0
  41b290:	ldr	x4, [x1]
  41b294:	str	x4, [x24, x0]
  41b298:	ldur	x0, [x1, #5]
  41b29c:	stur	x0, [x3, #5]
  41b2a0:	b	419744 <ferror@plt+0x17a04>
  41b2a4:	mov	x0, x24
  41b2a8:	bl	401900 <strlen@plt>
  41b2ac:	add	x3, x24, x0
  41b2b0:	ldrh	w4, [x27, #8]
  41b2b4:	ldr	x5, [x27]
  41b2b8:	str	x5, [x24, x0]
  41b2bc:	strh	w4, [x3, #8]
  41b2c0:	b	419744 <ferror@plt+0x17a04>
  41b2c4:	mov	x0, x24
  41b2c8:	bl	401900 <strlen@plt>
  41b2cc:	add	x3, x24, x0
  41b2d0:	ldur	w4, [x26, #7]
  41b2d4:	ldr	x5, [x26]
  41b2d8:	str	x5, [x24, x0]
  41b2dc:	stur	w4, [x3, #7]
  41b2e0:	b	419744 <ferror@plt+0x17a04>
  41b2e4:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  41b2e8:	add	x1, x1, #0x1a8
  41b2ec:	ldrh	w0, [x1, w0, uxtw #1]
  41b2f0:	adr	x1, 41b2fc <ferror@plt+0x195bc>
  41b2f4:	add	x0, x1, w0, sxth #2
  41b2f8:	br	x0
  41b2fc:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  41b300:	add	x1, x1, #0x1d8
  41b304:	ldrh	w0, [x1, w0, uxtw #1]
  41b308:	adr	x1, 41b314 <ferror@plt+0x195d4>
  41b30c:	add	x0, x1, w0, sxth #2
  41b310:	br	x0
  41b314:	add	w26, w26, #0x23
  41b318:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b31c:	add	x2, x2, #0x6a8
  41b320:	bl	4019e0 <snprintf@plt>
  41b324:	b	419070 <ferror@plt+0x17330>
  41b328:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b32c:	add	x0, x0, #0xb08
  41b330:	ldr	x1, [x0]
  41b334:	str	x1, [x21, #3128]
  41b338:	ldrb	w0, [x0, #8]
  41b33c:	strb	w0, [x21, #3136]
  41b340:	tbz	w22, #5, 419460 <ferror@plt+0x17720>
  41b344:	b	419f74 <ferror@plt+0x18234>
  41b348:	mov	w25, #0x1                   	// #1
  41b34c:	cbnz	w24, 41ac84 <ferror@plt+0x18f44>
  41b350:	b	419614 <ferror@plt+0x178d4>
  41b354:	cmp	w0, #0x30
  41b358:	b.ne	41bde0 <ferror@plt+0x1a0a0>  // b.any
  41b35c:	adrp	x24, 453000 <warn@@Base+0xc6c0>
  41b360:	add	x24, x24, #0x920
  41b364:	b	419ac4 <ferror@plt+0x17d84>
  41b368:	add	x24, x21, #0xc38
  41b36c:	mov	x0, x24
  41b370:	bl	401900 <strlen@plt>
  41b374:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b378:	add	x1, x1, #0xb68
  41b37c:	add	x2, x24, x0
  41b380:	ldr	x3, [x1]
  41b384:	str	x3, [x24, x0]
  41b388:	ldur	w0, [x1, #7]
  41b38c:	stur	w0, [x2, #7]
  41b390:	b	41946c <ferror@plt+0x1772c>
  41b394:	add	x24, x21, #0xc38
  41b398:	mov	x0, x24
  41b39c:	bl	401900 <strlen@plt>
  41b3a0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b3a4:	add	x1, x1, #0x4b0
  41b3a8:	add	x2, x24, x0
  41b3ac:	ldr	w3, [x1]
  41b3b0:	str	w3, [x24, x0]
  41b3b4:	ldur	w0, [x1, #3]
  41b3b8:	stur	w0, [x2, #3]
  41b3bc:	b	4198e4 <ferror@plt+0x17ba4>
  41b3c0:	add	x24, x21, #0xc38
  41b3c4:	mov	x0, x24
  41b3c8:	bl	401900 <strlen@plt>
  41b3cc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b3d0:	add	x1, x1, #0x860
  41b3d4:	add	x2, x24, x0
  41b3d8:	ldr	w3, [x1]
  41b3dc:	str	w3, [x24, x0]
  41b3e0:	ldrh	w0, [x1, #4]
  41b3e4:	strh	w0, [x2, #4]
  41b3e8:	b	419b5c <ferror@plt+0x17e1c>
  41b3ec:	add	x24, x21, #0xc38
  41b3f0:	mov	x0, x24
  41b3f4:	bl	401900 <strlen@plt>
  41b3f8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b3fc:	add	x1, x1, #0x2f0
  41b400:	add	x2, x24, x0
  41b404:	ldr	x3, [x1]
  41b408:	str	x3, [x24, x0]
  41b40c:	ldur	x0, [x1, #6]
  41b410:	stur	x0, [x2, #6]
  41b414:	b	41968c <ferror@plt+0x1794c>
  41b418:	add	x24, x21, #0xc38
  41b41c:	mov	x0, x24
  41b420:	bl	401900 <strlen@plt>
  41b424:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b428:	add	x1, x1, #0x2e0
  41b42c:	add	x2, x24, x0
  41b430:	ldr	x3, [x1]
  41b434:	str	x3, [x24, x0]
  41b438:	ldur	x0, [x1, #6]
  41b43c:	stur	x0, [x2, #6]
  41b440:	b	419684 <ferror@plt+0x17944>
  41b444:	add	x24, x21, #0xc38
  41b448:	mov	x0, x24
  41b44c:	bl	401900 <strlen@plt>
  41b450:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b454:	add	x1, x1, #0x608
  41b458:	add	x2, x24, x0
  41b45c:	ldr	x3, [x1]
  41b460:	str	x3, [x24, x0]
  41b464:	ldr	w0, [x1, #8]
  41b468:	str	w0, [x2, #8]
  41b46c:	b	419994 <ferror@plt+0x17c54>
  41b470:	mov	x0, x26
  41b474:	bl	401900 <strlen@plt>
  41b478:	add	x5, x26, x0
  41b47c:	ldrb	w6, [x28, #32]
  41b480:	ldp	x2, x3, [x28]
  41b484:	ldp	x0, x1, [x28, #16]
  41b488:	stp	x2, x3, [x5]
  41b48c:	stp	x0, x1, [x5, #16]
  41b490:	strb	w6, [x5, #32]
  41b494:	cbnz	w24, 4195e8 <ferror@plt+0x178a8>
  41b498:	b	419614 <ferror@plt+0x178d4>
  41b49c:	mov	x0, x26
  41b4a0:	bl	401900 <strlen@plt>
  41b4a4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41b4a8:	add	x4, x1, #0xe08
  41b4ac:	add	x5, x26, x0
  41b4b0:	ldr	w6, [x4, #32]
  41b4b4:	ldp	x2, x3, [x4]
  41b4b8:	stp	x2, x3, [x5]
  41b4bc:	ldp	x0, x1, [x4, #16]
  41b4c0:	stp	x0, x1, [x5, #16]
  41b4c4:	str	w6, [x5, #32]
  41b4c8:	cbnz	w24, 4195e8 <ferror@plt+0x178a8>
  41b4cc:	b	419614 <ferror@plt+0x178d4>
  41b4d0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b4d4:	add	x0, x0, #0x838
  41b4d8:	add	x1, x21, #0xc38
  41b4dc:	ldr	x2, [x0]
  41b4e0:	str	x2, [x21, #3128]
  41b4e4:	ldur	w0, [x0, #7]
  41b4e8:	stur	w0, [x1, #7]
  41b4ec:	b	4190bc <ferror@plt+0x1737c>
  41b4f0:	add	x25, x21, #0xc38
  41b4f4:	mov	x0, x25
  41b4f8:	bl	401900 <strlen@plt>
  41b4fc:	mov	w2, #0x5                   	// #5
  41b500:	mov	x24, x0
  41b504:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b508:	mov	x0, #0x0                   	// #0
  41b50c:	add	x1, x1, #0x220
  41b510:	bl	401c70 <dcgettext@plt>
  41b514:	mov	w2, w26
  41b518:	mov	x1, x0
  41b51c:	add	x0, x25, x24
  41b520:	bl	401980 <sprintf@plt>
  41b524:	ldp	x25, x26, [sp, #64]
  41b528:	b	4190bc <ferror@plt+0x1737c>
  41b52c:	add	x24, x21, #0xc38
  41b530:	mov	x0, x24
  41b534:	bl	401900 <strlen@plt>
  41b538:	mov	w2, w25
  41b53c:	add	x0, x24, x0
  41b540:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b544:	add	x1, x1, #0x200
  41b548:	bl	401980 <sprintf@plt>
  41b54c:	b	4192c4 <ferror@plt+0x17584>
  41b550:	add	x24, x21, #0xc38
  41b554:	mov	x0, x24
  41b558:	bl	401900 <strlen@plt>
  41b55c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b560:	add	x1, x1, #0x1e8
  41b564:	add	x24, x24, x0
  41b568:	ldr	w0, [x1, #16]
  41b56c:	ldp	x2, x3, [x1]
  41b570:	stp	x2, x3, [x24]
  41b574:	str	w0, [x24, #16]
  41b578:	b	4192bc <ferror@plt+0x1757c>
  41b57c:	adrp	x4, 453000 <warn@@Base+0xc6c0>
  41b580:	add	x4, x4, #0xd90
  41b584:	add	x26, x21, #0xc38
  41b588:	and	w24, w24, #0xffffffdf
  41b58c:	mov	x0, x26
  41b590:	ldp	x2, x3, [x4]
  41b594:	stp	x2, x3, [x1]
  41b598:	ldur	x2, [x4, #15]
  41b59c:	stur	x2, [x1, #15]
  41b5a0:	bl	401900 <strlen@plt>
  41b5a4:	add	x1, x26, x0
  41b5a8:	b	419590 <ferror@plt+0x17850>
  41b5ac:	mov	w2, #0x5                   	// #5
  41b5b0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b5b4:	mov	x0, #0x0                   	// #0
  41b5b8:	add	x1, x1, #0xd70
  41b5bc:	bl	401c70 <dcgettext@plt>
  41b5c0:	mov	x1, x0
  41b5c4:	add	x0, x21, #0xc38
  41b5c8:	bl	401a80 <strcat@plt>
  41b5cc:	ldp	x25, x26, [sp, #64]
  41b5d0:	b	4190bc <ferror@plt+0x1737c>
  41b5d4:	add	x24, x21, #0xc38
  41b5d8:	mov	x0, x24
  41b5dc:	bl	401900 <strlen@plt>
  41b5e0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b5e4:	add	x1, x1, #0x280
  41b5e8:	add	x24, x24, x0
  41b5ec:	ldrh	w0, [x1, #16]
  41b5f0:	ldp	x2, x3, [x1]
  41b5f4:	stp	x2, x3, [x24]
  41b5f8:	strh	w0, [x24, #16]
  41b5fc:	b	41965c <ferror@plt+0x1791c>
  41b600:	add	x24, x21, #0xc38
  41b604:	mov	x0, x24
  41b608:	bl	401900 <strlen@plt>
  41b60c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b610:	add	x1, x1, #0x2d0
  41b614:	add	x2, x24, x0
  41b618:	ldr	x3, [x1]
  41b61c:	str	x3, [x24, x0]
  41b620:	ldur	x0, [x1, #7]
  41b624:	stur	x0, [x2, #7]
  41b628:	b	41967c <ferror@plt+0x1793c>
  41b62c:	add	x24, x21, #0xc38
  41b630:	mov	x0, x24
  41b634:	bl	401900 <strlen@plt>
  41b638:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b63c:	add	x1, x1, #0x2c0
  41b640:	add	x2, x24, x0
  41b644:	ldr	x3, [x1]
  41b648:	str	x3, [x24, x0]
  41b64c:	ldur	x0, [x1, #6]
  41b650:	stur	x0, [x2, #6]
  41b654:	b	419674 <ferror@plt+0x17934>
  41b658:	add	x24, x21, #0xc38
  41b65c:	mov	x0, x24
  41b660:	bl	401900 <strlen@plt>
  41b664:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b668:	add	x1, x1, #0x2a8
  41b66c:	add	x24, x24, x0
  41b670:	ldrh	w0, [x1, #16]
  41b674:	ldp	x2, x3, [x1]
  41b678:	stp	x2, x3, [x24]
  41b67c:	strh	w0, [x24, #16]
  41b680:	b	41966c <ferror@plt+0x1792c>
  41b684:	add	x24, x21, #0xc38
  41b688:	mov	x0, x24
  41b68c:	bl	401900 <strlen@plt>
  41b690:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b694:	add	x1, x1, #0x298
  41b698:	add	x2, x24, x0
  41b69c:	ldr	x3, [x1]
  41b6a0:	str	x3, [x24, x0]
  41b6a4:	ldur	x0, [x1, #7]
  41b6a8:	stur	x0, [x2, #7]
  41b6ac:	b	419664 <ferror@plt+0x17924>
  41b6b0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b6b4:	add	x0, x0, #0xbc8
  41b6b8:	ldr	w1, [x0]
  41b6bc:	ldrh	w0, [x0, #4]
  41b6c0:	str	w1, [x21, #3128]
  41b6c4:	strh	w0, [x21, #3132]
  41b6c8:	b	419bac <ferror@plt+0x17e6c>
  41b6cc:	mov	x0, x26
  41b6d0:	bl	401900 <strlen@plt>
  41b6d4:	add	x0, x26, x0
  41b6d8:	ldp	x2, x3, [x27]
  41b6dc:	stp	x2, x3, [x0]
  41b6e0:	ldur	x1, [x27, #15]
  41b6e4:	stur	x1, [x0, #15]
  41b6e8:	cbnz	w24, 4195e8 <ferror@plt+0x178a8>
  41b6ec:	b	419614 <ferror@plt+0x178d4>
  41b6f0:	add	x24, x21, #0xc38
  41b6f4:	mov	x0, x24
  41b6f8:	bl	401900 <strlen@plt>
  41b6fc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b700:	add	x1, x1, #0xb30
  41b704:	add	x0, x24, x0
  41b708:	ldp	x2, x3, [x1, #16]
  41b70c:	stp	x2, x3, [x0, #16]
  41b710:	ldp	x2, x3, [x1]
  41b714:	stp	x2, x3, [x0]
  41b718:	ldur	x1, [x1, #31]
  41b71c:	stur	x1, [x0, #31]
  41b720:	b	419468 <ferror@plt+0x17728>
  41b724:	ldp	x25, x26, [sp, #64]
  41b728:	ldp	x27, x28, [sp, #80]
  41b72c:	b	4190bc <ferror@plt+0x1737c>
  41b730:	add	x24, x21, #0xc38
  41b734:	mov	x0, x24
  41b738:	bl	401900 <strlen@plt>
  41b73c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b740:	add	x1, x1, #0xa28
  41b744:	add	x2, x24, x0
  41b748:	ldr	w3, [x1]
  41b74c:	str	w3, [x24, x0]
  41b750:	ldrh	w0, [x1, #4]
  41b754:	strh	w0, [x2, #4]
  41b758:	b	4190bc <ferror@plt+0x1737c>
  41b75c:	add	x24, x21, #0xc38
  41b760:	mov	x0, x24
  41b764:	bl	401900 <strlen@plt>
  41b768:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b76c:	add	x1, x1, #0xa18
  41b770:	add	x2, x24, x0
  41b774:	ldr	x3, [x1]
  41b778:	str	x3, [x24, x0]
  41b77c:	ldrb	w0, [x1, #8]
  41b780:	strb	w0, [x2, #8]
  41b784:	b	4194d8 <ferror@plt+0x17798>
  41b788:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41b78c:	add	x0, x0, #0xd70
  41b790:	add	x2, x21, #0xc38
  41b794:	and	w24, w22, #0xfffffe
  41b798:	add	x1, x21, #0xc50
  41b79c:	ldp	x4, x5, [x0]
  41b7a0:	stp	x4, x5, [x2]
  41b7a4:	ldrb	w3, [x0, #24]
  41b7a8:	ldr	x0, [x0, #16]
  41b7ac:	str	x0, [x21, #3144]
  41b7b0:	strb	w3, [x21, #3152]
  41b7b4:	b	41958c <ferror@plt+0x1784c>
  41b7b8:	mov	w2, #0x5                   	// #5
  41b7bc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b7c0:	mov	x0, #0x0                   	// #0
  41b7c4:	add	x1, x1, #0x5e0
  41b7c8:	bl	401c70 <dcgettext@plt>
  41b7cc:	mov	x1, x0
  41b7d0:	add	x0, x21, #0xc38
  41b7d4:	bl	401a80 <strcat@plt>
  41b7d8:	tbz	w22, #27, 41998c <ferror@plt+0x17c4c>
  41b7dc:	b	419eb8 <ferror@plt+0x18178>
  41b7e0:	mov	x0, x26
  41b7e4:	bl	401900 <strlen@plt>
  41b7e8:	add	x2, x26, x0
  41b7ec:	ldr	w4, [x28]
  41b7f0:	ldrh	w3, [x28, #4]
  41b7f4:	str	w4, [x26, x0]
  41b7f8:	strh	w3, [x2, #4]
  41b7fc:	cbnz	w24, 41ac84 <ferror@plt+0x18f44>
  41b800:	b	419614 <ferror@plt+0x178d4>
  41b804:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b808:	add	x0, x0, #0xbe8
  41b80c:	ldr	w1, [x0]
  41b810:	ldrh	w0, [x0, #4]
  41b814:	str	w1, [x21, #3128]
  41b818:	strh	w0, [x21, #3132]
  41b81c:	b	419c68 <ferror@plt+0x17f28>
  41b820:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b824:	add	x0, x0, #0xbe0
  41b828:	ldr	w1, [x0]
  41b82c:	ldrh	w0, [x0, #4]
  41b830:	str	w1, [x21, #3128]
  41b834:	strh	w0, [x21, #3132]
  41b838:	b	419c68 <ferror@plt+0x17f28>
  41b83c:	add	x24, x21, #0xc38
  41b840:	mov	x0, x24
  41b844:	bl	401900 <strlen@plt>
  41b848:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b84c:	add	x1, x1, #0x5c0
  41b850:	b	41a708 <ferror@plt+0x189c8>
  41b854:	ldp	x25, x26, [sp, #64]
  41b858:	b	4190bc <ferror@plt+0x1737c>
  41b85c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41b860:	add	x2, x2, #0x6d0
  41b864:	bl	4019e0 <snprintf@plt>
  41b868:	mov	w0, #0x10000000            	// #268435456
  41b86c:	cmp	w25, w0
  41b870:	b.eq	41c76c <ferror@plt+0x1aa2c>  // b.none
  41b874:	ldp	x25, x26, [sp, #64]
  41b878:	ldp	x27, x28, [sp, #80]
  41b87c:	b	4190bc <ferror@plt+0x1737c>
  41b880:	add	x24, x21, #0xc38
  41b884:	mov	x0, x24
  41b888:	bl	401900 <strlen@plt>
  41b88c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b890:	add	x1, x1, #0xa30
  41b894:	add	x2, x24, x0
  41b898:	ldr	w3, [x1]
  41b89c:	str	w3, [x24, x0]
  41b8a0:	ldrh	w0, [x1, #4]
  41b8a4:	strh	w0, [x2, #4]
  41b8a8:	b	4190bc <ferror@plt+0x1737c>
  41b8ac:	mov	x0, x26
  41b8b0:	bl	401900 <strlen@plt>
  41b8b4:	ldr	x1, [sp, #104]
  41b8b8:	b	41acb8 <ferror@plt+0x18f78>
  41b8bc:	mov	w25, #0x1                   	// #1
  41b8c0:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41b8c4:	b	419614 <ferror@plt+0x178d4>
  41b8c8:	add	x24, x21, #0xc38
  41b8cc:	mov	x0, x24
  41b8d0:	bl	401900 <strlen@plt>
  41b8d4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b8d8:	add	x1, x1, #0x880
  41b8dc:	add	x24, x24, x0
  41b8e0:	ldp	x2, x3, [x1]
  41b8e4:	stp	x2, x3, [x24]
  41b8e8:	ldur	w0, [x1, #15]
  41b8ec:	stur	w0, [x24, #15]
  41b8f0:	b	4190bc <ferror@plt+0x1737c>
  41b8f4:	add	x24, x21, #0xc38
  41b8f8:	mov	x0, x24
  41b8fc:	bl	401900 <strlen@plt>
  41b900:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41b904:	add	x1, x1, #0xe98
  41b908:	add	x24, x24, x0
  41b90c:	ldrb	w0, [x1, #16]
  41b910:	ldp	x2, x3, [x1]
  41b914:	stp	x2, x3, [x24]
  41b918:	strb	w0, [x24, #16]
  41b91c:	b	4190bc <ferror@plt+0x1737c>
  41b920:	add	x24, x21, #0xc38
  41b924:	mov	x0, x24
  41b928:	bl	401900 <strlen@plt>
  41b92c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b930:	add	x1, x1, #0x180
  41b934:	b	41ad24 <ferror@plt+0x18fe4>
  41b938:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b93c:	add	x0, x0, #0xa60
  41b940:	b	41a40c <ferror@plt+0x186cc>
  41b944:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41b948:	add	x0, x0, #0xa50
  41b94c:	b	41a40c <ferror@plt+0x186cc>
  41b950:	mov	w2, #0x5                   	// #5
  41b954:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b958:	mov	x0, #0x0                   	// #0
  41b95c:	add	x1, x1, #0x1c8
  41b960:	bl	401c70 <dcgettext@plt>
  41b964:	mov	x1, x0
  41b968:	add	x0, x21, #0xc38
  41b96c:	bl	401a80 <strcat@plt>
  41b970:	b	4192b8 <ferror@plt+0x17578>
  41b974:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41b978:	add	x0, x0, #0xcb8
  41b97c:	ldr	x1, [x0]
  41b980:	str	x1, [x21, #3128]
  41b984:	ldrb	w0, [x0, #8]
  41b988:	strb	w0, [x21, #3136]
  41b98c:	b	419d5c <ferror@plt+0x1801c>
  41b990:	add	x24, x21, #0xc38
  41b994:	mov	x0, x24
  41b998:	bl	401900 <strlen@plt>
  41b99c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41b9a0:	add	x1, x1, #0x5b8
  41b9a4:	b	419974 <ferror@plt+0x17c34>
  41b9a8:	cmp	w2, #0x5d
  41b9ac:	b.eq	41bc70 <ferror@plt+0x19f30>  // b.none
  41b9b0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41b9b4:	add	x0, x0, #0xcf0
  41b9b8:	add	x1, x21, #0xc38
  41b9bc:	ldr	x2, [x0]
  41b9c0:	str	x2, [x21, #3128]
  41b9c4:	ldur	x0, [x0, #6]
  41b9c8:	stur	x0, [x1, #6]
  41b9cc:	b	419d5c <ferror@plt+0x1801c>
  41b9d0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41b9d4:	add	x0, x0, #0xca8
  41b9d8:	ldr	x1, [x0]
  41b9dc:	str	x1, [x21, #3128]
  41b9e0:	ldrb	w0, [x0, #8]
  41b9e4:	strb	w0, [x21, #3136]
  41b9e8:	b	419d5c <ferror@plt+0x1801c>
  41b9ec:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41b9f0:	add	x1, x1, #0xd50
  41b9f4:	ldr	x2, [x1, #16]
  41b9f8:	str	x2, [x0, #16]
  41b9fc:	ldp	x2, x3, [x1]
  41ba00:	stp	x2, x3, [x0]
  41ba04:	ldur	x1, [x1, #22]
  41ba08:	stur	x1, [x0, #22]
  41ba0c:	ldp	x25, x26, [sp, #64]
  41ba10:	b	4190bc <ferror@plt+0x1737c>
  41ba14:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  41ba18:	add	x2, x2, #0xd00
  41ba1c:	ldr	x3, [x2]
  41ba20:	str	x3, [x24, x1]
  41ba24:	ldur	x1, [x2, #7]
  41ba28:	stur	x1, [x0, #7]
  41ba2c:	ldp	x25, x26, [sp, #64]
  41ba30:	b	4190bc <ferror@plt+0x1737c>
  41ba34:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41ba38:	add	x0, x0, #0xc88
  41ba3c:	ldr	x1, [x0]
  41ba40:	str	x1, [x21, #3128]
  41ba44:	ldrb	w0, [x0, #8]
  41ba48:	strb	w0, [x21, #3136]
  41ba4c:	b	419d5c <ferror@plt+0x1801c>
  41ba50:	adrp	x0, 478000 <warn@@Base+0x316c0>
  41ba54:	add	x0, x0, #0x3e0
  41ba58:	add	x1, x0, #0xe08
  41ba5c:	add	x3, x0, #0xe40
  41ba60:	add	x25, x21, #0xc38
  41ba64:	stp	x27, x28, [sp, #80]
  41ba68:	mov	x0, x25
  41ba6c:	ldr	x26, [x3, x2, lsl #3]
  41ba70:	ldr	x27, [x1, x2, lsl #3]
  41ba74:	bl	401900 <strlen@plt>
  41ba78:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  41ba7c:	add	x3, x3, #0xd8
  41ba80:	mov	x2, x0
  41ba84:	add	x4, x25, x0
  41ba88:	add	x0, x0, #0xa
  41ba8c:	mov	x1, x27
  41ba90:	ldr	x5, [x3]
  41ba94:	str	x5, [x25, x2]
  41ba98:	ldrh	w2, [x3, #8]
  41ba9c:	add	x0, x25, x0
  41baa0:	strh	w2, [x4, #8]
  41baa4:	bl	4019f0 <stpcpy@plt>
  41baa8:	cbz	x26, 41c7d8 <ferror@plt+0x1aa98>
  41baac:	mov	x1, x26
  41bab0:	bl	401c40 <strcpy@plt>
  41bab4:	ldp	x27, x28, [sp, #80]
  41bab8:	b	419a9c <ferror@plt+0x17d5c>
  41babc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41bac0:	add	x0, x0, #0xb8
  41bac4:	ldr	x1, [x0]
  41bac8:	str	x1, [x21, #3128]
  41bacc:	ldrb	w0, [x0, #8]
  41bad0:	strb	w0, [x21, #3136]
  41bad4:	b	4190bc <ferror@plt+0x1737c>
  41bad8:	mov	x0, #0x202c                	// #8236
  41badc:	movk	x0, #0x7063, lsl #16
  41bae0:	movk	x0, #0x3375, lsl #32
  41bae4:	movk	x0, #0x32, lsl #48
  41bae8:	str	x0, [x21, #3128]
  41baec:	b	4190bc <ferror@plt+0x1737c>
  41baf0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41baf4:	add	x0, x0, #0xa8
  41baf8:	ldr	x1, [x0]
  41bafc:	str	x1, [x21, #3128]
  41bb00:	ldrb	w0, [x0, #8]
  41bb04:	strb	w0, [x21, #3136]
  41bb08:	b	4190bc <ferror@plt+0x1737c>
  41bb0c:	add	x24, x21, #0xc38
  41bb10:	mov	x0, x24
  41bb14:	bl	401900 <strlen@plt>
  41bb18:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bb1c:	add	x1, x1, #0x198
  41bb20:	b	41ad24 <ferror@plt+0x18fe4>
  41bb24:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41bb28:	add	x1, x1, #0xd20
  41bb2c:	ldp	x2, x3, [x1]
  41bb30:	stp	x2, x3, [x0]
  41bb34:	ldr	w2, [x1, #24]
  41bb38:	ldr	x1, [x1, #16]
  41bb3c:	str	x1, [x0, #16]
  41bb40:	str	w2, [x0, #24]
  41bb44:	ldp	x25, x26, [sp, #64]
  41bb48:	b	4190bc <ferror@plt+0x1737c>
  41bb4c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bb50:	add	x1, x1, #0x98
  41bb54:	ldr	x2, [x1]
  41bb58:	str	x2, [x21, #3128]
  41bb5c:	ldrb	w1, [x1, #8]
  41bb60:	strb	w1, [x0, #8]
  41bb64:	b	4190bc <ferror@plt+0x1737c>
  41bb68:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bb6c:	add	x1, x1, #0xd40
  41bb70:	ldr	x2, [x1]
  41bb74:	str	x2, [x0]
  41bb78:	ldrh	w1, [x1, #8]
  41bb7c:	strh	w1, [x0, #8]
  41bb80:	b	419d10 <ferror@plt+0x17fd0>
  41bb84:	mov	w2, #0x5                   	// #5
  41bb88:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bb8c:	mov	x0, #0x0                   	// #0
  41bb90:	add	x1, x1, #0xd60
  41bb94:	bl	401c70 <dcgettext@plt>
  41bb98:	mov	x1, x0
  41bb9c:	add	x0, x21, #0xc38
  41bba0:	bl	401a80 <strcat@plt>
  41bba4:	b	419d10 <ferror@plt+0x17fd0>
  41bba8:	mov	x0, x27
  41bbac:	bl	401900 <strlen@plt>
  41bbb0:	ldr	x1, [sp, #104]
  41bbb4:	add	x2, x27, x0
  41bbb8:	ldr	w4, [x1]
  41bbbc:	ldrh	w3, [x1, #4]
  41bbc0:	str	w4, [x27, x0]
  41bbc4:	strh	w3, [x2, #4]
  41bbc8:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41bbcc:	b	419614 <ferror@plt+0x178d4>
  41bbd0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41bbd4:	add	w24, w24, #0x5
  41bbd8:	add	x2, x2, #0x748
  41bbdc:	bl	4019e0 <snprintf@plt>
  41bbe0:	tbz	w22, #20, 41afd0 <ferror@plt+0x19290>
  41bbe4:	b	41b1f4 <ferror@plt+0x194b4>
  41bbe8:	add	x24, x21, #0xc38
  41bbec:	mov	x0, x24
  41bbf0:	bl	401900 <strlen@plt>
  41bbf4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bbf8:	add	x1, x1, #0x658
  41bbfc:	add	x2, x24, x0
  41bc00:	ldr	x3, [x1]
  41bc04:	str	x3, [x24, x0]
  41bc08:	ldur	w0, [x1, #7]
  41bc0c:	stur	w0, [x2, #7]
  41bc10:	b	4190bc <ferror@plt+0x1737c>
  41bc14:	add	x24, x21, #0xc38
  41bc18:	mov	x0, x24
  41bc1c:	bl	401900 <strlen@plt>
  41bc20:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bc24:	add	x1, x1, #0x638
  41bc28:	add	x2, x24, x0
  41bc2c:	ldr	x3, [x1]
  41bc30:	str	x3, [x24, x0]
  41bc34:	ldur	w0, [x1, #7]
  41bc38:	stur	w0, [x2, #7]
  41bc3c:	b	4190bc <ferror@plt+0x1737c>
  41bc40:	mov	x0, #0x202c                	// #8236
  41bc44:	movk	x0, #0x7266, lsl #16
  41bc48:	movk	x0, #0x3f3f, lsl #32
  41bc4c:	movk	x0, #0x3f, lsl #48
  41bc50:	str	x0, [x21, #3128]
  41bc54:	b	4190bc <ferror@plt+0x1737c>
  41bc58:	mov	x0, #0x202c                	// #8236
  41bc5c:	movk	x0, #0x4247, lsl #16
  41bc60:	movk	x0, #0x385a, lsl #32
  41bc64:	movk	x0, #0x30, lsl #48
  41bc68:	str	x0, [x21, #3128]
  41bc6c:	b	4190bc <ferror@plt+0x1737c>
  41bc70:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41bc74:	add	x0, x0, #0xcd8
  41bc78:	add	x1, x21, #0xc38
  41bc7c:	ldp	x2, x3, [x0]
  41bc80:	stp	x2, x3, [x1]
  41bc84:	ldr	w0, [x0, #16]
  41bc88:	str	w0, [x21, #3144]
  41bc8c:	b	419d5c <ferror@plt+0x1801c>
  41bc90:	mov	x0, #0x202c                	// #8236
  41bc94:	movk	x0, #0x7266, lsl #16
  41bc98:	movk	x0, #0x3034, lsl #32
  41bc9c:	movk	x0, #0x35, lsl #48
  41bca0:	str	x0, [x21, #3128]
  41bca4:	b	4190bc <ferror@plt+0x1737c>
  41bca8:	mov	x1, #0x534d                	// #21325
  41bcac:	movk	x1, #0x3450, lsl #16
  41bcb0:	movk	x1, #0x3033, lsl #32
  41bcb4:	movk	x1, #0x58, lsl #48
  41bcb8:	str	x1, [x0]
  41bcbc:	b	419d10 <ferror@plt+0x17fd0>
  41bcc0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bcc4:	add	x1, x1, #0xca0
  41bcc8:	ldr	x2, [x1]
  41bccc:	str	x2, [x0]
  41bcd0:	ldrh	w1, [x1, #8]
  41bcd4:	strh	w1, [x0, #8]
  41bcd8:	b	419d10 <ferror@plt+0x17fd0>
  41bcdc:	add	x24, x21, #0xc38
  41bce0:	mov	x0, x24
  41bce4:	bl	401900 <strlen@plt>
  41bce8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bcec:	add	x1, x1, #0x618
  41bcf0:	add	x2, x24, x0
  41bcf4:	ldr	x3, [x1]
  41bcf8:	str	x3, [x24, x0]
  41bcfc:	ldrb	w0, [x1, #8]
  41bd00:	strb	w0, [x2, #8]
  41bd04:	b	4190bc <ferror@plt+0x1737c>
  41bd08:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41bd0c:	add	x0, x0, #0xe58
  41bd10:	ldp	x2, x3, [x0]
  41bd14:	stp	x2, x3, [x1]
  41bd18:	ldp	x25, x26, [sp, #64]
  41bd1c:	b	4190bc <ferror@plt+0x1737c>
  41bd20:	mov	w2, #0x5                   	// #5
  41bd24:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bd28:	mov	x0, #0x0                   	// #0
  41bd2c:	add	x1, x1, #0xdc8
  41bd30:	bl	401c70 <dcgettext@plt>
  41bd34:	mov	x1, x0
  41bd38:	add	x0, x21, #0xc38
  41bd3c:	bl	401a80 <strcat@plt>
  41bd40:	b	4190bc <ferror@plt+0x1737c>
  41bd44:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41bd48:	add	x0, x0, #0xda0
  41bd4c:	add	x1, x21, #0xc38
  41bd50:	ldr	w2, [x0]
  41bd54:	ldur	w0, [x0, #3]
  41bd58:	str	w2, [x21, #3128]
  41bd5c:	stur	w0, [x1, #3]
  41bd60:	b	4190bc <ferror@plt+0x1737c>
  41bd64:	mov	x0, x27
  41bd68:	bl	401900 <strlen@plt>
  41bd6c:	ldr	x1, [sp, #120]
  41bd70:	add	x2, x27, x0
  41bd74:	ldr	x3, [x1]
  41bd78:	str	x3, [x27, x0]
  41bd7c:	ldur	x0, [x1, #7]
  41bd80:	stur	x0, [x2, #7]
  41bd84:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41bd88:	b	419614 <ferror@plt+0x178d4>
  41bd8c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41bd90:	add	x0, x0, #0xdb0
  41bd94:	add	x1, x21, #0xc38
  41bd98:	ldr	w2, [x0]
  41bd9c:	ldur	w0, [x0, #3]
  41bda0:	str	w2, [x21, #3128]
  41bda4:	stur	w0, [x1, #3]
  41bda8:	b	4190bc <ferror@plt+0x1737c>
  41bdac:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bdb0:	add	x1, x1, #0xce0
  41bdb4:	ldr	x2, [x1]
  41bdb8:	str	x2, [x0]
  41bdbc:	ldrh	w1, [x1, #8]
  41bdc0:	strh	w1, [x0, #8]
  41bdc4:	b	419d10 <ferror@plt+0x17fd0>
  41bdc8:	mov	x0, #0x202c                	// #8236
  41bdcc:	movk	x0, #0x3876, lsl #16
  41bdd0:	movk	x0, #0x3035, lsl #32
  41bdd4:	movk	x0, #0x65, lsl #48
  41bdd8:	str	x0, [x21, #3128]
  41bddc:	b	4190bc <ferror@plt+0x1737c>
  41bde0:	cbnz	x24, 419ac4 <ferror@plt+0x17d84>
  41bde4:	ldp	x25, x26, [sp, #64]
  41bde8:	b	4190bc <ferror@plt+0x1737c>
  41bdec:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41bdf0:	add	x0, x0, #0x3f0
  41bdf4:	ldr	x1, [x0]
  41bdf8:	str	x1, [x21, #3128]
  41bdfc:	ldrb	w0, [x0, #8]
  41be00:	strb	w0, [x21, #3136]
  41be04:	b	4190bc <ferror@plt+0x1737c>
  41be08:	mov	w2, #0x5                   	// #5
  41be0c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41be10:	mov	x0, #0x0                   	// #0
  41be14:	add	x1, x1, #0x418
  41be18:	bl	401c70 <dcgettext@plt>
  41be1c:	mov	x1, x0
  41be20:	add	x0, x21, #0xc38
  41be24:	bl	401a80 <strcat@plt>
  41be28:	b	4190bc <ferror@plt+0x1737c>
  41be2c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41be30:	add	x1, x1, #0xd20
  41be34:	ldr	x2, [x1]
  41be38:	str	x2, [x0]
  41be3c:	ldrh	w1, [x1, #8]
  41be40:	strh	w1, [x0, #8]
  41be44:	b	419d10 <ferror@plt+0x17fd0>
  41be48:	mov	x0, #0x202c                	// #8236
  41be4c:	movk	x0, #0x7266, lsl #16
  41be50:	movk	x0, #0x3034, lsl #32
  41be54:	movk	x0, #0x30, lsl #48
  41be58:	str	x0, [x21, #3128]
  41be5c:	b	4190bc <ferror@plt+0x1737c>
  41be60:	add	x24, x21, #0xc38
  41be64:	mov	x0, x24
  41be68:	bl	401900 <strlen@plt>
  41be6c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41be70:	add	x1, x1, #0x648
  41be74:	add	x2, x24, x0
  41be78:	ldr	x3, [x1]
  41be7c:	str	x3, [x24, x0]
  41be80:	ldrb	w0, [x1, #8]
  41be84:	strb	w0, [x2, #8]
  41be88:	b	4190bc <ferror@plt+0x1737c>
  41be8c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41be90:	add	x1, x1, #0xcc0
  41be94:	ldr	x2, [x1]
  41be98:	str	x2, [x0]
  41be9c:	ldrh	w1, [x1, #8]
  41bea0:	strh	w1, [x0, #8]
  41bea4:	b	419d10 <ferror@plt+0x17fd0>
  41bea8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41beac:	add	x1, x1, #0xd00
  41beb0:	ldr	x2, [x1]
  41beb4:	str	x2, [x0]
  41beb8:	ldrh	w1, [x1, #8]
  41bebc:	strh	w1, [x0, #8]
  41bec0:	b	419d10 <ferror@plt+0x17fd0>
  41bec4:	mov	x0, #0x202c                	// #8236
  41bec8:	movk	x0, #0x7266, lsl #16
  41becc:	movk	x0, #0x3033, lsl #32
  41bed0:	movk	x0, #0x30, lsl #48
  41bed4:	str	x0, [x21, #3128]
  41bed8:	b	4190bc <ferror@plt+0x1737c>
  41bedc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bee0:	add	x1, x1, #0x128
  41bee4:	ldr	x2, [x1]
  41bee8:	str	x2, [x21, #3128]
  41beec:	ldrb	w1, [x1, #8]
  41bef0:	strb	w1, [x0, #8]
  41bef4:	b	419274 <ferror@plt+0x17534>
  41bef8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41befc:	add	x0, x0, #0x3e0
  41bf00:	add	x1, x21, #0xc38
  41bf04:	ldr	x2, [x0]
  41bf08:	str	x2, [x21, #3128]
  41bf0c:	ldur	w0, [x0, #7]
  41bf10:	stur	w0, [x1, #7]
  41bf14:	b	4190bc <ferror@plt+0x1737c>
  41bf18:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bf1c:	add	x1, x1, #0xf8
  41bf20:	ldr	x2, [x1]
  41bf24:	str	x2, [x21, #3128]
  41bf28:	ldrb	w1, [x1, #8]
  41bf2c:	strb	w1, [x0, #8]
  41bf30:	b	419274 <ferror@plt+0x17534>
  41bf34:	mov	w2, #0x5                   	// #5
  41bf38:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bf3c:	mov	x0, #0x0                   	// #0
  41bf40:	add	x1, x1, #0x148
  41bf44:	bl	401c70 <dcgettext@plt>
  41bf48:	mov	x1, x0
  41bf4c:	add	x0, x21, #0xc38
  41bf50:	bl	401a80 <strcat@plt>
  41bf54:	b	419274 <ferror@plt+0x17534>
  41bf58:	add	x24, x21, #0xc38
  41bf5c:	mov	x0, x24
  41bf60:	bl	401900 <strlen@plt>
  41bf64:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41bf68:	add	x1, x1, #0xb78
  41bf6c:	add	x2, x24, x0
  41bf70:	ldr	x3, [x1]
  41bf74:	str	x3, [x24, x0]
  41bf78:	ldur	x0, [x1, #7]
  41bf7c:	stur	x0, [x2, #7]
  41bf80:	b	41947c <ferror@plt+0x1773c>
  41bf84:	ldp	x25, x26, [sp, #64]
  41bf88:	b	4190bc <ferror@plt+0x1737c>
  41bf8c:	adrp	x3, 478000 <warn@@Base+0x316c0>
  41bf90:	add	x3, x3, #0x3e0
  41bf94:	lsr	w4, w25, #28
  41bf98:	add	x3, x3, #0xec0
  41bf9c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41bfa0:	add	x2, x2, #0x688
  41bfa4:	ldr	x3, [x3, x4, lsl #3]
  41bfa8:	bl	4019e0 <snprintf@plt>
  41bfac:	add	w24, w0, w26
  41bfb0:	mov	w1, #0x10000000            	// #268435456
  41bfb4:	and	w0, w22, #0x100
  41bfb8:	cmp	w25, w1
  41bfbc:	b.ne	41afa0 <ferror@plt+0x19260>  // b.any
  41bfc0:	cbnz	w0, 41c3a4 <ferror@plt+0x1a664>
  41bfc4:	tbz	w22, #20, 41c6c4 <ferror@plt+0x1a984>
  41bfc8:	tbnz	w22, #13, 41c6a0 <ferror@plt+0x1a960>
  41bfcc:	tbz	w22, #14, 41b000 <ferror@plt+0x192c0>
  41bfd0:	add	x0, x21, #0xc38
  41bfd4:	mov	x1, #0x400                 	// #1024
  41bfd8:	sub	x1, x1, w24, uxtw
  41bfdc:	add	x0, x0, w24, uxtw
  41bfe0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41bfe4:	add	w24, w24, #0x5
  41bfe8:	add	x2, x2, #0x6f8
  41bfec:	bl	4019e0 <snprintf@plt>
  41bff0:	tbz	w22, #9, 41b004 <ferror@plt+0x192c4>
  41bff4:	b	41b1ac <ferror@plt+0x1946c>
  41bff8:	add	x24, x21, #0xc38
  41bffc:	mov	x0, x24
  41c000:	bl	401900 <strlen@plt>
  41c004:	mov	x1, #0x202c                	// #8236
  41c008:	movk	x1, #0x696d, lsl #16
  41c00c:	movk	x1, #0x7370, lsl #32
  41c010:	movk	x1, #0x34, lsl #48
  41c014:	str	x1, [x24, x0]
  41c018:	b	4190bc <ferror@plt+0x1737c>
  41c01c:	add	x24, x21, #0xc38
  41c020:	mov	x0, x24
  41c024:	bl	401900 <strlen@plt>
  41c028:	mov	x1, #0x202c                	// #8236
  41c02c:	movk	x1, #0x696d, lsl #16
  41c030:	movk	x1, #0x7370, lsl #32
  41c034:	movk	x1, #0x33, lsl #48
  41c038:	str	x1, [x24, x0]
  41c03c:	b	4190bc <ferror@plt+0x1737c>
  41c040:	add	x24, x21, #0xc38
  41c044:	mov	x0, x24
  41c048:	bl	401900 <strlen@plt>
  41c04c:	mov	x1, #0x202c                	// #8236
  41c050:	movk	x1, #0x696d, lsl #16
  41c054:	movk	x1, #0x7370, lsl #32
  41c058:	movk	x1, #0x31, lsl #48
  41c05c:	str	x1, [x24, x0]
  41c060:	b	4190bc <ferror@plt+0x1737c>
  41c064:	mov	w2, #0x5                   	// #5
  41c068:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c06c:	mov	x0, #0x0                   	// #0
  41c070:	add	x1, x1, #0x678
  41c074:	bl	401c70 <dcgettext@plt>
  41c078:	mov	x1, x0
  41c07c:	add	x0, x21, #0xc38
  41c080:	bl	401a80 <strcat@plt>
  41c084:	b	4190bc <ferror@plt+0x1737c>
  41c088:	mov	x0, x27
  41c08c:	bl	401900 <strlen@plt>
  41c090:	ldr	x1, [sp, #144]
  41c094:	add	x0, x27, x0
  41c098:	ldp	x2, x3, [x1]
  41c09c:	stp	x2, x3, [x0]
  41c0a0:	ldur	x2, [x1, #15]
  41c0a4:	stur	x2, [x0, #15]
  41c0a8:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41c0ac:	b	419614 <ferror@plt+0x178d4>
  41c0b0:	mov	x0, x27
  41c0b4:	bl	401900 <strlen@plt>
  41c0b8:	ldr	x1, [sp, #136]
  41c0bc:	add	x0, x27, x0
  41c0c0:	ldrh	w2, [x1, #16]
  41c0c4:	ldp	x4, x5, [x1]
  41c0c8:	stp	x4, x5, [x0]
  41c0cc:	strh	w2, [x0, #16]
  41c0d0:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41c0d4:	b	419614 <ferror@plt+0x178d4>
  41c0d8:	mov	x0, x27
  41c0dc:	bl	401900 <strlen@plt>
  41c0e0:	ldr	x1, [sp, #152]
  41c0e4:	add	x0, x27, x0
  41c0e8:	ldp	x2, x3, [x1]
  41c0ec:	stp	x2, x3, [x0]
  41c0f0:	ldur	x2, [x1, #15]
  41c0f4:	stur	x2, [x0, #15]
  41c0f8:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41c0fc:	b	419614 <ferror@plt+0x178d4>
  41c100:	add	x24, x21, #0xc38
  41c104:	mov	x0, x24
  41c108:	bl	401900 <strlen@plt>
  41c10c:	mov	x1, #0x202c                	// #8236
  41c110:	movk	x1, #0x6261, lsl #16
  41c114:	movk	x1, #0x726f, lsl #32
  41c118:	movk	x1, #0x74, lsl #48
  41c11c:	str	x1, [x24, x0]
  41c120:	b	4190bc <ferror@plt+0x1737c>
  41c124:	add	x24, x21, #0xc38
  41c128:	mov	x0, x24
  41c12c:	bl	401900 <strlen@plt>
  41c130:	mov	x1, #0x202c                	// #8236
  41c134:	movk	x1, #0x7265, lsl #16
  41c138:	movk	x1, #0x6f72, lsl #32
  41c13c:	movk	x1, #0x72, lsl #48
  41c140:	str	x1, [x24, x0]
  41c144:	b	4190bc <ferror@plt+0x1737c>
  41c148:	mov	x0, x27
  41c14c:	bl	401900 <strlen@plt>
  41c150:	add	x2, x27, x0
  41c154:	ldr	x3, [x28]
  41c158:	str	x3, [x27, x0]
  41c15c:	ldur	x0, [x28, #7]
  41c160:	stur	x0, [x2, #7]
  41c164:	cbnz	w24, 41add0 <ferror@plt+0x19090>
  41c168:	b	419614 <ferror@plt+0x178d4>
  41c16c:	add	x0, x21, #0xc38
  41c170:	mov	x1, #0x400                 	// #1024
  41c174:	sub	x1, x1, w24, uxtw
  41c178:	add	x0, x0, w24, uxtw
  41c17c:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c180:	add	x2, x2, #0x830
  41c184:	bl	4019e0 <snprintf@plt>
  41c188:	ldp	x25, x26, [sp, #64]
  41c18c:	ldp	x27, x28, [sp, #80]
  41c190:	b	4190bc <ferror@plt+0x1737c>
  41c194:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c198:	add	w24, w24, #0xc
  41c19c:	add	x2, x2, #0x818
  41c1a0:	bl	4019e0 <snprintf@plt>
  41c1a4:	tbz	w22, #18, 41b058 <ferror@plt+0x19318>
  41c1a8:	b	41b068 <ferror@plt+0x19328>
  41c1ac:	add	x0, x21, #0xc38
  41c1b0:	mov	x1, #0x400                 	// #1024
  41c1b4:	sub	x1, x1, w24, uxtw
  41c1b8:	add	x0, x0, w24, uxtw
  41c1bc:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c1c0:	add	w24, w24, #0x7
  41c1c4:	add	x2, x2, #0x780
  41c1c8:	bl	4019e0 <snprintf@plt>
  41c1cc:	b	41b008 <ferror@plt+0x192c8>
  41c1d0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c1d4:	add	x2, x2, #0x770
  41c1d8:	bl	4019e0 <snprintf@plt>
  41c1dc:	tbz	w22, #9, 41b004 <ferror@plt+0x192c4>
  41c1e0:	b	41b1ac <ferror@plt+0x1946c>
  41c1e4:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c1e8:	add	w24, w24, #0xe
  41c1ec:	add	x2, x2, #0x7c8
  41c1f0:	bl	4019e0 <snprintf@plt>
  41c1f4:	tbz	w22, #12, 41b020 <ferror@plt+0x192e0>
  41c1f8:	b	41b0d8 <ferror@plt+0x19398>
  41c1fc:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c200:	add	w24, w24, #0xf
  41c204:	add	x2, x2, #0x7e8
  41c208:	bl	4019e0 <snprintf@plt>
  41c20c:	tbz	w22, #12, 41b020 <ferror@plt+0x192e0>
  41c210:	b	41b0d8 <ferror@plt+0x19398>
  41c214:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c218:	add	w24, w24, #0xf
  41c21c:	add	x2, x2, #0x7d8
  41c220:	bl	4019e0 <snprintf@plt>
  41c224:	tbz	w22, #12, 41b020 <ferror@plt+0x192e0>
  41c228:	b	41b0d8 <ferror@plt+0x19398>
  41c22c:	adrp	x24, 453000 <warn@@Base+0xc6c0>
  41c230:	add	x24, x24, #0x918
  41c234:	b	419ac4 <ferror@plt+0x17d84>
  41c238:	add	x25, x21, #0xc38
  41c23c:	mov	x0, x25
  41c240:	bl	401900 <strlen@plt>
  41c244:	mov	x1, #0x202c                	// #8236
  41c248:	movk	x1, #0x6c66, lsl #16
  41c24c:	movk	x1, #0x616f, lsl #32
  41c250:	movk	x1, #0x74, lsl #48
  41c254:	str	x1, [x25, x0]
  41c258:	b	419aa0 <ferror@plt+0x17d60>
  41c25c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c260:	add	x0, x0, #0xda8
  41c264:	ldp	x2, x3, [x0]
  41c268:	stp	x2, x3, [x1]
  41c26c:	ldur	x0, [x0, #14]
  41c270:	stur	x0, [x1, #14]
  41c274:	cbnz	w24, 41961c <ferror@plt+0x178dc>
  41c278:	ldp	x25, x26, [sp, #64]
  41c27c:	b	4190bc <ferror@plt+0x1737c>
  41c280:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c284:	add	x0, x0, #0xe68
  41c288:	ldp	x2, x3, [x0]
  41c28c:	stp	x2, x3, [x1]
  41c290:	cbz	w24, 41c394 <ferror@plt+0x1a654>
  41c294:	add	x26, x21, #0xc38
  41c298:	stp	x27, x28, [sp, #80]
  41c29c:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  41c2a0:	adrp	x27, 453000 <warn@@Base+0xc6c0>
  41c2a4:	add	x28, x28, #0xe80
  41c2a8:	add	x27, x27, #0xe78
  41c2ac:	mov	w25, #0x0                   	// #0
  41c2b0:	neg	w0, w24
  41c2b4:	and	w0, w0, w24
  41c2b8:	bic	w24, w24, w0
  41c2bc:	cmp	w0, #0x400, lsl #12
  41c2c0:	b.eq	41c2fc <ferror@plt+0x1a5bc>  // b.none
  41c2c4:	cmp	w0, #0x800, lsl #12
  41c2c8:	b.ne	41c2f0 <ferror@plt+0x1a5b0>  // b.any
  41c2cc:	mov	x0, x26
  41c2d0:	bl	401900 <strlen@plt>
  41c2d4:	add	x1, x26, x0
  41c2d8:	ldr	w3, [x27]
  41c2dc:	ldrh	w2, [x27, #4]
  41c2e0:	str	w3, [x26, x0]
  41c2e4:	strh	w2, [x1, #4]
  41c2e8:	cbnz	w24, 41c2b0 <ferror@plt+0x1a570>
  41c2ec:	b	419614 <ferror@plt+0x178d4>
  41c2f0:	mov	w25, #0x1                   	// #1
  41c2f4:	cbnz	w24, 41c2b0 <ferror@plt+0x1a570>
  41c2f8:	b	419614 <ferror@plt+0x178d4>
  41c2fc:	mov	x0, x26
  41c300:	bl	401900 <strlen@plt>
  41c304:	add	x1, x26, x0
  41c308:	ldr	w3, [x28]
  41c30c:	ldrh	w2, [x28, #4]
  41c310:	str	w3, [x26, x0]
  41c314:	strh	w2, [x1, #4]
  41c318:	cbnz	w24, 41c2b0 <ferror@plt+0x1a570>
  41c31c:	b	419614 <ferror@plt+0x178d4>
  41c320:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c324:	add	x0, x0, #0xdd0
  41c328:	ldp	x2, x3, [x0]
  41c32c:	stp	x2, x3, [x1]
  41c330:	cbz	w24, 41c38c <ferror@plt+0x1a64c>
  41c334:	adrp	x26, 453000 <warn@@Base+0xc6c0>
  41c338:	add	x26, x26, #0xde0
  41c33c:	stp	x27, x28, [sp, #80]
  41c340:	add	x27, x21, #0xc38
  41c344:	mov	w25, #0x0                   	// #0
  41c348:	neg	w0, w24
  41c34c:	and	w0, w0, w24
  41c350:	bic	w24, w24, w0
  41c354:	cmp	w0, #0x4
  41c358:	b.eq	41c368 <ferror@plt+0x1a628>  // b.none
  41c35c:	mov	w25, #0x1                   	// #1
  41c360:	cbnz	w24, 41c348 <ferror@plt+0x1a608>
  41c364:	b	419614 <ferror@plt+0x178d4>
  41c368:	mov	x0, x27
  41c36c:	bl	401900 <strlen@plt>
  41c370:	add	x0, x27, x0
  41c374:	ldp	x2, x3, [x26]
  41c378:	stp	x2, x3, [x0]
  41c37c:	ldur	x1, [x26, #15]
  41c380:	stur	x1, [x0, #15]
  41c384:	cbnz	w24, 41c348 <ferror@plt+0x1a608>
  41c388:	b	419614 <ferror@plt+0x178d4>
  41c38c:	ldp	x25, x26, [sp, #64]
  41c390:	b	4190bc <ferror@plt+0x1737c>
  41c394:	ldp	x25, x26, [sp, #64]
  41c398:	b	4190bc <ferror@plt+0x1737c>
  41c39c:	ldp	x25, x26, [sp, #64]
  41c3a0:	b	4190bc <ferror@plt+0x1737c>
  41c3a4:	sub	x1, x28, w24, uxtw
  41c3a8:	add	x0, x27, w24, uxtw
  41c3ac:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c3b0:	add	w24, w24, #0xa
  41c3b4:	add	x2, x2, #0x720
  41c3b8:	bl	4019e0 <snprintf@plt>
  41c3bc:	tbnz	w22, #20, 41bfc8 <ferror@plt+0x1a288>
  41c3c0:	b	41c6c4 <ferror@plt+0x1a984>
  41c3c4:	ldp	x25, x26, [sp, #64]
  41c3c8:	b	4190bc <ferror@plt+0x1737c>
  41c3cc:	add	x24, x21, #0xc38
  41c3d0:	mov	x0, x24
  41c3d4:	bl	401900 <strlen@plt>
  41c3d8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c3dc:	add	x1, x1, #0x550
  41c3e0:	b	41ac10 <ferror@plt+0x18ed0>
  41c3e4:	add	x24, x21, #0xc38
  41c3e8:	mov	x0, x24
  41c3ec:	bl	401900 <strlen@plt>
  41c3f0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c3f4:	add	x1, x1, #0x4d0
  41c3f8:	b	41ab44 <ferror@plt+0x18e04>
  41c3fc:	add	x24, x21, #0xc38
  41c400:	mov	x0, x24
  41c404:	bl	401900 <strlen@plt>
  41c408:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c40c:	add	x1, x1, #0x4d8
  41c410:	b	41ab44 <ferror@plt+0x18e04>
  41c414:	add	x24, x21, #0xc38
  41c418:	mov	x0, x24
  41c41c:	bl	401900 <strlen@plt>
  41c420:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c424:	add	x1, x1, #0x4c8
  41c428:	b	41ab44 <ferror@plt+0x18e04>
  41c42c:	add	x24, x21, #0xc38
  41c430:	mov	x0, x24
  41c434:	bl	401900 <strlen@plt>
  41c438:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c43c:	add	x1, x1, #0x4c0
  41c440:	b	41ab44 <ferror@plt+0x18e04>
  41c444:	add	x24, x21, #0xc38
  41c448:	mov	x0, x24
  41c44c:	bl	401900 <strlen@plt>
  41c450:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c454:	add	x1, x1, #0x4f0
  41c458:	b	41ab44 <ferror@plt+0x18e04>
  41c45c:	add	x24, x21, #0xc38
  41c460:	mov	x0, x24
  41c464:	bl	401900 <strlen@plt>
  41c468:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c46c:	add	x1, x1, #0x580
  41c470:	b	41aafc <ferror@plt+0x18dbc>
  41c474:	add	x24, x21, #0xc38
  41c478:	mov	x0, x24
  41c47c:	bl	401900 <strlen@plt>
  41c480:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c484:	add	x1, x1, #0x588
  41c488:	add	x24, x24, x0
  41c48c:	ldrb	w0, [x1, #16]
  41c490:	ldp	x2, x3, [x1]
  41c494:	stp	x2, x3, [x24]
  41c498:	strb	w0, [x24, #16]
  41c49c:	b	419944 <ferror@plt+0x17c04>
  41c4a0:	add	x24, x21, #0xc38
  41c4a4:	mov	x0, x24
  41c4a8:	bl	401900 <strlen@plt>
  41c4ac:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c4b0:	add	x1, x1, #0x510
  41c4b4:	add	x2, x24, x0
  41c4b8:	ldr	x3, [x1]
  41c4bc:	str	x3, [x24, x0]
  41c4c0:	ldur	x0, [x1, #6]
  41c4c4:	stur	x0, [x2, #6]
  41c4c8:	b	419944 <ferror@plt+0x17c04>
  41c4cc:	add	x24, x21, #0xc38
  41c4d0:	mov	x0, x24
  41c4d4:	bl	401900 <strlen@plt>
  41c4d8:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c4dc:	add	x1, x1, #0x4e8
  41c4e0:	b	41ab44 <ferror@plt+0x18e04>
  41c4e4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c4e8:	add	x0, x0, #0x948
  41c4ec:	add	x1, x21, #0xc38
  41c4f0:	ldr	x2, [x0]
  41c4f4:	str	x2, [x21, #3128]
  41c4f8:	ldur	x0, [x0, #5]
  41c4fc:	stur	x0, [x1, #5]
  41c500:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c504:	b	41a6b8 <ferror@plt+0x18978>
  41c508:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c50c:	add	x0, x0, #0x968
  41c510:	add	x1, x21, #0xc38
  41c514:	ldp	x2, x3, [x0]
  41c518:	stp	x2, x3, [x1]
  41c51c:	ldrh	w0, [x0, #16]
  41c520:	strh	w0, [x21, #3144]
  41c524:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c528:	b	41a6b8 <ferror@plt+0x18978>
  41c52c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c530:	add	x0, x0, #0x938
  41c534:	b	41c4ec <ferror@plt+0x1a7ac>
  41c538:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c53c:	add	x0, x0, #0x928
  41c540:	ldr	x1, [x0]
  41c544:	str	x1, [x21, #3128]
  41c548:	ldr	w0, [x0, #8]
  41c54c:	str	w0, [x21, #3136]
  41c550:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c554:	b	41a6b8 <ferror@plt+0x18978>
  41c558:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c55c:	add	x0, x0, #0x920
  41c560:	add	x1, x21, #0xc38
  41c564:	ldr	w2, [x0]
  41c568:	ldur	w0, [x0, #3]
  41c56c:	str	w2, [x21, #3128]
  41c570:	stur	w0, [x1, #3]
  41c574:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c578:	b	41a6b8 <ferror@plt+0x18978>
  41c57c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c580:	add	x0, x0, #0x918
  41c584:	b	41c560 <ferror@plt+0x1a820>
  41c588:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c58c:	add	x0, x0, #0x910
  41c590:	b	41c560 <ferror@plt+0x1a820>
  41c594:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c598:	add	x0, x0, #0x908
  41c59c:	ldr	w1, [x0]
  41c5a0:	ldrh	w0, [x0, #4]
  41c5a4:	str	w1, [x21, #3128]
  41c5a8:	strh	w0, [x21, #3132]
  41c5ac:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c5b0:	b	41a6b8 <ferror@plt+0x18978>
  41c5b4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c5b8:	add	x0, x0, #0x900
  41c5bc:	ldr	w1, [x0]
  41c5c0:	ldrh	w0, [x0, #4]
  41c5c4:	str	w1, [x21, #3128]
  41c5c8:	strh	w0, [x21, #3132]
  41c5cc:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c5d0:	b	41a6b8 <ferror@plt+0x18978>
  41c5d4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c5d8:	add	x0, x0, #0x8f8
  41c5dc:	b	41c560 <ferror@plt+0x1a820>
  41c5e0:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c5e4:	add	x0, x0, #0x8e8
  41c5e8:	ldr	x1, [x0]
  41c5ec:	str	x1, [x21, #3128]
  41c5f0:	ldr	w0, [x0, #8]
  41c5f4:	str	w0, [x21, #3136]
  41c5f8:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c5fc:	b	41a6b8 <ferror@plt+0x18978>
  41c600:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c604:	add	x0, x0, #0x8d8
  41c608:	ldr	x1, [x0]
  41c60c:	str	x1, [x21, #3128]
  41c610:	ldrh	w0, [x0, #8]
  41c614:	strh	w0, [x21, #3136]
  41c618:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c61c:	b	41a6b8 <ferror@plt+0x18978>
  41c620:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c624:	add	x0, x0, #0x8c8
  41c628:	ldr	x1, [x0]
  41c62c:	str	x1, [x21, #3128]
  41c630:	ldrb	w0, [x0, #8]
  41c634:	strb	w0, [x21, #3136]
  41c638:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c63c:	b	41a6b8 <ferror@plt+0x18978>
  41c640:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c644:	add	x0, x0, #0x8c0
  41c648:	ldr	w1, [x0]
  41c64c:	ldrh	w0, [x0, #4]
  41c650:	str	w1, [x21, #3128]
  41c654:	strh	w0, [x21, #3132]
  41c658:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c65c:	b	41a6b8 <ferror@plt+0x18978>
  41c660:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c664:	add	x0, x0, #0x8b8
  41c668:	ldr	w1, [x0]
  41c66c:	ldrh	w0, [x0, #4]
  41c670:	str	w1, [x21, #3128]
  41c674:	strh	w0, [x21, #3132]
  41c678:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c67c:	b	41a6b8 <ferror@plt+0x18978>
  41c680:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c684:	add	x0, x0, #0x8b0
  41c688:	ldr	w1, [x0]
  41c68c:	ldrh	w0, [x0, #4]
  41c690:	str	w1, [x21, #3128]
  41c694:	strh	w0, [x21, #3132]
  41c698:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c69c:	b	41a6b8 <ferror@plt+0x18978>
  41c6a0:	add	x0, x21, #0xc38
  41c6a4:	mov	x1, #0x400                 	// #1024
  41c6a8:	sub	x1, x1, w24, uxtw
  41c6ac:	add	x0, x0, w24, uxtw
  41c6b0:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c6b4:	add	w24, w24, #0x5
  41c6b8:	add	x2, x2, #0x738
  41c6bc:	bl	4019e0 <snprintf@plt>
  41c6c0:	b	41bfcc <ferror@plt+0x1a28c>
  41c6c4:	add	x0, x21, #0xc38
  41c6c8:	mov	x1, #0x400                 	// #1024
  41c6cc:	sub	x1, x1, w24, uxtw
  41c6d0:	add	x0, x0, w24, uxtw
  41c6d4:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c6d8:	add	w24, w24, #0x5
  41c6dc:	add	x2, x2, #0x730
  41c6e0:	bl	4019e0 <snprintf@plt>
  41c6e4:	tbz	w22, #13, 41bfcc <ferror@plt+0x1a28c>
  41c6e8:	b	41c6a0 <ferror@plt+0x1a960>
  41c6ec:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c6f0:	add	x0, x0, #0x30
  41c6f4:	ldr	x1, [x0]
  41c6f8:	str	x1, [x21, #3128]
  41c6fc:	ldrh	w0, [x0, #8]
  41c700:	strh	w0, [x21, #3136]
  41c704:	b	4193d8 <ferror@plt+0x17698>
  41c708:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c70c:	add	x0, x0, #0x20
  41c710:	ldr	x1, [x0]
  41c714:	str	x1, [x21, #3128]
  41c718:	ldrh	w0, [x0, #8]
  41c71c:	strh	w0, [x21, #3136]
  41c720:	b	4193d8 <ferror@plt+0x17698>
  41c724:	mov	w2, #0x5                   	// #5
  41c728:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c72c:	mov	x0, #0x0                   	// #0
  41c730:	add	x1, x1, #0x5a0
  41c734:	bl	401c70 <dcgettext@plt>
  41c738:	mov	x1, x0
  41c73c:	add	x0, x21, #0xc38
  41c740:	bl	401a80 <strcat@plt>
  41c744:	b	419944 <ferror@plt+0x17c04>
  41c748:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c74c:	add	x0, x0, #0x9d0
  41c750:	add	x1, x21, #0xc38
  41c754:	ldr	x2, [x0]
  41c758:	str	x2, [x21, #3128]
  41c75c:	ldur	x0, [x0, #7]
  41c760:	stur	x0, [x1, #7]
  41c764:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c768:	b	41a6b8 <ferror@plt+0x18978>
  41c76c:	add	w0, w26, #0x26
  41c770:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  41c774:	sub	x1, x28, x0
  41c778:	add	x2, x2, #0x6f8
  41c77c:	add	x0, x27, x0
  41c780:	bl	4019e0 <snprintf@plt>
  41c784:	ldp	x25, x26, [sp, #64]
  41c788:	ldp	x27, x28, [sp, #80]
  41c78c:	b	4190bc <ferror@plt+0x1737c>
  41c790:	add	x24, x21, #0xc38
  41c794:	mov	x0, x24
  41c798:	bl	401900 <strlen@plt>
  41c79c:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c7a0:	add	x1, x1, #0x570
  41c7a4:	b	419930 <ferror@plt+0x17bf0>
  41c7a8:	add	x24, x21, #0xc38
  41c7ac:	mov	x0, x24
  41c7b0:	bl	401900 <strlen@plt>
  41c7b4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c7b8:	add	x1, x1, #0x530
  41c7bc:	b	41ac10 <ferror@plt+0x18ed0>
  41c7c0:	add	x24, x21, #0xc38
  41c7c4:	mov	x0, x24
  41c7c8:	bl	401900 <strlen@plt>
  41c7cc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41c7d0:	add	x1, x1, #0x520
  41c7d4:	b	41c4b4 <ferror@plt+0x1a774>
  41c7d8:	ldp	x27, x28, [sp, #80]
  41c7dc:	b	419a9c <ferror@plt+0x17d5c>
  41c7e0:	ldp	x25, x26, [sp, #64]
  41c7e4:	b	4190bc <ferror@plt+0x1737c>
  41c7e8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c7ec:	add	x0, x0, #0x9c0
  41c7f0:	add	x1, x21, #0xc38
  41c7f4:	ldr	x2, [x0]
  41c7f8:	str	x2, [x21, #3128]
  41c7fc:	ldur	x0, [x0, #6]
  41c800:	stur	x0, [x1, #6]
  41c804:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c808:	b	41a6b8 <ferror@plt+0x18978>
  41c80c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c810:	add	x0, x0, #0x9a0
  41c814:	add	x1, x21, #0xc38
  41c818:	ldp	x2, x3, [x0]
  41c81c:	stp	x2, x3, [x1]
  41c820:	ldrh	w2, [x0, #24]
  41c824:	ldr	x0, [x0, #16]
  41c828:	str	x0, [x21, #3144]
  41c82c:	strh	w2, [x21, #3152]
  41c830:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c834:	b	41a6b8 <ferror@plt+0x18978>
  41c838:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c83c:	add	x0, x0, #0x980
  41c840:	add	x1, x21, #0xc38
  41c844:	ldp	x2, x3, [x0]
  41c848:	stp	x2, x3, [x1]
  41c84c:	ldp	x2, x3, [x0, #16]
  41c850:	stp	x2, x3, [x1, #16]
  41c854:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c858:	b	41a6b8 <ferror@plt+0x18978>
  41c85c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c860:	add	x0, x0, #0x958
  41c864:	ldr	x1, [x0]
  41c868:	str	x1, [x21, #3128]
  41c86c:	ldr	w0, [x0, #8]
  41c870:	str	w0, [x21, #3136]
  41c874:	tbz	w22, #8, 419550 <ferror@plt+0x17810>
  41c878:	b	41a6b8 <ferror@plt+0x18978>
  41c87c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c880:	add	x0, x0, #0x10
  41c884:	ldr	x1, [x0]
  41c888:	str	x1, [x21, #3128]
  41c88c:	ldrh	w0, [x0, #8]
  41c890:	strh	w0, [x21, #3136]
  41c894:	b	4193d8 <ferror@plt+0x17698>
  41c898:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  41c89c:	add	x0, x0, #0x0
  41c8a0:	ldr	x1, [x0]
  41c8a4:	str	x1, [x21, #3128]
  41c8a8:	ldrh	w0, [x0, #8]
  41c8ac:	strh	w0, [x21, #3136]
  41c8b0:	b	4193d8 <ferror@plt+0x17698>
  41c8b4:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c8b8:	add	x0, x0, #0xff0
  41c8bc:	ldr	x1, [x0]
  41c8c0:	str	x1, [x21, #3128]
  41c8c4:	ldrh	w0, [x0, #8]
  41c8c8:	strh	w0, [x21, #3136]
  41c8cc:	b	4193d8 <ferror@plt+0x17698>
  41c8d0:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c8d4:	add	x0, x0, #0xfe0
  41c8d8:	ldr	x1, [x0]
  41c8dc:	str	x1, [x21, #3128]
  41c8e0:	ldrh	w0, [x0, #8]
  41c8e4:	strh	w0, [x21, #3136]
  41c8e8:	b	4193d8 <ferror@plt+0x17698>
  41c8ec:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c8f0:	add	x0, x0, #0xfd0
  41c8f4:	ldr	x1, [x0]
  41c8f8:	str	x1, [x21, #3128]
  41c8fc:	ldrh	w0, [x0, #8]
  41c900:	strh	w0, [x21, #3136]
  41c904:	b	4193d8 <ferror@plt+0x17698>
  41c908:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c90c:	add	x0, x0, #0xfc0
  41c910:	ldr	x1, [x0]
  41c914:	str	x1, [x21, #3128]
  41c918:	ldrh	w0, [x0, #8]
  41c91c:	strh	w0, [x21, #3136]
  41c920:	b	4193d8 <ferror@plt+0x17698>
  41c924:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c928:	add	x0, x0, #0xfb0
  41c92c:	ldr	x1, [x0]
  41c930:	str	x1, [x21, #3128]
  41c934:	ldrb	w0, [x0, #8]
  41c938:	strb	w0, [x21, #3136]
  41c93c:	b	4193d8 <ferror@plt+0x17698>
  41c940:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c944:	add	x0, x0, #0xfa0
  41c948:	ldr	x1, [x0]
  41c94c:	str	x1, [x21, #3128]
  41c950:	ldrb	w0, [x0, #8]
  41c954:	strb	w0, [x21, #3136]
  41c958:	b	4193d8 <ferror@plt+0x17698>
  41c95c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c960:	add	x0, x0, #0xf90
  41c964:	ldr	x1, [x0]
  41c968:	str	x1, [x21, #3128]
  41c96c:	ldrb	w0, [x0, #8]
  41c970:	strb	w0, [x21, #3136]
  41c974:	b	4193d8 <ferror@plt+0x17698>
  41c978:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41c97c:	add	x0, x0, #0xf80
  41c980:	ldr	x1, [x0]
  41c984:	str	x1, [x21, #3128]
  41c988:	ldrb	w0, [x0, #8]
  41c98c:	strb	w0, [x21, #3136]
  41c990:	b	4193d8 <ferror@plt+0x17698>
  41c994:	mov	x0, #0x202c                	// #8236
  41c998:	movk	x0, #0x7661, lsl #16
  41c99c:	movk	x0, #0x3a72, lsl #32
  41c9a0:	movk	x0, #0x36, lsl #48
  41c9a4:	str	x0, [x21, #3128]
  41c9a8:	b	4193d8 <ferror@plt+0x17698>
  41c9ac:	mov	x0, #0x202c                	// #8236
  41c9b0:	movk	x0, #0x7661, lsl #16
  41c9b4:	movk	x0, #0x3a72, lsl #32
  41c9b8:	movk	x0, #0x35, lsl #48
  41c9bc:	str	x0, [x21, #3128]
  41c9c0:	b	4193d8 <ferror@plt+0x17698>
  41c9c4:	mov	x0, #0x202c                	// #8236
  41c9c8:	movk	x0, #0x7661, lsl #16
  41c9cc:	movk	x0, #0x3a72, lsl #32
  41c9d0:	movk	x0, #0x34, lsl #48
  41c9d4:	str	x0, [x21, #3128]
  41c9d8:	b	4193d8 <ferror@plt+0x17698>
  41c9dc:	mov	x0, #0x202c                	// #8236
  41c9e0:	movk	x0, #0x7661, lsl #16
  41c9e4:	movk	x0, #0x3a72, lsl #32
  41c9e8:	movk	x0, #0x33, lsl #48
  41c9ec:	str	x0, [x21, #3128]
  41c9f0:	b	4193d8 <ferror@plt+0x17698>
  41c9f4:	mov	x0, #0x202c                	// #8236
  41c9f8:	movk	x0, #0x7661, lsl #16
  41c9fc:	movk	x0, #0x3a72, lsl #32
  41ca00:	movk	x0, #0x32, lsl #48
  41ca04:	str	x0, [x21, #3128]
  41ca08:	b	4193d8 <ferror@plt+0x17698>
  41ca0c:	mov	x0, #0x202c                	// #8236
  41ca10:	movk	x0, #0x7661, lsl #16
  41ca14:	movk	x0, #0x3a72, lsl #32
  41ca18:	movk	x0, #0x31, lsl #48
  41ca1c:	str	x0, [x21, #3128]
  41ca20:	b	4193d8 <ferror@plt+0x17698>
  41ca24:	nop
  41ca28:	stp	x29, x30, [sp, #-208]!
  41ca2c:	mov	x29, sp
  41ca30:	stp	x19, x20, [sp, #16]
  41ca34:	mov	x20, x1
  41ca38:	mov	x19, x4
  41ca3c:	stp	x21, x22, [sp, #32]
  41ca40:	mov	x21, x2
  41ca44:	mov	x22, x3
  41ca48:	stp	x23, x24, [sp, #48]
  41ca4c:	mov	x24, x5
  41ca50:	stp	x27, x28, [sp, #80]
  41ca54:	mov	x27, x0
  41ca58:	cbz	x4, 41ca64 <ferror@plt+0x1ad24>
  41ca5c:	str	xzr, [x4]
  41ca60:	str	xzr, [x5]
  41ca64:	ldrh	w0, [x27, #80]
  41ca68:	cmp	w0, #0x1
  41ca6c:	b.ne	41cc7c <ferror@plt+0x1af3c>  // b.any
  41ca70:	ldr	w8, [x27, #100]
  41ca74:	mov	w7, #0x50                  	// #80
  41ca78:	ldr	x4, [x27, #112]
  41ca7c:	umaddl	x1, w8, w7, x4
  41ca80:	cmp	x4, x1
  41ca84:	b.cs	41cc7c <ferror@plt+0x1af3c>  // b.hs, b.nlast
  41ca88:	mov	x28, x4
  41ca8c:	b	41ca9c <ferror@plt+0x1ad5c>
  41ca90:	add	x28, x28, #0x50
  41ca94:	cmp	x28, x1
  41ca98:	b.cs	41cc7c <ferror@plt+0x1af3c>  // b.hs, b.nlast
  41ca9c:	ldr	w23, [x28, #4]
  41caa0:	cmp	w23, #0x4
  41caa4:	ccmp	w23, #0x9, #0x4, ne  // ne = any
  41caa8:	b.ne	41ca90 <ferror@plt+0x1ad50>  // b.any
  41caac:	ldr	w0, [x28, #44]
  41cab0:	cmp	w0, w8
  41cab4:	b.cs	41ca90 <ferror@plt+0x1ad50>  // b.hs, b.nlast
  41cab8:	umaddl	x0, w0, w7, x4
  41cabc:	cmp	x20, x0
  41cac0:	b.ne	41ca90 <ferror@plt+0x1ad50>  // b.any
  41cac4:	ldr	x2, [x28, #32]
  41cac8:	cbz	x2, 41ca90 <ferror@plt+0x1ad50>
  41cacc:	ldr	w0, [x28, #40]
  41cad0:	cmp	w0, w8
  41cad4:	b.cs	41ca90 <ferror@plt+0x1ad50>  // b.hs, b.nlast
  41cad8:	stp	x25, x26, [sp, #64]
  41cadc:	umaddl	x25, w0, w7, x4
  41cae0:	ldr	w0, [x25, #4]
  41cae4:	cmp	w0, #0x2
  41cae8:	cset	w1, ne  // ne = any
  41caec:	cmp	w0, #0xb
  41caf0:	csel	w0, w1, wzr, ne  // ne = any
  41caf4:	str	w0, [sp, #144]
  41caf8:	cbnz	w0, 41cca0 <ferror@plt+0x1af60>
  41cafc:	add	x4, sp, #0xb8
  41cb00:	add	x3, sp, #0xc0
  41cb04:	mov	x0, x27
  41cb08:	cmp	w23, #0x4
  41cb0c:	ldr	x1, [x28, #24]
  41cb10:	b.eq	41cc98 <ferror@plt+0x1af58>  // b.none
  41cb14:	bl	4059c0 <ferror@plt+0x3c80>
  41cb18:	cbz	w0, 41cca0 <ferror@plt+0x1af60>
  41cb1c:	ldrh	w0, [x27, #82]
  41cb20:	cmp	w0, #0x2a
  41cb24:	b.eq	41cb34 <ferror@plt+0x1adf4>  // b.none
  41cb28:	cmp	w23, #0x4
  41cb2c:	cset	w0, eq  // eq = none
  41cb30:	str	w0, [sp, #144]
  41cb34:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41cb38:	mov	x1, x25
  41cb3c:	add	x2, sp, #0xc8
  41cb40:	ldr	w0, [x0, #1056]
  41cb44:	cbz	w0, 41d6a0 <ferror@plt+0x1b960>
  41cb48:	mov	x0, x27
  41cb4c:	bl	405c70 <ferror@plt+0x3f30>
  41cb50:	str	x0, [sp, #136]
  41cb54:	ldp	x0, x26, [sp, #184]
  41cb58:	add	x0, x0, x0, lsl #1
  41cb5c:	add	x0, x26, x0, lsl #3
  41cb60:	cmp	x26, x0
  41cb64:	b.cs	41cdf8 <ferror@plt+0x1b0b8>  // b.hs, b.nlast
  41cb68:	add	x0, x21, x22
  41cb6c:	adrp	x25, 4a3000 <warn@@Base+0x5c6c0>
  41cb70:	adrp	x23, 46c000 <warn@@Base+0x256c0>
  41cb74:	add	x25, x25, #0x420
  41cb78:	add	x23, x23, #0x68c
  41cb7c:	add	x1, x27, #0x52
  41cb80:	str	x1, [sp, #104]
  41cb84:	str	x0, [sp, #128]
  41cb88:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41cb8c:	add	x0, x0, #0x520
  41cb90:	str	x0, [sp, #112]
  41cb94:	nop
  41cb98:	ldr	w0, [x25]
  41cb9c:	ldr	x1, [x26, #8]
  41cba0:	ldr	x9, [sp, #200]
  41cba4:	and	w22, w1, #0xff
  41cba8:	lsr	x7, x1, #8
  41cbac:	cbnz	w0, 41cbc0 <ferror@plt+0x1ae80>
  41cbb0:	ldr	x0, [sp, #104]
  41cbb4:	bl	404e48 <ferror@plt+0x3108>
  41cbb8:	lsr	x7, x1, #32
  41cbbc:	mov	w22, w0
  41cbc0:	ldrh	w3, [x27, #82]
  41cbc4:	cmp	w3, #0xc5
  41cbc8:	b.eq	41d3c8 <ferror@plt+0x1b688>  // b.none
  41cbcc:	b.hi	41ccc0 <ferror@plt+0x1af80>  // b.pmore
  41cbd0:	cmp	w3, #0x59
  41cbd4:	b.eq	41ccd8 <ferror@plt+0x1af98>  // b.none
  41cbd8:	cmp	w3, #0x69
  41cbdc:	b.ne	41cda8 <ferror@plt+0x1b068>  // b.any
  41cbe0:	cmp	w22, #0x9
  41cbe4:	b.ne	41d394 <ferror@plt+0x1b654>  // b.any
  41cbe8:	ldrb	w0, [x27, #72]
  41cbec:	cmp	x0, #0x2d
  41cbf0:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41cbf4:	ldrb	w0, [x27, #31]
  41cbf8:	cbz	w0, 41cfc0 <ferror@plt+0x1b280>
  41cbfc:	ldr	x0, [sp, #112]
  41cc00:	ldur	x10, [x0, #-200]
  41cc04:	cbz	x10, 41cf74 <ferror@plt+0x1b234>
  41cc08:	cmp	w22, #0x1
  41cc0c:	mov	w2, #0x4                   	// #4
  41cc10:	mov	w0, #0x2                   	// #2
  41cc14:	csel	w2, w2, w0, eq  // eq = none
  41cc18:	cmp	x9, x7
  41cc1c:	b.ls	41dabc <ferror@plt+0x1bd7c>  // b.plast
  41cc20:	ldr	x1, [x26]
  41cc24:	tbnz	x1, #63, 41d92c <ferror@plt+0x1bbec>
  41cc28:	ldr	x3, [sp, #128]
  41cc2c:	add	x0, x21, x1
  41cc30:	cmp	x3, x0
  41cc34:	b.ls	41d92c <ferror@plt+0x1bbec>  // b.plast
  41cc38:	add	x1, x1, w2, sxtw
  41cc3c:	add	x1, x21, x1
  41cc40:	cmp	x3, x1
  41cc44:	b.cc	41d92c <ferror@plt+0x1bbec>  // b.lo, b.ul, b.last
  41cc48:	ldr	x5, [sp, #136]
  41cc4c:	lsl	x7, x7, #5
  41cc50:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41cc54:	ldr	x1, [x10]
  41cc58:	ldr	x4, [x3, #680]
  41cc5c:	ldr	x7, [x5, x7]
  41cc60:	ldr	x3, [x26, #16]
  41cc64:	sub	x1, x3, x1
  41cc68:	add	x1, x1, x7
  41cc6c:	blr	x4
  41cc70:	ldr	x0, [sp, #112]
  41cc74:	stur	xzr, [x0, #-200]
  41cc78:	b	41cde0 <ferror@plt+0x1b0a0>
  41cc7c:	mov	w0, #0x1                   	// #1
  41cc80:	ldp	x19, x20, [sp, #16]
  41cc84:	ldp	x21, x22, [sp, #32]
  41cc88:	ldp	x23, x24, [sp, #48]
  41cc8c:	ldp	x27, x28, [sp, #80]
  41cc90:	ldp	x29, x30, [sp], #208
  41cc94:	ret
  41cc98:	bl	406d80 <ferror@plt+0x5040>
  41cc9c:	cbnz	w0, 41cb1c <ferror@plt+0x1addc>
  41cca0:	mov	w0, #0x0                   	// #0
  41cca4:	ldp	x19, x20, [sp, #16]
  41cca8:	ldp	x21, x22, [sp, #32]
  41ccac:	ldp	x23, x24, [sp, #48]
  41ccb0:	ldp	x25, x26, [sp, #64]
  41ccb4:	ldp	x27, x28, [sp, #80]
  41ccb8:	ldp	x29, x30, [sp], #208
  41ccbc:	ret
  41ccc0:	mov	w0, #0x1059                	// #4185
  41ccc4:	cmp	w3, w0
  41ccc8:	b.eq	41d38c <ferror@plt+0x1b64c>  // b.none
  41cccc:	mov	w0, #0xbeef                	// #48879
  41ccd0:	cmp	w3, w0
  41ccd4:	b.ne	41d134 <ferror@plt+0x1b3f4>  // b.any
  41ccd8:	cmp	w22, #0x21
  41ccdc:	b.eq	41d6b0 <ferror@plt+0x1b970>  // b.none
  41cce0:	b.hi	41cd70 <ferror@plt+0x1b030>  // b.pmore
  41cce4:	sub	w0, w22, #0x1
  41cce8:	cmp	w0, #0x1
  41ccec:	b.hi	41cd78 <ferror@plt+0x1b038>  // b.pmore
  41ccf0:	ldr	x0, [sp, #112]
  41ccf4:	ldur	x10, [x0, #-192]
  41ccf8:	cbz	x10, 41cda0 <ferror@plt+0x1b060>
  41ccfc:	cmp	w22, #0x1
  41cd00:	mov	w0, #0x4                   	// #4
  41cd04:	mov	w2, #0x2                   	// #2
  41cd08:	csel	w2, w0, w2, eq  // eq = none
  41cd0c:	cmp	x9, x7
  41cd10:	b.ls	41dc8c <ferror@plt+0x1bf4c>  // b.plast
  41cd14:	ldr	x1, [x26]
  41cd18:	tbnz	x1, #63, 41d9c0 <ferror@plt+0x1bc80>
  41cd1c:	ldr	x3, [sp, #128]
  41cd20:	add	x0, x21, x1
  41cd24:	cmp	x3, x0
  41cd28:	b.ls	41d9c0 <ferror@plt+0x1bc80>  // b.plast
  41cd2c:	add	x1, x1, w2, sxtw
  41cd30:	add	x1, x21, x1
  41cd34:	cmp	x3, x1
  41cd38:	b.cc	41d9c0 <ferror@plt+0x1bc80>  // b.lo, b.ul, b.last
  41cd3c:	ldr	x5, [sp, #136]
  41cd40:	lsl	x7, x7, #5
  41cd44:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41cd48:	ldr	x1, [x10]
  41cd4c:	ldr	x4, [x3, #680]
  41cd50:	ldr	x7, [x5, x7]
  41cd54:	ldr	x3, [x26, #16]
  41cd58:	sub	x1, x3, x1
  41cd5c:	add	x1, x1, x7
  41cd60:	blr	x4
  41cd64:	ldr	x0, [sp, #112]
  41cd68:	stur	xzr, [x0, #-192]
  41cd6c:	b	41cde0 <ferror@plt+0x1b0a0>
  41cd70:	cmp	w22, #0x22
  41cd74:	b.eq	41cde0 <ferror@plt+0x1b0a0>  // b.none
  41cd78:	ldr	x0, [sp, #112]
  41cd7c:	ldur	x0, [x0, #-192]
  41cd80:	cbz	x0, 41cda0 <ferror@plt+0x1b060>
  41cd84:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41cd88:	add	x1, x1, #0xb0
  41cd8c:	mov	w2, #0x5                   	// #5
  41cd90:	mov	x0, #0x0                   	// #0
  41cd94:	bl	401c70 <dcgettext@plt>
  41cd98:	bl	446368 <error@@Base>
  41cd9c:	ldrh	w3, [x27, #82]
  41cda0:	cmp	w3, #0xf3
  41cda4:	b.hi	41d13c <ferror@plt+0x1b3fc>  // b.pmore
  41cda8:	cmp	w3, #0x1
  41cdac:	b.ls	41d2ec <ferror@plt+0x1b5ac>  // b.plast
  41cdb0:	sub	w2, w3, #0x2
  41cdb4:	cmp	w2, #0xf1
  41cdb8:	b.hi	41cf6c <ferror@plt+0x1b22c>  // b.pmore
  41cdbc:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  41cdc0:	add	x1, x1, #0x2b0
  41cdc4:	ldrh	w0, [x1, w2, uxtw #1]
  41cdc8:	adr	x1, 41cdd4 <ferror@plt+0x1b094>
  41cdcc:	add	x0, x1, w0, sxth #2
  41cdd0:	br	x0
  41cdd4:	tst	w22, #0xfffffeff
  41cdd8:	b.ne	41d75c <ferror@plt+0x1ba1c>  // b.any
  41cddc:	nop
  41cde0:	ldp	x0, x1, [sp, #184]
  41cde4:	add	x26, x26, #0x18
  41cde8:	add	x0, x0, x0, lsl #1
  41cdec:	add	x0, x1, x0, lsl #3
  41cdf0:	cmp	x26, x0
  41cdf4:	b.cc	41cb98 <ferror@plt+0x1ae58>  // b.lo, b.ul, b.last
  41cdf8:	ldr	x0, [sp, #136]
  41cdfc:	bl	401bc0 <free@plt>
  41ce00:	ldrh	w0, [x27, #82]
  41ce04:	cmp	w0, #0xc5
  41ce08:	b.eq	41d914 <ferror@plt+0x1bbd4>  // b.none
  41ce0c:	b.hi	41d53c <ferror@plt+0x1b7fc>  // b.pmore
  41ce10:	cmp	w0, #0x59
  41ce14:	b.eq	41d554 <ferror@plt+0x1b814>  // b.none
  41ce18:	cmp	w0, #0x69
  41ce1c:	b.ne	41ce28 <ferror@plt+0x1b0e8>  // b.any
  41ce20:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41ce24:	str	xzr, [x0, #1112]
  41ce28:	ldr	x0, [sp, #192]
  41ce2c:	cbz	x19, 41d924 <ferror@plt+0x1bbe4>
  41ce30:	str	x0, [x19]
  41ce34:	ldr	x0, [sp, #184]
  41ce38:	str	x0, [x24]
  41ce3c:	mov	w0, #0x1                   	// #1
  41ce40:	ldp	x19, x20, [sp, #16]
  41ce44:	ldp	x21, x22, [sp, #32]
  41ce48:	ldp	x23, x24, [sp, #48]
  41ce4c:	ldp	x25, x26, [sp, #64]
  41ce50:	ldp	x27, x28, [sp, #80]
  41ce54:	ldp	x29, x30, [sp], #208
  41ce58:	ret
  41ce5c:	cmp	w22, #0x0
  41ce60:	sub	w0, w22, #0xcc
  41ce64:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  41ce68:	b.ls	41cde0 <ferror@plt+0x1b0a0>  // b.plast
  41ce6c:	cmp	w22, #0x14
  41ce70:	cset	w0, eq  // eq = none
  41ce74:	nop
  41ce78:	cbnz	w0, 41cf30 <ferror@plt+0x1b1f0>
  41ce7c:	ldrh	w7, [x27, #82]
  41ce80:	mov	w1, w22
  41ce84:	mov	w0, w7
  41ce88:	bl	404e78 <ferror@plt+0x3138>
  41ce8c:	cbnz	w0, 41cf30 <ferror@plt+0x1b1f0>
  41ce90:	cmp	w7, #0x3e
  41ce94:	b.eq	41d598 <ferror@plt+0x1b858>  // b.none
  41ce98:	b.hi	41d0d4 <ferror@plt+0x1b394>  // b.pmore
  41ce9c:	cmp	w7, #0x15
  41cea0:	b.eq	41dcc4 <ferror@plt+0x1bf84>  // b.none
  41cea4:	b.ls	41cfe0 <ferror@plt+0x1b2a0>  // b.plast
  41cea8:	cmp	w7, #0x32
  41ceac:	b.eq	41d718 <ferror@plt+0x1b9d8>  // b.none
  41ceb0:	b.ls	41cfcc <ferror@plt+0x1b28c>  // b.plast
  41ceb4:	mov	w1, w22
  41ceb8:	mov	w0, w7
  41cebc:	bl	404ff0 <ferror@plt+0x32b0>
  41cec0:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41cec4:	cmp	w7, #0xde
  41cec8:	b.eq	41dcf4 <ferror@plt+0x1bfb4>  // b.none
  41cecc:	b.ls	41da84 <ferror@plt+0x1bd44>  // b.plast
  41ced0:	mov	w0, #0xdead                	// #57005
  41ced4:	cmp	w7, w0
  41ced8:	b.ne	41dae4 <ferror@plt+0x1bda4>  // b.any
  41cedc:	cmp	w22, #0x4
  41cee0:	b.eq	41de10 <ferror@plt+0x1c0d0>  // b.none
  41cee4:	cmp	w22, #0x2
  41cee8:	cset	w0, eq  // eq = none
  41ceec:	cbnz	w0, 41daac <ferror@plt+0x1bd6c>
  41cef0:	cmp	w7, #0xdc
  41cef4:	b.ne	41dd10 <ferror@plt+0x1bfd0>  // b.any
  41cef8:	cmp	w22, #0x1
  41cefc:	b.ne	41db28 <ferror@plt+0x1bde8>  // b.any
  41cf00:	mov	w2, w22
  41cf04:	mov	w0, #0x0                   	// #0
  41cf08:	str	wzr, [sp, #148]
  41cf0c:	b	41d018 <ferror@plt+0x1b2d8>
  41cf10:	cmp	w22, #0x0
  41cf14:	sub	w0, w22, #0x41
  41cf18:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  41cf1c:	b.ls	41cde0 <ferror@plt+0x1b0a0>  // b.plast
  41cf20:	cmp	w22, #0xb
  41cf24:	cset	w0, eq  // eq = none
  41cf28:	cbz	w0, 41ce7c <ferror@plt+0x1b13c>
  41cf2c:	nop
  41cf30:	mov	w0, #0x0                   	// #0
  41cf34:	mov	w2, #0x4                   	// #4
  41cf38:	str	wzr, [sp, #148]
  41cf3c:	b	41d018 <ferror@plt+0x1b2d8>
  41cf40:	cmp	w22, #0x3
  41cf44:	b.eq	41cde0 <ferror@plt+0x1b0a0>  // b.none
  41cf48:	b	41d204 <ferror@plt+0x1b4c4>
  41cf4c:	cmp	w22, #0x0
  41cf50:	ccmp	w22, #0x1e, #0x4, ne  // ne = any
  41cf54:	b.eq	41cde0 <ferror@plt+0x1b0a0>  // b.none
  41cf58:	sub	w0, w22, #0x1f
  41cf5c:	cmp	w0, #0x1
  41cf60:	b.ls	41cde0 <ferror@plt+0x1b0a0>  // b.plast
  41cf64:	cmp	w3, #0xfc
  41cf68:	b.hi	41d258 <ferror@plt+0x1b518>  // b.pmore
  41cf6c:	cmp	w3, #0x1
  41cf70:	b.ls	41d2ec <ferror@plt+0x1b5ac>  // b.plast
  41cf74:	sub	w2, w3, #0x2
  41cf78:	cmp	w2, #0xfa
  41cf7c:	b.hi	41d2ec <ferror@plt+0x1b5ac>  // b.pmore
  41cf80:	adrp	x1, 46c000 <warn@@Base+0x256c0>
  41cf84:	add	x1, x1, #0x494
  41cf88:	ldrh	w0, [x1, w2, uxtw #1]
  41cf8c:	adr	x1, 41cf98 <ferror@plt+0x1b258>
  41cf90:	add	x0, x1, w0, sxth #2
  41cf94:	br	x0
  41cf98:	mov	w0, #0xa390                	// #41872
  41cf9c:	cmp	w3, w0
  41cfa0:	b.eq	41d358 <ferror@plt+0x1b618>  // b.none
  41cfa4:	b.ls	41d364 <ferror@plt+0x1b624>  // b.plast
  41cfa8:	mov	w0, #0xabc7                	// #43975
  41cfac:	cmp	w3, w0
  41cfb0:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41cfb4:	mov	w0, #0xad45                	// #44357
  41cfb8:	cmp	w3, w0
  41cfbc:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41cfc0:	cmp	w22, #0x1
  41cfc4:	cset	w0, eq  // eq = none
  41cfc8:	b	41ce78 <ferror@plt+0x1b138>
  41cfcc:	cmp	w7, #0x16
  41cfd0:	b.eq	41d100 <ferror@plt+0x1b3c0>  // b.none
  41cfd4:	cmp	w7, #0x2b
  41cfd8:	b.eq	41cff4 <ferror@plt+0x1b2b4>  // b.none
  41cfdc:	b	41ceb4 <ferror@plt+0x1b174>
  41cfe0:	cmp	w7, #0xf
  41cfe4:	b.eq	41dce4 <ferror@plt+0x1bfa4>  // b.none
  41cfe8:	b.ls	41d568 <ferror@plt+0x1b828>  // b.plast
  41cfec:	cmp	w7, #0x12
  41cff0:	b.ne	41ceb4 <ferror@plt+0x1b174>  // b.any
  41cff4:	cmp	w22, #0x20
  41cff8:	mov	w0, #0x36                  	// #54
  41cffc:	ccmp	w22, w0, #0x4, ne  // ne = any
  41d000:	cset	w0, eq  // eq = none
  41d004:	cbz	w0, 41ceb4 <ferror@plt+0x1b174>
  41d008:	mov	w0, #0x0                   	// #0
  41d00c:	mov	w2, #0x8                   	// #8
  41d010:	str	wzr, [sp, #148]
  41d014:	nop
  41d018:	ldr	x7, [x26]
  41d01c:	ldr	x3, [sp, #128]
  41d020:	adds	x9, x21, x7
  41d024:	ccmp	x3, x9, #0x0, cc  // cc = lo, ul, last
  41d028:	b.ls	41d4f4 <ferror@plt+0x1b7b4>  // b.plast
  41d02c:	mov	w1, w2
  41d030:	add	x1, x9, x1
  41d034:	cmp	x3, x1
  41d038:	b.cc	41d4f4 <ferror@plt+0x1b7b4>  // b.lo, b.ul, b.last
  41d03c:	ldr	x1, [x26, #8]
  41d040:	ldr	w11, [x25]
  41d044:	ldr	x10, [sp, #200]
  41d048:	cmp	w11, #0x0
  41d04c:	lsr	x3, x1, #8
  41d050:	lsr	x1, x1, #32
  41d054:	csel	x3, x1, x3, eq  // eq = none
  41d058:	cmp	x10, x3
  41d05c:	b.ls	41d8ac <ferror@plt+0x1bb6c>  // b.plast
  41d060:	ldr	x1, [sp, #136]
  41d064:	add	x3, x1, x3, lsl #5
  41d068:	cmp	x1, x3
  41d06c:	b.eq	41d088 <ferror@plt+0x1b348>  // b.none
  41d070:	ldrb	w1, [x3, #24]
  41d074:	and	w10, w1, #0xf
  41d078:	cmp	w10, #0x5
  41d07c:	b.eq	41d088 <ferror@plt+0x1b348>  // b.none
  41d080:	tst	w1, #0xc
  41d084:	b.ne	41da08 <ferror@plt+0x1bcc8>  // b.any
  41d088:	ldr	w1, [sp, #144]
  41d08c:	ldrh	w10, [x27, #82]
  41d090:	cbz	w1, 41d5a8 <ferror@plt+0x1b868>
  41d094:	ldr	x1, [x26, #16]
  41d098:	str	x1, [sp, #120]
  41d09c:	cmp	w10, #0x5e
  41d0a0:	b.eq	41d79c <ferror@plt+0x1ba5c>  // b.none
  41d0a4:	sub	w1, w10, #0x5b
  41d0a8:	mov	w7, #0xfff7                	// #65527
  41d0ac:	tst	w1, w7
  41d0b0:	ccmp	w22, #0x1, #0x0, eq  // eq = none
  41d0b4:	b.eq	41d908 <ferror@plt+0x1bbc8>  // b.none
  41d0b8:	cmp	w10, #0x56
  41d0bc:	mov	w1, #0x7676                	// #30326
  41d0c0:	ccmp	w10, w1, #0x4, ne  // ne = any
  41d0c4:	ccmp	w22, #0xc, #0x0, eq  // eq = none
  41d0c8:	b.eq	41d908 <ferror@plt+0x1bbc8>  // b.none
  41d0cc:	cbz	w0, 41d5f8 <ferror@plt+0x1b8b8>
  41d0d0:	b	41d5ac <ferror@plt+0x1b86c>
  41d0d4:	cmp	w7, #0xf3
  41d0d8:	b.eq	41dcd4 <ferror@plt+0x1bf94>  // b.none
  41d0dc:	b.ls	41d110 <ferror@plt+0x1b3d0>  // b.plast
  41d0e0:	cmp	w22, #0x2
  41d0e4:	mov	w1, #0x9026                	// #36902
  41d0e8:	cset	w0, eq  // eq = none
  41d0ec:	cmp	w7, w1
  41d0f0:	b.eq	41d004 <ferror@plt+0x1b2c4>  // b.none
  41d0f4:	mov	w0, #0xa390                	// #41872
  41d0f8:	cmp	w7, w0
  41d0fc:	b.ne	41ddf4 <ferror@plt+0x1c0b4>  // b.any
  41d100:	cmp	w22, #0x16
  41d104:	cset	w0, eq  // eq = none
  41d108:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d10c:	b	41ceb4 <ferror@plt+0x1b174>
  41d110:	cmp	w7, #0xb7
  41d114:	b.eq	41dcb4 <ferror@plt+0x1bf74>  // b.none
  41d118:	b.ls	41d588 <ferror@plt+0x1b848>  // b.plast
  41d11c:	cmp	w22, #0x1
  41d120:	cset	w0, eq  // eq = none
  41d124:	cmp	w7, #0xbf
  41d128:	b.ne	41ceb4 <ferror@plt+0x1b174>  // b.any
  41d12c:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d130:	b	41ceb4 <ferror@plt+0x1b174>
  41d134:	cmp	w3, #0xf3
  41d138:	b.ls	41cdb0 <ferror@plt+0x1b070>  // b.plast
  41d13c:	mov	w0, #0x9026                	// #36902
  41d140:	cmp	w3, w0
  41d144:	b.eq	41de08 <ferror@plt+0x1c0c8>  // b.none
  41d148:	b.ls	41d210 <ferror@plt+0x1b4d0>  // b.plast
  41d14c:	mov	w0, #0xabc7                	// #43975
  41d150:	cmp	w3, w0
  41d154:	b.ne	41d1c0 <ferror@plt+0x1b480>  // b.any
  41d158:	cmp	w22, #0x0
  41d15c:	sub	w0, w22, #0x11
  41d160:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  41d164:	b.ls	41cde0 <ferror@plt+0x1b0a0>  // b.plast
  41d168:	mov	w0, #0x7676                	// #30326
  41d16c:	cmp	w3, w0
  41d170:	b.hi	41d1d8 <ferror@plt+0x1b498>  // b.pmore
  41d174:	mov	w0, #0x4157                	// #16727
  41d178:	cmp	w3, w0
  41d17c:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d180:	b.ls	41d270 <ferror@plt+0x1b530>  // b.plast
  41d184:	mov	w0, #0x5441                	// #21569
  41d188:	cmp	w3, w0
  41d18c:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d190:	b.ls	41d2ac <ferror@plt+0x1b56c>  // b.plast
  41d194:	cmp	w22, #0x3
  41d198:	mov	w1, #0x5aa5                	// #23205
  41d19c:	cset	w0, eq  // eq = none
  41d1a0:	cmp	w3, w1
  41d1a4:	b.eq	41ce78 <ferror@plt+0x1b138>  // b.none
  41d1a8:	mov	w0, #0x7650                	// #30288
  41d1ac:	cmp	w3, w0
  41d1b0:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41d1b4:	cmp	w22, #0x6
  41d1b8:	cset	w0, eq  // eq = none
  41d1bc:	b	41ce78 <ferror@plt+0x1b138>
  41d1c0:	mov	w0, #0xfebb                	// #65211
  41d1c4:	cmp	w3, w0
  41d1c8:	b.eq	41de08 <ferror@plt+0x1c0c8>  // b.none
  41d1cc:	mov	w0, #0xa390                	// #41872
  41d1d0:	cmp	w3, w0
  41d1d4:	b.eq	41de20 <ferror@plt+0x1c0e0>  // b.none
  41d1d8:	mov	w0, #0xbeef                	// #48879
  41d1dc:	cmp	w3, w0
  41d1e0:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d1e4:	b.ls	41cf98 <ferror@plt+0x1b258>  // b.plast
  41d1e8:	mov	w0, #0xfeb0                	// #65200
  41d1ec:	cmp	w3, w0
  41d1f0:	b.eq	41d2a0 <ferror@plt+0x1b560>  // b.none
  41d1f4:	b.ls	41d340 <ferror@plt+0x1b600>  // b.plast
  41d1f8:	mov	w0, #0xfeba                	// #65210
  41d1fc:	cmp	w3, w0
  41d200:	b.ne	41d328 <ferror@plt+0x1b5e8>  // b.any
  41d204:	cmp	w22, #0x2
  41d208:	cset	w0, eq  // eq = none
  41d20c:	b	41ce78 <ferror@plt+0x1b138>
  41d210:	mov	w0, #0x1057                	// #4183
  41d214:	cmp	w3, w0
  41d218:	b.eq	41cf4c <ferror@plt+0x1b20c>  // b.none
  41d21c:	mov	w0, #0x1056                	// #4182
  41d220:	cmp	w3, w0
  41d224:	b.hi	41d234 <ferror@plt+0x1b4f4>  // b.pmore
  41d228:	cmp	w3, #0xfc
  41d22c:	b.ls	41cf74 <ferror@plt+0x1b234>  // b.plast
  41d230:	b	41d168 <ferror@plt+0x1b428>
  41d234:	mov	w0, #0x4157                	// #16727
  41d238:	cmp	w3, w0
  41d23c:	b.eq	41de08 <ferror@plt+0x1c0c8>  // b.none
  41d240:	mov	w0, #0x4688                	// #18056
  41d244:	cmp	w3, w0
  41d248:	b.eq	41d560 <ferror@plt+0x1b820>  // b.none
  41d24c:	mov	w0, #0x1223                	// #4643
  41d250:	cmp	w3, w0
  41d254:	b.eq	41d560 <ferror@plt+0x1b820>  // b.none
  41d258:	mov	w0, #0x7676                	// #30326
  41d25c:	cmp	w3, w0
  41d260:	b.ne	41d168 <ferror@plt+0x1b428>  // b.any
  41d264:	cmp	w22, #0xc
  41d268:	cset	w0, eq  // eq = none
  41d26c:	b	41ce78 <ferror@plt+0x1b138>
  41d270:	mov	w0, #0x1223                	// #4643
  41d274:	cmp	w3, w0
  41d278:	b.eq	41d2a0 <ferror@plt+0x1b560>  // b.none
  41d27c:	b.ls	41d2d4 <ferror@plt+0x1b594>  // b.plast
  41d280:	cmp	w22, #0x2
  41d284:	mov	w1, #0x2530                	// #9520
  41d288:	cset	w0, eq  // eq = none
  41d28c:	cmp	w3, w1
  41d290:	b.eq	41ce78 <ferror@plt+0x1b138>  // b.none
  41d294:	mov	w0, #0x3330                	// #13104
  41d298:	cmp	w3, w0
  41d29c:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41d2a0:	cmp	w22, #0x3
  41d2a4:	cset	w0, eq  // eq = none
  41d2a8:	b	41ce78 <ferror@plt+0x1b138>
  41d2ac:	mov	w0, #0x4688                	// #18056
  41d2b0:	cmp	w3, w0
  41d2b4:	b.eq	41d2a0 <ferror@plt+0x1b560>  // b.none
  41d2b8:	mov	w0, #0x4def                	// #19951
  41d2bc:	cmp	w3, w0
  41d2c0:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41d2c4:	sub	w0, w22, #0x6
  41d2c8:	cmp	w0, #0x1
  41d2cc:	cset	w0, ls  // ls = plast
  41d2d0:	b	41ce78 <ferror@plt+0x1b138>
  41d2d4:	mov	w0, #0x1057                	// #4183
  41d2d8:	cmp	w3, w0
  41d2dc:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d2e0:	mov	w0, #0x1059                	// #4185
  41d2e4:	cmp	w3, w0
  41d2e8:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d2ec:	ldr	x0, [sp, #112]
  41d2f0:	ldur	w0, [x0, #-160]
  41d2f4:	cmp	w3, w0
  41d2f8:	b.eq	41d318 <ferror@plt+0x1b5d8>  // b.none
  41d2fc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d300:	mov	w2, #0x5                   	// #5
  41d304:	add	x1, x1, #0x160
  41d308:	mov	x0, #0x0                   	// #0
  41d30c:	bl	401c70 <dcgettext@plt>
  41d310:	ldrh	w1, [x27, #82]
  41d314:	bl	446368 <error@@Base>
  41d318:	ldr	x0, [sp, #112]
  41d31c:	ldrh	w7, [x27, #82]
  41d320:	stur	w7, [x0, #-160]
  41d324:	b	41ce80 <ferror@plt+0x1b140>
  41d328:	mov	w0, #0xfebb                	// #65211
  41d32c:	cmp	w3, w0
  41d330:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41d334:	cmp	w22, #0x1
  41d338:	cset	w0, eq  // eq = none
  41d33c:	b	41ce78 <ferror@plt+0x1b138>
  41d340:	mov	w0, #0xdead                	// #57005
  41d344:	cmp	w3, w0
  41d348:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d34c:	mov	w0, #0xf00d                	// #61453
  41d350:	cmp	w3, w0
  41d354:	b.ne	41d2ec <ferror@plt+0x1b5ac>  // b.any
  41d358:	cmp	w22, #0x4
  41d35c:	cset	w0, eq  // eq = none
  41d360:	b	41ce78 <ferror@plt+0x1b138>
  41d364:	mov	w0, #0x9026                	// #36902
  41d368:	cmp	w3, w0
  41d36c:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d370:	mov	w0, #0x9080                	// #36992
  41d374:	cmp	w3, w0
  41d378:	b.eq	41d1b4 <ferror@plt+0x1b474>  // b.none
  41d37c:	mov	w0, #0x8217                	// #33303
  41d380:	cmp	w3, w0
  41d384:	b.eq	41d204 <ferror@plt+0x1b4c4>  // b.none
  41d388:	b	41d2ec <ferror@plt+0x1b5ac>
  41d38c:	cmp	w22, #0x9
  41d390:	b.eq	41d4b4 <ferror@plt+0x1b774>  // b.none
  41d394:	cmp	w22, #0x9
  41d398:	b.ls	41d498 <ferror@plt+0x1b758>  // b.plast
  41d39c:	cmp	w22, #0xf
  41d3a0:	b.eq	41d4d4 <ferror@plt+0x1b794>  // b.none
  41d3a4:	cmp	w22, #0x15
  41d3a8:	b.ne	41d470 <ferror@plt+0x1b730>  // b.any
  41d3ac:	cmp	x9, x7
  41d3b0:	b.ls	41d7d0 <ferror@plt+0x1ba90>  // b.plast
  41d3b4:	ldr	x0, [sp, #136]
  41d3b8:	add	x1, x0, x7, lsl #5
  41d3bc:	ldr	x0, [sp, #112]
  41d3c0:	stur	x1, [x0, #-200]
  41d3c4:	b	41cde0 <ferror@plt+0x1b0a0>
  41d3c8:	cmp	w22, #0x80
  41d3cc:	b.eq	41d878 <ferror@plt+0x1bb38>  // b.none
  41d3d0:	b.hi	41d450 <ferror@plt+0x1b710>  // b.pmore
  41d3d4:	cmp	w22, #0x41
  41d3d8:	b.eq	41d820 <ferror@plt+0x1bae0>  // b.none
  41d3dc:	cmp	w22, #0x43
  41d3e0:	b.ne	41cf74 <ferror@plt+0x1b234>  // b.any
  41d3e4:	ldr	x1, [x26]
  41d3e8:	tbnz	x1, #63, 41d428 <ferror@plt+0x1b6e8>
  41d3ec:	ldr	x2, [sp, #128]
  41d3f0:	add	x0, x21, x1
  41d3f4:	cmp	x2, x0
  41d3f8:	b.ls	41d428 <ferror@plt+0x1b6e8>  // b.plast
  41d3fc:	add	x1, x1, #0x2
  41d400:	add	x1, x21, x1
  41d404:	cmp	x2, x1
  41d408:	b.cc	41d428 <ferror@plt+0x1b6e8>  // b.lo, b.ul, b.last
  41d40c:	ldr	x1, [sp, #112]
  41d410:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d414:	mov	w2, #0x2                   	// #2
  41d418:	ldr	x3, [x3, #680]
  41d41c:	ldur	x1, [x1, #-168]
  41d420:	blr	x3
  41d424:	b	41d444 <ferror@plt+0x1b704>
  41d428:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d42c:	mov	w2, #0x5                   	// #5
  41d430:	add	x1, x1, #0x128
  41d434:	mov	x0, #0x0                   	// #0
  41d438:	bl	401c70 <dcgettext@plt>
  41d43c:	ldr	x1, [x26]
  41d440:	bl	446368 <error@@Base>
  41d444:	ldr	x0, [sp, #112]
  41d448:	stur	xzr, [x0, #-168]
  41d44c:	b	41cde0 <ferror@plt+0x1b0a0>
  41d450:	cmp	w22, #0x83
  41d454:	b.ne	41cfc0 <ferror@plt+0x1b280>  // b.any
  41d458:	ldr	x2, [sp, #112]
  41d45c:	ldp	x0, x1, [x2, #-184]
  41d460:	stp	xzr, xzr, [x2, #-184]
  41d464:	sub	x0, x0, x1
  41d468:	stur	x0, [x2, #-168]
  41d46c:	b	41cde0 <ferror@plt+0x1b0a0>
  41d470:	cmp	w22, #0xa
  41d474:	b.ne	41d8f0 <ferror@plt+0x1bbb0>  // b.any
  41d478:	cmp	w3, #0x69
  41d47c:	b.ne	41d3ac <ferror@plt+0x1b66c>  // b.any
  41d480:	ldrb	w0, [x27, #72]
  41d484:	cmp	x0, #0x2d
  41d488:	b.eq	41cfc0 <ferror@plt+0x1b280>  // b.none
  41d48c:	ldrb	w0, [x27, #31]
  41d490:	cbz	w0, 41cfc0 <ferror@plt+0x1b280>
  41d494:	b	41d3ac <ferror@plt+0x1b66c>
  41d498:	cmp	w22, #0x3
  41d49c:	b.eq	41d864 <ferror@plt+0x1bb24>  // b.none
  41d4a0:	b.ls	41d4c4 <ferror@plt+0x1b784>  // b.plast
  41d4a4:	cmp	w22, #0x5
  41d4a8:	b.ne	41d8f0 <ferror@plt+0x1bbb0>  // b.any
  41d4ac:	cmp	w3, #0x69
  41d4b0:	b.eq	41cbe8 <ferror@plt+0x1aea8>  // b.none
  41d4b4:	ldr	x0, [sp, #112]
  41d4b8:	ldur	x10, [x0, #-200]
  41d4bc:	cbnz	x10, 41cc08 <ferror@plt+0x1aec8>
  41d4c0:	b	41cda0 <ferror@plt+0x1b060>
  41d4c4:	cmp	w22, #0x1
  41d4c8:	b.eq	41d9ac <ferror@plt+0x1bc6c>  // b.none
  41d4cc:	cmp	w22, #0x2
  41d4d0:	b.ne	41d8f0 <ferror@plt+0x1bbb0>  // b.any
  41d4d4:	cmp	w3, #0x69
  41d4d8:	b.ne	41cda0 <ferror@plt+0x1b060>  // b.any
  41d4dc:	ldrb	w0, [x27, #72]
  41d4e0:	cmp	x0, #0x2d
  41d4e4:	b.eq	41cbfc <ferror@plt+0x1aebc>  // b.none
  41d4e8:	ldrb	w0, [x27, #31]
  41d4ec:	cbz	w0, 41cbfc <ferror@plt+0x1aebc>
  41d4f0:	b	41cfc0 <ferror@plt+0x1b280>
  41d4f4:	mov	w2, #0x5                   	// #5
  41d4f8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d4fc:	mov	x0, #0x0                   	// #0
  41d500:	add	x1, x1, #0x1f8
  41d504:	bl	401c70 <dcgettext@plt>
  41d508:	mov	x22, x0
  41d50c:	ldr	x4, [x26]
  41d510:	mov	x2, x20
  41d514:	add	x1, x27, #0x88
  41d518:	add	x0, x27, #0x80
  41d51c:	str	x4, [sp, #120]
  41d520:	bl	4050f8 <ferror@plt+0x33b8>
  41d524:	mov	x2, x0
  41d528:	ldr	x4, [sp, #120]
  41d52c:	mov	x0, x22
  41d530:	mov	x1, x4
  41d534:	bl	446940 <warn@@Base>
  41d538:	b	41cde0 <ferror@plt+0x1b0a0>
  41d53c:	mov	w1, #0x1059                	// #4185
  41d540:	cmp	w0, w1
  41d544:	b.eq	41ce20 <ferror@plt+0x1b0e0>  // b.none
  41d548:	mov	w1, #0xbeef                	// #48879
  41d54c:	cmp	w0, w1
  41d550:	b.ne	41ce28 <ferror@plt+0x1b0e8>  // b.any
  41d554:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41d558:	str	xzr, [x0, #1120]
  41d55c:	b	41ce28 <ferror@plt+0x1b0e8>
  41d560:	cbz	w22, 41cde0 <ferror@plt+0x1b0a0>
  41d564:	b	41d2a0 <ferror@plt+0x1b560>
  41d568:	cmp	w7, #0x2
  41d56c:	b.eq	41cff4 <ferror@plt+0x1b2b4>  // b.none
  41d570:	cmp	w7, #0x8
  41d574:	b.ne	41ceb4 <ferror@plt+0x1b174>  // b.any
  41d578:	cmp	w22, #0x12
  41d57c:	cset	w0, eq  // eq = none
  41d580:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d584:	b	41ceb4 <ferror@plt+0x1b174>
  41d588:	sub	w0, w7, #0xb4
  41d58c:	and	w0, w0, #0xffff
  41d590:	cmp	w0, #0x1
  41d594:	b.hi	41d988 <ferror@plt+0x1bc48>  // b.pmore
  41d598:	cmp	w22, #0x1
  41d59c:	cset	w0, eq  // eq = none
  41d5a0:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d5a4:	b	41ceb4 <ferror@plt+0x1b174>
  41d5a8:	str	xzr, [sp, #120]
  41d5ac:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d5b0:	cmp	w10, #0xf3
  41d5b4:	mov	w1, #0x34                  	// #52
  41d5b8:	ccmp	w22, w1, #0x0, eq  // eq = none
  41d5bc:	ldr	x7, [x0, #672]
  41d5c0:	b.eq	41d94c <ferror@plt+0x1bc0c>  // b.none
  41d5c4:	mov	w1, w2
  41d5c8:	mov	x0, x9
  41d5cc:	str	x9, [sp, #152]
  41d5d0:	str	w2, [sp, #160]
  41d5d4:	str	x3, [sp, #168]
  41d5d8:	blr	x7
  41d5dc:	ldr	x1, [sp, #120]
  41d5e0:	ldrh	w10, [x27, #82]
  41d5e4:	ldr	w2, [sp, #160]
  41d5e8:	add	x0, x1, x0
  41d5ec:	ldr	x9, [sp, #152]
  41d5f0:	str	x0, [sp, #120]
  41d5f4:	ldr	x3, [sp, #168]
  41d5f8:	mov	w1, w22
  41d5fc:	mov	w0, w10
  41d600:	str	w2, [sp, #152]
  41d604:	stp	x9, x3, [sp, #160]
  41d608:	bl	404e78 <ferror@plt+0x3138>
  41d60c:	ldr	w2, [sp, #152]
  41d610:	ldp	x9, x3, [sp, #160]
  41d614:	ldr	x11, [x3]
  41d618:	cbnz	w0, 41d668 <ferror@plt+0x1b928>
  41d61c:	mov	w1, w22
  41d620:	mov	w0, w10
  41d624:	str	w2, [sp, #152]
  41d628:	str	x9, [sp, #160]
  41d62c:	bl	404ff0 <ferror@plt+0x32b0>
  41d630:	ldr	w2, [sp, #152]
  41d634:	ldr	x9, [sp, #160]
  41d638:	cbnz	w0, 41d668 <ferror@plt+0x1b928>
  41d63c:	cmp	w10, #0xf3
  41d640:	b.eq	41dc24 <ferror@plt+0x1bee4>  // b.none
  41d644:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d648:	ldr	x3, [x0, #680]
  41d64c:	ldr	w0, [sp, #148]
  41d650:	cbz	w0, 41dc10 <ferror@plt+0x1bed0>
  41d654:	ldr	x0, [sp, #120]
  41d658:	sub	x1, x0, x11
  41d65c:	mov	x0, x9
  41d660:	blr	x3
  41d664:	b	41cde0 <ferror@plt+0x1b0a0>
  41d668:	cmp	w10, #0xf
  41d66c:	ldr	x7, [x26]
  41d670:	b.ne	41d680 <ferror@plt+0x1b940>  // b.any
  41d674:	ldr	x0, [sp, #120]
  41d678:	sub	x0, x0, #0x8
  41d67c:	str	x0, [sp, #120]
  41d680:	ldr	x3, [sp, #120]
  41d684:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d688:	sub	x1, x11, x7
  41d68c:	add	x1, x1, x3
  41d690:	ldr	x3, [x0, #680]
  41d694:	mov	x0, x9
  41d698:	blr	x3
  41d69c:	b	41cde0 <ferror@plt+0x1b0a0>
  41d6a0:	mov	x0, x27
  41d6a4:	bl	4060b8 <ferror@plt+0x4378>
  41d6a8:	str	x0, [sp, #136]
  41d6ac:	b	41cb54 <ferror@plt+0x1ae14>
  41d6b0:	cmp	x9, x7
  41d6b4:	b.ls	41d7f8 <ferror@plt+0x1bab8>  // b.plast
  41d6b8:	ldr	x0, [sp, #136]
  41d6bc:	add	x1, x0, x7, lsl #5
  41d6c0:	ldr	x0, [sp, #112]
  41d6c4:	stur	x1, [x0, #-192]
  41d6c8:	b	41cde0 <ferror@plt+0x1b0a0>
  41d6cc:	cmp	w22, #0x8
  41d6d0:	cset	w0, eq  // eq = none
  41d6d4:	b	41ce78 <ferror@plt+0x1b138>
  41d6d8:	cmp	w22, #0x3
  41d6dc:	ccmp	w22, #0x17, #0x4, ne  // ne = any
  41d6e0:	cset	w0, eq  // eq = none
  41d6e4:	b	41ce78 <ferror@plt+0x1b138>
  41d6e8:	cmp	w22, #0xf
  41d6ec:	cset	w0, eq  // eq = none
  41d6f0:	b	41ce78 <ferror@plt+0x1b138>
  41d6f4:	mov	w0, #0xffffffbe            	// #-66
  41d6f8:	and	w0, w22, w0
  41d6fc:	cmp	w0, #0x24
  41d700:	b.eq	41cf30 <ferror@plt+0x1b1f0>  // b.none
  41d704:	ldrh	w7, [x27, #82]
  41d708:	mov	w1, w22
  41d70c:	mov	w0, w7
  41d710:	bl	404e78 <ferror@plt+0x3138>
  41d714:	cbnz	w0, 41cf30 <ferror@plt+0x1b1f0>
  41d718:	sub	w0, w22, #0x26
  41d71c:	cmp	w0, #0x1
  41d720:	cset	w0, ls  // ls = plast
  41d724:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d728:	b	41ceb4 <ferror@plt+0x1b174>
  41d72c:	cmp	w22, #0xa
  41d730:	cset	w0, eq  // eq = none
  41d734:	b	41ce78 <ferror@plt+0x1b138>
  41d738:	cmp	w22, #0x22
  41d73c:	cset	w0, eq  // eq = none
  41d740:	b	41ce78 <ferror@plt+0x1b138>
  41d744:	cmp	w22, #0x12
  41d748:	cset	w0, eq  // eq = none
  41d74c:	b	41ce78 <ferror@plt+0x1b138>
  41d750:	cmp	w22, #0x33
  41d754:	cset	w0, eq  // eq = none
  41d758:	b	41ce78 <ferror@plt+0x1b138>
  41d75c:	cmp	w22, #0x102
  41d760:	ccmp	w22, #0x1, #0x4, ne  // ne = any
  41d764:	cset	w0, eq  // eq = none
  41d768:	b	41ce78 <ferror@plt+0x1b138>
  41d76c:	sub	w0, w22, #0x1
  41d770:	cmp	w22, #0x29
  41d774:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  41d778:	cset	w0, ls  // ls = plast
  41d77c:	b	41ce78 <ferror@plt+0x1b138>
  41d780:	cmp	w22, #0x0
  41d784:	sub	w0, w22, #0x11
  41d788:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  41d78c:	b.ls	41cde0 <ferror@plt+0x1b0a0>  // b.plast
  41d790:	b	41cfc0 <ferror@plt+0x1b280>
  41d794:	cbnz	w22, 41cf6c <ferror@plt+0x1b22c>
  41d798:	b	41cde0 <ferror@plt+0x1b0a0>
  41d79c:	cmp	w22, #0x1
  41d7a0:	b.eq	41d908 <ferror@plt+0x1bbc8>  // b.none
  41d7a4:	cbnz	w0, 41d908 <ferror@plt+0x1bbc8>
  41d7a8:	mov	w1, w22
  41d7ac:	mov	w0, w10
  41d7b0:	str	w2, [sp, #152]
  41d7b4:	stp	x9, x3, [sp, #160]
  41d7b8:	bl	404e78 <ferror@plt+0x3138>
  41d7bc:	ldr	w2, [sp, #152]
  41d7c0:	ldp	x9, x3, [sp, #160]
  41d7c4:	ldr	x11, [x3]
  41d7c8:	cbnz	w0, 41d680 <ferror@plt+0x1b940>
  41d7cc:	b	41d61c <ferror@plt+0x1b8dc>
  41d7d0:	mov	w2, #0x5                   	// #5
  41d7d4:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41d7d8:	mov	x0, #0x0                   	// #0
  41d7dc:	add	x1, x1, #0xf20
  41d7e0:	str	x7, [sp, #120]
  41d7e4:	bl	401c70 <dcgettext@plt>
  41d7e8:	ldr	x7, [sp, #120]
  41d7ec:	mov	x1, x7
  41d7f0:	bl	446368 <error@@Base>
  41d7f4:	b	41cde0 <ferror@plt+0x1b0a0>
  41d7f8:	mov	w2, #0x5                   	// #5
  41d7fc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d800:	mov	x0, #0x0                   	// #0
  41d804:	add	x1, x1, #0x0
  41d808:	str	x7, [sp, #120]
  41d80c:	bl	401c70 <dcgettext@plt>
  41d810:	ldr	x7, [sp, #120]
  41d814:	mov	x1, x7
  41d818:	bl	446368 <error@@Base>
  41d81c:	b	41cde0 <ferror@plt+0x1b0a0>
  41d820:	ldr	x1, [x26]
  41d824:	tbnz	x1, #63, 41d428 <ferror@plt+0x1b6e8>
  41d828:	ldr	x2, [sp, #128]
  41d82c:	add	x0, x21, x1
  41d830:	cmp	x2, x0
  41d834:	b.ls	41d428 <ferror@plt+0x1b6e8>  // b.plast
  41d838:	add	x1, x1, #0x4
  41d83c:	add	x1, x21, x1
  41d840:	cmp	x2, x1
  41d844:	b.cc	41d428 <ferror@plt+0x1b6e8>  // b.lo, b.ul, b.last
  41d848:	ldr	x1, [sp, #112]
  41d84c:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d850:	mov	w2, #0x4                   	// #4
  41d854:	ldr	x3, [x3, #680]
  41d858:	ldur	x1, [x1, #-168]
  41d85c:	blr	x3
  41d860:	b	41d444 <ferror@plt+0x1b704>
  41d864:	ldr	x0, [sp, #112]
  41d868:	mov	w2, #0x2                   	// #2
  41d86c:	ldur	x10, [x0, #-200]
  41d870:	cbnz	x10, 41cc18 <ferror@plt+0x1aed8>
  41d874:	b	41cda0 <ferror@plt+0x1b060>
  41d878:	ldr	x1, [sp, #112]
  41d87c:	cmp	x9, x7
  41d880:	ldur	x0, [x1, #-176]
  41d884:	stur	x0, [x1, #-184]
  41d888:	b.ls	41d9e0 <ferror@plt+0x1bca0>  // b.plast
  41d88c:	ldr	x0, [sp, #136]
  41d890:	lsl	x1, x7, #5
  41d894:	ldr	x2, [x26, #16]
  41d898:	ldr	x0, [x0, x1]
  41d89c:	ldr	x1, [sp, #112]
  41d8a0:	add	x0, x0, x2
  41d8a4:	stur	x0, [x1, #-176]
  41d8a8:	b	41cde0 <ferror@plt+0x1b0a0>
  41d8ac:	mov	w2, #0x5                   	// #5
  41d8b0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d8b4:	mov	x0, #0x0                   	// #0
  41d8b8:	add	x1, x1, #0x230
  41d8bc:	str	x3, [sp, #120]
  41d8c0:	bl	401c70 <dcgettext@plt>
  41d8c4:	mov	x2, x20
  41d8c8:	mov	x22, x0
  41d8cc:	add	x1, x27, #0x88
  41d8d0:	add	x0, x27, #0x80
  41d8d4:	bl	4050f8 <ferror@plt+0x33b8>
  41d8d8:	mov	x2, x0
  41d8dc:	ldr	x3, [sp, #120]
  41d8e0:	mov	x0, x22
  41d8e4:	mov	x1, x3
  41d8e8:	bl	446940 <warn@@Base>
  41d8ec:	b	41cde0 <ferror@plt+0x1b0a0>
  41d8f0:	ldr	x0, [sp, #112]
  41d8f4:	ldur	x0, [x0, #-200]
  41d8f8:	cbz	x0, 41cda0 <ferror@plt+0x1b060>
  41d8fc:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41d900:	add	x1, x1, #0xfc8
  41d904:	b	41cd8c <ferror@plt+0x1b04c>
  41d908:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41d90c:	ldr	x7, [x0, #672]
  41d910:	b	41d5c4 <ferror@plt+0x1b884>
  41d914:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41d918:	add	x0, x0, #0x520
  41d91c:	stp	xzr, xzr, [x0, #-184]
  41d920:	b	41ce28 <ferror@plt+0x1b0e8>
  41d924:	bl	401bc0 <free@plt>
  41d928:	b	41ce3c <ferror@plt+0x1b0fc>
  41d92c:	mov	w2, #0x5                   	// #5
  41d930:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41d934:	mov	x0, #0x0                   	// #0
  41d938:	add	x1, x1, #0xf90
  41d93c:	bl	401c70 <dcgettext@plt>
  41d940:	ldr	x1, [x26]
  41d944:	bl	446368 <error@@Base>
  41d948:	b	41cc70 <ferror@plt+0x1af30>
  41d94c:	mov	w1, w2
  41d950:	mov	x0, x9
  41d954:	str	x9, [sp, #152]
  41d958:	str	w2, [sp, #160]
  41d95c:	str	x3, [sp, #168]
  41d960:	blr	x7
  41d964:	ldr	x1, [sp, #120]
  41d968:	and	x0, x0, #0x3f
  41d96c:	ldrh	w10, [x27, #82]
  41d970:	add	x0, x1, x0
  41d974:	ldr	w2, [sp, #160]
  41d978:	str	x0, [sp, #120]
  41d97c:	ldr	x9, [sp, #152]
  41d980:	ldr	x3, [sp, #168]
  41d984:	b	41d5f8 <ferror@plt+0x1b8b8>
  41d988:	mov	w0, w7
  41d98c:	bl	404ff0 <ferror@plt+0x32b0>
  41d990:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41d994:	cmp	w7, #0x5a
  41d998:	b.ne	41de28 <ferror@plt+0x1c0e8>  // b.any
  41d99c:	cmp	w22, #0x4
  41d9a0:	b.eq	41de10 <ferror@plt+0x1c0d0>  // b.none
  41d9a4:	mov	w7, #0x5a                  	// #90
  41d9a8:	b	41cee4 <ferror@plt+0x1b1a4>
  41d9ac:	ldr	x0, [sp, #112]
  41d9b0:	mov	w2, #0x4                   	// #4
  41d9b4:	ldur	x10, [x0, #-200]
  41d9b8:	cbnz	x10, 41cc18 <ferror@plt+0x1aed8>
  41d9bc:	b	41cda0 <ferror@plt+0x1b060>
  41d9c0:	mov	w2, #0x5                   	// #5
  41d9c4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d9c8:	mov	x0, #0x0                   	// #0
  41d9cc:	add	x1, x1, #0x78
  41d9d0:	bl	401c70 <dcgettext@plt>
  41d9d4:	ldr	x1, [x26]
  41d9d8:	bl	446368 <error@@Base>
  41d9dc:	b	41cd64 <ferror@plt+0x1b024>
  41d9e0:	mov	w2, #0x5                   	// #5
  41d9e4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41d9e8:	mov	x0, #0x0                   	// #0
  41d9ec:	add	x1, x1, #0xf0
  41d9f0:	str	x7, [sp, #120]
  41d9f4:	bl	401c70 <dcgettext@plt>
  41d9f8:	ldr	x7, [sp, #120]
  41d9fc:	mov	x1, x7
  41da00:	bl	446368 <error@@Base>
  41da04:	b	41cde0 <ferror@plt+0x1b0a0>
  41da08:	mov	w2, #0x5                   	// #5
  41da0c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41da10:	mov	x0, #0x0                   	// #0
  41da14:	add	x1, x1, #0x270
  41da18:	str	x3, [sp, #120]
  41da1c:	bl	401c70 <dcgettext@plt>
  41da20:	ldr	x3, [sp, #120]
  41da24:	mov	x22, x0
  41da28:	ldr	x1, [sp, #104]
  41da2c:	add	x0, x27, #0x1f
  41da30:	ldrb	w2, [x3, #24]
  41da34:	and	w2, w2, #0xf
  41da38:	bl	407a18 <ferror@plt+0x5cd8>
  41da3c:	mov	x3, x0
  41da40:	mov	x2, x28
  41da44:	add	x1, x27, #0x88
  41da48:	add	x0, x27, #0x80
  41da4c:	str	x3, [sp, #120]
  41da50:	bl	4050f8 <ferror@plt+0x33b8>
  41da54:	mov	x2, x0
  41da58:	ldr	x3, [sp, #120]
  41da5c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41da60:	movk	x4, #0xaaab
  41da64:	mov	x0, x22
  41da68:	mov	x1, x3
  41da6c:	ldr	x3, [sp, #192]
  41da70:	sub	x3, x26, x3
  41da74:	asr	x3, x3, #3
  41da78:	mul	x3, x3, x4
  41da7c:	bl	446940 <warn@@Base>
  41da80:	b	41cde0 <ferror@plt+0x1b0a0>
  41da84:	cmp	w7, #0x5a
  41da88:	b.eq	41d99c <ferror@plt+0x1bc5c>  // b.none
  41da8c:	cmp	w7, #0xdc
  41da90:	b.ne	41de28 <ferror@plt+0x1c0e8>  // b.any
  41da94:	str	wzr, [sp, #148]
  41da98:	cmp	w22, #0x5
  41da9c:	mov	w2, #0x3                   	// #3
  41daa0:	b.eq	41d018 <ferror@plt+0x1b2d8>  // b.none
  41daa4:	cmp	w22, #0x4
  41daa8:	b.ne	41cef8 <ferror@plt+0x1b1b8>  // b.any
  41daac:	mov	w0, #0x0                   	// #0
  41dab0:	mov	w2, #0x2                   	// #2
  41dab4:	str	wzr, [sp, #148]
  41dab8:	b	41d018 <ferror@plt+0x1b2d8>
  41dabc:	mov	w2, #0x5                   	// #5
  41dac0:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  41dac4:	mov	x0, #0x0                   	// #0
  41dac8:	add	x1, x1, #0xf60
  41dacc:	str	x7, [sp, #120]
  41dad0:	bl	401c70 <dcgettext@plt>
  41dad4:	ldr	x7, [sp, #120]
  41dad8:	mov	x1, x7
  41dadc:	bl	446368 <error@@Base>
  41dae0:	b	41cc70 <ferror@plt+0x1af30>
  41dae4:	mov	w1, #0x1223                	// #4643
  41dae8:	cmp	w7, w1
  41daec:	b.eq	41ddb8 <ferror@plt+0x1c078>  // b.none
  41daf0:	b.ls	41dbc4 <ferror@plt+0x1be84>  // b.plast
  41daf4:	mov	w1, #0xbeef                	// #48879
  41daf8:	cmp	w7, w1
  41dafc:	b.eq	41cee4 <ferror@plt+0x1b1a4>  // b.none
  41db00:	b.ls	41db90 <ferror@plt+0x1be50>  // b.plast
  41db04:	mov	w1, #0xfeb0                	// #65200
  41db08:	cmp	w7, w1
  41db0c:	b.eq	41dba8 <ferror@plt+0x1be68>  // b.none
  41db10:	mov	w1, #0xfebb                	// #65211
  41db14:	cmp	w7, w1
  41db18:	b.ne	41db84 <ferror@plt+0x1be44>  // b.any
  41db1c:	cmp	w22, #0x9
  41db20:	cset	w0, eq  // eq = none
  41db24:	cbnz	w0, 41daac <ferror@plt+0x1bd6c>
  41db28:	ldr	x0, [sp, #112]
  41db2c:	ldur	w0, [x0, #-156]
  41db30:	cmp	w0, w22
  41db34:	b.eq	41db78 <ferror@plt+0x1be38>  // b.none
  41db38:	mov	w2, #0x5                   	// #5
  41db3c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41db40:	mov	x0, #0x0                   	// #0
  41db44:	add	x1, x1, #0x1b8
  41db48:	bl	401c70 <dcgettext@plt>
  41db4c:	mov	x3, x0
  41db50:	mov	x2, x20
  41db54:	add	x1, x27, #0x88
  41db58:	add	x0, x27, #0x80
  41db5c:	str	x3, [sp, #120]
  41db60:	bl	4050f8 <ferror@plt+0x33b8>
  41db64:	mov	x2, x0
  41db68:	ldr	x3, [sp, #120]
  41db6c:	mov	w1, w22
  41db70:	mov	x0, x3
  41db74:	bl	446940 <warn@@Base>
  41db78:	ldr	x0, [sp, #112]
  41db7c:	stur	w22, [x0, #-156]
  41db80:	b	41cde0 <ferror@plt+0x1b0a0>
  41db84:	cmp	w7, w0
  41db88:	b.eq	41cee4 <ferror@plt+0x1b1a4>  // b.none
  41db8c:	b	41db28 <ferror@plt+0x1bde8>
  41db90:	mov	w0, #0x7650                	// #30288
  41db94:	cmp	w7, w0
  41db98:	b.eq	41dda0 <ferror@plt+0x1c060>  // b.none
  41db9c:	mov	w0, #0x8217                	// #33303
  41dba0:	cmp	w7, w0
  41dba4:	b.ne	41dbb4 <ferror@plt+0x1be74>  // b.any
  41dba8:	cmp	w22, #0x1
  41dbac:	cset	w0, eq  // eq = none
  41dbb0:	b	41ceec <ferror@plt+0x1b1ac>
  41dbb4:	mov	w0, #0x4688                	// #18056
  41dbb8:	cmp	w7, w0
  41dbbc:	b.eq	41cee4 <ferror@plt+0x1b1a4>  // b.none
  41dbc0:	b	41db28 <ferror@plt+0x1bde8>
  41dbc4:	cmp	w7, #0xf3
  41dbc8:	b.eq	41dd94 <ferror@plt+0x1c054>  // b.none
  41dbcc:	b.ls	41dc04 <ferror@plt+0x1bec4>  // b.plast
  41dbd0:	mov	w0, #0x1057                	// #4183
  41dbd4:	cmp	w7, w0
  41dbd8:	b.eq	41ddac <ferror@plt+0x1c06c>  // b.none
  41dbdc:	mov	w0, #0x1059                	// #4185
  41dbe0:	cmp	w7, w0
  41dbe4:	b.ne	41db28 <ferror@plt+0x1bde8>  // b.any
  41dbe8:	cmp	w22, #0x5
  41dbec:	cset	w0, eq  // eq = none
  41dbf0:	b	41ceec <ferror@plt+0x1b1ac>
  41dbf4:	cmp	w22, #0x2
  41dbf8:	cset	w0, eq  // eq = none
  41dbfc:	cmp	w7, #0xdd
  41dc00:	b.eq	41db24 <ferror@plt+0x1bde4>  // b.none
  41dc04:	cmp	w7, #0xdc
  41dc08:	b.ne	41db28 <ferror@plt+0x1bde8>  // b.any
  41dc0c:	b	41daa4 <ferror@plt+0x1bd64>
  41dc10:	ldr	x0, [sp, #120]
  41dc14:	add	x1, x0, x11
  41dc18:	mov	x0, x9
  41dc1c:	blr	x3
  41dc20:	b	41cde0 <ferror@plt+0x1b0a0>
  41dc24:	sub	w4, w22, #0x34
  41dc28:	cmp	w4, #0x1
  41dc2c:	b.hi	41d644 <ferror@plt+0x1b904>  // b.pmore
  41dc30:	ldr	x3, [sp, #120]
  41dc34:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41dc38:	ldr	w0, [sp, #148]
  41dc3c:	ldr	x4, [x1, #672]
  41dc40:	cmp	w0, #0x0
  41dc44:	sub	x0, x3, x11
  41dc48:	add	x3, x3, x11
  41dc4c:	csel	x3, x3, x0, eq  // eq = none
  41dc50:	mov	w1, w2
  41dc54:	and	x22, x3, #0x3f
  41dc58:	mov	x0, x9
  41dc5c:	str	x9, [sp, #120]
  41dc60:	str	w2, [sp, #148]
  41dc64:	blr	x4
  41dc68:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41dc6c:	ldr	w2, [sp, #148]
  41dc70:	ldr	x9, [sp, #120]
  41dc74:	and	x1, x0, #0xc0
  41dc78:	ldr	x3, [x4, #680]
  41dc7c:	orr	x1, x1, x22
  41dc80:	mov	x0, x9
  41dc84:	blr	x3
  41dc88:	b	41cde0 <ferror@plt+0x1b0a0>
  41dc8c:	mov	w2, #0x5                   	// #5
  41dc90:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41dc94:	mov	x0, #0x0                   	// #0
  41dc98:	add	x1, x1, #0x40
  41dc9c:	str	x7, [sp, #120]
  41dca0:	bl	401c70 <dcgettext@plt>
  41dca4:	ldr	x7, [sp, #120]
  41dca8:	mov	x1, x7
  41dcac:	bl	446368 <error@@Base>
  41dcb0:	b	41cd64 <ferror@plt+0x1b024>
  41dcb4:	cmp	w22, #0x101
  41dcb8:	cset	w0, eq  // eq = none
  41dcbc:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41dcc0:	b	41ceb4 <ferror@plt+0x1b174>
  41dcc4:	cmp	w22, #0x26
  41dcc8:	cset	w0, eq  // eq = none
  41dccc:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41dcd0:	b	41ceb4 <ferror@plt+0x1b174>
  41dcd4:	cmp	w22, #0x2
  41dcd8:	cset	w0, eq  // eq = none
  41dcdc:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41dce0:	b	41ceb4 <ferror@plt+0x1b174>
  41dce4:	cmp	w22, #0x50
  41dce8:	cset	w0, eq  // eq = none
  41dcec:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41dcf0:	b	41ceb4 <ferror@plt+0x1b174>
  41dcf4:	str	wzr, [sp, #148]
  41dcf8:	cmp	w22, #0x5
  41dcfc:	mov	w2, #0x3                   	// #3
  41dd00:	b.eq	41d018 <ferror@plt+0x1b2d8>  // b.none
  41dd04:	cmp	w22, #0x2
  41dd08:	cset	w0, eq  // eq = none
  41dd0c:	b	41db24 <ferror@plt+0x1bde4>
  41dd10:	cmp	w7, #0xf3
  41dd14:	b.ne	41db28 <ferror@plt+0x1bde8>  // b.any
  41dd18:	cmp	w22, #0x36
  41dd1c:	b.eq	41dd68 <ferror@plt+0x1c028>  // b.none
  41dd20:	cmp	w22, #0x35
  41dd24:	b.eq	41dd68 <ferror@plt+0x1c028>  // b.none
  41dd28:	cmp	w22, #0x27
  41dd2c:	and	w1, w22, #0xfffffffb
  41dd30:	cset	w0, eq  // eq = none
  41dd34:	str	w0, [sp, #148]
  41dd38:	cmp	w1, #0x23
  41dd3c:	mov	w2, #0x4                   	// #4
  41dd40:	mov	w0, #0x1                   	// #1
  41dd44:	b.eq	41d018 <ferror@plt+0x1b2d8>  // b.none
  41dd48:	cmp	w22, #0x28
  41dd4c:	sub	w2, w22, #0x24
  41dd50:	cset	w3, eq  // eq = none
  41dd54:	str	w3, [sp, #148]
  41dd58:	tst	w2, #0xfffffffb
  41dd5c:	b.ne	41dd78 <ferror@plt+0x1c038>  // b.any
  41dd60:	mov	w2, #0x8                   	// #8
  41dd64:	b	41d018 <ferror@plt+0x1b2d8>
  41dd68:	mov	w0, #0x0                   	// #0
  41dd6c:	mov	w2, #0x1                   	// #1
  41dd70:	str	wzr, [sp, #148]
  41dd74:	b	41d018 <ferror@plt+0x1b2d8>
  41dd78:	cmp	w1, #0x22
  41dd7c:	b.ne	41ddc4 <ferror@plt+0x1c084>  // b.any
  41dd80:	cmp	w22, #0x26
  41dd84:	mov	w2, #0x2                   	// #2
  41dd88:	cset	w1, eq  // eq = none
  41dd8c:	str	w1, [sp, #148]
  41dd90:	b	41d018 <ferror@plt+0x1b2d8>
  41dd94:	cmp	w22, #0x37
  41dd98:	b.eq	41daac <ferror@plt+0x1bd6c>  // b.none
  41dd9c:	b	41dd18 <ferror@plt+0x1bfd8>
  41dda0:	cmp	w22, #0x3
  41dda4:	cset	w0, eq  // eq = none
  41dda8:	b	41ceec <ferror@plt+0x1b1ac>
  41ddac:	cmp	w22, #0x4
  41ddb0:	cset	w0, eq  // eq = none
  41ddb4:	b	41ceec <ferror@plt+0x1b1ac>
  41ddb8:	cmp	w22, #0x5
  41ddbc:	cset	w0, eq  // eq = none
  41ddc0:	b	41db24 <ferror@plt+0x1bde4>
  41ddc4:	cmp	w1, #0x21
  41ddc8:	b.ne	41dde0 <ferror@plt+0x1c0a0>  // b.any
  41ddcc:	cmp	w22, #0x25
  41ddd0:	mov	w2, w0
  41ddd4:	cset	w1, eq  // eq = none
  41ddd8:	str	w1, [sp, #148]
  41dddc:	b	41d018 <ferror@plt+0x1b2d8>
  41dde0:	cmp	w22, #0x34
  41dde4:	b.ne	41db28 <ferror@plt+0x1bde8>  // b.any
  41dde8:	mov	w2, w0
  41ddec:	str	w0, [sp, #148]
  41ddf0:	b	41d018 <ferror@plt+0x1b2d8>
  41ddf4:	mov	w1, w22
  41ddf8:	mov	w0, w7
  41ddfc:	bl	404ff0 <ferror@plt+0x32b0>
  41de00:	cbnz	w0, 41d008 <ferror@plt+0x1b2c8>
  41de04:	b	41ced0 <ferror@plt+0x1b190>
  41de08:	cbnz	w22, 41cfc0 <ferror@plt+0x1b280>
  41de0c:	b	41cde0 <ferror@plt+0x1b0a0>
  41de10:	mov	w0, #0x0                   	// #0
  41de14:	mov	w2, #0x3                   	// #3
  41de18:	str	wzr, [sp, #148]
  41de1c:	b	41d018 <ferror@plt+0x1b2d8>
  41de20:	cbnz	w22, 41d358 <ferror@plt+0x1b618>
  41de24:	b	41cde0 <ferror@plt+0x1b0a0>
  41de28:	cmp	w7, #0xc3
  41de2c:	b.hi	41dbf4 <ferror@plt+0x1beb4>  // b.pmore
  41de30:	cmp	w7, #0x2c
  41de34:	b.ls	41db28 <ferror@plt+0x1bde8>  // b.plast
  41de38:	sub	w1, w7, #0x2d
  41de3c:	cmp	w1, #0x96
  41de40:	b.hi	41dd10 <ferror@plt+0x1bfd0>  // b.pmore
  41de44:	ldrh	w0, [x23, w1, uxtw #1]
  41de48:	adr	x1, 41de54 <ferror@plt+0x1c114>
  41de4c:	add	x0, x1, w0, sxth #2
  41de50:	br	x0
  41de54:	cmp	w22, #0x3
  41de58:	cset	w0, eq  // eq = none
  41de5c:	b	41db24 <ferror@plt+0x1bde4>
  41de60:	cmp	w22, #0xd
  41de64:	cset	w0, eq  // eq = none
  41de68:	b	41db24 <ferror@plt+0x1bde4>
  41de6c:	cmp	w22, #0x8
  41de70:	cset	w0, eq  // eq = none
  41de74:	b	41db24 <ferror@plt+0x1bde4>
  41de78:	cmp	w22, #0x13
  41de7c:	cset	w0, eq  // eq = none
  41de80:	b	41db24 <ferror@plt+0x1bde4>
  41de84:	cmp	w22, #0x11
  41de88:	cset	w0, eq  // eq = none
  41de8c:	b	41db24 <ferror@plt+0x1bde4>
  41de90:	ldrb	w0, [x27, #72]
  41de94:	cmp	x0, #0x2d
  41de98:	b.eq	41dd04 <ferror@plt+0x1bfc4>  // b.none
  41de9c:	ldrb	w0, [x27, #31]
  41dea0:	cbnz	w0, 41dbe8 <ferror@plt+0x1bea8>
  41dea4:	b	41dd04 <ferror@plt+0x1bfc4>
  41dea8:	stp	x29, x30, [sp, #-192]!
  41deac:	mov	x29, sp
  41deb0:	stp	x21, x22, [sp, #32]
  41deb4:	mov	w22, w0
  41deb8:	ubfiz	x0, x0, #3, #32
  41debc:	sub	x0, x0, x22
  41dec0:	adrp	x21, 4a2000 <warn@@Base+0x5b6c0>
  41dec4:	add	x21, x21, #0x120
  41dec8:	stp	x19, x20, [sp, #16]
  41decc:	add	x0, x21, x0, lsl #4
  41ded0:	stp	x23, x24, [sp, #48]
  41ded4:	mov	x23, x1
  41ded8:	mov	x24, x2
  41dedc:	ldr	x19, [x0, #32]
  41dee0:	cbz	x19, 41df18 <ferror@plt+0x1c1d8>
  41dee4:	ldr	x1, [x2]
  41dee8:	ldr	x0, [x0, #24]
  41deec:	bl	401ba0 <strcmp@plt>
  41def0:	mov	w1, w0
  41def4:	mov	w0, #0x1                   	// #1
  41def8:	cbnz	w1, 41df10 <ferror@plt+0x1c1d0>
  41defc:	ldp	x19, x20, [sp, #16]
  41df00:	ldp	x21, x22, [sp, #32]
  41df04:	ldp	x23, x24, [sp, #48]
  41df08:	ldp	x29, x30, [sp], #192
  41df0c:	ret
  41df10:	mov	x0, x19
  41df14:	bl	401bc0 <free@plt>
  41df18:	lsl	x19, x22, #3
  41df1c:	mov	w2, #0x5                   	// #5
  41df20:	sub	x19, x19, x22
  41df24:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41df28:	mov	x0, #0x0                   	// #0
  41df2c:	add	x1, x1, #0x2b8
  41df30:	add	x19, x21, x19, lsl #4
  41df34:	bl	401c70 <dcgettext@plt>
  41df38:	mov	x1, #0x40                  	// #64
  41df3c:	mov	x2, x0
  41df40:	add	x0, sp, #0x80
  41df44:	ldr	x3, [x19, #16]
  41df48:	bl	4019e0 <snprintf@plt>
  41df4c:	mov	x2, x24
  41df50:	add	x6, sp, #0x80
  41df54:	ldr	x0, [x23, #16]
  41df58:	str	x0, [x19, #40]
  41df5c:	str	xzr, [x19, #80]
  41df60:	add	x1, x24, #0x8
  41df64:	mov	x4, #0x1                   	// #1
  41df68:	ldr	x0, [x2], #16
  41df6c:	str	x0, [x19, #24]
  41df70:	mov	x0, #0x0                   	// #0
  41df74:	ldp	x3, x5, [x23, #24]
  41df78:	bl	405718 <ferror@plt+0x39d8>
  41df7c:	str	x0, [x19, #32]
  41df80:	mov	x20, x0
  41df84:	cbz	x0, 41e0a8 <ferror@plt+0x1c368>
  41df88:	ldr	x1, [x23, #8]
  41df8c:	str	x25, [sp, #64]
  41df90:	ldr	x25, [x23, #32]
  41df94:	str	x0, [sp, #88]
  41df98:	str	x25, [sp, #96]
  41df9c:	tbz	w1, #11, 41e040 <ferror@plt+0x1c300>
  41dfa0:	adrp	x2, 4a3000 <warn@@Base+0x5c6c0>
  41dfa4:	mov	x0, #0xc                   	// #12
  41dfa8:	mov	x1, #0x18                  	// #24
  41dfac:	ldr	w2, [x2, #1056]
  41dfb0:	cmp	w2, #0x0
  41dfb4:	csel	x0, x0, x1, ne  // ne = any
  41dfb8:	cmp	x25, x0
  41dfbc:	b.cc	41e0c4 <ferror@plt+0x1c384>  // b.lo, b.ul, b.last
  41dfc0:	mov	x1, x20
  41dfc4:	mov	x2, x25
  41dfc8:	add	x0, sp, #0x68
  41dfcc:	bl	402f30 <ferror@plt+0x11f0>
  41dfd0:	ldr	w1, [sp, #104]
  41dfd4:	cmp	w1, #0x1
  41dfd8:	b.ne	41e170 <ferror@plt+0x1c430>  // b.any
  41dfdc:	ldp	x2, x1, [sp, #88]
  41dfe0:	mov	w0, w0
  41dfe4:	add	x2, x2, x0
  41dfe8:	sub	x0, x1, x0
  41dfec:	ldr	x1, [sp, #112]
  41dff0:	stp	x2, x0, [sp, #88]
  41dff4:	cbnz	x1, 41e13c <ferror@plt+0x1c3fc>
  41dff8:	ldr	x25, [sp, #96]
  41dffc:	lsl	x4, x22, #3
  41e000:	sub	x22, x4, x22
  41e004:	lsl	x22, x22, #4
  41e008:	add	x1, x21, x22
  41e00c:	ldr	x2, [x1, #32]
  41e010:	str	x25, [x1, #48]
  41e014:	cbz	x2, 41e0e0 <ferror@plt+0x1c3a0>
  41e018:	ldr	w0, [x1, #104]
  41e01c:	cbnz	w0, 41e0fc <ferror@plt+0x1c3bc>
  41e020:	ldr	x25, [sp, #64]
  41e024:	stp	xzr, xzr, [x1, #64]
  41e028:	mov	w0, #0x1                   	// #1
  41e02c:	ldp	x19, x20, [sp, #16]
  41e030:	ldp	x21, x22, [sp, #32]
  41e034:	ldp	x23, x24, [sp, #48]
  41e038:	ldp	x29, x30, [sp], #192
  41e03c:	ret
  41e040:	cmp	x25, #0xc
  41e044:	b.ls	41dffc <ferror@plt+0x1c2bc>  // b.plast
  41e048:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e04c:	add	x1, x1, #0x340
  41e050:	bl	401ba0 <strcmp@plt>
  41e054:	cbnz	w0, 41dffc <ferror@plt+0x1c2bc>
  41e058:	ldrb	w2, [x20, #5]
  41e05c:	sub	x25, x25, #0xc
  41e060:	ldrb	w0, [x20, #4]
  41e064:	add	x5, x20, #0xc
  41e068:	ldrb	w1, [x20, #6]
  41e06c:	ldrb	w6, [x20, #7]
  41e070:	add	x0, x2, x0, lsl #8
  41e074:	ldrb	w4, [x20, #8]
  41e078:	ldrb	w3, [x20, #9]
  41e07c:	add	x1, x1, x0, lsl #8
  41e080:	ldrb	w2, [x20, #10]
  41e084:	ldrb	w0, [x20, #11]
  41e088:	add	x1, x6, x1, lsl #8
  41e08c:	stp	x5, x25, [sp, #88]
  41e090:	add	x1, x4, x1, lsl #8
  41e094:	add	x1, x3, x1, lsl #8
  41e098:	add	x1, x2, x1, lsl #8
  41e09c:	add	x1, x0, x1, lsl #8
  41e0a0:	cbz	x1, 41dff8 <ferror@plt+0x1c2b8>
  41e0a4:	b	41e13c <ferror@plt+0x1c3fc>
  41e0a8:	str	xzr, [x19, #48]
  41e0ac:	mov	w0, #0x0                   	// #0
  41e0b0:	ldp	x19, x20, [sp, #16]
  41e0b4:	ldp	x21, x22, [sp, #32]
  41e0b8:	ldp	x23, x24, [sp, #48]
  41e0bc:	ldp	x29, x30, [sp], #192
  41e0c0:	ret
  41e0c4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e0c8:	mov	w2, #0x5                   	// #5
  41e0cc:	add	x1, x1, #0x2c8
  41e0d0:	mov	x0, #0x0                   	// #0
  41e0d4:	bl	401c70 <dcgettext@plt>
  41e0d8:	ldr	x1, [x19, #16]
  41e0dc:	bl	446940 <warn@@Base>
  41e0e0:	mov	w0, #0x0                   	// #0
  41e0e4:	ldp	x19, x20, [sp, #16]
  41e0e8:	ldp	x21, x22, [sp, #32]
  41e0ec:	ldp	x23, x24, [sp, #48]
  41e0f0:	ldr	x25, [sp, #64]
  41e0f4:	ldp	x29, x30, [sp], #192
  41e0f8:	ret
  41e0fc:	add	x5, x22, #0x48
  41e100:	add	x4, x22, #0x40
  41e104:	mov	x3, x25
  41e108:	mov	x1, x23
  41e10c:	add	x5, x21, x5
  41e110:	add	x4, x21, x4
  41e114:	mov	x0, x24
  41e118:	bl	41ca28 <ferror@plt+0x1ace8>
  41e11c:	cmp	w0, #0x0
  41e120:	cset	w0, ne  // ne = any
  41e124:	ldp	x19, x20, [sp, #16]
  41e128:	ldp	x21, x22, [sp, #32]
  41e12c:	ldp	x23, x24, [sp, #48]
  41e130:	ldr	x25, [sp, #64]
  41e134:	ldp	x29, x30, [sp], #192
  41e138:	ret
  41e13c:	add	x2, sp, #0x60
  41e140:	add	x0, sp, #0x58
  41e144:	bl	403e80 <ferror@plt+0x2140>
  41e148:	cbz	w0, 41e194 <ferror@plt+0x1c454>
  41e14c:	lsl	x19, x22, #3
  41e150:	sub	x19, x19, x22
  41e154:	add	x19, x21, x19, lsl #4
  41e158:	ldr	x0, [x19, #32]
  41e15c:	bl	401bc0 <free@plt>
  41e160:	ldr	x0, [sp, #88]
  41e164:	str	x0, [x19, #32]
  41e168:	ldr	x25, [sp, #96]
  41e16c:	b	41dffc <ferror@plt+0x1c2bc>
  41e170:	mov	w2, #0x5                   	// #5
  41e174:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e178:	mov	x0, #0x0                   	// #0
  41e17c:	add	x1, x1, #0x310
  41e180:	bl	401c70 <dcgettext@plt>
  41e184:	ldr	w2, [sp, #104]
  41e188:	ldr	x1, [x19, #16]
  41e18c:	bl	446940 <warn@@Base>
  41e190:	b	41e0e0 <ferror@plt+0x1c3a0>
  41e194:	mov	w2, #0x5                   	// #5
  41e198:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e19c:	mov	x0, #0x0                   	// #0
  41e1a0:	add	x1, x1, #0x348
  41e1a4:	bl	401c70 <dcgettext@plt>
  41e1a8:	mov	x19, x0
  41e1ac:	mov	x2, x23
  41e1b0:	add	x1, x24, #0x88
  41e1b4:	add	x0, x24, #0x80
  41e1b8:	bl	4050f8 <ferror@plt+0x33b8>
  41e1bc:	mov	x1, x0
  41e1c0:	mov	x0, x19
  41e1c4:	bl	446368 <error@@Base>
  41e1c8:	b	41e0e0 <ferror@plt+0x1c3a0>
  41e1cc:	nop
  41e1d0:	stp	x29, x30, [sp, #-160]!
  41e1d4:	mov	x29, sp
  41e1d8:	stp	x19, x20, [sp, #16]
  41e1dc:	mov	x19, x0
  41e1e0:	stp	x21, x22, [sp, #32]
  41e1e4:	mov	w22, w2
  41e1e8:	mov	x21, x1
  41e1ec:	bl	410008 <ferror@plt+0xe2c8>
  41e1f0:	str	x0, [sp, #96]
  41e1f4:	str	x0, [sp, #120]
  41e1f8:	cbz	x0, 41e4c4 <ferror@plt+0x1c784>
  41e1fc:	mov	w2, #0x5                   	// #5
  41e200:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e204:	mov	x0, #0x0                   	// #0
  41e208:	add	x1, x1, #0x370
  41e20c:	stp	x23, x24, [sp, #48]
  41e210:	add	x23, x21, #0x80
  41e214:	stp	x25, x26, [sp, #64]
  41e218:	add	x25, x21, #0x88
  41e21c:	ldr	x24, [x19, #32]
  41e220:	bl	401c70 <dcgettext@plt>
  41e224:	mov	x2, x19
  41e228:	mov	x20, x0
  41e22c:	mov	x1, x25
  41e230:	mov	x0, x23
  41e234:	bl	4050f8 <ferror@plt+0x33b8>
  41e238:	mov	x1, x0
  41e23c:	mov	x0, x20
  41e240:	bl	401cc0 <printf@plt>
  41e244:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41e248:	ldr	w0, [x0, #1160]
  41e24c:	cbz	w0, 41e2d0 <ferror@plt+0x1c590>
  41e250:	ldr	x0, [x19, #8]
  41e254:	str	x24, [sp, #128]
  41e258:	tbnz	w0, #11, 41e4ec <ferror@plt+0x1c7ac>
  41e25c:	cmp	x24, #0xc
  41e260:	b.ls	41e2c8 <ferror@plt+0x1c588>  // b.plast
  41e264:	ldr	x20, [sp, #120]
  41e268:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e26c:	add	x1, x1, #0x340
  41e270:	mov	x0, x20
  41e274:	bl	401ba0 <strcmp@plt>
  41e278:	cbnz	w0, 41e2c8 <ferror@plt+0x1c588>
  41e27c:	ldrb	w3, [x20, #5]
  41e280:	add	x6, x20, #0xc
  41e284:	ldrb	w1, [x20, #4]
  41e288:	sub	x0, x24, #0xc
  41e28c:	ldrb	w2, [x20, #6]
  41e290:	ldrb	w7, [x20, #7]
  41e294:	add	x1, x3, x1, lsl #8
  41e298:	ldrb	w5, [x20, #8]
  41e29c:	ldrb	w4, [x20, #9]
  41e2a0:	add	x1, x2, x1, lsl #8
  41e2a4:	ldrb	w3, [x20, #10]
  41e2a8:	ldrb	w2, [x20, #11]
  41e2ac:	add	x1, x7, x1, lsl #8
  41e2b0:	stp	x6, x0, [sp, #120]
  41e2b4:	add	x1, x5, x1, lsl #8
  41e2b8:	add	x1, x4, x1, lsl #8
  41e2bc:	add	x1, x3, x1, lsl #8
  41e2c0:	add	x1, x2, x1, lsl #8
  41e2c4:	cbnz	x1, 41e534 <ferror@plt+0x1c7f4>
  41e2c8:	ldr	x0, [sp, #96]
  41e2cc:	str	x0, [sp, #120]
  41e2d0:	cbnz	w22, 41e4a0 <ferror@plt+0x1c760>
  41e2d4:	ldr	w3, [x21, #100]
  41e2d8:	mov	w5, #0x50                  	// #80
  41e2dc:	ldr	x4, [x21, #112]
  41e2e0:	umaddl	x0, w3, w5, x4
  41e2e4:	cmp	x4, x0
  41e2e8:	b.cs	41e354 <ferror@plt+0x1c614>  // b.hs, b.nlast
  41e2ec:	mov	x1, x4
  41e2f0:	b	41e300 <ferror@plt+0x1c5c0>
  41e2f4:	add	x1, x1, #0x50
  41e2f8:	cmp	x1, x0
  41e2fc:	b.cs	41e354 <ferror@plt+0x1c614>  // b.hs, b.nlast
  41e300:	ldr	w2, [x1, #4]
  41e304:	cmp	w2, #0x4
  41e308:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  41e30c:	b.ne	41e2f4 <ferror@plt+0x1c5b4>  // b.any
  41e310:	ldr	w2, [x1, #44]
  41e314:	cmp	w2, w3
  41e318:	b.cs	41e2f4 <ferror@plt+0x1c5b4>  // b.hs, b.nlast
  41e31c:	umaddl	x2, w2, w5, x4
  41e320:	cmp	x19, x2
  41e324:	b.ne	41e2f4 <ferror@plt+0x1c5b4>  // b.any
  41e328:	ldr	x2, [x1, #32]
  41e32c:	cbz	x2, 41e2f4 <ferror@plt+0x1c5b4>
  41e330:	ldr	w2, [x1, #40]
  41e334:	cmp	w2, w3
  41e338:	b.cs	41e2f4 <ferror@plt+0x1c5b4>  // b.hs, b.nlast
  41e33c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e340:	add	x1, x1, #0x390
  41e344:	mov	w2, #0x5                   	// #5
  41e348:	mov	x0, #0x0                   	// #0
  41e34c:	bl	401c70 <dcgettext@plt>
  41e350:	bl	401cc0 <printf@plt>
  41e354:	ldr	x25, [x19, #16]
  41e358:	ldr	x20, [sp, #120]
  41e35c:	cbz	x24, 41e528 <ferror@plt+0x1c7e8>
  41e360:	adrp	x26, 44d000 <warn@@Base+0x66c0>
  41e364:	adrp	x22, 44f000 <warn@@Base+0x86c0>
  41e368:	adrp	x21, 44d000 <warn@@Base+0x66c0>
  41e36c:	add	x26, x26, #0xb98
  41e370:	add	x22, x22, #0xf70
  41e374:	add	x21, x21, #0xba8
  41e378:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41e37c:	stp	x27, x28, [sp, #80]
  41e380:	str	x0, [sp, #104]
  41e384:	nop
  41e388:	cmp	x24, #0x10
  41e38c:	mov	x23, #0x10                  	// #16
  41e390:	csel	x23, x24, x23, ls  // ls = plast
  41e394:	mov	x1, x25
  41e398:	mov	w19, w23
  41e39c:	mov	x0, x26
  41e3a0:	mov	x27, #0x0                   	// #0
  41e3a4:	bl	401cc0 <printf@plt>
  41e3a8:	b	41e3d0 <ferror@plt+0x1c690>
  41e3ac:	ldrb	w1, [x20, x27]
  41e3b0:	mov	x0, x21
  41e3b4:	add	x27, x27, #0x1
  41e3b8:	bl	401cc0 <printf@plt>
  41e3bc:	and	w3, w28, #0x3
  41e3c0:	cmp	w3, #0x3
  41e3c4:	b.eq	41e3f4 <ferror@plt+0x1c6b4>  // b.none
  41e3c8:	cmp	x27, #0x10
  41e3cc:	b.eq	41e404 <ferror@plt+0x1c6c4>  // b.none
  41e3d0:	cmp	w19, w27
  41e3d4:	mov	w28, w27
  41e3d8:	b.gt	41e3ac <ferror@plt+0x1c66c>
  41e3dc:	mov	x0, x22
  41e3e0:	bl	401cc0 <printf@plt>
  41e3e4:	and	w3, w28, #0x3
  41e3e8:	add	x27, x27, #0x1
  41e3ec:	cmp	w3, #0x3
  41e3f0:	b.ne	41e3c8 <ferror@plt+0x1c688>  // b.any
  41e3f4:	mov	w0, #0x20                  	// #32
  41e3f8:	bl	401cf0 <putchar@plt>
  41e3fc:	cmp	x27, #0x10
  41e400:	b.ne	41e3d0 <ferror@plt+0x1c690>  // b.any
  41e404:	mov	x27, #0x0                   	// #0
  41e408:	b	41e420 <ferror@plt+0x1c6e0>
  41e40c:	mov	w0, w2
  41e410:	add	x27, x27, #0x1
  41e414:	bl	401cf0 <putchar@plt>
  41e418:	cmp	w19, w27
  41e41c:	b.le	41e444 <ferror@plt+0x1c704>
  41e420:	ldrb	w2, [x20, x27]
  41e424:	mov	w0, #0x2e                  	// #46
  41e428:	sub	w3, w2, #0x20
  41e42c:	cmp	w3, #0x5e
  41e430:	b.ls	41e40c <ferror@plt+0x1c6cc>  // b.plast
  41e434:	add	x27, x27, #0x1
  41e438:	bl	401cf0 <putchar@plt>
  41e43c:	cmp	w19, w27
  41e440:	b.gt	41e420 <ferror@plt+0x1c6e0>
  41e444:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41e448:	add	x0, x0, #0x410
  41e44c:	add	x20, x20, x23
  41e450:	add	x25, x25, x23
  41e454:	ldr	x1, [x0]
  41e458:	mov	w0, #0xa                   	// #10
  41e45c:	bl	401990 <putc@plt>
  41e460:	subs	x24, x24, x23
  41e464:	b.ne	41e388 <ferror@plt+0x1c648>  // b.any
  41e468:	ldp	x27, x28, [sp, #80]
  41e46c:	ldr	x0, [sp, #96]
  41e470:	bl	401bc0 <free@plt>
  41e474:	ldr	x0, [sp, #104]
  41e478:	ldr	x1, [x0, #1040]
  41e47c:	mov	w0, #0xa                   	// #10
  41e480:	bl	401990 <putc@plt>
  41e484:	mov	w0, #0x1                   	// #1
  41e488:	ldp	x23, x24, [sp, #48]
  41e48c:	ldp	x25, x26, [sp, #64]
  41e490:	ldp	x19, x20, [sp, #16]
  41e494:	ldp	x21, x22, [sp, #32]
  41e498:	ldp	x29, x30, [sp], #160
  41e49c:	ret
  41e4a0:	ldr	x2, [sp, #120]
  41e4a4:	mov	x0, x21
  41e4a8:	mov	x3, x24
  41e4ac:	mov	x1, x19
  41e4b0:	mov	x5, #0x0                   	// #0
  41e4b4:	mov	x4, #0x0                   	// #0
  41e4b8:	bl	41ca28 <ferror@plt+0x1ace8>
  41e4bc:	cbnz	w0, 41e354 <ferror@plt+0x1c614>
  41e4c0:	b	41e488 <ferror@plt+0x1c748>
  41e4c4:	ldr	x1, [x19, #32]
  41e4c8:	mov	w0, #0x1                   	// #1
  41e4cc:	cbz	x1, 41e490 <ferror@plt+0x1c750>
  41e4d0:	ldr	w0, [x19, #4]
  41e4d4:	ldp	x19, x20, [sp, #16]
  41e4d8:	cmp	w0, #0x8
  41e4dc:	cset	w0, eq  // eq = none
  41e4e0:	ldp	x21, x22, [sp, #32]
  41e4e4:	ldp	x29, x30, [sp], #160
  41e4e8:	ret
  41e4ec:	ldr	x1, [sp, #120]
  41e4f0:	mov	x2, x24
  41e4f4:	add	x0, sp, #0x88
  41e4f8:	bl	402f30 <ferror@plt+0x11f0>
  41e4fc:	ldr	w1, [sp, #136]
  41e500:	cmp	w1, #0x1
  41e504:	b.ne	41e550 <ferror@plt+0x1c810>  // b.any
  41e508:	ldp	x2, x1, [sp, #120]
  41e50c:	mov	w0, w0
  41e510:	add	x2, x2, x0
  41e514:	sub	x0, x1, x0
  41e518:	ldr	x1, [sp, #144]
  41e51c:	stp	x2, x0, [sp, #120]
  41e520:	cbz	x1, 41e2c8 <ferror@plt+0x1c588>
  41e524:	b	41e534 <ferror@plt+0x1c7f4>
  41e528:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41e52c:	str	x0, [sp, #104]
  41e530:	b	41e46c <ferror@plt+0x1c72c>
  41e534:	add	x2, sp, #0x80
  41e538:	add	x0, sp, #0x78
  41e53c:	bl	403e80 <ferror@plt+0x2140>
  41e540:	cbz	w0, 41e598 <ferror@plt+0x1c858>
  41e544:	ldr	x24, [sp, #128]
  41e548:	cbz	w22, 41e2d4 <ferror@plt+0x1c594>
  41e54c:	b	41e4a0 <ferror@plt+0x1c760>
  41e550:	mov	w2, #0x5                   	// #5
  41e554:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e558:	mov	x0, #0x0                   	// #0
  41e55c:	add	x1, x1, #0x310
  41e560:	bl	401c70 <dcgettext@plt>
  41e564:	mov	x20, x0
  41e568:	mov	x2, x19
  41e56c:	mov	x1, x25
  41e570:	mov	x0, x23
  41e574:	bl	4050f8 <ferror@plt+0x33b8>
  41e578:	ldr	w2, [sp, #136]
  41e57c:	mov	x1, x0
  41e580:	mov	x0, x20
  41e584:	bl	446940 <warn@@Base>
  41e588:	mov	w0, #0x0                   	// #0
  41e58c:	ldp	x23, x24, [sp, #48]
  41e590:	ldp	x25, x26, [sp, #64]
  41e594:	b	41e490 <ferror@plt+0x1c750>
  41e598:	mov	w2, #0x5                   	// #5
  41e59c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e5a0:	mov	x0, #0x0                   	// #0
  41e5a4:	add	x1, x1, #0x348
  41e5a8:	bl	401c70 <dcgettext@plt>
  41e5ac:	mov	x2, x19
  41e5b0:	mov	x1, x25
  41e5b4:	mov	x19, x0
  41e5b8:	mov	x0, x23
  41e5bc:	bl	4050f8 <ferror@plt+0x33b8>
  41e5c0:	mov	x1, x0
  41e5c4:	mov	x0, x19
  41e5c8:	bl	446368 <error@@Base>
  41e5cc:	b	41e588 <ferror@plt+0x1c848>
  41e5d0:	stp	x29, x30, [sp, #-272]!
  41e5d4:	mov	x29, sp
  41e5d8:	stp	x19, x20, [sp, #16]
  41e5dc:	stp	x21, x22, [sp, #32]
  41e5e0:	mov	x21, x0
  41e5e4:	stp	x23, x24, [sp, #48]
  41e5e8:	mov	x24, x3
  41e5ec:	stp	x25, x26, [sp, #64]
  41e5f0:	mov	x25, x4
  41e5f4:	str	x2, [sp, #120]
  41e5f8:	cbz	x1, 41f9e0 <ferror@plt+0x1dca0>
  41e5fc:	mov	x19, x1
  41e600:	mov	x1, x0
  41e604:	mov	x0, x19
  41e608:	bl	410008 <ferror@plt+0xe2c8>
  41e60c:	str	x0, [sp, #104]
  41e610:	cbz	x0, 41eb3c <ferror@plt+0x1cdfc>
  41e614:	ldr	x2, [sp, #104]
  41e618:	mov	x3, x24
  41e61c:	mov	x1, x19
  41e620:	mov	x0, x21
  41e624:	mov	x5, #0x0                   	// #0
  41e628:	mov	x4, #0x0                   	// #0
  41e62c:	bl	41ca28 <ferror@plt+0x1ace8>
  41e630:	cbz	w0, 41eb3c <ferror@plt+0x1cdfc>
  41e634:	mov	w2, #0x5                   	// #5
  41e638:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e63c:	mov	x0, #0x0                   	// #0
  41e640:	add	x1, x1, #0x468
  41e644:	bl	401c70 <dcgettext@plt>
  41e648:	mov	x2, x19
  41e64c:	add	x1, x21, #0x88
  41e650:	mov	x19, x0
  41e654:	add	x0, x21, #0x80
  41e658:	bl	4050f8 <ferror@plt+0x33b8>
  41e65c:	mov	x1, x0
  41e660:	mov	x0, x19
  41e664:	bl	401cc0 <printf@plt>
  41e668:	cmp	x25, #0x3
  41e66c:	b.ls	41fa44 <ferror@plt+0x1dd04>  // b.plast
  41e670:	sub	x0, x25, #0x4
  41e674:	tst	x0, #0xfffffffffffffffb
  41e678:	b.ne	4201d8 <ferror@plt+0x1e498>  // b.any
  41e67c:	sub	x0, x25, #0x1
  41e680:	str	x0, [sp, #136]
  41e684:	mov	w2, #0x5                   	// #5
  41e688:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e68c:	mov	x0, #0x0                   	// #0
  41e690:	add	x1, x1, #0x500
  41e694:	bl	401c70 <dcgettext@plt>
  41e698:	mov	x19, x0
  41e69c:	mov	w2, #0x5                   	// #5
  41e6a0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e6a4:	mov	x0, #0x0                   	// #0
  41e6a8:	add	x1, x1, #0x520
  41e6ac:	bl	401c70 <dcgettext@plt>
  41e6b0:	mov	x20, x0
  41e6b4:	ldr	x22, [sp, #104]
  41e6b8:	mov	w2, #0x5                   	// #5
  41e6bc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e6c0:	mov	x0, #0x0                   	// #0
  41e6c4:	add	x1, x1, #0x528
  41e6c8:	add	x23, x22, x24
  41e6cc:	str	x23, [sp, #96]
  41e6d0:	bl	401c70 <dcgettext@plt>
  41e6d4:	mov	x1, x20
  41e6d8:	mov	x2, x0
  41e6dc:	mov	x0, x19
  41e6e0:	bl	401cc0 <printf@plt>
  41e6e4:	cmp	x23, x22
  41e6e8:	b.ls	420f20 <ferror@plt+0x1f1e0>  // b.plast
  41e6ec:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  41e6f0:	add	x0, x0, #0x250
  41e6f4:	str	x0, [sp, #176]
  41e6f8:	mov	w0, #0x1                   	// #1
  41e6fc:	str	w0, [sp, #148]
  41e700:	ldr	x0, [sp, #96]
  41e704:	stp	x27, x28, [sp, #80]
  41e708:	ldrh	w1, [x21, #82]
  41e70c:	sub	x20, x0, x22
  41e710:	ldrb	w0, [x21, #31]
  41e714:	cmp	w1, #0x32
  41e718:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  41e71c:	b.eq	41ea20 <ferror@plt+0x1cce0>  // b.none
  41e720:	cmp	x20, #0xb
  41e724:	b.ls	420054 <ferror@plt+0x1e314>  // b.plast
  41e728:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41e72c:	mov	w1, #0x4                   	// #4
  41e730:	add	x0, x22, #0x8
  41e734:	add	x28, x23, #0x2a0
  41e738:	ldr	x2, [x23, #672]
  41e73c:	neg	x19, x25
  41e740:	sub	x20, x20, #0xc
  41e744:	blr	x2
  41e748:	str	x0, [sp, #240]
  41e74c:	ldr	x2, [x23, #672]
  41e750:	mov	w1, #0x4                   	// #4
  41e754:	mov	x0, x22
  41e758:	blr	x2
  41e75c:	str	x0, [sp, #224]
  41e760:	ldr	x2, [x23, #672]
  41e764:	add	x3, x22, #0xc
  41e768:	str	x3, [sp, #248]
  41e76c:	mov	w1, #0x4                   	// #4
  41e770:	add	x0, x22, #0x4
  41e774:	blr	x2
  41e778:	str	x0, [sp, #232]
  41e77c:	ldr	x23, [sp, #224]
  41e780:	mov	x2, x19
  41e784:	ldr	x3, [sp, #136]
  41e788:	add	x1, x23, #0xb
  41e78c:	add	x1, x1, x25
  41e790:	and	x1, x1, x19
  41e794:	add	x19, x1, x3
  41e798:	add	x1, x22, x1
  41e79c:	add	x19, x19, x0
  41e7a0:	str	x1, [sp, #256]
  41e7a4:	ldr	x0, [sp, #104]
  41e7a8:	and	x19, x19, x2
  41e7ac:	ldr	x2, [sp, #120]
  41e7b0:	sub	x0, x1, x0
  41e7b4:	ldr	x27, [sp, #248]
  41e7b8:	add	x0, x0, x2
  41e7bc:	str	x0, [sp, #264]
  41e7c0:	add	x19, x22, x19
  41e7c4:	sub	x0, x1, x27
  41e7c8:	cmp	x0, x20
  41e7cc:	cset	w3, hi  // hi = pmore
  41e7d0:	cmp	x0, x23
  41e7d4:	cset	w2, cc  // cc = lo, ul, last
  41e7d8:	orr	w2, w3, w2
  41e7dc:	str	w2, [sp, #128]
  41e7e0:	cbnz	w2, 41ead0 <ferror@plt+0x1cd90>
  41e7e4:	ldr	x2, [sp, #232]
  41e7e8:	sub	x1, x19, x1
  41e7ec:	cmp	x1, x2
  41e7f0:	b.cc	41ead0 <ferror@plt+0x1cd90>  // b.lo, b.ul, b.last
  41e7f4:	sub	x20, x20, x0
  41e7f8:	cmp	x1, x20
  41e7fc:	b.hi	41ead0 <ferror@plt+0x1cd90>  // b.pmore
  41e800:	cbz	x23, 41eeec <ferror@plt+0x1d1ac>
  41e804:	add	x1, x27, x23
  41e808:	ldurb	w1, [x1, #-1]
  41e80c:	cbz	w1, 41eee4 <ferror@plt+0x1d1a4>
  41e810:	cmp	x0, x23
  41e814:	mov	x26, #0x0                   	// #0
  41e818:	b.eq	41f900 <ferror@plt+0x1dbc0>  // b.none
  41e81c:	strb	wzr, [x27, x23]
  41e820:	ldr	x0, [sp, #224]
  41e824:	cbz	x0, 41eef0 <ferror@plt+0x1d1b0>
  41e828:	ldr	x27, [sp, #248]
  41e82c:	ldrb	w20, [x27]
  41e830:	cmp	w20, #0x47
  41e834:	b.ne	41ee60 <ferror@plt+0x1d120>  // b.any
  41e838:	ldrb	w0, [x27, #1]
  41e83c:	cmp	w0, #0x4e
  41e840:	b.ne	41ee60 <ferror@plt+0x1d120>  // b.any
  41e844:	ldrb	w0, [x27, #2]
  41e848:	cmp	w0, #0x55
  41e84c:	b.ne	41ee60 <ferror@plt+0x1d120>  // b.any
  41e850:	ldr	x20, [sp, #240]
  41e854:	cmp	w20, #0x4
  41e858:	b.eq	41fdc4 <ferror@plt+0x1e084>  // b.none
  41e85c:	b.hi	41efac <ferror@plt+0x1d26c>  // b.pmore
  41e860:	cmp	w20, #0x2
  41e864:	b.eq	41fde0 <ferror@plt+0x1e0a0>  // b.none
  41e868:	cmp	w20, #0x3
  41e86c:	b.ne	41ef88 <ferror@plt+0x1d248>  // b.any
  41e870:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e874:	mov	w2, #0x5                   	// #5
  41e878:	add	x1, x1, #0x6d8
  41e87c:	mov	x0, #0x0                   	// #0
  41e880:	bl	401c70 <dcgettext@plt>
  41e884:	mov	x23, x0
  41e888:	adrp	x22, 44f000 <warn@@Base+0x86c0>
  41e88c:	add	x22, x22, #0xf70
  41e890:	mov	x0, x22
  41e894:	bl	401cc0 <printf@plt>
  41e898:	ldr	x24, [sp, #248]
  41e89c:	ldrb	w0, [x24]
  41e8a0:	cmp	w0, #0x47
  41e8a4:	b.ne	41eb80 <ferror@plt+0x1ce40>  // b.any
  41e8a8:	ldrb	w0, [x24, #1]
  41e8ac:	cmp	w0, #0x41
  41e8b0:	b.ne	41eb80 <ferror@plt+0x1ce40>  // b.any
  41e8b4:	ldrb	w1, [x24, #2]
  41e8b8:	adrp	x20, 455000 <warn@@Base+0xe6c0>
  41e8bc:	add	x20, x20, #0x450
  41e8c0:	mov	x0, x20
  41e8c4:	bl	401bf0 <strchr@plt>
  41e8c8:	cbz	x0, 41eb88 <ferror@plt+0x1ce48>
  41e8cc:	ldr	x0, [sp, #240]
  41e8d0:	sub	x0, x0, #0x100
  41e8d4:	cmp	x0, #0x1
  41e8d8:	b.ls	41eba8 <ferror@plt+0x1ce68>  // b.plast
  41e8dc:	mov	x1, x27
  41e8e0:	mov	w0, #0xffffffec            	// #-20
  41e8e4:	bl	404cb0 <ferror@plt+0x2f70>
  41e8e8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41e8ec:	add	x1, x0, #0x268
  41e8f0:	str	x1, [sp, #112]
  41e8f4:	ldr	w0, [x0, #616]
  41e8f8:	ldr	x1, [sp, #232]
  41e8fc:	cbz	w0, 41ec50 <ferror@plt+0x1cf10>
  41e900:	mov	x2, x23
  41e904:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  41e908:	add	x0, x0, #0xd60
  41e90c:	bl	401cc0 <printf@plt>
  41e910:	ldr	x23, [sp, #248]
  41e914:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41e918:	mov	x2, #0x7                   	// #7
  41e91c:	add	x1, x1, #0x9d0
  41e920:	mov	x0, x23
  41e924:	bl	401a50 <strncmp@plt>
  41e928:	cbz	w0, 41ec7c <ferror@plt+0x1cf3c>
  41e92c:	ldrb	w0, [x23]
  41e930:	cmp	w0, #0x47
  41e934:	b.ne	41ece0 <ferror@plt+0x1cfa0>  // b.any
  41e938:	ldrb	w0, [x23, #1]
  41e93c:	cmp	w0, #0x4e
  41e940:	b.ne	41ece0 <ferror@plt+0x1cfa0>  // b.any
  41e944:	ldrb	w0, [x23, #2]
  41e948:	cmp	w0, #0x55
  41e94c:	b.ne	41ece0 <ferror@plt+0x1cfa0>  // b.any
  41e950:	ldr	x2, [sp, #240]
  41e954:	cmp	x2, #0x3
  41e958:	b.eq	41fffc <ferror@plt+0x1e2bc>  // b.none
  41e95c:	b.hi	41f088 <ferror@plt+0x1d348>  // b.pmore
  41e960:	cmp	x2, #0x1
  41e964:	b.eq	41feac <ferror@plt+0x1e16c>  // b.none
  41e968:	cmp	x2, #0x2
  41e96c:	b.ne	41ffa4 <ferror@plt+0x1e264>  // b.any
  41e970:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41e974:	add	x1, x1, #0x60
  41e978:	mov	w2, #0x5                   	// #5
  41e97c:	mov	x0, #0x0                   	// #0
  41e980:	bl	401c70 <dcgettext@plt>
  41e984:	bl	401cc0 <printf@plt>
  41e988:	ldr	x0, [sp, #232]
  41e98c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41e990:	add	x1, x1, #0x80
  41e994:	cmp	x0, #0x7
  41e998:	b.ls	41eb68 <ferror@plt+0x1ce28>  // b.plast
  41e99c:	ldr	x2, [x28]
  41e9a0:	mov	w1, #0x4                   	// #4
  41e9a4:	ldr	x0, [sp, #256]
  41e9a8:	blr	x2
  41e9ac:	mov	x20, x0
  41e9b0:	ldr	x2, [x28]
  41e9b4:	mov	w1, #0x4                   	// #4
  41e9b8:	ldr	x0, [sp, #256]
  41e9bc:	add	x0, x0, #0x4
  41e9c0:	blr	x2
  41e9c4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41e9c8:	mov	x22, x0
  41e9cc:	add	x1, x1, #0x98
  41e9d0:	mov	w2, #0x5                   	// #5
  41e9d4:	mov	x0, #0x0                   	// #0
  41e9d8:	bl	401c70 <dcgettext@plt>
  41e9dc:	mov	x2, x22
  41e9e0:	mov	x1, x20
  41e9e4:	bl	401cc0 <printf@plt>
  41e9e8:	cbz	x26, 41e9f4 <ferror@plt+0x1ccb4>
  41e9ec:	mov	x0, x26
  41e9f0:	bl	401bc0 <free@plt>
  41e9f4:	ldr	x0, [sp, #96]
  41e9f8:	cmp	x0, x19
  41e9fc:	b.ls	420220 <ferror@plt+0x1e4e0>  // b.plast
  41ea00:	ldr	x0, [sp, #96]
  41ea04:	mov	x22, x19
  41ea08:	ldrh	w1, [x21, #82]
  41ea0c:	sub	x20, x0, x22
  41ea10:	ldrb	w0, [x21, #31]
  41ea14:	cmp	w1, #0x32
  41ea18:	ccmp	w0, #0xd, #0x0, eq  // eq = none
  41ea1c:	b.ne	41e720 <ferror@plt+0x1c9e0>  // b.any
  41ea20:	cmp	x20, #0x17
  41ea24:	b.ls	420054 <ferror@plt+0x1e314>  // b.plast
  41ea28:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41ea2c:	mov	w1, #0x8                   	// #8
  41ea30:	add	x0, x22, #0x10
  41ea34:	add	x28, x23, #0x2a0
  41ea38:	ldr	x2, [x23, #672]
  41ea3c:	sub	x20, x20, #0x18
  41ea40:	blr	x2
  41ea44:	str	x0, [sp, #240]
  41ea48:	ldr	x2, [x23, #672]
  41ea4c:	mov	w1, #0x8                   	// #8
  41ea50:	mov	x0, x22
  41ea54:	blr	x2
  41ea58:	str	x0, [sp, #224]
  41ea5c:	ldr	x2, [x23, #672]
  41ea60:	add	x3, x22, #0x18
  41ea64:	str	x3, [sp, #248]
  41ea68:	mov	w1, #0x8                   	// #8
  41ea6c:	add	x0, x22, #0x8
  41ea70:	blr	x2
  41ea74:	add	x19, x0, #0x7
  41ea78:	ldr	x23, [sp, #224]
  41ea7c:	str	x0, [sp, #232]
  41ea80:	ldr	x27, [sp, #248]
  41ea84:	add	x1, x23, #0x7
  41ea88:	and	x1, x1, #0xfffffffffffffff8
  41ea8c:	and	x19, x19, #0xfffffffffffffff8
  41ea90:	ldr	x2, [sp, #104]
  41ea94:	add	x1, x27, x1
  41ea98:	ldr	x3, [sp, #120]
  41ea9c:	sub	x0, x1, x27
  41eaa0:	cmp	x0, x20
  41eaa4:	sub	x2, x1, x2
  41eaa8:	add	x2, x2, x3
  41eaac:	cset	w3, hi  // hi = pmore
  41eab0:	cmp	x0, x23
  41eab4:	stp	x1, x2, [sp, #256]
  41eab8:	cset	w2, cc  // cc = lo, ul, last
  41eabc:	orr	w2, w3, w2
  41eac0:	str	w2, [sp, #128]
  41eac4:	add	x19, x1, x19
  41eac8:	cbz	w2, 41e7e4 <ferror@plt+0x1caa4>
  41eacc:	nop
  41ead0:	mov	w2, #0x5                   	// #5
  41ead4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ead8:	mov	x0, #0x0                   	// #0
  41eadc:	add	x1, x1, #0x5c8
  41eae0:	bl	401c70 <dcgettext@plt>
  41eae4:	ldr	x1, [sp, #104]
  41eae8:	sub	x1, x22, x1
  41eaec:	bl	446940 <warn@@Base>
  41eaf0:	mov	w2, #0x5                   	// #5
  41eaf4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41eaf8:	mov	x0, #0x0                   	// #0
  41eafc:	add	x1, x1, #0x608
  41eb00:	bl	401c70 <dcgettext@plt>
  41eb04:	ldp	x2, x3, [sp, #224]
  41eb08:	mov	w4, w25
  41eb0c:	ldr	x1, [sp, #240]
  41eb10:	bl	446940 <warn@@Base>
  41eb14:	ldp	x27, x28, [sp, #80]
  41eb18:	ldr	x0, [sp, #104]
  41eb1c:	bl	401bc0 <free@plt>
  41eb20:	ldr	w0, [sp, #148]
  41eb24:	ldp	x19, x20, [sp, #16]
  41eb28:	ldp	x21, x22, [sp, #32]
  41eb2c:	ldp	x23, x24, [sp, #48]
  41eb30:	ldp	x25, x26, [sp, #64]
  41eb34:	ldp	x29, x30, [sp], #272
  41eb38:	ret
  41eb3c:	str	wzr, [sp, #148]
  41eb40:	ldr	w0, [sp, #148]
  41eb44:	ldp	x19, x20, [sp, #16]
  41eb48:	ldp	x21, x22, [sp, #32]
  41eb4c:	ldp	x23, x24, [sp, #48]
  41eb50:	ldp	x25, x26, [sp, #64]
  41eb54:	ldp	x29, x30, [sp], #272
  41eb58:	ret
  41eb5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41eb60:	add	x1, x1, #0x4a8
  41eb64:	nop
  41eb68:	mov	w2, #0x5                   	// #5
  41eb6c:	mov	x0, #0x0                   	// #0
  41eb70:	str	wzr, [sp, #148]
  41eb74:	bl	401c70 <dcgettext@plt>
  41eb78:	bl	446368 <error@@Base>
  41eb7c:	b	41e9e8 <ferror@plt+0x1cca8>
  41eb80:	adrp	x20, 455000 <warn@@Base+0xe6c0>
  41eb84:	add	x20, x20, #0x450
  41eb88:	ldrb	w1, [x24]
  41eb8c:	mov	x0, x20
  41eb90:	bl	401bf0 <strchr@plt>
  41eb94:	cbz	x0, 41e8dc <ferror@plt+0x1cb9c>
  41eb98:	ldr	x0, [sp, #240]
  41eb9c:	sub	x0, x0, #0x100
  41eba0:	cmp	x0, #0x1
  41eba4:	b.hi	41e8dc <ferror@plt+0x1cb9c>  // b.pmore
  41eba8:	ldr	x5, [sp, #224]
  41ebac:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  41ebb0:	cmp	x5, #0x1
  41ebb4:	b.ls	41fc94 <ferror@plt+0x1df54>  // b.plast
  41ebb8:	add	x1, x0, #0x268
  41ebbc:	ldr	w0, [x0, #616]
  41ebc0:	ldrb	w4, [x24]
  41ebc4:	mov	w2, #0x14                  	// #20
  41ebc8:	str	x1, [sp, #112]
  41ebcc:	cmp	w0, #0x0
  41ebd0:	mov	w1, #0x1c                  	// #28
  41ebd4:	csel	w27, w1, w2, ne  // ne = any
  41ebd8:	cmp	w4, #0x47
  41ebdc:	b.eq	41fcc8 <ferror@plt+0x1df88>  // b.none
  41ebe0:	cmp	w4, #0x2b
  41ebe4:	b.hi	41ebfc <ferror@plt+0x1cebc>  // b.pmore
  41ebe8:	mov	x0, #0x1                   	// #1
  41ebec:	mov	x1, #0xc1200000000         	// #13271448944640
  41ebf0:	lsl	x0, x0, x4
  41ebf4:	tst	x0, x1
  41ebf8:	b.ne	41fa54 <ferror@plt+0x1dd14>  // b.any
  41ebfc:	mov	w2, #0x5                   	// #5
  41ec00:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ec04:	mov	x0, #0x0                   	// #0
  41ec08:	add	x1, x1, #0xb98
  41ec0c:	str	w4, [sp, #152]
  41ec10:	bl	401c70 <dcgettext@plt>
  41ec14:	ldr	w4, [sp, #152]
  41ec18:	mov	w1, w4
  41ec1c:	bl	446368 <error@@Base>
  41ec20:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ec24:	add	x1, x1, #0xbc8
  41ec28:	mov	w2, #0x5                   	// #5
  41ec2c:	mov	x0, #0x0                   	// #0
  41ec30:	bl	401c70 <dcgettext@plt>
  41ec34:	mov	x1, x0
  41ec38:	mov	w0, #0xffffffec            	// #-20
  41ec3c:	bl	404cb0 <ferror@plt+0x2f70>
  41ec40:	ldr	x0, [sp, #112]
  41ec44:	ldr	x1, [sp, #232]
  41ec48:	ldr	w0, [x0]
  41ec4c:	cbnz	w0, 41e900 <ferror@plt+0x1cbc0>
  41ec50:	mov	x2, x23
  41ec54:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  41ec58:	add	x0, x0, #0xd70
  41ec5c:	bl	401cc0 <printf@plt>
  41ec60:	ldr	x23, [sp, #248]
  41ec64:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ec68:	mov	x2, #0x7                   	// #7
  41ec6c:	add	x1, x1, #0x9d0
  41ec70:	mov	x0, x23
  41ec74:	bl	401a50 <strncmp@plt>
  41ec78:	cbnz	w0, 41e92c <ferror@plt+0x1cbec>
  41ec7c:	ldr	x22, [sp, #232]
  41ec80:	cmp	w22, #0x1
  41ec84:	b.le	41f050 <ferror@plt+0x1d310>
  41ec88:	cmp	x22, w22, sxtw
  41ec8c:	b.ne	41f050 <ferror@plt+0x1d310>  // b.any
  41ec90:	ldr	x0, [sp, #240]
  41ec94:	cmp	x0, #0x67
  41ec98:	b.eq	420c2c <ferror@plt+0x1eeec>  // b.none
  41ec9c:	b.hi	41effc <ferror@plt+0x1d2bc>  // b.pmore
  41eca0:	cmp	x0, #0x6
  41eca4:	b.eq	420be8 <ferror@plt+0x1eea8>  // b.none
  41eca8:	b.ls	41f8c0 <ferror@plt+0x1db80>  // b.plast
  41ecac:	cmp	x0, #0x65
  41ecb0:	b.eq	4205e8 <ferror@plt+0x1e8a8>  // b.none
  41ecb4:	cmp	x0, #0x66
  41ecb8:	b.ne	420314 <ferror@plt+0x1e5d4>  // b.any
  41ecbc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ecc0:	add	x1, x1, #0xf30
  41ecc4:	mov	w2, #0x5                   	// #5
  41ecc8:	mov	x0, #0x0                   	// #0
  41eccc:	bl	401c70 <dcgettext@plt>
  41ecd0:	ldr	x2, [sp, #256]
  41ecd4:	mov	w1, w22
  41ecd8:	bl	401cc0 <printf@plt>
  41ecdc:	b	41e9e8 <ferror@plt+0x1cca8>
  41ece0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ece4:	mov	x0, x23
  41ece8:	add	x1, x1, #0xb00
  41ecec:	mov	x2, #0x7                   	// #7
  41ecf0:	bl	401a50 <strncmp@plt>
  41ecf4:	cbz	w0, 41f354 <ferror@plt+0x1d614>
  41ecf8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41ecfc:	mov	x0, x23
  41ed00:	add	x1, x1, #0x3c8
  41ed04:	mov	x2, #0x4                   	// #4
  41ed08:	bl	401a50 <strncmp@plt>
  41ed0c:	cbz	w0, 41f5e4 <ferror@plt+0x1d8a4>
  41ed10:	ldrb	w0, [x23]
  41ed14:	subs	w0, w0, #0x47
  41ed18:	b.ne	41ed24 <ferror@plt+0x1cfe4>  // b.any
  41ed1c:	ldrb	w0, [x23, #1]
  41ed20:	sub	w0, w0, #0x41
  41ed24:	ldr	x22, [sp, #232]
  41ed28:	cbnz	w0, 41ef0c <ferror@plt+0x1d1cc>
  41ed2c:	ldrb	w1, [x23, #2]
  41ed30:	mov	x0, x20
  41ed34:	bl	401bf0 <strchr@plt>
  41ed38:	cbz	x0, 41ef0c <ferror@plt+0x1d1cc>
  41ed3c:	ldr	x23, [sp, #240]
  41ed40:	sub	x0, x23, #0x100
  41ed44:	cmp	x0, #0x1
  41ed48:	b.ls	41ed68 <ferror@plt+0x1d028>  // b.plast
  41ed4c:	cbnz	x22, 41ef20 <ferror@plt+0x1d1e0>
  41ed50:	ldr	x0, [sp, #112]
  41ed54:	ldr	w0, [x0]
  41ed58:	cbz	w0, 41e9e8 <ferror@plt+0x1cca8>
  41ed5c:	mov	w0, #0xa                   	// #10
  41ed60:	bl	401cf0 <putchar@plt>
  41ed64:	b	41e9e8 <ferror@plt+0x1cca8>
  41ed68:	cmp	x22, #0x8
  41ed6c:	b.eq	4207d8 <ferror@plt+0x1ea98>  // b.none
  41ed70:	b.hi	41ee20 <ferror@plt+0x1d0e0>  // b.pmore
  41ed74:	cbz	x22, 420704 <ferror@plt+0x1e9c4>
  41ed78:	cmp	x22, #0x4
  41ed7c:	b.ne	420730 <ferror@plt+0x1e9f0>  // b.any
  41ed80:	ldr	x2, [x28]
  41ed84:	mov	w1, w22
  41ed88:	ldr	x0, [sp, #256]
  41ed8c:	mov	w22, #0x1                   	// #1
  41ed90:	mov	x20, #0x0                   	// #0
  41ed94:	blr	x2
  41ed98:	mov	x28, x0
  41ed9c:	cmp	x23, #0x100
  41eda0:	add	x3, sp, #0xd8
  41eda4:	cset	w24, eq  // eq = none
  41eda8:	mov	x1, x28
  41edac:	mov	w2, w24
  41edb0:	mov	x0, x21
  41edb4:	str	xzr, [sp, #216]
  41edb8:	bl	406508 <ferror@plt+0x47c8>
  41edbc:	cmp	x0, #0x0
  41edc0:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  41edc4:	b.ne	420974 <ferror@plt+0x1ec34>  // b.any
  41edc8:	cmp	x0, #0x0
  41edcc:	cset	w4, ne  // ne = any
  41edd0:	cmp	w4, #0x0
  41edd4:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  41edd8:	b.ne	420778 <ferror@plt+0x1ea38>  // b.any
  41eddc:	cmp	x23, #0x100
  41ede0:	b.eq	420828 <ferror@plt+0x1eae8>  // b.none
  41ede4:	adrp	x22, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41ede8:	add	x22, x22, #0x520
  41edec:	mov	w2, #0x5                   	// #5
  41edf0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41edf4:	mov	x0, #0x0                   	// #0
  41edf8:	add	x1, x1, #0x5b0
  41edfc:	str	w4, [sp, #112]
  41ee00:	bl	401c70 <dcgettext@plt>
  41ee04:	mov	x1, x28
  41ee08:	bl	401cc0 <printf@plt>
  41ee0c:	str	x28, [x22, #264]
  41ee10:	ldr	w4, [sp, #112]
  41ee14:	cbnz	x20, 4208dc <ferror@plt+0x1eb9c>
  41ee18:	cbnz	w4, 4207b0 <ferror@plt+0x1ea70>
  41ee1c:	b	41ed5c <ferror@plt+0x1d01c>
  41ee20:	cmp	x22, #0x10
  41ee24:	b.ne	420730 <ferror@plt+0x1e9f0>  // b.any
  41ee28:	ldr	x2, [x28]
  41ee2c:	mov	w1, #0x8                   	// #8
  41ee30:	ldr	x0, [sp, #256]
  41ee34:	blr	x2
  41ee38:	ldr	x2, [x28]
  41ee3c:	mov	x28, x0
  41ee40:	ldr	x0, [sp, #256]
  41ee44:	mov	w1, #0x8                   	// #8
  41ee48:	add	x0, x0, #0x8
  41ee4c:	blr	x2
  41ee50:	cmp	x0, #0x0
  41ee54:	mov	x20, x0
  41ee58:	cset	w22, eq  // eq = none
  41ee5c:	b	41ed9c <ferror@plt+0x1d05c>
  41ee60:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ee64:	mov	x0, x27
  41ee68:	add	x1, x1, #0x788
  41ee6c:	mov	x2, #0x7                   	// #7
  41ee70:	bl	401a50 <strncmp@plt>
  41ee74:	cbz	w0, 41f284 <ferror@plt+0x1d544>
  41ee78:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ee7c:	mov	x0, x27
  41ee80:	add	x1, x1, #0x918
  41ee84:	mov	x2, #0xb                   	// #11
  41ee88:	bl	401a50 <strncmp@plt>
  41ee8c:	cbz	w0, 41f574 <ferror@plt+0x1d834>
  41ee90:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ee94:	mov	x0, x27
  41ee98:	add	x1, x1, #0x9c0
  41ee9c:	mov	x2, #0x6                   	// #6
  41eea0:	bl	401a50 <strncmp@plt>
  41eea4:	cbz	w0, 41f8a4 <ferror@plt+0x1db64>
  41eea8:	cmp	w20, #0x50
  41eeac:	b.ne	41eebc <ferror@plt+0x1d17c>  // b.any
  41eeb0:	ldrb	w0, [x27, #1]
  41eeb4:	cmp	w0, #0x61
  41eeb8:	b.eq	41f898 <ferror@plt+0x1db58>  // b.none
  41eebc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41eec0:	mov	x0, x27
  41eec4:	add	x1, x1, #0x9c8
  41eec8:	mov	x2, #0x4                   	// #4
  41eecc:	bl	401a50 <strncmp@plt>
  41eed0:	cbnz	w0, 41f928 <ferror@plt+0x1dbe8>
  41eed4:	add	x23, x27, #0x4
  41eed8:	adrp	x4, 44b000 <warn@@Base+0x46c0>
  41eedc:	add	x27, x4, #0x8a8
  41eee0:	b	41e888 <ferror@plt+0x1cb48>
  41eee4:	mov	x26, #0x0                   	// #0
  41eee8:	b	41e82c <ferror@plt+0x1caec>
  41eeec:	mov	x26, #0x0                   	// #0
  41eef0:	ldrh	w0, [x21, #80]
  41eef4:	ldr	w1, [sp, #240]
  41eef8:	bl	408968 <ferror@plt+0x6c28>
  41eefc:	mov	x23, x0
  41ef00:	adrp	x4, 455000 <warn@@Base+0xe6c0>
  41ef04:	add	x27, x4, #0x3f0
  41ef08:	b	41e888 <ferror@plt+0x1cb48>
  41ef0c:	ldrb	w1, [x23]
  41ef10:	mov	x0, x20
  41ef14:	bl	401bf0 <strchr@plt>
  41ef18:	cbnz	x0, 41ed3c <ferror@plt+0x1cffc>
  41ef1c:	cbz	x22, 41ed50 <ferror@plt+0x1d010>
  41ef20:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41ef24:	add	x1, x1, #0x5e0
  41ef28:	mov	w2, #0x5                   	// #5
  41ef2c:	mov	x0, #0x0                   	// #0
  41ef30:	bl	401c70 <dcgettext@plt>
  41ef34:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  41ef38:	bl	401cc0 <printf@plt>
  41ef3c:	add	x22, x22, #0x2d0
  41ef40:	ldr	x0, [sp, #232]
  41ef44:	mov	x20, #0x0                   	// #0
  41ef48:	cbz	x0, 41ef70 <ferror@plt+0x1d230>
  41ef4c:	nop
  41ef50:	ldr	x1, [sp, #256]
  41ef54:	mov	x0, x22
  41ef58:	ldrb	w1, [x1, x20]
  41ef5c:	add	x20, x20, #0x1
  41ef60:	bl	401cc0 <printf@plt>
  41ef64:	ldr	x0, [sp, #232]
  41ef68:	cmp	x20, x0
  41ef6c:	b.cc	41ef50 <ferror@plt+0x1d210>  // b.lo, b.ul, b.last
  41ef70:	ldr	x0, [sp, #112]
  41ef74:	ldr	w0, [x0]
  41ef78:	cbnz	w0, 41ed5c <ferror@plt+0x1d01c>
  41ef7c:	mov	w0, #0xa                   	// #10
  41ef80:	bl	401cf0 <putchar@plt>
  41ef84:	b	41ed50 <ferror@plt+0x1d010>
  41ef88:	cmp	w20, #0x1
  41ef8c:	b.ne	41fd8c <ferror@plt+0x1e04c>  // b.any
  41ef90:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41ef94:	mov	w2, #0x5                   	// #5
  41ef98:	add	x1, x1, #0x680
  41ef9c:	mov	x0, #0x0                   	// #0
  41efa0:	bl	401c70 <dcgettext@plt>
  41efa4:	mov	x23, x0
  41efa8:	b	41e888 <ferror@plt+0x1cb48>
  41efac:	cmp	w20, #0x100
  41efb0:	b.eq	41fdfc <ferror@plt+0x1e0bc>  // b.none
  41efb4:	cmp	w20, #0x101
  41efb8:	b.ne	41efd8 <ferror@plt+0x1d298>  // b.any
  41efbc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41efc0:	mov	w2, #0x5                   	// #5
  41efc4:	add	x1, x1, #0x768
  41efc8:	mov	x0, #0x0                   	// #0
  41efcc:	bl	401c70 <dcgettext@plt>
  41efd0:	mov	x23, x0
  41efd4:	b	41e888 <ferror@plt+0x1cb48>
  41efd8:	cmp	w20, #0x5
  41efdc:	b.ne	41fd8c <ferror@plt+0x1e04c>  // b.any
  41efe0:	mov	w2, w20
  41efe4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41efe8:	mov	x0, #0x0                   	// #0
  41efec:	add	x1, x1, #0x730
  41eff0:	bl	401c70 <dcgettext@plt>
  41eff4:	mov	x23, x0
  41eff8:	b	41e888 <ferror@plt+0x1cb48>
  41effc:	cmp	x0, #0x6b
  41f000:	b.eq	420c3c <ferror@plt+0x1eefc>  // b.none
  41f004:	b.ls	41f8e0 <ferror@plt+0x1dba0>  // b.plast
  41f008:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f00c:	cmp	x0, #0x6c
  41f010:	add	x1, x1, #0xe98
  41f014:	b.ne	420314 <ferror@plt+0x1e5d4>  // b.any
  41f018:	mov	w2, #0x5                   	// #5
  41f01c:	mov	x0, #0x0                   	// #0
  41f020:	bl	401c70 <dcgettext@plt>
  41f024:	bl	401cc0 <printf@plt>
  41f028:	cmp	w22, #0x7
  41f02c:	b.le	41f050 <ferror@plt+0x1d310>
  41f030:	ldr	x2, [x28]
  41f034:	mov	w1, #0x8                   	// #8
  41f038:	ldr	x0, [sp, #256]
  41f03c:	blr	x2
  41f040:	bl	404ba8 <ferror@plt+0x2e68>
  41f044:	mov	w0, #0xa                   	// #10
  41f048:	bl	401cf0 <putchar@plt>
  41f04c:	b	41e9e8 <ferror@plt+0x1cca8>
  41f050:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f054:	add	x1, x1, #0xfa0
  41f058:	mov	w2, #0x5                   	// #5
  41f05c:	mov	x0, #0x0                   	// #0
  41f060:	bl	401c70 <dcgettext@plt>
  41f064:	str	wzr, [sp, #148]
  41f068:	bl	401cc0 <printf@plt>
  41f06c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f070:	add	x1, x1, #0xfc8
  41f074:	mov	w2, #0x5                   	// #5
  41f078:	mov	x0, #0x0                   	// #0
  41f07c:	bl	401c70 <dcgettext@plt>
  41f080:	bl	446368 <error@@Base>
  41f084:	b	41e9e8 <ferror@plt+0x1cca8>
  41f088:	cmp	x2, #0x4
  41f08c:	b.eq	41ff58 <ferror@plt+0x1e218>  // b.none
  41f090:	cmp	x2, #0x5
  41f094:	b.ne	41ffa4 <ferror@plt+0x1e264>  // b.any
  41f098:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41f09c:	mov	w4, #0x4                   	// #4
  41f0a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f0a4:	mov	w3, #0x8                   	// #8
  41f0a8:	ldr	w5, [x0, #1056]
  41f0ac:	add	x1, x1, #0xc0
  41f0b0:	mov	x0, #0x0                   	// #0
  41f0b4:	cmp	w5, #0x0
  41f0b8:	csel	w3, w4, w3, ne  // ne = any
  41f0bc:	str	w3, [sp, #152]
  41f0c0:	mov	w23, w3
  41f0c4:	ldr	x22, [sp, #232]
  41f0c8:	ldr	x20, [sp, #256]
  41f0cc:	bl	401c70 <dcgettext@plt>
  41f0d0:	bl	401cc0 <printf@plt>
  41f0d4:	ldr	x0, [sp, #232]
  41f0d8:	cmp	x0, #0x7
  41f0dc:	b.ls	41fd5c <ferror@plt+0x1e01c>  // b.plast
  41f0e0:	mov	w2, w23
  41f0e4:	udiv	x1, x0, x2
  41f0e8:	msub	x0, x1, x2, x0
  41f0ec:	cbnz	x0, 41fd5c <ferror@plt+0x1e01c>
  41f0f0:	add	x27, x20, x22
  41f0f4:	cmp	x20, x27
  41f0f8:	b.cs	41ed5c <ferror@plt+0x1d01c>  // b.hs, b.nlast
  41f0fc:	cmp	x22, #0x7
  41f100:	b.hi	41f1bc <ferror@plt+0x1d47c>  // b.pmore
  41f104:	b	420e58 <ferror@plt+0x1f118>
  41f108:	ldrh	w0, [x21, #82]
  41f10c:	cmp	w0, #0x3e
  41f110:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  41f114:	ccmp	w0, #0x3, #0x4, ne  // ne = any
  41f118:	b.ne	4202a0 <ferror@plt+0x1e560>  // b.any
  41f11c:	cmp	w23, #0x4
  41f120:	b.eq	420348 <ferror@plt+0x1e608>  // b.none
  41f124:	mov	w0, #0x8000                	// #32768
  41f128:	movk	w0, #0xc000, lsl #16
  41f12c:	cmp	w22, w0
  41f130:	b.eq	420d60 <ferror@plt+0x1f020>  // b.none
  41f134:	b.hi	41fe44 <ferror@plt+0x1e104>  // b.pmore
  41f138:	mov	w0, #0xc0000001            	// #-1073741823
  41f13c:	cmp	w22, w0
  41f140:	b.eq	420d60 <ferror@plt+0x1f020>  // b.none
  41f144:	add	w0, w0, #0x1
  41f148:	cmp	w22, w0
  41f14c:	b.ne	41fe18 <ferror@plt+0x1e0d8>  // b.any
  41f150:	mov	w2, #0x5                   	// #5
  41f154:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f158:	mov	x0, #0x0                   	// #0
  41f15c:	add	x1, x1, #0x148
  41f160:	bl	401c70 <dcgettext@plt>
  41f164:	mov	w1, w23
  41f168:	bl	401cc0 <printf@plt>
  41f16c:	nop
  41f170:	ldr	w1, [sp, #152]
  41f174:	sub	w0, w1, #0x1
  41f178:	neg	w20, w1
  41f17c:	add	w23, w0, w23
  41f180:	and	w20, w23, w20
  41f184:	add	x20, x24, x20
  41f188:	cmp	x27, x20
  41f18c:	b.eq	41ed5c <ferror@plt+0x1d01c>  // b.none
  41f190:	ldr	x0, [sp, #112]
  41f194:	ldr	w0, [x0]
  41f198:	cbz	w0, 41fd7c <ferror@plt+0x1e03c>
  41f19c:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  41f1a0:	add	x0, x0, #0x7a8
  41f1a4:	bl	401cc0 <printf@plt>
  41f1a8:	cmp	x27, x20
  41f1ac:	b.ls	41ed5c <ferror@plt+0x1d01c>  // b.plast
  41f1b0:	sub	x0, x27, x20
  41f1b4:	cmp	x0, #0x7
  41f1b8:	b.ls	420e58 <ferror@plt+0x1f118>  // b.plast
  41f1bc:	ldr	x2, [x28]
  41f1c0:	mov	w1, #0x4                   	// #4
  41f1c4:	mov	x0, x20
  41f1c8:	add	x24, x20, #0x8
  41f1cc:	blr	x2
  41f1d0:	mov	x22, x0
  41f1d4:	ldr	x2, [x28]
  41f1d8:	add	x0, x20, #0x4
  41f1dc:	mov	w1, #0x4                   	// #4
  41f1e0:	blr	x2
  41f1e4:	mov	x23, x0
  41f1e8:	sub	x0, x27, x24
  41f1ec:	cmp	x0, w23, uxtw
  41f1f0:	b.cc	420e34 <ferror@plt+0x1f0f4>  // b.lo, b.ul, b.last
  41f1f4:	mov	w0, #0x40000000            	// #1073741824
  41f1f8:	add	w0, w0, w22
  41f1fc:	mov	w1, #0x1fffffff            	// #536870911
  41f200:	cmp	w0, w1
  41f204:	b.ls	41f108 <ferror@plt+0x1d3c8>  // b.plast
  41f208:	cmp	w22, #0x1
  41f20c:	b.eq	420258 <ferror@plt+0x1e518>  // b.none
  41f210:	cmp	w22, #0x2
  41f214:	b.eq	420228 <ferror@plt+0x1e4e8>  // b.none
  41f218:	mov	w0, #0xbfffffff            	// #-1073741825
  41f21c:	cmp	w22, w0
  41f220:	b.hi	42031c <ferror@plt+0x1e5dc>  // b.pmore
  41f224:	mov	w2, #0x5                   	// #5
  41f228:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f22c:	mov	x0, #0x0                   	// #0
  41f230:	add	x1, x1, #0x288
  41f234:	bl	401c70 <dcgettext@plt>
  41f238:	mov	w1, w22
  41f23c:	bl	401cc0 <printf@plt>
  41f240:	cbz	w23, 41f278 <ferror@plt+0x1d538>
  41f244:	add	x20, x20, #0x9
  41f248:	sub	w0, w23, #0x1
  41f24c:	add	x0, x20, x0
  41f250:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  41f254:	mov	x20, x24
  41f258:	add	x22, x22, #0x2d0
  41f25c:	str	x0, [sp, #128]
  41f260:	ldrb	w1, [x20], #1
  41f264:	mov	x0, x22
  41f268:	bl	401cc0 <printf@plt>
  41f26c:	ldr	x0, [sp, #128]
  41f270:	cmp	x0, x20
  41f274:	b.ne	41f260 <ferror@plt+0x1d520>  // b.any
  41f278:	mov	w0, #0x3e                  	// #62
  41f27c:	bl	401cf0 <putchar@plt>
  41f280:	b	41f170 <ferror@plt+0x1d430>
  41f284:	ldr	x1, [sp, #240]
  41f288:	cmp	w1, #0xc
  41f28c:	b.eq	420528 <ferror@plt+0x1e7e8>  // b.none
  41f290:	b.hi	41f2c4 <ferror@plt+0x1d584>  // b.pmore
  41f294:	cmp	w1, #0x9
  41f298:	b.eq	42050c <ferror@plt+0x1e7cc>  // b.none
  41f29c:	b.ls	41f2fc <ferror@plt+0x1d5bc>  // b.plast
  41f2a0:	cmp	w1, #0xa
  41f2a4:	b.eq	420598 <ferror@plt+0x1e858>  // b.none
  41f2a8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f2ac:	mov	w2, #0x5                   	// #5
  41f2b0:	add	x1, x1, #0x810
  41f2b4:	mov	x0, #0x0                   	// #0
  41f2b8:	bl	401c70 <dcgettext@plt>
  41f2bc:	mov	x23, x0
  41f2c0:	b	41e888 <ferror@plt+0x1cb48>
  41f2c4:	cmp	w1, #0xf
  41f2c8:	b.eq	4204bc <ferror@plt+0x1e77c>  // b.none
  41f2cc:	b.ls	41f328 <ferror@plt+0x1d5e8>  // b.plast
  41f2d0:	cmp	w1, #0x10
  41f2d4:	b.eq	420560 <ferror@plt+0x1e820>  // b.none
  41f2d8:	cmp	w1, #0x11
  41f2dc:	b.ne	4204ac <ferror@plt+0x1e76c>  // b.any
  41f2e0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f2e4:	mov	w2, #0x5                   	// #5
  41f2e8:	add	x1, x1, #0x8f0
  41f2ec:	mov	x0, #0x0                   	// #0
  41f2f0:	bl	401c70 <dcgettext@plt>
  41f2f4:	mov	x23, x0
  41f2f8:	b	41e888 <ferror@plt+0x1cb48>
  41f2fc:	cmp	w1, #0x7
  41f300:	b.eq	420544 <ferror@plt+0x1e804>  // b.none
  41f304:	cmp	w1, #0x8
  41f308:	b.ne	4204ac <ferror@plt+0x1e76c>  // b.any
  41f30c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f310:	mov	w2, #0x5                   	// #5
  41f314:	add	x1, x1, #0x7b0
  41f318:	mov	x0, #0x0                   	// #0
  41f31c:	bl	401c70 <dcgettext@plt>
  41f320:	mov	x23, x0
  41f324:	b	41e888 <ferror@plt+0x1cb48>
  41f328:	cmp	w1, #0xd
  41f32c:	b.eq	42057c <ferror@plt+0x1e83c>  // b.none
  41f330:	cmp	w1, #0xe
  41f334:	b.ne	4204ac <ferror@plt+0x1e76c>  // b.any
  41f338:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f33c:	mov	w2, #0x5                   	// #5
  41f340:	add	x1, x1, #0x880
  41f344:	mov	x0, #0x0                   	// #0
  41f348:	bl	401c70 <dcgettext@plt>
  41f34c:	mov	x23, x0
  41f350:	b	41e888 <ferror@plt+0x1cb48>
  41f354:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  41f358:	mov	x0, #0xc                   	// #12
  41f35c:	ldr	x20, [sp, #232]
  41f360:	mov	x4, #0x18                  	// #24
  41f364:	ldr	w1, [x1, #1056]
  41f368:	mov	x2, #0x4                   	// #4
  41f36c:	mov	x3, #0x8                   	// #8
  41f370:	cmp	w1, #0x0
  41f374:	csel	x0, x0, x4, ne  // ne = any
  41f378:	csel	x24, x2, x3, ne  // ne = any
  41f37c:	cmp	x20, x0
  41f380:	b.cc	41f53c <ferror@plt+0x1d7fc>  // b.lo, b.ul, b.last
  41f384:	ldr	x3, [x28]
  41f388:	mov	w1, w24
  41f38c:	ldr	x23, [sp, #256]
  41f390:	mov	x0, x23
  41f394:	blr	x3
  41f398:	ldr	x3, [x28]
  41f39c:	add	x20, x23, x20
  41f3a0:	add	x23, x23, x24
  41f3a4:	mov	w1, w24
  41f3a8:	mov	x22, x0
  41f3ac:	mov	x0, x23
  41f3b0:	blr	x3
  41f3b4:	add	x27, x23, x24
  41f3b8:	ldr	x3, [x28]
  41f3bc:	mov	x23, x0
  41f3c0:	mov	w1, w24
  41f3c4:	mov	x0, x27
  41f3c8:	add	x27, x27, x24
  41f3cc:	blr	x3
  41f3d0:	mov	x28, x0
  41f3d4:	cmp	x20, x27
  41f3d8:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f3dc:	sub	x1, x20, x27
  41f3e0:	mov	x0, x27
  41f3e4:	mov	x24, x1
  41f3e8:	bl	401940 <strnlen@plt>
  41f3ec:	cmp	x24, x0
  41f3f0:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f3f4:	add	x0, x0, #0x1
  41f3f8:	add	x24, x27, x0
  41f3fc:	cmp	x20, x24
  41f400:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f404:	sub	x1, x20, x24
  41f408:	mov	x0, x24
  41f40c:	str	x1, [sp, #112]
  41f410:	bl	401940 <strnlen@plt>
  41f414:	ldr	x1, [sp, #112]
  41f418:	cmp	x1, x0
  41f41c:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f420:	add	x0, x0, #0x1
  41f424:	add	x4, x24, x0
  41f428:	cmp	x20, x4
  41f42c:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f430:	sub	x1, x20, x4
  41f434:	mov	x0, x4
  41f438:	str	x1, [sp, #112]
  41f43c:	str	x4, [sp, #128]
  41f440:	bl	401940 <strnlen@plt>
  41f444:	ldr	x1, [sp, #112]
  41f448:	cmp	x1, x0
  41f44c:	b.ls	41f53c <ferror@plt+0x1d7fc>  // b.plast
  41f450:	ldr	x4, [sp, #128]
  41f454:	add	x0, x0, #0x1
  41f458:	mov	w2, #0x5                   	// #5
  41f45c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f460:	add	x3, x4, x0
  41f464:	add	x1, x1, #0x2f8
  41f468:	mov	x0, #0x0                   	// #0
  41f46c:	str	x3, [sp, #112]
  41f470:	bl	401c70 <dcgettext@plt>
  41f474:	mov	x1, x27
  41f478:	bl	401cc0 <printf@plt>
  41f47c:	mov	w2, #0x5                   	// #5
  41f480:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f484:	mov	x0, #0x0                   	// #0
  41f488:	add	x1, x1, #0x310
  41f48c:	bl	401c70 <dcgettext@plt>
  41f490:	mov	x1, x24
  41f494:	bl	401cc0 <printf@plt>
  41f498:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f49c:	add	x1, x1, #0x320
  41f4a0:	mov	w2, #0x5                   	// #5
  41f4a4:	mov	x0, #0x0                   	// #0
  41f4a8:	bl	401c70 <dcgettext@plt>
  41f4ac:	bl	401cc0 <printf@plt>
  41f4b0:	mov	w1, #0x5                   	// #5
  41f4b4:	mov	x0, x22
  41f4b8:	bl	4040e0 <ferror@plt+0x23a0>
  41f4bc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f4c0:	add	x1, x1, #0x330
  41f4c4:	mov	w2, #0x5                   	// #5
  41f4c8:	mov	x0, #0x0                   	// #0
  41f4cc:	bl	401c70 <dcgettext@plt>
  41f4d0:	bl	401cc0 <printf@plt>
  41f4d4:	mov	w1, #0x5                   	// #5
  41f4d8:	mov	x0, x23
  41f4dc:	bl	4040e0 <ferror@plt+0x23a0>
  41f4e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f4e4:	add	x1, x1, #0x340
  41f4e8:	mov	w2, #0x5                   	// #5
  41f4ec:	mov	x0, #0x0                   	// #0
  41f4f0:	bl	401c70 <dcgettext@plt>
  41f4f4:	bl	401cc0 <printf@plt>
  41f4f8:	mov	w1, #0x5                   	// #5
  41f4fc:	mov	x0, x28
  41f500:	bl	4040e0 <ferror@plt+0x23a0>
  41f504:	mov	w0, #0xa                   	// #10
  41f508:	bl	401cf0 <putchar@plt>
  41f50c:	mov	w2, #0x5                   	// #5
  41f510:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f514:	mov	x0, #0x0                   	// #0
  41f518:	add	x1, x1, #0x350
  41f51c:	bl	401c70 <dcgettext@plt>
  41f520:	ldr	x4, [sp, #128]
  41f524:	mov	x1, x4
  41f528:	bl	401cc0 <printf@plt>
  41f52c:	ldr	x3, [sp, #112]
  41f530:	cmp	x20, x3
  41f534:	cset	w0, eq  // eq = none
  41f538:	b	41f8ac <ferror@plt+0x1db6c>
  41f53c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f540:	add	x1, x1, #0x368
  41f544:	mov	w2, #0x5                   	// #5
  41f548:	mov	x0, #0x0                   	// #0
  41f54c:	bl	401c70 <dcgettext@plt>
  41f550:	str	wzr, [sp, #148]
  41f554:	bl	401cc0 <printf@plt>
  41f558:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f55c:	add	x1, x1, #0x390
  41f560:	mov	w2, #0x5                   	// #5
  41f564:	mov	x0, #0x0                   	// #0
  41f568:	bl	401c70 <dcgettext@plt>
  41f56c:	bl	446368 <error@@Base>
  41f570:	b	41e9e8 <ferror@plt+0x1cca8>
  41f574:	ldr	x20, [sp, #240]
  41f578:	cmp	w20, #0x1
  41f57c:	b.eq	420204 <ferror@plt+0x1e4c4>  // b.none
  41f580:	cmp	w20, #0x1f
  41f584:	b.ls	4202dc <ferror@plt+0x1e59c>  // b.plast
  41f588:	ldrh	w2, [x21, #82]
  41f58c:	cmp	w2, #0x2b
  41f590:	b.hi	41f99c <ferror@plt+0x1dc5c>  // b.pmore
  41f594:	cmp	w2, #0x1
  41f598:	b.ls	41f5b8 <ferror@plt+0x1d878>  // b.plast
  41f59c:	mov	x0, #0x1                   	// #1
  41f5a0:	mov	w1, #0x40004               	// #262148
  41f5a4:	movk	x1, #0xa00, lsl #32
  41f5a8:	lsl	x0, x0, x2
  41f5ac:	tst	x0, x1
  41f5b0:	b.ne	41f9a8 <ferror@plt+0x1dc68>  // b.any
  41f5b4:	tbnz	x0, #42, 4201a4 <ferror@plt+0x1e464>
  41f5b8:	cmp	w20, #0x21
  41f5bc:	b.eq	41fd40 <ferror@plt+0x1e000>  // b.none
  41f5c0:	cmp	w20, #0x23
  41f5c4:	b.ne	41f9b8 <ferror@plt+0x1dc78>  // b.any
  41f5c8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f5cc:	mov	w2, #0x5                   	// #5
  41f5d0:	add	x1, x1, #0x968
  41f5d4:	mov	x0, #0x0                   	// #0
  41f5d8:	bl	401c70 <dcgettext@plt>
  41f5dc:	mov	x23, x0
  41f5e0:	b	41e888 <ferror@plt+0x1cb48>
  41f5e4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  41f5e8:	mov	w7, #0x4                   	// #4
  41f5ec:	ldr	x1, [sp, #240]
  41f5f0:	mov	w2, #0x8                   	// #8
  41f5f4:	ldr	w3, [x0, #1056]
  41f5f8:	mov	x0, #0x4c45                	// #19525
  41f5fc:	movk	x0, #0x4649, lsl #16
  41f600:	cmp	w3, #0x0
  41f604:	csel	w24, w7, w2, ne  // ne = any
  41f608:	cmp	x1, x0
  41f60c:	b.ne	41ed50 <ferror@plt+0x1d010>  // b.any
  41f610:	ldr	x1, [sp, #232]
  41f614:	lsl	w3, w24, #1
  41f618:	mov	x23, x3
  41f61c:	cmp	x1, w3, uxtw
  41f620:	b.cc	42076c <ferror@plt+0x1ea2c>  // b.lo, b.ul, b.last
  41f624:	ldr	x0, [sp, #256]
  41f628:	add	x1, x0, x1
  41f62c:	str	x1, [sp, #160]
  41f630:	ldurb	w1, [x1, #-1]
  41f634:	cbnz	w1, 420aa4 <ferror@plt+0x1ed64>
  41f638:	ldr	x2, [x28]
  41f63c:	mov	w27, w24
  41f640:	mov	w1, w24
  41f644:	add	x20, x0, x27
  41f648:	str	x3, [sp, #128]
  41f64c:	str	x27, [sp, #168]
  41f650:	blr	x2
  41f654:	ldr	x2, [x28]
  41f658:	mov	x10, x0
  41f65c:	mov	w1, w24
  41f660:	mov	x0, x20
  41f664:	str	x10, [sp, #112]
  41f668:	blr	x2
  41f66c:	mov	x4, x0
  41f670:	ldr	x3, [sp, #128]
  41f674:	add	w1, w23, w24
  41f678:	ldr	x10, [sp, #112]
  41f67c:	mvn	x2, x3
  41f680:	udiv	x1, x2, x1
  41f684:	cmp	x10, x1
  41f688:	b.hi	4202d0 <ferror@plt+0x1e590>  // b.pmore
  41f68c:	add	x0, x27, x27, lsl #1
  41f690:	mov	x1, x0
  41f694:	str	x1, [sp, #184]
  41f698:	mul	x27, x10, x0
  41f69c:	ldr	x0, [sp, #232]
  41f6a0:	add	x1, x3, x27
  41f6a4:	cmp	x0, x1
  41f6a8:	b.cc	4202d0 <ferror@plt+0x1e590>  // b.lo, b.ul, b.last
  41f6ac:	mov	w2, #0x5                   	// #5
  41f6b0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f6b4:	mov	x0, #0x0                   	// #0
  41f6b8:	add	x1, x1, #0x468
  41f6bc:	str	x4, [sp, #112]
  41f6c0:	str	x10, [sp, #200]
  41f6c4:	bl	401c70 <dcgettext@plt>
  41f6c8:	ldr	x1, [sp, #168]
  41f6cc:	add	x20, x20, x1
  41f6d0:	bl	401cc0 <printf@plt>
  41f6d4:	add	x27, x20, x27
  41f6d8:	ldr	x4, [sp, #112]
  41f6dc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41f6e0:	add	x0, x0, #0x940
  41f6e4:	mov	x1, x4
  41f6e8:	bl	401cc0 <printf@plt>
  41f6ec:	add	w5, w23, #0x4
  41f6f0:	mov	w0, #0xa                   	// #10
  41f6f4:	str	w5, [sp, #192]
  41f6f8:	bl	401cf0 <putchar@plt>
  41f6fc:	mov	w2, #0x5                   	// #5
  41f700:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f704:	mov	x0, #0x0                   	// #0
  41f708:	add	x1, x1, #0x478
  41f70c:	bl	401c70 <dcgettext@plt>
  41f710:	mov	x11, x0
  41f714:	mov	w2, #0x5                   	// #5
  41f718:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f71c:	mov	x0, #0x0                   	// #0
  41f720:	add	x1, x1, #0x488
  41f724:	str	x11, [sp, #152]
  41f728:	bl	401c70 <dcgettext@plt>
  41f72c:	mov	x12, x0
  41f730:	mov	w2, #0x5                   	// #5
  41f734:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f738:	mov	x0, #0x0                   	// #0
  41f73c:	add	x1, x1, #0x490
  41f740:	str	x12, [sp, #128]
  41f744:	bl	401c70 <dcgettext@plt>
  41f748:	mov	x4, x0
  41f74c:	mov	w2, #0x5                   	// #5
  41f750:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41f754:	mov	x0, #0x0                   	// #0
  41f758:	add	x1, x1, #0x498
  41f75c:	str	x4, [sp, #112]
  41f760:	bl	401c70 <dcgettext@plt>
  41f764:	ldr	w5, [sp, #192]
  41f768:	mov	x6, x0
  41f76c:	ldr	x4, [sp, #112]
  41f770:	add	w1, w23, #0x2
  41f774:	ldr	x12, [sp, #128]
  41f778:	mov	w3, w5
  41f77c:	ldr	x11, [sp, #152]
  41f780:	mov	x2, x12
  41f784:	ldr	x10, [sp, #200]
  41f788:	mov	x0, x11
  41f78c:	str	x10, [sp, #112]
  41f790:	sub	x23, x10, #0x1
  41f794:	bl	401cc0 <printf@plt>
  41f798:	ldr	x10, [sp, #112]
  41f79c:	cbz	x10, 41e9e8 <ferror@plt+0x1cca8>
  41f7a0:	ldr	x0, [sp, #160]
  41f7a4:	cmp	x0, x27
  41f7a8:	b.eq	41eb5c <ferror@plt+0x1ce1c>  // b.none
  41f7ac:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  41f7b0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  41f7b4:	add	x1, x1, #0x720
  41f7b8:	add	x0, x0, #0x4d8
  41f7bc:	stp	x1, x0, [sp, #192]
  41f7c0:	b	41f7d0 <ferror@plt+0x1da90>
  41f7c4:	ldr	x0, [sp, #160]
  41f7c8:	cmp	x0, x27
  41f7cc:	b.eq	41eb5c <ferror@plt+0x1ce1c>  // b.none
  41f7d0:	ldr	x2, [x28]
  41f7d4:	mov	w1, w24
  41f7d8:	mov	x0, x20
  41f7dc:	sub	x23, x23, #0x1
  41f7e0:	blr	x2
  41f7e4:	mov	x4, x0
  41f7e8:	ldr	x2, [x28]
  41f7ec:	mov	w1, w24
  41f7f0:	ldr	x0, [sp, #168]
  41f7f4:	str	x4, [sp, #152]
  41f7f8:	add	x0, x20, x0
  41f7fc:	blr	x2
  41f800:	mov	x3, x0
  41f804:	str	x3, [sp, #128]
  41f808:	ldr	x2, [x28]
  41f80c:	mov	w1, w24
  41f810:	ldr	x3, [sp, #184]
  41f814:	add	x0, x20, w24, uxtw #1
  41f818:	add	x20, x3, x20
  41f81c:	blr	x2
  41f820:	mov	x2, x0
  41f824:	ldr	x0, [sp, #192]
  41f828:	str	x2, [sp, #112]
  41f82c:	bl	401cc0 <printf@plt>
  41f830:	ldr	x4, [sp, #152]
  41f834:	mov	w1, #0x5                   	// #5
  41f838:	mov	x0, x4
  41f83c:	bl	4040e0 <ferror@plt+0x23a0>
  41f840:	mov	x0, x22
  41f844:	bl	401cc0 <printf@plt>
  41f848:	ldr	x3, [sp, #128]
  41f84c:	mov	w1, #0x5                   	// #5
  41f850:	mov	x0, x3
  41f854:	bl	4040e0 <ferror@plt+0x23a0>
  41f858:	mov	x0, x22
  41f85c:	bl	401cc0 <printf@plt>
  41f860:	ldr	x2, [sp, #112]
  41f864:	mov	w1, #0x5                   	// #5
  41f868:	mov	x0, x2
  41f86c:	bl	4040e0 <ferror@plt+0x23a0>
  41f870:	ldr	x0, [sp, #200]
  41f874:	mov	x1, x27
  41f878:	bl	401cc0 <printf@plt>
  41f87c:	mov	x0, x27
  41f880:	bl	401900 <strlen@plt>
  41f884:	add	x0, x0, #0x1
  41f888:	cmn	x23, #0x1
  41f88c:	add	x27, x27, x0
  41f890:	b.ne	41f7c4 <ferror@plt+0x1da84>  // b.any
  41f894:	b	41e9e8 <ferror@plt+0x1cca8>
  41f898:	ldrb	w0, [x27, #2]
  41f89c:	cmp	w0, #0x58
  41f8a0:	b.ne	41eebc <ferror@plt+0x1d17c>  // b.any
  41f8a4:	add	x0, sp, #0xe0
  41f8a8:	bl	4100c0 <ferror@plt+0xe380>
  41f8ac:	cmp	w0, #0x0
  41f8b0:	ldr	w0, [sp, #148]
  41f8b4:	csel	w0, w0, wzr, ne  // ne = any
  41f8b8:	str	w0, [sp, #148]
  41f8bc:	b	41e9e8 <ferror@plt+0x1cca8>
  41f8c0:	cmp	x0, #0x1
  41f8c4:	b.eq	4205f4 <ferror@plt+0x1e8b4>  // b.none
  41f8c8:	cmp	x0, #0x2
  41f8cc:	b.ne	420314 <ferror@plt+0x1e5d4>  // b.any
  41f8d0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f8d4:	mov	w2, #0x5                   	// #5
  41f8d8:	add	x1, x1, #0xe40
  41f8dc:	b	41ecc8 <ferror@plt+0x1cf88>
  41f8e0:	cmp	x0, #0x68
  41f8e4:	b.eq	4206b0 <ferror@plt+0x1e970>  // b.none
  41f8e8:	cmp	x0, #0x6a
  41f8ec:	b.ne	420314 <ferror@plt+0x1e5d4>  // b.any
  41f8f0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f8f4:	mov	w2, #0x5                   	// #5
  41f8f8:	add	x1, x1, #0xf48
  41f8fc:	b	41ecc8 <ferror@plt+0x1cf88>
  41f900:	add	x0, x23, #0x1
  41f904:	bl	401a30 <malloc@plt>
  41f908:	mov	x26, x0
  41f90c:	cbz	x0, 42122c <ferror@plt+0x1f4ec>
  41f910:	mov	x1, x27
  41f914:	mov	x2, x23
  41f918:	mov	x27, x0
  41f91c:	bl	4018d0 <memcpy@plt>
  41f920:	str	x26, [sp, #248]
  41f924:	b	41e81c <ferror@plt+0x1cadc>
  41f928:	mov	x0, x27
  41f92c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f930:	mov	x2, #0x7                   	// #7
  41f934:	add	x1, x1, #0x9d0
  41f938:	bl	401a50 <strncmp@plt>
  41f93c:	ldr	x20, [sp, #240]
  41f940:	cbz	w0, 420084 <ferror@plt+0x1e344>
  41f944:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f948:	mov	x0, x27
  41f94c:	add	x1, x1, #0xb00
  41f950:	mov	x2, #0x7                   	// #7
  41f954:	bl	401a50 <strncmp@plt>
  41f958:	cbnz	w0, 41fcf8 <ferror@plt+0x1dfb8>
  41f95c:	cmp	w20, #0x3
  41f960:	b.eq	420ab0 <ferror@plt+0x1ed70>  // b.none
  41f964:	mov	w2, #0x5                   	// #5
  41f968:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  41f96c:	mov	x0, #0x0                   	// #0
  41f970:	add	x1, x1, #0x3c0
  41f974:	bl	401c70 <dcgettext@plt>
  41f978:	mov	x2, x0
  41f97c:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41f980:	add	x1, x1, #0x520
  41f984:	sub	x0, x1, #0x50
  41f988:	mov	w3, w20
  41f98c:	mov	x23, x0
  41f990:	mov	x1, #0x40                  	// #64
  41f994:	bl	4019e0 <snprintf@plt>
  41f998:	b	41e888 <ferror@plt+0x1cb48>
  41f99c:	mov	w0, #0x9026                	// #36902
  41f9a0:	cmp	w2, w0
  41f9a4:	b.ne	41f5b8 <ferror@plt+0x1d878>  // b.any
  41f9a8:	cmp	w20, #0x20
  41f9ac:	b.eq	41fd40 <ferror@plt+0x1e000>  // b.none
  41f9b0:	cmp	w20, #0x22
  41f9b4:	b.eq	41f5c8 <ferror@plt+0x1d888>  // b.none
  41f9b8:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41f9bc:	add	x0, x0, #0x520
  41f9c0:	sub	x0, x0, #0x90
  41f9c4:	sub	w3, w20, #0x20
  41f9c8:	mov	x23, x0
  41f9cc:	adrp	x2, 455000 <warn@@Base+0xe6c0>
  41f9d0:	mov	x1, #0x40                  	// #64
  41f9d4:	add	x2, x2, #0x9b0
  41f9d8:	bl	4019e0 <snprintf@plt>
  41f9dc:	b	41e888 <ferror@plt+0x1cb48>
  41f9e0:	mov	w2, #0x5                   	// #5
  41f9e4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41f9e8:	mov	x0, #0x0                   	// #0
  41f9ec:	add	x1, x1, #0x460
  41f9f0:	bl	401c70 <dcgettext@plt>
  41f9f4:	mov	x6, x0
  41f9f8:	ldr	x3, [sp, #120]
  41f9fc:	mov	x5, x24
  41fa00:	add	x2, x21, #0x10
  41fa04:	add	x1, x21, #0x8
  41fa08:	mov	x4, #0x1                   	// #1
  41fa0c:	mov	x0, #0x0                   	// #0
  41fa10:	bl	405718 <ferror@plt+0x39d8>
  41fa14:	str	x0, [sp, #104]
  41fa18:	cbz	x0, 41eb3c <ferror@plt+0x1cdfc>
  41fa1c:	mov	w2, #0x5                   	// #5
  41fa20:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fa24:	mov	x0, #0x0                   	// #0
  41fa28:	add	x1, x1, #0x488
  41fa2c:	bl	401c70 <dcgettext@plt>
  41fa30:	ldr	x1, [sp, #120]
  41fa34:	mov	x2, x24
  41fa38:	bl	401cc0 <printf@plt>
  41fa3c:	cmp	x25, #0x3
  41fa40:	b.hi	41e670 <ferror@plt+0x1c930>  // b.pmore
  41fa44:	mov	x0, #0x3                   	// #3
  41fa48:	mov	x25, #0x4                   	// #4
  41fa4c:	str	x0, [sp, #136]
  41fa50:	b	41e684 <ferror@plt+0x1c944>
  41fa54:	mov	w0, w4
  41fa58:	str	w4, [sp, #160]
  41fa5c:	bl	401cf0 <putchar@plt>
  41fa60:	ldrb	w5, [x24, #1]
  41fa64:	sub	w0, w27, #0x1
  41fa68:	str	w0, [sp, #152]
  41fa6c:	ldr	w4, [sp, #160]
  41fa70:	cmp	w5, #0x5
  41fa74:	b.eq	420ae0 <ferror@plt+0x1eda0>  // b.none
  41fa78:	b.hi	41fbf8 <ferror@plt+0x1deb8>  // b.pmore
  41fa7c:	cmp	w5, #0x3
  41fa80:	b.eq	420bd0 <ferror@plt+0x1ee90>  // b.none
  41fa84:	cmp	w5, #0x4
  41fa88:	b.ne	41fba8 <ferror@plt+0x1de68>  // b.any
  41fa8c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fa90:	add	x1, x1, #0xc08
  41fa94:	mov	w2, #0x5                   	// #5
  41fa98:	str	w4, [sp, #168]
  41fa9c:	str	w5, [sp, #184]
  41faa0:	mov	x0, #0x0                   	// #0
  41faa4:	bl	401c70 <dcgettext@plt>
  41faa8:	add	x1, x24, #0x2
  41faac:	str	x1, [sp, #160]
  41fab0:	adrp	x6, 478000 <warn@@Base+0x316c0>
  41fab4:	add	x6, x6, #0x3e0
  41fab8:	ldr	w4, [sp, #168]
  41fabc:	add	x27, x6, #0xef8
  41fac0:	ldr	w5, [sp, #184]
  41fac4:	mov	x1, x0
  41fac8:	cbz	x1, 41faf4 <ferror@plt+0x1ddb4>
  41facc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  41fad0:	add	x0, x0, #0x7a8
  41fad4:	str	w4, [sp, #168]
  41fad8:	str	w5, [sp, #184]
  41fadc:	bl	401cc0 <printf@plt>
  41fae0:	ldr	w1, [sp, #152]
  41fae4:	ldr	w4, [sp, #168]
  41fae8:	ldr	w5, [sp, #184]
  41faec:	sub	w0, w1, w0
  41faf0:	str	w0, [sp, #152]
  41faf4:	mov	w1, w4
  41faf8:	mov	x0, x27
  41fafc:	str	w4, [sp, #168]
  41fb00:	str	w5, [sp, #184]
  41fb04:	bl	401bf0 <strchr@plt>
  41fb08:	ldr	w4, [sp, #168]
  41fb0c:	ldr	w5, [sp, #184]
  41fb10:	cbz	x0, 4205b4 <ferror@plt+0x1e874>
  41fb14:	ldr	x2, [sp, #160]
  41fb18:	ldr	x0, [sp, #248]
  41fb1c:	ldr	x1, [sp, #224]
  41fb20:	sub	x0, x2, x0
  41fb24:	cmp	x0, x1
  41fb28:	b.hi	4204d8 <ferror@plt+0x1e798>  // b.pmore
  41fb2c:	ldr	w2, [sp, #152]
  41fb30:	cmp	w2, #0x0
  41fb34:	b.le	41fd0c <ferror@plt+0x1dfcc>
  41fb38:	cmp	w4, #0x2a
  41fb3c:	b.eq	4209e0 <ferror@plt+0x1eca0>  // b.none
  41fb40:	cmp	w4, #0x2b
  41fb44:	b.eq	4208bc <ferror@plt+0x1eb7c>  // b.none
  41fb48:	cmp	w4, #0x21
  41fb4c:	b.eq	42089c <ferror@plt+0x1eb5c>  // b.none
  41fb50:	cmp	w4, #0x24
  41fb54:	b.ne	41fb70 <ferror@plt+0x1de30>  // b.any
  41fb58:	ldr	x1, [sp, #160]
  41fb5c:	ldr	w24, [sp, #152]
  41fb60:	neg	w0, w24
  41fb64:	bl	404cb0 <ferror@plt+0x2f70>
  41fb68:	sub	w0, w24, w0
  41fb6c:	str	w0, [sp, #152]
  41fb70:	ldr	x0, [sp, #112]
  41fb74:	ldr	w1, [sp, #152]
  41fb78:	ldr	w0, [x0]
  41fb7c:	cmp	w1, #0x0
  41fb80:	ccmp	w0, #0x0, #0x4, gt
  41fb84:	b.eq	41e8f8 <ferror@plt+0x1cbb8>  // b.none
  41fb88:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  41fb8c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  41fb90:	add	x2, x2, #0x628
  41fb94:	add	x0, x0, #0xc90
  41fb98:	bl	401cc0 <printf@plt>
  41fb9c:	ldr	x0, [sp, #112]
  41fba0:	ldr	w0, [x0]
  41fba4:	b	41e8f8 <ferror@plt+0x1cbb8>
  41fba8:	cmp	w5, #0x1
  41fbac:	b.eq	4206c0 <ferror@plt+0x1e980>  // b.none
  41fbb0:	cmp	w5, #0x2
  41fbb4:	b.ne	420b24 <ferror@plt+0x1ede4>  // b.any
  41fbb8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fbbc:	mov	w2, #0x5                   	// #5
  41fbc0:	add	x1, x1, #0xbf0
  41fbc4:	mov	x0, #0x0                   	// #0
  41fbc8:	str	w4, [sp, #168]
  41fbcc:	str	w5, [sp, #184]
  41fbd0:	bl	401c70 <dcgettext@plt>
  41fbd4:	add	x1, x24, #0x2
  41fbd8:	str	x1, [sp, #160]
  41fbdc:	adrp	x6, 455000 <warn@@Base+0xe6c0>
  41fbe0:	ldr	w4, [sp, #168]
  41fbe4:	ldr	w5, [sp, #184]
  41fbe8:	add	x27, x6, #0x440
  41fbec:	mov	x1, x0
  41fbf0:	cbnz	x1, 41facc <ferror@plt+0x1dd8c>
  41fbf4:	b	41faf4 <ferror@plt+0x1ddb4>
  41fbf8:	cmp	w5, #0x7
  41fbfc:	b.eq	420bb8 <ferror@plt+0x1ee78>  // b.none
  41fc00:	cmp	w5, #0x8
  41fc04:	b.ne	41fc4c <ferror@plt+0x1df0c>  // b.any
  41fc08:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fc0c:	add	x1, x1, #0xc30
  41fc10:	mov	w2, #0x5                   	// #5
  41fc14:	str	w4, [sp, #168]
  41fc18:	str	w5, [sp, #184]
  41fc1c:	mov	x0, #0x0                   	// #0
  41fc20:	bl	401c70 <dcgettext@plt>
  41fc24:	add	x1, x24, #0x2
  41fc28:	str	x1, [sp, #160]
  41fc2c:	adrp	x6, 478000 <warn@@Base+0x316c0>
  41fc30:	add	x6, x6, #0x3e0
  41fc34:	ldr	w4, [sp, #168]
  41fc38:	add	x27, x6, #0xef0
  41fc3c:	ldr	w5, [sp, #184]
  41fc40:	mov	x1, x0
  41fc44:	cbnz	x1, 41facc <ferror@plt+0x1dd8c>
  41fc48:	b	41faf4 <ferror@plt+0x1ddb4>
  41fc4c:	cmp	w5, #0x6
  41fc50:	b.ne	420b24 <ferror@plt+0x1ede4>  // b.any
  41fc54:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fc58:	mov	w2, #0x5                   	// #5
  41fc5c:	add	x1, x1, #0xc20
  41fc60:	mov	x0, #0x0                   	// #0
  41fc64:	str	w4, [sp, #168]
  41fc68:	str	w5, [sp, #184]
  41fc6c:	bl	401c70 <dcgettext@plt>
  41fc70:	add	x1, x24, #0x2
  41fc74:	str	x1, [sp, #160]
  41fc78:	adrp	x6, 455000 <warn@@Base+0xe6c0>
  41fc7c:	ldr	w4, [sp, #168]
  41fc80:	ldr	w5, [sp, #184]
  41fc84:	add	x27, x6, #0x448
  41fc88:	mov	x1, x0
  41fc8c:	cbnz	x1, 41facc <ferror@plt+0x1dd8c>
  41fc90:	b	41faf4 <ferror@plt+0x1ddb4>
  41fc94:	add	x0, x0, #0x268
  41fc98:	str	x0, [sp, #112]
  41fc9c:	mov	w2, #0x5                   	// #5
  41fca0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fca4:	mov	x0, #0x0                   	// #0
  41fca8:	add	x1, x1, #0xb38
  41fcac:	bl	401c70 <dcgettext@plt>
  41fcb0:	ldr	x1, [sp, #224]
  41fcb4:	bl	446368 <error@@Base>
  41fcb8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fcbc:	mov	w2, #0x5                   	// #5
  41fcc0:	add	x1, x1, #0xb78
  41fcc4:	b	41ec2c <ferror@plt+0x1ceec>
  41fcc8:	ldrb	w0, [x24, #1]
  41fccc:	cmp	w0, #0x41
  41fcd0:	b.ne	41ebfc <ferror@plt+0x1cebc>  // b.any
  41fcd4:	cmp	x5, #0x3
  41fcd8:	b.ls	41fc9c <ferror@plt+0x1df5c>  // b.plast
  41fcdc:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  41fce0:	add	x0, x0, #0xb90
  41fce4:	bl	401cc0 <printf@plt>
  41fce8:	sub	w27, w27, #0x2
  41fcec:	ldrb	w4, [x24, #2]
  41fcf0:	add	x24, x24, #0x2
  41fcf4:	b	41ebe0 <ferror@plt+0x1cea0>
  41fcf8:	ldrh	w0, [x21, #80]
  41fcfc:	mov	w1, w20
  41fd00:	bl	408968 <ferror@plt+0x6c28>
  41fd04:	mov	x23, x0
  41fd08:	b	41e888 <ferror@plt+0x1cb48>
  41fd0c:	ldr	x2, [sp, #112]
  41fd10:	ldr	w2, [x2]
  41fd14:	cbz	w2, 420acc <ferror@plt+0x1ed8c>
  41fd18:	cmp	w4, #0x2a
  41fd1c:	b.eq	4209e0 <ferror@plt+0x1eca0>  // b.none
  41fd20:	cmp	w4, #0x2b
  41fd24:	b.eq	4208bc <ferror@plt+0x1eb7c>  // b.none
  41fd28:	cmp	w4, #0x21
  41fd2c:	b.eq	42089c <ferror@plt+0x1eb5c>  // b.none
  41fd30:	cmp	w4, #0x24
  41fd34:	b.eq	41fb58 <ferror@plt+0x1de18>  // b.none
  41fd38:	ldr	x1, [sp, #232]
  41fd3c:	b	41e900 <ferror@plt+0x1cbc0>
  41fd40:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fd44:	mov	w2, #0x5                   	// #5
  41fd48:	add	x1, x1, #0x948
  41fd4c:	mov	x0, #0x0                   	// #0
  41fd50:	bl	401c70 <dcgettext@plt>
  41fd54:	mov	x23, x0
  41fd58:	b	41e888 <ferror@plt+0x1cb48>
  41fd5c:	mov	w2, #0x5                   	// #5
  41fd60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41fd64:	mov	x0, #0x0                   	// #0
  41fd68:	add	x1, x1, #0xf0
  41fd6c:	bl	401c70 <dcgettext@plt>
  41fd70:	ldr	x1, [sp, #232]
  41fd74:	bl	401cc0 <printf@plt>
  41fd78:	b	41e9e8 <ferror@plt+0x1cca8>
  41fd7c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  41fd80:	add	x0, x0, #0x2d8
  41fd84:	bl	401cc0 <printf@plt>
  41fd88:	b	41f1a8 <ferror@plt+0x1d468>
  41fd8c:	mov	w2, #0x5                   	// #5
  41fd90:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  41fd94:	mov	x0, #0x0                   	// #0
  41fd98:	add	x1, x1, #0x3c0
  41fd9c:	bl	401c70 <dcgettext@plt>
  41fda0:	mov	x2, x0
  41fda4:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  41fda8:	add	x1, x1, #0x520
  41fdac:	add	x0, x1, #0x30
  41fdb0:	mov	w3, w20
  41fdb4:	mov	x23, x0
  41fdb8:	mov	x1, #0x40                  	// #64
  41fdbc:	bl	4019e0 <snprintf@plt>
  41fdc0:	b	41e888 <ferror@plt+0x1cb48>
  41fdc4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fdc8:	mov	w2, #0x5                   	// #5
  41fdcc:	add	x1, x1, #0x708
  41fdd0:	mov	x0, #0x0                   	// #0
  41fdd4:	bl	401c70 <dcgettext@plt>
  41fdd8:	mov	x23, x0
  41fddc:	b	41e888 <ferror@plt+0x1cb48>
  41fde0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fde4:	mov	w2, #0x5                   	// #5
  41fde8:	add	x1, x1, #0x6a8
  41fdec:	mov	x0, #0x0                   	// #0
  41fdf0:	bl	401c70 <dcgettext@plt>
  41fdf4:	mov	x23, x0
  41fdf8:	b	41e888 <ferror@plt+0x1cb48>
  41fdfc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  41fe00:	mov	w2, #0x5                   	// #5
  41fe04:	add	x1, x1, #0x748
  41fe08:	mov	x0, #0x0                   	// #0
  41fe0c:	bl	401c70 <dcgettext@plt>
  41fe10:	mov	x23, x0
  41fe14:	b	41e888 <ferror@plt+0x1cb48>
  41fe18:	mov	w0, #0xc0000000            	// #-1073741824
  41fe1c:	cmp	w22, w0
  41fe20:	b.ne	4202b0 <ferror@plt+0x1e570>  // b.any
  41fe24:	mov	w2, #0x5                   	// #5
  41fe28:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41fe2c:	mov	x0, #0x0                   	// #0
  41fe30:	add	x1, x1, #0x1d8
  41fe34:	bl	401c70 <dcgettext@plt>
  41fe38:	mov	w1, w23
  41fe3c:	bl	401cc0 <printf@plt>
  41fe40:	b	41f170 <ferror@plt+0x1d430>
  41fe44:	mov	w0, #0xc0010000            	// #-1073676288
  41fe48:	cmp	w22, w0
  41fe4c:	b.eq	41fe24 <ferror@plt+0x1e0e4>  // b.none
  41fe50:	add	w0, w0, #0x1
  41fe54:	cmp	w22, w0
  41fe58:	b.ne	41fe7c <ferror@plt+0x1e13c>  // b.any
  41fe5c:	mov	w2, #0x5                   	// #5
  41fe60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41fe64:	mov	x0, #0x0                   	// #0
  41fe68:	add	x1, x1, #0x190
  41fe6c:	bl	401c70 <dcgettext@plt>
  41fe70:	mov	w1, w23
  41fe74:	bl	401cc0 <printf@plt>
  41fe78:	b	41f170 <ferror@plt+0x1d430>
  41fe7c:	mov	w0, #0x8001                	// #32769
  41fe80:	movk	w0, #0xc000, lsl #16
  41fe84:	cmp	w22, w0
  41fe88:	b.ne	4202b0 <ferror@plt+0x1e570>  // b.any
  41fe8c:	mov	w2, #0x5                   	// #5
  41fe90:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41fe94:	mov	x0, #0x0                   	// #0
  41fe98:	add	x1, x1, #0x638
  41fe9c:	bl	401c70 <dcgettext@plt>
  41fea0:	mov	w1, w23
  41fea4:	bl	401cc0 <printf@plt>
  41fea8:	b	41f170 <ferror@plt+0x1d430>
  41feac:	ldr	x0, [sp, #232]
  41feb0:	cmp	x0, #0xf
  41feb4:	b.ls	420a88 <ferror@plt+0x1ed48>  // b.plast
  41feb8:	ldr	x2, [x28]
  41febc:	mov	w1, #0x4                   	// #4
  41fec0:	ldr	x0, [sp, #256]
  41fec4:	blr	x2
  41fec8:	mov	x23, x0
  41fecc:	ldr	x2, [x28]
  41fed0:	mov	w1, #0x4                   	// #4
  41fed4:	ldr	x0, [sp, #256]
  41fed8:	add	x0, x0, #0x4
  41fedc:	blr	x2
  41fee0:	ldr	x2, [x28]
  41fee4:	mov	x20, x0
  41fee8:	ldr	x0, [sp, #256]
  41feec:	mov	w1, #0x4                   	// #4
  41fef0:	add	x0, x0, #0x8
  41fef4:	blr	x2
  41fef8:	ldr	x2, [x28]
  41fefc:	mov	x22, x0
  41ff00:	ldr	x0, [sp, #256]
  41ff04:	mov	w1, #0x4                   	// #4
  41ff08:	add	x0, x0, #0xc
  41ff0c:	blr	x2
  41ff10:	cmp	x23, #0x6
  41ff14:	mov	x28, x0
  41ff18:	b.hi	42081c <ferror@plt+0x1eadc>  // b.pmore
  41ff1c:	adrp	x0, 478000 <warn@@Base+0x316c0>
  41ff20:	add	x0, x0, #0x3e0
  41ff24:	add	x0, x0, #0xf50
  41ff28:	ldr	x23, [x0, x23, lsl #3]
  41ff2c:	mov	w2, #0x5                   	// #5
  41ff30:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41ff34:	mov	x0, #0x0                   	// #0
  41ff38:	add	x1, x1, #0x30
  41ff3c:	bl	401c70 <dcgettext@plt>
  41ff40:	mov	x4, x28
  41ff44:	mov	x3, x22
  41ff48:	mov	x2, x20
  41ff4c:	mov	x1, x23
  41ff50:	bl	401cc0 <printf@plt>
  41ff54:	b	41e9e8 <ferror@plt+0x1cca8>
  41ff58:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41ff5c:	add	x1, x1, #0x50
  41ff60:	mov	w2, #0x5                   	// #5
  41ff64:	mov	x0, #0x0                   	// #0
  41ff68:	bl	401c70 <dcgettext@plt>
  41ff6c:	mov	x20, #0x0                   	// #0
  41ff70:	bl	401cc0 <printf@plt>
  41ff74:	ldr	x0, [sp, #232]
  41ff78:	cbnz	x0, 41ff90 <ferror@plt+0x1e250>
  41ff7c:	b	41ed5c <ferror@plt+0x1d01c>
  41ff80:	bl	401cf0 <putchar@plt>
  41ff84:	ldr	x0, [sp, #232]
  41ff88:	cmp	x20, x0
  41ff8c:	b.cs	41ed5c <ferror@plt+0x1d01c>  // b.hs, b.nlast
  41ff90:	ldr	x0, [sp, #256]
  41ff94:	ldrb	w0, [x0, x20]
  41ff98:	add	x20, x20, #0x1
  41ff9c:	cbnz	w0, 41ff80 <ferror@plt+0x1e240>
  41ffa0:	b	41ed5c <ferror@plt+0x1d01c>
  41ffa4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  41ffa8:	add	x1, x1, #0x2e0
  41ffac:	mov	w2, #0x5                   	// #5
  41ffb0:	mov	x0, #0x0                   	// #0
  41ffb4:	bl	401c70 <dcgettext@plt>
  41ffb8:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  41ffbc:	bl	401cc0 <printf@plt>
  41ffc0:	add	x22, x22, #0x2d0
  41ffc4:	ldr	x0, [sp, #232]
  41ffc8:	mov	x20, #0x0                   	// #0
  41ffcc:	cbz	x0, 41ed5c <ferror@plt+0x1d01c>
  41ffd0:	ldr	x1, [sp, #256]
  41ffd4:	mov	x0, x22
  41ffd8:	ldrb	w1, [x1, x20]
  41ffdc:	add	x20, x20, #0x1
  41ffe0:	bl	401cc0 <printf@plt>
  41ffe4:	ldr	x0, [sp, #232]
  41ffe8:	cmp	x20, x0
  41ffec:	b.cc	41ffd0 <ferror@plt+0x1e290>  // b.lo, b.ul, b.last
  41fff0:	mov	w0, #0xa                   	// #10
  41fff4:	bl	401cf0 <putchar@plt>
  41fff8:	b	41e9e8 <ferror@plt+0x1cca8>
  41fffc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420000:	add	x1, x1, #0xff8
  420004:	mov	w2, #0x5                   	// #5
  420008:	mov	x0, #0x0                   	// #0
  42000c:	bl	401c70 <dcgettext@plt>
  420010:	adrp	x20, 456000 <warn@@Base+0xf6c0>
  420014:	bl	401cc0 <printf@plt>
  420018:	add	x20, x20, #0x8
  42001c:	ldr	x0, [sp, #232]
  420020:	mov	x22, #0x0                   	// #0
  420024:	cbz	x0, 41ed5c <ferror@plt+0x1d01c>
  420028:	ldr	x1, [sp, #256]
  42002c:	mov	x0, x20
  420030:	ldrb	w1, [x1, x22]
  420034:	add	x22, x22, #0x1
  420038:	bl	401cc0 <printf@plt>
  42003c:	ldr	x0, [sp, #232]
  420040:	cmp	x22, x0
  420044:	b.cc	420028 <ferror@plt+0x1e2e8>  // b.lo, b.ul, b.last
  420048:	mov	w0, #0xa                   	// #10
  42004c:	bl	401cf0 <putchar@plt>
  420050:	b	41e9e8 <ferror@plt+0x1cca8>
  420054:	mov	x3, x20
  420058:	adrp	x2, 455000 <warn@@Base+0xe6c0>
  42005c:	add	x2, x2, #0x538
  420060:	mov	w4, #0x5                   	// #5
  420064:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420068:	mov	x0, #0x0                   	// #0
  42006c:	add	x1, x1, #0x580
  420070:	bl	401c20 <dcngettext@plt>
  420074:	mov	x1, x20
  420078:	bl	446940 <warn@@Base>
  42007c:	ldp	x27, x28, [sp, #80]
  420080:	b	41eb18 <ferror@plt+0x1cdd8>
  420084:	cmp	w20, #0x66
  420088:	b.eq	421198 <ferror@plt+0x1f458>  // b.none
  42008c:	b.hi	4200b8 <ferror@plt+0x1e378>  // b.pmore
  420090:	cmp	w20, #0x4
  420094:	b.eq	420f14 <ferror@plt+0x1f1d4>  // b.none
  420098:	b.ls	420104 <ferror@plt+0x1e3c4>  // b.plast
  42009c:	cmp	w20, #0x6
  4200a0:	b.eq	421138 <ferror@plt+0x1f3f8>  // b.none
  4200a4:	cmp	w20, #0x65
  4200a8:	b.ne	4200e0 <ferror@plt+0x1e3a0>  // b.any
  4200ac:	adrp	x23, 455000 <warn@@Base+0xe6c0>
  4200b0:	add	x23, x23, #0x408
  4200b4:	b	41e888 <ferror@plt+0x1cb48>
  4200b8:	cmp	w20, #0x6a
  4200bc:	b.eq	42111c <ferror@plt+0x1f3dc>  // b.none
  4200c0:	b.ls	420130 <ferror@plt+0x1e3f0>  // b.plast
  4200c4:	cmp	w20, #0x6b
  4200c8:	b.eq	420968 <ferror@plt+0x1ec28>  // b.none
  4200cc:	cmp	w20, #0x6c
  4200d0:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  4200d4:	adrp	x23, 455000 <warn@@Base+0xe6c0>
  4200d8:	add	x23, x23, #0x428
  4200dc:	b	41e888 <ferror@plt+0x1cb48>
  4200e0:	cmp	w20, #0x5
  4200e4:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  4200e8:	mov	w2, w20
  4200ec:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4200f0:	mov	x0, #0x0                   	// #0
  4200f4:	add	x1, x1, #0xa38
  4200f8:	bl	401c70 <dcgettext@plt>
  4200fc:	mov	x23, x0
  420100:	b	41e888 <ferror@plt+0x1cb48>
  420104:	cmp	w20, #0x2
  420108:	b.eq	42117c <ferror@plt+0x1f43c>  // b.none
  42010c:	cmp	w20, #0x3
  420110:	b.ne	42015c <ferror@plt+0x1e41c>  // b.any
  420114:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420118:	mov	w2, #0x5                   	// #5
  42011c:	add	x1, x1, #0xa18
  420120:	mov	x0, #0x0                   	// #0
  420124:	bl	401c70 <dcgettext@plt>
  420128:	mov	x23, x0
  42012c:	b	41e888 <ferror@plt+0x1cb48>
  420130:	cmp	w20, #0x68
  420134:	b.eq	421160 <ferror@plt+0x1f420>  // b.none
  420138:	cmp	w20, #0x69
  42013c:	b.ne	420180 <ferror@plt+0x1e440>  // b.any
  420140:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420144:	mov	w2, #0x5                   	// #5
  420148:	add	x1, x1, #0xac0
  42014c:	mov	x0, #0x0                   	// #0
  420150:	bl	401c70 <dcgettext@plt>
  420154:	mov	x23, x0
  420158:	b	41e888 <ferror@plt+0x1cb48>
  42015c:	cmp	w20, #0x1
  420160:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  420164:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420168:	mov	w2, #0x5                   	// #5
  42016c:	add	x1, x1, #0x9d8
  420170:	mov	x0, #0x0                   	// #0
  420174:	bl	401c70 <dcgettext@plt>
  420178:	mov	x23, x0
  42017c:	b	41e888 <ferror@plt+0x1cb48>
  420180:	cmp	w20, #0x67
  420184:	b.ne	4211b4 <ferror@plt+0x1f474>  // b.any
  420188:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42018c:	mov	w2, #0x5                   	// #5
  420190:	add	x1, x1, #0xa90
  420194:	mov	x0, #0x0                   	// #0
  420198:	bl	401c70 <dcgettext@plt>
  42019c:	mov	x23, x0
  4201a0:	b	41e888 <ferror@plt+0x1cb48>
  4201a4:	cmp	w20, #0x23
  4201a8:	b.eq	41fd40 <ferror@plt+0x1e000>  // b.none
  4201ac:	cmp	w20, #0x25
  4201b0:	b.eq	41f5c8 <ferror@plt+0x1d888>  // b.none
  4201b4:	cmp	w20, #0x21
  4201b8:	b.ne	41f9b8 <ferror@plt+0x1dc78>  // b.any
  4201bc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4201c0:	mov	w2, #0x5                   	// #5
  4201c4:	add	x1, x1, #0x988
  4201c8:	mov	x0, #0x0                   	// #0
  4201cc:	bl	401c70 <dcgettext@plt>
  4201d0:	mov	x23, x0
  4201d4:	b	41e888 <ferror@plt+0x1cb48>
  4201d8:	mov	w2, #0x5                   	// #5
  4201dc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4201e0:	mov	x0, #0x0                   	// #0
  4201e4:	add	x1, x1, #0x4d0
  4201e8:	bl	401c70 <dcgettext@plt>
  4201ec:	str	wzr, [sp, #148]
  4201f0:	mov	x1, x25
  4201f4:	bl	446940 <warn@@Base>
  4201f8:	ldr	x0, [sp, #104]
  4201fc:	bl	401bc0 <free@plt>
  420200:	b	41eb40 <ferror@plt+0x1ce00>
  420204:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420208:	mov	w2, #0x5                   	// #5
  42020c:	add	x1, x1, #0x928
  420210:	mov	x0, #0x0                   	// #0
  420214:	bl	401c70 <dcgettext@plt>
  420218:	mov	x23, x0
  42021c:	b	41e888 <ferror@plt+0x1cb48>
  420220:	ldp	x27, x28, [sp, #80]
  420224:	b	41eb18 <ferror@plt+0x1cdd8>
  420228:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42022c:	add	x0, x0, #0x270
  420230:	bl	401cc0 <printf@plt>
  420234:	cbz	w23, 41f170 <ferror@plt+0x1d430>
  420238:	mov	w2, #0x5                   	// #5
  42023c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420240:	mov	x0, #0x0                   	// #0
  420244:	add	x1, x1, #0x608
  420248:	bl	401c70 <dcgettext@plt>
  42024c:	mov	w1, w23
  420250:	bl	401cc0 <printf@plt>
  420254:	b	41f170 <ferror@plt+0x1d430>
  420258:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42025c:	add	x1, x1, #0x260
  420260:	mov	w2, #0x5                   	// #5
  420264:	mov	x0, #0x0                   	// #0
  420268:	bl	401c70 <dcgettext@plt>
  42026c:	bl	401cc0 <printf@plt>
  420270:	ldr	w0, [sp, #152]
  420274:	cmp	w0, w23
  420278:	b.ne	420238 <ferror@plt+0x1e4f8>  // b.any
  42027c:	ldr	w1, [sp, #152]
  420280:	mov	x0, x24
  420284:	ldr	x2, [x28]
  420288:	blr	x2
  42028c:	mov	x1, x0
  420290:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  420294:	add	x0, x0, #0x2e0
  420298:	bl	401cc0 <printf@plt>
  42029c:	b	41f170 <ferror@plt+0x1d430>
  4202a0:	cmp	w0, #0xb7
  4202a4:	mov	w0, #0xc0000000            	// #-1073741824
  4202a8:	ccmp	w22, w0, #0x0, eq  // eq = none
  4202ac:	b.eq	420e78 <ferror@plt+0x1f138>  // b.none
  4202b0:	mov	w2, #0x5                   	// #5
  4202b4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4202b8:	mov	x0, #0x0                   	// #0
  4202bc:	add	x1, x1, #0x210
  4202c0:	bl	401c70 <dcgettext@plt>
  4202c4:	mov	w1, w22
  4202c8:	bl	401cc0 <printf@plt>
  4202cc:	b	41f240 <ferror@plt+0x1d500>
  4202d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4202d4:	add	x1, x1, #0x430
  4202d8:	b	41eb68 <ferror@plt+0x1ce28>
  4202dc:	mov	w2, #0x5                   	// #5
  4202e0:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4202e4:	mov	x0, #0x0                   	// #0
  4202e8:	add	x1, x1, #0x3c0
  4202ec:	bl	401c70 <dcgettext@plt>
  4202f0:	mov	x2, x0
  4202f4:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4202f8:	add	x1, x1, #0x520
  4202fc:	sub	x0, x1, #0x90
  420300:	mov	w3, w20
  420304:	mov	x23, x0
  420308:	mov	x1, #0x40                  	// #64
  42030c:	bl	4019e0 <snprintf@plt>
  420310:	b	41e888 <ferror@plt+0x1cb48>
  420314:	str	wzr, [sp, #148]
  420318:	b	41e9e8 <ferror@plt+0x1cca8>
  42031c:	mov	w0, #0xdfffffff            	// #-536870913
  420320:	cmp	w22, w0
  420324:	b.ls	4202b0 <ferror@plt+0x1e570>  // b.plast
  420328:	mov	w2, #0x5                   	// #5
  42032c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420330:	mov	x0, #0x0                   	// #0
  420334:	add	x1, x1, #0x2a8
  420338:	bl	401c70 <dcgettext@plt>
  42033c:	mov	w1, w22
  420340:	bl	401cc0 <printf@plt>
  420344:	b	41f240 <ferror@plt+0x1d500>
  420348:	ldr	x2, [x28]
  42034c:	mov	w1, w23
  420350:	mov	x0, x24
  420354:	blr	x2
  420358:	mov	x1, x0
  42035c:	mov	w0, #0x8000                	// #32768
  420360:	movk	w0, #0xc000, lsl #16
  420364:	cmp	w22, w0
  420368:	b.eq	4210e4 <ferror@plt+0x1f3a4>  // b.none
  42036c:	b.hi	420418 <ferror@plt+0x1e6d8>  // b.pmore
  420370:	mov	w0, #0xc0000001            	// #-1073741823
  420374:	cmp	w22, w0
  420378:	b.eq	42090c <ferror@plt+0x1ebcc>  // b.none
  42037c:	add	w0, w0, #0x1
  420380:	cmp	w22, w0
  420384:	b.ne	420480 <ferror@plt+0x1e740>  // b.any
  420388:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42038c:	add	x0, x0, #0x170
  420390:	str	x1, [sp, #128]
  420394:	str	w1, [sp, #160]
  420398:	bl	401cc0 <printf@plt>
  42039c:	ldr	x1, [sp, #128]
  4203a0:	cbz	w1, 42094c <ferror@plt+0x1ec0c>
  4203a4:	ldr	w4, [sp, #160]
  4203a8:	adrp	x20, 456000 <warn@@Base+0xf6c0>
  4203ac:	adrp	x22, 44d000 <warn@@Base+0x66c0>
  4203b0:	add	x20, x20, #0x180
  4203b4:	add	x22, x22, #0xa10
  4203b8:	neg	w3, w4
  4203bc:	and	w3, w3, w4
  4203c0:	bic	w4, w4, w3
  4203c4:	cmp	w3, #0x1
  4203c8:	b.eq	420e20 <ferror@plt+0x1f0e0>  // b.none
  4203cc:	cmp	w3, #0x2
  4203d0:	b.eq	420e08 <ferror@plt+0x1f0c8>  // b.none
  4203d4:	mov	x1, x22
  4203d8:	mov	w2, #0x5                   	// #5
  4203dc:	mov	x0, #0x0                   	// #0
  4203e0:	str	w3, [sp, #128]
  4203e4:	str	w4, [sp, #160]
  4203e8:	bl	401c70 <dcgettext@plt>
  4203ec:	ldr	w3, [sp, #128]
  4203f0:	mov	w1, w3
  4203f4:	bl	401cc0 <printf@plt>
  4203f8:	ldr	w4, [sp, #160]
  4203fc:	cbz	w4, 41f170 <ferror@plt+0x1d430>
  420400:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  420404:	add	x0, x0, #0x7a8
  420408:	str	w4, [sp, #128]
  42040c:	bl	401cc0 <printf@plt>
  420410:	ldr	w4, [sp, #128]
  420414:	b	4203b8 <ferror@plt+0x1e678>
  420418:	mov	w0, #0xc0010000            	// #-1073676288
  42041c:	cmp	w22, w0
  420420:	b.eq	42092c <ferror@plt+0x1ebec>  // b.none
  420424:	add	w0, w0, #0x1
  420428:	cmp	w22, w0
  42042c:	b.ne	420450 <ferror@plt+0x1e710>  // b.any
  420430:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420434:	add	x0, x0, #0x1c0
  420438:	str	x1, [sp, #128]
  42043c:	bl	401cc0 <printf@plt>
  420440:	ldr	x1, [sp, #128]
  420444:	mov	w0, w1
  420448:	bl	410570 <ferror@plt+0xe830>
  42044c:	b	41f170 <ferror@plt+0x1d430>
  420450:	mov	w0, #0x8001                	// #32769
  420454:	movk	w0, #0xc000, lsl #16
  420458:	cmp	w22, w0
  42045c:	b.ne	4202b0 <ferror@plt+0x1e570>  // b.any
  420460:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420464:	add	x0, x0, #0x668
  420468:	str	x1, [sp, #128]
  42046c:	bl	401cc0 <printf@plt>
  420470:	ldr	x1, [sp, #128]
  420474:	mov	w0, w1
  420478:	bl	410570 <ferror@plt+0xe830>
  42047c:	b	41f170 <ferror@plt+0x1d430>
  420480:	mov	w0, #0xc0000000            	// #-1073741824
  420484:	cmp	w22, w0
  420488:	b.ne	4202b0 <ferror@plt+0x1e570>  // b.any
  42048c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420490:	add	x0, x0, #0x200
  420494:	str	x1, [sp, #128]
  420498:	bl	401cc0 <printf@plt>
  42049c:	ldr	x1, [sp, #128]
  4204a0:	mov	w0, w1
  4204a4:	bl	404210 <ferror@plt+0x24d0>
  4204a8:	b	41f170 <ferror@plt+0x1d430>
  4204ac:	ldrh	w0, [x21, #80]
  4204b0:	bl	408968 <ferror@plt+0x6c28>
  4204b4:	mov	x23, x0
  4204b8:	b	41e888 <ferror@plt+0x1cb48>
  4204bc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4204c0:	mov	w2, #0x5                   	// #5
  4204c4:	add	x1, x1, #0x8a8
  4204c8:	mov	x0, #0x0                   	// #0
  4204cc:	bl	401c70 <dcgettext@plt>
  4204d0:	mov	x23, x0
  4204d4:	b	41e888 <ferror@plt+0x1cb48>
  4204d8:	mov	w2, #0x5                   	// #5
  4204dc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4204e0:	mov	x0, #0x0                   	// #0
  4204e4:	add	x1, x1, #0xcb0
  4204e8:	bl	401c70 <dcgettext@plt>
  4204ec:	ldr	x3, [sp, #160]
  4204f0:	ldr	x1, [sp, #224]
  4204f4:	ldr	x2, [sp, #248]
  4204f8:	sub	x2, x3, x2
  4204fc:	bl	446368 <error@@Base>
  420500:	ldr	x0, [sp, #112]
  420504:	ldr	w0, [x0]
  420508:	b	41e8f8 <ferror@plt+0x1cbb8>
  42050c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420510:	mov	w2, #0x5                   	// #5
  420514:	add	x1, x1, #0x7d0
  420518:	mov	x0, #0x0                   	// #0
  42051c:	bl	401c70 <dcgettext@plt>
  420520:	mov	x23, x0
  420524:	b	41e888 <ferror@plt+0x1cb48>
  420528:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42052c:	mov	w2, #0x5                   	// #5
  420530:	add	x1, x1, #0x838
  420534:	mov	x0, #0x0                   	// #0
  420538:	bl	401c70 <dcgettext@plt>
  42053c:	mov	x23, x0
  420540:	b	41e888 <ferror@plt+0x1cb48>
  420544:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420548:	mov	w2, #0x5                   	// #5
  42054c:	add	x1, x1, #0x790
  420550:	mov	x0, #0x0                   	// #0
  420554:	bl	401c70 <dcgettext@plt>
  420558:	mov	x23, x0
  42055c:	b	41e888 <ferror@plt+0x1cb48>
  420560:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420564:	mov	w2, #0x5                   	// #5
  420568:	add	x1, x1, #0x8d0
  42056c:	mov	x0, #0x0                   	// #0
  420570:	bl	401c70 <dcgettext@plt>
  420574:	mov	x23, x0
  420578:	b	41e888 <ferror@plt+0x1cb48>
  42057c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420580:	mov	w2, #0x5                   	// #5
  420584:	add	x1, x1, #0x858
  420588:	mov	x0, #0x0                   	// #0
  42058c:	bl	401c70 <dcgettext@plt>
  420590:	mov	x23, x0
  420594:	b	41e888 <ferror@plt+0x1cb48>
  420598:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42059c:	mov	w2, #0x5                   	// #5
  4205a0:	add	x1, x1, #0x7f0
  4205a4:	mov	x0, #0x0                   	// #0
  4205a8:	bl	401c70 <dcgettext@plt>
  4205ac:	mov	x23, x0
  4205b0:	b	41e888 <ferror@plt+0x1cb48>
  4205b4:	mov	w2, #0x5                   	// #5
  4205b8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4205bc:	add	x1, x1, #0xc80
  4205c0:	str	w4, [sp, #168]
  4205c4:	str	w5, [sp, #184]
  4205c8:	bl	401c70 <dcgettext@plt>
  4205cc:	ldr	w4, [sp, #168]
  4205d0:	str	w4, [sp, #168]
  4205d4:	mov	w1, w4
  4205d8:	bl	446940 <warn@@Base>
  4205dc:	ldr	w4, [sp, #168]
  4205e0:	ldr	w5, [sp, #184]
  4205e4:	b	41fb14 <ferror@plt+0x1ddd4>
  4205e8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4205ec:	add	x1, x1, #0xe88
  4205f0:	b	41f018 <ferror@plt+0x1d2d8>
  4205f4:	cmp	w22, #0x24
  4205f8:	b.le	41f050 <ferror@plt+0x1d310>
  4205fc:	ldr	x0, [sp, #256]
  420600:	sub	w1, w22, #0x22
  420604:	add	x0, x0, #0x22
  420608:	sxtw	x1, w1
  42060c:	bl	401940 <strnlen@plt>
  420610:	mov	x20, x0
  420614:	mov	w2, #0x5                   	// #5
  420618:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42061c:	mov	x0, #0x0                   	// #0
  420620:	add	x1, x1, #0xd80
  420624:	bl	401c70 <dcgettext@plt>
  420628:	ldr	x1, [sp, #256]
  42062c:	bl	401cc0 <printf@plt>
  420630:	mov	w2, #0x5                   	// #5
  420634:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420638:	mov	x0, #0x0                   	// #0
  42063c:	add	x1, x1, #0xda0
  420640:	bl	401c70 <dcgettext@plt>
  420644:	ldr	x1, [sp, #256]
  420648:	add	x1, x1, #0x11
  42064c:	bl	401cc0 <printf@plt>
  420650:	add	w0, w20, #0x22
  420654:	cmp	w22, w0
  420658:	b.le	42106c <ferror@plt+0x1f32c>
  42065c:	mov	w2, #0x5                   	// #5
  420660:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420664:	mov	x0, #0x0                   	// #0
  420668:	add	x1, x1, #0xdc0
  42066c:	bl	401c70 <dcgettext@plt>
  420670:	ldr	x1, [sp, #256]
  420674:	add	x1, x1, #0x22
  420678:	bl	401cc0 <printf@plt>
  42067c:	add	w0, w20, #0x23
  420680:	cmp	w22, w0
  420684:	b.le	421084 <ferror@plt+0x1f344>
  420688:	mov	w2, #0x5                   	// #5
  42068c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420690:	mov	x0, #0x0                   	// #0
  420694:	add	x1, x1, #0xde0
  420698:	bl	401c70 <dcgettext@plt>
  42069c:	add	x20, x20, #0x23
  4206a0:	ldr	x1, [sp, #256]
  4206a4:	add	x1, x1, x20
  4206a8:	bl	401cc0 <printf@plt>
  4206ac:	b	41e9e8 <ferror@plt+0x1cca8>
  4206b0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4206b4:	mov	w2, #0x5                   	// #5
  4206b8:	add	x1, x1, #0xf88
  4206bc:	b	41ecc8 <ferror@plt+0x1cf88>
  4206c0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4206c4:	mov	w2, #0x5                   	// #5
  4206c8:	add	x1, x1, #0xbe0
  4206cc:	mov	x0, #0x0                   	// #0
  4206d0:	str	w4, [sp, #168]
  4206d4:	str	w5, [sp, #184]
  4206d8:	bl	401c70 <dcgettext@plt>
  4206dc:	add	x1, x24, #0x2
  4206e0:	str	x1, [sp, #160]
  4206e4:	adrp	x6, 478000 <warn@@Base+0x316c0>
  4206e8:	add	x6, x6, #0x3e0
  4206ec:	ldr	w4, [sp, #168]
  4206f0:	add	x27, x6, #0xee8
  4206f4:	ldr	w5, [sp, #184]
  4206f8:	mov	x1, x0
  4206fc:	cbnz	x1, 41facc <ferror@plt+0x1dd8c>
  420700:	b	41faf4 <ferror@plt+0x1ddb4>
  420704:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  420708:	cmp	x23, #0x100
  42070c:	add	x0, x0, #0x520
  420710:	b.eq	420d98 <ferror@plt+0x1f058>  // b.none
  420714:	ldp	x22, x20, [x0, #256]
  420718:	cmp	x22, x20
  42071c:	b.ls	420da4 <ferror@plt+0x1f064>  // b.plast
  420720:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420724:	mov	w2, #0x5                   	// #5
  420728:	add	x1, x1, #0x4e8
  42072c:	b	41e9d4 <ferror@plt+0x1cc94>
  420730:	mov	w2, #0x5                   	// #5
  420734:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420738:	mov	x0, #0x0                   	// #0
  42073c:	add	x1, x1, #0x540
  420740:	bl	401c70 <dcgettext@plt>
  420744:	str	wzr, [sp, #148]
  420748:	ldr	x1, [sp, #232]
  42074c:	bl	446368 <error@@Base>
  420750:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420754:	add	x1, x1, #0x568
  420758:	mov	w2, #0x5                   	// #5
  42075c:	mov	x0, #0x0                   	// #0
  420760:	bl	401c70 <dcgettext@plt>
  420764:	bl	401cc0 <printf@plt>
  420768:	b	41e9e8 <ferror@plt+0x1cca8>
  42076c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420770:	add	x1, x1, #0x3d0
  420774:	b	41eb68 <ferror@plt+0x1ce28>
  420778:	ldr	x20, [x0, #8]
  42077c:	cbnz	x20, 420ad4 <ferror@plt+0x1ed94>
  420780:	cmp	x23, #0x100
  420784:	b.eq	4209a4 <ferror@plt+0x1ec64>  // b.none
  420788:	mov	w2, #0x5                   	// #5
  42078c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420790:	mov	x0, #0x0                   	// #0
  420794:	add	x1, x1, #0x5b0
  420798:	bl	401c70 <dcgettext@plt>
  42079c:	mov	x1, x28
  4207a0:	bl	401cc0 <printf@plt>
  4207a4:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4207a8:	str	x28, [x0, #1576]
  4207ac:	nop
  4207b0:	ldr	x0, [sp, #216]
  4207b4:	cbz	x0, 41ed5c <ferror@plt+0x1d01c>
  4207b8:	mov	w2, #0x5                   	// #5
  4207bc:	adrp	x1, 450000 <warn@@Base+0x96c0>
  4207c0:	mov	x0, #0x0                   	// #0
  4207c4:	add	x1, x1, #0xc90
  4207c8:	bl	401c70 <dcgettext@plt>
  4207cc:	ldr	x1, [sp, #216]
  4207d0:	bl	401cc0 <printf@plt>
  4207d4:	b	41ed5c <ferror@plt+0x1d01c>
  4207d8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4207dc:	ldr	x2, [x28]
  4207e0:	ldr	w1, [x1, #1056]
  4207e4:	ldr	x0, [sp, #256]
  4207e8:	cbz	w1, 420d80 <ferror@plt+0x1f040>
  4207ec:	mov	w1, #0x4                   	// #4
  4207f0:	blr	x2
  4207f4:	ldr	x2, [x28]
  4207f8:	mov	x28, x0
  4207fc:	ldr	x0, [sp, #256]
  420800:	mov	w1, #0x4                   	// #4
  420804:	add	x0, x0, #0x4
  420808:	blr	x2
  42080c:	cmp	x0, #0x0
  420810:	mov	x20, x0
  420814:	cset	w22, eq  // eq = none
  420818:	b	41ed9c <ferror@plt+0x1d05c>
  42081c:	adrp	x23, 455000 <warn@@Base+0xe6c0>
  420820:	add	x23, x23, #0x458
  420824:	b	41ff2c <ferror@plt+0x1e1ec>
  420828:	adrp	x23, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  42082c:	add	x23, x23, #0x520
  420830:	ldr	x22, [x23, #240]
  420834:	sub	x0, x22, #0x1
  420838:	cmn	x0, #0x11
  42083c:	b.ls	420f2c <ferror@plt+0x1f1ec>  // b.plast
  420840:	mov	w2, #0x5                   	// #5
  420844:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420848:	mov	x0, #0x0                   	// #0
  42084c:	add	x1, x1, #0x5b0
  420850:	str	w4, [sp, #112]
  420854:	bl	401c70 <dcgettext@plt>
  420858:	mov	x1, x28
  42085c:	bl	401cc0 <printf@plt>
  420860:	str	x28, [x23, #248]
  420864:	ldr	w4, [sp, #112]
  420868:	cbz	x20, 41ee18 <ferror@plt+0x1d0d8>
  42086c:	mov	w2, #0x5                   	// #5
  420870:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420874:	mov	x0, #0x0                   	// #0
  420878:	add	x1, x1, #0x5d0
  42087c:	str	w4, [sp, #112]
  420880:	bl	401c70 <dcgettext@plt>
  420884:	mov	x1, x20
  420888:	bl	401cc0 <printf@plt>
  42088c:	ldr	w4, [sp, #112]
  420890:	str	x20, [x23, #240]
  420894:	cbnz	w4, 4207b0 <ferror@plt+0x1ea70>
  420898:	b	41ed5c <ferror@plt+0x1d01c>
  42089c:	ldr	w24, [sp, #152]
  4208a0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4208a4:	add	x1, x1, #0xd58
  4208a8:	neg	w0, w24
  4208ac:	bl	404cb0 <ferror@plt+0x2f70>
  4208b0:	sub	w0, w24, w0
  4208b4:	str	w0, [sp, #152]
  4208b8:	b	41fb70 <ferror@plt+0x1de30>
  4208bc:	ldr	w24, [sp, #152]
  4208c0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4208c4:	add	x1, x1, #0xd50
  4208c8:	neg	w0, w24
  4208cc:	bl	404cb0 <ferror@plt+0x2f70>
  4208d0:	sub	w0, w24, w0
  4208d4:	str	w0, [sp, #152]
  4208d8:	b	41fb70 <ferror@plt+0x1de30>
  4208dc:	mov	w2, #0x5                   	// #5
  4208e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4208e4:	mov	x0, #0x0                   	// #0
  4208e8:	add	x1, x1, #0x5d0
  4208ec:	str	w4, [sp, #112]
  4208f0:	bl	401c70 <dcgettext@plt>
  4208f4:	mov	x1, x20
  4208f8:	bl	401cc0 <printf@plt>
  4208fc:	ldr	w4, [sp, #112]
  420900:	str	x20, [x22, #256]
  420904:	cbnz	w4, 4207b0 <ferror@plt+0x1ea70>
  420908:	b	41ed5c <ferror@plt+0x1d01c>
  42090c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420910:	add	x0, x0, #0x620
  420914:	str	x1, [sp, #128]
  420918:	bl	401cc0 <printf@plt>
  42091c:	ldr	x1, [sp, #128]
  420920:	mov	w0, w1
  420924:	bl	404210 <ferror@plt+0x24d0>
  420928:	b	41f170 <ferror@plt+0x1d430>
  42092c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420930:	add	x0, x0, #0x200
  420934:	str	x1, [sp, #128]
  420938:	bl	401cc0 <printf@plt>
  42093c:	ldr	x1, [sp, #128]
  420940:	mov	w0, w1
  420944:	bl	410258 <ferror@plt+0xe518>
  420948:	b	41f170 <ferror@plt+0x1d430>
  42094c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  420950:	add	x1, x1, #0x490
  420954:	mov	w2, #0x5                   	// #5
  420958:	mov	x0, #0x0                   	// #0
  42095c:	bl	401c70 <dcgettext@plt>
  420960:	bl	401cc0 <printf@plt>
  420964:	b	41f170 <ferror@plt+0x1d430>
  420968:	adrp	x23, 455000 <warn@@Base+0xe6c0>
  42096c:	add	x23, x23, #0x3f8
  420970:	b	41e888 <ferror@plt+0x1cb48>
  420974:	add	x3, sp, #0xd8
  420978:	add	x1, x28, #0x2
  42097c:	mov	x0, x21
  420980:	mov	w2, #0x1                   	// #1
  420984:	bl	406508 <ferror@plt+0x47c8>
  420988:	cmp	x0, #0x0
  42098c:	cset	w4, ne  // ne = any
  420990:	cmp	w22, #0x0
  420994:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  420998:	b.eq	420828 <ferror@plt+0x1eae8>  // b.none
  42099c:	ldr	x20, [x0, #8]
  4209a0:	cbnz	x20, 420ad4 <ferror@plt+0x1ed94>
  4209a4:	adrp	x23, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4209a8:	add	x23, x23, #0x520
  4209ac:	ldr	x22, [x23, #240]
  4209b0:	sub	x0, x22, #0x1
  4209b4:	cmn	x0, #0x11
  4209b8:	b.ls	421204 <ferror@plt+0x1f4c4>  // b.plast
  4209bc:	mov	w2, #0x5                   	// #5
  4209c0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4209c4:	mov	x0, #0x0                   	// #0
  4209c8:	add	x1, x1, #0x5b0
  4209cc:	bl	401c70 <dcgettext@plt>
  4209d0:	mov	x1, x28
  4209d4:	bl	401cc0 <printf@plt>
  4209d8:	str	x28, [x23, #248]
  4209dc:	b	4207b0 <ferror@plt+0x1ea70>
  4209e0:	subs	w0, w1, w0
  4209e4:	b.eq	420dcc <ferror@plt+0x1f08c>  // b.none
  4209e8:	sub	w24, w0, #0x1
  4209ec:	cmp	w24, #0x8
  4209f0:	b.ls	420dc4 <ferror@plt+0x1f084>  // b.plast
  4209f4:	mov	w2, #0x5                   	// #5
  4209f8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4209fc:	mov	x0, #0x0                   	// #0
  420a00:	add	x1, x1, #0xcf0
  420a04:	str	w5, [sp, #168]
  420a08:	bl	401c70 <dcgettext@plt>
  420a0c:	mov	w1, w24
  420a10:	bl	446368 <error@@Base>
  420a14:	ldr	w5, [sp, #168]
  420a18:	mov	w0, #0x7                   	// #7
  420a1c:	mov	w7, w0
  420a20:	mov	x1, #0x0                   	// #0
  420a24:	mov	x0, #0x0                   	// #0
  420a28:	ldr	x2, [sp, #160]
  420a2c:	lsl	w3, w0, #3
  420a30:	cmp	x7, x0
  420a34:	ldrb	w4, [x2, x0]
  420a38:	add	x0, x0, #0x1
  420a3c:	lsl	x3, x4, x3
  420a40:	orr	x1, x1, x3
  420a44:	b.ne	420a28 <ferror@plt+0x1ece8>  // b.any
  420a48:	cmp	w5, #0x2
  420a4c:	b.eq	421154 <ferror@plt+0x1f414>  // b.none
  420a50:	cmp	w5, #0x7
  420a54:	b.ne	4210a0 <ferror@plt+0x1f360>  // b.any
  420a58:	cmp	x1, #0x4
  420a5c:	b.ls	420de0 <ferror@plt+0x1f0a0>  // b.plast
  420a60:	ldr	x0, [sp, #112]
  420a64:	ldr	w0, [x0]
  420a68:	cbz	w0, 4210c0 <ferror@plt+0x1f380>
  420a6c:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  420a70:	add	x0, x0, #0xd38
  420a74:	bl	401cc0 <printf@plt>
  420a78:	ldr	w1, [sp, #152]
  420a7c:	sub	w0, w1, w0
  420a80:	str	w0, [sp, #152]
  420a84:	b	41fb70 <ferror@plt+0x1de30>
  420a88:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420a8c:	add	x1, x1, #0x10
  420a90:	mov	w2, #0x5                   	// #5
  420a94:	mov	x0, #0x0                   	// #0
  420a98:	bl	401c70 <dcgettext@plt>
  420a9c:	bl	401cc0 <printf@plt>
  420aa0:	b	41e9e8 <ferror@plt+0x1cca8>
  420aa4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420aa8:	add	x1, x1, #0x400
  420aac:	b	41eb68 <ferror@plt+0x1ce28>
  420ab0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420ab4:	mov	w2, #0x5                   	// #5
  420ab8:	add	x1, x1, #0xb08
  420abc:	mov	x0, #0x0                   	// #0
  420ac0:	bl	401c70 <dcgettext@plt>
  420ac4:	mov	x23, x0
  420ac8:	b	41e888 <ferror@plt+0x1cb48>
  420acc:	ldr	x1, [sp, #232]
  420ad0:	b	41ec50 <ferror@plt+0x1cf10>
  420ad4:	add	x20, x20, x28
  420ad8:	mov	w4, #0x1                   	// #1
  420adc:	b	41eddc <ferror@plt+0x1d09c>
  420ae0:	mov	w2, w5
  420ae4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420ae8:	mov	x0, #0x0                   	// #0
  420aec:	add	x1, x1, #0xc18
  420af0:	str	w5, [sp, #168]
  420af4:	str	w4, [sp, #184]
  420af8:	bl	401c70 <dcgettext@plt>
  420afc:	add	x1, x24, #0x2
  420b00:	str	x1, [sp, #160]
  420b04:	adrp	x6, 478000 <warn@@Base+0x316c0>
  420b08:	add	x6, x6, #0x3e0
  420b0c:	ldr	w5, [sp, #168]
  420b10:	add	x27, x6, #0xee8
  420b14:	ldr	w4, [sp, #184]
  420b18:	mov	x1, x0
  420b1c:	cbnz	x1, 41facc <ferror@plt+0x1dd8c>
  420b20:	b	41faf4 <ferror@plt+0x1ddb4>
  420b24:	adrp	x0, 48a000 <warn@@Base+0x436c0>
  420b28:	add	x0, x0, #0x7d0
  420b2c:	ldrh	w0, [x0, w5, sxtw #1]
  420b30:	tbz	w0, #4, 420ffc <ferror@plt+0x1f2bc>
  420b34:	ldr	x3, [sp, #224]
  420b38:	add	x24, x24, #0x1
  420b3c:	ldr	x0, [sp, #248]
  420b40:	str	w4, [sp, #160]
  420b44:	str	w5, [sp, #168]
  420b48:	sub	x1, x24, x0
  420b4c:	mov	x0, x24
  420b50:	sub	x1, x3, x1
  420b54:	bl	401940 <strnlen@plt>
  420b58:	add	w1, w0, #0x1
  420b5c:	ldr	w0, [sp, #152]
  420b60:	ldr	w4, [sp, #160]
  420b64:	ldr	w5, [sp, #168]
  420b68:	cmp	w0, w1
  420b6c:	b.ge	420b80 <ferror@plt+0x1ee40>  // b.tcont
  420b70:	ldr	x0, [sp, #112]
  420b74:	ldr	w0, [x0]
  420b78:	cbz	w0, 4211ec <ferror@plt+0x1f4ac>
  420b7c:	ldr	w0, [sp, #152]
  420b80:	sub	w0, w0, w1
  420b84:	str	w0, [sp, #152]
  420b88:	add	x3, x24, w1, sxtw
  420b8c:	mov	x2, x24
  420b90:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  420b94:	add	x0, x0, #0xc40
  420b98:	str	x3, [sp, #160]
  420b9c:	mov	x27, x20
  420ba0:	str	w4, [sp, #168]
  420ba4:	str	w5, [sp, #184]
  420ba8:	bl	401cc0 <printf@plt>
  420bac:	ldr	w4, [sp, #168]
  420bb0:	ldr	w5, [sp, #184]
  420bb4:	b	41faf4 <ferror@plt+0x1ddb4>
  420bb8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420bbc:	mov	w2, #0x5                   	// #5
  420bc0:	add	x1, x1, #0xc28
  420bc4:	str	w4, [sp, #168]
  420bc8:	str	w5, [sp, #184]
  420bcc:	b	41faa0 <ferror@plt+0x1dd60>
  420bd0:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420bd4:	mov	w2, #0x5                   	// #5
  420bd8:	add	x1, x1, #0xc00
  420bdc:	str	w4, [sp, #168]
  420be0:	str	w5, [sp, #184]
  420be4:	b	41fc1c <ferror@plt+0x1dedc>
  420be8:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420bec:	add	x1, x1, #0xe58
  420bf0:	mov	w2, #0x5                   	// #5
  420bf4:	mov	x0, #0x0                   	// #0
  420bf8:	bl	401c70 <dcgettext@plt>
  420bfc:	bl	401cc0 <printf@plt>
  420c00:	cmp	w22, #0x7
  420c04:	b.le	41f050 <ferror@plt+0x1d310>
  420c08:	ldr	x2, [x28]
  420c0c:	mov	w1, #0x8                   	// #8
  420c10:	ldr	x0, [sp, #256]
  420c14:	blr	x2
  420c18:	mov	x1, x0
  420c1c:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  420c20:	add	x0, x0, #0xe78
  420c24:	bl	401cc0 <printf@plt>
  420c28:	b	41e9e8 <ferror@plt+0x1cca8>
  420c2c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420c30:	mov	w2, #0x5                   	// #5
  420c34:	add	x1, x1, #0xf70
  420c38:	b	41ecc8 <ferror@plt+0x1cf88>
  420c3c:	cmp	w22, #0x21
  420c40:	b.le	41f050 <ferror@plt+0x1d310>
  420c44:	mov	w2, #0x5                   	// #5
  420c48:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420c4c:	mov	x0, #0x0                   	// #0
  420c50:	add	x1, x1, #0xea8
  420c54:	bl	401c70 <dcgettext@plt>
  420c58:	mov	x20, x0
  420c5c:	ldr	x2, [x28]
  420c60:	mov	w1, #0x4                   	// #4
  420c64:	ldr	x0, [sp, #256]
  420c68:	blr	x2
  420c6c:	mov	x23, x0
  420c70:	ldr	x2, [x28]
  420c74:	mov	w1, #0x4                   	// #4
  420c78:	ldr	x0, [sp, #256]
  420c7c:	add	x0, x0, #0x4
  420c80:	blr	x2
  420c84:	mov	w1, w23
  420c88:	mov	w2, w0
  420c8c:	mov	x0, x20
  420c90:	bl	401cc0 <printf@plt>
  420c94:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420c98:	add	x1, x1, #0xec8
  420c9c:	mov	w2, #0x5                   	// #5
  420ca0:	mov	x0, #0x0                   	// #0
  420ca4:	bl	401c70 <dcgettext@plt>
  420ca8:	bl	401cc0 <printf@plt>
  420cac:	ldr	x2, [x28]
  420cb0:	mov	w1, #0x8                   	// #8
  420cb4:	ldr	x0, [sp, #256]
  420cb8:	add	x0, x0, #0x8
  420cbc:	blr	x2
  420cc0:	bl	404ba8 <ferror@plt+0x2e68>
  420cc4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420cc8:	add	x1, x1, #0xee0
  420ccc:	mov	w2, #0x5                   	// #5
  420cd0:	mov	x0, #0x0                   	// #0
  420cd4:	bl	401c70 <dcgettext@plt>
  420cd8:	bl	401cc0 <printf@plt>
  420cdc:	ldr	x2, [x28]
  420ce0:	mov	w1, #0x8                   	// #8
  420ce4:	ldr	x0, [sp, #256]
  420ce8:	add	x0, x0, #0x10
  420cec:	blr	x2
  420cf0:	adrp	x2, 455000 <warn@@Base+0xe6c0>
  420cf4:	mov	x1, x0
  420cf8:	add	x0, x2, #0xe78
  420cfc:	bl	401cc0 <printf@plt>
  420d00:	mov	w2, #0x5                   	// #5
  420d04:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420d08:	mov	x0, #0x0                   	// #0
  420d0c:	add	x1, x1, #0xef8
  420d10:	bl	401c70 <dcgettext@plt>
  420d14:	mov	x20, x0
  420d18:	ldr	x2, [x28]
  420d1c:	mov	w1, #0x4                   	// #4
  420d20:	ldr	x0, [sp, #256]
  420d24:	add	x0, x0, #0x18
  420d28:	blr	x2
  420d2c:	mov	w1, w0
  420d30:	mov	x0, x20
  420d34:	bl	401cc0 <printf@plt>
  420d38:	mov	w2, #0x5                   	// #5
  420d3c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  420d40:	mov	x0, #0x0                   	// #0
  420d44:	add	x1, x1, #0xf18
  420d48:	bl	401c70 <dcgettext@plt>
  420d4c:	ldr	x2, [sp, #256]
  420d50:	sub	w1, w22, #0x20
  420d54:	add	x2, x2, #0x20
  420d58:	bl	401cc0 <printf@plt>
  420d5c:	b	41e9e8 <ferror@plt+0x1cca8>
  420d60:	mov	w2, #0x5                   	// #5
  420d64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420d68:	mov	x0, #0x0                   	// #0
  420d6c:	add	x1, x1, #0x5f8
  420d70:	bl	401c70 <dcgettext@plt>
  420d74:	mov	w1, w23
  420d78:	bl	401cc0 <printf@plt>
  420d7c:	b	41f170 <ferror@plt+0x1d430>
  420d80:	mov	w1, w22
  420d84:	mov	x20, #0x0                   	// #0
  420d88:	blr	x2
  420d8c:	mov	w22, #0x1                   	// #1
  420d90:	mov	x28, x0
  420d94:	b	41ed9c <ferror@plt+0x1d05c>
  420d98:	ldp	x22, x20, [x0, #240]
  420d9c:	cmp	x22, x20
  420da0:	b.hi	420720 <ferror@plt+0x1e9e0>  // b.pmore
  420da4:	mov	w2, #0x5                   	// #5
  420da8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420dac:	mov	x0, #0x0                   	// #0
  420db0:	add	x1, x1, #0x518
  420db4:	bl	401c70 <dcgettext@plt>
  420db8:	mov	x1, x20
  420dbc:	bl	401cc0 <printf@plt>
  420dc0:	b	41e9e8 <ferror@plt+0x1cca8>
  420dc4:	sub	w0, w0, #0x2
  420dc8:	cbnz	w24, 420a1c <ferror@plt+0x1ecdc>
  420dcc:	cmp	w5, #0x2
  420dd0:	b.eq	421104 <ferror@plt+0x1f3c4>  // b.none
  420dd4:	cmp	w5, #0x7
  420dd8:	mov	x1, #0x0                   	// #0
  420ddc:	b.ne	4210a4 <ferror@plt+0x1f364>  // b.any
  420de0:	adrp	x0, 478000 <warn@@Base+0x316c0>
  420de4:	add	x0, x0, #0x3e0
  420de8:	add	x0, x0, #0xf00
  420dec:	ldr	x1, [x0, x1, lsl #3]
  420df0:	ldr	w0, [sp, #152]
  420df4:	neg	w0, w0
  420df8:	bl	404cb0 <ferror@plt+0x2f70>
  420dfc:	ldr	x0, [sp, #112]
  420e00:	ldr	w0, [x0]
  420e04:	b	41e8f8 <ferror@plt+0x1cbb8>
  420e08:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420e0c:	add	x0, x0, #0x188
  420e10:	str	w4, [sp, #128]
  420e14:	bl	401cc0 <printf@plt>
  420e18:	ldr	w4, [sp, #128]
  420e1c:	b	4203fc <ferror@plt+0x1e6bc>
  420e20:	mov	x0, x20
  420e24:	str	w4, [sp, #128]
  420e28:	bl	401cc0 <printf@plt>
  420e2c:	ldr	w4, [sp, #128]
  420e30:	b	4203fc <ferror@plt+0x1e6bc>
  420e34:	mov	w2, #0x5                   	// #5
  420e38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420e3c:	mov	x0, #0x0                   	// #0
  420e40:	add	x1, x1, #0x120
  420e44:	bl	401c70 <dcgettext@plt>
  420e48:	mov	w2, w23
  420e4c:	mov	w1, w22
  420e50:	bl	401cc0 <printf@plt>
  420e54:	b	41ed5c <ferror@plt+0x1d01c>
  420e58:	mov	w2, #0x5                   	// #5
  420e5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420e60:	mov	x0, #0x0                   	// #0
  420e64:	add	x1, x1, #0xd8
  420e68:	bl	401c70 <dcgettext@plt>
  420e6c:	ldr	x1, [sp, #232]
  420e70:	bl	401cc0 <printf@plt>
  420e74:	b	41ed5c <ferror@plt+0x1d01c>
  420e78:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420e7c:	add	x0, x0, #0x238
  420e80:	bl	401cc0 <printf@plt>
  420e84:	cmp	w23, #0x4
  420e88:	b.ne	420238 <ferror@plt+0x1e4f8>  // b.any
  420e8c:	ldr	x2, [x28]
  420e90:	mov	w1, w23
  420e94:	mov	x0, x24
  420e98:	blr	x2
  420e9c:	mov	w20, w0
  420ea0:	cbz	w0, 41f170 <ferror@plt+0x1d430>
  420ea4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  420ea8:	add	x0, x0, #0xa10
  420eac:	str	x0, [sp, #128]
  420eb0:	neg	w22, w20
  420eb4:	and	w22, w22, w20
  420eb8:	bic	w20, w20, w22
  420ebc:	cmp	w22, #0x1
  420ec0:	b.eq	420f08 <ferror@plt+0x1f1c8>  // b.none
  420ec4:	cmp	w22, #0x2
  420ec8:	b.eq	420ef8 <ferror@plt+0x1f1b8>  // b.none
  420ecc:	ldr	x1, [sp, #128]
  420ed0:	mov	w2, #0x5                   	// #5
  420ed4:	mov	x0, #0x0                   	// #0
  420ed8:	bl	401c70 <dcgettext@plt>
  420edc:	mov	w1, w22
  420ee0:	bl	401cc0 <printf@plt>
  420ee4:	cbz	w20, 41f170 <ferror@plt+0x1d430>
  420ee8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  420eec:	add	x0, x0, #0x7a8
  420ef0:	bl	401cc0 <printf@plt>
  420ef4:	b	420eb0 <ferror@plt+0x1f170>
  420ef8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  420efc:	add	x0, x0, #0x258
  420f00:	bl	401cc0 <printf@plt>
  420f04:	b	420ee4 <ferror@plt+0x1f1a4>
  420f08:	ldr	x0, [sp, #176]
  420f0c:	bl	401cc0 <printf@plt>
  420f10:	b	420ee4 <ferror@plt+0x1f1a4>
  420f14:	adrp	x23, 455000 <warn@@Base+0xe6c0>
  420f18:	add	x23, x23, #0x418
  420f1c:	b	41e888 <ferror@plt+0x1cb48>
  420f20:	mov	w0, #0x1                   	// #1
  420f24:	str	w0, [sp, #148]
  420f28:	b	41eb18 <ferror@plt+0x1cdd8>
  420f2c:	add	x0, x22, #0xf
  420f30:	and	x0, x0, #0xfffffffffffffff0
  420f34:	cmp	x28, x0
  420f38:	b.ls	420840 <ferror@plt+0x1eb00>  // b.plast
  420f3c:	ldr	x0, [x21, #112]
  420f40:	ldr	w1, [x21, #100]
  420f44:	cbz	x0, 420840 <ferror@plt+0x1eb00>
  420f48:	cbz	w1, 420840 <ferror@plt+0x1eb00>
  420f4c:	sub	w3, w1, #0x1
  420f50:	add	x2, x0, #0x50
  420f54:	mov	w5, #0x50                  	// #80
  420f58:	mov	x1, x0
  420f5c:	umaddl	x3, w3, w5, x2
  420f60:	ldr	x2, [x1, #16]
  420f64:	mov	x5, x1
  420f68:	cmp	x28, x2
  420f6c:	b.cc	420f80 <ferror@plt+0x1f240>  // b.lo, b.ul, b.last
  420f70:	ldr	x6, [x1, #32]
  420f74:	add	x2, x2, x6
  420f78:	cmp	x28, x2
  420f7c:	b.cc	4211f8 <ferror@plt+0x1f4b8>  // b.lo, b.ul, b.last
  420f80:	add	x1, x1, #0x50
  420f84:	cmp	x3, x1
  420f88:	b.ne	420f60 <ferror@plt+0x1f220>  // b.any
  420f8c:	mov	x5, #0x0                   	// #0
  420f90:	ldr	x1, [x0, #16]
  420f94:	mov	x2, x0
  420f98:	cmp	x1, x22
  420f9c:	b.hi	420fb0 <ferror@plt+0x1f270>  // b.pmore
  420fa0:	ldr	x6, [x0, #32]
  420fa4:	add	x1, x1, x6
  420fa8:	cmp	x1, x22
  420fac:	b.hi	420fc0 <ferror@plt+0x1f280>  // b.pmore
  420fb0:	add	x0, x0, #0x50
  420fb4:	cmp	x3, x0
  420fb8:	b.ne	420f90 <ferror@plt+0x1f250>  // b.any
  420fbc:	mov	x2, #0x0                   	// #0
  420fc0:	ldr	w0, [sp, #128]
  420fc4:	cmp	w0, #0x0
  420fc8:	ccmp	x2, x5, #0x0, ne  // ne = any
  420fcc:	b.ne	420840 <ferror@plt+0x1eb00>  // b.any
  420fd0:	mov	w2, #0x5                   	// #5
  420fd4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  420fd8:	mov	x0, #0x0                   	// #0
  420fdc:	add	x1, x1, #0x580
  420fe0:	str	w4, [sp, #112]
  420fe4:	bl	401c70 <dcgettext@plt>
  420fe8:	add	x1, x22, #0x1
  420fec:	sub	x2, x28, #0x1
  420ff0:	bl	446940 <warn@@Base>
  420ff4:	ldr	w4, [sp, #112]
  420ff8:	b	420840 <ferror@plt+0x1eb00>
  420ffc:	mov	w2, #0x5                   	// #5
  421000:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421004:	mov	x0, #0x0                   	// #0
  421008:	add	x1, x1, #0xc48
  42100c:	str	w4, [sp, #168]
  421010:	mov	x27, x20
  421014:	str	w5, [sp, #184]
  421018:	bl	401c70 <dcgettext@plt>
  42101c:	add	x1, x24, #0x2
  421020:	str	x1, [sp, #160]
  421024:	ldrb	w1, [x24, #1]
  421028:	bl	446368 <error@@Base>
  42102c:	mov	w2, #0x5                   	// #5
  421030:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421034:	mov	x0, #0x0                   	// #0
  421038:	add	x1, x1, #0xc70
  42103c:	bl	401c70 <dcgettext@plt>
  421040:	mov	x1, x0
  421044:	ldrb	w2, [x24, #1]
  421048:	adrp	x3, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  42104c:	add	x3, x3, #0x520
  421050:	add	x24, x3, #0x70
  421054:	mov	x0, x24
  421058:	bl	401980 <sprintf@plt>
  42105c:	ldr	w4, [sp, #168]
  421060:	mov	x1, x24
  421064:	ldr	w5, [sp, #184]
  421068:	b	41facc <ferror@plt+0x1dd8c>
  42106c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421070:	add	x1, x1, #0xe20
  421074:	mov	w2, #0x5                   	// #5
  421078:	mov	x0, #0x0                   	// #0
  42107c:	bl	401c70 <dcgettext@plt>
  421080:	bl	401cc0 <printf@plt>
  421084:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421088:	add	x1, x1, #0xe00
  42108c:	mov	w2, #0x5                   	// #5
  421090:	mov	x0, #0x0                   	// #0
  421094:	bl	401c70 <dcgettext@plt>
  421098:	bl	401cc0 <printf@plt>
  42109c:	b	41e9e8 <ferror@plt+0x1cca8>
  4210a0:	cbnz	x1, 420a60 <ferror@plt+0x1ed20>
  4210a4:	ldr	w0, [sp, #152]
  4210a8:	sub	w0, w0, #0x3
  4210ac:	str	w0, [sp, #152]
  4210b0:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  4210b4:	add	x0, x0, #0xd30
  4210b8:	bl	401cc0 <printf@plt>
  4210bc:	b	41fb70 <ferror@plt+0x1de30>
  4210c0:	ldr	w24, [sp, #152]
  4210c4:	mov	x2, x1
  4210c8:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  4210cc:	add	x0, x0, #0xd40
  4210d0:	mov	w1, w24
  4210d4:	bl	401cc0 <printf@plt>
  4210d8:	sub	w0, w24, w0
  4210dc:	str	w0, [sp, #152]
  4210e0:	b	41fb70 <ferror@plt+0x1de30>
  4210e4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4210e8:	add	x0, x0, #0x620
  4210ec:	str	x1, [sp, #128]
  4210f0:	bl	401cc0 <printf@plt>
  4210f4:	ldr	x1, [sp, #128]
  4210f8:	mov	w0, w1
  4210fc:	bl	410258 <ferror@plt+0xe518>
  421100:	b	41f170 <ferror@plt+0x1d430>
  421104:	mov	x1, #0x0                   	// #0
  421108:	adrp	x0, 478000 <warn@@Base+0x316c0>
  42110c:	add	x0, x0, #0x3e0
  421110:	add	x0, x0, #0xf28
  421114:	ldr	x1, [x0, x1, lsl #3]
  421118:	b	420df0 <ferror@plt+0x1f0b0>
  42111c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421120:	mov	w2, #0x5                   	// #5
  421124:	add	x1, x1, #0xae0
  421128:	mov	x0, #0x0                   	// #0
  42112c:	bl	401c70 <dcgettext@plt>
  421130:	mov	x23, x0
  421134:	b	41e888 <ferror@plt+0x1cb48>
  421138:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42113c:	mov	w2, #0x5                   	// #5
  421140:	add	x1, x1, #0xa58
  421144:	mov	x0, #0x0                   	// #0
  421148:	bl	401c70 <dcgettext@plt>
  42114c:	mov	x23, x0
  421150:	b	41e888 <ferror@plt+0x1cb48>
  421154:	cmp	x1, #0x4
  421158:	b.hi	420a60 <ferror@plt+0x1ed20>  // b.pmore
  42115c:	b	421108 <ferror@plt+0x1f3c8>
  421160:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421164:	mov	w2, #0x5                   	// #5
  421168:	add	x1, x1, #0xaa8
  42116c:	mov	x0, #0x0                   	// #0
  421170:	bl	401c70 <dcgettext@plt>
  421174:	mov	x23, x0
  421178:	b	41e888 <ferror@plt+0x1cb48>
  42117c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421180:	mov	w2, #0x5                   	// #5
  421184:	add	x1, x1, #0x9f8
  421188:	mov	x0, #0x0                   	// #0
  42118c:	bl	401c70 <dcgettext@plt>
  421190:	mov	x23, x0
  421194:	b	41e888 <ferror@plt+0x1cb48>
  421198:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  42119c:	mov	w2, #0x5                   	// #5
  4211a0:	add	x1, x1, #0xa70
  4211a4:	mov	x0, #0x0                   	// #0
  4211a8:	bl	401c70 <dcgettext@plt>
  4211ac:	mov	x23, x0
  4211b0:	b	41e888 <ferror@plt+0x1cb48>
  4211b4:	mov	w2, #0x5                   	// #5
  4211b8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4211bc:	mov	x0, #0x0                   	// #0
  4211c0:	add	x1, x1, #0x3c0
  4211c4:	bl	401c70 <dcgettext@plt>
  4211c8:	mov	x2, x0
  4211cc:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4211d0:	add	x1, x1, #0x520
  4211d4:	sub	x0, x1, #0x10
  4211d8:	mov	w3, w20
  4211dc:	mov	x23, x0
  4211e0:	mov	x1, #0x40                  	// #64
  4211e4:	bl	4019e0 <snprintf@plt>
  4211e8:	b	41e888 <ferror@plt+0x1cb48>
  4211ec:	ldr	w1, [sp, #152]
  4211f0:	str	wzr, [sp, #152]
  4211f4:	b	420b88 <ferror@plt+0x1ee48>
  4211f8:	mov	w1, #0x1                   	// #1
  4211fc:	str	w1, [sp, #128]
  421200:	b	420f90 <ferror@plt+0x1f250>
  421204:	add	x0, x22, #0xf
  421208:	and	x0, x0, #0xfffffffffffffff0
  42120c:	cmp	x28, x0
  421210:	b.ls	4209bc <ferror@plt+0x1ec7c>  // b.plast
  421214:	ldr	x0, [x21, #112]
  421218:	ldr	w1, [x21, #100]
  42121c:	cbz	x0, 4209bc <ferror@plt+0x1ec7c>
  421220:	mov	w4, #0x1                   	// #1
  421224:	mov	x20, #0x0                   	// #0
  421228:	b	420f48 <ferror@plt+0x1f208>
  42122c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  421230:	add	x1, x1, #0x650
  421234:	mov	w2, #0x5                   	// #5
  421238:	str	wzr, [sp, #148]
  42123c:	bl	401c70 <dcgettext@plt>
  421240:	bl	446368 <error@@Base>
  421244:	ldp	x27, x28, [sp, #80]
  421248:	b	41eb18 <ferror@plt+0x1cdd8>
  42124c:	nop
  421250:	stp	x29, x30, [sp, #-48]!
  421254:	mov	x29, sp
  421258:	stp	x19, x20, [sp, #16]
  42125c:	ldr	x19, [x0, #120]
  421260:	stp	x21, x22, [sp, #32]
  421264:	mov	x21, x0
  421268:	cbz	x19, 4212e8 <ferror@plt+0x1f5a8>
  42126c:	ldr	w2, [x21, #92]
  421270:	cbz	w2, 4212f8 <ferror@plt+0x1f5b8>
  421274:	mov	w22, #0x1                   	// #1
  421278:	mov	w20, #0x0                   	// #0
  42127c:	b	421290 <ferror@plt+0x1f550>
  421280:	add	w20, w20, #0x1
  421284:	add	x19, x19, #0x40
  421288:	cmp	w2, w20
  42128c:	b.ls	4212d4 <ferror@plt+0x1f594>  // b.plast
  421290:	ldr	x1, [x19]
  421294:	cmp	x1, #0x4
  421298:	b.ne	421280 <ferror@plt+0x1f540>  // b.any
  42129c:	ldr	x3, [x19, #40]
  4212a0:	mov	x0, x21
  4212a4:	mov	x1, #0x0                   	// #0
  4212a8:	cbz	x3, 4212c0 <ferror@plt+0x1f580>
  4212ac:	ldr	x2, [x19, #16]
  4212b0:	ldr	x4, [x19, #56]
  4212b4:	bl	41e5d0 <ferror@plt+0x1c890>
  4212b8:	ldr	w2, [x21, #92]
  4212bc:	cbnz	w0, 421280 <ferror@plt+0x1f540>
  4212c0:	add	w20, w20, #0x1
  4212c4:	add	x19, x19, #0x40
  4212c8:	cmp	w2, w20
  4212cc:	mov	w22, #0x0                   	// #0
  4212d0:	b.hi	421290 <ferror@plt+0x1f550>  // b.pmore
  4212d4:	mov	w0, w22
  4212d8:	ldp	x19, x20, [sp, #16]
  4212dc:	ldp	x21, x22, [sp, #32]
  4212e0:	ldp	x29, x30, [sp], #48
  4212e4:	ret
  4212e8:	bl	409838 <ferror@plt+0x7af8>
  4212ec:	cbz	w0, 4212f8 <ferror@plt+0x1f5b8>
  4212f0:	ldr	x19, [x21, #120]
  4212f4:	b	42126c <ferror@plt+0x1f52c>
  4212f8:	mov	w22, #0x1                   	// #1
  4212fc:	mov	w0, w22
  421300:	ldp	x19, x20, [sp, #16]
  421304:	ldp	x21, x22, [sp, #32]
  421308:	ldp	x29, x30, [sp], #48
  42130c:	ret
  421310:	stp	x29, x30, [sp, #-64]!
  421314:	cmp	w0, #0x0
  421318:	mov	x29, sp
  42131c:	stp	x19, x20, [sp, #16]
  421320:	mov	x19, x1
  421324:	mov	x20, x2
  421328:	str	x21, [sp, #32]
  42132c:	mov	w21, w0
  421330:	b.le	421344 <ferror@plt+0x1f604>
  421334:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421338:	mov	w1, w21
  42133c:	add	x0, x0, #0x680
  421340:	bl	401cc0 <printf@plt>
  421344:	cmp	x19, x20
  421348:	b.cs	4213f4 <ferror@plt+0x1f6b4>  // b.hs, b.nlast
  42134c:	tbnz	w21, #0, 4213ac <ferror@plt+0x1f66c>
  421350:	mov	x1, x20
  421354:	mov	x0, x19
  421358:	mov	w2, #0x0                   	// #0
  42135c:	add	x4, sp, #0x3c
  421360:	add	x3, sp, #0x38
  421364:	bl	42fb50 <ferror@plt+0x2de10>
  421368:	ldp	w2, w1, [sp, #56]
  42136c:	mov	x21, x0
  421370:	add	x19, x19, x2
  421374:	tbnz	w1, #0, 421450 <ferror@plt+0x1f710>
  421378:	tbnz	w1, #1, 421434 <ferror@plt+0x1f6f4>
  42137c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421380:	mov	x2, x21
  421384:	add	x0, x0, #0x6f8
  421388:	mov	x1, x21
  42138c:	bl	401cc0 <printf@plt>
  421390:	cmp	x19, x20
  421394:	b.hi	42146c <ferror@plt+0x1f72c>  // b.pmore
  421398:	mov	x0, x19
  42139c:	ldp	x19, x20, [sp, #16]
  4213a0:	ldr	x21, [sp, #32]
  4213a4:	ldp	x29, x30, [sp], #64
  4213a8:	ret
  4213ac:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4213b0:	sub	x21, x20, x19
  4213b4:	sub	x21, x21, #0x1
  4213b8:	mov	w0, #0x22                  	// #34
  4213bc:	ldr	x1, [x1, #1040]
  4213c0:	bl	401990 <putc@plt>
  4213c4:	cbnz	x21, 421410 <ferror@plt+0x1f6d0>
  4213c8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4213cc:	add	x1, x1, #0x6a8
  4213d0:	mov	w2, #0x5                   	// #5
  4213d4:	mov	x19, x20
  4213d8:	mov	x0, #0x0                   	// #0
  4213dc:	bl	401c70 <dcgettext@plt>
  4213e0:	bl	401cc0 <printf@plt>
  4213e4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4213e8:	add	x0, x0, #0x6c0
  4213ec:	bl	401b70 <puts@plt>
  4213f0:	b	421390 <ferror@plt+0x1f650>
  4213f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4213f8:	add	x1, x1, #0x698
  4213fc:	mov	w2, #0x5                   	// #5
  421400:	mov	x0, #0x0                   	// #0
  421404:	bl	401c70 <dcgettext@plt>
  421408:	bl	446940 <warn@@Base>
  42140c:	b	421390 <ferror@plt+0x1f650>
  421410:	mov	x1, x19
  421414:	mov	w0, w21
  421418:	bl	404cb0 <ferror@plt+0x2f70>
  42141c:	mov	x0, x19
  421420:	mov	x1, x21
  421424:	bl	401940 <strnlen@plt>
  421428:	add	x0, x0, #0x1
  42142c:	add	x19, x19, x0
  421430:	b	4213e4 <ferror@plt+0x1f6a4>
  421434:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421438:	add	x1, x1, #0x6e0
  42143c:	mov	w2, #0x5                   	// #5
  421440:	mov	x0, #0x0                   	// #0
  421444:	bl	401c70 <dcgettext@plt>
  421448:	bl	446368 <error@@Base>
  42144c:	b	42137c <ferror@plt+0x1f63c>
  421450:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421454:	add	x1, x1, #0x6c8
  421458:	mov	w2, #0x5                   	// #5
  42145c:	mov	x0, #0x0                   	// #0
  421460:	bl	401c70 <dcgettext@plt>
  421464:	bl	446368 <error@@Base>
  421468:	b	42137c <ferror@plt+0x1f63c>
  42146c:	adrp	x3, 478000 <warn@@Base+0x316c0>
  421470:	add	x3, x3, #0x3e0
  421474:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  421478:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42147c:	add	x3, x3, #0xf88
  421480:	add	x1, x1, #0xb68
  421484:	add	x0, x0, #0x708
  421488:	mov	w2, #0x3941                	// #14657
  42148c:	bl	401cd0 <__assert_fail@plt>
  421490:	stp	x29, x30, [sp, #-48]!
  421494:	cmp	w1, #0x8
  421498:	mov	x29, sp
  42149c:	stp	x19, x20, [sp, #16]
  4214a0:	mov	x19, x0
  4214a4:	b.eq	4214cc <ferror@plt+0x1f78c>  // b.none
  4214a8:	mov	w3, w1
  4214ac:	mov	x1, x0
  4214b0:	and	w0, w3, #0x1
  4214b4:	bl	421310 <ferror@plt+0x1f5d0>
  4214b8:	mov	x19, x0
  4214bc:	mov	x0, x19
  4214c0:	ldp	x19, x20, [sp, #16]
  4214c4:	ldp	x29, x30, [sp], #48
  4214c8:	ret
  4214cc:	mov	x20, x2
  4214d0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4214d4:	add	x0, x0, #0x718
  4214d8:	bl	401cc0 <printf@plt>
  4214dc:	mov	x1, x20
  4214e0:	mov	x0, x19
  4214e4:	add	x4, sp, #0x2c
  4214e8:	add	x3, sp, #0x28
  4214ec:	mov	w2, #0x0                   	// #0
  4214f0:	bl	42fb50 <ferror@plt+0x2de10>
  4214f4:	mov	x20, x0
  4214f8:	tst	x0, #0xffffffff00000000
  4214fc:	ldp	w1, w0, [sp, #40]
  421500:	add	x19, x19, x1
  421504:	b.eq	421554 <ferror@plt+0x1f814>  // b.none
  421508:	orr	w1, w0, #0x2
  42150c:	str	w1, [sp, #44]
  421510:	tbz	w0, #0, 421560 <ferror@plt+0x1f820>
  421514:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421518:	add	x1, x1, #0x6c8
  42151c:	mov	w2, #0x5                   	// #5
  421520:	mov	x0, #0x0                   	// #0
  421524:	bl	401c70 <dcgettext@plt>
  421528:	bl	446368 <error@@Base>
  42152c:	cmp	w20, #0x1
  421530:	b.eq	4215b4 <ferror@plt+0x1f874>  // b.none
  421534:	cmp	w20, #0x2
  421538:	b.eq	421598 <ferror@plt+0x1f858>  // b.none
  42153c:	cbz	w20, 42157c <ferror@plt+0x1f83c>
  421540:	mov	w1, w20
  421544:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  421548:	add	x0, x0, #0xb58
  42154c:	bl	401cc0 <printf@plt>
  421550:	b	4214bc <ferror@plt+0x1f77c>
  421554:	tbnz	w0, #0, 421514 <ferror@plt+0x1f7d4>
  421558:	tbz	w0, #1, 42152c <ferror@plt+0x1f7ec>
  42155c:	nop
  421560:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421564:	add	x1, x1, #0x6e0
  421568:	mov	w2, #0x5                   	// #5
  42156c:	mov	x0, #0x0                   	// #0
  421570:	bl	401c70 <dcgettext@plt>
  421574:	bl	446368 <error@@Base>
  421578:	b	42152c <ferror@plt+0x1f7ec>
  42157c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421580:	add	x1, x1, #0x738
  421584:	mov	w2, #0x5                   	// #5
  421588:	mov	x0, #0x0                   	// #0
  42158c:	bl	401c70 <dcgettext@plt>
  421590:	bl	401cc0 <printf@plt>
  421594:	b	4214bc <ferror@plt+0x1f77c>
  421598:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42159c:	add	x1, x1, #0x750
  4215a0:	mov	w2, #0x5                   	// #5
  4215a4:	mov	x0, #0x0                   	// #0
  4215a8:	bl	401c70 <dcgettext@plt>
  4215ac:	bl	401cc0 <printf@plt>
  4215b0:	b	4214bc <ferror@plt+0x1f77c>
  4215b4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4215b8:	add	x1, x1, #0x740
  4215bc:	mov	w2, #0x5                   	// #5
  4215c0:	mov	x0, #0x0                   	// #0
  4215c4:	bl	401c70 <dcgettext@plt>
  4215c8:	bl	401cc0 <printf@plt>
  4215cc:	b	4214bc <ferror@plt+0x1f77c>
  4215d0:	stp	x29, x30, [sp, #-48]!
  4215d4:	cmp	w1, #0x4
  4215d8:	mov	x29, sp
  4215dc:	stp	x19, x20, [sp, #16]
  4215e0:	mov	x19, x0
  4215e4:	b.eq	42160c <ferror@plt+0x1f8cc>  // b.none
  4215e8:	mov	w3, w1
  4215ec:	mov	x1, x0
  4215f0:	and	w0, w3, #0x1
  4215f4:	bl	421310 <ferror@plt+0x1f5d0>
  4215f8:	mov	x19, x0
  4215fc:	mov	x0, x19
  421600:	ldp	x19, x20, [sp, #16]
  421604:	ldp	x29, x30, [sp], #48
  421608:	ret
  42160c:	mov	x20, x2
  421610:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421614:	add	x0, x0, #0x760
  421618:	bl	401cc0 <printf@plt>
  42161c:	mov	x1, x20
  421620:	mov	x0, x19
  421624:	add	x4, sp, #0x2c
  421628:	add	x3, sp, #0x28
  42162c:	mov	w2, #0x0                   	// #0
  421630:	bl	42fb50 <ferror@plt+0x2de10>
  421634:	mov	x20, x0
  421638:	tst	x0, #0xffffffff00000000
  42163c:	ldp	w1, w0, [sp, #40]
  421640:	add	x19, x19, x1
  421644:	b.eq	421698 <ferror@plt+0x1f958>  // b.none
  421648:	orr	w1, w0, #0x2
  42164c:	str	w1, [sp, #44]
  421650:	tbz	w0, #0, 4216a0 <ferror@plt+0x1f960>
  421654:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421658:	add	x1, x1, #0x6c8
  42165c:	mov	w2, #0x5                   	// #5
  421660:	mov	x0, #0x0                   	// #0
  421664:	bl	401c70 <dcgettext@plt>
  421668:	bl	446368 <error@@Base>
  42166c:	cmp	w20, #0x1
  421670:	b.eq	4216d0 <ferror@plt+0x1f990>  // b.none
  421674:	cmp	w20, #0x2
  421678:	b.ne	4216bc <ferror@plt+0x1f97c>  // b.any
  42167c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421680:	add	x1, x1, #0x780
  421684:	mov	w2, #0x5                   	// #5
  421688:	mov	x0, #0x0                   	// #0
  42168c:	bl	401c70 <dcgettext@plt>
  421690:	bl	401cc0 <printf@plt>
  421694:	b	4215fc <ferror@plt+0x1f8bc>
  421698:	tbnz	w0, #0, 421654 <ferror@plt+0x1f914>
  42169c:	tbz	w0, #1, 42166c <ferror@plt+0x1f92c>
  4216a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4216a4:	add	x1, x1, #0x6e0
  4216a8:	mov	w2, #0x5                   	// #5
  4216ac:	mov	x0, #0x0                   	// #0
  4216b0:	bl	401c70 <dcgettext@plt>
  4216b4:	bl	446368 <error@@Base>
  4216b8:	b	42166c <ferror@plt+0x1f92c>
  4216bc:	mov	w1, w20
  4216c0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4216c4:	add	x0, x0, #0x7a8
  4216c8:	bl	401cc0 <printf@plt>
  4216cc:	b	4215fc <ferror@plt+0x1f8bc>
  4216d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4216d4:	add	x1, x1, #0x790
  4216d8:	mov	w2, #0x5                   	// #5
  4216dc:	mov	x0, #0x0                   	// #0
  4216e0:	bl	401c70 <dcgettext@plt>
  4216e4:	bl	401cc0 <printf@plt>
  4216e8:	b	4215fc <ferror@plt+0x1f8bc>
  4216ec:	nop
  4216f0:	mov	x4, x0
  4216f4:	mov	w3, w1
  4216f8:	mov	x0, x2
  4216fc:	cbnz	w1, 421704 <ferror@plt+0x1f9c4>
  421700:	ret
  421704:	mov	x1, x4
  421708:	mov	w0, w3
  42170c:	b	421310 <ferror@plt+0x1f5d0>
  421710:	stp	x29, x30, [sp, #-192]!
  421714:	mov	x29, sp
  421718:	str	w2, [sp, #172]
  42171c:	ldr	w2, [x0, #100]
  421720:	stp	x23, x24, [sp, #48]
  421724:	str	x4, [sp, #120]
  421728:	stp	x1, x0, [sp, #152]
  42172c:	ldr	x24, [x0, #112]
  421730:	cbz	w2, 421f08 <ferror@plt+0x201c8>
  421734:	mov	w0, #0x1                   	// #1
  421738:	mov	x23, x3
  42173c:	stp	x19, x20, [sp, #16]
  421740:	stp	x21, x22, [sp, #32]
  421744:	stp	x25, x26, [sp, #64]
  421748:	adrp	x26, 456000 <warn@@Base+0xf6c0>
  42174c:	add	x26, x26, #0x6e0
  421750:	stp	x27, x28, [sp, #80]
  421754:	str	w0, [sp, #132]
  421758:	str	wzr, [sp, #168]
  42175c:	b	4217ac <ferror@plt+0x1fa6c>
  421760:	mov	w2, #0x5                   	// #5
  421764:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421768:	mov	x0, #0x0                   	// #0
  42176c:	add	x1, x1, #0x7c8
  421770:	bl	401c70 <dcgettext@plt>
  421774:	str	wzr, [sp, #132]
  421778:	ldrb	w2, [x25]
  42177c:	mov	w1, w2
  421780:	bl	401cc0 <printf@plt>
  421784:	mov	x0, x25
  421788:	bl	401bc0 <free@plt>
  42178c:	ldr	x0, [sp, #160]
  421790:	ldr	w2, [x0, #100]
  421794:	ldr	w0, [sp, #168]
  421798:	add	x24, x24, #0x50
  42179c:	add	w0, w0, #0x1
  4217a0:	str	w0, [sp, #168]
  4217a4:	cmp	w2, w0
  4217a8:	b.ls	421ea0 <ferror@plt+0x20160>  // b.plast
  4217ac:	ldr	w0, [x24, #4]
  4217b0:	mov	w1, #0xfff5                	// #65525
  4217b4:	movk	w1, #0x6fff, lsl #16
  4217b8:	cmp	w0, w1
  4217bc:	ldr	w1, [sp, #172]
  4217c0:	ccmp	w0, w1, #0x4, ne  // ne = any
  4217c4:	b.ne	421794 <ferror@plt+0x1fa54>  // b.any
  4217c8:	ldp	x19, x20, [x24, #24]
  4217cc:	mov	w2, #0x5                   	// #5
  4217d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4217d4:	mov	x0, #0x0                   	// #0
  4217d8:	add	x1, x1, #0x7b8
  4217dc:	bl	401c70 <dcgettext@plt>
  4217e0:	mov	x6, x0
  4217e4:	mov	x4, #0x1                   	// #1
  4217e8:	ldr	x0, [sp, #160]
  4217ec:	mov	x5, x20
  4217f0:	mov	x3, x19
  4217f4:	add	x2, x0, #0x10
  4217f8:	add	x1, x0, #0x8
  4217fc:	mov	x0, #0x0                   	// #0
  421800:	bl	405718 <ferror@plt+0x39d8>
  421804:	mov	x25, x0
  421808:	cbz	x0, 421e7c <ferror@plt+0x2013c>
  42180c:	ldrb	w0, [x0]
  421810:	cmp	w0, #0x41
  421814:	b.ne	421760 <ferror@plt+0x1fa20>  // b.any
  421818:	ldr	x0, [x24, #32]
  42181c:	add	x27, x25, #0x1
  421820:	subs	x0, x0, #0x1
  421824:	str	x0, [sp, #112]
  421828:	b.eq	421784 <ferror@plt+0x1fa44>  // b.none
  42182c:	cmp	x0, #0x4
  421830:	b.ls	4219e4 <ferror@plt+0x1fca4>  // b.plast
  421834:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  421838:	add	x0, x28, #0x2a0
  42183c:	str	x0, [sp, #104]
  421840:	ldr	x0, [sp, #104]
  421844:	mov	w1, #0x4                   	// #4
  421848:	ldr	x2, [x0]
  42184c:	mov	x0, x27
  421850:	add	x27, x27, #0x4
  421854:	blr	x2
  421858:	mov	x21, x0
  42185c:	ldr	x0, [sp, #112]
  421860:	cmp	x21, x0
  421864:	b.hi	421df8 <ferror@plt+0x200b8>  // b.pmore
  421868:	cmp	x21, #0x4
  42186c:	b.ls	421ec0 <ferror@plt+0x20180>  // b.plast
  421870:	ldr	x0, [sp, #112]
  421874:	sub	x0, x0, x21
  421878:	sub	x21, x21, #0x4
  42187c:	mov	x1, x21
  421880:	str	x0, [sp, #112]
  421884:	mov	x0, x27
  421888:	bl	401940 <strnlen@plt>
  42188c:	adds	w20, w0, #0x1
  421890:	b.eq	421e40 <ferror@plt+0x20100>  // b.none
  421894:	cmp	x21, w20, uxtw
  421898:	mov	w20, w20
  42189c:	b.ls	421e40 <ferror@plt+0x20100>  // b.plast
  4218a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4218a4:	add	x1, x1, #0x888
  4218a8:	mov	w2, #0x5                   	// #5
  4218ac:	mov	x0, #0x0                   	// #0
  4218b0:	bl	401c70 <dcgettext@plt>
  4218b4:	str	wzr, [sp, #100]
  4218b8:	bl	401cc0 <printf@plt>
  4218bc:	mov	x1, x27
  4218c0:	mov	w0, #0x7fffffff            	// #2147483647
  4218c4:	bl	404cb0 <ferror@plt+0x2f70>
  4218c8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4218cc:	mov	w0, #0xa                   	// #10
  4218d0:	ldr	x1, [x1, #1040]
  4218d4:	bl	401990 <putc@plt>
  4218d8:	ldr	x0, [sp, #152]
  4218dc:	cbz	x0, 4218f8 <ferror@plt+0x1fbb8>
  4218e0:	mov	x1, x0
  4218e4:	mov	x0, x27
  4218e8:	bl	401ba0 <strcmp@plt>
  4218ec:	cmp	w0, #0x0
  4218f0:	cset	w0, eq  // eq = none
  4218f4:	str	w0, [sp, #100]
  4218f8:	mov	x0, x27
  4218fc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421900:	add	x1, x1, #0x8a0
  421904:	bl	401ba0 <strcmp@plt>
  421908:	str	w0, [sp, #128]
  42190c:	add	x27, x27, x20
  421910:	subs	x21, x21, x20
  421914:	b.eq	4219d0 <ferror@plt+0x1fc90>  // b.none
  421918:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42191c:	add	x0, x0, #0x8c8
  421920:	str	x0, [sp, #136]
  421924:	nop
  421928:	ldr	x0, [x24, #32]
  42192c:	add	x0, x25, x0
  421930:	cmp	x27, x0
  421934:	b.cs	4219d0 <ferror@plt+0x1fc90>  // b.hs, b.nlast
  421938:	cmp	x21, #0x5
  42193c:	b.ls	421e4c <ferror@plt+0x2010c>  // b.plast
  421940:	ldr	x2, [sp, #104]
  421944:	mov	x0, x27
  421948:	mov	w1, #0x4                   	// #4
  42194c:	ldrb	w20, [x0], #1
  421950:	ldr	x2, [x2]
  421954:	blr	x2
  421958:	mov	x19, x0
  42195c:	cmp	x0, x21
  421960:	b.hi	421a04 <ferror@plt+0x1fcc4>  // b.pmore
  421964:	cmp	x0, #0x5
  421968:	b.ls	421e58 <ferror@plt+0x20118>  // b.plast
  42196c:	sub	x21, x21, x0
  421970:	add	x19, x27, x19
  421974:	ldr	x0, [x24, #32]
  421978:	add	x0, x25, x0
  42197c:	cmp	x19, x0
  421980:	b.hi	421a40 <ferror@plt+0x1fd00>  // b.pmore
  421984:	add	x27, x27, #0x5
  421988:	cmp	w20, #0x2
  42198c:	b.eq	421a64 <ferror@plt+0x1fd24>  // b.none
  421990:	cmp	w20, #0x3
  421994:	b.eq	421b80 <ferror@plt+0x1fe40>  // b.none
  421998:	cmp	w20, #0x1
  42199c:	b.eq	421b64 <ferror@plt+0x1fe24>  // b.none
  4219a0:	mov	w2, #0x5                   	// #5
  4219a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4219a8:	mov	x0, #0x0                   	// #0
  4219ac:	add	x1, x1, #0x978
  4219b0:	str	wzr, [sp, #100]
  4219b4:	bl	401c70 <dcgettext@plt>
  4219b8:	mov	w1, w20
  4219bc:	bl	401cc0 <printf@plt>
  4219c0:	ldr	w0, [sp, #128]
  4219c4:	cmp	x19, x27
  4219c8:	cbz	w0, 421b9c <ferror@plt+0x1fe5c>
  4219cc:	b.hi	421d5c <ferror@plt+0x2001c>  // b.pmore
  4219d0:	ldr	x0, [sp, #112]
  4219d4:	cbz	x0, 421784 <ferror@plt+0x1fa44>
  4219d8:	ldr	x0, [sp, #112]
  4219dc:	cmp	x0, #0x4
  4219e0:	b.hi	421840 <ferror@plt+0x1fb00>  // b.pmore
  4219e4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4219e8:	add	x1, x1, #0x800
  4219ec:	mov	w2, #0x5                   	// #5
  4219f0:	mov	x0, #0x0                   	// #0
  4219f4:	str	wzr, [sp, #132]
  4219f8:	bl	401c70 <dcgettext@plt>
  4219fc:	bl	446368 <error@@Base>
  421a00:	b	421784 <ferror@plt+0x1fa44>
  421a04:	ldr	x1, [sp, #136]
  421a08:	mov	w2, #0x5                   	// #5
  421a0c:	mov	x0, #0x0                   	// #0
  421a10:	str	wzr, [sp, #132]
  421a14:	bl	401c70 <dcgettext@plt>
  421a18:	mov	w2, w21
  421a1c:	mov	w1, w19
  421a20:	bl	446368 <error@@Base>
  421a24:	mov	x19, x21
  421a28:	ldr	x0, [x24, #32]
  421a2c:	add	x19, x27, x19
  421a30:	mov	x21, #0x0                   	// #0
  421a34:	add	x0, x25, x0
  421a38:	cmp	x19, x0
  421a3c:	b.ls	421984 <ferror@plt+0x1fc44>  // b.plast
  421a40:	adrp	x3, 478000 <warn@@Base+0x316c0>
  421a44:	add	x3, x3, #0x3e0
  421a48:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  421a4c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421a50:	add	x3, x3, #0xfa0
  421a54:	add	x1, x1, #0xb68
  421a58:	add	x0, x0, #0x910
  421a5c:	mov	w2, #0x3edd                	// #16093
  421a60:	bl	401cd0 <__assert_fail@plt>
  421a64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421a68:	add	x1, x1, #0x948
  421a6c:	mov	w2, #0x5                   	// #5
  421a70:	mov	x0, #0x0                   	// #0
  421a74:	bl	401c70 <dcgettext@plt>
  421a78:	bl	401cc0 <printf@plt>
  421a7c:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  421a80:	add	x20, sp, #0xb8
  421a84:	add	x22, x22, #0x6c8
  421a88:	mov	x1, x19
  421a8c:	mov	x0, x27
  421a90:	add	x4, sp, #0xbc
  421a94:	mov	x3, x20
  421a98:	mov	w2, #0x0                   	// #0
  421a9c:	bl	42fb50 <ferror@plt+0x2de10>
  421aa0:	mov	x28, x0
  421aa4:	tst	x0, #0xffffffff00000000
  421aa8:	ldp	w1, w0, [sp, #184]
  421aac:	add	x27, x27, x1
  421ab0:	b.eq	421aec <ferror@plt+0x1fdac>  // b.none
  421ab4:	orr	w1, w0, #0x2
  421ab8:	str	w1, [sp, #188]
  421abc:	tbz	w0, #0, 421af8 <ferror@plt+0x1fdb8>
  421ac0:	mov	x1, x22
  421ac4:	mov	w2, #0x5                   	// #5
  421ac8:	mov	x0, #0x0                   	// #0
  421acc:	bl	401c70 <dcgettext@plt>
  421ad0:	bl	446368 <error@@Base>
  421ad4:	cbz	w28, 421b10 <ferror@plt+0x1fdd0>
  421ad8:	mov	w1, w28
  421adc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  421ae0:	add	x0, x0, #0x7e8
  421ae4:	bl	401cc0 <printf@plt>
  421ae8:	b	421a88 <ferror@plt+0x1fd48>
  421aec:	tbnz	w0, #0, 421ac0 <ferror@plt+0x1fd80>
  421af0:	tbz	w0, #1, 421ad4 <ferror@plt+0x1fd94>
  421af4:	nop
  421af8:	mov	x1, x26
  421afc:	mov	w2, #0x5                   	// #5
  421b00:	mov	x0, #0x0                   	// #0
  421b04:	bl	401c70 <dcgettext@plt>
  421b08:	bl	446368 <error@@Base>
  421b0c:	cbnz	w28, 421ad8 <ferror@plt+0x1fd98>
  421b10:	mov	w0, #0xa                   	// #10
  421b14:	bl	401cf0 <putchar@plt>
  421b18:	ldr	w0, [sp, #100]
  421b1c:	cmp	x23, #0x0
  421b20:	csel	w0, w0, wzr, ne  // ne = any
  421b24:	cbz	w0, 4219c0 <ferror@plt+0x1fc80>
  421b28:	cmp	x27, x19
  421b2c:	b.cs	421b48 <ferror@plt+0x1fe08>  // b.hs, b.nlast
  421b30:	mov	x0, x27
  421b34:	mov	x1, x19
  421b38:	blr	x23
  421b3c:	mov	x27, x0
  421b40:	cmp	x19, x0
  421b44:	b.hi	421b30 <ferror@plt+0x1fdf0>  // b.pmore
  421b48:	cmp	x19, x27
  421b4c:	b.ne	421ee4 <ferror@plt+0x201a4>  // b.any
  421b50:	mov	w0, #0x1                   	// #1
  421b54:	str	w0, [sp, #100]
  421b58:	mov	x27, x19
  421b5c:	cbnz	x21, 421928 <ferror@plt+0x1fbe8>
  421b60:	b	4219d0 <ferror@plt+0x1fc90>
  421b64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421b68:	add	x1, x1, #0x930
  421b6c:	mov	w2, #0x5                   	// #5
  421b70:	mov	x0, #0x0                   	// #0
  421b74:	bl	401c70 <dcgettext@plt>
  421b78:	bl	401cc0 <printf@plt>
  421b7c:	b	421b18 <ferror@plt+0x1fdd8>
  421b80:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421b84:	add	x1, x1, #0x960
  421b88:	mov	w2, #0x5                   	// #5
  421b8c:	mov	x0, #0x0                   	// #0
  421b90:	bl	401c70 <dcgettext@plt>
  421b94:	bl	401cc0 <printf@plt>
  421b98:	b	421a7c <ferror@plt+0x1fd3c>
  421b9c:	b.ls	421d18 <ferror@plt+0x1ffd8>  // b.plast
  421ba0:	sub	x0, x19, #0x1
  421ba4:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  421ba8:	add	x20, sp, #0xb8
  421bac:	add	x28, x22, #0x6c8
  421bb0:	str	x0, [sp, #144]
  421bb4:	b	421c04 <ferror@plt+0x1fec4>
  421bb8:	orr	w1, w0, #0x2
  421bbc:	str	w1, [sp, #188]
  421bc0:	tbz	w0, #0, 421c38 <ferror@plt+0x1fef8>
  421bc4:	mov	x1, x28
  421bc8:	mov	w2, #0x5                   	// #5
  421bcc:	mov	x0, #0x0                   	// #0
  421bd0:	bl	401c70 <dcgettext@plt>
  421bd4:	bl	446368 <error@@Base>
  421bd8:	cmp	w22, #0x20
  421bdc:	b.eq	421c54 <ferror@plt+0x1ff14>  // b.none
  421be0:	tbnz	w22, #1, 421d44 <ferror@plt+0x20004>
  421be4:	ldr	x3, [sp, #120]
  421be8:	mov	x0, x27
  421bec:	mov	w1, w22
  421bf0:	mov	x2, x19
  421bf4:	blr	x3
  421bf8:	mov	x27, x0
  421bfc:	cmp	x27, x19
  421c00:	b.cs	421d18 <ferror@plt+0x1ffd8>  // b.hs, b.nlast
  421c04:	mov	x1, x19
  421c08:	mov	x0, x27
  421c0c:	add	x4, sp, #0xbc
  421c10:	mov	x3, x20
  421c14:	mov	w2, #0x0                   	// #0
  421c18:	bl	42fb50 <ferror@plt+0x2de10>
  421c1c:	mov	x22, x0
  421c20:	tst	x0, #0xffffffff00000000
  421c24:	ldp	w1, w0, [sp, #184]
  421c28:	add	x27, x27, x1
  421c2c:	b.ne	421bb8 <ferror@plt+0x1fe78>  // b.any
  421c30:	tbnz	w0, #0, 421bc4 <ferror@plt+0x1fe84>
  421c34:	tbz	w0, #1, 421bd8 <ferror@plt+0x1fe98>
  421c38:	mov	x1, x26
  421c3c:	mov	w2, #0x5                   	// #5
  421c40:	mov	x0, #0x0                   	// #0
  421c44:	bl	401c70 <dcgettext@plt>
  421c48:	bl	446368 <error@@Base>
  421c4c:	cmp	w22, #0x20
  421c50:	b.ne	421be0 <ferror@plt+0x1fea0>  // b.any
  421c54:	mov	x1, x19
  421c58:	mov	x0, x27
  421c5c:	add	x4, sp, #0xbc
  421c60:	mov	x3, x20
  421c64:	mov	w2, #0x0                   	// #0
  421c68:	bl	42fb50 <ferror@plt+0x2de10>
  421c6c:	mov	x22, x0
  421c70:	tst	x0, #0xffffffff00000000
  421c74:	ldp	w1, w0, [sp, #184]
  421c78:	add	x27, x27, x1
  421c7c:	b.eq	421da4 <ferror@plt+0x20064>  // b.none
  421c80:	orr	w1, w0, #0x2
  421c84:	str	w1, [sp, #188]
  421c88:	tbz	w0, #0, 421dac <ferror@plt+0x2006c>
  421c8c:	mov	x1, x28
  421c90:	mov	w2, #0x5                   	// #5
  421c94:	mov	x0, #0x0                   	// #0
  421c98:	bl	401c70 <dcgettext@plt>
  421c9c:	bl	446368 <error@@Base>
  421ca0:	mov	w2, #0x5                   	// #5
  421ca4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421ca8:	mov	x0, #0x0                   	// #0
  421cac:	add	x1, x1, #0x9a0
  421cb0:	bl	401c70 <dcgettext@plt>
  421cb4:	mov	w1, w22
  421cb8:	bl	401cc0 <printf@plt>
  421cbc:	cmp	x19, x27
  421cc0:	b.eq	421dc4 <ferror@plt+0x20084>  // b.none
  421cc4:	ldr	x0, [sp, #144]
  421cc8:	cmp	x27, x0
  421ccc:	b.cs	421d84 <ferror@plt+0x20044>  // b.hs, b.nlast
  421cd0:	sub	x2, x19, x27
  421cd4:	mov	x1, x27
  421cd8:	sub	x22, x2, #0x1
  421cdc:	mov	w0, w22
  421ce0:	bl	404cb0 <ferror@plt+0x2f70>
  421ce4:	mov	x0, x27
  421ce8:	mov	x1, x22
  421cec:	bl	401940 <strnlen@plt>
  421cf0:	add	x0, x0, #0x1
  421cf4:	add	x27, x27, x0
  421cf8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  421cfc:	add	x0, x0, #0x410
  421d00:	ldr	x1, [x0]
  421d04:	mov	w0, #0xa                   	// #10
  421d08:	bl	401990 <putc@plt>
  421d0c:	cmp	x27, x19
  421d10:	b.cc	421c04 <ferror@plt+0x1fec4>  // b.lo, b.ul, b.last
  421d14:	nop
  421d18:	cmp	x19, x27
  421d1c:	b.eq	421b58 <ferror@plt+0x1fe18>  // b.none
  421d20:	adrp	x3, 478000 <warn@@Base+0x316c0>
  421d24:	add	x3, x3, #0x3e0
  421d28:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  421d2c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421d30:	add	x3, x3, #0xfa0
  421d34:	add	x1, x1, #0xb68
  421d38:	add	x0, x0, #0x990
  421d3c:	mov	w2, #0x3f07                	// #16135
  421d40:	bl	401cd0 <__assert_fail@plt>
  421d44:	mov	x1, x27
  421d48:	mov	w0, w22
  421d4c:	mov	x2, x19
  421d50:	bl	421310 <ferror@plt+0x1f5d0>
  421d54:	mov	x27, x0
  421d58:	b	421bfc <ferror@plt+0x1febc>
  421d5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421d60:	add	x1, x1, #0x9e8
  421d64:	mov	w2, #0x5                   	// #5
  421d68:	mov	x0, #0x0                   	// #0
  421d6c:	bl	401c70 <dcgettext@plt>
  421d70:	bl	401cc0 <printf@plt>
  421d74:	mov	x1, x19
  421d78:	mov	x0, x27
  421d7c:	bl	4045c8 <ferror@plt+0x2888>
  421d80:	b	421b58 <ferror@plt+0x1fe18>
  421d84:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  421d88:	add	x1, x1, #0xc38
  421d8c:	mov	w2, #0x5                   	// #5
  421d90:	mov	x27, x19
  421d94:	mov	x0, #0x0                   	// #0
  421d98:	bl	401c70 <dcgettext@plt>
  421d9c:	bl	401cc0 <printf@plt>
  421da0:	b	421cf8 <ferror@plt+0x1ffb8>
  421da4:	tbnz	w0, #0, 421c8c <ferror@plt+0x1ff4c>
  421da8:	tbz	w0, #1, 421ca0 <ferror@plt+0x1ff60>
  421dac:	mov	x1, x26
  421db0:	mov	w2, #0x5                   	// #5
  421db4:	mov	x0, #0x0                   	// #0
  421db8:	bl	401c70 <dcgettext@plt>
  421dbc:	bl	446368 <error@@Base>
  421dc0:	b	421ca0 <ferror@plt+0x1ff60>
  421dc4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421dc8:	add	x1, x1, #0x9b8
  421dcc:	mov	w2, #0x5                   	// #5
  421dd0:	mov	x0, #0x0                   	// #0
  421dd4:	bl	401c70 <dcgettext@plt>
  421dd8:	bl	401cc0 <printf@plt>
  421ddc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421de0:	add	x1, x1, #0x9c8
  421de4:	mov	w2, #0x5                   	// #5
  421de8:	mov	x0, #0x0                   	// #0
  421dec:	bl	401c70 <dcgettext@plt>
  421df0:	bl	446940 <warn@@Base>
  421df4:	b	421b58 <ferror@plt+0x1fe18>
  421df8:	mov	w2, #0x5                   	// #5
  421dfc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421e00:	mov	x0, #0x0                   	// #0
  421e04:	add	x1, x1, #0x820
  421e08:	str	wzr, [sp, #132]
  421e0c:	bl	401c70 <dcgettext@plt>
  421e10:	ldr	x3, [sp, #112]
  421e14:	mov	w1, w21
  421e18:	mov	w2, w3
  421e1c:	mov	x21, x3
  421e20:	sub	x21, x21, #0x4
  421e24:	bl	446368 <error@@Base>
  421e28:	mov	x0, x27
  421e2c:	mov	x1, x21
  421e30:	str	xzr, [sp, #112]
  421e34:	bl	401940 <strnlen@plt>
  421e38:	adds	w20, w0, #0x1
  421e3c:	b.ne	421894 <ferror@plt+0x1fb54>  // b.any
  421e40:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421e44:	add	x1, x1, #0x868
  421e48:	b	4219ec <ferror@plt+0x1fcac>
  421e4c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421e50:	add	x1, x1, #0x8a8
  421e54:	b	4219ec <ferror@plt+0x1fcac>
  421e58:	mov	w2, #0x5                   	// #5
  421e5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421e60:	mov	x0, #0x0                   	// #0
  421e64:	add	x1, x1, #0x8f0
  421e68:	str	wzr, [sp, #132]
  421e6c:	bl	401c70 <dcgettext@plt>
  421e70:	mov	w1, w19
  421e74:	bl	446368 <error@@Base>
  421e78:	b	421784 <ferror@plt+0x1fa44>
  421e7c:	ldr	x0, [sp, #160]
  421e80:	str	wzr, [sp, #132]
  421e84:	add	x24, x24, #0x50
  421e88:	ldr	w2, [x0, #100]
  421e8c:	ldr	w0, [sp, #168]
  421e90:	add	w0, w0, #0x1
  421e94:	str	w0, [sp, #168]
  421e98:	cmp	w2, w0
  421e9c:	b.hi	4217ac <ferror@plt+0x1fa6c>  // b.pmore
  421ea0:	ldp	x19, x20, [sp, #16]
  421ea4:	ldp	x21, x22, [sp, #32]
  421ea8:	ldp	x25, x26, [sp, #64]
  421eac:	ldp	x27, x28, [sp, #80]
  421eb0:	ldr	w0, [sp, #132]
  421eb4:	ldp	x23, x24, [sp, #48]
  421eb8:	ldp	x29, x30, [sp], #192
  421ebc:	ret
  421ec0:	mov	w2, #0x5                   	// #5
  421ec4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421ec8:	mov	x0, #0x0                   	// #0
  421ecc:	add	x1, x1, #0x840
  421ed0:	str	wzr, [sp, #132]
  421ed4:	bl	401c70 <dcgettext@plt>
  421ed8:	mov	w1, w21
  421edc:	bl	446368 <error@@Base>
  421ee0:	b	421784 <ferror@plt+0x1fa44>
  421ee4:	adrp	x3, 478000 <warn@@Base+0x316c0>
  421ee8:	add	x3, x3, #0x3e0
  421eec:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  421ef0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421ef4:	add	x3, x3, #0xfa0
  421ef8:	add	x1, x1, #0xb68
  421efc:	add	x0, x0, #0x990
  421f00:	mov	w2, #0x3eff                	// #16127
  421f04:	bl	401cd0 <__assert_fail@plt>
  421f08:	mov	w0, #0x1                   	// #1
  421f0c:	str	w0, [sp, #132]
  421f10:	b	421eb0 <ferror@plt+0x20170>
  421f14:	nop
  421f18:	stp	x29, x30, [sp, #-144]!
  421f1c:	mov	w3, w1
  421f20:	cmp	w1, #0x4
  421f24:	mov	x29, sp
  421f28:	stp	x19, x20, [sp, #16]
  421f2c:	mov	x1, x2
  421f30:	mov	x19, x0
  421f34:	b.eq	422078 <ferror@plt+0x20338>  // b.none
  421f38:	cmp	w3, #0x8
  421f3c:	b.eq	421f60 <ferror@plt+0x20220>  // b.none
  421f40:	mov	x1, x0
  421f44:	mov	w0, w3
  421f48:	bl	421310 <ferror@plt+0x1f5d0>
  421f4c:	mov	x19, x0
  421f50:	mov	x0, x19
  421f54:	ldp	x19, x20, [sp, #16]
  421f58:	ldp	x29, x30, [sp], #144
  421f5c:	ret
  421f60:	add	x4, sp, #0x8c
  421f64:	add	x3, sp, #0x88
  421f68:	mov	w2, #0x0                   	// #0
  421f6c:	bl	42fb50 <ferror@plt+0x2de10>
  421f70:	mov	x20, x0
  421f74:	tst	x0, #0xffffffff00000000
  421f78:	ldp	w1, w0, [sp, #136]
  421f7c:	add	x19, x19, x1
  421f80:	b.eq	422208 <ferror@plt+0x204c8>  // b.none
  421f84:	orr	w1, w0, #0x2
  421f88:	str	w1, [sp, #140]
  421f8c:	tbz	w0, #0, 422210 <ferror@plt+0x204d0>
  421f90:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  421f94:	add	x1, x1, #0x6c8
  421f98:	mov	w2, #0x5                   	// #5
  421f9c:	mov	x0, #0x0                   	// #0
  421fa0:	bl	401c70 <dcgettext@plt>
  421fa4:	bl	446368 <error@@Base>
  421fa8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  421fac:	add	x0, x0, #0xad0
  421fb0:	bl	401cc0 <printf@plt>
  421fb4:	cbz	w20, 4221dc <ferror@plt+0x2049c>
  421fb8:	stp	x21, x22, [sp, #32]
  421fbc:	and	w4, w20, #0x2
  421fc0:	and	w5, w20, #0x4
  421fc4:	stp	x23, x24, [sp, #48]
  421fc8:	and	w21, w20, #0x2000
  421fcc:	and	w24, w20, #0x80
  421fd0:	stp	x25, x26, [sp, #64]
  421fd4:	and	w23, w20, #0x1000
  421fd8:	and	w26, w20, #0x20
  421fdc:	stp	x27, x28, [sp, #80]
  421fe0:	and	w25, w20, #0x40
  421fe4:	and	w28, w20, #0x8
  421fe8:	and	w27, w20, #0x10
  421fec:	and	w22, w20, #0x10000
  421ff0:	tbnz	w20, #0, 4223a8 <ferror@plt+0x20668>
  421ff4:	cbz	w4, 42222c <ferror@plt+0x204ec>
  421ff8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  421ffc:	add	x1, x1, #0xca8
  422000:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  422004:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422008:	add	x0, x0, #0xb00
  42200c:	str	w5, [sp, #100]
  422010:	bl	401cc0 <printf@plt>
  422014:	ldr	w5, [sp, #100]
  422018:	cbnz	w5, 42243c <ferror@plt+0x206fc>
  42201c:	cbnz	w28, 42240c <ferror@plt+0x206cc>
  422020:	cbnz	w27, 422388 <ferror@plt+0x20648>
  422024:	cbz	w26, 422698 <ferror@plt+0x20958>
  422028:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  42202c:	add	x1, x1, #0xb60
  422030:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422034:	add	x0, x0, #0xb28
  422038:	bl	401cc0 <printf@plt>
  42203c:	cbz	w25, 42242c <ferror@plt+0x206ec>
  422040:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422044:	add	x1, x1, #0xb60
  422048:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42204c:	add	x0, x0, #0xb38
  422050:	bl	401cc0 <printf@plt>
  422054:	cbnz	w24, 4223e8 <ferror@plt+0x206a8>
  422058:	cbnz	w23, 422260 <ferror@plt+0x20520>
  42205c:	cbnz	w21, 422278 <ferror@plt+0x20538>
  422060:	cbz	w22, 422290 <ferror@plt+0x20550>
  422064:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422068:	add	x1, x1, #0xb60
  42206c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422070:	add	x0, x0, #0xb68
  422074:	b	422370 <ferror@plt+0x20630>
  422078:	add	x4, sp, #0x8c
  42207c:	add	x3, sp, #0x88
  422080:	mov	w2, #0x0                   	// #0
  422084:	bl	42fb50 <ferror@plt+0x2de10>
  422088:	mov	x20, x0
  42208c:	tst	x0, #0xffffffff00000000
  422090:	ldp	w1, w0, [sp, #136]
  422094:	add	x19, x19, x1
  422098:	b.eq	422448 <ferror@plt+0x20708>  // b.none
  42209c:	orr	w1, w0, #0x2
  4220a0:	str	w1, [sp, #140]
  4220a4:	tbz	w0, #0, 422450 <ferror@plt+0x20710>
  4220a8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4220ac:	add	x1, x1, #0x6c8
  4220b0:	mov	w2, #0x5                   	// #5
  4220b4:	mov	x0, #0x0                   	// #0
  4220b8:	bl	401c70 <dcgettext@plt>
  4220bc:	bl	446368 <error@@Base>
  4220c0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4220c4:	add	x0, x0, #0xa00
  4220c8:	bl	401cc0 <printf@plt>
  4220cc:	cbz	w20, 4221dc <ferror@plt+0x2049c>
  4220d0:	and	w0, w20, #0x8
  4220d4:	str	w0, [sp, #112]
  4220d8:	and	w0, w20, #0x10
  4220dc:	str	w0, [sp, #116]
  4220e0:	and	w0, w20, #0x20
  4220e4:	str	w0, [sp, #108]
  4220e8:	and	w0, w20, #0x40
  4220ec:	stp	x21, x22, [sp, #32]
  4220f0:	and	w4, w20, #0x2
  4220f4:	stp	x23, x24, [sp, #48]
  4220f8:	and	w5, w20, #0x4
  4220fc:	and	w21, w20, #0x400
  422100:	stp	x25, x26, [sp, #64]
  422104:	and	w22, w20, #0x800
  422108:	and	w23, w20, #0x1000
  42210c:	stp	x27, x28, [sp, #80]
  422110:	and	w24, w20, #0x2000
  422114:	and	w28, w20, #0x100
  422118:	str	w0, [sp, #104]
  42211c:	and	w0, w20, #0x80
  422120:	str	w0, [sp, #100]
  422124:	and	w25, w20, #0x4000
  422128:	and	w26, w20, #0x8000
  42212c:	and	w27, w20, #0x10000
  422130:	tbnz	w20, #0, 4224e8 <ferror@plt+0x207a8>
  422134:	cbnz	w4, 4222a4 <ferror@plt+0x20564>
  422138:	cbz	w5, 4225ec <ferror@plt+0x208ac>
  42213c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  422140:	add	x1, x1, #0xca8
  422144:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  422148:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42214c:	add	x0, x0, #0xa30
  422150:	bl	401cc0 <printf@plt>
  422154:	ldr	w0, [sp, #112]
  422158:	cbnz	w0, 422564 <ferror@plt+0x20824>
  42215c:	ldr	w0, [sp, #116]
  422160:	cbnz	w0, 42246c <ferror@plt+0x2072c>
  422164:	ldr	w0, [sp, #108]
  422168:	cbnz	w0, 4222e0 <ferror@plt+0x205a0>
  42216c:	ldr	w0, [sp, #104]
  422170:	cbz	w0, 4226c0 <ferror@plt+0x20980>
  422174:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422178:	add	x1, x1, #0xb60
  42217c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422180:	add	x0, x0, #0xa60
  422184:	bl	401cc0 <printf@plt>
  422188:	ldr	w0, [sp, #100]
  42218c:	cbnz	w0, 422540 <ferror@plt+0x20800>
  422190:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  422194:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  422198:	cbz	w22, 422744 <ferror@plt+0x20a04>
  42219c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4221a0:	add	x1, x1, #0xb60
  4221a4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4221a8:	add	x0, x0, #0xa88
  4221ac:	bl	401cc0 <printf@plt>
  4221b0:	cbz	w23, 4224c0 <ferror@plt+0x20780>
  4221b4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4221b8:	add	x1, x1, #0xb60
  4221bc:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4221c0:	add	x0, x0, #0xa90
  4221c4:	bl	401cc0 <printf@plt>
  4221c8:	cbnz	w24, 4224c4 <ferror@plt+0x20784>
  4221cc:	cbnz	w25, 422330 <ferror@plt+0x205f0>
  4221d0:	cbnz	w26, 422348 <ferror@plt+0x20608>
  4221d4:	cbnz	w27, 422360 <ferror@plt+0x20620>
  4221d8:	b	422290 <ferror@plt+0x20550>
  4221dc:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4221e0:	mov	w0, #0x30                  	// #48
  4221e4:	ldr	x1, [x20, #1040]
  4221e8:	bl	4019a0 <fputc@plt>
  4221ec:	ldr	x1, [x20, #1040]
  4221f0:	mov	w0, #0xa                   	// #10
  4221f4:	bl	4019a0 <fputc@plt>
  4221f8:	mov	x0, x19
  4221fc:	ldp	x19, x20, [sp, #16]
  422200:	ldp	x29, x30, [sp], #144
  422204:	ret
  422208:	tbnz	w0, #0, 421f90 <ferror@plt+0x20250>
  42220c:	tbz	w0, #1, 421fa8 <ferror@plt+0x20268>
  422210:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422214:	add	x1, x1, #0x6e0
  422218:	mov	w2, #0x5                   	// #5
  42221c:	mov	x0, #0x0                   	// #0
  422220:	bl	401c70 <dcgettext@plt>
  422224:	bl	446368 <error@@Base>
  422228:	b	421fa8 <ferror@plt+0x20268>
  42222c:	cbz	w5, 4225cc <ferror@plt+0x2088c>
  422230:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  422234:	add	x1, x1, #0xca8
  422238:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  42223c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422240:	add	x0, x0, #0xb08
  422244:	bl	401cc0 <printf@plt>
  422248:	cbnz	w28, 42240c <ferror@plt+0x206cc>
  42224c:	cbnz	w27, 422388 <ferror@plt+0x20648>
  422250:	cbnz	w26, 422028 <ferror@plt+0x202e8>
  422254:	cbnz	w25, 422040 <ferror@plt+0x20300>
  422258:	cbnz	w24, 4223e8 <ferror@plt+0x206a8>
  42225c:	cbz	w23, 422400 <ferror@plt+0x206c0>
  422260:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422264:	add	x1, x1, #0xb60
  422268:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42226c:	add	x0, x0, #0xb50
  422270:	bl	401cc0 <printf@plt>
  422274:	cbz	w21, 422060 <ferror@plt+0x20320>
  422278:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  42227c:	add	x1, x1, #0xb60
  422280:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422284:	add	x0, x0, #0xb60
  422288:	bl	401cc0 <printf@plt>
  42228c:	cbnz	w22, 422064 <ferror@plt+0x20324>
  422290:	ldp	x21, x22, [sp, #32]
  422294:	ldp	x23, x24, [sp, #48]
  422298:	ldp	x25, x26, [sp, #64]
  42229c:	ldp	x27, x28, [sp, #80]
  4222a0:	b	4221ec <ferror@plt+0x204ac>
  4222a4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4222a8:	add	x1, x1, #0xca8
  4222ac:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4222b0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4222b4:	add	x0, x0, #0xa28
  4222b8:	str	w5, [sp, #120]
  4222bc:	bl	401cc0 <printf@plt>
  4222c0:	ldr	w5, [sp, #120]
  4222c4:	cbnz	w5, 4225c0 <ferror@plt+0x20880>
  4222c8:	ldr	w0, [sp, #112]
  4222cc:	cbnz	w0, 422564 <ferror@plt+0x20824>
  4222d0:	ldr	w0, [sp, #116]
  4222d4:	cbnz	w0, 42246c <ferror@plt+0x2072c>
  4222d8:	ldr	w0, [sp, #108]
  4222dc:	cbz	w0, 422714 <ferror@plt+0x209d4>
  4222e0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4222e4:	add	x1, x1, #0xb60
  4222e8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4222ec:	add	x0, x0, #0xa58
  4222f0:	bl	401cc0 <printf@plt>
  4222f4:	ldr	w0, [sp, #104]
  4222f8:	cbnz	w0, 422174 <ferror@plt+0x20434>
  4222fc:	ldr	w0, [sp, #100]
  422300:	cbnz	w0, 422540 <ferror@plt+0x20800>
  422304:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  422308:	cbz	w21, 42276c <ferror@plt+0x20a2c>
  42230c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422310:	add	x1, x1, #0xb60
  422314:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422318:	add	x0, x0, #0xa80
  42231c:	bl	401cc0 <printf@plt>
  422320:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  422324:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  422328:	cbnz	w24, 4224c4 <ferror@plt+0x20784>
  42232c:	cbz	w25, 4224dc <ferror@plt+0x2079c>
  422330:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422334:	add	x1, x1, #0xb60
  422338:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42233c:	add	x0, x0, #0xaa8
  422340:	bl	401cc0 <printf@plt>
  422344:	cbz	w26, 4221d4 <ferror@plt+0x20494>
  422348:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  42234c:	add	x1, x1, #0xb60
  422350:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422354:	add	x0, x0, #0xab8
  422358:	bl	401cc0 <printf@plt>
  42235c:	cbz	w27, 422290 <ferror@plt+0x20550>
  422360:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422364:	add	x1, x1, #0xb60
  422368:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42236c:	add	x0, x0, #0xac0
  422370:	bl	401cc0 <printf@plt>
  422374:	ldp	x21, x22, [sp, #32]
  422378:	ldp	x23, x24, [sp, #48]
  42237c:	ldp	x25, x26, [sp, #64]
  422380:	ldp	x27, x28, [sp, #80]
  422384:	b	4221ec <ferror@plt+0x204ac>
  422388:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  42238c:	add	x0, x0, #0xb60
  422390:	mov	x1, x0
  422394:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422398:	add	x0, x0, #0xb20
  42239c:	bl	401cc0 <printf@plt>
  4223a0:	cbnz	w26, 422028 <ferror@plt+0x202e8>
  4223a4:	b	422254 <ferror@plt+0x20514>
  4223a8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4223ac:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4223b0:	mov	x2, #0x9                   	// #9
  4223b4:	add	x0, x0, #0xaf0
  4223b8:	ldr	x3, [x20, #1040]
  4223bc:	mov	x1, #0x1                   	// #1
  4223c0:	stp	w4, w5, [sp, #100]
  4223c4:	bl	401c10 <fwrite@plt>
  4223c8:	ldp	w4, w5, [sp, #100]
  4223cc:	cbnz	w4, 4225e0 <ferror@plt+0x208a0>
  4223d0:	cbnz	w5, 42243c <ferror@plt+0x206fc>
  4223d4:	cbnz	w28, 42240c <ferror@plt+0x206cc>
  4223d8:	cbnz	w27, 422388 <ferror@plt+0x20648>
  4223dc:	cbnz	w26, 422028 <ferror@plt+0x202e8>
  4223e0:	cbnz	w25, 422040 <ferror@plt+0x20300>
  4223e4:	cbz	w24, 422794 <ferror@plt+0x20a54>
  4223e8:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4223ec:	add	x1, x0, #0xb60
  4223f0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4223f4:	add	x0, x0, #0xb48
  4223f8:	bl	401cc0 <printf@plt>
  4223fc:	cbnz	w23, 422260 <ferror@plt+0x20520>
  422400:	cbnz	w21, 422278 <ferror@plt+0x20538>
  422404:	cbz	w22, 422290 <ferror@plt+0x20550>
  422408:	b	422064 <ferror@plt+0x20324>
  42240c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422410:	add	x1, x1, #0xb60
  422414:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422418:	add	x0, x0, #0xb10
  42241c:	bl	401cc0 <printf@plt>
  422420:	cbnz	w27, 422388 <ferror@plt+0x20648>
  422424:	cbnz	w26, 422028 <ferror@plt+0x202e8>
  422428:	cbnz	w25, 422040 <ferror@plt+0x20300>
  42242c:	cbnz	w24, 4223e8 <ferror@plt+0x206a8>
  422430:	cbnz	w23, 422260 <ferror@plt+0x20520>
  422434:	cbnz	w21, 422278 <ferror@plt+0x20538>
  422438:	b	422060 <ferror@plt+0x20320>
  42243c:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422440:	add	x1, x1, #0xb60
  422444:	b	42223c <ferror@plt+0x204fc>
  422448:	tbnz	w0, #0, 4220a8 <ferror@plt+0x20368>
  42244c:	tbz	w0, #1, 4220c0 <ferror@plt+0x20380>
  422450:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422454:	add	x1, x1, #0x6e0
  422458:	mov	w2, #0x5                   	// #5
  42245c:	mov	x0, #0x0                   	// #0
  422460:	bl	401c70 <dcgettext@plt>
  422464:	bl	446368 <error@@Base>
  422468:	b	4220c0 <ferror@plt+0x20380>
  42246c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  422470:	add	x0, x0, #0xb60
  422474:	mov	x1, x0
  422478:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42247c:	add	x0, x0, #0xa50
  422480:	bl	401cc0 <printf@plt>
  422484:	ldr	w0, [sp, #108]
  422488:	cbnz	w0, 4222e0 <ferror@plt+0x205a0>
  42248c:	ldr	w0, [sp, #104]
  422490:	cbnz	w0, 422174 <ferror@plt+0x20434>
  422494:	ldr	w0, [sp, #100]
  422498:	cbnz	w0, 422540 <ferror@plt+0x20800>
  42249c:	cbz	w28, 4226ec <ferror@plt+0x209ac>
  4224a0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4224a4:	add	x1, x1, #0xb60
  4224a8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4224ac:	add	x0, x0, #0xa78
  4224b0:	bl	401cc0 <printf@plt>
  4224b4:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  4224b8:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  4224bc:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  4224c0:	cbz	w24, 422610 <ferror@plt+0x208d0>
  4224c4:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4224c8:	add	x1, x1, #0xb60
  4224cc:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4224d0:	add	x0, x0, #0xaa0
  4224d4:	bl	401cc0 <printf@plt>
  4224d8:	cbnz	w25, 422330 <ferror@plt+0x205f0>
  4224dc:	cbnz	w26, 422348 <ferror@plt+0x20608>
  4224e0:	cbz	w27, 422290 <ferror@plt+0x20550>
  4224e4:	b	422360 <ferror@plt+0x20620>
  4224e8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4224ec:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4224f0:	mov	x2, #0x5                   	// #5
  4224f4:	add	x0, x0, #0xa20
  4224f8:	ldr	x3, [x20, #1040]
  4224fc:	mov	x1, #0x1                   	// #1
  422500:	stp	w4, w5, [sp, #120]
  422504:	bl	401c10 <fwrite@plt>
  422508:	ldp	w4, w5, [sp, #120]
  42250c:	cbnz	w4, 422604 <ferror@plt+0x208c4>
  422510:	cbnz	w5, 4225c0 <ferror@plt+0x20880>
  422514:	ldr	w0, [sp, #112]
  422518:	cbnz	w0, 422564 <ferror@plt+0x20824>
  42251c:	ldr	w0, [sp, #116]
  422520:	cbnz	w0, 42246c <ferror@plt+0x2072c>
  422524:	ldr	w0, [sp, #108]
  422528:	cbnz	w0, 4222e0 <ferror@plt+0x205a0>
  42252c:	ldr	w0, [sp, #104]
  422530:	cbnz	w0, 422174 <ferror@plt+0x20434>
  422534:	ldr	w0, [sp, #100]
  422538:	cbz	w0, 4227b0 <ferror@plt+0x20a70>
  42253c:	nop
  422540:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  422544:	add	x1, x0, #0xb60
  422548:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42254c:	add	x0, x0, #0xa68
  422550:	bl	401cc0 <printf@plt>
  422554:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  422558:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  42255c:	cbz	w22, 422324 <ferror@plt+0x205e4>
  422560:	b	42219c <ferror@plt+0x2045c>
  422564:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422568:	add	x1, x1, #0xb60
  42256c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422570:	add	x0, x0, #0xa40
  422574:	bl	401cc0 <printf@plt>
  422578:	ldr	w0, [sp, #116]
  42257c:	cbnz	w0, 42246c <ferror@plt+0x2072c>
  422580:	ldr	w0, [sp, #108]
  422584:	cbnz	w0, 4222e0 <ferror@plt+0x205a0>
  422588:	ldr	w0, [sp, #104]
  42258c:	cbnz	w0, 422174 <ferror@plt+0x20434>
  422590:	ldr	w0, [sp, #100]
  422594:	cbnz	w0, 422540 <ferror@plt+0x20800>
  422598:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  42259c:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  4225a0:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  4225a4:	mov	w0, #0x0                   	// #0
  4225a8:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  4225ac:	cbz	w24, 422700 <ferror@plt+0x209c0>
  4225b0:	cbz	w0, 4224c4 <ferror@plt+0x20784>
  4225b4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4225b8:	add	x1, x1, #0xca8
  4225bc:	b	4224cc <ferror@plt+0x2078c>
  4225c0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4225c4:	add	x1, x1, #0xb60
  4225c8:	b	422148 <ferror@plt+0x20408>
  4225cc:	cbz	w28, 422620 <ferror@plt+0x208e0>
  4225d0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4225d4:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4225d8:	add	x1, x1, #0xca8
  4225dc:	b	422414 <ferror@plt+0x206d4>
  4225e0:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  4225e4:	add	x1, x1, #0xb60
  4225e8:	b	422004 <ferror@plt+0x202c4>
  4225ec:	ldr	w0, [sp, #112]
  4225f0:	cbz	w0, 422654 <ferror@plt+0x20914>
  4225f4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4225f8:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4225fc:	add	x1, x1, #0xca8
  422600:	b	42256c <ferror@plt+0x2082c>
  422604:	adrp	x1, 452000 <warn@@Base+0xb6c0>
  422608:	add	x1, x1, #0xb60
  42260c:	b	4222b0 <ferror@plt+0x20570>
  422610:	cbnz	w25, 422330 <ferror@plt+0x205f0>
  422614:	cbnz	w26, 422348 <ferror@plt+0x20608>
  422618:	cbnz	w27, 422360 <ferror@plt+0x20620>
  42261c:	b	422290 <ferror@plt+0x20550>
  422620:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  422624:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  422628:	add	x0, x0, #0xca8
  42262c:	cbnz	w27, 422390 <ferror@plt+0x20650>
  422630:	mov	x1, x0
  422634:	cbnz	w26, 422030 <ferror@plt+0x202f0>
  422638:	cbnz	w25, 422048 <ferror@plt+0x20308>
  42263c:	cbnz	w24, 4223f0 <ferror@plt+0x206b0>
  422640:	cbz	w23, 4227d8 <ferror@plt+0x20a98>
  422644:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  422648:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  42264c:	add	x1, x1, #0xca8
  422650:	b	422268 <ferror@plt+0x20528>
  422654:	ldr	w1, [sp, #116]
  422658:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42265c:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  422660:	add	x0, x0, #0xca8
  422664:	cbnz	w1, 422474 <ferror@plt+0x20734>
  422668:	ldr	w2, [sp, #108]
  42266c:	mov	x1, x0
  422670:	cbnz	w2, 4222e8 <ferror@plt+0x205a8>
  422674:	ldr	w2, [sp, #104]
  422678:	cbnz	w2, 42217c <ferror@plt+0x2043c>
  42267c:	ldr	w0, [sp, #100]
  422680:	cbnz	w0, 422548 <ferror@plt+0x20808>
  422684:	cbz	w28, 4227cc <ferror@plt+0x20a8c>
  422688:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42268c:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  422690:	add	x1, x1, #0xca8
  422694:	b	4224a8 <ferror@plt+0x20768>
  422698:	cbnz	w25, 422040 <ferror@plt+0x20300>
  42269c:	cbnz	w24, 4223e8 <ferror@plt+0x206a8>
  4226a0:	cbnz	w23, 422260 <ferror@plt+0x20520>
  4226a4:	mov	w0, #0x0                   	// #0
  4226a8:	cbnz	w21, 422278 <ferror@plt+0x20538>
  4226ac:	cbz	w22, 422290 <ferror@plt+0x20550>
  4226b0:	cbz	w0, 422064 <ferror@plt+0x20324>
  4226b4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4226b8:	add	x1, x1, #0xca8
  4226bc:	b	42206c <ferror@plt+0x2032c>
  4226c0:	ldr	w0, [sp, #100]
  4226c4:	cbnz	w0, 422540 <ferror@plt+0x20800>
  4226c8:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  4226cc:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  4226d0:	mov	w0, #0x0                   	// #0
  4226d4:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  4226d8:	cbz	w23, 4225ac <ferror@plt+0x2086c>
  4226dc:	cbz	w0, 4221b4 <ferror@plt+0x20474>
  4226e0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4226e4:	add	x1, x1, #0xca8
  4226e8:	b	4221bc <ferror@plt+0x2047c>
  4226ec:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  4226f0:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  4226f4:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  4226f8:	mov	w0, #0x0                   	// #0
  4226fc:	cbnz	w24, 4224c4 <ferror@plt+0x20784>
  422700:	cbz	w25, 422780 <ferror@plt+0x20a40>
  422704:	cbz	w0, 422330 <ferror@plt+0x205f0>
  422708:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42270c:	add	x1, x1, #0xca8
  422710:	b	422338 <ferror@plt+0x205f8>
  422714:	ldr	w0, [sp, #104]
  422718:	cbnz	w0, 422174 <ferror@plt+0x20434>
  42271c:	ldr	w0, [sp, #100]
  422720:	cbnz	w0, 422540 <ferror@plt+0x20800>
  422724:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  422728:	mov	w0, #0x0                   	// #0
  42272c:	cbnz	w21, 42230c <ferror@plt+0x205cc>
  422730:	cbz	w22, 4226d8 <ferror@plt+0x20998>
  422734:	cbz	w0, 42219c <ferror@plt+0x2045c>
  422738:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42273c:	add	x1, x1, #0xca8
  422740:	b	4221a4 <ferror@plt+0x20464>
  422744:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  422748:	cbnz	w24, 4224c4 <ferror@plt+0x20784>
  42274c:	cbnz	w25, 422330 <ferror@plt+0x205f0>
  422750:	mov	w0, #0x0                   	// #0
  422754:	cbnz	w26, 422348 <ferror@plt+0x20608>
  422758:	cbz	w27, 422290 <ferror@plt+0x20550>
  42275c:	cbz	w0, 422360 <ferror@plt+0x20620>
  422760:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  422764:	add	x1, x1, #0xca8
  422768:	b	422368 <ferror@plt+0x20628>
  42276c:	cbnz	w22, 42219c <ferror@plt+0x2045c>
  422770:	cbnz	w23, 4221b4 <ferror@plt+0x20474>
  422774:	cbnz	w24, 4224c4 <ferror@plt+0x20784>
  422778:	mov	w0, #0x0                   	// #0
  42277c:	cbnz	w25, 422330 <ferror@plt+0x205f0>
  422780:	cbz	w26, 422758 <ferror@plt+0x20a18>
  422784:	cbz	w0, 422348 <ferror@plt+0x20608>
  422788:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42278c:	add	x1, x1, #0xca8
  422790:	b	422350 <ferror@plt+0x20610>
  422794:	mov	w0, #0x0                   	// #0
  422798:	cbnz	w23, 422260 <ferror@plt+0x20520>
  42279c:	cbz	w21, 4226ac <ferror@plt+0x2096c>
  4227a0:	cbz	w0, 422278 <ferror@plt+0x20538>
  4227a4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4227a8:	add	x1, x1, #0xca8
  4227ac:	b	422280 <ferror@plt+0x20540>
  4227b0:	mov	w0, #0x0                   	// #0
  4227b4:	cbnz	w28, 4224a0 <ferror@plt+0x20760>
  4227b8:	cbz	w21, 422730 <ferror@plt+0x209f0>
  4227bc:	cbz	w0, 42230c <ferror@plt+0x205cc>
  4227c0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4227c4:	add	x1, x1, #0xca8
  4227c8:	b	422314 <ferror@plt+0x205d4>
  4227cc:	mov	w0, #0x1                   	// #1
  4227d0:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4227d4:	b	4227b8 <ferror@plt+0x20a78>
  4227d8:	mov	w0, #0x1                   	// #1
  4227dc:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  4227e0:	b	42279c <ferror@plt+0x20a5c>
  4227e4:	nop
  4227e8:	stp	x29, x30, [sp, #-48]!
  4227ec:	cmp	w1, #0x4
  4227f0:	mov	x29, sp
  4227f4:	stp	x19, x20, [sp, #16]
  4227f8:	mov	x19, x0
  4227fc:	mov	x20, x2
  422800:	b.eq	4228ac <ferror@plt+0x20b6c>  // b.none
  422804:	mov	w3, w1
  422808:	cmp	w1, #0x8
  42280c:	b.eq	422830 <ferror@plt+0x20af0>  // b.none
  422810:	mov	x1, x0
  422814:	and	w0, w3, #0x1
  422818:	bl	421310 <ferror@plt+0x1f5d0>
  42281c:	mov	x19, x0
  422820:	mov	x0, x19
  422824:	ldp	x19, x20, [sp, #16]
  422828:	ldp	x29, x30, [sp], #48
  42282c:	ret
  422830:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422834:	add	x0, x0, #0xb88
  422838:	bl	401cc0 <printf@plt>
  42283c:	mov	x1, x20
  422840:	mov	x0, x19
  422844:	add	x4, sp, #0x2c
  422848:	add	x3, sp, #0x28
  42284c:	mov	w2, #0x0                   	// #0
  422850:	bl	42fb50 <ferror@plt+0x2de10>
  422854:	mov	x20, x0
  422858:	tst	x0, #0xffffffff00000000
  42285c:	ldp	w1, w0, [sp, #40]
  422860:	add	x19, x19, x1
  422864:	b.eq	422920 <ferror@plt+0x20be0>  // b.none
  422868:	orr	w1, w0, #0x2
  42286c:	str	w1, [sp, #44]
  422870:	tbz	w0, #0, 422928 <ferror@plt+0x20be8>
  422874:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422878:	add	x1, x1, #0x6c8
  42287c:	mov	w2, #0x5                   	// #5
  422880:	mov	x0, #0x0                   	// #0
  422884:	bl	401c70 <dcgettext@plt>
  422888:	bl	446368 <error@@Base>
  42288c:	cbz	w20, 422960 <ferror@plt+0x20c20>
  422890:	cmp	w20, #0x1
  422894:	b.eq	422944 <ferror@plt+0x20c04>  // b.none
  422898:	mov	w1, w20
  42289c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4228a0:	add	x0, x0, #0xb58
  4228a4:	bl	401cc0 <printf@plt>
  4228a8:	b	422820 <ferror@plt+0x20ae0>
  4228ac:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4228b0:	add	x0, x0, #0xb70
  4228b4:	bl	401cc0 <printf@plt>
  4228b8:	mov	x1, x20
  4228bc:	mov	x0, x19
  4228c0:	add	x4, sp, #0x2c
  4228c4:	add	x3, sp, #0x28
  4228c8:	mov	w2, #0x0                   	// #0
  4228cc:	bl	42fb50 <ferror@plt+0x2de10>
  4228d0:	mov	x20, x0
  4228d4:	tst	x0, #0xffffffff00000000
  4228d8:	ldp	w1, w0, [sp, #40]
  4228dc:	add	x19, x19, x1
  4228e0:	b.eq	42297c <ferror@plt+0x20c3c>  // b.none
  4228e4:	orr	w1, w0, #0x2
  4228e8:	str	w1, [sp, #44]
  4228ec:	tbz	w0, #0, 422988 <ferror@plt+0x20c48>
  4228f0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4228f4:	add	x1, x1, #0x6c8
  4228f8:	mov	w2, #0x5                   	// #5
  4228fc:	mov	x0, #0x0                   	// #0
  422900:	bl	401c70 <dcgettext@plt>
  422904:	bl	446368 <error@@Base>
  422908:	mov	w0, w20
  42290c:	bl	404460 <ferror@plt+0x2720>
  422910:	mov	x0, x19
  422914:	ldp	x19, x20, [sp, #16]
  422918:	ldp	x29, x30, [sp], #48
  42291c:	ret
  422920:	tbnz	w0, #0, 422874 <ferror@plt+0x20b34>
  422924:	tbz	w0, #1, 42288c <ferror@plt+0x20b4c>
  422928:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42292c:	add	x1, x1, #0x6e0
  422930:	mov	w2, #0x5                   	// #5
  422934:	mov	x0, #0x0                   	// #0
  422938:	bl	401c70 <dcgettext@plt>
  42293c:	bl	446368 <error@@Base>
  422940:	b	42288c <ferror@plt+0x20b4c>
  422944:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422948:	add	x1, x1, #0xbb8
  42294c:	mov	w2, #0x5                   	// #5
  422950:	mov	x0, #0x0                   	// #0
  422954:	bl	401c70 <dcgettext@plt>
  422958:	bl	401cc0 <printf@plt>
  42295c:	b	422820 <ferror@plt+0x20ae0>
  422960:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422964:	add	x1, x1, #0xba8
  422968:	mov	w2, #0x5                   	// #5
  42296c:	mov	x0, #0x0                   	// #0
  422970:	bl	401c70 <dcgettext@plt>
  422974:	bl	401cc0 <printf@plt>
  422978:	b	422820 <ferror@plt+0x20ae0>
  42297c:	tbnz	w0, #0, 4228f0 <ferror@plt+0x20bb0>
  422980:	tbz	w0, #1, 422908 <ferror@plt+0x20bc8>
  422984:	nop
  422988:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42298c:	add	x1, x1, #0x6e0
  422990:	mov	w2, #0x5                   	// #5
  422994:	mov	x0, #0x0                   	// #0
  422998:	bl	401c70 <dcgettext@plt>
  42299c:	bl	446368 <error@@Base>
  4229a0:	b	422908 <ferror@plt+0x20bc8>
  4229a4:	nop
  4229a8:	stp	x29, x30, [sp, #-64]!
  4229ac:	mov	w2, #0x0                   	// #0
  4229b0:	mov	x29, sp
  4229b4:	add	x4, sp, #0x3c
  4229b8:	add	x3, sp, #0x38
  4229bc:	stp	x19, x20, [sp, #16]
  4229c0:	mov	x19, x0
  4229c4:	stp	x21, x22, [sp, #32]
  4229c8:	mov	x22, x1
  4229cc:	bl	42fb50 <ferror@plt+0x2de10>
  4229d0:	mov	x20, x0
  4229d4:	tst	x0, #0xffffffff00000000
  4229d8:	mov	w21, w0
  4229dc:	ldp	w1, w0, [sp, #56]
  4229e0:	add	x19, x19, x1
  4229e4:	b.eq	422a60 <ferror@plt+0x20d20>  // b.none
  4229e8:	orr	w1, w0, #0x2
  4229ec:	str	w1, [sp, #60]
  4229f0:	tbz	w0, #0, 422a68 <ferror@plt+0x20d28>
  4229f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4229f8:	add	x1, x1, #0x6c8
  4229fc:	mov	w2, #0x5                   	// #5
  422a00:	mov	x0, #0x0                   	// #0
  422a04:	bl	401c70 <dcgettext@plt>
  422a08:	bl	446368 <error@@Base>
  422a0c:	adrp	x4, 4a1000 <warn@@Base+0x5a6c0>
  422a10:	add	x4, x4, #0x258
  422a14:	mov	x3, x4
  422a18:	mov	w2, #0x0                   	// #0
  422a1c:	ldr	w0, [x3, #8]
  422a20:	add	x3, x3, #0x10
  422a24:	cmp	w0, w21
  422a28:	b.eq	422a84 <ferror@plt+0x20d44>  // b.none
  422a2c:	add	w2, w2, #0x1
  422a30:	cmp	w2, #0x6
  422a34:	b.ne	422a1c <ferror@plt+0x20cdc>  // b.any
  422a38:	mov	x1, x19
  422a3c:	mov	x2, x22
  422a40:	mov	w0, w20
  422a44:	bl	421310 <ferror@plt+0x1f5d0>
  422a48:	mov	x19, x0
  422a4c:	mov	x0, x19
  422a50:	ldp	x19, x20, [sp, #16]
  422a54:	ldp	x21, x22, [sp, #32]
  422a58:	ldp	x29, x30, [sp], #64
  422a5c:	ret
  422a60:	tbnz	w0, #0, 4229f4 <ferror@plt+0x20cb4>
  422a64:	tbz	w0, #1, 422a0c <ferror@plt+0x20ccc>
  422a68:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422a6c:	add	x1, x1, #0x6e0
  422a70:	mov	w2, #0x5                   	// #5
  422a74:	mov	x0, #0x0                   	// #0
  422a78:	bl	401c70 <dcgettext@plt>
  422a7c:	bl	446368 <error@@Base>
  422a80:	b	422a0c <ferror@plt+0x20ccc>
  422a84:	ubfiz	x2, x2, #4, #32
  422a88:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422a8c:	add	x0, x0, #0xbc8
  422a90:	ldr	x1, [x4, x2]
  422a94:	bl	401cc0 <printf@plt>
  422a98:	cmp	w20, #0x6
  422a9c:	b.eq	422b98 <ferror@plt+0x20e58>  // b.none
  422aa0:	b.hi	422adc <ferror@plt+0x20d9c>  // b.pmore
  422aa4:	cmp	w20, #0x4
  422aa8:	b.eq	422c10 <ferror@plt+0x20ed0>  // b.none
  422aac:	cmp	w20, #0x5
  422ab0:	b.ne	422a38 <ferror@plt+0x20cf8>  // b.any
  422ab4:	mov	x2, x22
  422ab8:	mov	x1, x19
  422abc:	mov	w0, #0xffffffff            	// #-1
  422ac0:	bl	421310 <ferror@plt+0x1f5d0>
  422ac4:	mov	x19, x0
  422ac8:	mov	x0, x19
  422acc:	ldp	x19, x20, [sp, #16]
  422ad0:	ldp	x21, x22, [sp, #32]
  422ad4:	ldp	x29, x30, [sp], #64
  422ad8:	ret
  422adc:	cmp	w20, #0xc
  422ae0:	b.ne	422b64 <ferror@plt+0x20e24>  // b.any
  422ae4:	mov	x1, x22
  422ae8:	mov	x0, x19
  422aec:	add	x4, sp, #0x3c
  422af0:	add	x3, sp, #0x38
  422af4:	mov	w2, #0x0                   	// #0
  422af8:	bl	42fb50 <ferror@plt+0x2de10>
  422afc:	mov	x20, x0
  422b00:	tst	x0, #0xffffffff00000000
  422b04:	ldp	w1, w0, [sp, #56]
  422b08:	add	x19, x19, x1
  422b0c:	b.eq	422b74 <ferror@plt+0x20e34>  // b.none
  422b10:	orr	w1, w0, #0x2
  422b14:	str	w1, [sp, #60]
  422b18:	tbz	w0, #0, 422b7c <ferror@plt+0x20e3c>
  422b1c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422b20:	add	x1, x1, #0x6c8
  422b24:	mov	w2, #0x5                   	// #5
  422b28:	mov	x0, #0x0                   	// #0
  422b2c:	bl	401c70 <dcgettext@plt>
  422b30:	bl	446368 <error@@Base>
  422b34:	mov	w2, #0x5                   	// #5
  422b38:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  422b3c:	mov	x0, #0x0                   	// #0
  422b40:	add	x1, x1, #0xc28
  422b44:	bl	401c70 <dcgettext@plt>
  422b48:	mov	w1, w20
  422b4c:	bl	401cc0 <printf@plt>
  422b50:	mov	x0, x19
  422b54:	ldp	x19, x20, [sp, #16]
  422b58:	ldp	x21, x22, [sp, #32]
  422b5c:	ldp	x29, x30, [sp], #64
  422b60:	ret
  422b64:	and	w0, w20, #0xfffffffd
  422b68:	cmp	w0, #0x8
  422b6c:	b.eq	422ae4 <ferror@plt+0x20da4>  // b.none
  422b70:	b	422a38 <ferror@plt+0x20cf8>
  422b74:	tbnz	w0, #0, 422b1c <ferror@plt+0x20ddc>
  422b78:	tbz	w0, #1, 422b34 <ferror@plt+0x20df4>
  422b7c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422b80:	add	x1, x1, #0x6e0
  422b84:	mov	w2, #0x5                   	// #5
  422b88:	mov	x0, #0x0                   	// #0
  422b8c:	bl	401c70 <dcgettext@plt>
  422b90:	bl	446368 <error@@Base>
  422b94:	b	422b34 <ferror@plt+0x20df4>
  422b98:	mov	x1, x22
  422b9c:	mov	x0, x19
  422ba0:	add	x4, sp, #0x3c
  422ba4:	add	x3, sp, #0x38
  422ba8:	mov	w2, #0x0                   	// #0
  422bac:	bl	42fb50 <ferror@plt+0x2de10>
  422bb0:	mov	x20, x0
  422bb4:	tst	x0, #0xffffffff00000000
  422bb8:	ldp	w1, w0, [sp, #56]
  422bbc:	add	x19, x19, x1
  422bc0:	b.eq	422c90 <ferror@plt+0x20f50>  // b.none
  422bc4:	orr	w1, w0, #0x2
  422bc8:	str	w1, [sp, #60]
  422bcc:	tbz	w0, #0, 422c98 <ferror@plt+0x20f58>
  422bd0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422bd4:	add	x1, x1, #0x6c8
  422bd8:	mov	w2, #0x5                   	// #5
  422bdc:	mov	x0, #0x0                   	// #0
  422be0:	bl	401c70 <dcgettext@plt>
  422be4:	bl	446368 <error@@Base>
  422be8:	cbz	w20, 422cd8 <ferror@plt+0x20f98>
  422bec:	cmp	w20, #0x1
  422bf0:	b.ne	422a4c <ferror@plt+0x20d0c>  // b.any
  422bf4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422bf8:	add	x1, x1, #0xbe8
  422bfc:	mov	w2, #0x5                   	// #5
  422c00:	mov	x0, #0x0                   	// #0
  422c04:	bl	401c70 <dcgettext@plt>
  422c08:	bl	401cc0 <printf@plt>
  422c0c:	b	422a4c <ferror@plt+0x20d0c>
  422c10:	mov	x1, x22
  422c14:	mov	x0, x19
  422c18:	add	x4, sp, #0x3c
  422c1c:	add	x3, sp, #0x38
  422c20:	mov	w2, #0x0                   	// #0
  422c24:	bl	42fb50 <ferror@plt+0x2de10>
  422c28:	mov	x20, x0
  422c2c:	tst	x0, #0xffffffff00000000
  422c30:	ldp	w1, w0, [sp, #56]
  422c34:	add	x19, x19, x1
  422c38:	b.eq	422cb4 <ferror@plt+0x20f74>  // b.none
  422c3c:	orr	w1, w0, #0x2
  422c40:	str	w1, [sp, #60]
  422c44:	tbz	w0, #0, 422cbc <ferror@plt+0x20f7c>
  422c48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422c4c:	add	x1, x1, #0x6c8
  422c50:	mov	w2, #0x5                   	// #5
  422c54:	mov	x0, #0x0                   	// #0
  422c58:	bl	401c70 <dcgettext@plt>
  422c5c:	bl	446368 <error@@Base>
  422c60:	mov	w2, #0x5                   	// #5
  422c64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422c68:	mov	x0, #0x0                   	// #0
  422c6c:	add	x1, x1, #0xc00
  422c70:	bl	401c70 <dcgettext@plt>
  422c74:	mov	w1, w20
  422c78:	bl	401cc0 <printf@plt>
  422c7c:	mov	x0, x19
  422c80:	ldp	x19, x20, [sp, #16]
  422c84:	ldp	x21, x22, [sp, #32]
  422c88:	ldp	x29, x30, [sp], #64
  422c8c:	ret
  422c90:	tbnz	w0, #0, 422bd0 <ferror@plt+0x20e90>
  422c94:	tbz	w0, #1, 422be8 <ferror@plt+0x20ea8>
  422c98:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422c9c:	add	x1, x1, #0x6e0
  422ca0:	mov	w2, #0x5                   	// #5
  422ca4:	mov	x0, #0x0                   	// #0
  422ca8:	bl	401c70 <dcgettext@plt>
  422cac:	bl	446368 <error@@Base>
  422cb0:	b	422be8 <ferror@plt+0x20ea8>
  422cb4:	tbnz	w0, #0, 422c48 <ferror@plt+0x20f08>
  422cb8:	tbz	w0, #1, 422c60 <ferror@plt+0x20f20>
  422cbc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422cc0:	add	x1, x1, #0x6e0
  422cc4:	mov	w2, #0x5                   	// #5
  422cc8:	mov	x0, #0x0                   	// #0
  422ccc:	bl	401c70 <dcgettext@plt>
  422cd0:	bl	446368 <error@@Base>
  422cd4:	b	422c60 <ferror@plt+0x20f20>
  422cd8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422cdc:	add	x1, x1, #0xbd0
  422ce0:	mov	w2, #0x5                   	// #5
  422ce4:	mov	x0, #0x0                   	// #0
  422ce8:	bl	401c70 <dcgettext@plt>
  422cec:	bl	401cc0 <printf@plt>
  422cf0:	b	422a4c <ferror@plt+0x20d0c>
  422cf4:	nop
  422cf8:	stp	x29, x30, [sp, #-64]!
  422cfc:	mov	w2, #0x0                   	// #0
  422d00:	mov	x29, sp
  422d04:	add	x4, sp, #0x3c
  422d08:	add	x3, sp, #0x38
  422d0c:	stp	x19, x20, [sp, #16]
  422d10:	mov	x20, x0
  422d14:	str	x21, [sp, #32]
  422d18:	mov	x21, x1
  422d1c:	bl	42fb50 <ferror@plt+0x2de10>
  422d20:	mov	x19, x0
  422d24:	tst	x0, #0xffffffff00000000
  422d28:	ldp	w1, w0, [sp, #56]
  422d2c:	add	x20, x20, x1
  422d30:	b.eq	422df8 <ferror@plt+0x210b8>  // b.none
  422d34:	orr	w1, w0, #0x2
  422d38:	str	w1, [sp, #60]
  422d3c:	tbz	w0, #0, 422e00 <ferror@plt+0x210c0>
  422d40:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422d44:	add	x1, x1, #0x6c8
  422d48:	mov	w2, #0x5                   	// #5
  422d4c:	mov	x0, #0x0                   	// #0
  422d50:	bl	401c70 <dcgettext@plt>
  422d54:	bl	446368 <error@@Base>
  422d58:	cmp	w19, #0x6
  422d5c:	b.eq	422e20 <ferror@plt+0x210e0>  // b.none
  422d60:	cmp	w19, #0x8
  422d64:	b.eq	422f44 <ferror@plt+0x21204>  // b.none
  422d68:	cmp	w19, #0x4
  422d6c:	b.eq	422ebc <ferror@plt+0x2117c>  // b.none
  422d70:	mov	w2, #0x5                   	// #5
  422d74:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422d78:	mov	x0, #0x0                   	// #0
  422d7c:	add	x1, x1, #0xc98
  422d80:	bl	401c70 <dcgettext@plt>
  422d84:	mov	w1, w19
  422d88:	bl	401cc0 <printf@plt>
  422d8c:	tbnz	w19, #0, 422fcc <ferror@plt+0x2128c>
  422d90:	mov	x1, x21
  422d94:	mov	x0, x20
  422d98:	add	x4, sp, #0x3c
  422d9c:	add	x3, sp, #0x38
  422da0:	mov	w2, #0x0                   	// #0
  422da4:	bl	42fb50 <ferror@plt+0x2de10>
  422da8:	mov	x19, x0
  422dac:	tst	x0, #0xffffffff00000000
  422db0:	ldp	w1, w0, [sp, #56]
  422db4:	add	x20, x20, x1
  422db8:	b.eq	42312c <ferror@plt+0x213ec>  // b.none
  422dbc:	orr	w1, w0, #0x2
  422dc0:	str	w1, [sp, #60]
  422dc4:	tbz	w0, #0, 423138 <ferror@plt+0x213f8>
  422dc8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422dcc:	add	x1, x1, #0x6c8
  422dd0:	mov	w2, #0x5                   	// #5
  422dd4:	mov	x0, #0x0                   	// #0
  422dd8:	bl	401c70 <dcgettext@plt>
  422ddc:	bl	446368 <error@@Base>
  422de0:	mov	w2, w19
  422de4:	mov	w1, w19
  422de8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422dec:	add	x0, x0, #0xcb0
  422df0:	bl	401cc0 <printf@plt>
  422df4:	b	422ea0 <ferror@plt+0x21160>
  422df8:	tbnz	w0, #0, 422d40 <ferror@plt+0x21000>
  422dfc:	tbz	w0, #1, 422d58 <ferror@plt+0x21018>
  422e00:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422e04:	add	x1, x1, #0x6e0
  422e08:	mov	w2, #0x5                   	// #5
  422e0c:	mov	x0, #0x0                   	// #0
  422e10:	bl	401c70 <dcgettext@plt>
  422e14:	bl	446368 <error@@Base>
  422e18:	cmp	w19, #0x6
  422e1c:	b.ne	422d60 <ferror@plt+0x21020>  // b.any
  422e20:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422e24:	add	x0, x0, #0xc40
  422e28:	bl	401cc0 <printf@plt>
  422e2c:	mov	x1, x21
  422e30:	mov	x0, x20
  422e34:	add	x4, sp, #0x3c
  422e38:	add	x3, sp, #0x38
  422e3c:	mov	w2, #0x0                   	// #0
  422e40:	bl	42fb50 <ferror@plt+0x2de10>
  422e44:	mov	x19, x0
  422e48:	tst	x0, #0xffffffff00000000
  422e4c:	ldp	w1, w0, [sp, #56]
  422e50:	add	x20, x20, x1
  422e54:	b.eq	423020 <ferror@plt+0x212e0>  // b.none
  422e58:	orr	w1, w0, #0x2
  422e5c:	str	w1, [sp, #60]
  422e60:	tbz	w0, #0, 423028 <ferror@plt+0x212e8>
  422e64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422e68:	add	x1, x1, #0x6c8
  422e6c:	mov	w2, #0x5                   	// #5
  422e70:	mov	x0, #0x0                   	// #0
  422e74:	bl	401c70 <dcgettext@plt>
  422e78:	bl	446368 <error@@Base>
  422e7c:	cmp	w19, #0x1
  422e80:	b.eq	422fb0 <ferror@plt+0x21270>  // b.none
  422e84:	cmp	w19, #0x2
  422e88:	b.eq	423094 <ferror@plt+0x21354>  // b.none
  422e8c:	cbz	w19, 4230d4 <ferror@plt+0x21394>
  422e90:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  422e94:	mov	w1, w19
  422e98:	add	x0, x0, #0xb58
  422e9c:	bl	401cc0 <printf@plt>
  422ea0:	cmp	x20, x21
  422ea4:	b.hi	423154 <ferror@plt+0x21414>  // b.pmore
  422ea8:	mov	x0, x20
  422eac:	ldp	x19, x20, [sp, #16]
  422eb0:	ldr	x21, [sp, #32]
  422eb4:	ldp	x29, x30, [sp], #64
  422eb8:	ret
  422ebc:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422ec0:	add	x0, x0, #0xc10
  422ec4:	bl	401cc0 <printf@plt>
  422ec8:	mov	x1, x21
  422ecc:	mov	x0, x20
  422ed0:	add	x4, sp, #0x3c
  422ed4:	add	x3, sp, #0x38
  422ed8:	mov	w2, #0x0                   	// #0
  422edc:	bl	42fb50 <ferror@plt+0x2de10>
  422ee0:	mov	x19, x0
  422ee4:	tst	x0, #0xffffffff00000000
  422ee8:	ldp	w1, w0, [sp, #56]
  422eec:	add	x20, x20, x1
  422ef0:	b.eq	423044 <ferror@plt+0x21304>  // b.none
  422ef4:	orr	w1, w0, #0x2
  422ef8:	str	w1, [sp, #60]
  422efc:	tbz	w0, #0, 423050 <ferror@plt+0x21310>
  422f00:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422f04:	add	x1, x1, #0x6c8
  422f08:	mov	w2, #0x5                   	// #5
  422f0c:	mov	x0, #0x0                   	// #0
  422f10:	bl	401c70 <dcgettext@plt>
  422f14:	bl	446368 <error@@Base>
  422f18:	cmp	w19, #0x1
  422f1c:	b.eq	423110 <ferror@plt+0x213d0>  // b.none
  422f20:	cmp	w19, #0x2
  422f24:	b.ne	422e8c <ferror@plt+0x2114c>  // b.any
  422f28:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422f2c:	add	x1, x1, #0xc30
  422f30:	mov	w2, #0x5                   	// #5
  422f34:	mov	x0, #0x0                   	// #0
  422f38:	bl	401c70 <dcgettext@plt>
  422f3c:	bl	401cc0 <printf@plt>
  422f40:	b	422ea0 <ferror@plt+0x21160>
  422f44:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  422f48:	add	x0, x0, #0xc68
  422f4c:	bl	401cc0 <printf@plt>
  422f50:	mov	x1, x21
  422f54:	mov	x0, x20
  422f58:	add	x4, sp, #0x3c
  422f5c:	add	x3, sp, #0x38
  422f60:	mov	w2, #0x0                   	// #0
  422f64:	bl	42fb50 <ferror@plt+0x2de10>
  422f68:	mov	x19, x0
  422f6c:	tst	x0, #0xffffffff00000000
  422f70:	ldp	w1, w0, [sp, #56]
  422f74:	add	x20, x20, x1
  422f78:	b.eq	42306c <ferror@plt+0x2132c>  // b.none
  422f7c:	orr	w1, w0, #0x2
  422f80:	str	w1, [sp, #60]
  422f84:	tbz	w0, #0, 423078 <ferror@plt+0x21338>
  422f88:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422f8c:	add	x1, x1, #0x6c8
  422f90:	mov	w2, #0x5                   	// #5
  422f94:	mov	x0, #0x0                   	// #0
  422f98:	bl	401c70 <dcgettext@plt>
  422f9c:	bl	446368 <error@@Base>
  422fa0:	cmp	w19, #0x2
  422fa4:	b.eq	423094 <ferror@plt+0x21354>  // b.none
  422fa8:	b.hi	4230b0 <ferror@plt+0x21370>  // b.pmore
  422fac:	cbz	w19, 4230d4 <ferror@plt+0x21394>
  422fb0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  422fb4:	add	x1, x1, #0xc58
  422fb8:	mov	w2, #0x5                   	// #5
  422fbc:	mov	x0, #0x0                   	// #0
  422fc0:	bl	401c70 <dcgettext@plt>
  422fc4:	bl	401cc0 <printf@plt>
  422fc8:	b	422ea0 <ferror@plt+0x21160>
  422fcc:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  422fd0:	mov	w0, #0x22                  	// #34
  422fd4:	ldr	x1, [x1, #1040]
  422fd8:	bl	401990 <putc@plt>
  422fdc:	sub	x0, x21, #0x1
  422fe0:	cmp	x20, x0
  422fe4:	b.cs	4230f0 <ferror@plt+0x213b0>  // b.hs, b.nlast
  422fe8:	sub	x19, x21, x20
  422fec:	mov	x1, x20
  422ff0:	sub	x19, x19, #0x1
  422ff4:	mov	w0, w19
  422ff8:	bl	404cb0 <ferror@plt+0x2f70>
  422ffc:	mov	x0, x20
  423000:	mov	x1, x19
  423004:	bl	401940 <strnlen@plt>
  423008:	add	x0, x0, #0x1
  42300c:	add	x20, x20, x0
  423010:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423014:	add	x0, x0, #0x6c0
  423018:	bl	401b70 <puts@plt>
  42301c:	b	422ea0 <ferror@plt+0x21160>
  423020:	tbnz	w0, #0, 422e64 <ferror@plt+0x21124>
  423024:	tbz	w0, #1, 422e7c <ferror@plt+0x2113c>
  423028:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42302c:	add	x1, x1, #0x6e0
  423030:	mov	w2, #0x5                   	// #5
  423034:	mov	x0, #0x0                   	// #0
  423038:	bl	401c70 <dcgettext@plt>
  42303c:	bl	446368 <error@@Base>
  423040:	b	422e7c <ferror@plt+0x2113c>
  423044:	tbnz	w0, #0, 422f00 <ferror@plt+0x211c0>
  423048:	tbz	w0, #1, 422f18 <ferror@plt+0x211d8>
  42304c:	nop
  423050:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423054:	add	x1, x1, #0x6e0
  423058:	mov	w2, #0x5                   	// #5
  42305c:	mov	x0, #0x0                   	// #0
  423060:	bl	401c70 <dcgettext@plt>
  423064:	bl	446368 <error@@Base>
  423068:	b	422f18 <ferror@plt+0x211d8>
  42306c:	tbnz	w0, #0, 422f88 <ferror@plt+0x21248>
  423070:	tbz	w0, #1, 422fa0 <ferror@plt+0x21260>
  423074:	nop
  423078:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42307c:	add	x1, x1, #0x6e0
  423080:	mov	w2, #0x5                   	// #5
  423084:	mov	x0, #0x0                   	// #0
  423088:	bl	401c70 <dcgettext@plt>
  42308c:	bl	446368 <error@@Base>
  423090:	b	422fa0 <ferror@plt+0x21260>
  423094:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423098:	add	x1, x1, #0xc60
  42309c:	mov	w2, #0x5                   	// #5
  4230a0:	mov	x0, #0x0                   	// #0
  4230a4:	bl	401c70 <dcgettext@plt>
  4230a8:	bl	401cc0 <printf@plt>
  4230ac:	b	422ea0 <ferror@plt+0x21160>
  4230b0:	cmp	w19, #0x3
  4230b4:	b.ne	422e90 <ferror@plt+0x21150>  // b.any
  4230b8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4230bc:	add	x1, x1, #0xc80
  4230c0:	mov	w2, #0x5                   	// #5
  4230c4:	mov	x0, #0x0                   	// #0
  4230c8:	bl	401c70 <dcgettext@plt>
  4230cc:	bl	401cc0 <printf@plt>
  4230d0:	b	422ea0 <ferror@plt+0x21160>
  4230d4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4230d8:	add	x1, x1, #0xc20
  4230dc:	mov	w2, #0x5                   	// #5
  4230e0:	mov	x0, #0x0                   	// #0
  4230e4:	bl	401c70 <dcgettext@plt>
  4230e8:	bl	401cc0 <printf@plt>
  4230ec:	b	422ea0 <ferror@plt+0x21160>
  4230f0:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4230f4:	add	x1, x1, #0xc38
  4230f8:	mov	w2, #0x5                   	// #5
  4230fc:	mov	x20, x21
  423100:	mov	x0, #0x0                   	// #0
  423104:	bl	401c70 <dcgettext@plt>
  423108:	bl	401cc0 <printf@plt>
  42310c:	b	423010 <ferror@plt+0x212d0>
  423110:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423114:	add	x1, x1, #0xc28
  423118:	mov	w2, #0x5                   	// #5
  42311c:	mov	x0, #0x0                   	// #0
  423120:	bl	401c70 <dcgettext@plt>
  423124:	bl	401cc0 <printf@plt>
  423128:	b	422ea0 <ferror@plt+0x21160>
  42312c:	tbnz	w0, #0, 422dc8 <ferror@plt+0x21088>
  423130:	tbz	w0, #1, 422de0 <ferror@plt+0x210a0>
  423134:	nop
  423138:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42313c:	add	x1, x1, #0x6e0
  423140:	mov	w2, #0x5                   	// #5
  423144:	mov	x0, #0x0                   	// #0
  423148:	bl	401c70 <dcgettext@plt>
  42314c:	bl	446368 <error@@Base>
  423150:	b	422de0 <ferror@plt+0x210a0>
  423154:	adrp	x3, 478000 <warn@@Base+0x316c0>
  423158:	add	x3, x3, #0x3e0
  42315c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  423160:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423164:	add	x3, x3, #0xfb8
  423168:	add	x1, x1, #0xb68
  42316c:	add	x0, x0, #0x708
  423170:	mov	w2, #0x3de3                	// #15843
  423174:	bl	401cd0 <__assert_fail@plt>
  423178:	stp	x29, x30, [sp, #-48]!
  42317c:	cmp	w1, #0x4
  423180:	mov	x29, sp
  423184:	stp	x19, x20, [sp, #16]
  423188:	mov	x19, x0
  42318c:	mov	x20, x2
  423190:	b.eq	42326c <ferror@plt+0x2152c>  // b.none
  423194:	mov	w3, w1
  423198:	cmp	w1, #0x8
  42319c:	b.eq	42336c <ferror@plt+0x2162c>  // b.none
  4231a0:	cmp	w1, #0xc
  4231a4:	b.eq	4231c8 <ferror@plt+0x21488>  // b.none
  4231a8:	mov	x1, x0
  4231ac:	and	w0, w3, #0x1
  4231b0:	bl	421310 <ferror@plt+0x1f5d0>
  4231b4:	mov	x19, x0
  4231b8:	mov	x0, x19
  4231bc:	ldp	x19, x20, [sp, #16]
  4231c0:	ldp	x29, x30, [sp], #48
  4231c4:	ret
  4231c8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4231cc:	add	x0, x0, #0xe10
  4231d0:	bl	401cc0 <printf@plt>
  4231d4:	cmp	x19, x20
  4231d8:	b.eq	423344 <ferror@plt+0x21604>  // b.none
  4231dc:	mov	x1, x20
  4231e0:	mov	x0, x19
  4231e4:	add	x4, sp, #0x2c
  4231e8:	add	x3, sp, #0x28
  4231ec:	mov	w2, #0x0                   	// #0
  4231f0:	bl	42fb50 <ferror@plt+0x2de10>
  4231f4:	mov	x20, x0
  4231f8:	tst	x0, #0xffffffff00000000
  4231fc:	ldp	w1, w0, [sp, #40]
  423200:	add	x19, x19, x1
  423204:	b.eq	423434 <ferror@plt+0x216f4>  // b.none
  423208:	orr	w1, w0, #0x2
  42320c:	str	w1, [sp, #44]
  423210:	tbz	w0, #0, 423440 <ferror@plt+0x21700>
  423214:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423218:	add	x1, x1, #0x6c8
  42321c:	mov	w2, #0x5                   	// #5
  423220:	mov	x0, #0x0                   	// #0
  423224:	bl	401c70 <dcgettext@plt>
  423228:	bl	446368 <error@@Base>
  42322c:	cmp	w20, #0x2
  423230:	b.hi	423484 <ferror@plt+0x21744>  // b.pmore
  423234:	and	w20, w20, #0x3
  423238:	cmp	w20, #0x2
  42323c:	b.eq	4234d0 <ferror@plt+0x21790>  // b.none
  423240:	cmp	w20, #0x3
  423244:	b.eq	4234ec <ferror@plt+0x217ac>  // b.none
  423248:	cmp	w20, #0x1
  42324c:	b.eq	4234fc <ferror@plt+0x217bc>  // b.none
  423250:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423254:	add	x1, x1, #0xde0
  423258:	mov	w2, #0x5                   	// #5
  42325c:	mov	x0, #0x0                   	// #0
  423260:	bl	401c70 <dcgettext@plt>
  423264:	bl	401cc0 <printf@plt>
  423268:	b	4231b8 <ferror@plt+0x21478>
  42326c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423270:	add	x0, x0, #0xcc0
  423274:	bl	401cc0 <printf@plt>
  423278:	cmp	x19, x20
  42327c:	b.eq	423344 <ferror@plt+0x21604>  // b.none
  423280:	mov	x1, x20
  423284:	mov	x0, x19
  423288:	add	x4, sp, #0x2c
  42328c:	add	x3, sp, #0x28
  423290:	mov	w2, #0x0                   	// #0
  423294:	bl	42fb50 <ferror@plt+0x2de10>
  423298:	mov	x20, x0
  42329c:	tst	x0, #0xffffffff00000000
  4232a0:	ldp	w1, w0, [sp, #40]
  4232a4:	add	x19, x19, x1
  4232a8:	b.eq	423498 <ferror@plt+0x21758>  // b.none
  4232ac:	orr	w1, w0, #0x2
  4232b0:	str	w1, [sp, #44]
  4232b4:	tbz	w0, #0, 4234a0 <ferror@plt+0x21760>
  4232b8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4232bc:	add	x1, x1, #0x6c8
  4232c0:	mov	w2, #0x5                   	// #5
  4232c4:	mov	x0, #0x0                   	// #0
  4232c8:	bl	401c70 <dcgettext@plt>
  4232cc:	bl	446368 <error@@Base>
  4232d0:	cmp	w20, #0xf
  4232d4:	b.hi	4234bc <ferror@plt+0x2177c>  // b.pmore
  4232d8:	and	w0, w20, #0x3
  4232dc:	cmp	w0, #0x2
  4232e0:	b.eq	42353c <ferror@plt+0x217fc>  // b.none
  4232e4:	cmp	w0, #0x3
  4232e8:	b.eq	423520 <ferror@plt+0x217e0>  // b.none
  4232ec:	cmp	w0, #0x1
  4232f0:	b.eq	423558 <ferror@plt+0x21818>  // b.none
  4232f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4232f8:	add	x1, x1, #0xce8
  4232fc:	mov	w2, #0x5                   	// #5
  423300:	mov	x0, #0x0                   	// #0
  423304:	bl	401c70 <dcgettext@plt>
  423308:	bl	401cc0 <printf@plt>
  42330c:	and	w20, w20, #0xc
  423310:	cmp	w20, #0x8
  423314:	b.eq	423574 <ferror@plt+0x21834>  // b.none
  423318:	b.hi	423410 <ferror@plt+0x216d0>  // b.pmore
  42331c:	cbz	w20, 4235a0 <ferror@plt+0x21860>
  423320:	cmp	w20, #0x4
  423324:	b.ne	4231b8 <ferror@plt+0x21478>  // b.any
  423328:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42332c:	add	x1, x1, #0xd68
  423330:	mov	w2, #0x5                   	// #5
  423334:	mov	x0, #0x0                   	// #0
  423338:	bl	401c70 <dcgettext@plt>
  42333c:	bl	401cc0 <printf@plt>
  423340:	b	4231b8 <ferror@plt+0x21478>
  423344:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423348:	add	x1, x1, #0x9b8
  42334c:	mov	w2, #0x5                   	// #5
  423350:	mov	x0, #0x0                   	// #0
  423354:	bl	401c70 <dcgettext@plt>
  423358:	bl	401cc0 <printf@plt>
  42335c:	mov	x0, x19
  423360:	ldp	x19, x20, [sp, #16]
  423364:	ldp	x29, x30, [sp], #48
  423368:	ret
  42336c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423370:	add	x0, x0, #0xdc0
  423374:	bl	401cc0 <printf@plt>
  423378:	cmp	x19, x20
  42337c:	b.eq	423344 <ferror@plt+0x21604>  // b.none
  423380:	mov	x1, x20
  423384:	mov	x0, x19
  423388:	add	x4, sp, #0x2c
  42338c:	add	x3, sp, #0x28
  423390:	mov	w2, #0x0                   	// #0
  423394:	bl	42fb50 <ferror@plt+0x2de10>
  423398:	mov	x20, x0
  42339c:	tst	x0, #0xffffffff00000000
  4233a0:	ldp	w1, w0, [sp, #40]
  4233a4:	add	x19, x19, x1
  4233a8:	b.eq	42345c <ferror@plt+0x2171c>  // b.none
  4233ac:	orr	w1, w0, #0x2
  4233b0:	str	w1, [sp, #44]
  4233b4:	tbz	w0, #0, 423468 <ferror@plt+0x21728>
  4233b8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4233bc:	add	x1, x1, #0x6c8
  4233c0:	mov	w2, #0x5                   	// #5
  4233c4:	mov	x0, #0x0                   	// #0
  4233c8:	bl	401c70 <dcgettext@plt>
  4233cc:	bl	446368 <error@@Base>
  4233d0:	cmp	w20, #0x3
  4233d4:	b.hi	42350c <ferror@plt+0x217cc>  // b.pmore
  4233d8:	and	w20, w20, #0x3
  4233dc:	cmp	w20, #0x2
  4233e0:	b.eq	4235bc <ferror@plt+0x2187c>  // b.none
  4233e4:	cmp	w20, #0x3
  4233e8:	b.eq	423590 <ferror@plt+0x21850>  // b.none
  4233ec:	cmp	w20, #0x1
  4233f0:	b.ne	423250 <ferror@plt+0x21510>  // b.any
  4233f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4233f8:	add	x1, x1, #0xdf0
  4233fc:	mov	w2, #0x5                   	// #5
  423400:	mov	x0, #0x0                   	// #0
  423404:	bl	401c70 <dcgettext@plt>
  423408:	bl	401cc0 <printf@plt>
  42340c:	b	4231b8 <ferror@plt+0x21478>
  423410:	cmp	w20, #0xc
  423414:	b.ne	4231b8 <ferror@plt+0x21478>  // b.any
  423418:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42341c:	add	x1, x1, #0xda0
  423420:	mov	w2, #0x5                   	// #5
  423424:	mov	x0, #0x0                   	// #0
  423428:	bl	401c70 <dcgettext@plt>
  42342c:	bl	401cc0 <printf@plt>
  423430:	b	4231b8 <ferror@plt+0x21478>
  423434:	tbnz	w0, #0, 423214 <ferror@plt+0x214d4>
  423438:	tbz	w0, #1, 42322c <ferror@plt+0x214ec>
  42343c:	nop
  423440:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423444:	add	x1, x1, #0x6e0
  423448:	mov	w2, #0x5                   	// #5
  42344c:	mov	x0, #0x0                   	// #0
  423450:	bl	401c70 <dcgettext@plt>
  423454:	bl	446368 <error@@Base>
  423458:	b	42322c <ferror@plt+0x214ec>
  42345c:	tbnz	w0, #0, 4233b8 <ferror@plt+0x21678>
  423460:	tbz	w0, #1, 4233d0 <ferror@plt+0x21690>
  423464:	nop
  423468:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42346c:	add	x1, x1, #0x6e0
  423470:	mov	w2, #0x5                   	// #5
  423474:	mov	x0, #0x0                   	// #0
  423478:	bl	401c70 <dcgettext@plt>
  42347c:	bl	446368 <error@@Base>
  423480:	b	4233d0 <ferror@plt+0x21690>
  423484:	mov	w1, w20
  423488:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  42348c:	add	x0, x0, #0xce0
  423490:	bl	401cc0 <printf@plt>
  423494:	b	423234 <ferror@plt+0x214f4>
  423498:	tbnz	w0, #0, 4232b8 <ferror@plt+0x21578>
  42349c:	tbz	w0, #1, 4232d0 <ferror@plt+0x21590>
  4234a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4234a4:	add	x1, x1, #0x6e0
  4234a8:	mov	w2, #0x5                   	// #5
  4234ac:	mov	x0, #0x0                   	// #0
  4234b0:	bl	401c70 <dcgettext@plt>
  4234b4:	bl	446368 <error@@Base>
  4234b8:	b	4232d0 <ferror@plt+0x21590>
  4234bc:	mov	w1, w20
  4234c0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4234c4:	add	x0, x0, #0xce0
  4234c8:	bl	401cc0 <printf@plt>
  4234cc:	b	4232d8 <ferror@plt+0x21598>
  4234d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4234d4:	add	x1, x1, #0xe40
  4234d8:	mov	w2, #0x5                   	// #5
  4234dc:	mov	x0, #0x0                   	// #0
  4234e0:	bl	401c70 <dcgettext@plt>
  4234e4:	bl	401cc0 <printf@plt>
  4234e8:	b	4231b8 <ferror@plt+0x21478>
  4234ec:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  4234f0:	add	x0, x0, #0x70
  4234f4:	bl	401b70 <puts@plt>
  4234f8:	b	4231b8 <ferror@plt+0x21478>
  4234fc:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423500:	add	x0, x0, #0xe38
  423504:	bl	401b70 <puts@plt>
  423508:	b	4231b8 <ferror@plt+0x21478>
  42350c:	mov	w1, w20
  423510:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423514:	add	x0, x0, #0xce0
  423518:	bl	401cc0 <printf@plt>
  42351c:	b	4233d8 <ferror@plt+0x21698>
  423520:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423524:	add	x1, x1, #0xd28
  423528:	mov	w2, #0x5                   	// #5
  42352c:	mov	x0, #0x0                   	// #0
  423530:	bl	401c70 <dcgettext@plt>
  423534:	bl	401cc0 <printf@plt>
  423538:	b	42330c <ferror@plt+0x215cc>
  42353c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423540:	add	x1, x1, #0xd18
  423544:	mov	w2, #0x5                   	// #5
  423548:	mov	x0, #0x0                   	// #0
  42354c:	bl	401c70 <dcgettext@plt>
  423550:	bl	401cc0 <printf@plt>
  423554:	b	42330c <ferror@plt+0x215cc>
  423558:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42355c:	add	x1, x1, #0xd08
  423560:	mov	w2, #0x5                   	// #5
  423564:	mov	x0, #0x0                   	// #0
  423568:	bl	401c70 <dcgettext@plt>
  42356c:	bl	401cc0 <printf@plt>
  423570:	b	42330c <ferror@plt+0x215cc>
  423574:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423578:	add	x1, x1, #0xd88
  42357c:	mov	w2, #0x5                   	// #5
  423580:	mov	x0, #0x0                   	// #0
  423584:	bl	401c70 <dcgettext@plt>
  423588:	bl	401cc0 <printf@plt>
  42358c:	b	4231b8 <ferror@plt+0x21478>
  423590:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423594:	add	x0, x0, #0xe08
  423598:	bl	401b70 <puts@plt>
  42359c:	b	4231b8 <ferror@plt+0x21478>
  4235a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4235a4:	add	x1, x1, #0xd48
  4235a8:	mov	w2, #0x5                   	// #5
  4235ac:	mov	x0, #0x0                   	// #0
  4235b0:	bl	401c70 <dcgettext@plt>
  4235b4:	bl	401cc0 <printf@plt>
  4235b8:	b	4231b8 <ferror@plt+0x21478>
  4235bc:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4235c0:	add	x0, x0, #0xe00
  4235c4:	bl	401b70 <puts@plt>
  4235c8:	b	4231b8 <ferror@plt+0x21478>
  4235cc:	nop
  4235d0:	stp	x29, x30, [sp, #-64]!
  4235d4:	mov	w2, #0x0                   	// #0
  4235d8:	mov	x29, sp
  4235dc:	add	x4, sp, #0x3c
  4235e0:	add	x3, sp, #0x38
  4235e4:	stp	x19, x20, [sp, #16]
  4235e8:	stp	x21, x22, [sp, #32]
  4235ec:	mov	x22, x0
  4235f0:	mov	x21, x1
  4235f4:	bl	42fb50 <ferror@plt+0x2de10>
  4235f8:	mov	x19, x0
  4235fc:	tst	x0, #0xffffffff00000000
  423600:	ldp	w20, w0, [sp, #56]
  423604:	add	x20, x22, x20
  423608:	b.eq	4236dc <ferror@plt+0x2199c>  // b.none
  42360c:	orr	w1, w0, #0x2
  423610:	str	w1, [sp, #60]
  423614:	tbz	w0, #0, 4236e8 <ferror@plt+0x219a8>
  423618:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42361c:	add	x1, x1, #0x6c8
  423620:	mov	w2, #0x5                   	// #5
  423624:	mov	x0, #0x0                   	// #0
  423628:	bl	401c70 <dcgettext@plt>
  42362c:	bl	446368 <error@@Base>
  423630:	cmp	w19, #0xe
  423634:	b.eq	423b84 <ferror@plt+0x21e44>  // b.none
  423638:	b.hi	4237a8 <ferror@plt+0x21a68>  // b.pmore
  42363c:	cmp	w19, #0x8
  423640:	b.eq	423b24 <ferror@plt+0x21de4>  // b.none
  423644:	b.ls	423704 <ferror@plt+0x219c4>  // b.plast
  423648:	cmp	w19, #0xa
  42364c:	b.eq	4239b8 <ferror@plt+0x21c78>  // b.none
  423650:	cmp	w19, #0xc
  423654:	b.ne	423afc <ferror@plt+0x21dbc>  // b.any
  423658:	mov	x1, x21
  42365c:	mov	x0, x20
  423660:	add	x4, sp, #0x3c
  423664:	add	x3, sp, #0x38
  423668:	mov	w2, #0x0                   	// #0
  42366c:	bl	42fb50 <ferror@plt+0x2de10>
  423670:	mov	x19, x0
  423674:	tst	x0, #0xffffffff00000000
  423678:	ldp	w21, w0, [sp, #56]
  42367c:	add	x20, x20, x21
  423680:	b.eq	423d04 <ferror@plt+0x21fc4>  // b.none
  423684:	orr	w1, w0, #0x2
  423688:	str	w1, [sp, #60]
  42368c:	tbz	w0, #0, 423d10 <ferror@plt+0x21fd0>
  423690:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423694:	add	x1, x1, #0x6c8
  423698:	mov	w2, #0x5                   	// #5
  42369c:	mov	x0, #0x0                   	// #0
  4236a0:	bl	401c70 <dcgettext@plt>
  4236a4:	bl	446368 <error@@Base>
  4236a8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4236ac:	add	x0, x0, #0xf20
  4236b0:	bl	401cc0 <printf@plt>
  4236b4:	cbz	w19, 423ed8 <ferror@plt+0x22198>
  4236b8:	cmp	w19, #0x1
  4236bc:	b.ne	423784 <ferror@plt+0x21a44>  // b.any
  4236c0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4236c4:	add	x1, x1, #0xf58
  4236c8:	mov	w2, #0x5                   	// #5
  4236cc:	mov	x0, #0x0                   	// #0
  4236d0:	bl	401c70 <dcgettext@plt>
  4236d4:	bl	401cc0 <printf@plt>
  4236d8:	b	423b10 <ferror@plt+0x21dd0>
  4236dc:	tbnz	w0, #0, 423618 <ferror@plt+0x218d8>
  4236e0:	tbz	w0, #1, 423630 <ferror@plt+0x218f0>
  4236e4:	nop
  4236e8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4236ec:	add	x1, x1, #0x6e0
  4236f0:	mov	w2, #0x5                   	// #5
  4236f4:	mov	x0, #0x0                   	// #0
  4236f8:	bl	401c70 <dcgettext@plt>
  4236fc:	bl	446368 <error@@Base>
  423700:	b	423630 <ferror@plt+0x218f0>
  423704:	cmp	w19, #0x4
  423708:	b.eq	423930 <ferror@plt+0x21bf0>  // b.none
  42370c:	cmp	w19, #0x6
  423710:	b.ne	423afc <ferror@plt+0x21dbc>  // b.any
  423714:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423718:	add	x0, x0, #0xe78
  42371c:	bl	401cc0 <printf@plt>
  423720:	mov	x1, x21
  423724:	mov	x0, x20
  423728:	add	x4, sp, #0x3c
  42372c:	add	x3, sp, #0x38
  423730:	mov	w2, #0x0                   	// #0
  423734:	bl	42fb50 <ferror@plt+0x2de10>
  423738:	mov	x19, x0
  42373c:	tst	x0, #0xffffffff00000000
  423740:	ldp	w21, w0, [sp, #56]
  423744:	add	x20, x20, x21
  423748:	b.eq	423cb4 <ferror@plt+0x21f74>  // b.none
  42374c:	orr	w1, w0, #0x2
  423750:	str	w1, [sp, #60]
  423754:	tbz	w0, #0, 423cc0 <ferror@plt+0x21f80>
  423758:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42375c:	add	x1, x1, #0x6c8
  423760:	mov	w2, #0x5                   	// #5
  423764:	mov	x0, #0x0                   	// #0
  423768:	bl	401c70 <dcgettext@plt>
  42376c:	bl	446368 <error@@Base>
  423770:	cmp	w19, #0x1
  423774:	b.eq	423ef4 <ferror@plt+0x221b4>  // b.none
  423778:	cmp	w19, #0x2
  42377c:	b.eq	423f2c <ferror@plt+0x221ec>  // b.none
  423780:	cbz	w19, 423f10 <ferror@plt+0x221d0>
  423784:	mov	w1, w19
  423788:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  42378c:	add	x0, x0, #0xb58
  423790:	bl	401cc0 <printf@plt>
  423794:	mov	x0, x20
  423798:	ldp	x19, x20, [sp, #16]
  42379c:	ldp	x21, x22, [sp, #32]
  4237a0:	ldp	x29, x30, [sp], #64
  4237a4:	ret
  4237a8:	cmp	w19, #0x14
  4237ac:	b.eq	4238b0 <ferror@plt+0x21b70>  // b.none
  4237b0:	b.ls	423814 <ferror@plt+0x21ad4>  // b.plast
  4237b4:	cmp	w19, #0x20
  4237b8:	b.eq	423a3c <ferror@plt+0x21cfc>  // b.none
  4237bc:	cmp	w19, #0x43
  4237c0:	b.ne	423afc <ferror@plt+0x21dbc>  // b.any
  4237c4:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4237c8:	add	x0, x0, #0xf0
  4237cc:	bl	401cc0 <printf@plt>
  4237d0:	sub	x0, x21, #0x1
  4237d4:	cmp	x20, x0
  4237d8:	b.cs	423c94 <ferror@plt+0x21f54>  // b.hs, b.nlast
  4237dc:	sub	x21, x21, x20
  4237e0:	mov	x1, x20
  4237e4:	sub	x21, x21, #0x1
  4237e8:	mov	w0, w21
  4237ec:	bl	404cb0 <ferror@plt+0x2f70>
  4237f0:	mov	x1, x21
  4237f4:	mov	x0, x20
  4237f8:	bl	401940 <strnlen@plt>
  4237fc:	add	x21, x0, #0x1
  423800:	add	x20, x20, x21
  423804:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423808:	add	x0, x0, #0x6c0
  42380c:	bl	401b70 <puts@plt>
  423810:	b	423b10 <ferror@plt+0x21dd0>
  423814:	cmp	w19, #0x10
  423818:	b.eq	423c10 <ferror@plt+0x21ed0>  // b.none
  42381c:	cmp	w19, #0x12
  423820:	b.ne	423afc <ferror@plt+0x21dbc>  // b.any
  423824:	mov	x1, x21
  423828:	mov	x0, x20
  42382c:	add	x4, sp, #0x3c
  423830:	add	x3, sp, #0x38
  423834:	mov	w2, #0x0                   	// #0
  423838:	bl	42fb50 <ferror@plt+0x2de10>
  42383c:	mov	x19, x0
  423840:	tst	x0, #0xffffffff00000000
  423844:	ldp	w21, w0, [sp, #56]
  423848:	add	x20, x20, x21
  42384c:	b.eq	423cdc <ferror@plt+0x21f9c>  // b.none
  423850:	orr	w1, w0, #0x2
  423854:	str	w1, [sp, #60]
  423858:	tbz	w0, #0, 423ce8 <ferror@plt+0x21fa8>
  42385c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423860:	add	x1, x1, #0x6c8
  423864:	mov	w2, #0x5                   	// #5
  423868:	mov	x0, #0x0                   	// #0
  42386c:	bl	401c70 <dcgettext@plt>
  423870:	bl	446368 <error@@Base>
  423874:	adrp	x0, 457000 <warn@@Base+0x106c0>
  423878:	add	x0, x0, #0x78
  42387c:	bl	401cc0 <printf@plt>
  423880:	cmp	w19, #0x1
  423884:	b.eq	423914 <ferror@plt+0x21bd4>  // b.none
  423888:	cmp	w19, #0x2
  42388c:	b.eq	423a20 <ferror@plt+0x21ce0>  // b.none
  423890:	cbnz	w19, 423784 <ferror@plt+0x21a44>
  423894:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423898:	add	x1, x1, #0xee0
  42389c:	mov	w2, #0x5                   	// #5
  4238a0:	mov	x0, #0x0                   	// #0
  4238a4:	bl	401c70 <dcgettext@plt>
  4238a8:	bl	401cc0 <printf@plt>
  4238ac:	b	423b10 <ferror@plt+0x21dd0>
  4238b0:	mov	x1, x21
  4238b4:	mov	x0, x20
  4238b8:	add	x4, sp, #0x3c
  4238bc:	add	x3, sp, #0x38
  4238c0:	mov	w2, #0x0                   	// #0
  4238c4:	bl	42fb50 <ferror@plt+0x2de10>
  4238c8:	mov	x19, x0
  4238cc:	tst	x0, #0xffffffff00000000
  4238d0:	ldp	w21, w0, [sp, #56]
  4238d4:	add	x20, x20, x21
  4238d8:	b.eq	423e1c <ferror@plt+0x220dc>  // b.none
  4238dc:	orr	w1, w0, #0x2
  4238e0:	str	w1, [sp, #60]
  4238e4:	tbz	w0, #0, 423e28 <ferror@plt+0x220e8>
  4238e8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4238ec:	add	x1, x1, #0x6c8
  4238f0:	mov	w2, #0x5                   	// #5
  4238f4:	mov	x0, #0x0                   	// #0
  4238f8:	bl	401c70 <dcgettext@plt>
  4238fc:	bl	446368 <error@@Base>
  423900:	adrp	x0, 457000 <warn@@Base+0x106c0>
  423904:	add	x0, x0, #0xa8
  423908:	bl	401cc0 <printf@plt>
  42390c:	cmp	w19, #0x1
  423910:	b.ne	423888 <ferror@plt+0x21b48>  // b.any
  423914:	adrp	x1, 457000 <warn@@Base+0x106c0>
  423918:	add	x1, x1, #0xa0
  42391c:	mov	w2, #0x5                   	// #5
  423920:	mov	x0, #0x0                   	// #0
  423924:	bl	401c70 <dcgettext@plt>
  423928:	bl	401cc0 <printf@plt>
  42392c:	b	423b10 <ferror@plt+0x21dd0>
  423930:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423934:	add	x0, x0, #0xc10
  423938:	bl	401cc0 <printf@plt>
  42393c:	mov	x1, x21
  423940:	mov	x0, x20
  423944:	add	x4, sp, #0x3c
  423948:	add	x3, sp, #0x38
  42394c:	mov	w2, #0x0                   	// #0
  423950:	bl	42fb50 <ferror@plt+0x2de10>
  423954:	mov	x19, x0
  423958:	tst	x0, #0xffffffff00000000
  42395c:	ldp	w21, w0, [sp, #56]
  423960:	add	x20, x20, x21
  423964:	b.eq	423da4 <ferror@plt+0x22064>  // b.none
  423968:	orr	w1, w0, #0x2
  42396c:	str	w1, [sp, #60]
  423970:	tbz	w0, #0, 423db0 <ferror@plt+0x22070>
  423974:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423978:	add	x1, x1, #0x6c8
  42397c:	mov	w2, #0x5                   	// #5
  423980:	mov	x0, #0x0                   	// #0
  423984:	bl	401c70 <dcgettext@plt>
  423988:	bl	446368 <error@@Base>
  42398c:	cmp	w19, #0x4
  423990:	b.eq	423fa0 <ferror@plt+0x22260>  // b.none
  423994:	b.hi	423e64 <ferror@plt+0x22124>  // b.pmore
  423998:	cmp	w19, #0x1
  42399c:	b.eq	423f80 <ferror@plt+0x22240>  // b.none
  4239a0:	cmp	w19, #0x3
  4239a4:	b.ne	423e44 <ferror@plt+0x22104>  // b.any
  4239a8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4239ac:	add	x0, x0, #0xe50
  4239b0:	bl	401b70 <puts@plt>
  4239b4:	b	423b10 <ferror@plt+0x21dd0>
  4239b8:	mov	x1, x21
  4239bc:	mov	x0, x20
  4239c0:	add	x4, sp, #0x3c
  4239c4:	add	x3, sp, #0x38
  4239c8:	mov	w2, #0x0                   	// #0
  4239cc:	bl	42fb50 <ferror@plt+0x2de10>
  4239d0:	mov	x19, x0
  4239d4:	tst	x0, #0xffffffff00000000
  4239d8:	ldp	w21, w0, [sp, #56]
  4239dc:	add	x20, x20, x21
  4239e0:	b.eq	423dcc <ferror@plt+0x2208c>  // b.none
  4239e4:	orr	w1, w0, #0x2
  4239e8:	str	w1, [sp, #60]
  4239ec:	tbz	w0, #0, 423dd8 <ferror@plt+0x22098>
  4239f0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4239f4:	add	x1, x1, #0x6c8
  4239f8:	mov	w2, #0x5                   	// #5
  4239fc:	mov	x0, #0x0                   	// #0
  423a00:	bl	401c70 <dcgettext@plt>
  423a04:	bl	446368 <error@@Base>
  423a08:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423a0c:	add	x0, x0, #0xef8
  423a10:	bl	401cc0 <printf@plt>
  423a14:	cbz	w19, 423894 <ferror@plt+0x21b54>
  423a18:	cmp	w19, #0x1
  423a1c:	b.ne	423784 <ferror@plt+0x21a44>  // b.any
  423a20:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423a24:	add	x1, x1, #0xee8
  423a28:	mov	w2, #0x5                   	// #5
  423a2c:	mov	x0, #0x0                   	// #0
  423a30:	bl	401c70 <dcgettext@plt>
  423a34:	bl	401cc0 <printf@plt>
  423a38:	b	423b10 <ferror@plt+0x21dd0>
  423a3c:	mov	x1, x21
  423a40:	mov	x0, x20
  423a44:	add	x4, sp, #0x3c
  423a48:	add	x3, sp, #0x38
  423a4c:	mov	w2, #0x0                   	// #0
  423a50:	bl	42fb50 <ferror@plt+0x2de10>
  423a54:	mov	x19, x0
  423a58:	tst	x0, #0xffffffff00000000
  423a5c:	ldp	w1, w0, [sp, #56]
  423a60:	add	x20, x20, x1
  423a64:	b.eq	423df4 <ferror@plt+0x220b4>  // b.none
  423a68:	orr	w1, w0, #0x2
  423a6c:	str	w1, [sp, #60]
  423a70:	tbz	w0, #0, 423e00 <ferror@plt+0x220c0>
  423a74:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423a78:	add	x1, x1, #0x6c8
  423a7c:	mov	w2, #0x5                   	// #5
  423a80:	mov	x0, #0x0                   	// #0
  423a84:	bl	401c70 <dcgettext@plt>
  423a88:	bl	446368 <error@@Base>
  423a8c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  423a90:	add	x0, x0, #0xd0
  423a94:	bl	401cc0 <printf@plt>
  423a98:	mov	w2, #0x5                   	// #5
  423a9c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423aa0:	mov	x0, #0x0                   	// #0
  423aa4:	add	x1, x1, #0x9a0
  423aa8:	bl	401c70 <dcgettext@plt>
  423aac:	mov	w1, w19
  423ab0:	bl	401cc0 <printf@plt>
  423ab4:	sub	x0, x21, #0x1
  423ab8:	cmp	x20, x0
  423abc:	b.cs	423e9c <ferror@plt+0x2215c>  // b.hs, b.nlast
  423ac0:	sub	x21, x21, x20
  423ac4:	mov	x1, x20
  423ac8:	sub	x21, x21, #0x1
  423acc:	mov	w0, w21
  423ad0:	bl	404cb0 <ferror@plt+0x2f70>
  423ad4:	mov	x1, x21
  423ad8:	mov	x0, x20
  423adc:	bl	401940 <strnlen@plt>
  423ae0:	add	x21, x0, #0x1
  423ae4:	add	x20, x20, x21
  423ae8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  423aec:	mov	w0, #0xa                   	// #10
  423af0:	ldr	x1, [x1, #1040]
  423af4:	bl	401990 <putc@plt>
  423af8:	b	423b10 <ferror@plt+0x21dd0>
  423afc:	mov	x1, x20
  423b00:	mov	x2, x21
  423b04:	mov	w0, w19
  423b08:	bl	421310 <ferror@plt+0x1f5d0>
  423b0c:	mov	x20, x0
  423b10:	mov	x0, x20
  423b14:	ldp	x19, x20, [sp, #16]
  423b18:	ldp	x21, x22, [sp, #32]
  423b1c:	ldp	x29, x30, [sp], #64
  423b20:	ret
  423b24:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423b28:	add	x0, x0, #0xec0
  423b2c:	bl	401cc0 <printf@plt>
  423b30:	mov	x1, x21
  423b34:	mov	x0, x20
  423b38:	add	x4, sp, #0x3c
  423b3c:	add	x3, sp, #0x38
  423b40:	mov	w2, #0x0                   	// #0
  423b44:	bl	42fb50 <ferror@plt+0x2de10>
  423b48:	mov	x19, x0
  423b4c:	tst	x0, #0xffffffff00000000
  423b50:	ldp	w21, w0, [sp, #56]
  423b54:	add	x20, x20, x21
  423b58:	b.eq	423d54 <ferror@plt+0x22014>  // b.none
  423b5c:	orr	w1, w0, #0x2
  423b60:	str	w1, [sp, #60]
  423b64:	tbz	w0, #0, 423d60 <ferror@plt+0x22020>
  423b68:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423b6c:	add	x1, x1, #0x6c8
  423b70:	mov	w2, #0x5                   	// #5
  423b74:	mov	x0, #0x0                   	// #0
  423b78:	bl	401c70 <dcgettext@plt>
  423b7c:	bl	446368 <error@@Base>
  423b80:	b	423a14 <ferror@plt+0x21cd4>
  423b84:	mov	x1, x21
  423b88:	mov	x0, x20
  423b8c:	add	x4, sp, #0x3c
  423b90:	add	x3, sp, #0x38
  423b94:	mov	w2, #0x0                   	// #0
  423b98:	bl	42fb50 <ferror@plt+0x2de10>
  423b9c:	mov	x19, x0
  423ba0:	tst	x0, #0xffffffff00000000
  423ba4:	ldp	w21, w0, [sp, #56]
  423ba8:	add	x20, x20, x21
  423bac:	b.eq	423d7c <ferror@plt+0x2203c>  // b.none
  423bb0:	orr	w1, w0, #0x2
  423bb4:	str	w1, [sp, #60]
  423bb8:	tbz	w0, #0, 423d88 <ferror@plt+0x22048>
  423bbc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423bc0:	add	x1, x1, #0x6c8
  423bc4:	mov	w2, #0x5                   	// #5
  423bc8:	mov	x0, #0x0                   	// #0
  423bcc:	bl	401c70 <dcgettext@plt>
  423bd0:	bl	446368 <error@@Base>
  423bd4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423bd8:	add	x0, x0, #0xf70
  423bdc:	bl	401cc0 <printf@plt>
  423be0:	cmp	w19, #0x1
  423be4:	b.eq	423f64 <ferror@plt+0x22224>  // b.none
  423be8:	cmp	w19, #0x2
  423bec:	b.eq	423f48 <ferror@plt+0x22208>  // b.none
  423bf0:	cbnz	w19, 423784 <ferror@plt+0x21a44>
  423bf4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423bf8:	add	x1, x1, #0xf80
  423bfc:	mov	w2, #0x5                   	// #5
  423c00:	mov	x0, #0x0                   	// #0
  423c04:	bl	401c70 <dcgettext@plt>
  423c08:	bl	401cc0 <printf@plt>
  423c0c:	b	423b10 <ferror@plt+0x21dd0>
  423c10:	mov	x1, x21
  423c14:	mov	x0, x20
  423c18:	add	x4, sp, #0x3c
  423c1c:	add	x3, sp, #0x38
  423c20:	mov	w2, #0x0                   	// #0
  423c24:	bl	42fb50 <ferror@plt+0x2de10>
  423c28:	mov	x19, x0
  423c2c:	tst	x0, #0xffffffff00000000
  423c30:	ldp	w21, w0, [sp, #56]
  423c34:	add	x20, x20, x21
  423c38:	b.eq	423d2c <ferror@plt+0x21fec>  // b.none
  423c3c:	orr	w1, w0, #0x2
  423c40:	str	w1, [sp, #60]
  423c44:	tbz	w0, #0, 423d38 <ferror@plt+0x21ff8>
  423c48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423c4c:	add	x1, x1, #0x6c8
  423c50:	mov	w2, #0x5                   	// #5
  423c54:	mov	x0, #0x0                   	// #0
  423c58:	bl	401c70 <dcgettext@plt>
  423c5c:	bl	446368 <error@@Base>
  423c60:	adrp	x0, 457000 <warn@@Base+0x106c0>
  423c64:	add	x0, x0, #0x18
  423c68:	bl	401cc0 <printf@plt>
  423c6c:	cbz	w19, 423ebc <ferror@plt+0x2217c>
  423c70:	cmp	w19, #0x1
  423c74:	b.ne	423784 <ferror@plt+0x21a44>  // b.any
  423c78:	adrp	x1, 457000 <warn@@Base+0x106c0>
  423c7c:	add	x1, x1, #0x50
  423c80:	mov	w2, #0x5                   	// #5
  423c84:	mov	x0, #0x0                   	// #0
  423c88:	bl	401c70 <dcgettext@plt>
  423c8c:	bl	401cc0 <printf@plt>
  423c90:	b	423b10 <ferror@plt+0x21dd0>
  423c94:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  423c98:	add	x1, x1, #0xc38
  423c9c:	mov	w2, #0x5                   	// #5
  423ca0:	mov	x20, x21
  423ca4:	mov	x0, #0x0                   	// #0
  423ca8:	bl	401c70 <dcgettext@plt>
  423cac:	bl	401cc0 <printf@plt>
  423cb0:	b	423804 <ferror@plt+0x21ac4>
  423cb4:	tbnz	w0, #0, 423758 <ferror@plt+0x21a18>
  423cb8:	tbz	w0, #1, 423770 <ferror@plt+0x21a30>
  423cbc:	nop
  423cc0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423cc4:	add	x1, x1, #0x6e0
  423cc8:	mov	w2, #0x5                   	// #5
  423ccc:	mov	x0, #0x0                   	// #0
  423cd0:	bl	401c70 <dcgettext@plt>
  423cd4:	bl	446368 <error@@Base>
  423cd8:	b	423770 <ferror@plt+0x21a30>
  423cdc:	tbnz	w0, #0, 42385c <ferror@plt+0x21b1c>
  423ce0:	tbz	w0, #1, 423874 <ferror@plt+0x21b34>
  423ce4:	nop
  423ce8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423cec:	add	x1, x1, #0x6e0
  423cf0:	mov	w2, #0x5                   	// #5
  423cf4:	mov	x0, #0x0                   	// #0
  423cf8:	bl	401c70 <dcgettext@plt>
  423cfc:	bl	446368 <error@@Base>
  423d00:	b	423874 <ferror@plt+0x21b34>
  423d04:	tbnz	w0, #0, 423690 <ferror@plt+0x21950>
  423d08:	tbz	w0, #1, 4236a8 <ferror@plt+0x21968>
  423d0c:	nop
  423d10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423d14:	add	x1, x1, #0x6e0
  423d18:	mov	w2, #0x5                   	// #5
  423d1c:	mov	x0, #0x0                   	// #0
  423d20:	bl	401c70 <dcgettext@plt>
  423d24:	bl	446368 <error@@Base>
  423d28:	b	4236a8 <ferror@plt+0x21968>
  423d2c:	tbnz	w0, #0, 423c48 <ferror@plt+0x21f08>
  423d30:	tbz	w0, #1, 423c60 <ferror@plt+0x21f20>
  423d34:	nop
  423d38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423d3c:	add	x1, x1, #0x6e0
  423d40:	mov	w2, #0x5                   	// #5
  423d44:	mov	x0, #0x0                   	// #0
  423d48:	bl	401c70 <dcgettext@plt>
  423d4c:	bl	446368 <error@@Base>
  423d50:	b	423c60 <ferror@plt+0x21f20>
  423d54:	tbnz	w0, #0, 423b68 <ferror@plt+0x21e28>
  423d58:	tbz	w0, #1, 423a14 <ferror@plt+0x21cd4>
  423d5c:	nop
  423d60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423d64:	add	x1, x1, #0x6e0
  423d68:	mov	w2, #0x5                   	// #5
  423d6c:	mov	x0, #0x0                   	// #0
  423d70:	bl	401c70 <dcgettext@plt>
  423d74:	bl	446368 <error@@Base>
  423d78:	b	423a14 <ferror@plt+0x21cd4>
  423d7c:	tbnz	w0, #0, 423bbc <ferror@plt+0x21e7c>
  423d80:	tbz	w0, #1, 423bd4 <ferror@plt+0x21e94>
  423d84:	nop
  423d88:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423d8c:	add	x1, x1, #0x6e0
  423d90:	mov	w2, #0x5                   	// #5
  423d94:	mov	x0, #0x0                   	// #0
  423d98:	bl	401c70 <dcgettext@plt>
  423d9c:	bl	446368 <error@@Base>
  423da0:	b	423bd4 <ferror@plt+0x21e94>
  423da4:	tbnz	w0, #0, 423974 <ferror@plt+0x21c34>
  423da8:	tbz	w0, #1, 42398c <ferror@plt+0x21c4c>
  423dac:	nop
  423db0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423db4:	add	x1, x1, #0x6e0
  423db8:	mov	w2, #0x5                   	// #5
  423dbc:	mov	x0, #0x0                   	// #0
  423dc0:	bl	401c70 <dcgettext@plt>
  423dc4:	bl	446368 <error@@Base>
  423dc8:	b	42398c <ferror@plt+0x21c4c>
  423dcc:	tbnz	w0, #0, 4239f0 <ferror@plt+0x21cb0>
  423dd0:	tbz	w0, #1, 423a08 <ferror@plt+0x21cc8>
  423dd4:	nop
  423dd8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423ddc:	add	x1, x1, #0x6e0
  423de0:	mov	w2, #0x5                   	// #5
  423de4:	mov	x0, #0x0                   	// #0
  423de8:	bl	401c70 <dcgettext@plt>
  423dec:	bl	446368 <error@@Base>
  423df0:	b	423a08 <ferror@plt+0x21cc8>
  423df4:	tbnz	w0, #0, 423a74 <ferror@plt+0x21d34>
  423df8:	tbz	w0, #1, 423a8c <ferror@plt+0x21d4c>
  423dfc:	nop
  423e00:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423e04:	add	x1, x1, #0x6e0
  423e08:	mov	w2, #0x5                   	// #5
  423e0c:	mov	x0, #0x0                   	// #0
  423e10:	bl	401c70 <dcgettext@plt>
  423e14:	bl	446368 <error@@Base>
  423e18:	b	423a8c <ferror@plt+0x21d4c>
  423e1c:	tbnz	w0, #0, 4238e8 <ferror@plt+0x21ba8>
  423e20:	tbz	w0, #1, 423900 <ferror@plt+0x21bc0>
  423e24:	nop
  423e28:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423e2c:	add	x1, x1, #0x6e0
  423e30:	mov	w2, #0x5                   	// #5
  423e34:	mov	x0, #0x0                   	// #0
  423e38:	bl	401c70 <dcgettext@plt>
  423e3c:	bl	446368 <error@@Base>
  423e40:	b	423900 <ferror@plt+0x21bc0>
  423e44:	cbnz	w19, 423784 <ferror@plt+0x21a44>
  423e48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423e4c:	add	x1, x1, #0xc20
  423e50:	mov	w2, #0x5                   	// #5
  423e54:	mov	x0, #0x0                   	// #0
  423e58:	bl	401c70 <dcgettext@plt>
  423e5c:	bl	401cc0 <printf@plt>
  423e60:	b	423b10 <ferror@plt+0x21dd0>
  423e64:	cmp	w19, #0x7
  423e68:	b.eq	423f90 <ferror@plt+0x22250>  // b.none
  423e6c:	cmp	w19, #0x8
  423e70:	b.ne	423e84 <ferror@plt+0x22144>  // b.any
  423e74:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423e78:	add	x0, x0, #0xe70
  423e7c:	bl	401b70 <puts@plt>
  423e80:	b	423b10 <ferror@plt+0x21dd0>
  423e84:	cmp	w19, #0x6
  423e88:	b.ne	423784 <ferror@plt+0x21a44>  // b.any
  423e8c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423e90:	add	x0, x0, #0xe60
  423e94:	bl	401b70 <puts@plt>
  423e98:	b	423b10 <ferror@plt+0x21dd0>
  423e9c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  423ea0:	add	x1, x1, #0xc38
  423ea4:	mov	w2, #0x5                   	// #5
  423ea8:	mov	x20, x21
  423eac:	mov	x0, #0x0                   	// #0
  423eb0:	bl	401c70 <dcgettext@plt>
  423eb4:	bl	401cc0 <printf@plt>
  423eb8:	b	423ae8 <ferror@plt+0x21da8>
  423ebc:	adrp	x1, 457000 <warn@@Base+0x106c0>
  423ec0:	add	x1, x1, #0x28
  423ec4:	mov	w2, #0x5                   	// #5
  423ec8:	mov	x0, #0x0                   	// #0
  423ecc:	bl	401c70 <dcgettext@plt>
  423ed0:	bl	401cc0 <printf@plt>
  423ed4:	b	423b10 <ferror@plt+0x21dd0>
  423ed8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423edc:	add	x1, x1, #0xf38
  423ee0:	mov	w2, #0x5                   	// #5
  423ee4:	mov	x0, #0x0                   	// #0
  423ee8:	bl	401c70 <dcgettext@plt>
  423eec:	bl	401cc0 <printf@plt>
  423ef0:	b	423b10 <ferror@plt+0x21dd0>
  423ef4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423ef8:	add	x1, x1, #0xea0
  423efc:	mov	w2, #0x5                   	// #5
  423f00:	mov	x0, #0x0                   	// #0
  423f04:	bl	401c70 <dcgettext@plt>
  423f08:	bl	401cc0 <printf@plt>
  423f0c:	b	423b10 <ferror@plt+0x21dd0>
  423f10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423f14:	add	x1, x1, #0xe90
  423f18:	mov	w2, #0x5                   	// #5
  423f1c:	mov	x0, #0x0                   	// #0
  423f20:	bl	401c70 <dcgettext@plt>
  423f24:	bl	401cc0 <printf@plt>
  423f28:	b	423b10 <ferror@plt+0x21dd0>
  423f2c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423f30:	add	x1, x1, #0xeb0
  423f34:	mov	w2, #0x5                   	// #5
  423f38:	mov	x0, #0x0                   	// #0
  423f3c:	bl	401c70 <dcgettext@plt>
  423f40:	bl	401cc0 <printf@plt>
  423f44:	b	423b10 <ferror@plt+0x21dd0>
  423f48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423f4c:	add	x1, x1, #0xfe0
  423f50:	mov	w2, #0x5                   	// #5
  423f54:	mov	x0, #0x0                   	// #0
  423f58:	bl	401c70 <dcgettext@plt>
  423f5c:	bl	401cc0 <printf@plt>
  423f60:	b	423b10 <ferror@plt+0x21dd0>
  423f64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423f68:	add	x1, x1, #0xfa8
  423f6c:	mov	w2, #0x5                   	// #5
  423f70:	mov	x0, #0x0                   	// #0
  423f74:	bl	401c70 <dcgettext@plt>
  423f78:	bl	401cc0 <printf@plt>
  423f7c:	b	423b10 <ferror@plt+0x21dd0>
  423f80:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423f84:	add	x0, x0, #0xe48
  423f88:	bl	401b70 <puts@plt>
  423f8c:	b	423b10 <ferror@plt+0x21dd0>
  423f90:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423f94:	add	x0, x0, #0xe68
  423f98:	bl	401b70 <puts@plt>
  423f9c:	b	423b10 <ferror@plt+0x21dd0>
  423fa0:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  423fa4:	add	x0, x0, #0xe58
  423fa8:	bl	401b70 <puts@plt>
  423fac:	b	423b10 <ferror@plt+0x21dd0>
  423fb0:	stp	x29, x30, [sp, #-64]!
  423fb4:	mov	w2, #0x0                   	// #0
  423fb8:	mov	x29, sp
  423fbc:	add	x4, sp, #0x3c
  423fc0:	add	x3, sp, #0x38
  423fc4:	stp	x19, x20, [sp, #16]
  423fc8:	mov	x20, x0
  423fcc:	str	x21, [sp, #32]
  423fd0:	mov	x21, x1
  423fd4:	bl	42fb50 <ferror@plt+0x2de10>
  423fd8:	mov	x19, x0
  423fdc:	tst	x0, #0xffffffff00000000
  423fe0:	ldp	w1, w0, [sp, #56]
  423fe4:	add	x20, x20, x1
  423fe8:	b.eq	4240d4 <ferror@plt+0x22394>  // b.none
  423fec:	orr	w1, w0, #0x2
  423ff0:	str	w1, [sp, #60]
  423ff4:	tbz	w0, #0, 4240e0 <ferror@plt+0x223a0>
  423ff8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  423ffc:	add	x1, x1, #0x6c8
  424000:	mov	w2, #0x5                   	// #5
  424004:	mov	x0, #0x0                   	// #0
  424008:	bl	401c70 <dcgettext@plt>
  42400c:	bl	446368 <error@@Base>
  424010:	cmp	w19, #0xc
  424014:	b.eq	42446c <ferror@plt+0x2272c>  // b.none
  424018:	b.hi	424210 <ferror@plt+0x224d0>  // b.pmore
  42401c:	cmp	w19, #0x7
  424020:	b.eq	4244e4 <ferror@plt+0x227a4>  // b.none
  424024:	b.ls	424180 <ferror@plt+0x22440>  // b.plast
  424028:	cmp	w19, #0x9
  42402c:	b.eq	424584 <ferror@plt+0x22844>  // b.none
  424030:	b.ls	4240fc <ferror@plt+0x223bc>  // b.plast
  424034:	mov	x1, x21
  424038:	mov	x0, x20
  42403c:	add	x4, sp, #0x3c
  424040:	add	x3, sp, #0x38
  424044:	mov	w2, #0x0                   	// #0
  424048:	bl	42fb50 <ferror@plt+0x2de10>
  42404c:	ldr	w1, [sp, #56]
  424050:	mov	x21, x0
  424054:	tst	x0, #0xffffffff00000000
  424058:	add	x20, x20, x1
  42405c:	b.eq	42487c <ferror@plt+0x22b3c>  // b.none
  424060:	ldr	w0, [sp, #60]
  424064:	orr	w1, w0, #0x2
  424068:	str	w1, [sp, #60]
  42406c:	tbz	w0, #0, 424888 <ferror@plt+0x22b48>
  424070:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424074:	add	x1, x1, #0x6c8
  424078:	mov	w2, #0x5                   	// #5
  42407c:	mov	x0, #0x0                   	// #0
  424080:	bl	401c70 <dcgettext@plt>
  424084:	bl	446368 <error@@Base>
  424088:	cmp	w19, #0xa
  42408c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424090:	add	x1, x1, #0x110
  424094:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424098:	add	x0, x0, #0x128
  42409c:	csel	x0, x1, x0, eq  // eq = none
  4240a0:	bl	401cc0 <printf@plt>
  4240a4:	cmp	w21, #0x1
  4240a8:	b.eq	424978 <ferror@plt+0x22c38>  // b.none
  4240ac:	cmp	w21, #0x2
  4240b0:	b.eq	424968 <ferror@plt+0x22c28>  // b.none
  4240b4:	cbz	w21, 4248e8 <ferror@plt+0x22ba8>
  4240b8:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4240bc:	add	x1, x1, #0x1c8
  4240c0:	mov	w2, #0x5                   	// #5
  4240c4:	mov	x0, #0x0                   	// #0
  4240c8:	bl	401c70 <dcgettext@plt>
  4240cc:	bl	401cc0 <printf@plt>
  4240d0:	b	424348 <ferror@plt+0x22608>
  4240d4:	tbnz	w0, #0, 423ff8 <ferror@plt+0x222b8>
  4240d8:	tbz	w0, #1, 424010 <ferror@plt+0x222d0>
  4240dc:	nop
  4240e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4240e4:	add	x1, x1, #0x6e0
  4240e8:	mov	w2, #0x5                   	// #5
  4240ec:	mov	x0, #0x0                   	// #0
  4240f0:	bl	401c70 <dcgettext@plt>
  4240f4:	bl	446368 <error@@Base>
  4240f8:	b	424010 <ferror@plt+0x222d0>
  4240fc:	cmp	w19, #0x8
  424100:	b.ne	424454 <ferror@plt+0x22714>  // b.any
  424104:	mov	x1, x21
  424108:	mov	x0, x20
  42410c:	add	x4, sp, #0x3c
  424110:	add	x3, sp, #0x38
  424114:	mov	w2, #0x0                   	// #0
  424118:	bl	42fb50 <ferror@plt+0x2de10>
  42411c:	mov	x19, x0
  424120:	tst	x0, #0xffffffff00000000
  424124:	ldp	w1, w0, [sp, #56]
  424128:	add	x20, x20, x1
  42412c:	b.eq	424804 <ferror@plt+0x22ac4>  // b.none
  424130:	orr	w1, w0, #0x2
  424134:	str	w1, [sp, #60]
  424138:	tbz	w0, #0, 424810 <ferror@plt+0x22ad0>
  42413c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424140:	add	x1, x1, #0x6c8
  424144:	mov	w2, #0x5                   	// #5
  424148:	mov	x0, #0x0                   	// #0
  42414c:	bl	401c70 <dcgettext@plt>
  424150:	bl	446368 <error@@Base>
  424154:	cbz	w19, 424920 <ferror@plt+0x22be0>
  424158:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42415c:	add	x1, x1, #0x258
  424160:	mov	w2, #0x5                   	// #5
  424164:	mov	x0, #0x0                   	// #0
  424168:	bl	401c70 <dcgettext@plt>
  42416c:	mov	x1, x0
  424170:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424174:	add	x0, x0, #0x268
  424178:	bl	401cc0 <printf@plt>
  42417c:	b	424348 <ferror@plt+0x22608>
  424180:	cmp	w19, #0x5
  424184:	b.eq	4244fc <ferror@plt+0x227bc>  // b.none
  424188:	cmp	w19, #0x6
  42418c:	b.ne	424290 <ferror@plt+0x22550>  // b.any
  424190:	mov	x1, x21
  424194:	mov	x0, x20
  424198:	add	x4, sp, #0x3c
  42419c:	add	x3, sp, #0x38
  4241a0:	mov	w2, #0x0                   	// #0
  4241a4:	bl	42fb50 <ferror@plt+0x2de10>
  4241a8:	mov	x19, x0
  4241ac:	tst	x0, #0xffffffff00000000
  4241b0:	ldp	w1, w0, [sp, #56]
  4241b4:	add	x20, x20, x1
  4241b8:	b.eq	424854 <ferror@plt+0x22b14>  // b.none
  4241bc:	orr	w1, w0, #0x2
  4241c0:	str	w1, [sp, #60]
  4241c4:	tbz	w0, #0, 424860 <ferror@plt+0x22b20>
  4241c8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4241cc:	add	x1, x1, #0x6c8
  4241d0:	mov	w2, #0x5                   	// #5
  4241d4:	mov	x0, #0x0                   	// #0
  4241d8:	bl	401c70 <dcgettext@plt>
  4241dc:	bl	446368 <error@@Base>
  4241e0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4241e4:	add	x0, x0, #0x218
  4241e8:	bl	401cc0 <printf@plt>
  4241ec:	cbz	w19, 4248e8 <ferror@plt+0x22ba8>
  4241f0:	sub	w0, w19, #0x1
  4241f4:	cmp	w0, #0xe
  4241f8:	b.hi	424958 <ferror@plt+0x22c18>  // b.pmore
  4241fc:	mov	w1, w19
  424200:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424204:	add	x0, x0, #0x238
  424208:	bl	401cc0 <printf@plt>
  42420c:	b	424348 <ferror@plt+0x22608>
  424210:	cmp	w19, #0x10
  424214:	b.eq	4244f0 <ferror@plt+0x227b0>  // b.none
  424218:	b.ls	42435c <ferror@plt+0x2261c>  // b.plast
  42421c:	cmp	w19, #0x12
  424220:	b.eq	4245e8 <ferror@plt+0x228a8>  // b.none
  424224:	cmp	w19, #0x14
  424228:	b.ne	424320 <ferror@plt+0x225e0>  // b.any
  42422c:	mov	x1, x21
  424230:	mov	x0, x20
  424234:	add	x4, sp, #0x3c
  424238:	add	x3, sp, #0x38
  42423c:	mov	w2, #0x0                   	// #0
  424240:	bl	42fb50 <ferror@plt+0x2de10>
  424244:	mov	x19, x0
  424248:	tst	x0, #0xffffffff00000000
  42424c:	ldp	w1, w0, [sp, #56]
  424250:	add	x20, x20, x1
  424254:	b.eq	42482c <ferror@plt+0x22aec>  // b.none
  424258:	orr	w1, w0, #0x2
  42425c:	str	w1, [sp, #60]
  424260:	tbz	w0, #0, 424838 <ferror@plt+0x22af8>
  424264:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424268:	add	x1, x1, #0x6c8
  42426c:	mov	w2, #0x5                   	// #5
  424270:	mov	x0, #0x0                   	// #0
  424274:	bl	401c70 <dcgettext@plt>
  424278:	bl	446368 <error@@Base>
  42427c:	mov	w1, w19
  424280:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424284:	add	x0, x0, #0x398
  424288:	bl	401cc0 <printf@plt>
  42428c:	b	424348 <ferror@plt+0x22608>
  424290:	cmp	w19, #0x4
  424294:	b.ne	424454 <ferror@plt+0x22714>  // b.any
  424298:	mov	x1, x21
  42429c:	mov	x0, x20
  4242a0:	add	x4, sp, #0x3c
  4242a4:	add	x3, sp, #0x38
  4242a8:	mov	w2, #0x0                   	// #0
  4242ac:	bl	42fb50 <ferror@plt+0x2de10>
  4242b0:	mov	x19, x0
  4242b4:	tst	x0, #0xffffffff00000000
  4242b8:	ldp	w1, w0, [sp, #56]
  4242bc:	add	x20, x20, x1
  4242c0:	b.eq	4247dc <ferror@plt+0x22a9c>  // b.none
  4242c4:	orr	w1, w0, #0x2
  4242c8:	str	w1, [sp, #60]
  4242cc:	tbz	w0, #0, 4247e8 <ferror@plt+0x22aa8>
  4242d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4242d4:	add	x1, x1, #0x6c8
  4242d8:	mov	w2, #0x5                   	// #5
  4242dc:	mov	x0, #0x0                   	// #0
  4242e0:	bl	401c70 <dcgettext@plt>
  4242e4:	bl	446368 <error@@Base>
  4242e8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4242ec:	add	x0, x0, #0x148
  4242f0:	bl	401cc0 <printf@plt>
  4242f4:	cmp	w19, #0x2
  4242f8:	b.eq	4249e0 <ferror@plt+0x22ca0>  // b.none
  4242fc:	b.hi	4248a4 <ferror@plt+0x22b64>  // b.pmore
  424300:	cbz	w19, 4249c4 <ferror@plt+0x22c84>
  424304:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424308:	add	x1, x1, #0x178
  42430c:	mov	w2, #0x5                   	// #5
  424310:	mov	x0, #0x0                   	// #0
  424314:	bl	401c70 <dcgettext@plt>
  424318:	bl	401cc0 <printf@plt>
  42431c:	b	424348 <ferror@plt+0x22608>
  424320:	cmp	w19, #0x11
  424324:	b.ne	424454 <ferror@plt+0x22714>  // b.any
  424328:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42432c:	add	x0, x0, #0x360
  424330:	bl	401cc0 <printf@plt>
  424334:	mov	x1, x20
  424338:	mov	x2, x21
  42433c:	mov	w0, #0xffffffff            	// #-1
  424340:	bl	421310 <ferror@plt+0x1f5d0>
  424344:	mov	x20, x0
  424348:	mov	x0, x20
  42434c:	ldp	x19, x20, [sp, #16]
  424350:	ldr	x21, [sp, #32]
  424354:	ldp	x29, x30, [sp], #64
  424358:	ret
  42435c:	cmp	w19, #0xe
  424360:	b.eq	42464c <ferror@plt+0x2290c>  // b.none
  424364:	cmp	w19, #0xf
  424368:	b.ne	4243d0 <ferror@plt+0x22690>  // b.any
  42436c:	mov	x1, x21
  424370:	mov	x0, x20
  424374:	add	x4, sp, #0x3c
  424378:	add	x3, sp, #0x38
  42437c:	mov	w2, #0x0                   	// #0
  424380:	bl	42fb50 <ferror@plt+0x2de10>
  424384:	mov	x19, x0
  424388:	tst	x0, #0xffffffff00000000
  42438c:	ldp	w1, w0, [sp, #56]
  424390:	add	x20, x20, x1
  424394:	b.eq	4246c8 <ferror@plt+0x22988>  // b.none
  424398:	orr	w1, w0, #0x2
  42439c:	str	w1, [sp, #60]
  4243a0:	tbz	w0, #0, 4246d0 <ferror@plt+0x22990>
  4243a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4243a8:	add	x1, x1, #0x6c8
  4243ac:	mov	w2, #0x5                   	// #5
  4243b0:	mov	x0, #0x0                   	// #0
  4243b4:	bl	401c70 <dcgettext@plt>
  4243b8:	bl	446368 <error@@Base>
  4243bc:	mov	w1, w19
  4243c0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4243c4:	add	x0, x0, #0x328
  4243c8:	bl	401cc0 <printf@plt>
  4243cc:	b	424348 <ferror@plt+0x22608>
  4243d0:	cmp	w19, #0xd
  4243d4:	b.ne	424454 <ferror@plt+0x22714>  // b.any
  4243d8:	mov	x1, x21
  4243dc:	mov	x0, x20
  4243e0:	add	x4, sp, #0x3c
  4243e4:	add	x3, sp, #0x38
  4243e8:	mov	w2, #0x0                   	// #0
  4243ec:	bl	42fb50 <ferror@plt+0x2de10>
  4243f0:	mov	x19, x0
  4243f4:	tst	x0, #0xffffffff00000000
  4243f8:	ldp	w1, w0, [sp, #56]
  4243fc:	add	x20, x20, x1
  424400:	b.eq	4247b4 <ferror@plt+0x22a74>  // b.none
  424404:	orr	w1, w0, #0x2
  424408:	str	w1, [sp, #60]
  42440c:	tbz	w0, #0, 4247c0 <ferror@plt+0x22a80>
  424410:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424414:	add	x1, x1, #0x6c8
  424418:	mov	w2, #0x5                   	// #5
  42441c:	mov	x0, #0x0                   	// #0
  424420:	bl	401c70 <dcgettext@plt>
  424424:	bl	446368 <error@@Base>
  424428:	cbz	w19, 42493c <ferror@plt+0x22bfc>
  42442c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424430:	add	x1, x1, #0x2c8
  424434:	mov	w2, #0x5                   	// #5
  424438:	mov	x0, #0x0                   	// #0
  42443c:	bl	401c70 <dcgettext@plt>
  424440:	mov	x1, x0
  424444:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424448:	add	x0, x0, #0x2e0
  42444c:	bl	401cc0 <printf@plt>
  424450:	b	424348 <ferror@plt+0x22608>
  424454:	mov	x1, x20
  424458:	mov	x2, x21
  42445c:	and	w0, w19, #0x1
  424460:	bl	421310 <ferror@plt+0x1f5d0>
  424464:	mov	x20, x0
  424468:	b	424348 <ferror@plt+0x22608>
  42446c:	mov	x1, x21
  424470:	mov	x0, x20
  424474:	add	x4, sp, #0x3c
  424478:	add	x3, sp, #0x38
  42447c:	mov	w2, #0x0                   	// #0
  424480:	bl	42fb50 <ferror@plt+0x2de10>
  424484:	mov	x19, x0
  424488:	tst	x0, #0xffffffff00000000
  42448c:	ldp	w1, w0, [sp, #56]
  424490:	add	x20, x20, x1
  424494:	b.eq	424764 <ferror@plt+0x22a24>  // b.none
  424498:	orr	w1, w0, #0x2
  42449c:	str	w1, [sp, #60]
  4244a0:	tbz	w0, #0, 424770 <ferror@plt+0x22a30>
  4244a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4244a8:	add	x1, x1, #0x6c8
  4244ac:	mov	w2, #0x5                   	// #5
  4244b0:	mov	x0, #0x0                   	// #0
  4244b4:	bl	401c70 <dcgettext@plt>
  4244b8:	bl	446368 <error@@Base>
  4244bc:	cmp	w19, #0x0
  4244c0:	adrp	x2, 457000 <warn@@Base+0x106c0>
  4244c4:	add	x2, x2, #0x140
  4244c8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4244cc:	add	x1, x1, #0xc48
  4244d0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4244d4:	csel	x1, x2, x1, ne  // ne = any
  4244d8:	add	x0, x0, #0x2b0
  4244dc:	bl	401cc0 <printf@plt>
  4244e0:	b	424348 <ferror@plt+0x22608>
  4244e4:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4244e8:	add	x0, x0, #0x240
  4244ec:	b	424330 <ferror@plt+0x225f0>
  4244f0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4244f4:	add	x0, x0, #0x348
  4244f8:	b	424330 <ferror@plt+0x225f0>
  4244fc:	mov	x1, x21
  424500:	mov	x0, x20
  424504:	add	x4, sp, #0x3c
  424508:	add	x3, sp, #0x38
  42450c:	mov	w2, #0x0                   	// #0
  424510:	bl	42fb50 <ferror@plt+0x2de10>
  424514:	mov	x19, x0
  424518:	tst	x0, #0xffffffff00000000
  42451c:	ldp	w1, w0, [sp, #56]
  424520:	add	x20, x20, x1
  424524:	b.eq	424714 <ferror@plt+0x229d4>  // b.none
  424528:	orr	w1, w0, #0x2
  42452c:	str	w1, [sp, #60]
  424530:	tbz	w0, #0, 424720 <ferror@plt+0x229e0>
  424534:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424538:	add	x1, x1, #0x6c8
  42453c:	mov	w2, #0x5                   	// #5
  424540:	mov	x0, #0x0                   	// #0
  424544:	bl	401c70 <dcgettext@plt>
  424548:	bl	446368 <error@@Base>
  42454c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424550:	add	x0, x0, #0x1d8
  424554:	bl	401cc0 <printf@plt>
  424558:	cmp	w19, #0x3
  42455c:	b.eq	424988 <ferror@plt+0x22c48>  // b.none
  424560:	b.hi	4248d0 <ferror@plt+0x22b90>  // b.pmore
  424564:	cmp	w19, #0x1
  424568:	b.eq	424998 <ferror@plt+0x22c58>  // b.none
  42456c:	cmp	w19, #0x2
  424570:	b.ne	4248e8 <ferror@plt+0x22ba8>  // b.any
  424574:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424578:	add	x0, x0, #0x200
  42457c:	bl	401b70 <puts@plt>
  424580:	b	424348 <ferror@plt+0x22608>
  424584:	mov	x1, x21
  424588:	mov	x0, x20
  42458c:	add	x4, sp, #0x3c
  424590:	add	x3, sp, #0x38
  424594:	mov	w2, #0x0                   	// #0
  424598:	bl	42fb50 <ferror@plt+0x2de10>
  42459c:	mov	x19, x0
  4245a0:	tst	x0, #0xffffffff00000000
  4245a4:	ldp	w1, w0, [sp, #56]
  4245a8:	add	x20, x20, x1
  4245ac:	b.eq	4246ec <ferror@plt+0x229ac>  // b.none
  4245b0:	orr	w1, w0, #0x2
  4245b4:	str	w1, [sp, #60]
  4245b8:	tbz	w0, #0, 4246f8 <ferror@plt+0x229b8>
  4245bc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4245c0:	add	x1, x1, #0x6c8
  4245c4:	mov	w2, #0x5                   	// #5
  4245c8:	mov	x0, #0x0                   	// #0
  4245cc:	bl	401c70 <dcgettext@plt>
  4245d0:	bl	446368 <error@@Base>
  4245d4:	mov	w1, w19
  4245d8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4245dc:	add	x0, x0, #0x280
  4245e0:	bl	401cc0 <printf@plt>
  4245e4:	b	424348 <ferror@plt+0x22608>
  4245e8:	mov	x1, x21
  4245ec:	mov	x0, x20
  4245f0:	add	x4, sp, #0x3c
  4245f4:	add	x3, sp, #0x38
  4245f8:	mov	w2, #0x0                   	// #0
  4245fc:	bl	42fb50 <ferror@plt+0x2de10>
  424600:	mov	x19, x0
  424604:	tst	x0, #0xffffffff00000000
  424608:	ldp	w1, w0, [sp, #56]
  42460c:	add	x20, x20, x1
  424610:	b.eq	42473c <ferror@plt+0x229fc>  // b.none
  424614:	orr	w1, w0, #0x2
  424618:	str	w1, [sp, #60]
  42461c:	tbz	w0, #0, 424748 <ferror@plt+0x22a08>
  424620:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424624:	add	x1, x1, #0x6c8
  424628:	mov	w2, #0x5                   	// #5
  42462c:	mov	x0, #0x0                   	// #0
  424630:	bl	401c70 <dcgettext@plt>
  424634:	bl	446368 <error@@Base>
  424638:	mov	w1, w19
  42463c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424640:	add	x0, x0, #0x378
  424644:	bl	401cc0 <printf@plt>
  424648:	b	424348 <ferror@plt+0x22608>
  42464c:	mov	x1, x21
  424650:	mov	x0, x20
  424654:	add	x4, sp, #0x3c
  424658:	add	x3, sp, #0x38
  42465c:	mov	w2, #0x0                   	// #0
  424660:	bl	42fb50 <ferror@plt+0x2de10>
  424664:	mov	x19, x0
  424668:	tst	x0, #0xffffffff00000000
  42466c:	ldp	w1, w0, [sp, #56]
  424670:	add	x20, x20, x1
  424674:	b.eq	42478c <ferror@plt+0x22a4c>  // b.none
  424678:	orr	w1, w0, #0x2
  42467c:	str	w1, [sp, #60]
  424680:	tbz	w0, #0, 424798 <ferror@plt+0x22a58>
  424684:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424688:	add	x1, x1, #0x6c8
  42468c:	mov	w2, #0x5                   	// #5
  424690:	mov	x0, #0x0                   	// #0
  424694:	bl	401c70 <dcgettext@plt>
  424698:	bl	446368 <error@@Base>
  42469c:	cbz	w19, 424904 <ferror@plt+0x22bc4>
  4246a0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4246a4:	add	x1, x1, #0x300
  4246a8:	mov	w2, #0x5                   	// #5
  4246ac:	mov	x0, #0x0                   	// #0
  4246b0:	bl	401c70 <dcgettext@plt>
  4246b4:	mov	x1, x0
  4246b8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4246bc:	add	x0, x0, #0x308
  4246c0:	bl	401cc0 <printf@plt>
  4246c4:	b	424348 <ferror@plt+0x22608>
  4246c8:	tbnz	w0, #0, 4243a4 <ferror@plt+0x22664>
  4246cc:	tbz	w0, #1, 4243bc <ferror@plt+0x2267c>
  4246d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4246d4:	add	x1, x1, #0x6e0
  4246d8:	mov	w2, #0x5                   	// #5
  4246dc:	mov	x0, #0x0                   	// #0
  4246e0:	bl	401c70 <dcgettext@plt>
  4246e4:	bl	446368 <error@@Base>
  4246e8:	b	4243bc <ferror@plt+0x2267c>
  4246ec:	tbnz	w0, #0, 4245bc <ferror@plt+0x2287c>
  4246f0:	tbz	w0, #1, 4245d4 <ferror@plt+0x22894>
  4246f4:	nop
  4246f8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4246fc:	add	x1, x1, #0x6e0
  424700:	mov	w2, #0x5                   	// #5
  424704:	mov	x0, #0x0                   	// #0
  424708:	bl	401c70 <dcgettext@plt>
  42470c:	bl	446368 <error@@Base>
  424710:	b	4245d4 <ferror@plt+0x22894>
  424714:	tbnz	w0, #0, 424534 <ferror@plt+0x227f4>
  424718:	tbz	w0, #1, 42454c <ferror@plt+0x2280c>
  42471c:	nop
  424720:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424724:	add	x1, x1, #0x6e0
  424728:	mov	w2, #0x5                   	// #5
  42472c:	mov	x0, #0x0                   	// #0
  424730:	bl	401c70 <dcgettext@plt>
  424734:	bl	446368 <error@@Base>
  424738:	b	42454c <ferror@plt+0x2280c>
  42473c:	tbnz	w0, #0, 424620 <ferror@plt+0x228e0>
  424740:	tbz	w0, #1, 424638 <ferror@plt+0x228f8>
  424744:	nop
  424748:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42474c:	add	x1, x1, #0x6e0
  424750:	mov	w2, #0x5                   	// #5
  424754:	mov	x0, #0x0                   	// #0
  424758:	bl	401c70 <dcgettext@plt>
  42475c:	bl	446368 <error@@Base>
  424760:	b	424638 <ferror@plt+0x228f8>
  424764:	tbnz	w0, #0, 4244a4 <ferror@plt+0x22764>
  424768:	tbz	w0, #1, 4244bc <ferror@plt+0x2277c>
  42476c:	nop
  424770:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424774:	add	x1, x1, #0x6e0
  424778:	mov	w2, #0x5                   	// #5
  42477c:	mov	x0, #0x0                   	// #0
  424780:	bl	401c70 <dcgettext@plt>
  424784:	bl	446368 <error@@Base>
  424788:	b	4244bc <ferror@plt+0x2277c>
  42478c:	tbnz	w0, #0, 424684 <ferror@plt+0x22944>
  424790:	tbz	w0, #1, 42469c <ferror@plt+0x2295c>
  424794:	nop
  424798:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42479c:	add	x1, x1, #0x6e0
  4247a0:	mov	w2, #0x5                   	// #5
  4247a4:	mov	x0, #0x0                   	// #0
  4247a8:	bl	401c70 <dcgettext@plt>
  4247ac:	bl	446368 <error@@Base>
  4247b0:	b	42469c <ferror@plt+0x2295c>
  4247b4:	tbnz	w0, #0, 424410 <ferror@plt+0x226d0>
  4247b8:	tbz	w0, #1, 424428 <ferror@plt+0x226e8>
  4247bc:	nop
  4247c0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4247c4:	add	x1, x1, #0x6e0
  4247c8:	mov	w2, #0x5                   	// #5
  4247cc:	mov	x0, #0x0                   	// #0
  4247d0:	bl	401c70 <dcgettext@plt>
  4247d4:	bl	446368 <error@@Base>
  4247d8:	b	424428 <ferror@plt+0x226e8>
  4247dc:	tbnz	w0, #0, 4242d0 <ferror@plt+0x22590>
  4247e0:	tbz	w0, #1, 4242e8 <ferror@plt+0x225a8>
  4247e4:	nop
  4247e8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4247ec:	add	x1, x1, #0x6e0
  4247f0:	mov	w2, #0x5                   	// #5
  4247f4:	mov	x0, #0x0                   	// #0
  4247f8:	bl	401c70 <dcgettext@plt>
  4247fc:	bl	446368 <error@@Base>
  424800:	b	4242e8 <ferror@plt+0x225a8>
  424804:	tbnz	w0, #0, 42413c <ferror@plt+0x223fc>
  424808:	tbz	w0, #1, 424154 <ferror@plt+0x22414>
  42480c:	nop
  424810:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424814:	add	x1, x1, #0x6e0
  424818:	mov	w2, #0x5                   	// #5
  42481c:	mov	x0, #0x0                   	// #0
  424820:	bl	401c70 <dcgettext@plt>
  424824:	bl	446368 <error@@Base>
  424828:	b	424154 <ferror@plt+0x22414>
  42482c:	tbnz	w0, #0, 424264 <ferror@plt+0x22524>
  424830:	tbz	w0, #1, 42427c <ferror@plt+0x2253c>
  424834:	nop
  424838:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42483c:	add	x1, x1, #0x6e0
  424840:	mov	w2, #0x5                   	// #5
  424844:	mov	x0, #0x0                   	// #0
  424848:	bl	401c70 <dcgettext@plt>
  42484c:	bl	446368 <error@@Base>
  424850:	b	42427c <ferror@plt+0x2253c>
  424854:	tbnz	w0, #0, 4241c8 <ferror@plt+0x22488>
  424858:	tbz	w0, #1, 4241e0 <ferror@plt+0x224a0>
  42485c:	nop
  424860:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424864:	add	x1, x1, #0x6e0
  424868:	mov	w2, #0x5                   	// #5
  42486c:	mov	x0, #0x0                   	// #0
  424870:	bl	401c70 <dcgettext@plt>
  424874:	bl	446368 <error@@Base>
  424878:	b	4241e0 <ferror@plt+0x224a0>
  42487c:	ldr	w0, [sp, #60]
  424880:	tbnz	w0, #0, 424070 <ferror@plt+0x22330>
  424884:	tbz	w0, #1, 424088 <ferror@plt+0x22348>
  424888:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42488c:	add	x1, x1, #0x6e0
  424890:	mov	w2, #0x5                   	// #5
  424894:	mov	x0, #0x0                   	// #0
  424898:	bl	401c70 <dcgettext@plt>
  42489c:	bl	446368 <error@@Base>
  4248a0:	b	424088 <ferror@plt+0x22348>
  4248a4:	cmp	w19, #0x3
  4248a8:	b.eq	4249a8 <ferror@plt+0x22c68>  // b.none
  4248ac:	cmp	w19, #0x4
  4248b0:	b.ne	4240b8 <ferror@plt+0x22378>  // b.any
  4248b4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4248b8:	add	x1, x1, #0x1b8
  4248bc:	mov	w2, #0x5                   	// #5
  4248c0:	mov	x0, #0x0                   	// #0
  4248c4:	bl	401c70 <dcgettext@plt>
  4248c8:	bl	401cc0 <printf@plt>
  4248cc:	b	424348 <ferror@plt+0x22608>
  4248d0:	cmp	w19, #0x4
  4248d4:	b.ne	4248e8 <ferror@plt+0x22ba8>  // b.any
  4248d8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4248dc:	add	x0, x0, #0x210
  4248e0:	bl	401b70 <puts@plt>
  4248e4:	b	424348 <ferror@plt+0x22608>
  4248e8:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4248ec:	add	x1, x1, #0x1f0
  4248f0:	mov	w2, #0x5                   	// #5
  4248f4:	mov	x0, #0x0                   	// #0
  4248f8:	bl	401c70 <dcgettext@plt>
  4248fc:	bl	401cc0 <printf@plt>
  424900:	b	424348 <ferror@plt+0x22608>
  424904:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424908:	add	x1, x1, #0x2c8
  42490c:	mov	w2, #0x5                   	// #5
  424910:	mov	x0, #0x0                   	// #0
  424914:	bl	401c70 <dcgettext@plt>
  424918:	mov	x1, x0
  42491c:	b	4246b8 <ferror@plt+0x22978>
  424920:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424924:	add	x1, x1, #0x260
  424928:	mov	w2, #0x5                   	// #5
  42492c:	mov	x0, #0x0                   	// #0
  424930:	bl	401c70 <dcgettext@plt>
  424934:	mov	x1, x0
  424938:	b	424170 <ferror@plt+0x22430>
  42493c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424940:	add	x1, x1, #0x2d0
  424944:	mov	w2, #0x5                   	// #5
  424948:	mov	x0, #0x0                   	// #0
  42494c:	bl	401c70 <dcgettext@plt>
  424950:	mov	x1, x0
  424954:	b	424444 <ferror@plt+0x22704>
  424958:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  42495c:	add	x0, x0, #0x458
  424960:	bl	401b70 <puts@plt>
  424964:	b	424348 <ferror@plt+0x22608>
  424968:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42496c:	add	x0, x0, #0x2a8
  424970:	bl	401b70 <puts@plt>
  424974:	b	424348 <ferror@plt+0x22608>
  424978:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42497c:	add	x0, x0, #0x2a0
  424980:	bl	401b70 <puts@plt>
  424984:	b	424348 <ferror@plt+0x22608>
  424988:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42498c:	add	x0, x0, #0x208
  424990:	bl	401b70 <puts@plt>
  424994:	b	424348 <ferror@plt+0x22608>
  424998:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42499c:	add	x0, x0, #0x1f8
  4249a0:	bl	401b70 <puts@plt>
  4249a4:	b	424348 <ferror@plt+0x22608>
  4249a8:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4249ac:	add	x1, x1, #0x1a8
  4249b0:	mov	w2, #0x5                   	// #5
  4249b4:	mov	x0, #0x0                   	// #0
  4249b8:	bl	401c70 <dcgettext@plt>
  4249bc:	bl	401cc0 <printf@plt>
  4249c0:	b	424348 <ferror@plt+0x22608>
  4249c4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4249c8:	add	x1, x1, #0x160
  4249cc:	mov	w2, #0x5                   	// #5
  4249d0:	mov	x0, #0x0                   	// #0
  4249d4:	bl	401c70 <dcgettext@plt>
  4249d8:	bl	401cc0 <printf@plt>
  4249dc:	b	424348 <ferror@plt+0x22608>
  4249e0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4249e4:	add	x1, x1, #0x190
  4249e8:	mov	w2, #0x5                   	// #5
  4249ec:	mov	x0, #0x0                   	// #0
  4249f0:	bl	401c70 <dcgettext@plt>
  4249f4:	bl	401cc0 <printf@plt>
  4249f8:	b	424348 <ferror@plt+0x22608>
  4249fc:	nop
  424a00:	stp	x29, x30, [sp, #-80]!
  424a04:	mov	w2, #0x0                   	// #0
  424a08:	mov	x29, sp
  424a0c:	add	x4, sp, #0x4c
  424a10:	add	x3, sp, #0x48
  424a14:	stp	x19, x20, [sp, #16]
  424a18:	mov	x20, x0
  424a1c:	stp	x21, x22, [sp, #32]
  424a20:	stp	x23, x24, [sp, #48]
  424a24:	mov	x23, x1
  424a28:	bl	42fb50 <ferror@plt+0x2de10>
  424a2c:	mov	x21, x0
  424a30:	tst	x0, #0xffffffff00000000
  424a34:	mov	w19, w0
  424a38:	ldp	w1, w0, [sp, #72]
  424a3c:	add	x20, x20, x1
  424a40:	b.eq	424b54 <ferror@plt+0x22e14>  // b.none
  424a44:	orr	w1, w0, #0x2
  424a48:	str	w1, [sp, #76]
  424a4c:	tbz	w0, #0, 424b60 <ferror@plt+0x22e20>
  424a50:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424a54:	add	x1, x1, #0x6c8
  424a58:	mov	w2, #0x5                   	// #5
  424a5c:	mov	x0, #0x0                   	// #0
  424a60:	bl	401c70 <dcgettext@plt>
  424a64:	bl	446368 <error@@Base>
  424a68:	adrp	x22, 4a1000 <warn@@Base+0x5a6c0>
  424a6c:	add	x22, x22, #0x258
  424a70:	add	x3, x22, #0x60
  424a74:	mov	w2, #0x0                   	// #0
  424a78:	b	424a8c <ferror@plt+0x22d4c>
  424a7c:	add	w2, w2, #0x1
  424a80:	add	x3, x3, #0x20
  424a84:	cmp	w2, #0x2a
  424a88:	b.eq	424b7c <ferror@plt+0x22e3c>  // b.none
  424a8c:	ldr	w4, [x3]
  424a90:	cmp	w4, w19
  424a94:	b.ne	424a7c <ferror@plt+0x22d3c>  // b.any
  424a98:	ubfiz	x0, x2, #5, #32
  424a9c:	add	x24, x22, #0x60
  424aa0:	add	x24, x24, x0
  424aa4:	mov	w19, w2
  424aa8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424aac:	add	x0, x0, #0x3b8
  424ab0:	ldr	x1, [x24, #8]
  424ab4:	bl	401cc0 <printf@plt>
  424ab8:	ldr	w0, [x24, #16]
  424abc:	cmp	w0, #0x1
  424ac0:	b.eq	424ba8 <ferror@plt+0x22e68>  // b.none
  424ac4:	cmp	w0, #0x2
  424ac8:	b.eq	424bd4 <ferror@plt+0x22e94>  // b.none
  424acc:	cbz	w0, 424c00 <ferror@plt+0x22ec0>
  424ad0:	tbz	w0, #7, 4251c0 <ferror@plt+0x23480>
  424ad4:	mov	x1, x23
  424ad8:	mov	x0, x20
  424adc:	add	x4, sp, #0x4c
  424ae0:	add	x3, sp, #0x48
  424ae4:	mov	w2, #0x0                   	// #0
  424ae8:	bl	42fb50 <ferror@plt+0x2de10>
  424aec:	mov	x21, x0
  424af0:	tst	x0, #0xffffffff00000000
  424af4:	and	x23, x0, #0xffffffff
  424af8:	ldp	w1, w0, [sp, #72]
  424afc:	add	x20, x20, x1
  424b00:	b.eq	424dc0 <ferror@plt+0x23080>  // b.none
  424b04:	orr	w1, w0, #0x2
  424b08:	str	w1, [sp, #76]
  424b0c:	tbz	w0, #0, 424dc8 <ferror@plt+0x23088>
  424b10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424b14:	add	x1, x1, #0x6c8
  424b18:	mov	w2, #0x5                   	// #5
  424b1c:	mov	x0, #0x0                   	// #0
  424b20:	bl	401c70 <dcgettext@plt>
  424b24:	bl	446368 <error@@Base>
  424b28:	add	x22, x22, #0x60
  424b2c:	add	x22, x22, x19, lsl #5
  424b30:	ldr	w0, [x22, #16]
  424b34:	and	w0, w0, #0x7f
  424b38:	cmp	w21, w0
  424b3c:	b.cc	424db0 <ferror@plt+0x23070>  // b.lo, b.ul, b.last
  424b40:	mov	w1, w21
  424b44:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  424b48:	add	x0, x0, #0xb58
  424b4c:	bl	401cc0 <printf@plt>
  424b50:	b	424b90 <ferror@plt+0x22e50>
  424b54:	tbnz	w0, #0, 424a50 <ferror@plt+0x22d10>
  424b58:	tbz	w0, #1, 424a68 <ferror@plt+0x22d28>
  424b5c:	nop
  424b60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424b64:	add	x1, x1, #0x6e0
  424b68:	mov	w2, #0x5                   	// #5
  424b6c:	mov	x0, #0x0                   	// #0
  424b70:	bl	401c70 <dcgettext@plt>
  424b74:	bl	446368 <error@@Base>
  424b78:	b	424a68 <ferror@plt+0x22d28>
  424b7c:	mov	x1, x20
  424b80:	mov	x2, x23
  424b84:	mov	w0, w21
  424b88:	bl	421310 <ferror@plt+0x1f5d0>
  424b8c:	mov	x20, x0
  424b90:	mov	x0, x20
  424b94:	ldp	x19, x20, [sp, #16]
  424b98:	ldp	x21, x22, [sp, #32]
  424b9c:	ldp	x23, x24, [sp, #48]
  424ba0:	ldp	x29, x30, [sp], #80
  424ba4:	ret
  424ba8:	mov	x2, x23
  424bac:	mov	x1, x20
  424bb0:	mov	w0, #0xffffffff            	// #-1
  424bb4:	bl	421310 <ferror@plt+0x1f5d0>
  424bb8:	mov	x20, x0
  424bbc:	mov	x0, x20
  424bc0:	ldp	x19, x20, [sp, #16]
  424bc4:	ldp	x21, x22, [sp, #32]
  424bc8:	ldp	x23, x24, [sp, #48]
  424bcc:	ldp	x29, x30, [sp], #80
  424bd0:	ret
  424bd4:	mov	x2, x23
  424bd8:	mov	x1, x20
  424bdc:	mov	w0, #0x0                   	// #0
  424be0:	bl	421310 <ferror@plt+0x1f5d0>
  424be4:	mov	x20, x0
  424be8:	mov	x0, x20
  424bec:	ldp	x19, x20, [sp, #16]
  424bf0:	ldp	x21, x22, [sp, #32]
  424bf4:	ldp	x23, x24, [sp, #48]
  424bf8:	ldp	x29, x30, [sp], #80
  424bfc:	ret
  424c00:	cmp	w21, #0x20
  424c04:	b.eq	424f54 <ferror@plt+0x23214>  // b.none
  424c08:	b.hi	424c98 <ferror@plt+0x22f58>  // b.pmore
  424c0c:	cmp	w21, #0x18
  424c10:	b.eq	424e94 <ferror@plt+0x23154>  // b.none
  424c14:	cmp	w21, #0x19
  424c18:	b.ne	424d24 <ferror@plt+0x22fe4>  // b.any
  424c1c:	mov	x1, x23
  424c20:	mov	x0, x20
  424c24:	add	x4, sp, #0x4c
  424c28:	add	x3, sp, #0x48
  424c2c:	mov	w2, #0x0                   	// #0
  424c30:	bl	42fb50 <ferror@plt+0x2de10>
  424c34:	mov	x19, x0
  424c38:	tst	x0, #0xffffffff00000000
  424c3c:	ldp	w1, w0, [sp, #72]
  424c40:	add	x20, x20, x1
  424c44:	b.eq	424e2c <ferror@plt+0x230ec>  // b.none
  424c48:	orr	w1, w0, #0x2
  424c4c:	str	w1, [sp, #76]
  424c50:	tbz	w0, #0, 424e34 <ferror@plt+0x230f4>
  424c54:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424c58:	add	x1, x1, #0x6c8
  424c5c:	mov	w2, #0x5                   	// #5
  424c60:	mov	x0, #0x0                   	// #0
  424c64:	bl	401c70 <dcgettext@plt>
  424c68:	bl	446368 <error@@Base>
  424c6c:	cmp	w19, #0x2
  424c70:	b.eq	424ef4 <ferror@plt+0x231b4>  // b.none
  424c74:	b.hi	424e50 <ferror@plt+0x23110>  // b.pmore
  424c78:	cbz	w19, 425008 <ferror@plt+0x232c8>
  424c7c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424c80:	add	x1, x1, #0x450
  424c84:	mov	w2, #0x5                   	// #5
  424c88:	mov	x0, #0x0                   	// #0
  424c8c:	bl	401c70 <dcgettext@plt>
  424c90:	bl	401cc0 <printf@plt>
  424c94:	b	424b90 <ferror@plt+0x22e50>
  424c98:	cmp	w21, #0x40
  424c9c:	b.eq	424f30 <ferror@plt+0x231f0>  // b.none
  424ca0:	cmp	w21, #0x41
  424ca4:	b.ne	424f10 <ferror@plt+0x231d0>  // b.any
  424ca8:	mov	x1, x23
  424cac:	mov	x0, x20
  424cb0:	add	x4, sp, #0x4c
  424cb4:	add	x3, sp, #0x48
  424cb8:	mov	w2, #0x0                   	// #0
  424cbc:	bl	42fb50 <ferror@plt+0x2de10>
  424cc0:	mov	x19, x0
  424cc4:	tst	x0, #0xffffffff00000000
  424cc8:	ldp	w1, w0, [sp, #72]
  424ccc:	add	x20, x20, x1
  424cd0:	b.eq	424de4 <ferror@plt+0x230a4>  // b.none
  424cd4:	orr	w1, w0, #0x2
  424cd8:	str	w1, [sp, #76]
  424cdc:	tbz	w0, #0, 424dec <ferror@plt+0x230ac>
  424ce0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424ce4:	add	x1, x1, #0x6c8
  424ce8:	mov	w2, #0x5                   	// #5
  424cec:	mov	x0, #0x0                   	// #0
  424cf0:	bl	401c70 <dcgettext@plt>
  424cf4:	bl	446368 <error@@Base>
  424cf8:	cmp	w19, #0x6
  424cfc:	b.eq	425094 <ferror@plt+0x23354>  // b.none
  424d00:	adrp	x0, 451000 <warn@@Base+0xa6c0>
  424d04:	add	x0, x0, #0x70
  424d08:	bl	401b70 <puts@plt>
  424d0c:	b	424d18 <ferror@plt+0x22fd8>
  424d10:	ldrb	w0, [x20], #1
  424d14:	cbz	w0, 424b90 <ferror@plt+0x22e50>
  424d18:	cmp	x20, x23
  424d1c:	b.cc	424d10 <ferror@plt+0x22fd0>  // b.lo, b.ul, b.last
  424d20:	b	424b90 <ferror@plt+0x22e50>
  424d24:	cmp	w21, #0x7
  424d28:	b.ne	424f10 <ferror@plt+0x231d0>  // b.any
  424d2c:	mov	x1, x23
  424d30:	mov	x0, x20
  424d34:	add	x4, sp, #0x4c
  424d38:	add	x3, sp, #0x48
  424d3c:	mov	w2, #0x0                   	// #0
  424d40:	bl	42fb50 <ferror@plt+0x2de10>
  424d44:	mov	x19, x0
  424d48:	tst	x0, #0xffffffff00000000
  424d4c:	ldp	w1, w0, [sp, #72]
  424d50:	add	x20, x20, x1
  424d54:	b.eq	424e08 <ferror@plt+0x230c8>  // b.none
  424d58:	orr	w1, w0, #0x2
  424d5c:	str	w1, [sp, #76]
  424d60:	tbz	w0, #0, 424e10 <ferror@plt+0x230d0>
  424d64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424d68:	add	x1, x1, #0x6c8
  424d6c:	mov	w2, #0x5                   	// #5
  424d70:	mov	x0, #0x0                   	// #0
  424d74:	bl	401c70 <dcgettext@plt>
  424d78:	bl	446368 <error@@Base>
  424d7c:	cmp	w19, #0x4d
  424d80:	b.eq	425154 <ferror@plt+0x23414>  // b.none
  424d84:	b.hi	424e68 <ferror@plt+0x23128>  // b.pmore
  424d88:	cbz	w19, 425008 <ferror@plt+0x232c8>
  424d8c:	cmp	w19, #0x41
  424d90:	b.ne	425100 <ferror@plt+0x233c0>  // b.any
  424d94:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424d98:	add	x1, x1, #0x3c8
  424d9c:	mov	w2, #0x5                   	// #5
  424da0:	mov	x0, #0x0                   	// #0
  424da4:	bl	401c70 <dcgettext@plt>
  424da8:	bl	401cc0 <printf@plt>
  424dac:	b	424b90 <ferror@plt+0x22e50>
  424db0:	ldr	x0, [x22, #24]
  424db4:	ldr	x0, [x0, x23, lsl #3]
  424db8:	bl	401b70 <puts@plt>
  424dbc:	b	424b90 <ferror@plt+0x22e50>
  424dc0:	tbnz	w0, #0, 424b10 <ferror@plt+0x22dd0>
  424dc4:	tbz	w0, #1, 424b28 <ferror@plt+0x22de8>
  424dc8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424dcc:	add	x1, x1, #0x6e0
  424dd0:	mov	w2, #0x5                   	// #5
  424dd4:	mov	x0, #0x0                   	// #0
  424dd8:	bl	401c70 <dcgettext@plt>
  424ddc:	bl	446368 <error@@Base>
  424de0:	b	424b28 <ferror@plt+0x22de8>
  424de4:	tbnz	w0, #0, 424ce0 <ferror@plt+0x22fa0>
  424de8:	tbz	w0, #1, 424cf8 <ferror@plt+0x22fb8>
  424dec:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424df0:	add	x1, x1, #0x6e0
  424df4:	mov	w2, #0x5                   	// #5
  424df8:	mov	x0, #0x0                   	// #0
  424dfc:	bl	401c70 <dcgettext@plt>
  424e00:	bl	446368 <error@@Base>
  424e04:	b	424cf8 <ferror@plt+0x22fb8>
  424e08:	tbnz	w0, #0, 424d64 <ferror@plt+0x23024>
  424e0c:	tbz	w0, #1, 424d7c <ferror@plt+0x2303c>
  424e10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424e14:	add	x1, x1, #0x6e0
  424e18:	mov	w2, #0x5                   	// #5
  424e1c:	mov	x0, #0x0                   	// #0
  424e20:	bl	401c70 <dcgettext@plt>
  424e24:	bl	446368 <error@@Base>
  424e28:	b	424d7c <ferror@plt+0x2303c>
  424e2c:	tbnz	w0, #0, 424c54 <ferror@plt+0x22f14>
  424e30:	tbz	w0, #1, 424c6c <ferror@plt+0x22f2c>
  424e34:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424e38:	add	x1, x1, #0x6e0
  424e3c:	mov	w2, #0x5                   	// #5
  424e40:	mov	x0, #0x0                   	// #0
  424e44:	bl	401c70 <dcgettext@plt>
  424e48:	bl	446368 <error@@Base>
  424e4c:	b	424c6c <ferror@plt+0x22f2c>
  424e50:	cmp	w19, #0x3
  424e54:	b.ne	425044 <ferror@plt+0x23304>  // b.any
  424e58:	adrp	x0, 457000 <warn@@Base+0x106c0>
  424e5c:	add	x0, x0, #0x420
  424e60:	bl	401b70 <puts@plt>
  424e64:	b	424b90 <ferror@plt+0x22e50>
  424e68:	cmp	w19, #0x52
  424e6c:	b.eq	425170 <ferror@plt+0x23430>  // b.none
  424e70:	cmp	w19, #0x53
  424e74:	b.ne	425100 <ferror@plt+0x233c0>  // b.any
  424e78:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424e7c:	add	x1, x1, #0x400
  424e80:	mov	w2, #0x5                   	// #5
  424e84:	mov	x0, #0x0                   	// #0
  424e88:	bl	401c70 <dcgettext@plt>
  424e8c:	bl	401cc0 <printf@plt>
  424e90:	b	424b90 <ferror@plt+0x22e50>
  424e94:	mov	x1, x23
  424e98:	mov	x0, x20
  424e9c:	add	x4, sp, #0x4c
  424ea0:	add	x3, sp, #0x48
  424ea4:	mov	w2, #0x0                   	// #0
  424ea8:	bl	42fb50 <ferror@plt+0x2de10>
  424eac:	mov	x19, x0
  424eb0:	tst	x0, #0xffffffff00000000
  424eb4:	ldp	w1, w0, [sp, #72]
  424eb8:	add	x20, x20, x1
  424ebc:	b.eq	425114 <ferror@plt+0x233d4>  // b.none
  424ec0:	orr	w1, w0, #0x2
  424ec4:	str	w1, [sp, #76]
  424ec8:	tbz	w0, #0, 42511c <ferror@plt+0x233dc>
  424ecc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424ed0:	add	x1, x1, #0x6c8
  424ed4:	mov	w2, #0x5                   	// #5
  424ed8:	mov	x0, #0x0                   	// #0
  424edc:	bl	401c70 <dcgettext@plt>
  424ee0:	bl	446368 <error@@Base>
  424ee4:	cmp	w19, #0x2
  424ee8:	b.eq	425138 <ferror@plt+0x233f8>  // b.none
  424eec:	b.hi	424e50 <ferror@plt+0x23110>  // b.pmore
  424ef0:	cbz	w19, 425008 <ferror@plt+0x232c8>
  424ef4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424ef8:	add	x1, x1, #0xee0
  424efc:	mov	w2, #0x5                   	// #5
  424f00:	mov	x0, #0x0                   	// #0
  424f04:	bl	401c70 <dcgettext@plt>
  424f08:	bl	401cc0 <printf@plt>
  424f0c:	b	424b90 <ferror@plt+0x22e50>
  424f10:	mov	w2, #0x5                   	// #5
  424f14:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424f18:	mov	x0, #0x0                   	// #0
  424f1c:	add	x1, x1, #0x470
  424f20:	bl	401c70 <dcgettext@plt>
  424f24:	mov	w1, w21
  424f28:	bl	401cc0 <printf@plt>
  424f2c:	b	424b90 <ferror@plt+0x22e50>
  424f30:	cmp	x23, x20
  424f34:	adrp	x1, 457000 <warn@@Base+0x106c0>
  424f38:	add	x1, x1, #0x468
  424f3c:	mov	w2, #0x5                   	// #5
  424f40:	cinc	x20, x20, hi  // hi = pmore
  424f44:	mov	x0, #0x0                   	// #0
  424f48:	bl	401c70 <dcgettext@plt>
  424f4c:	bl	401cc0 <printf@plt>
  424f50:	b	424b90 <ferror@plt+0x22e50>
  424f54:	mov	x1, x23
  424f58:	mov	x0, x20
  424f5c:	add	x4, sp, #0x4c
  424f60:	add	x3, sp, #0x48
  424f64:	mov	w2, #0x0                   	// #0
  424f68:	bl	42fb50 <ferror@plt+0x2de10>
  424f6c:	mov	x19, x0
  424f70:	tst	x0, #0xffffffff00000000
  424f74:	ldp	w1, w0, [sp, #72]
  424f78:	add	x20, x20, x1
  424f7c:	b.eq	425070 <ferror@plt+0x23330>  // b.none
  424f80:	orr	w1, w0, #0x2
  424f84:	str	w1, [sp, #76]
  424f88:	tbz	w0, #0, 425078 <ferror@plt+0x23338>
  424f8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424f90:	add	x1, x1, #0x6c8
  424f94:	mov	w2, #0x5                   	// #5
  424f98:	mov	x0, #0x0                   	// #0
  424f9c:	bl	401c70 <dcgettext@plt>
  424fa0:	bl	446368 <error@@Base>
  424fa4:	mov	w2, #0x5                   	// #5
  424fa8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  424fac:	mov	x0, #0x0                   	// #0
  424fb0:	add	x1, x1, #0x9a0
  424fb4:	bl	401c70 <dcgettext@plt>
  424fb8:	mov	w1, w19
  424fbc:	bl	401cc0 <printf@plt>
  424fc0:	sub	x0, x23, #0x1
  424fc4:	cmp	x20, x0
  424fc8:	b.cs	425024 <ferror@plt+0x232e4>  // b.hs, b.nlast
  424fcc:	sub	x19, x23, x20
  424fd0:	mov	x1, x20
  424fd4:	sub	x19, x19, #0x1
  424fd8:	mov	w0, w19
  424fdc:	bl	404cb0 <ferror@plt+0x2f70>
  424fe0:	mov	x0, x20
  424fe4:	mov	x1, x19
  424fe8:	bl	401940 <strnlen@plt>
  424fec:	add	x0, x0, #0x1
  424ff0:	add	x20, x20, x0
  424ff4:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  424ff8:	mov	w0, #0xa                   	// #10
  424ffc:	ldr	x1, [x1, #1040]
  425000:	bl	401990 <putc@plt>
  425004:	b	424b90 <ferror@plt+0x22e50>
  425008:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42500c:	add	x1, x1, #0xc20
  425010:	mov	w2, #0x5                   	// #5
  425014:	mov	x0, #0x0                   	// #0
  425018:	bl	401c70 <dcgettext@plt>
  42501c:	bl	401cc0 <printf@plt>
  425020:	b	424b90 <ferror@plt+0x22e50>
  425024:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  425028:	add	x1, x1, #0xc38
  42502c:	mov	w2, #0x5                   	// #5
  425030:	mov	x20, x23
  425034:	mov	x0, #0x0                   	// #0
  425038:	bl	401c70 <dcgettext@plt>
  42503c:	bl	401cc0 <printf@plt>
  425040:	b	424ff4 <ferror@plt+0x232b4>
  425044:	cmp	w19, #0xc
  425048:	b.hi	425100 <ferror@plt+0x233c0>  // b.pmore
  42504c:	mov	w2, #0x5                   	// #5
  425050:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425054:	mov	x0, #0x0                   	// #0
  425058:	add	x1, x1, #0x428
  42505c:	bl	401c70 <dcgettext@plt>
  425060:	mov	w1, #0x1                   	// #1
  425064:	lsl	w1, w1, w19
  425068:	bl	401cc0 <printf@plt>
  42506c:	b	424b90 <ferror@plt+0x22e50>
  425070:	tbnz	w0, #0, 424f8c <ferror@plt+0x2324c>
  425074:	tbz	w0, #1, 424fa4 <ferror@plt+0x23264>
  425078:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42507c:	add	x1, x1, #0x6e0
  425080:	mov	w2, #0x5                   	// #5
  425084:	mov	x0, #0x0                   	// #0
  425088:	bl	401c70 <dcgettext@plt>
  42508c:	bl	446368 <error@@Base>
  425090:	b	424fa4 <ferror@plt+0x23264>
  425094:	mov	x1, x23
  425098:	mov	x0, x20
  42509c:	add	x4, sp, #0x4c
  4250a0:	add	x3, sp, #0x48
  4250a4:	mov	w2, #0x0                   	// #0
  4250a8:	bl	42fb50 <ferror@plt+0x2de10>
  4250ac:	mov	x19, x0
  4250b0:	tst	x0, #0xffffffff00000000
  4250b4:	ldp	w1, w0, [sp, #72]
  4250b8:	add	x20, x20, x1
  4250bc:	b.eq	42519c <ferror@plt+0x2345c>  // b.none
  4250c0:	orr	w1, w0, #0x2
  4250c4:	str	w1, [sp, #76]
  4250c8:	tbz	w0, #0, 4251a4 <ferror@plt+0x23464>
  4250cc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4250d0:	add	x1, x1, #0x6c8
  4250d4:	mov	w2, #0x5                   	// #5
  4250d8:	mov	x0, #0x0                   	// #0
  4250dc:	bl	401c70 <dcgettext@plt>
  4250e0:	bl	446368 <error@@Base>
  4250e4:	cmp	w19, #0x15
  4250e8:	b.ls	42518c <ferror@plt+0x2344c>  // b.plast
  4250ec:	mov	w1, w19
  4250f0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4250f4:	add	x0, x0, #0xb58
  4250f8:	bl	401cc0 <printf@plt>
  4250fc:	b	424d18 <ferror@plt+0x22fd8>
  425100:	mov	w1, w19
  425104:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  425108:	add	x0, x0, #0xb58
  42510c:	bl	401cc0 <printf@plt>
  425110:	b	424b90 <ferror@plt+0x22e50>
  425114:	tbnz	w0, #0, 424ecc <ferror@plt+0x2318c>
  425118:	tbz	w0, #1, 424ee4 <ferror@plt+0x231a4>
  42511c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  425120:	add	x1, x1, #0x6e0
  425124:	mov	w2, #0x5                   	// #5
  425128:	mov	x0, #0x0                   	// #0
  42512c:	bl	401c70 <dcgettext@plt>
  425130:	bl	446368 <error@@Base>
  425134:	b	424ee4 <ferror@plt+0x231a4>
  425138:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42513c:	add	x1, x1, #0xa0
  425140:	mov	w2, #0x5                   	// #5
  425144:	mov	x0, #0x0                   	// #0
  425148:	bl	401c70 <dcgettext@plt>
  42514c:	bl	401cc0 <printf@plt>
  425150:	b	424b90 <ferror@plt+0x22e50>
  425154:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425158:	add	x1, x1, #0x3e8
  42515c:	mov	w2, #0x5                   	// #5
  425160:	mov	x0, #0x0                   	// #0
  425164:	bl	401c70 <dcgettext@plt>
  425168:	bl	401cc0 <printf@plt>
  42516c:	b	424b90 <ferror@plt+0x22e50>
  425170:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425174:	add	x1, x1, #0x3d8
  425178:	mov	w2, #0x5                   	// #5
  42517c:	mov	x0, #0x0                   	// #0
  425180:	bl	401c70 <dcgettext@plt>
  425184:	bl	401cc0 <printf@plt>
  425188:	b	424b90 <ferror@plt+0x22e50>
  42518c:	add	x22, x22, #0x5a0
  425190:	ldr	x0, [x22, w19, uxtw #3]
  425194:	bl	401b70 <puts@plt>
  425198:	b	424d18 <ferror@plt+0x22fd8>
  42519c:	tbnz	w0, #0, 4250cc <ferror@plt+0x2338c>
  4251a0:	tbz	w0, #1, 4250e4 <ferror@plt+0x233a4>
  4251a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4251a8:	add	x1, x1, #0x6e0
  4251ac:	mov	w2, #0x5                   	// #5
  4251b0:	mov	x0, #0x0                   	// #0
  4251b4:	bl	401c70 <dcgettext@plt>
  4251b8:	bl	446368 <error@@Base>
  4251bc:	b	4250e4 <ferror@plt+0x233a4>
  4251c0:	adrp	x3, 478000 <warn@@Base+0x316c0>
  4251c4:	add	x3, x3, #0x3e0
  4251c8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4251cc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4251d0:	add	x3, x3, #0xfd8
  4251d4:	add	x1, x1, #0xb68
  4251d8:	add	x0, x0, #0x480
  4251dc:	mov	w2, #0x3af2                	// #15090
  4251e0:	bl	401cd0 <__assert_fail@plt>
  4251e4:	nop
  4251e8:	cbz	x0, 42521c <ferror@plt+0x234dc>
  4251ec:	ldr	x2, [x0, #64]
  4251f0:	cbz	x2, 42521c <ferror@plt+0x234dc>
  4251f4:	ldr	x3, [x0, #72]
  4251f8:	add	x3, x3, x3, lsl #1
  4251fc:	add	x3, x2, x3, lsl #3
  425200:	b	425214 <ferror@plt+0x234d4>
  425204:	ldr	x0, [x2]
  425208:	add	x2, x2, #0x18
  42520c:	cmp	x0, x1
  425210:	b.eq	425224 <ferror@plt+0x234e4>  // b.none
  425214:	cmp	x2, x3
  425218:	b.cc	425204 <ferror@plt+0x234c4>  // b.lo, b.ul, b.last
  42521c:	mov	w0, #0x0                   	// #0
  425220:	ret
  425224:	mov	w0, #0x1                   	// #1
  425228:	ret
  42522c:	nop
  425230:	stp	x29, x30, [sp, #-32]!
  425234:	ubfiz	x1, x0, #3, #32
  425238:	sub	x1, x1, w0, uxtw
  42523c:	mov	x29, sp
  425240:	str	x19, [sp, #16]
  425244:	adrp	x19, 4a2000 <warn@@Base+0x5b6c0>
  425248:	add	x19, x19, #0x120
  42524c:	add	x19, x19, x1, lsl #4
  425250:	ldr	x0, [x19, #32]
  425254:	cbz	x0, 425274 <ferror@plt+0x23534>
  425258:	bl	401bc0 <free@plt>
  42525c:	stp	xzr, xzr, [x19, #32]
  425260:	ldr	x0, [x19, #64]
  425264:	str	xzr, [x19, #48]
  425268:	cbz	x0, 425274 <ferror@plt+0x23534>
  42526c:	bl	401bc0 <free@plt>
  425270:	stp	xzr, xzr, [x19, #64]
  425274:	ldr	x19, [sp, #16]
  425278:	ldp	x29, x30, [sp], #32
  42527c:	ret
  425280:	stp	x29, x30, [sp, #-64]!
  425284:	mov	x29, sp
  425288:	stp	x21, x22, [sp, #32]
  42528c:	mov	w21, w0
  425290:	ldr	x0, [x1, #112]
  425294:	cbz	x0, 425320 <ferror@plt+0x235e0>
  425298:	stp	x19, x20, [sp, #16]
  42529c:	mov	x20, x1
  4252a0:	ldr	x1, [x1, #128]
  4252a4:	stp	x23, x24, [sp, #48]
  4252a8:	cbz	x1, 425330 <ferror@plt+0x235f0>
  4252ac:	ubfiz	x19, x21, #3, #32
  4252b0:	adrp	x22, 4a2000 <warn@@Base+0x5b6c0>
  4252b4:	sub	x19, x19, w21, uxtw
  4252b8:	add	x22, x22, #0x120
  4252bc:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4252c0:	mov	x0, x20
  4252c4:	lsl	x19, x19, #4
  4252c8:	ldr	x24, [x1, #1584]
  4252cc:	ldr	x1, [x22, x19]
  4252d0:	mov	x2, x24
  4252d4:	bl	4092a0 <ferror@plt+0x7560>
  4252d8:	mov	x23, x0
  4252dc:	cbz	x0, 4253a4 <ferror@plt+0x23664>
  4252e0:	add	x0, x22, x19
  4252e4:	ldr	x1, [x22, x19]
  4252e8:	str	x1, [x0, #16]
  4252ec:	cbz	x24, 4252f8 <ferror@plt+0x235b8>
  4252f0:	mov	w0, w21
  4252f4:	bl	425230 <ferror@plt+0x234f0>
  4252f8:	mov	x2, x20
  4252fc:	mov	x1, x23
  425300:	mov	w0, w21
  425304:	ldp	x19, x20, [sp, #16]
  425308:	ldp	x21, x22, [sp, #32]
  42530c:	ldp	x23, x24, [sp, #48]
  425310:	ldp	x29, x30, [sp], #64
  425314:	b	41dea8 <ferror@plt+0x1c168>
  425318:	ldp	x19, x20, [sp, #16]
  42531c:	ldp	x23, x24, [sp, #48]
  425320:	mov	w0, #0x0                   	// #0
  425324:	ldp	x21, x22, [sp, #32]
  425328:	ldp	x29, x30, [sp], #64
  42532c:	ret
  425330:	ldr	w1, [x20, #104]
  425334:	cbz	w1, 4252ac <ferror@plt+0x2356c>
  425338:	ldr	w2, [x20, #100]
  42533c:	cmp	w1, w2
  425340:	b.cs	4252ac <ferror@plt+0x2356c>  // b.hs, b.nlast
  425344:	mov	w19, #0x50                  	// #80
  425348:	umaddl	x19, w1, w19, x0
  42534c:	ldr	x22, [x19, #32]
  425350:	cbz	x22, 4252ac <ferror@plt+0x2356c>
  425354:	ldr	x23, [x19, #24]
  425358:	mov	w2, #0x5                   	// #5
  42535c:	adrp	x1, 451000 <warn@@Base+0xa6c0>
  425360:	mov	x0, #0x0                   	// #0
  425364:	add	x1, x1, #0xe48
  425368:	bl	401c70 <dcgettext@plt>
  42536c:	add	x1, x20, #0x8
  425370:	mov	x6, x0
  425374:	mov	x5, x22
  425378:	mov	x3, x23
  42537c:	add	x2, x20, #0x10
  425380:	mov	x4, #0x1                   	// #1
  425384:	mov	x0, #0x0                   	// #0
  425388:	bl	405718 <ferror@plt+0x39d8>
  42538c:	str	x0, [x20, #128]
  425390:	mov	x1, #0x0                   	// #0
  425394:	cbz	x0, 42539c <ferror@plt+0x2365c>
  425398:	ldr	x1, [x19, #32]
  42539c:	str	x1, [x20, #136]
  4253a0:	b	4252ac <ferror@plt+0x2356c>
  4253a4:	add	x19, x22, x19
  4253a8:	mov	x2, x24
  4253ac:	mov	x0, x20
  4253b0:	ldr	x1, [x19, #8]
  4253b4:	bl	4092a0 <ferror@plt+0x7560>
  4253b8:	mov	x23, x0
  4253bc:	cbz	x0, 425318 <ferror@plt+0x235d8>
  4253c0:	ldr	x0, [x19, #8]
  4253c4:	str	x0, [x19, #16]
  4253c8:	cbnz	x24, 4252f0 <ferror@plt+0x235b0>
  4253cc:	b	4252f8 <ferror@plt+0x235b8>
  4253d0:	stp	x29, x30, [sp, #-384]!
  4253d4:	adrp	x1, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4253d8:	mov	x29, sp
  4253dc:	stp	x21, x22, [sp, #32]
  4253e0:	ldr	x22, [x1, #16]
  4253e4:	stp	x19, x20, [sp, #16]
  4253e8:	ldr	w20, [x0, #100]
  4253ec:	stp	x23, x24, [sp, #48]
  4253f0:	mov	x19, x0
  4253f4:	stp	x25, x26, [sp, #64]
  4253f8:	cbz	x22, 4254a0 <ferror@plt+0x23760>
  4253fc:	adrp	x26, 44d000 <warn@@Base+0x66c0>
  425400:	adrp	x25, 44d000 <warn@@Base+0x66c0>
  425404:	add	x26, x26, #0xc38
  425408:	add	x25, x25, #0xca0
  42540c:	nop
  425410:	mov	w23, #0x0                   	// #0
  425414:	mov	w21, #0x0                   	// #0
  425418:	mov	w24, #0x50                  	// #80
  42541c:	cbnz	w20, 425434 <ferror@plt+0x236f4>
  425420:	b	425a60 <ferror@plt+0x23d20>
  425424:	ldr	w20, [x19, #100]
  425428:	add	w21, w21, #0x1
  42542c:	cmp	w21, w20
  425430:	b.cs	425494 <ferror@plt+0x23754>  // b.hs, b.nlast
  425434:	ldr	x2, [x19, #112]
  425438:	umull	x1, w21, w24
  42543c:	cmn	x2, x1
  425440:	b.eq	4255a4 <ferror@plt+0x23864>  // b.none
  425444:	ldr	x0, [x19, #128]
  425448:	cbz	x0, 425594 <ferror@plt+0x23854>
  42544c:	ldr	x3, [x19, #136]
  425450:	ldr	w1, [x2, x1]
  425454:	add	x0, x0, x1
  425458:	cmp	x1, x3
  42545c:	b.cs	425580 <ferror@plt+0x23840>  // b.hs, b.nlast
  425460:	ldr	x1, [x22]
  425464:	bl	401ba0 <strcmp@plt>
  425468:	cbnz	w0, 425424 <ferror@plt+0x236e4>
  42546c:	ldrb	w3, [x22, #8]
  425470:	mov	w2, w21
  425474:	add	x1, x19, #0x98
  425478:	add	x0, x19, #0x90
  42547c:	add	w21, w21, #0x1
  425480:	mov	w23, #0x1                   	// #1
  425484:	bl	40f520 <ferror@plt+0xd7e0>
  425488:	ldr	w20, [x19, #100]
  42548c:	cmp	w21, w20
  425490:	b.cc	425434 <ferror@plt+0x236f4>  // b.lo, b.ul, b.last
  425494:	cbz	w23, 425a60 <ferror@plt+0x23d20>
  425498:	ldr	x22, [x22, #16]
  42549c:	cbnz	x22, 425410 <ferror@plt+0x236d0>
  4254a0:	ldr	w0, [x19, #152]
  4254a4:	mov	w24, #0x1                   	// #1
  4254a8:	ldr	x21, [x19, #112]
  4254ac:	cbz	w20, 42550c <ferror@plt+0x237cc>
  4254b0:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  4254b4:	mov	w24, #0x1                   	// #1
  4254b8:	add	x1, x1, #0x7d0
  4254bc:	mov	w20, #0x0                   	// #0
  4254c0:	stp	x27, x28, [sp, #80]
  4254c4:	str	x1, [sp, #96]
  4254c8:	cmp	w0, w20
  4254cc:	b.ls	425e70 <ferror@plt+0x24130>  // b.plast
  4254d0:	ldr	x0, [x19, #144]
  4254d4:	ldrb	w25, [x0, w20, uxtw]
  4254d8:	tbnz	w25, #0, 4255bc <ferror@plt+0x2387c>
  4254dc:	tbnz	w25, #4, 4255d8 <ferror@plt+0x23898>
  4254e0:	and	w23, w25, #0x4
  4254e4:	tbnz	w25, #3, 4255f8 <ferror@plt+0x238b8>
  4254e8:	cbnz	w23, 425878 <ferror@plt+0x23b38>
  4254ec:	tbnz	w25, #5, 42576c <ferror@plt+0x23a2c>
  4254f0:	ldr	w1, [x19, #100]
  4254f4:	add	w20, w20, #0x1
  4254f8:	ldr	w0, [x19, #152]
  4254fc:	add	x21, x21, #0x50
  425500:	cmp	w20, w1
  425504:	b.cc	4254c8 <ferror@plt+0x23788>  // b.lo, b.ul, b.last
  425508:	ldp	x27, x28, [sp, #80]
  42550c:	cmp	w20, w0
  425510:	b.cs	425564 <ferror@plt+0x23824>  // b.hs, b.nlast
  425514:	adrp	x21, 457000 <warn@@Base+0x106c0>
  425518:	add	x21, x21, #0x700
  42551c:	b	42552c <ferror@plt+0x237ec>
  425520:	add	w20, w20, #0x1
  425524:	cmp	w20, w0
  425528:	b.cs	425564 <ferror@plt+0x23824>  // b.hs, b.nlast
  42552c:	ldr	x1, [x19, #144]
  425530:	ldrb	w1, [x1, w20, uxtw]
  425534:	cbz	w1, 425520 <ferror@plt+0x237e0>
  425538:	mov	w2, #0x5                   	// #5
  42553c:	mov	x1, x21
  425540:	mov	x0, #0x0                   	// #0
  425544:	bl	401c70 <dcgettext@plt>
  425548:	mov	w1, w20
  42554c:	bl	446940 <warn@@Base>
  425550:	ldr	w0, [x19, #152]
  425554:	add	w20, w20, #0x1
  425558:	mov	w24, #0x0                   	// #0
  42555c:	cmp	w20, w0
  425560:	b.cc	42552c <ferror@plt+0x237ec>  // b.lo, b.ul, b.last
  425564:	mov	w0, w24
  425568:	ldp	x19, x20, [sp, #16]
  42556c:	ldp	x21, x22, [sp, #32]
  425570:	ldp	x23, x24, [sp, #48]
  425574:	ldp	x25, x26, [sp, #64]
  425578:	ldp	x29, x30, [sp], #384
  42557c:	ret
  425580:	mov	x1, x26
  425584:	mov	w2, #0x5                   	// #5
  425588:	mov	x0, #0x0                   	// #0
  42558c:	bl	401c70 <dcgettext@plt>
  425590:	b	425460 <ferror@plt+0x23720>
  425594:	mov	x1, x25
  425598:	mov	w2, #0x5                   	// #5
  42559c:	bl	401c70 <dcgettext@plt>
  4255a0:	b	425460 <ferror@plt+0x23720>
  4255a4:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4255a8:	mov	w2, #0x5                   	// #5
  4255ac:	add	x1, x1, #0xc98
  4255b0:	mov	x0, #0x0                   	// #0
  4255b4:	bl	401c70 <dcgettext@plt>
  4255b8:	b	425460 <ferror@plt+0x23720>
  4255bc:	mov	x1, x19
  4255c0:	mov	x0, x21
  4255c4:	mov	w2, #0x0                   	// #0
  4255c8:	bl	41e1d0 <ferror@plt+0x1c490>
  4255cc:	cmp	w0, #0x0
  4255d0:	csel	w24, w24, wzr, ne  // ne = any
  4255d4:	tbz	w25, #4, 4254e0 <ferror@plt+0x237a0>
  4255d8:	mov	x1, x19
  4255dc:	mov	x0, x21
  4255e0:	mov	w2, #0x1                   	// #1
  4255e4:	bl	41e1d0 <ferror@plt+0x1c490>
  4255e8:	cmp	w0, #0x0
  4255ec:	and	w23, w25, #0x4
  4255f0:	csel	w24, w24, wzr, ne  // ne = any
  4255f4:	tbz	w25, #3, 4254e8 <ferror@plt+0x237a8>
  4255f8:	mov	x1, x19
  4255fc:	mov	x0, x21
  425600:	bl	410008 <ferror@plt+0xe2c8>
  425604:	str	x0, [sp, #256]
  425608:	mov	x26, x0
  42560c:	cbz	x0, 425c44 <ferror@plt+0x23f04>
  425610:	mov	w2, #0x5                   	// #5
  425614:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425618:	mov	x0, #0x0                   	// #0
  42561c:	add	x1, x1, #0x4e0
  425620:	ldr	x22, [x21, #32]
  425624:	bl	401c70 <dcgettext@plt>
  425628:	mov	x3, x0
  42562c:	add	x28, x19, #0x80
  425630:	add	x27, x19, #0x88
  425634:	mov	x2, x21
  425638:	mov	x1, x27
  42563c:	mov	x0, x28
  425640:	str	x3, [sp, #104]
  425644:	bl	4050f8 <ferror@plt+0x33b8>
  425648:	ldr	x3, [sp, #104]
  42564c:	mov	x1, x0
  425650:	mov	x0, x3
  425654:	bl	401cc0 <printf@plt>
  425658:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  42565c:	ldr	w0, [x0, #1160]
  425660:	cbz	w0, 42567c <ferror@plt+0x2393c>
  425664:	str	x22, [sp, #288]
  425668:	ldr	x0, [x21, #8]
  42566c:	tbnz	w0, #11, 426014 <ferror@plt+0x242d4>
  425670:	cmp	x22, #0xc
  425674:	b.hi	425da0 <ferror@plt+0x24060>  // b.pmore
  425678:	str	x26, [sp, #256]
  42567c:	ldr	w2, [x19, #100]
  425680:	mov	w4, #0x50                  	// #80
  425684:	ldr	x3, [x19, #112]
  425688:	umaddl	x5, w2, w4, x3
  42568c:	cmp	x3, x5
  425690:	b.cs	4256fc <ferror@plt+0x239bc>  // b.hs, b.nlast
  425694:	mov	x0, x3
  425698:	b	4256a8 <ferror@plt+0x23968>
  42569c:	add	x0, x0, #0x50
  4256a0:	cmp	x0, x5
  4256a4:	b.cs	4256fc <ferror@plt+0x239bc>  // b.hs, b.nlast
  4256a8:	ldr	w1, [x0, #4]
  4256ac:	cmp	w1, #0x4
  4256b0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4256b4:	b.ne	42569c <ferror@plt+0x2395c>  // b.any
  4256b8:	ldr	w1, [x0, #44]
  4256bc:	cmp	w1, w2
  4256c0:	b.cs	42569c <ferror@plt+0x2395c>  // b.hs, b.nlast
  4256c4:	umaddl	x1, w1, w4, x3
  4256c8:	cmp	x21, x1
  4256cc:	b.ne	42569c <ferror@plt+0x2395c>  // b.any
  4256d0:	ldr	x1, [x0, #32]
  4256d4:	cbz	x1, 42569c <ferror@plt+0x2395c>
  4256d8:	ldr	w1, [x0, #40]
  4256dc:	cmp	w1, w2
  4256e0:	b.cs	42569c <ferror@plt+0x2395c>  // b.hs, b.nlast
  4256e4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4256e8:	add	x1, x1, #0x500
  4256ec:	mov	w2, #0x5                   	// #5
  4256f0:	mov	x0, #0x0                   	// #0
  4256f4:	bl	401c70 <dcgettext@plt>
  4256f8:	bl	401cc0 <printf@plt>
  4256fc:	ldr	x27, [sp, #256]
  425700:	adrp	x28, 457000 <warn@@Base+0x106c0>
  425704:	mov	w1, #0x0                   	// #0
  425708:	add	x0, x28, #0x560
  42570c:	add	x22, x27, x22
  425710:	str	x0, [sp, #104]
  425714:	nop
  425718:	cmp	x22, x27
  42571c:	b.hi	425730 <ferror@plt+0x239f0>  // b.pmore
  425720:	b	425748 <ferror@plt+0x23a08>
  425724:	add	x27, x27, #0x1
  425728:	cmp	x22, x27
  42572c:	b.eq	425a58 <ferror@plt+0x23d18>  // b.none
  425730:	ldrb	w0, [x27]
  425734:	ldr	x2, [sp, #96]
  425738:	ldrh	w0, [x2, x0, lsl #1]
  42573c:	tbz	w0, #4, 425724 <ferror@plt+0x239e4>
  425740:	cmp	x22, x27
  425744:	b.hi	425a08 <ferror@plt+0x23cc8>  // b.pmore
  425748:	cbz	w1, 425d08 <ferror@plt+0x23fc8>
  42574c:	mov	x0, x26
  425750:	bl	401bc0 <free@plt>
  425754:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  425758:	ldr	x1, [x0, #1040]
  42575c:	mov	w0, #0xa                   	// #10
  425760:	bl	401990 <putc@plt>
  425764:	cbnz	w23, 42587c <ferror@plt+0x23b3c>
  425768:	tbz	w25, #5, 4254f0 <ferror@plt+0x237b0>
  42576c:	adrp	x4, 478000 <warn@@Base+0x316c0>
  425770:	add	x4, x4, #0x3e0
  425774:	add	x4, x4, #0xff0
  425778:	add	x23, x19, #0x80
  42577c:	add	x25, x19, #0x88
  425780:	mov	x2, x23
  425784:	mov	x3, x25
  425788:	adrp	x22, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  42578c:	ldp	x8, x9, [x4]
  425790:	add	x22, x22, #0x520
  425794:	ldp	x10, x11, [x4, #16]
  425798:	mov	x1, x21
  42579c:	ldp	x6, x7, [x4, #32]
  4257a0:	add	x0, sp, #0xc0
  4257a4:	ldp	x4, x5, [x4, #48]
  4257a8:	stp	x8, x9, [sp, #320]
  4257ac:	stp	x10, x11, [sp, #336]
  4257b0:	stp	x6, x7, [sp, #352]
  4257b4:	stp	x4, x5, [sp, #368]
  4257b8:	bl	405388 <ferror@plt+0x3648>
  4257bc:	mov	x1, x19
  4257c0:	mov	x0, x21
  4257c4:	bl	410008 <ferror@plt+0xe2c8>
  4257c8:	ldr	x28, [x22, #280]
  4257cc:	str	x0, [sp, #152]
  4257d0:	str	x0, [sp, #200]
  4257d4:	cbz	x28, 425eac <ferror@plt+0x2416c>
  4257d8:	ldr	x0, [x22, #288]
  4257dc:	cbz	x0, 426000 <ferror@plt+0x242c0>
  4257e0:	ldrb	w0, [x28]
  4257e4:	cbz	w0, 425a84 <ferror@plt+0x23d44>
  4257e8:	ldr	x0, [x19, #112]
  4257ec:	cbz	x0, 425fcc <ferror@plt+0x2428c>
  4257f0:	mov	x1, x28
  4257f4:	mov	x0, x19
  4257f8:	bl	409190 <ferror@plt+0x7450>
  4257fc:	mov	x26, x0
  425800:	cbz	x0, 425fcc <ferror@plt+0x2428c>
  425804:	ldp	x27, x28, [x26, #24]
  425808:	mov	w2, #0x5                   	// #5
  42580c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  425810:	mov	x0, #0x0                   	// #0
  425814:	add	x1, x1, #0xf58
  425818:	bl	401c70 <dcgettext@plt>
  42581c:	add	x2, x19, #0x10
  425820:	mov	x6, x0
  425824:	add	x1, x19, #0x8
  425828:	mov	x4, #0x1                   	// #1
  42582c:	mov	x5, x28
  425830:	mov	x3, x27
  425834:	mov	x0, #0x0                   	// #0
  425838:	bl	405718 <ferror@plt+0x39d8>
  42583c:	str	x0, [sp, #160]
  425840:	mov	x28, x0
  425844:	cbz	x0, 4260bc <ferror@plt+0x2437c>
  425848:	mov	x1, x26
  42584c:	mov	x3, x25
  425850:	mov	x2, x23
  425854:	add	x0, sp, #0xe0
  425858:	bl	405388 <ferror@plt+0x3648>
  42585c:	mov	x27, x0
  425860:	ldr	x26, [x22, #288]
  425864:	str	x28, [sp, #232]
  425868:	str	xzr, [sp, #136]
  42586c:	cbz	x26, 425a94 <ferror@plt+0x23d54>
  425870:	ldr	x28, [x22, #280]
  425874:	b	425ed4 <ferror@plt+0x24194>
  425878:	cbz	x21, 425e90 <ferror@plt+0x24150>
  42587c:	ldr	x23, [x19, #128]
  425880:	cbz	x23, 425f8c <ferror@plt+0x2424c>
  425884:	ldr	x1, [x19, #136]
  425888:	ldr	w0, [x21]
  42588c:	add	x23, x23, x0
  425890:	cmp	x0, x1
  425894:	b.cs	425cb4 <ferror@plt+0x23f74>  // b.hs, b.nlast
  425898:	add	x1, x19, #0x88
  42589c:	mov	x2, x21
  4258a0:	add	x0, x19, #0x80
  4258a4:	bl	4050f8 <ferror@plt+0x33b8>
  4258a8:	ldr	x1, [x21, #32]
  4258ac:	str	x0, [sp, #104]
  4258b0:	cbz	x1, 425ce8 <ferror@plt+0x23fa8>
  4258b4:	ldr	w0, [x21, #4]
  4258b8:	cmp	w0, #0x8
  4258bc:	b.eq	426098 <ferror@plt+0x24358>  // b.none
  4258c0:	mov	x0, x23
  4258c4:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  4258c8:	mov	x2, #0x11                  	// #17
  4258cc:	add	x1, x1, #0x170
  4258d0:	bl	401a50 <strncmp@plt>
  4258d4:	cmp	w0, #0x0
  4258d8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4258dc:	add	x0, x0, #0x498
  4258e0:	adrp	x22, 4a2000 <warn@@Base+0x5b6c0>
  4258e4:	adrp	x28, 457000 <warn@@Base+0x106c0>
  4258e8:	csel	x23, x0, x23, eq  // eq = none
  4258ec:	add	x22, x22, #0x120
  4258f0:	add	x28, x28, #0x608
  4258f4:	mov	w27, #0x1                   	// #1
  4258f8:	mov	w26, #0x0                   	// #0
  4258fc:	b	425924 <ferror@plt+0x23be4>
  425900:	ldr	x0, [x22, #8]
  425904:	mov	x1, x23
  425908:	bl	401ba0 <strcmp@plt>
  42590c:	cbz	w0, 425960 <ferror@plt+0x23c20>
  425910:	cmp	w27, #0x2b
  425914:	b.eq	425fa8 <ferror@plt+0x24268>  // b.none
  425918:	add	w26, w26, #0x1
  42591c:	add	x22, x22, #0x70
  425920:	add	w27, w27, #0x1
  425924:	ldr	x0, [x22]
  425928:	mov	x1, x23
  42592c:	bl	401ba0 <strcmp@plt>
  425930:	cbz	w0, 425960 <ferror@plt+0x23c20>
  425934:	cmp	w26, #0x4
  425938:	b.ne	425900 <ferror@plt+0x23bc0>  // b.any
  42593c:	mov	x1, x28
  425940:	mov	x0, x23
  425944:	mov	x2, #0xc                   	// #12
  425948:	bl	401a50 <strncmp@plt>
  42594c:	cbz	w0, 425960 <ferror@plt+0x23c20>
  425950:	ldr	x0, [x22, #8]
  425954:	mov	x1, x23
  425958:	bl	401ba0 <strcmp@plt>
  42595c:	cbnz	w0, 425918 <ferror@plt+0x23bd8>
  425960:	ldr	x27, [x19, #112]
  425964:	cbz	x27, 425c84 <ferror@plt+0x23f44>
  425968:	mov	x1, x23
  42596c:	mov	x0, x19
  425970:	bl	409190 <ferror@plt+0x7450>
  425974:	mov	x27, x0
  425978:	cmp	x0, x21
  42597c:	b.ne	425c84 <ferror@plt+0x23f44>  // b.any
  425980:	mov	x27, x21
  425984:	cmp	w26, #0x4
  425988:	b.eq	425c94 <ferror@plt+0x23f54>  // b.none
  42598c:	ldr	x28, [x22]
  425990:	mov	x1, x23
  425994:	mov	x0, x28
  425998:	bl	401ba0 <strcmp@plt>
  42599c:	cbnz	w0, 425d24 <ferror@plt+0x23fe4>
  4259a0:	str	x28, [x22, #16]
  4259a4:	mov	x2, x19
  4259a8:	mov	x1, x21
  4259ac:	mov	w0, w26
  4259b0:	bl	41dea8 <ferror@plt+0x1c168>
  4259b4:	cbz	w0, 4254ec <ferror@plt+0x237ac>
  4259b8:	mov	w1, w20
  4259bc:	mov	x0, x19
  4259c0:	bl	4423c0 <ferror@plt+0x40680>
  4259c4:	adrp	x23, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  4259c8:	ldr	x2, [x22, #88]
  4259cc:	mov	x3, x0
  4259d0:	add	x23, x23, #0x520
  4259d4:	mov	x0, x22
  4259d8:	mov	x1, x19
  4259dc:	str	x3, [x23, #272]
  4259e0:	blr	x2
  4259e4:	str	xzr, [x23, #272]
  4259e8:	and	w22, w0, #0x1
  4259ec:	cmp	x21, x27
  4259f0:	b.eq	425e28 <ferror@plt+0x240e8>  // b.none
  4259f4:	mov	w0, w26
  4259f8:	bl	425230 <ferror@plt+0x234f0>
  4259fc:	cmp	w22, #0x0
  425a00:	csel	w24, w24, wzr, ne  // ne = any
  425a04:	b	4254ec <ferror@plt+0x237ac>
  425a08:	ldr	x0, [sp, #104]
  425a0c:	sub	x28, x22, x27
  425a10:	ldr	x1, [sp, #256]
  425a14:	sub	x1, x27, x1
  425a18:	bl	401cc0 <printf@plt>
  425a1c:	cbz	x28, 425c60 <ferror@plt+0x23f20>
  425a20:	mov	x1, x27
  425a24:	mov	w0, w28
  425a28:	bl	404cb0 <ferror@plt+0x2f70>
  425a2c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  425a30:	add	x0, x0, #0x410
  425a34:	ldr	x1, [x0]
  425a38:	mov	w0, #0xa                   	// #10
  425a3c:	bl	401990 <putc@plt>
  425a40:	mov	x1, x28
  425a44:	mov	x0, x27
  425a48:	bl	401940 <strnlen@plt>
  425a4c:	add	x27, x27, x0
  425a50:	mov	w1, #0x1                   	// #1
  425a54:	b	425718 <ferror@plt+0x239d8>
  425a58:	mov	x27, x22
  425a5c:	b	425718 <ferror@plt+0x239d8>
  425a60:	mov	w2, #0x5                   	// #5
  425a64:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425a68:	mov	x0, #0x0                   	// #0
  425a6c:	add	x1, x1, #0x4a8
  425a70:	bl	401c70 <dcgettext@plt>
  425a74:	ldr	x1, [x22]
  425a78:	bl	446940 <warn@@Base>
  425a7c:	ldr	w20, [x19, #100]
  425a80:	b	425498 <ferror@plt+0x23758>
  425a84:	mov	x27, #0x0                   	// #0
  425a88:	mov	x26, #0x0                   	// #0
  425a8c:	str	xzr, [sp, #136]
  425a90:	str	xzr, [sp, #160]
  425a94:	ldr	x0, [x22, #296]
  425a98:	str	x0, [sp, #112]
  425a9c:	cbz	x0, 425f68 <ferror@plt+0x24228>
  425aa0:	ldr	x0, [x19, #112]
  425aa4:	cbz	x0, 425d30 <ferror@plt+0x23ff0>
  425aa8:	ldr	x1, [sp, #112]
  425aac:	mov	x0, x19
  425ab0:	bl	409190 <ferror@plt+0x7450>
  425ab4:	mov	x22, x0
  425ab8:	cbz	x0, 425d30 <ferror@plt+0x23ff0>
  425abc:	ldp	x28, x5, [x22, #24]
  425ac0:	mov	w2, #0x5                   	// #5
  425ac4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425ac8:	mov	x0, #0x0                   	// #0
  425acc:	add	x1, x1, #0x690
  425ad0:	str	x5, [sp, #104]
  425ad4:	bl	401c70 <dcgettext@plt>
  425ad8:	mov	x6, x0
  425adc:	ldr	x5, [sp, #104]
  425ae0:	mov	x3, x28
  425ae4:	add	x2, x19, #0x10
  425ae8:	add	x1, x19, #0x8
  425aec:	mov	x4, #0x1                   	// #1
  425af0:	mov	x0, #0x0                   	// #0
  425af4:	bl	405718 <ferror@plt+0x39d8>
  425af8:	str	x0, [sp, #144]
  425afc:	mov	x28, x0
  425b00:	cbz	x0, 426058 <ferror@plt+0x24318>
  425b04:	mov	x1, x22
  425b08:	mov	x3, x25
  425b0c:	mov	x2, x23
  425b10:	add	x0, sp, #0x120
  425b14:	bl	405388 <ferror@plt+0x3648>
  425b18:	str	x28, [sp, #296]
  425b1c:	add	x0, sp, #0xc0
  425b20:	add	x3, sp, #0xb4
  425b24:	mov	x2, x26
  425b28:	mov	x1, x27
  425b2c:	bl	401b50 <ctf_bufopen@plt>
  425b30:	mov	x22, x0
  425b34:	cbz	x0, 426188 <ferror@plt+0x24448>
  425b38:	add	x3, sp, #0xb4
  425b3c:	mov	x2, x26
  425b40:	mov	x1, x27
  425b44:	add	x0, sp, #0x120
  425b48:	bl	401b50 <ctf_bufopen@plt>
  425b4c:	str	x0, [sp, #112]
  425b50:	cbz	x0, 4260d0 <ferror@plt+0x24390>
  425b54:	ldr	x1, [sp, #112]
  425b58:	mov	x0, x22
  425b5c:	bl	401d10 <ctf_import@plt>
  425b60:	mov	w2, #0x5                   	// #5
  425b64:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425b68:	mov	x0, #0x0                   	// #0
  425b6c:	add	x1, x1, #0x6b8
  425b70:	bl	401c70 <dcgettext@plt>
  425b74:	mov	x26, x0
  425b78:	mov	x2, x21
  425b7c:	mov	x1, x25
  425b80:	mov	x0, x23
  425b84:	bl	4050f8 <ferror@plt+0x33b8>
  425b88:	mov	x1, x0
  425b8c:	mov	x0, x26
  425b90:	bl	401cc0 <printf@plt>
  425b94:	ldr	x25, [sp, #320]
  425b98:	ldrb	w0, [x25]
  425b9c:	cbz	w0, 4261cc <ferror@plt+0x2448c>
  425ba0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  425ba4:	add	x0, x0, #0x6d8
  425ba8:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  425bac:	add	x28, x28, #0x720
  425bb0:	str	x0, [sp, #128]
  425bb4:	adrp	x0, 457000 <warn@@Base+0x106c0>
  425bb8:	add	x0, x0, #0x6e0
  425bbc:	adrp	x27, 404000 <ferror@plt+0x22c0>
  425bc0:	mov	x23, #0x0                   	// #0
  425bc4:	add	x1, x27, #0xe08
  425bc8:	str	x1, [sp, #104]
  425bcc:	str	x0, [sp, #168]
  425bd0:	mov	w0, #0x1                   	// #1
  425bd4:	str	w0, [sp, #124]
  425bd8:	ldr	x0, [sp, #128]
  425bdc:	mov	x1, x25
  425be0:	mov	w26, w23
  425be4:	str	xzr, [sp, #184]
  425be8:	bl	401cc0 <printf@plt>
  425bec:	b	425bfc <ferror@plt+0x23ebc>
  425bf0:	bl	401b70 <puts@plt>
  425bf4:	mov	x0, x27
  425bf8:	bl	401bc0 <free@plt>
  425bfc:	ldr	x3, [sp, #104]
  425c00:	mov	x4, x28
  425c04:	mov	w2, w26
  425c08:	add	x1, sp, #0xb8
  425c0c:	mov	x0, x22
  425c10:	bl	401a00 <ctf_dump@plt>
  425c14:	mov	x27, x0
  425c18:	cbnz	x0, 425bf0 <ferror@plt+0x23eb0>
  425c1c:	mov	x0, x22
  425c20:	bl	401960 <ctf_errno@plt>
  425c24:	cbnz	w0, 425e38 <ferror@plt+0x240f8>
  425c28:	add	x0, sp, #0x140
  425c2c:	add	x0, x0, x23, lsl #3
  425c30:	add	x23, x23, #0x1
  425c34:	ldr	x25, [x0, #8]
  425c38:	ldrb	w0, [x25]
  425c3c:	cbnz	w0, 425bd8 <ferror@plt+0x23e98>
  425c40:	b	425d60 <ferror@plt+0x24020>
  425c44:	ldr	x0, [x21, #32]
  425c48:	cbz	x0, 425764 <ferror@plt+0x23a24>
  425c4c:	ldr	w0, [x21, #4]
  425c50:	cmp	w0, #0x8
  425c54:	csel	w24, w24, wzr, eq  // eq = none
  425c58:	cbz	w23, 425768 <ferror@plt+0x23a28>
  425c5c:	b	42587c <ferror@plt+0x23b3c>
  425c60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  425c64:	add	x1, x1, #0x9b8
  425c68:	mov	w2, #0x5                   	// #5
  425c6c:	mov	x0, #0x0                   	// #0
  425c70:	bl	401c70 <dcgettext@plt>
  425c74:	mov	x27, x22
  425c78:	bl	401cc0 <printf@plt>
  425c7c:	mov	w1, #0x1                   	// #1
  425c80:	b	425718 <ferror@plt+0x239d8>
  425c84:	mov	w0, w26
  425c88:	bl	425230 <ferror@plt+0x234f0>
  425c8c:	cmp	w26, #0x4
  425c90:	b.ne	42598c <ferror@plt+0x23c4c>  // b.any
  425c94:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425c98:	mov	x0, x23
  425c9c:	add	x1, x1, #0x608
  425ca0:	mov	x2, #0xc                   	// #12
  425ca4:	bl	401a50 <strncmp@plt>
  425ca8:	cbnz	w0, 42598c <ferror@plt+0x23c4c>
  425cac:	str	x23, [x22, #16]
  425cb0:	b	4259a4 <ferror@plt+0x23c64>
  425cb4:	mov	w2, #0x5                   	// #5
  425cb8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  425cbc:	mov	x0, #0x0                   	// #0
  425cc0:	add	x1, x1, #0xc38
  425cc4:	bl	401c70 <dcgettext@plt>
  425cc8:	mov	x23, x0
  425ccc:	add	x1, x19, #0x88
  425cd0:	mov	x2, x21
  425cd4:	add	x0, x19, #0x80
  425cd8:	bl	4050f8 <ferror@plt+0x33b8>
  425cdc:	ldr	x1, [x21, #32]
  425ce0:	str	x0, [sp, #104]
  425ce4:	cbnz	x1, 4258b4 <ferror@plt+0x23b74>
  425ce8:	mov	w2, #0x5                   	// #5
  425cec:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425cf0:	mov	x0, #0x0                   	// #0
  425cf4:	add	x1, x1, #0x598
  425cf8:	bl	401c70 <dcgettext@plt>
  425cfc:	ldr	x1, [sp, #104]
  425d00:	bl	401cc0 <printf@plt>
  425d04:	b	4254ec <ferror@plt+0x237ac>
  425d08:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425d0c:	add	x1, x1, #0x570
  425d10:	mov	w2, #0x5                   	// #5
  425d14:	mov	x0, #0x0                   	// #0
  425d18:	bl	401c70 <dcgettext@plt>
  425d1c:	bl	401cc0 <printf@plt>
  425d20:	b	42574c <ferror@plt+0x23a0c>
  425d24:	ldr	x0, [x22, #8]
  425d28:	str	x0, [x22, #16]
  425d2c:	b	4259a4 <ferror@plt+0x23c64>
  425d30:	mov	w2, #0x5                   	// #5
  425d34:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425d38:	mov	x0, #0x0                   	// #0
  425d3c:	add	x1, x1, #0x670
  425d40:	str	wzr, [sp, #124]
  425d44:	bl	401c70 <dcgettext@plt>
  425d48:	ldr	x1, [sp, #112]
  425d4c:	mov	x22, #0x0                   	// #0
  425d50:	bl	446368 <error@@Base>
  425d54:	str	xzr, [sp, #112]
  425d58:	str	xzr, [sp, #144]
  425d5c:	nop
  425d60:	mov	x0, x22
  425d64:	bl	401be0 <ctf_file_close@plt>
  425d68:	ldr	x0, [sp, #112]
  425d6c:	bl	401be0 <ctf_file_close@plt>
  425d70:	ldr	x0, [sp, #144]
  425d74:	bl	401bc0 <free@plt>
  425d78:	ldr	x0, [sp, #152]
  425d7c:	bl	401bc0 <free@plt>
  425d80:	ldr	x0, [sp, #160]
  425d84:	bl	401bc0 <free@plt>
  425d88:	ldr	x0, [sp, #136]
  425d8c:	bl	401bc0 <free@plt>
  425d90:	ldr	w0, [sp, #124]
  425d94:	cmp	w0, #0x0
  425d98:	csel	w24, w24, wzr, ne  // ne = any
  425d9c:	b	4254f0 <ferror@plt+0x237b0>
  425da0:	ldr	x2, [sp, #256]
  425da4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  425da8:	add	x1, x1, #0x340
  425dac:	str	x2, [sp, #104]
  425db0:	mov	x0, x2
  425db4:	bl	401ba0 <strcmp@plt>
  425db8:	cbnz	w0, 425678 <ferror@plt+0x23938>
  425dbc:	ldr	x2, [sp, #104]
  425dc0:	sub	x0, x22, #0xc
  425dc4:	add	x6, x2, #0xc
  425dc8:	ldrb	w4, [x2, #5]
  425dcc:	ldrb	w1, [x2, #4]
  425dd0:	ldrb	w3, [x2, #6]
  425dd4:	ldrb	w7, [x2, #7]
  425dd8:	add	x1, x4, x1, lsl #8
  425ddc:	ldrb	w5, [x2, #8]
  425de0:	ldrb	w4, [x2, #9]
  425de4:	add	x1, x3, x1, lsl #8
  425de8:	ldrb	w3, [x2, #10]
  425dec:	ldrb	w2, [x2, #11]
  425df0:	add	x1, x7, x1, lsl #8
  425df4:	str	x6, [sp, #256]
  425df8:	str	x0, [sp, #288]
  425dfc:	add	x1, x5, x1, lsl #8
  425e00:	add	x1, x4, x1, lsl #8
  425e04:	add	x1, x3, x1, lsl #8
  425e08:	add	x1, x2, x1, lsl #8
  425e0c:	cbz	x1, 425678 <ferror@plt+0x23938>
  425e10:	add	x2, sp, #0x120
  425e14:	add	x0, sp, #0x100
  425e18:	bl	403e80 <ferror@plt+0x2140>
  425e1c:	cbz	w0, 4261d8 <ferror@plt+0x24498>
  425e20:	ldr	x22, [sp, #288]
  425e24:	b	42567c <ferror@plt+0x2393c>
  425e28:	cmp	w26, #0x0
  425e2c:	ccmp	w26, #0x3, #0x4, ne  // ne = any
  425e30:	b.eq	4259fc <ferror@plt+0x23cbc>  // b.none
  425e34:	b	4259f4 <ferror@plt+0x23cb4>
  425e38:	ldr	x1, [sp, #168]
  425e3c:	mov	w2, #0x5                   	// #5
  425e40:	mov	x0, #0x0                   	// #0
  425e44:	str	wzr, [sp, #124]
  425e48:	bl	401c70 <dcgettext@plt>
  425e4c:	mov	x26, x0
  425e50:	mov	x0, x22
  425e54:	bl	401960 <ctf_errno@plt>
  425e58:	bl	4019d0 <ctf_errmsg@plt>
  425e5c:	mov	x2, x0
  425e60:	mov	x1, x25
  425e64:	mov	x0, x26
  425e68:	bl	446368 <error@@Base>
  425e6c:	b	425c28 <ferror@plt+0x23ee8>
  425e70:	mov	w0, w24
  425e74:	ldp	x19, x20, [sp, #16]
  425e78:	ldp	x21, x22, [sp, #32]
  425e7c:	ldp	x23, x24, [sp, #48]
  425e80:	ldp	x25, x26, [sp, #64]
  425e84:	ldp	x27, x28, [sp, #80]
  425e88:	ldp	x29, x30, [sp], #384
  425e8c:	ret
  425e90:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  425e94:	mov	w2, #0x5                   	// #5
  425e98:	add	x1, x1, #0xc98
  425e9c:	mov	x0, #0x0                   	// #0
  425ea0:	bl	401c70 <dcgettext@plt>
  425ea4:	mov	x23, x0
  425ea8:	b	425898 <ferror@plt+0x23b58>
  425eac:	adrp	x0, 457000 <warn@@Base+0x106c0>
  425eb0:	add	x0, x0, #0x618
  425eb4:	bl	401af0 <strdup@plt>
  425eb8:	str	x0, [x22, #280]
  425ebc:	ldr	x26, [x22, #288]
  425ec0:	mov	x28, x0
  425ec4:	cbz	x26, 426114 <ferror@plt+0x243d4>
  425ec8:	cbnz	x0, 4257e0 <ferror@plt+0x23aa0>
  425ecc:	mov	x27, #0x0                   	// #0
  425ed0:	str	xzr, [sp, #160]
  425ed4:	ldrb	w0, [x28]
  425ed8:	cbz	w0, 42617c <ferror@plt+0x2443c>
  425edc:	ldr	x0, [x19, #112]
  425ee0:	cbz	x0, 426068 <ferror@plt+0x24328>
  425ee4:	mov	x1, x26
  425ee8:	mov	x0, x19
  425eec:	bl	409190 <ferror@plt+0x7450>
  425ef0:	mov	x28, x0
  425ef4:	cbz	x0, 426068 <ferror@plt+0x24328>
  425ef8:	ldp	x26, x5, [x28, #24]
  425efc:	mov	w2, #0x5                   	// #5
  425f00:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  425f04:	mov	x0, #0x0                   	// #0
  425f08:	add	x1, x1, #0x128
  425f0c:	str	x5, [sp, #104]
  425f10:	bl	401c70 <dcgettext@plt>
  425f14:	mov	x6, x0
  425f18:	ldr	x5, [sp, #104]
  425f1c:	mov	x3, x26
  425f20:	add	x2, x19, #0x10
  425f24:	add	x1, x19, #0x8
  425f28:	mov	x4, #0x1                   	// #1
  425f2c:	mov	x0, #0x0                   	// #0
  425f30:	bl	405718 <ferror@plt+0x39d8>
  425f34:	str	x0, [sp, #136]
  425f38:	cbz	x0, 426100 <ferror@plt+0x243c0>
  425f3c:	mov	x1, x28
  425f40:	mov	x3, x25
  425f44:	mov	x2, x23
  425f48:	add	x0, sp, #0x100
  425f4c:	bl	405388 <ferror@plt+0x3648>
  425f50:	mov	x26, x0
  425f54:	ldr	x0, [sp, #136]
  425f58:	str	x0, [sp, #264]
  425f5c:	ldr	x0, [x22, #296]
  425f60:	str	x0, [sp, #112]
  425f64:	cbnz	x0, 425aa0 <ferror@plt+0x23d60>
  425f68:	mov	x2, x26
  425f6c:	mov	x1, x27
  425f70:	add	x0, sp, #0xc0
  425f74:	add	x3, sp, #0xb4
  425f78:	bl	401b50 <ctf_bufopen@plt>
  425f7c:	mov	x22, x0
  425f80:	cbz	x0, 42618c <ferror@plt+0x2444c>
  425f84:	str	xzr, [sp, #144]
  425f88:	b	425b60 <ferror@plt+0x23e20>
  425f8c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  425f90:	mov	w2, #0x5                   	// #5
  425f94:	add	x1, x1, #0xca0
  425f98:	mov	x0, #0x0                   	// #0
  425f9c:	bl	401c70 <dcgettext@plt>
  425fa0:	mov	x23, x0
  425fa4:	b	425898 <ferror@plt+0x23b58>
  425fa8:	mov	w2, #0x5                   	// #5
  425fac:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425fb0:	mov	x0, #0x0                   	// #0
  425fb4:	add	x1, x1, #0x738
  425fb8:	bl	401c70 <dcgettext@plt>
  425fbc:	mov	w24, #0x0                   	// #0
  425fc0:	ldr	x1, [sp, #104]
  425fc4:	bl	401cc0 <printf@plt>
  425fc8:	b	4254ec <ferror@plt+0x237ac>
  425fcc:	mov	w2, #0x5                   	// #5
  425fd0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  425fd4:	mov	x0, #0x0                   	// #0
  425fd8:	add	x1, x1, #0x628
  425fdc:	str	wzr, [sp, #124]
  425fe0:	bl	401c70 <dcgettext@plt>
  425fe4:	mov	x1, x28
  425fe8:	mov	x22, #0x0                   	// #0
  425fec:	str	xzr, [sp, #112]
  425ff0:	bl	446368 <error@@Base>
  425ff4:	stp	xzr, xzr, [sp, #136]
  425ff8:	str	xzr, [sp, #160]
  425ffc:	b	425d60 <ferror@plt+0x24020>
  426000:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426004:	add	x0, x0, #0x620
  426008:	bl	401af0 <strdup@plt>
  42600c:	str	x0, [x22, #288]
  426010:	b	4257e0 <ferror@plt+0x23aa0>
  426014:	ldr	x1, [sp, #256]
  426018:	mov	x2, x22
  42601c:	add	x0, sp, #0x140
  426020:	bl	402f30 <ferror@plt+0x11f0>
  426024:	ldr	w1, [sp, #320]
  426028:	cmp	w1, #0x1
  42602c:	b.ne	426138 <ferror@plt+0x243f8>  // b.any
  426030:	ldr	x2, [sp, #256]
  426034:	mov	w0, w0
  426038:	ldr	x1, [sp, #288]
  42603c:	add	x2, x2, x0
  426040:	str	x2, [sp, #256]
  426044:	sub	x0, x1, x0
  426048:	str	x0, [sp, #288]
  42604c:	ldr	x1, [sp, #328]
  426050:	cbz	x1, 425678 <ferror@plt+0x23938>
  426054:	b	425e10 <ferror@plt+0x240d0>
  426058:	mov	x22, #0x0                   	// #0
  42605c:	str	xzr, [sp, #112]
  426060:	str	wzr, [sp, #124]
  426064:	b	425d60 <ferror@plt+0x24020>
  426068:	mov	w2, #0x5                   	// #5
  42606c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426070:	mov	x0, #0x0                   	// #0
  426074:	add	x1, x1, #0x648
  426078:	str	wzr, [sp, #124]
  42607c:	bl	401c70 <dcgettext@plt>
  426080:	mov	x1, x26
  426084:	mov	x22, #0x0                   	// #0
  426088:	str	xzr, [sp, #112]
  42608c:	bl	446368 <error@@Base>
  426090:	stp	xzr, xzr, [sp, #136]
  426094:	b	425d60 <ferror@plt+0x24020>
  426098:	mov	w2, #0x5                   	// #5
  42609c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4260a0:	mov	x0, #0x0                   	// #0
  4260a4:	add	x1, x1, #0x5c0
  4260a8:	bl	401c70 <dcgettext@plt>
  4260ac:	mov	w24, #0x0                   	// #0
  4260b0:	ldr	x1, [sp, #104]
  4260b4:	bl	401cc0 <printf@plt>
  4260b8:	b	4254ec <ferror@plt+0x237ac>
  4260bc:	mov	x22, #0x0                   	// #0
  4260c0:	str	xzr, [sp, #112]
  4260c4:	str	wzr, [sp, #124]
  4260c8:	stp	xzr, xzr, [sp, #136]
  4260cc:	b	425d60 <ferror@plt+0x24020>
  4260d0:	mov	w2, #0x5                   	// #5
  4260d4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4260d8:	add	x1, x1, #0x6a0
  4260dc:	bl	401c70 <dcgettext@plt>
  4260e0:	mov	x23, x0
  4260e4:	ldr	w0, [sp, #180]
  4260e8:	str	wzr, [sp, #124]
  4260ec:	bl	4019d0 <ctf_errmsg@plt>
  4260f0:	mov	x1, x0
  4260f4:	mov	x0, x23
  4260f8:	bl	446368 <error@@Base>
  4260fc:	b	425d60 <ferror@plt+0x24020>
  426100:	mov	x22, #0x0                   	// #0
  426104:	str	xzr, [sp, #112]
  426108:	str	wzr, [sp, #124]
  42610c:	str	xzr, [sp, #144]
  426110:	b	425d60 <ferror@plt+0x24020>
  426114:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426118:	add	x0, x0, #0x620
  42611c:	bl	401af0 <strdup@plt>
  426120:	str	x0, [x22, #288]
  426124:	mov	x26, x0
  426128:	cbnz	x28, 4257e0 <ferror@plt+0x23aa0>
  42612c:	mov	x27, #0x0                   	// #0
  426130:	str	xzr, [sp, #160]
  426134:	b	425868 <ferror@plt+0x23b28>
  426138:	mov	w2, #0x5                   	// #5
  42613c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  426140:	mov	x0, #0x0                   	// #0
  426144:	add	x1, x1, #0x310
  426148:	bl	401c70 <dcgettext@plt>
  42614c:	mov	x22, x0
  426150:	mov	x1, x27
  426154:	mov	x2, x21
  426158:	mov	x0, x28
  42615c:	bl	4050f8 <ferror@plt+0x33b8>
  426160:	ldr	w2, [sp, #320]
  426164:	mov	w24, #0x0                   	// #0
  426168:	mov	x1, x0
  42616c:	mov	x0, x22
  426170:	bl	446940 <warn@@Base>
  426174:	cbz	w23, 425768 <ferror@plt+0x23a28>
  426178:	b	42587c <ferror@plt+0x23b3c>
  42617c:	mov	x26, #0x0                   	// #0
  426180:	str	xzr, [sp, #136]
  426184:	b	425a94 <ferror@plt+0x23d54>
  426188:	ldr	x22, [sp, #144]
  42618c:	mov	w2, #0x5                   	// #5
  426190:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426194:	mov	x0, #0x0                   	// #0
  426198:	add	x1, x1, #0x6a0
  42619c:	bl	401c70 <dcgettext@plt>
  4261a0:	mov	x23, x0
  4261a4:	ldr	w0, [sp, #180]
  4261a8:	str	xzr, [sp, #112]
  4261ac:	str	wzr, [sp, #124]
  4261b0:	str	x22, [sp, #144]
  4261b4:	mov	x22, #0x0                   	// #0
  4261b8:	bl	4019d0 <ctf_errmsg@plt>
  4261bc:	mov	x1, x0
  4261c0:	mov	x0, x23
  4261c4:	bl	446368 <error@@Base>
  4261c8:	b	425d60 <ferror@plt+0x24020>
  4261cc:	mov	w0, #0x1                   	// #1
  4261d0:	str	w0, [sp, #124]
  4261d4:	b	425d60 <ferror@plt+0x24020>
  4261d8:	mov	w2, #0x5                   	// #5
  4261dc:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4261e0:	mov	x0, #0x0                   	// #0
  4261e4:	add	x1, x1, #0x348
  4261e8:	bl	401c70 <dcgettext@plt>
  4261ec:	mov	x22, x0
  4261f0:	mov	x2, x21
  4261f4:	mov	x1, x27
  4261f8:	mov	x0, x28
  4261fc:	bl	4050f8 <ferror@plt+0x33b8>
  426200:	mov	w24, #0x0                   	// #0
  426204:	mov	x1, x0
  426208:	mov	x0, x22
  42620c:	bl	446368 <error@@Base>
  426210:	b	426174 <ferror@plt+0x24434>
  426214:	nop
  426218:	sub	sp, sp, #0x1c0
  42621c:	stp	x29, x30, [sp, #32]
  426220:	add	x29, sp, #0x20
  426224:	stp	x25, x26, [sp, #96]
  426228:	mov	x26, x0
  42622c:	stp	x27, x28, [sp, #112]
  426230:	bl	4093c8 <ferror@plt+0x7688>
  426234:	cbz	w0, 426b04 <ferror@plt+0x24dc4>
  426238:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  42623c:	add	x25, x0, #0x420
  426240:	add	x2, x25, #0x470
  426244:	add	x0, x25, #0x4e8
  426248:	stp	x19, x20, [sp, #48]
  42624c:	stp	x23, x24, [sp, #80]
  426250:	cmp	x0, x2
  426254:	str	xzr, [x0]
  426258:	sub	x0, x0, #0x8
  42625c:	b.ne	426250 <ferror@plt+0x24510>  // b.any
  426260:	add	x2, x25, #0x530
  426264:	add	x0, x25, #0x628
  426268:	str	xzr, [x0]
  42626c:	cmp	x2, x0
  426270:	sub	x0, x0, #0x8
  426274:	b.ne	426268 <ferror@plt+0x24528>  // b.any
  426278:	adrp	x0, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  42627c:	add	x24, x0, #0x520
  426280:	str	xzr, [x25, #1760]
  426284:	str	xzr, [x25, #1768]
  426288:	ldr	w0, [x24, #368]
  42628c:	cbnz	w0, 426864 <ferror@plt+0x24b24>
  426290:	ldr	w1, [x26, #152]
  426294:	add	x19, x25, #0xb50
  426298:	ldr	w2, [x19, #152]
  42629c:	cmp	w1, w2
  4262a0:	b.hi	42684c <ferror@plt+0x24b0c>  // b.pmore
  4262a4:	cbz	w2, 4262c8 <ferror@plt+0x24588>
  4262a8:	ldr	w0, [x26, #152]
  4262ac:	cbz	w0, 426b60 <ferror@plt+0x24e20>
  4262b0:	cmp	w2, w0
  4262b4:	b.hi	429558 <ferror@plt+0x27818>  // b.pmore
  4262b8:	ldr	x0, [x26, #144]
  4262bc:	mov	w2, w2
  4262c0:	ldr	x1, [x25, #3040]
  4262c4:	bl	4018d0 <memcpy@plt>
  4262c8:	mov	x0, x26
  4262cc:	bl	418bc8 <ferror@plt+0x16e88>
  4262d0:	mov	w28, w0
  4262d4:	cbnz	w0, 4262f8 <ferror@plt+0x245b8>
  4262d8:	mov	w0, w28
  4262dc:	ldp	x29, x30, [sp, #32]
  4262e0:	ldp	x19, x20, [sp, #48]
  4262e4:	ldp	x23, x24, [sp, #80]
  4262e8:	ldp	x25, x26, [sp, #96]
  4262ec:	ldp	x27, x28, [sp, #112]
  4262f0:	add	sp, sp, #0x1c0
  4262f4:	ret
  4262f8:	mov	x0, x26
  4262fc:	stp	x21, x22, [sp, #64]
  426300:	bl	416c68 <ferror@plt+0x14f28>
  426304:	cbnz	w0, 42632c <ferror@plt+0x245ec>
  426308:	ldr	w0, [x25, #1324]
  42630c:	str	wzr, [x24, #372]
  426310:	str	wzr, [x25, #840]
  426314:	str	wzr, [x25, #1112]
  426318:	str	wzr, [x25, #2888]
  42631c:	cbnz	w0, 42632c <ferror@plt+0x245ec>
  426320:	str	wzr, [x25, #1320]
  426324:	str	wzr, [x25, #1744]
  426328:	str	wzr, [x25, #1748]
  42632c:	mov	x0, x26
  426330:	bl	407060 <ferror@plt+0x5320>
  426334:	cbz	w0, 426b3c <ferror@plt+0x24dfc>
  426338:	mov	x0, x26
  42633c:	bl	40afe0 <ferror@plt+0x92a0>
  426340:	mov	w28, w0
  426344:	cbnz	w0, 426b50 <ferror@plt+0x24e10>
  426348:	mov	x0, x26
  42634c:	bl	40f5e0 <ferror@plt+0xd8a0>
  426350:	adrp	x1, 479000 <warn@@Base+0x326c0>
  426354:	add	x1, x1, #0x4e0
  426358:	mov	x2, x1
  42635c:	cmp	w0, #0x0
  426360:	mov	x0, x1
  426364:	str	x2, [sp, #184]
  426368:	ldr	w1, [x25, #840]
  42636c:	csel	w28, w28, wzr, ne  // ne = any
  426370:	ldp	x2, x3, [x2, #-192]
  426374:	stp	x2, x3, [sp, #320]
  426378:	ldp	x2, x3, [x0, #-176]
  42637c:	stp	x2, x3, [sp, #336]
  426380:	ldp	x2, x3, [x0, #-160]
  426384:	stp	x2, x3, [sp, #352]
  426388:	ldp	x2, x3, [x0, #-144]
  42638c:	stp	x2, x3, [sp, #368]
  426390:	ldp	x2, x3, [x0, #-128]
  426394:	stp	x2, x3, [sp, #384]
  426398:	cbz	w1, 4263d8 <ferror@plt+0x24698>
  42639c:	ldr	x1, [sp, #328]
  4263a0:	cbz	x1, 426d50 <ferror@plt+0x25010>
  4263a4:	ldrh	w3, [x26, #82]
  4263a8:	add	x0, sp, #0x140
  4263ac:	b	4263bc <ferror@plt+0x2467c>
  4263b0:	ldr	x1, [x0, #24]
  4263b4:	add	x0, x0, #0x10
  4263b8:	cbz	x1, 426d50 <ferror@plt+0x25010>
  4263bc:	ldr	w2, [x0]
  4263c0:	cmp	w3, w2
  4263c4:	b.ne	4263b0 <ferror@plt+0x24670>  // b.any
  4263c8:	mov	x0, x26
  4263cc:	blr	x1
  4263d0:	cmp	w0, #0x0
  4263d4:	csel	w28, w28, wzr, ne  // ne = any
  4263d8:	mov	x0, x26
  4263dc:	bl	410cb8 <ferror@plt+0xef78>
  4263e0:	ldr	x1, [x25, #1792]
  4263e4:	cmp	w0, #0x0
  4263e8:	csel	w28, w28, wzr, ne  // ne = any
  4263ec:	cbz	x1, 426538 <ferror@plt+0x247f8>
  4263f0:	ldr	w0, [x25, #1776]
  4263f4:	cbz	w0, 426538 <ferror@plt+0x247f8>
  4263f8:	ldr	x0, [x25, #1592]
  4263fc:	cbz	x0, 426ca8 <ferror@plt+0x24f68>
  426400:	ldr	x0, [x25, #1120]
  426404:	cbz	x0, 426ca8 <ferror@plt+0x24f68>
  426408:	ldr	x0, [x25, #1296]
  42640c:	cbnz	x0, 427228 <ferror@plt+0x254e8>
  426410:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426414:	add	x1, x1, #0x898
  426418:	mov	w2, #0x5                   	// #5
  42641c:	mov	x0, #0x0                   	// #0
  426420:	bl	401c70 <dcgettext@plt>
  426424:	bl	401cc0 <printf@plt>
  426428:	ldr	w0, [x25, #1808]
  42642c:	cbz	w0, 426538 <ferror@plt+0x247f8>
  426430:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426434:	add	x0, x0, #0x8d0
  426438:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  42643c:	adrp	x23, 47b000 <warn@@Base+0x346c0>
  426440:	add	x21, x21, #0x410
  426444:	add	x23, x23, #0xca8
  426448:	str	x0, [sp, #136]
  42644c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426450:	add	x0, x0, #0x8e8
  426454:	mov	w19, #0x0                   	// #0
  426458:	str	x0, [sp, #144]
  42645c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426460:	add	x0, x0, #0x8d8
  426464:	str	x0, [sp, #152]
  426468:	ldr	x2, [x25, #1792]
  42646c:	ubfiz	x27, x19, #2, #32
  426470:	ldr	x0, [sp, #136]
  426474:	add	x2, x2, x27
  426478:	mov	w1, w19
  42647c:	mov	w22, w19
  426480:	ldrh	w20, [x2, #2]
  426484:	bl	401cc0 <printf@plt>
  426488:	ldr	x0, [x25, #1584]
  42648c:	cmp	x22, x0
  426490:	b.cs	426d1c <ferror@plt+0x24fdc>  // b.hs, b.nlast
  426494:	ldr	x0, [x25, #1120]
  426498:	ldr	x1, [x25, #1592]
  42649c:	add	x22, x1, x22, lsl #5
  4264a0:	cbz	x0, 4264b4 <ferror@plt+0x24774>
  4264a4:	ldr	x1, [x22, #16]
  4264a8:	ldr	x2, [x25, #1128]
  4264ac:	cmp	x1, x2
  4264b0:	b.cc	426d34 <ferror@plt+0x24ff4>  // b.lo, b.ul, b.last
  4264b4:	ldr	x1, [sp, #144]
  4264b8:	mov	w2, #0x5                   	// #5
  4264bc:	mov	x0, #0x0                   	// #0
  4264c0:	bl	401c70 <dcgettext@plt>
  4264c4:	ldr	x1, [x22, #16]
  4264c8:	bl	401cc0 <printf@plt>
  4264cc:	ldr	x1, [x21]
  4264d0:	mov	w0, #0x20                  	// #32
  4264d4:	bl	401990 <putc@plt>
  4264d8:	ldr	x1, [x25, #1792]
  4264dc:	mov	w0, #0xfffe                	// #65534
  4264e0:	ldrh	w1, [x1, x27]
  4264e4:	cmp	w1, w0
  4264e8:	b.eq	426cfc <ferror@plt+0x24fbc>  // b.none
  4264ec:	mov	w0, #0xffff                	// #65535
  4264f0:	cmp	w1, w0
  4264f4:	b.ne	426cb0 <ferror@plt+0x24f70>  // b.any
  4264f8:	ldr	x3, [x21]
  4264fc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426500:	mov	x2, #0xb                   	// #11
  426504:	add	x0, x0, #0x900
  426508:	mov	x1, #0x1                   	// #1
  42650c:	bl	401c10 <fwrite@plt>
  426510:	tbnz	w20, #0, 426bb0 <ferror@plt+0x24e70>
  426514:	tbnz	w20, #1, 426b9c <ferror@plt+0x24e5c>
  426518:	tbnz	w20, #2, 426b7c <ferror@plt+0x24e3c>
  42651c:	tbnz	w20, #3, 426b8c <ferror@plt+0x24e4c>
  426520:	mov	x0, x23
  426524:	bl	401b70 <puts@plt>
  426528:	ldr	w0, [x25, #1808]
  42652c:	add	w19, w19, #0x1
  426530:	cmp	w19, w0
  426534:	b.cc	426468 <ferror@plt+0x24728>  // b.lo, b.ul, b.last
  426538:	mov	x0, x26
  42653c:	bl	409d08 <ferror@plt+0x7fc8>
  426540:	ldr	w1, [x26, #104]
  426544:	cmp	w0, #0x0
  426548:	csel	w28, w28, wzr, ne  // ne = any
  42654c:	cbnz	w1, 426d80 <ferror@plt+0x25040>
  426550:	ldr	w0, [x25, #2888]
  426554:	cbnz	w0, 426bc4 <ferror@plt+0x24e84>
  426558:	ldr	w0, [x24, #376]
  42655c:	cbz	w0, 42658c <ferror@plt+0x2484c>
  426560:	ldrh	w0, [x26, #80]
  426564:	cmp	w0, #0x4
  426568:	b.ne	426be4 <ferror@plt+0x24ea4>  // b.any
  42656c:	ldr	w0, [x26, #92]
  426570:	cbnz	w0, 426e10 <ferror@plt+0x250d0>
  426574:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426578:	add	x1, x1, #0xba8
  42657c:	mov	w2, #0x5                   	// #5
  426580:	mov	x0, #0x0                   	// #0
  426584:	bl	401c70 <dcgettext@plt>
  426588:	bl	401cc0 <printf@plt>
  42658c:	ldr	w0, [x24, #372]
  426590:	cbz	w0, 426d48 <ferror@plt+0x25008>
  426594:	ldr	w1, [x26, #100]
  426598:	ldr	x20, [x26, #112]
  42659c:	cbz	w1, 427358 <ferror@plt+0x25618>
  4265a0:	mov	w27, #0x1                   	// #1
  4265a4:	mov	w23, #0xfff7                	// #65527
  4265a8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4265ac:	mov	w19, #0x0                   	// #0
  4265b0:	add	x0, x0, #0xc98
  4265b4:	movk	w23, #0x6fff, lsl #16
  4265b8:	str	w27, [sp, #136]
  4265bc:	mov	x27, x20
  4265c0:	str	w28, [sp, #144]
  4265c4:	mov	w28, w19
  4265c8:	str	x0, [sp, #152]
  4265cc:	b	4265e0 <ferror@plt+0x248a0>
  4265d0:	add	w28, w28, #0x1
  4265d4:	add	x27, x27, #0x50
  4265d8:	cmp	w1, w28
  4265dc:	b.ls	4266c4 <ferror@plt+0x24984>  // b.plast
  4265e0:	ldr	w0, [x27, #4]
  4265e4:	cmp	w0, w23
  4265e8:	b.ne	4265d0 <ferror@plt+0x24890>  // b.any
  4265ec:	ldr	w0, [x27, #40]
  4265f0:	cmp	w0, w1
  4265f4:	b.cs	4265d0 <ferror@plt+0x24890>  // b.hs, b.nlast
  4265f8:	ldp	x20, x21, [x27, #24]
  4265fc:	mov	w2, #0x5                   	// #5
  426600:	add	x19, x26, #0x8
  426604:	add	x22, x26, #0x10
  426608:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42660c:	mov	x0, #0x0                   	// #0
  426610:	add	x1, x1, #0xbd8
  426614:	bl	401c70 <dcgettext@plt>
  426618:	mov	x1, x19
  42661c:	mov	x6, x0
  426620:	mov	x5, x21
  426624:	mov	x3, x20
  426628:	mov	x2, x22
  42662c:	mov	x4, #0x1                   	// #1
  426630:	mov	x0, #0x0                   	// #0
  426634:	bl	405718 <ferror@plt+0x39d8>
  426638:	mov	x21, x0
  42663c:	cbz	x0, 426bd8 <ferror@plt+0x24e98>
  426640:	ldr	w20, [x27, #40]
  426644:	mov	w4, #0x50                  	// #80
  426648:	ldr	x3, [x26, #112]
  42664c:	mov	w2, #0x5                   	// #5
  426650:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426654:	mov	x0, #0x0                   	// #0
  426658:	add	x1, x1, #0xbf0
  42665c:	umaddl	x20, w20, w4, x3
  426660:	ldp	x3, x5, [x20, #24]
  426664:	stp	x3, x5, [sp, #160]
  426668:	bl	401c70 <dcgettext@plt>
  42666c:	mov	x6, x0
  426670:	ldp	x3, x5, [sp, #160]
  426674:	mov	x2, x22
  426678:	mov	x1, x19
  42667c:	mov	x4, #0x1                   	// #1
  426680:	mov	x0, #0x0                   	// #0
  426684:	bl	405718 <ferror@plt+0x39d8>
  426688:	mov	x22, x0
  42668c:	cbz	x0, 42669c <ferror@plt+0x2495c>
  426690:	ldr	x0, [x27, #56]
  426694:	cmp	x0, #0x14
  426698:	b.eq	427940 <ferror@plt+0x25c00>  // b.none
  42669c:	mov	x0, x21
  4266a0:	str	wzr, [sp, #136]
  4266a4:	bl	401bc0 <free@plt>
  4266a8:	add	w28, w28, #0x1
  4266ac:	mov	x0, x22
  4266b0:	bl	401bc0 <free@plt>
  4266b4:	ldr	w1, [x26, #100]
  4266b8:	add	x27, x27, #0x50
  4266bc:	cmp	w1, w28
  4266c0:	b.hi	4265e0 <ferror@plt+0x248a0>  // b.pmore
  4266c4:	ldr	w0, [x24, #372]
  4266c8:	ldr	w27, [sp, #136]
  4266cc:	ldr	w28, [sp, #144]
  4266d0:	cmp	w27, #0x0
  4266d4:	csel	w27, w27, w28, eq  // eq = none
  4266d8:	cbz	w0, 426d44 <ferror@plt+0x25004>
  4266dc:	ldrh	w0, [x26, #82]
  4266e0:	cmp	w0, #0x5d
  4266e4:	b.eq	4268d8 <ferror@plt+0x24b98>  // b.none
  4266e8:	b.ls	426884 <ferror@plt+0x24b44>  // b.plast
  4266ec:	cmp	w0, #0xa7
  4266f0:	b.eq	42739c <ferror@plt+0x2565c>  // b.none
  4266f4:	b.ls	42690c <ferror@plt+0x24bcc>  // b.plast
  4266f8:	cmp	w0, #0xf3
  4266fc:	b.eq	426e2c <ferror@plt+0x250ec>  // b.none
  426700:	mov	w1, #0xa390                	// #41872
  426704:	cmp	w0, w1
  426708:	b.ne	426950 <ferror@plt+0x24c10>  // b.any
  42670c:	mov	w2, #0xfff5                	// #65525
  426710:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426714:	add	x4, x4, #0x490
  426718:	movk	w2, #0x6fff, lsl #16
  42671c:	mov	x0, x26
  426720:	mov	x3, #0x0                   	// #0
  426724:	mov	x1, #0x0                   	// #0
  426728:	bl	421710 <ferror@plt+0x1f9d0>
  42672c:	ldr	x20, [x25, #1600]
  426730:	mov	w28, w0
  426734:	cmp	w28, #0x0
  426738:	csel	w28, w28, w27, eq  // eq = none
  42673c:	ldr	x0, [x26, #120]
  426740:	bl	401bc0 <free@plt>
  426744:	str	xzr, [x26, #120]
  426748:	ldr	x0, [x26, #112]
  42674c:	bl	401bc0 <free@plt>
  426750:	str	xzr, [x26, #112]
  426754:	ldr	x0, [x26, #128]
  426758:	bl	401bc0 <free@plt>
  42675c:	stp	xzr, xzr, [x26, #128]
  426760:	ldr	x0, [x26, #144]
  426764:	cbz	x0, 426774 <ferror@plt+0x24a34>
  426768:	bl	401bc0 <free@plt>
  42676c:	str	xzr, [x26, #144]
  426770:	str	wzr, [x26, #152]
  426774:	ldr	x0, [x25, #1120]
  426778:	cbz	x0, 426788 <ferror@plt+0x24a48>
  42677c:	bl	401bc0 <free@plt>
  426780:	str	xzr, [x25, #1120]
  426784:	str	xzr, [x25, #1128]
  426788:	ldr	x0, [x25, #1592]
  42678c:	cbz	x0, 42679c <ferror@plt+0x24a5c>
  426790:	bl	401bc0 <free@plt>
  426794:	str	xzr, [x25, #1584]
  426798:	str	xzr, [x25, #1592]
  42679c:	ldr	x0, [x25, #1792]
  4267a0:	cbz	x0, 4267ac <ferror@plt+0x24a6c>
  4267a4:	bl	401bc0 <free@plt>
  4267a8:	str	xzr, [x25, #1792]
  4267ac:	cbz	x20, 4267bc <ferror@plt+0x24a7c>
  4267b0:	mov	x0, x20
  4267b4:	bl	401bc0 <free@plt>
  4267b8:	str	xzr, [x25, #1600]
  4267bc:	ldr	x0, [x25, #848]
  4267c0:	cbz	x0, 4267cc <ferror@plt+0x24a8c>
  4267c4:	bl	401bc0 <free@plt>
  4267c8:	str	xzr, [x25, #848]
  4267cc:	ldr	x21, [x25, #864]
  4267d0:	cbz	x21, 426824 <ferror@plt+0x24ae4>
  4267d4:	ldr	x22, [x25, #856]
  4267d8:	mov	w20, #0x0                   	// #0
  4267dc:	mov	x0, #0x0                   	// #0
  4267e0:	cbz	x22, 426818 <ferror@plt+0x24ad8>
  4267e4:	nop
  4267e8:	lsl	x0, x0, #4
  4267ec:	ldr	x19, [x21, x0]
  4267f0:	cbz	x19, 426808 <ferror@plt+0x24ac8>
  4267f4:	nop
  4267f8:	mov	x0, x19
  4267fc:	ldr	x19, [x19]
  426800:	bl	401bc0 <free@plt>
  426804:	cbnz	x19, 4267f8 <ferror@plt+0x24ab8>
  426808:	add	w0, w20, #0x1
  42680c:	mov	x20, x0
  426810:	cmp	x22, w0, uxtw
  426814:	b.hi	4267e8 <ferror@plt+0x24aa8>  // b.pmore
  426818:	mov	x0, x21
  42681c:	bl	401bc0 <free@plt>
  426820:	str	xzr, [x25, #864]
  426824:	bl	445e88 <ferror@plt+0x44148>
  426828:	mov	w0, w28
  42682c:	ldp	x29, x30, [sp, #32]
  426830:	ldp	x19, x20, [sp, #48]
  426834:	ldp	x21, x22, [sp, #64]
  426838:	ldp	x23, x24, [sp, #80]
  42683c:	ldp	x25, x26, [sp, #96]
  426840:	ldp	x27, x28, [sp, #112]
  426844:	add	sp, sp, #0x1c0
  426848:	ret
  42684c:	ldr	x0, [x26, #144]
  426850:	mov	w2, w1
  426854:	mov	w1, #0x0                   	// #0
  426858:	bl	401a90 <memset@plt>
  42685c:	ldr	w2, [x19, #152]
  426860:	b	4262a4 <ferror@plt+0x24564>
  426864:	mov	w2, #0x5                   	// #5
  426868:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42686c:	mov	x0, #0x0                   	// #0
  426870:	add	x1, x1, #0x778
  426874:	bl	401c70 <dcgettext@plt>
  426878:	ldr	x1, [x26]
  42687c:	bl	401cc0 <printf@plt>
  426880:	b	426290 <ferror@plt+0x24550>
  426884:	cmp	w0, #0x15
  426888:	b.hi	4268bc <ferror@plt+0x24b7c>  // b.pmore
  42688c:	cmp	w0, #0x13
  426890:	b.hi	427440 <ferror@plt+0x25700>  // b.pmore
  426894:	cmp	w0, #0xa
  426898:	b.eq	4269a8 <ferror@plt+0x24c68>  // b.none
  42689c:	b.ls	426998 <ferror@plt+0x24c58>  // b.plast
  4268a0:	cmp	w0, #0x12
  4268a4:	b.ne	426958 <ferror@plt+0x24c18>  // b.any
  4268a8:	mov	w2, #0xfff5                	// #65525
  4268ac:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  4268b0:	movk	w2, #0x6fff, lsl #16
  4268b4:	add	x4, x4, #0xf18
  4268b8:	b	42671c <ferror@plt+0x249dc>
  4268bc:	cmp	w0, #0x28
  4268c0:	b.eq	426e94 <ferror@plt+0x25154>  // b.none
  4268c4:	b.ls	42698c <ferror@plt+0x24c4c>  // b.plast
  4268c8:	cmp	w0, #0x2b
  4268cc:	b.eq	4268a8 <ferror@plt+0x24b68>  // b.none
  4268d0:	cmp	w0, #0x2d
  4268d4:	b.ne	426958 <ferror@plt+0x24c18>  // b.any
  4268d8:	mov	w2, #0x1                   	// #1
  4268dc:	mov	x0, x26
  4268e0:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  4268e4:	movk	w2, #0x7000, lsl #16
  4268e8:	add	x4, x4, #0x6f0
  4268ec:	adrp	x3, 423000 <ferror@plt+0x212c0>
  4268f0:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  4268f4:	add	x3, x3, #0xfb0
  4268f8:	add	x1, x1, #0x950
  4268fc:	bl	421710 <ferror@plt+0x1f9d0>
  426900:	mov	w28, w0
  426904:	ldr	x20, [x25, #1600]
  426908:	b	426734 <ferror@plt+0x249f4>
  42690c:	cmp	w0, #0x69
  426910:	b.eq	426e60 <ferror@plt+0x25120>  // b.none
  426914:	cmp	w0, #0x8c
  426918:	b.ne	426958 <ferror@plt+0x24c18>  // b.any
  42691c:	mov	w2, #0x3                   	// #3
  426920:	mov	x0, x26
  426924:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426928:	movk	w2, #0x7000, lsl #16
  42692c:	add	x4, x4, #0x6f0
  426930:	adrp	x3, 423000 <ferror@plt+0x212c0>
  426934:	adrp	x1, 458000 <warn@@Base+0x116c0>
  426938:	add	x3, x3, #0x5d0
  42693c:	add	x1, x1, #0xa70
  426940:	bl	421710 <ferror@plt+0x1f9d0>
  426944:	mov	w28, w0
  426948:	ldr	x20, [x25, #1600]
  42694c:	b	426734 <ferror@plt+0x249f4>
  426950:	cmp	w0, #0xc3
  426954:	b.eq	4268d8 <ferror@plt+0x24b98>  // b.none
  426958:	mov	w2, #0xfff5                	// #65525
  42695c:	mov	x0, x26
  426960:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426964:	movk	w2, #0x6fff, lsl #16
  426968:	add	x4, x4, #0x6f0
  42696c:	adrp	x3, 404000 <ferror@plt+0x22c0>
  426970:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  426974:	add	x3, x3, #0x758
  426978:	add	x1, x1, #0x8a0
  42697c:	bl	421710 <ferror@plt+0x1f9d0>
  426980:	mov	w28, w0
  426984:	ldr	x20, [x25, #1600]
  426988:	b	426734 <ferror@plt+0x249f4>
  42698c:	cmp	w0, #0x16
  426990:	b.eq	42670c <ferror@plt+0x249cc>  // b.none
  426994:	b	426958 <ferror@plt+0x24c18>
  426998:	cmp	w0, #0x2
  42699c:	b.eq	4268a8 <ferror@plt+0x24b68>  // b.none
  4269a0:	cmp	w0, #0x8
  4269a4:	b.ne	426958 <ferror@plt+0x24c18>  // b.any
  4269a8:	mov	w2, #0xfff5                	// #65525
  4269ac:	mov	x1, #0x0                   	// #0
  4269b0:	mov	x0, x26
  4269b4:	adrp	x4, 422000 <ferror@plt+0x202c0>
  4269b8:	movk	w2, #0x6fff, lsl #16
  4269bc:	add	x4, x4, #0x7e8
  4269c0:	mov	x3, #0x0                   	// #0
  4269c4:	bl	421710 <ferror@plt+0x1f9d0>
  4269c8:	ldr	x1, [x26, #112]
  4269cc:	cmp	w0, #0x0
  4269d0:	cset	w28, ne  // ne = any
  4269d4:	cbz	x1, 42710c <ferror@plt+0x253cc>
  4269d8:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4269dc:	mov	x0, x26
  4269e0:	add	x1, x1, #0xcd0
  4269e4:	bl	409190 <ferror@plt+0x7450>
  4269e8:	cbz	x0, 426a14 <ferror@plt+0x24cd4>
  4269ec:	ldr	x19, [x0, #32]
  4269f0:	cmp	x19, #0x18
  4269f4:	b.eq	428240 <ferror@plt+0x26500>  // b.none
  4269f8:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4269fc:	add	x1, x1, #0xce0
  426a00:	mov	w2, #0x5                   	// #5
  426a04:	mov	x0, #0x0                   	// #0
  426a08:	mov	w28, #0x0                   	// #0
  426a0c:	bl	401c70 <dcgettext@plt>
  426a10:	bl	446368 <error@@Base>
  426a14:	ldr	x20, [x25, #1600]
  426a18:	cbz	x20, 4285cc <ferror@plt+0x2688c>
  426a1c:	ldr	x0, [x25, #1608]
  426a20:	add	x0, x20, x0, lsl #4
  426a24:	cmp	x20, x0
  426a28:	b.cs	429a2c <ferror@plt+0x27cec>  // b.hs, b.nlast
  426a2c:	mov	x3, #0xa                   	// #10
  426a30:	mov	x19, #0x13                  	// #19
  426a34:	mov	x23, #0x29                  	// #41
  426a38:	mov	x22, #0x32                  	// #50
  426a3c:	mov	x21, #0x10                  	// #16
  426a40:	mov	x24, #0x0                   	// #0
  426a44:	movk	x3, #0x7000, lsl #16
  426a48:	movk	x19, #0x7000, lsl #16
  426a4c:	movk	x23, #0x7000, lsl #16
  426a50:	movk	x22, #0x7000, lsl #16
  426a54:	movk	x21, #0x7000, lsl #16
  426a58:	stp	xzr, xzr, [sp, #136]
  426a5c:	stp	xzr, xzr, [sp, #152]
  426a60:	stp	xzr, xzr, [sp, #168]
  426a64:	stp	xzr, xzr, [sp, #192]
  426a68:	stp	xzr, xzr, [sp, #208]
  426a6c:	stp	xzr, xzr, [sp, #224]
  426a70:	b	426aa4 <ferror@plt+0x24d64>
  426a74:	cmp	x0, #0x3
  426a78:	b.eq	4278d8 <ferror@plt+0x25b98>  // b.none
  426a7c:	cmp	x0, #0x14
  426a80:	b.ne	4271a8 <ferror@plt+0x25468>  // b.any
  426a84:	ldr	x0, [x20, #8]
  426a88:	str	x0, [sp, #200]
  426a8c:	ldr	x1, [x25, #1600]
  426a90:	add	x20, x20, #0x10
  426a94:	ldr	x0, [x25, #1608]
  426a98:	add	x0, x1, x0, lsl #4
  426a9c:	cmp	x20, x0
  426aa0:	b.cs	4274ac <ferror@plt+0x2576c>  // b.hs, b.nlast
  426aa4:	ldr	x0, [x20]
  426aa8:	cbz	x0, 4274ac <ferror@plt+0x2576c>
  426aac:	cmp	x0, x3
  426ab0:	b.eq	4278f8 <ferror@plt+0x25bb8>  // b.none
  426ab4:	b.hi	427178 <ferror@plt+0x25438>  // b.pmore
  426ab8:	cmp	x0, #0x17
  426abc:	b.eq	4278cc <ferror@plt+0x25b8c>  // b.none
  426ac0:	b.ls	426a74 <ferror@plt+0x24d34>  // b.plast
  426ac4:	mov	x1, #0x8                   	// #8
  426ac8:	movk	x1, #0x7000, lsl #16
  426acc:	cmp	x0, x1
  426ad0:	b.eq	427888 <ferror@plt+0x25b48>  // b.none
  426ad4:	add	x1, x1, #0x1
  426ad8:	cmp	x0, x1
  426adc:	b.ne	426a8c <ferror@plt+0x24d4c>  // b.any
  426ae0:	ldr	x1, [x20, #8]
  426ae4:	add	x2, x24, x24, lsl #2
  426ae8:	mov	x0, x26
  426aec:	lsl	x2, x2, #2
  426af0:	bl	409c10 <ferror@plt+0x7ed0>
  426af4:	str	x0, [sp, #224]
  426af8:	mov	x3, #0xa                   	// #10
  426afc:	movk	x3, #0x7000, lsl #16
  426b00:	b	426a8c <ferror@plt+0x24d4c>
  426b04:	mov	w28, w0
  426b08:	mov	w2, #0x5                   	// #5
  426b0c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426b10:	mov	x0, #0x0                   	// #0
  426b14:	add	x1, x1, #0x758
  426b18:	bl	401c70 <dcgettext@plt>
  426b1c:	ldr	x1, [x26]
  426b20:	bl	446368 <error@@Base>
  426b24:	mov	w0, w28
  426b28:	ldp	x29, x30, [sp, #32]
  426b2c:	ldp	x25, x26, [sp, #96]
  426b30:	ldp	x27, x28, [sp, #112]
  426b34:	add	sp, sp, #0x1c0
  426b38:	ret
  426b3c:	mov	x0, x26
  426b40:	str	wzr, [x25, #840]
  426b44:	bl	40afe0 <ferror@plt+0x92a0>
  426b48:	mov	w28, w0
  426b4c:	cbz	w0, 426348 <ferror@plt+0x24608>
  426b50:	mov	x0, x26
  426b54:	mov	w28, #0x1                   	// #1
  426b58:	bl	412048 <ferror@plt+0x10308>
  426b5c:	b	426348 <ferror@plt+0x24608>
  426b60:	add	x0, x26, #0x90
  426b64:	add	x1, x26, #0x98
  426b68:	mov	w3, #0x0                   	// #0
  426b6c:	bl	40f520 <ferror@plt+0xd7e0>
  426b70:	ldr	w2, [x25, #3048]
  426b74:	ldr	w0, [x26, #152]
  426b78:	b	4262b0 <ferror@plt+0x24570>
  426b7c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426b80:	add	x0, x0, #0x938
  426b84:	bl	401cc0 <printf@plt>
  426b88:	tbz	w20, #3, 426520 <ferror@plt+0x247e0>
  426b8c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  426b90:	add	x0, x0, #0x90
  426b94:	bl	401cc0 <printf@plt>
  426b98:	b	426520 <ferror@plt+0x247e0>
  426b9c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426ba0:	add	x0, x0, #0x928
  426ba4:	bl	401cc0 <printf@plt>
  426ba8:	tbz	w20, #2, 42651c <ferror@plt+0x247dc>
  426bac:	b	426b7c <ferror@plt+0x24e3c>
  426bb0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  426bb4:	add	x0, x0, #0x108
  426bb8:	bl	401cc0 <printf@plt>
  426bbc:	tbz	w20, #1, 426518 <ferror@plt+0x247d8>
  426bc0:	b	426b9c <ferror@plt+0x24e5c>
  426bc4:	mov	x0, x26
  426bc8:	bl	4253d0 <ferror@plt+0x23690>
  426bcc:	cmp	w0, #0x0
  426bd0:	csel	w28, w28, wzr, ne  // ne = any
  426bd4:	b	426558 <ferror@plt+0x24818>
  426bd8:	ldr	w1, [x26, #100]
  426bdc:	str	wzr, [sp, #136]
  426be0:	b	4265d0 <ferror@plt+0x24890>
  426be4:	ldr	w0, [x26, #100]
  426be8:	mov	w1, #0x1                   	// #1
  426bec:	ldr	x27, [x26, #112]
  426bf0:	str	wzr, [sp, #152]
  426bf4:	str	w1, [sp, #176]
  426bf8:	cmp	w0, #0x0
  426bfc:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  426c00:	mov	x21, #0x0                   	// #0
  426c04:	b.eq	426e10 <ferror@plt+0x250d0>  // b.none
  426c08:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426c0c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426c10:	add	x1, x1, #0x940
  426c14:	add	x0, x0, #0xac8
  426c18:	str	w28, [sp, #216]
  426c1c:	mov	x28, x27
  426c20:	stp	x1, x0, [sp, #224]
  426c24:	b	426c68 <ferror@plt+0x24f28>
  426c28:	ldrh	w0, [x26, #82]
  426c2c:	mov	w2, #0x57                  	// #87
  426c30:	mov	w1, #0x9080                	// #36992
  426c34:	cmp	w0, #0x24
  426c38:	ccmp	w0, w2, #0x4, ne  // ne = any
  426c3c:	ccmp	w0, w1, #0x4, ne  // ne = any
  426c40:	b.ne	426c54 <ferror@plt+0x24f14>  // b.any
  426c44:	ldr	w1, [x28, #4]
  426c48:	mov	w0, #0xa0000000            	// #-1610612736
  426c4c:	cmp	w1, w0
  426c50:	b.eq	426de8 <ferror@plt+0x250a8>  // b.none
  426c54:	ldr	w0, [x26, #100]
  426c58:	add	x21, x21, #0x1
  426c5c:	add	x28, x28, #0x50
  426c60:	cmp	x21, x0
  426c64:	b.cs	426e04 <ferror@plt+0x250c4>  // b.hs, b.nlast
  426c68:	ldr	w0, [x28, #4]
  426c6c:	cmp	w0, #0x7
  426c70:	b.ne	426c28 <ferror@plt+0x24ee8>  // b.any
  426c74:	ldr	x3, [x28, #32]
  426c78:	cbz	x3, 426c94 <ferror@plt+0x24f54>
  426c7c:	ldr	x2, [x28, #24]
  426c80:	mov	x1, x28
  426c84:	ldr	x4, [x28, #48]
  426c88:	mov	x0, x26
  426c8c:	bl	41e5d0 <ferror@plt+0x1c890>
  426c90:	cbnz	w0, 426c98 <ferror@plt+0x24f58>
  426c94:	str	wzr, [sp, #176]
  426c98:	ldr	w0, [sp, #152]
  426c9c:	add	w0, w0, #0x1
  426ca0:	str	w0, [sp, #152]
  426ca4:	b	426c28 <ferror@plt+0x24ee8>
  426ca8:	mov	w28, #0x0                   	// #0
  426cac:	b	426538 <ferror@plt+0x247f8>
  426cb0:	cbz	w1, 426ce8 <ferror@plt+0x24fa8>
  426cb4:	ldr	x0, [x25, #1608]
  426cb8:	cmp	x0, w1, uxth
  426cbc:	b.ls	426ce8 <ferror@plt+0x24fa8>  // b.plast
  426cc0:	ldr	x3, [x25, #1120]
  426cc4:	cbz	x3, 426ce8 <ferror@plt+0x24fa8>
  426cc8:	ldr	x0, [x25, #1600]
  426ccc:	ubfiz	x2, x1, #4, #16
  426cd0:	ldr	x4, [x25, #1128]
  426cd4:	add	x0, x0, x2
  426cd8:	ldr	x0, [x0, #8]
  426cdc:	cmp	x0, x4
  426ce0:	b.cc	427360 <ferror@plt+0x25620>  // b.lo, b.ul, b.last
  426ce4:	nop
  426ce8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426cec:	add	x0, x0, #0x920
  426cf0:	bl	401cc0 <printf@plt>
  426cf4:	tbz	w20, #0, 426514 <ferror@plt+0x247d4>
  426cf8:	b	426bb0 <ferror@plt+0x24e70>
  426cfc:	ldr	x3, [x21]
  426d00:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426d04:	mov	x2, #0xb                   	// #11
  426d08:	add	x0, x0, #0x910
  426d0c:	mov	x1, #0x1                   	// #1
  426d10:	bl	401c10 <fwrite@plt>
  426d14:	tbz	w20, #0, 426514 <ferror@plt+0x247d4>
  426d18:	b	426bb0 <ferror@plt+0x24e70>
  426d1c:	ldr	x1, [sp, #152]
  426d20:	mov	w2, #0x5                   	// #5
  426d24:	mov	x0, #0x0                   	// #0
  426d28:	bl	401c70 <dcgettext@plt>
  426d2c:	bl	401cc0 <printf@plt>
  426d30:	b	4264cc <ferror@plt+0x2478c>
  426d34:	add	x1, x0, x1
  426d38:	mov	w0, #0x1e                  	// #30
  426d3c:	bl	404cb0 <ferror@plt+0x2f70>
  426d40:	b	4264cc <ferror@plt+0x2478c>
  426d44:	mov	w28, w27
  426d48:	ldr	x20, [x25, #1600]
  426d4c:	b	42673c <ferror@plt+0x249fc>
  426d50:	mov	w2, #0x5                   	// #5
  426d54:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426d58:	mov	x0, #0x0                   	// #0
  426d5c:	add	x1, x1, #0x7c0
  426d60:	bl	401c70 <dcgettext@plt>
  426d64:	mov	x19, x0
  426d68:	ldrh	w0, [x26, #82]
  426d6c:	bl	4031f8 <ferror@plt+0x14b8>
  426d70:	mov	x1, x0
  426d74:	mov	x0, x19
  426d78:	bl	401cc0 <printf@plt>
  426d7c:	b	4263d8 <ferror@plt+0x24698>
  426d80:	ldr	x1, [x26]
  426d84:	mov	x0, x26
  426d88:	bl	445b28 <ferror@plt+0x43de8>
  426d8c:	mov	w19, w0
  426d90:	ldr	w1, [x25, #2888]
  426d94:	cbz	w1, 426da8 <ferror@plt+0x25068>
  426d98:	mov	x0, x26
  426d9c:	bl	4253d0 <ferror@plt+0x23690>
  426da0:	cmp	w0, #0x0
  426da4:	csel	w28, w28, wzr, ne  // ne = any
  426da8:	cbz	w19, 426558 <ferror@plt+0x24818>
  426dac:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  426db0:	ldr	x19, [x0, #2872]
  426db4:	cbz	x19, 426558 <ferror@plt+0x24818>
  426db8:	ldr	x0, [x19]
  426dbc:	bl	416c68 <ferror@plt+0x14f28>
  426dc0:	cbz	w0, 426dd8 <ferror@plt+0x25098>
  426dc4:	ldr	w0, [x25, #2888]
  426dc8:	cbz	w0, 426ddc <ferror@plt+0x2509c>
  426dcc:	ldr	x0, [x19]
  426dd0:	bl	4253d0 <ferror@plt+0x23690>
  426dd4:	cbnz	w0, 426ddc <ferror@plt+0x2509c>
  426dd8:	mov	w28, #0x0                   	// #0
  426ddc:	ldr	x19, [x19, #16]
  426de0:	cbnz	x19, 426db8 <ferror@plt+0x25078>
  426de4:	b	426558 <ferror@plt+0x24818>
  426de8:	ldr	x20, [x28, #32]
  426dec:	cbnz	x20, 426ec8 <ferror@plt+0x25188>
  426df0:	str	wzr, [sp, #176]
  426df4:	ldr	w0, [sp, #152]
  426df8:	add	w0, w0, #0x1
  426dfc:	str	w0, [sp, #152]
  426e00:	b	426c54 <ferror@plt+0x24f14>
  426e04:	ldr	w0, [sp, #152]
  426e08:	ldr	w28, [sp, #216]
  426e0c:	cbnz	w0, 426e1c <ferror@plt+0x250dc>
  426e10:	mov	x0, x26
  426e14:	bl	421250 <ferror@plt+0x1f510>
  426e18:	str	w0, [sp, #176]
  426e1c:	ldr	w0, [sp, #176]
  426e20:	cmp	w0, #0x0
  426e24:	csel	w28, w28, wzr, ne  // ne = any
  426e28:	b	42658c <ferror@plt+0x2484c>
  426e2c:	mov	w2, #0x3                   	// #3
  426e30:	mov	x0, x26
  426e34:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426e38:	movk	w2, #0x7000, lsl #16
  426e3c:	add	x4, x4, #0x6f0
  426e40:	adrp	x3, 422000 <ferror@plt+0x202c0>
  426e44:	adrp	x1, 458000 <warn@@Base+0x116c0>
  426e48:	add	x3, x3, #0x9a8
  426e4c:	add	x1, x1, #0x9c0
  426e50:	bl	421710 <ferror@plt+0x1f9d0>
  426e54:	mov	w28, w0
  426e58:	ldr	x20, [x25, #1600]
  426e5c:	b	426734 <ferror@plt+0x249f4>
  426e60:	mov	w2, #0x3                   	// #3
  426e64:	mov	x0, x26
  426e68:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426e6c:	movk	w2, #0x7000, lsl #16
  426e70:	add	x4, x4, #0x5d0
  426e74:	adrp	x3, 422000 <ferror@plt+0x202c0>
  426e78:	adrp	x1, 458000 <warn@@Base+0x116c0>
  426e7c:	add	x3, x3, #0xcf8
  426e80:	add	x1, x1, #0x9b8
  426e84:	bl	421710 <ferror@plt+0x1f9d0>
  426e88:	mov	w28, w0
  426e8c:	ldr	x20, [x25, #1600]
  426e90:	b	426734 <ferror@plt+0x249f4>
  426e94:	mov	w2, #0x3                   	// #3
  426e98:	mov	x0, x26
  426e9c:	adrp	x4, 421000 <ferror@plt+0x1f2c0>
  426ea0:	movk	w2, #0x7000, lsl #16
  426ea4:	add	x4, x4, #0x6f0
  426ea8:	adrp	x3, 424000 <ferror@plt+0x222c0>
  426eac:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426eb0:	add	x3, x3, #0xa00
  426eb4:	add	x1, x1, #0xcc8
  426eb8:	bl	421710 <ferror@plt+0x1f9d0>
  426ebc:	mov	w28, w0
  426ec0:	ldr	x20, [x25, #1600]
  426ec4:	b	426734 <ferror@plt+0x249f4>
  426ec8:	ldr	x1, [sp, #224]
  426ecc:	mov	w2, #0x5                   	// #5
  426ed0:	ldr	x19, [x28, #24]
  426ed4:	mov	x0, #0x0                   	// #0
  426ed8:	bl	401c70 <dcgettext@plt>
  426edc:	mov	x6, x0
  426ee0:	mov	x5, x20
  426ee4:	mov	x3, x19
  426ee8:	add	x2, x26, #0x10
  426eec:	add	x1, x26, #0x8
  426ef0:	mov	x4, #0x1                   	// #1
  426ef4:	mov	x0, #0x0                   	// #0
  426ef8:	bl	405718 <ferror@plt+0x39d8>
  426efc:	str	x0, [sp, #160]
  426f00:	mov	x22, x0
  426f04:	cbz	x0, 426df0 <ferror@plt+0x250b0>
  426f08:	add	x23, x22, x20
  426f0c:	mov	w2, #0x5                   	// #5
  426f10:	adrp	x1, 457000 <warn@@Base+0x106c0>
  426f14:	mov	x0, #0x0                   	// #0
  426f18:	add	x1, x1, #0x950
  426f1c:	str	x23, [sp, #136]
  426f20:	bl	401c70 <dcgettext@plt>
  426f24:	mov	x2, x20
  426f28:	mov	x1, x19
  426f2c:	bl	401cc0 <printf@plt>
  426f30:	add	x0, x22, #0xd
  426f34:	cmp	x23, x0
  426f38:	b.ls	4295a0 <ferror@plt+0x27860>  // b.plast
  426f3c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426f40:	add	x0, x0, #0x9a8
  426f44:	adrp	x27, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  426f48:	add	x27, x27, #0x2a0
  426f4c:	str	x0, [sp, #200]
  426f50:	mov	w0, #0x1                   	// #1
  426f54:	str	w0, [sp, #208]
  426f58:	ldr	x23, [sp, #160]
  426f5c:	b	426f8c <ferror@plt+0x2524c>
  426f60:	ldr	x2, [sp, #144]
  426f64:	adrp	x0, 457000 <warn@@Base+0x106c0>
  426f68:	mov	x1, x20
  426f6c:	add	x0, x0, #0xb78
  426f70:	str	wzr, [sp, #208]
  426f74:	bl	401cc0 <printf@plt>
  426f78:	ldr	x1, [sp, #136]
  426f7c:	add	x0, x19, #0xd
  426f80:	cmp	x1, x0
  426f84:	b.ls	427344 <ferror@plt+0x25604>  // b.plast
  426f88:	mov	x23, x19
  426f8c:	ldr	x2, [x27]
  426f90:	add	x3, x23, #0xc
  426f94:	mov	w1, #0x4                   	// #4
  426f98:	add	x0, x23, #0x8
  426f9c:	str	x3, [sp, #168]
  426fa0:	blr	x2
  426fa4:	mov	x22, x0
  426fa8:	ldr	x2, [x27]
  426fac:	mov	w1, #0x4                   	// #4
  426fb0:	mov	x0, x23
  426fb4:	blr	x2
  426fb8:	mov	x20, x0
  426fbc:	ldr	x2, [x27]
  426fc0:	mov	w1, #0x4                   	// #4
  426fc4:	add	x0, x23, #0x4
  426fc8:	blr	x2
  426fcc:	str	x0, [sp, #144]
  426fd0:	ldr	x3, [sp, #168]
  426fd4:	add	x1, x20, #0x3
  426fd8:	ldr	x0, [sp, #160]
  426fdc:	and	x1, x1, #0xfffffffffffffffc
  426fe0:	add	x5, x3, x1
  426fe4:	cmp	x0, x5
  426fe8:	ldr	x0, [sp, #136]
  426fec:	ccmp	x0, x5, #0x0, ls  // ls = plast
  426ff0:	b.hi	42701c <ferror@plt+0x252dc>  // b.pmore
  426ff4:	ldr	x1, [sp, #200]
  426ff8:	mov	w2, #0x5                   	// #5
  426ffc:	mov	x0, #0x0                   	// #0
  427000:	str	x3, [sp, #192]
  427004:	bl	401c70 <dcgettext@plt>
  427008:	mov	x1, x20
  42700c:	bl	446940 <warn@@Base>
  427010:	ldr	x5, [sp, #168]
  427014:	mov	x20, #0x0                   	// #0
  427018:	ldr	x3, [sp, #192]
  42701c:	ldr	x0, [sp, #144]
  427020:	add	x19, x0, #0x3
  427024:	ldr	x0, [sp, #136]
  427028:	and	x19, x19, #0xfffffffffffffffc
  42702c:	add	x19, x5, x19
  427030:	cmp	x0, x19
  427034:	ldr	x0, [sp, #160]
  427038:	ccmp	x0, x19, #0x2, cs  // cs = hs, nlast
  42703c:	b.hi	427920 <ferror@plt+0x25be0>  // b.pmore
  427040:	ldr	x0, [sp, #136]
  427044:	add	x3, x3, x20
  427048:	cmp	x0, x3
  42704c:	b.cc	427300 <ferror@plt+0x255c0>  // b.lo, b.ul, b.last
  427050:	tbnz	x20, #63, 427300 <ferror@plt+0x255c0>
  427054:	cmp	w22, #0x4
  427058:	b.eq	42725c <ferror@plt+0x2551c>  // b.none
  42705c:	b.hi	427118 <ferror@plt+0x253d8>  // b.pmore
  427060:	cmp	w22, #0x2
  427064:	b.eq	42727c <ferror@plt+0x2553c>  // b.none
  427068:	cmp	w22, #0x3
  42706c:	b.ne	42714c <ferror@plt+0x2540c>  // b.any
  427070:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427074:	mov	w2, #0x5                   	// #5
  427078:	add	x1, x1, #0xaa8
  42707c:	mov	x0, #0x0                   	// #0
  427080:	str	x5, [sp, #168]
  427084:	bl	401c70 <dcgettext@plt>
  427088:	ldr	x5, [sp, #168]
  42708c:	mov	x1, x0
  427090:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  427094:	add	x0, x0, #0xbc8
  427098:	str	x5, [sp, #168]
  42709c:	bl	401cc0 <printf@plt>
  4270a0:	ldr	x1, [sp, #144]
  4270a4:	cmp	x1, #0x4
  4270a8:	b.ne	426f60 <ferror@plt+0x25220>  // b.any
  4270ac:	ldr	x2, [x27]
  4270b0:	ldr	x5, [sp, #168]
  4270b4:	mov	x0, x5
  4270b8:	blr	x2
  4270bc:	mov	x23, x0
  4270c0:	cbz	w0, 427380 <ferror@plt+0x25640>
  4270c4:	cmp	x22, #0x3
  4270c8:	b.eq	427454 <ferror@plt+0x25714>  // b.none
  4270cc:	b.hi	4271f4 <ferror@plt+0x254b4>  // b.pmore
  4270d0:	cmp	x22, #0x1
  4270d4:	b.eq	427480 <ferror@plt+0x25740>  // b.none
  4270d8:	cmp	x22, #0x2
  4270dc:	b.ne	427208 <ferror@plt+0x254c8>  // b.any
  4270e0:	cmp	w0, #0x1
  4270e4:	b.eq	427bcc <ferror@plt+0x25e8c>  // b.none
  4270e8:	cmp	w0, #0x2
  4270ec:	b.ne	427208 <ferror@plt+0x254c8>  // b.any
  4270f0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4270f4:	add	x1, x1, #0xb28
  4270f8:	mov	w2, #0x5                   	// #5
  4270fc:	mov	x0, #0x0                   	// #0
  427100:	bl	401c70 <dcgettext@plt>
  427104:	bl	401cc0 <printf@plt>
  427108:	b	426f78 <ferror@plt+0x25238>
  42710c:	ldr	x20, [x25, #1600]
  427110:	cbnz	x20, 426a1c <ferror@plt+0x24cdc>
  427114:	b	426734 <ferror@plt+0x249f4>
  427118:	cmp	w22, #0x5
  42711c:	b.eq	4272dc <ferror@plt+0x2559c>  // b.none
  427120:	cmp	w22, #0x6
  427124:	b.ne	4272a0 <ferror@plt+0x25560>  // b.any
  427128:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42712c:	mov	w2, #0x5                   	// #5
  427130:	add	x1, x1, #0xaf8
  427134:	mov	x0, #0x0                   	// #0
  427138:	str	x5, [sp, #168]
  42713c:	bl	401c70 <dcgettext@plt>
  427140:	mov	x1, x0
  427144:	ldr	x5, [sp, #168]
  427148:	b	427090 <ferror@plt+0x25350>
  42714c:	cmp	w22, #0x1
  427150:	b.ne	4272a0 <ferror@plt+0x25560>  // b.any
  427154:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427158:	mov	w2, #0x5                   	// #5
  42715c:	add	x1, x1, #0xa68
  427160:	mov	x0, #0x0                   	// #0
  427164:	str	x5, [sp, #168]
  427168:	bl	401c70 <dcgettext@plt>
  42716c:	mov	x1, x0
  427170:	ldr	x5, [sp, #168]
  427174:	b	427090 <ferror@plt+0x25350>
  427178:	cmp	x0, x19
  42717c:	b.eq	4278ec <ferror@plt+0x25bac>  // b.none
  427180:	b.hi	4271d8 <ferror@plt+0x25498>  // b.pmore
  427184:	cmp	x0, x21
  427188:	b.eq	4278e4 <ferror@plt+0x25ba4>  // b.none
  42718c:	mov	x1, #0x11                  	// #17
  427190:	movk	x1, #0x7000, lsl #16
  427194:	cmp	x0, x1
  427198:	b.ne	4271bc <ferror@plt+0x2547c>  // b.any
  42719c:	ldr	x0, [x20, #8]
  4271a0:	str	x0, [sp, #160]
  4271a4:	b	426a8c <ferror@plt+0x24d4c>
  4271a8:	cmp	x0, #0x2
  4271ac:	b.ne	426a8c <ferror@plt+0x24d4c>  // b.any
  4271b0:	ldr	x0, [x20, #8]
  4271b4:	str	x0, [sp, #176]
  4271b8:	b	426a8c <ferror@plt+0x24d4c>
  4271bc:	mov	x1, #0xb                   	// #11
  4271c0:	movk	x1, #0x7000, lsl #16
  4271c4:	cmp	x0, x1
  4271c8:	b.ne	426a8c <ferror@plt+0x24d4c>  // b.any
  4271cc:	ldr	x0, [x20, #8]
  4271d0:	str	x0, [sp, #136]
  4271d4:	b	426a8c <ferror@plt+0x24d4c>
  4271d8:	cmp	x0, x23
  4271dc:	b.eq	4278ac <ferror@plt+0x25b6c>  // b.none
  4271e0:	cmp	x0, x22
  4271e4:	b.ne	426a8c <ferror@plt+0x24d4c>  // b.any
  4271e8:	ldr	x0, [x20, #8]
  4271ec:	str	x0, [sp, #152]
  4271f0:	b	426a8c <ferror@plt+0x24d4c>
  4271f4:	sub	x4, x22, #0x4
  4271f8:	cmp	x4, #0x2
  4271fc:	b.hi	427208 <ferror@plt+0x254c8>  // b.pmore
  427200:	cmp	w0, #0x1
  427204:	b.eq	428ac0 <ferror@plt+0x26d80>  // b.none
  427208:	mov	w2, #0x5                   	// #5
  42720c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427210:	mov	x0, #0x0                   	// #0
  427214:	add	x1, x1, #0xb60
  427218:	bl	401c70 <dcgettext@plt>
  42721c:	mov	w1, w23
  427220:	bl	401cc0 <printf@plt>
  427224:	b	426f60 <ferror@plt+0x25220>
  427228:	ldr	w19, [x25, #1808]
  42722c:	mov	w4, #0x5                   	// #5
  427230:	adrp	x2, 457000 <warn@@Base+0x106c0>
  427234:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427238:	add	x2, x2, #0x818
  42723c:	add	x1, x1, #0x858
  427240:	mov	w3, w19
  427244:	mov	x0, #0x0                   	// #0
  427248:	bl	401c20 <dcngettext@plt>
  42724c:	ldr	x1, [x25, #1800]
  427250:	mov	w2, w19
  427254:	bl	401cc0 <printf@plt>
  427258:	b	426410 <ferror@plt+0x246d0>
  42725c:	ldr	x1, [sp, #232]
  427260:	mov	w2, #0x5                   	// #5
  427264:	mov	x0, #0x0                   	// #0
  427268:	str	x5, [sp, #168]
  42726c:	bl	401c70 <dcgettext@plt>
  427270:	mov	x1, x0
  427274:	ldr	x5, [sp, #168]
  427278:	b	427090 <ferror@plt+0x25350>
  42727c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427280:	mov	w2, #0x5                   	// #5
  427284:	add	x1, x1, #0xa88
  427288:	mov	x0, #0x0                   	// #0
  42728c:	str	x5, [sp, #168]
  427290:	bl	401c70 <dcgettext@plt>
  427294:	mov	x1, x0
  427298:	ldr	x5, [sp, #168]
  42729c:	b	427090 <ferror@plt+0x25350>
  4272a0:	add	x23, x24, #0x130
  4272a4:	mov	w2, #0x5                   	// #5
  4272a8:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4272ac:	mov	x0, #0x0                   	// #0
  4272b0:	add	x1, x1, #0x3c0
  4272b4:	str	x5, [sp, #168]
  4272b8:	bl	401c70 <dcgettext@plt>
  4272bc:	mov	x2, x0
  4272c0:	mov	x1, #0x40                  	// #64
  4272c4:	mov	w3, w22
  4272c8:	mov	x0, x23
  4272cc:	bl	4019e0 <snprintf@plt>
  4272d0:	mov	x1, x23
  4272d4:	ldr	x5, [sp, #168]
  4272d8:	b	427090 <ferror@plt+0x25350>
  4272dc:	mov	w2, w22
  4272e0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4272e4:	mov	x0, #0x0                   	// #0
  4272e8:	add	x1, x1, #0xae8
  4272ec:	str	x5, [sp, #168]
  4272f0:	bl	401c70 <dcgettext@plt>
  4272f4:	mov	x1, x0
  4272f8:	ldr	x5, [sp, #168]
  4272fc:	b	427090 <ferror@plt+0x25350>
  427300:	mov	w2, #0x5                   	// #5
  427304:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427308:	mov	x0, #0x0                   	// #0
  42730c:	add	x1, x1, #0xa38
  427310:	bl	401c70 <dcgettext@plt>
  427314:	ldr	x1, [sp, #160]
  427318:	sub	x1, x19, x1
  42731c:	bl	446940 <warn@@Base>
  427320:	mov	w2, #0x5                   	// #5
  427324:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427328:	mov	x0, #0x0                   	// #0
  42732c:	add	x1, x1, #0xa08
  427330:	bl	401c70 <dcgettext@plt>
  427334:	ldr	x3, [sp, #144]
  427338:	mov	x2, x20
  42733c:	mov	x1, x22
  427340:	bl	446940 <warn@@Base>
  427344:	ldr	x0, [sp, #160]
  427348:	bl	401bc0 <free@plt>
  42734c:	ldr	w0, [sp, #208]
  427350:	cbnz	w0, 426df4 <ferror@plt+0x250b4>
  427354:	b	426df0 <ferror@plt+0x250b0>
  427358:	mov	w27, w28
  42735c:	b	4266dc <ferror@plt+0x2499c>
  427360:	add	x1, x3, x0
  427364:	mov	w0, #0xa                   	// #10
  427368:	bl	404cb0 <ferror@plt+0x2f70>
  42736c:	ldr	x1, [x21]
  427370:	mov	w0, #0x20                  	// #32
  427374:	bl	401990 <putc@plt>
  427378:	tbz	w20, #0, 426514 <ferror@plt+0x247d4>
  42737c:	b	426bb0 <ferror@plt+0x24e70>
  427380:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427384:	add	x1, x1, #0xb08
  427388:	mov	w2, #0x5                   	// #5
  42738c:	mov	x0, #0x0                   	// #0
  427390:	bl	401c70 <dcgettext@plt>
  427394:	bl	401cc0 <printf@plt>
  427398:	b	426f78 <ferror@plt+0x25238>
  42739c:	ldr	x0, [x26, #112]
  4273a0:	cbz	x0, 426d44 <ferror@plt+0x25004>
  4273a4:	mov	x0, x26
  4273a8:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4273ac:	add	x1, x1, #0x9c8
  4273b0:	bl	409190 <ferror@plt+0x7450>
  4273b4:	mov	x19, x0
  4273b8:	cbz	x0, 426d44 <ferror@plt+0x25004>
  4273bc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4273c0:	add	x0, x0, #0x9d8
  4273c4:	bl	401b70 <puts@plt>
  4273c8:	ldr	x20, [x19, #32]
  4273cc:	mov	w2, #0x5                   	// #5
  4273d0:	ldr	x19, [x19, #24]
  4273d4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4273d8:	mov	x0, #0x0                   	// #0
  4273dc:	add	x1, x1, #0x9f8
  4273e0:	bl	401c70 <dcgettext@plt>
  4273e4:	mov	x6, x0
  4273e8:	mov	x5, x20
  4273ec:	mov	x3, x19
  4273f0:	add	x2, x26, #0x10
  4273f4:	add	x1, x26, #0x8
  4273f8:	mov	x4, #0x1                   	// #1
  4273fc:	mov	x0, #0x0                   	// #0
  427400:	bl	405718 <ferror@plt+0x39d8>
  427404:	cbz	x0, 428bf8 <ferror@plt+0x26eb8>
  427408:	ldr	w0, [x0]
  42740c:	mov	w28, w27
  427410:	and	w0, w0, #0x3
  427414:	cmp	w0, #0x2
  427418:	b.eq	428bdc <ferror@plt+0x26e9c>  // b.none
  42741c:	cmp	w0, #0x3
  427420:	b.eq	4287b8 <ferror@plt+0x26a78>  // b.none
  427424:	cmp	w0, #0x1
  427428:	b.eq	4287a4 <ferror@plt+0x26a64>  // b.none
  42742c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  427430:	add	x0, x0, #0xa10
  427434:	bl	401b70 <puts@plt>
  427438:	ldr	x20, [x25, #1600]
  42743c:	b	42673c <ferror@plt+0x249fc>
  427440:	mov	w2, #0xfff5                	// #65525
  427444:	adrp	x4, 423000 <ferror@plt+0x212c0>
  427448:	movk	w2, #0x6fff, lsl #16
  42744c:	add	x4, x4, #0x178
  427450:	b	42671c <ferror@plt+0x249dc>
  427454:	cmp	w0, #0x1
  427458:	b.eq	427bb0 <ferror@plt+0x25e70>  // b.none
  42745c:	cmp	w0, #0x2
  427460:	b.ne	427208 <ferror@plt+0x254c8>  // b.any
  427464:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427468:	add	x1, x1, #0xb48
  42746c:	mov	w2, #0x5                   	// #5
  427470:	mov	x0, #0x0                   	// #0
  427474:	bl	401c70 <dcgettext@plt>
  427478:	bl	401cc0 <printf@plt>
  42747c:	b	426f78 <ferror@plt+0x25238>
  427480:	cmp	w0, #0x1
  427484:	b.eq	427904 <ferror@plt+0x25bc4>  // b.none
  427488:	cmp	w0, #0x2
  42748c:	b.ne	427208 <ferror@plt+0x254c8>  // b.any
  427490:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  427494:	add	x1, x1, #0xee0
  427498:	mov	w2, #0x5                   	// #5
  42749c:	mov	x0, #0x0                   	// #0
  4274a0:	bl	401c70 <dcgettext@plt>
  4274a4:	bl	401cc0 <printf@plt>
  4274a8:	b	426f78 <ferror@plt+0x25238>
  4274ac:	ldr	x0, [sp, #224]
  4274b0:	cmp	x0, #0x0
  4274b4:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  4274b8:	b.eq	4274c4 <ferror@plt+0x25784>  // b.none
  4274bc:	ldr	w0, [x25, #1776]
  4274c0:	cbnz	w0, 42885c <ferror@plt+0x26b1c>
  4274c4:	ldr	x0, [sp, #232]
  4274c8:	cbz	x0, 427698 <ferror@plt+0x25958>
  4274cc:	ldr	x7, [x26, #112]
  4274d0:	ldr	w0, [x26, #100]
  4274d4:	cbz	x7, 4287cc <ferror@plt+0x26a8c>
  4274d8:	cbz	w0, 4287cc <ferror@plt+0x26a8c>
  4274dc:	sub	w0, w0, #0x1
  4274e0:	add	x1, x7, #0x50
  4274e4:	mov	w3, #0x50                  	// #80
  4274e8:	mov	w2, #0xd                   	// #13
  4274ec:	mov	x22, x7
  4274f0:	movk	w2, #0x7000, lsl #16
  4274f4:	umaddl	x0, w0, w3, x1
  4274f8:	b	427508 <ferror@plt+0x257c8>
  4274fc:	add	x22, x22, #0x50
  427500:	cmp	x22, x0
  427504:	b.eq	4287cc <ferror@plt+0x26a8c>  // b.none
  427508:	ldr	w1, [x22, #4]
  42750c:	cmp	w1, w2
  427510:	b.ne	4274fc <ferror@plt+0x257bc>  // b.any
  427514:	ldr	x19, [x22, #32]
  427518:	cmp	x19, #0x7
  42751c:	b.ls	428b28 <ferror@plt+0x26de8>  // b.plast
  427520:	mov	w2, #0x5                   	// #5
  427524:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427528:	mov	x0, #0x0                   	// #0
  42752c:	add	x1, x1, #0x2d0
  427530:	bl	401c70 <dcgettext@plt>
  427534:	mov	x6, x0
  427538:	ldr	x3, [sp, #232]
  42753c:	mov	x5, x19
  427540:	add	x2, x26, #0x10
  427544:	add	x1, x26, #0x8
  427548:	mov	x4, #0x1                   	// #1
  42754c:	mov	x0, #0x0                   	// #0
  427550:	bl	405718 <ferror@plt+0x39d8>
  427554:	str	x0, [sp, #184]
  427558:	cbz	x0, 428b20 <ferror@plt+0x26de0>
  42755c:	ldr	x0, [x22, #32]
  427560:	mov	x1, #0x10                  	// #16
  427564:	lsr	x0, x0, #3
  427568:	bl	43e188 <ferror@plt+0x3c448>
  42756c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427570:	add	x1, x1, #0x2d8
  427574:	cbz	x0, 429588 <ferror@plt+0x27848>
  427578:	ldr	x4, [x22, #32]
  42757c:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  427580:	mov	x2, #0x0                   	// #0
  427584:	mov	x20, x0
  427588:	add	x23, x23, #0x2a0
  42758c:	mov	x19, x2
  427590:	mov	w24, #0x0                   	// #0
  427594:	str	x26, [sp, #224]
  427598:	mov	x26, x0
  42759c:	str	w28, [sp, #232]
  4275a0:	mov	x28, x4
  4275a4:	b	4275d0 <ferror@plt+0x25890>
  4275a8:	ldr	x0, [x22, #32]
  4275ac:	add	x19, x19, w1, uxtb
  4275b0:	cmp	x19, x0
  4275b4:	b.hi	427634 <ferror@plt+0x258f4>  // b.pmore
  4275b8:	sub	x0, x0, #0x8
  4275bc:	add	x20, x20, #0x10
  4275c0:	cmp	x19, x0
  4275c4:	add	w21, w24, #0x1
  4275c8:	b.hi	428d7c <ferror@plt+0x2703c>  // b.pmore
  4275cc:	mov	w24, w21
  4275d0:	ldr	x2, [x23]
  4275d4:	mov	w1, #0x1                   	// #1
  4275d8:	ldr	x0, [sp, #184]
  4275dc:	add	x21, x0, x19
  4275e0:	mov	x0, x21
  4275e4:	blr	x2
  4275e8:	strb	w0, [x20]
  4275ec:	mov	w1, #0x1                   	// #1
  4275f0:	add	x0, x21, #0x1
  4275f4:	ldr	x2, [x23]
  4275f8:	blr	x2
  4275fc:	strb	w0, [x20, #1]
  427600:	mov	w1, #0x2                   	// #2
  427604:	add	x0, x21, #0x2
  427608:	ldr	x2, [x23]
  42760c:	blr	x2
  427610:	ldr	x2, [x23]
  427614:	strh	w0, [x20, #2]
  427618:	mov	w1, #0x4                   	// #4
  42761c:	add	x0, x21, #0x4
  427620:	blr	x2
  427624:	str	x0, [x20, #8]
  427628:	ldrb	w1, [x20, #1]
  42762c:	cmp	w1, #0x7
  427630:	b.hi	4275a8 <ferror@plt+0x25868>  // b.pmore
  427634:	mov	w2, #0x5                   	// #5
  427638:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42763c:	mov	x0, #0x0                   	// #0
  427640:	add	x1, x1, #0x310
  427644:	ldr	x26, [sp, #224]
  427648:	bl	401c70 <dcgettext@plt>
  42764c:	ldrb	w1, [x20, #1]
  427650:	mov	w28, #0x0                   	// #0
  427654:	bl	446368 <error@@Base>
  427658:	ldr	x20, [x25, #1600]
  42765c:	b	42673c <ferror@plt+0x249fc>
  427660:	ldr	x1, [x21]
  427664:	mov	w0, #0xa                   	// #10
  427668:	bl	4019a0 <fputc@plt>
  42766c:	ldr	x2, [sp, #224]
  427670:	mov	w0, w24
  427674:	ldurb	w1, [x19, #-15]
  427678:	add	x1, x2, x1
  42767c:	str	x1, [sp, #224]
  427680:	sub	w24, w24, #0x1
  427684:	mov	x19, x20
  427688:	cmp	w0, #0x0
  42768c:	b.gt	428df0 <ferror@plt+0x270b0>
  427690:	ldr	x0, [sp, #184]
  427694:	bl	401bc0 <free@plt>
  427698:	ldr	x0, [sp, #192]
  42769c:	cmp	x0, #0x0
  4276a0:	ldr	x0, [sp, #136]
  4276a4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4276a8:	b.eq	427bf4 <ferror@plt+0x25eb4>  // b.none
  4276ac:	ldr	x0, [x25, #1592]
  4276b0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4276b4:	add	x1, x1, #0x5e0
  4276b8:	cbz	x0, 429588 <ferror@plt+0x27848>
  4276bc:	ldr	x0, [x26, #16]
  4276c0:	ldr	x1, [sp, #136]
  4276c4:	cmp	x0, x1, lsl #3
  4276c8:	b.cc	428bb4 <ferror@plt+0x26e74>  // b.lo, b.ul, b.last
  4276cc:	ldr	x0, [sp, #136]
  4276d0:	mov	x1, #0x8                   	// #8
  4276d4:	bl	43e188 <ferror@plt+0x3c448>
  4276d8:	mov	x19, x0
  4276dc:	cbz	x0, 429580 <ferror@plt+0x27840>
  4276e0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4276e4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4276e8:	add	x20, x26, #0x8
  4276ec:	add	x21, x26, #0x10
  4276f0:	ldr	w0, [x0, #1056]
  4276f4:	add	x1, x1, #0x680
  4276f8:	mov	w2, #0x5                   	// #5
  4276fc:	cbz	w0, 4287f0 <ferror@plt+0x26ab0>
  427700:	mov	x0, #0x0                   	// #0
  427704:	bl	401c70 <dcgettext@plt>
  427708:	ldr	x4, [sp, #136]
  42770c:	mov	x6, x0
  427710:	ldr	x3, [sp, #192]
  427714:	mov	x1, x20
  427718:	mov	x2, x21
  42771c:	mov	x5, #0x4                   	// #4
  427720:	mov	x0, #0x0                   	// #0
  427724:	bl	405718 <ferror@plt+0x39d8>
  427728:	mov	x20, x0
  42772c:	cbz	x0, 428bf8 <ferror@plt+0x26eb8>
  427730:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  427734:	mov	x22, x0
  427738:	add	x23, x23, #0x2a0
  42773c:	mov	x21, #0x0                   	// #0
  427740:	ldr	x2, [x23]
  427744:	mov	x0, x22
  427748:	mov	w1, #0x4                   	// #4
  42774c:	add	x22, x22, #0x4
  427750:	blr	x2
  427754:	str	x0, [x19, x21, lsl #3]
  427758:	ldr	x0, [sp, #136]
  42775c:	add	x21, x21, #0x1
  427760:	cmp	x21, x0
  427764:	b.cc	427740 <ferror@plt+0x25a00>  // b.lo, b.ul, b.last
  427768:	mov	x0, x20
  42776c:	bl	401bc0 <free@plt>
  427770:	ldr	x20, [sp, #136]
  427774:	adrp	x2, 458000 <warn@@Base+0x116c0>
  427778:	add	x2, x2, #0x690
  42777c:	mov	w4, #0x5                   	// #5
  427780:	mov	x3, x20
  427784:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427788:	mov	x0, #0x0                   	// #0
  42778c:	add	x1, x1, #0x6c0
  427790:	bl	401c20 <dcngettext@plt>
  427794:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  427798:	mov	x1, x20
  42779c:	bl	401cc0 <printf@plt>
  4277a0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4277a4:	add	x1, x1, #0x6f0
  4277a8:	mov	w2, #0x5                   	// #5
  4277ac:	adrp	x24, 458000 <warn@@Base+0x116c0>
  4277b0:	adrp	x23, 458000 <warn@@Base+0x116c0>
  4277b4:	adrp	x22, 458000 <warn@@Base+0x116c0>
  4277b8:	mov	x0, #0x0                   	// #0
  4277bc:	add	x21, x21, #0x410
  4277c0:	bl	401c70 <dcgettext@plt>
  4277c4:	add	x24, x24, #0x718
  4277c8:	bl	401b70 <puts@plt>
  4277cc:	add	x23, x23, #0x740
  4277d0:	add	x22, x22, #0x728
  4277d4:	mov	x20, #0x0                   	// #0
  4277d8:	str	x26, [sp, #184]
  4277dc:	b	427810 <ferror@plt+0x25ad0>
  4277e0:	mov	x1, x22
  4277e4:	mov	w2, #0x5                   	// #5
  4277e8:	mov	x0, #0x0                   	// #0
  4277ec:	bl	401c70 <dcgettext@plt>
  4277f0:	bl	401cc0 <printf@plt>
  4277f4:	ldr	x1, [x21]
  4277f8:	mov	w0, #0xa                   	// #10
  4277fc:	add	x20, x20, #0x1
  427800:	bl	401990 <putc@plt>
  427804:	ldr	x0, [sp, #136]
  427808:	cmp	x20, x0
  42780c:	b.cs	427be8 <ferror@plt+0x25ea8>  // b.hs, b.nlast
  427810:	ldr	x2, [x19, x20, lsl #3]
  427814:	mov	x1, x20
  427818:	mov	x0, x24
  42781c:	bl	401cc0 <printf@plt>
  427820:	ldr	x0, [x19, x20, lsl #3]
  427824:	ldr	x1, [x25, #1584]
  427828:	cmp	x0, x1
  42782c:	b.cs	4277e0 <ferror@plt+0x25aa0>  // b.hs, b.nlast
  427830:	ldr	x2, [x25, #1592]
  427834:	lsl	x0, x0, #5
  427838:	mov	w1, #0x5                   	// #5
  42783c:	add	x26, x2, x0
  427840:	ldr	x0, [x2, x0]
  427844:	bl	4040e0 <ferror@plt+0x23a0>
  427848:	ldr	x1, [x21]
  42784c:	mov	w0, #0x20                  	// #32
  427850:	bl	401990 <putc@plt>
  427854:	ldr	x1, [x25, #1120]
  427858:	cbz	x1, 42786c <ferror@plt+0x25b2c>
  42785c:	ldr	x0, [x26, #16]
  427860:	ldr	x2, [x25, #1128]
  427864:	cmp	x0, x2
  427868:	b.cc	428ab0 <ferror@plt+0x26d70>  // b.lo, b.ul, b.last
  42786c:	mov	x1, x23
  427870:	mov	w2, #0x5                   	// #5
  427874:	mov	x0, #0x0                   	// #0
  427878:	bl	401c70 <dcgettext@plt>
  42787c:	ldr	x1, [x26, #16]
  427880:	bl	401cc0 <printf@plt>
  427884:	b	4277f4 <ferror@plt+0x25ab4>
  427888:	ldr	x1, [x20, #8]
  42788c:	ldr	x0, [sp, #136]
  427890:	lsl	x2, x0, #2
  427894:	mov	x0, x26
  427898:	bl	409c10 <ferror@plt+0x7ed0>
  42789c:	str	x0, [sp, #192]
  4278a0:	mov	x3, #0xa                   	// #10
  4278a4:	movk	x3, #0x7000, lsl #16
  4278a8:	b	426a8c <ferror@plt+0x24d4c>
  4278ac:	ldr	x1, [x20, #8]
  4278b0:	mov	x0, x26
  4278b4:	mov	x2, #0x0                   	// #0
  4278b8:	bl	409c10 <ferror@plt+0x7ed0>
  4278bc:	str	x0, [sp, #232]
  4278c0:	mov	x3, #0xa                   	// #10
  4278c4:	movk	x3, #0x7000, lsl #16
  4278c8:	b	426a8c <ferror@plt+0x24d4c>
  4278cc:	ldr	x0, [x20, #8]
  4278d0:	str	x0, [sp, #208]
  4278d4:	b	426a8c <ferror@plt+0x24d4c>
  4278d8:	ldr	x0, [x20, #8]
  4278dc:	str	x0, [sp, #144]
  4278e0:	b	426a8c <ferror@plt+0x24d4c>
  4278e4:	ldr	x24, [x20, #8]
  4278e8:	b	426a8c <ferror@plt+0x24d4c>
  4278ec:	ldr	x0, [x20, #8]
  4278f0:	str	x0, [sp, #168]
  4278f4:	b	426a8c <ferror@plt+0x24d4c>
  4278f8:	ldr	x0, [x20, #8]
  4278fc:	str	x0, [sp, #216]
  427900:	b	426a8c <ferror@plt+0x24d4c>
  427904:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427908:	add	x1, x1, #0xa0
  42790c:	mov	w2, #0x5                   	// #5
  427910:	mov	x0, #0x0                   	// #0
  427914:	bl	401c70 <dcgettext@plt>
  427918:	bl	401cc0 <printf@plt>
  42791c:	b	426f78 <ferror@plt+0x25238>
  427920:	mov	w2, #0x5                   	// #5
  427924:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427928:	mov	x0, #0x0                   	// #0
  42792c:	add	x1, x1, #0x9d8
  427930:	bl	401c70 <dcgettext@plt>
  427934:	ldr	x1, [sp, #160]
  427938:	sub	x1, x23, x1
  42793c:	b	42731c <ferror@plt+0x255dc>
  427940:	ldr	x19, [x27, #32]
  427944:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  427948:	movk	x0, #0xcccd
  42794c:	mov	w4, #0x5                   	// #5
  427950:	ldr	x3, [x20, #32]
  427954:	umulh	x19, x19, x0
  427958:	str	x3, [sp, #176]
  42795c:	adrp	x2, 457000 <warn@@Base+0x106c0>
  427960:	add	x2, x2, #0xc08
  427964:	mov	x0, #0x0                   	// #0
  427968:	lsr	x19, x19, #4
  42796c:	mov	x1, x2
  427970:	mov	x3, x19
  427974:	bl	401c20 <dcngettext@plt>
  427978:	mov	x2, x27
  42797c:	mov	x20, x0
  427980:	add	x1, x26, #0x88
  427984:	add	x0, x26, #0x80
  427988:	bl	4050f8 <ferror@plt+0x33b8>
  42798c:	mov	x1, x0
  427990:	mov	x2, x19
  427994:	mov	x0, x20
  427998:	bl	401cc0 <printf@plt>
  42799c:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4279a0:	add	x1, x1, #0xc40
  4279a4:	mov	w2, #0x5                   	// #5
  4279a8:	mov	x0, #0x0                   	// #0
  4279ac:	bl	401c70 <dcgettext@plt>
  4279b0:	bl	401b70 <puts@plt>
  4279b4:	ldr	x0, [x27, #32]
  4279b8:	cmp	x0, #0x13
  4279bc:	b.ls	427b98 <ferror@plt+0x25e58>  // b.plast
  4279c0:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4279c4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4279c8:	add	x0, x0, #0xc60
  4279cc:	add	x19, x1, #0x2a0
  4279d0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4279d4:	add	x1, x1, #0xc88
  4279d8:	stp	x1, x0, [sp, #224]
  4279dc:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4279e0:	add	x0, x0, #0x268
  4279e4:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4279e8:	add	x1, x1, #0xca8
  4279ec:	stp	x0, x1, [sp, #192]
  4279f0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4279f4:	add	x0, x0, #0xc38
  4279f8:	str	x0, [sp, #208]
  4279fc:	add	x0, sp, #0x138
  427a00:	mov	x20, x21
  427a04:	str	x22, [sp, #160]
  427a08:	str	x0, [sp, #216]
  427a0c:	mov	x0, #0x0                   	// #0
  427a10:	mov	x22, x0
  427a14:	str	x21, [sp, #240]
  427a18:	str	w28, [sp, #248]
  427a1c:	str	x26, [sp, #256]
  427a20:	b	427a7c <ferror@plt+0x25d3c>
  427a24:	ldr	x0, [sp, #176]
  427a28:	cmp	x0, x8
  427a2c:	b.ls	427b58 <ferror@plt+0x25e18>  // b.plast
  427a30:	ldr	x0, [sp, #160]
  427a34:	add	x1, x0, x8
  427a38:	adrp	x0, 457000 <warn@@Base+0x106c0>
  427a3c:	add	x0, x0, #0xc90
  427a40:	bl	401cc0 <printf@plt>
  427a44:	ldr	x0, [sp, #200]
  427a48:	add	x1, sp, #0x140
  427a4c:	mov	x4, x28
  427a50:	mov	x3, x26
  427a54:	mov	x2, x21
  427a58:	add	x22, x22, #0x1
  427a5c:	bl	401cc0 <printf@plt>
  427a60:	add	x20, x20, #0x14
  427a64:	ldr	x0, [x27, #32]
  427a68:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  427a6c:	movk	x1, #0xcccd
  427a70:	umulh	x0, x0, x1
  427a74:	cmp	x22, x0, lsr #4
  427a78:	b.cs	427b88 <ferror@plt+0x25e48>  // b.hs, b.nlast
  427a7c:	ldr	x2, [x19]
  427a80:	mov	w1, #0x4                   	// #4
  427a84:	mov	x0, x20
  427a88:	blr	x2
  427a8c:	mov	x8, x0
  427a90:	ldr	x2, [x19]
  427a94:	mov	w1, #0x4                   	// #4
  427a98:	add	x0, x20, #0x4
  427a9c:	str	x8, [sp, #168]
  427aa0:	blr	x2
  427aa4:	str	x0, [sp, #312]
  427aa8:	ldr	x2, [x19]
  427aac:	mov	w1, #0x4                   	// #4
  427ab0:	add	x0, x20, #0x8
  427ab4:	blr	x2
  427ab8:	mov	x21, x0
  427abc:	ldr	x2, [x19]
  427ac0:	mov	w1, #0x4                   	// #4
  427ac4:	add	x0, x20, #0xc
  427ac8:	blr	x2
  427acc:	mov	x26, x0
  427ad0:	ldr	x2, [x19]
  427ad4:	mov	w1, #0x4                   	// #4
  427ad8:	add	x0, x20, #0x10
  427adc:	blr	x2
  427ae0:	mov	x28, x0
  427ae4:	ldr	x0, [sp, #216]
  427ae8:	bl	401ab0 <gmtime@plt>
  427aec:	mov	x9, x0
  427af0:	ldr	x2, [sp, #232]
  427af4:	mov	x1, #0x80                  	// #128
  427af8:	ldp	w5, w4, [x9, #12]
  427afc:	add	x0, sp, #0x140
  427b00:	ldp	w7, w6, [x9, #4]
  427b04:	add	w4, w4, #0x1
  427b08:	ldr	w3, [x9, #20]
  427b0c:	ldr	w9, [x9]
  427b10:	str	w9, [sp]
  427b14:	add	w3, w3, #0x76c
  427b18:	bl	4019e0 <snprintf@plt>
  427b1c:	ldr	x0, [sp, #224]
  427b20:	mov	x1, x22
  427b24:	bl	401cc0 <printf@plt>
  427b28:	ldr	x0, [sp, #192]
  427b2c:	ldr	x8, [sp, #168]
  427b30:	ldr	w0, [x0]
  427b34:	cbnz	w0, 427a24 <ferror@plt+0x25ce4>
  427b38:	ldr	x0, [sp, #176]
  427b3c:	cmp	x0, x8
  427b40:	b.ls	427b70 <ferror@plt+0x25e30>  // b.plast
  427b44:	ldr	x0, [sp, #160]
  427b48:	add	x1, x0, x8
  427b4c:	ldr	x0, [sp, #152]
  427b50:	bl	401cc0 <printf@plt>
  427b54:	b	427a44 <ferror@plt+0x25d04>
  427b58:	ldr	x1, [sp, #208]
  427b5c:	mov	w2, #0x5                   	// #5
  427b60:	mov	x0, #0x0                   	// #0
  427b64:	bl	401c70 <dcgettext@plt>
  427b68:	mov	x1, x0
  427b6c:	b	427a38 <ferror@plt+0x25cf8>
  427b70:	ldr	x1, [sp, #208]
  427b74:	mov	w2, #0x5                   	// #5
  427b78:	mov	x0, #0x0                   	// #0
  427b7c:	bl	401c70 <dcgettext@plt>
  427b80:	mov	x1, x0
  427b84:	b	427b4c <ferror@plt+0x25e0c>
  427b88:	ldr	w28, [sp, #248]
  427b8c:	ldr	x22, [sp, #160]
  427b90:	ldr	x21, [sp, #240]
  427b94:	ldr	x26, [sp, #256]
  427b98:	mov	x0, x21
  427b9c:	bl	401bc0 <free@plt>
  427ba0:	mov	x0, x22
  427ba4:	bl	401bc0 <free@plt>
  427ba8:	ldr	w1, [x26, #100]
  427bac:	b	4265d0 <ferror@plt+0x24890>
  427bb0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427bb4:	add	x1, x1, #0xb38
  427bb8:	mov	w2, #0x5                   	// #5
  427bbc:	mov	x0, #0x0                   	// #0
  427bc0:	bl	401c70 <dcgettext@plt>
  427bc4:	bl	401cc0 <printf@plt>
  427bc8:	b	426f78 <ferror@plt+0x25238>
  427bcc:	adrp	x1, 457000 <warn@@Base+0x106c0>
  427bd0:	add	x1, x1, #0xb18
  427bd4:	mov	w2, #0x5                   	// #5
  427bd8:	mov	x0, #0x0                   	// #0
  427bdc:	bl	401c70 <dcgettext@plt>
  427be0:	bl	401cc0 <printf@plt>
  427be4:	b	426f78 <ferror@plt+0x25238>
  427be8:	mov	x0, x19
  427bec:	ldr	x26, [sp, #184]
  427bf0:	bl	401bc0 <free@plt>
  427bf4:	ldr	x0, [sp, #144]
  427bf8:	cmp	x0, #0x0
  427bfc:	ldr	x0, [sp, #216]
  427c00:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  427c04:	b.eq	427e4c <ferror@plt+0x2610c>  // b.none
  427c08:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  427c0c:	ldr	w0, [x0, #1056]
  427c10:	cbnz	w0, 428ba8 <ferror@plt+0x26e68>
  427c14:	mov	x7, #0x8                   	// #8
  427c18:	mov	w22, w7
  427c1c:	ldr	x1, [sp, #144]
  427c20:	ldr	x0, [sp, #216]
  427c24:	madd	x0, x7, x0, x1
  427c28:	str	x0, [sp, #136]
  427c2c:	ldr	x0, [sp, #160]
  427c30:	ldr	x1, [sp, #168]
  427c34:	cmp	x0, x1
  427c38:	b.cc	429958 <ferror@plt+0x27c18>  // b.lo, b.ul, b.last
  427c3c:	ldp	x0, x1, [sp, #160]
  427c40:	str	x7, [sp, #232]
  427c44:	sub	x0, x0, x1
  427c48:	ldr	x1, [sp, #136]
  427c4c:	mul	x0, x0, x7
  427c50:	adds	x20, x1, x0
  427c54:	b.cs	429930 <ferror@plt+0x27bf0>  // b.hs, b.nlast
  427c58:	ldr	x24, [sp, #144]
  427c5c:	mov	x0, x26
  427c60:	lsl	w23, w22, #1
  427c64:	sub	x20, x20, x24
  427c68:	mov	x1, x24
  427c6c:	mov	x2, x20
  427c70:	bl	409c10 <ferror@plt+0x7ed0>
  427c74:	mov	w2, #0x5                   	// #5
  427c78:	mov	x19, x0
  427c7c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427c80:	mov	x0, #0x0                   	// #0
  427c84:	add	x1, x1, #0x108
  427c88:	bl	401c70 <dcgettext@plt>
  427c8c:	mov	x4, x20
  427c90:	mov	x3, x19
  427c94:	mov	x5, #0x1                   	// #1
  427c98:	mov	x6, x0
  427c9c:	add	x2, x26, #0x10
  427ca0:	add	x1, x26, #0x8
  427ca4:	mov	x0, #0x0                   	// #0
  427ca8:	bl	405718 <ferror@plt+0x39d8>
  427cac:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427cb0:	add	x1, x1, #0x7c8
  427cb4:	mov	w2, #0x5                   	// #5
  427cb8:	mov	x21, x0
  427cbc:	mov	x0, #0x0                   	// #0
  427cc0:	bl	401c70 <dcgettext@plt>
  427cc4:	bl	401cc0 <printf@plt>
  427cc8:	add	x20, x21, x20
  427ccc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427cd0:	add	x1, x1, #0x138
  427cd4:	mov	w2, #0x5                   	// #5
  427cd8:	mov	x0, #0x0                   	// #0
  427cdc:	bl	401c70 <dcgettext@plt>
  427ce0:	bl	401cc0 <printf@plt>
  427ce4:	str	x24, [sp, #144]
  427ce8:	mov	w1, #0x6                   	// #6
  427cec:	mov	x0, #0x7ff0                	// #32752
  427cf0:	add	x0, x24, x0
  427cf4:	bl	4040e0 <ferror@plt+0x23a0>
  427cf8:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  427cfc:	add	x0, x0, #0x898
  427d00:	bl	401b70 <puts@plt>
  427d04:	adrp	x24, 458000 <warn@@Base+0x116c0>
  427d08:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427d0c:	add	x1, x1, #0x150
  427d10:	mov	w2, #0x5                   	// #5
  427d14:	mov	x0, #0x0                   	// #0
  427d18:	bl	401c70 <dcgettext@plt>
  427d1c:	add	x24, x24, #0x7f0
  427d20:	bl	401cc0 <printf@plt>
  427d24:	mov	w2, #0x5                   	// #5
  427d28:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427d2c:	mov	x0, #0x0                   	// #0
  427d30:	add	x1, x1, #0x7d8
  427d34:	bl	401c70 <dcgettext@plt>
  427d38:	mov	x19, x0
  427d3c:	mov	w2, #0x5                   	// #5
  427d40:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427d44:	mov	x0, #0x0                   	// #0
  427d48:	add	x1, x1, #0x178
  427d4c:	str	x1, [sp, #184]
  427d50:	bl	401c70 <dcgettext@plt>
  427d54:	mov	x6, x0
  427d58:	mov	w2, #0x5                   	// #5
  427d5c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427d60:	mov	x0, #0x0                   	// #0
  427d64:	add	x1, x1, #0x180
  427d68:	str	x1, [sp, #192]
  427d6c:	str	x6, [sp, #224]
  427d70:	bl	401c70 <dcgettext@plt>
  427d74:	mov	x3, x0
  427d78:	mov	x1, x24
  427d7c:	mov	w2, #0x5                   	// #5
  427d80:	mov	x0, #0x0                   	// #0
  427d84:	str	x3, [sp, #216]
  427d88:	bl	401c70 <dcgettext@plt>
  427d8c:	mov	x5, x0
  427d90:	ldp	x3, x6, [sp, #216]
  427d94:	mov	w4, w23
  427d98:	mov	w1, w23
  427d9c:	mov	x0, x19
  427da0:	mov	x2, x6
  427da4:	bl	401cc0 <printf@plt>
  427da8:	ldr	x1, [sp, #144]
  427dac:	mov	x3, x20
  427db0:	mov	x0, x21
  427db4:	mov	x2, x1
  427db8:	bl	4047b0 <ferror@plt+0x2a70>
  427dbc:	mov	x19, x0
  427dc0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427dc4:	add	x1, x1, #0x7f8
  427dc8:	mov	w2, #0x5                   	// #5
  427dcc:	mov	x0, #0x0                   	// #0
  427dd0:	bl	401c70 <dcgettext@plt>
  427dd4:	bl	401cc0 <printf@plt>
  427dd8:	cmn	x19, #0x1
  427ddc:	ldr	x7, [sp, #232]
  427de0:	b.eq	429928 <ferror@plt+0x27be8>  // b.none
  427de4:	cbz	x21, 42991c <ferror@plt+0x27bdc>
  427de8:	ldr	x0, [sp, #144]
  427dec:	sub	x0, x19, x0
  427df0:	add	x1, x0, x7
  427df4:	add	x1, x21, x1
  427df8:	cmp	x20, x1
  427dfc:	b.cc	427e24 <ferror@plt+0x260e4>  // b.lo, b.ul, b.last
  427e00:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  427e04:	mov	w1, w22
  427e08:	add	x0, x21, x0
  427e0c:	ldr	x2, [x2, #672]
  427e10:	blr	x2
  427e14:	lsl	w1, w22, #3
  427e18:	sub	w1, w1, #0x1
  427e1c:	lsr	x0, x0, x1
  427e20:	cbnz	x0, 428c04 <ferror@plt+0x26ec4>
  427e24:	mov	w0, #0xa                   	// #10
  427e28:	bl	401cf0 <putchar@plt>
  427e2c:	ldr	x0, [sp, #136]
  427e30:	cmp	x0, x19
  427e34:	b.hi	4297dc <ferror@plt+0x27a9c>  // b.pmore
  427e38:	ldp	x1, x0, [sp, #160]
  427e3c:	cmp	x1, x0
  427e40:	b.hi	4295ac <ferror@plt+0x2786c>  // b.pmore
  427e44:	mov	x0, x21
  427e48:	bl	401bc0 <free@plt>
  427e4c:	ldr	x0, [sp, #152]
  427e50:	cmp	x0, #0x0
  427e54:	ldr	x0, [sp, #208]
  427e58:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  427e5c:	b.eq	426948 <ferror@plt+0x24c08>  // b.none
  427e60:	ldr	x0, [sp, #200]
  427e64:	cmp	x0, #0x0
  427e68:	ldr	x0, [sp, #176]
  427e6c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  427e70:	b.eq	426948 <ferror@plt+0x24c08>  // b.none
  427e74:	ldr	x2, [sp, #176]
  427e78:	mov	x0, x26
  427e7c:	ldr	x1, [sp, #208]
  427e80:	bl	409c10 <ferror@plt+0x7ed0>
  427e84:	ldr	x1, [sp, #200]
  427e88:	add	x3, sp, #0x140
  427e8c:	add	x4, sp, #0x138
  427e90:	cmp	x1, #0x7
  427e94:	mov	x1, x0
  427e98:	mov	x0, x26
  427e9c:	ldr	x2, [sp, #176]
  427ea0:	b.eq	428bf0 <ferror@plt+0x26eb0>  // b.none
  427ea4:	bl	4059c0 <ferror@plt+0x3c80>
  427ea8:	cbz	w0, 428bf8 <ferror@plt+0x26eb8>
  427eac:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  427eb0:	mov	w19, #0x4                   	// #4
  427eb4:	ldr	x20, [sp, #312]
  427eb8:	ldr	w0, [x0, #1056]
  427ebc:	add	x20, x20, #0x2
  427ec0:	cmp	w0, #0x0
  427ec4:	mov	w0, #0x8                   	// #8
  427ec8:	csel	w19, w19, w0, ne  // ne = any
  427ecc:	mov	x0, x26
  427ed0:	ldr	x1, [sp, #152]
  427ed4:	sxtw	x2, w19
  427ed8:	mul	x20, x20, x2
  427edc:	mov	x2, x20
  427ee0:	bl	409c10 <ferror@plt+0x7ed0>
  427ee4:	mov	w2, #0x5                   	// #5
  427ee8:	mov	x21, x0
  427eec:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427ef0:	mov	x0, #0x0                   	// #0
  427ef4:	add	x1, x1, #0x8f0
  427ef8:	bl	401c70 <dcgettext@plt>
  427efc:	mov	x4, x20
  427f00:	mov	x6, x0
  427f04:	mov	x3, x21
  427f08:	add	x2, x26, #0x10
  427f0c:	add	x1, x26, #0x8
  427f10:	mov	x5, #0x1                   	// #1
  427f14:	mov	x0, #0x0                   	// #0
  427f18:	bl	405718 <ferror@plt+0x39d8>
  427f1c:	mov	x20, x0
  427f20:	cbz	x0, 428bf8 <ferror@plt+0x26eb8>
  427f24:	adrp	x0, 458000 <warn@@Base+0x116c0>
  427f28:	add	x0, x0, #0x910
  427f2c:	bl	401b70 <puts@plt>
  427f30:	adrp	x23, 458000 <warn@@Base+0x116c0>
  427f34:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427f38:	add	x1, x1, #0x150
  427f3c:	mov	w2, #0x5                   	// #5
  427f40:	mov	x0, #0x0                   	// #0
  427f44:	bl	401c70 <dcgettext@plt>
  427f48:	add	x23, x23, #0x178
  427f4c:	bl	401cc0 <printf@plt>
  427f50:	adrp	x22, 458000 <warn@@Base+0x116c0>
  427f54:	mov	w2, #0x5                   	// #5
  427f58:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427f5c:	mov	x0, #0x0                   	// #0
  427f60:	add	x1, x1, #0x920
  427f64:	bl	401c70 <dcgettext@plt>
  427f68:	mov	x21, x0
  427f6c:	mov	x1, x23
  427f70:	mov	w2, #0x5                   	// #5
  427f74:	mov	x0, #0x0                   	// #0
  427f78:	bl	401c70 <dcgettext@plt>
  427f7c:	mov	x5, x0
  427f80:	add	x22, x22, #0x7f0
  427f84:	mov	x1, x22
  427f88:	mov	w2, #0x5                   	// #5
  427f8c:	mov	x0, #0x0                   	// #0
  427f90:	str	x5, [sp, #136]
  427f94:	bl	401c70 <dcgettext@plt>
  427f98:	lsl	w24, w19, #1
  427f9c:	ldr	x5, [sp, #136]
  427fa0:	mov	x4, x0
  427fa4:	mov	w3, w24
  427fa8:	mov	w1, w24
  427fac:	mov	x2, x5
  427fb0:	mov	x0, x21
  427fb4:	bl	401cc0 <printf@plt>
  427fb8:	ldr	x2, [sp, #152]
  427fbc:	mov	x0, x20
  427fc0:	mov	x1, x2
  427fc4:	bl	404970 <ferror@plt+0x2c30>
  427fc8:	mov	x21, x0
  427fcc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427fd0:	add	x1, x1, #0x938
  427fd4:	mov	w2, #0x5                   	// #5
  427fd8:	mov	x0, #0x0                   	// #0
  427fdc:	bl	401c70 <dcgettext@plt>
  427fe0:	bl	401cc0 <printf@plt>
  427fe4:	ldr	x1, [sp, #152]
  427fe8:	mov	x2, x21
  427fec:	mov	x0, x20
  427ff0:	bl	404970 <ferror@plt+0x2c30>
  427ff4:	mov	x21, x0
  427ff8:	adrp	x1, 458000 <warn@@Base+0x116c0>
  427ffc:	add	x1, x1, #0x950
  428000:	mov	w2, #0x5                   	// #5
  428004:	mov	x0, #0x0                   	// #0
  428008:	bl	401c70 <dcgettext@plt>
  42800c:	bl	401cc0 <printf@plt>
  428010:	mov	w0, #0xa                   	// #10
  428014:	bl	401cf0 <putchar@plt>
  428018:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42801c:	add	x1, x1, #0x968
  428020:	mov	w2, #0x5                   	// #5
  428024:	mov	x0, #0x0                   	// #0
  428028:	bl	401c70 <dcgettext@plt>
  42802c:	bl	401cc0 <printf@plt>
  428030:	mov	x1, x23
  428034:	mov	w2, #0x5                   	// #5
  428038:	mov	x0, #0x0                   	// #0
  42803c:	bl	401c70 <dcgettext@plt>
  428040:	mov	x1, x22
  428044:	mov	w2, #0x5                   	// #5
  428048:	mov	x22, x0
  42804c:	mov	x0, #0x0                   	// #0
  428050:	bl	401c70 <dcgettext@plt>
  428054:	mov	x23, x0
  428058:	mov	w2, #0x5                   	// #5
  42805c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428060:	mov	x0, #0x0                   	// #0
  428064:	add	x1, x1, #0x848
  428068:	bl	401c70 <dcgettext@plt>
  42806c:	mov	x6, x0
  428070:	mov	w2, #0x5                   	// #5
  428074:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428078:	mov	x0, #0x0                   	// #0
  42807c:	add	x1, x1, #0x858
  428080:	str	x6, [sp, #160]
  428084:	bl	401c70 <dcgettext@plt>
  428088:	mov	x7, x0
  42808c:	mov	w2, #0x5                   	// #5
  428090:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428094:	mov	x0, #0x0                   	// #0
  428098:	add	x1, x1, #0x860
  42809c:	str	x7, [sp, #144]
  4280a0:	bl	401c70 <dcgettext@plt>
  4280a4:	mov	x3, x0
  4280a8:	mov	w2, #0x5                   	// #5
  4280ac:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4280b0:	mov	x0, #0x0                   	// #0
  4280b4:	add	x1, x1, #0x868
  4280b8:	str	x3, [sp, #136]
  4280bc:	bl	401c70 <dcgettext@plt>
  4280c0:	ldp	x3, x7, [sp, #136]
  4280c4:	stp	x3, x0, [sp]
  4280c8:	mov	x2, x22
  4280cc:	ldr	x6, [sp, #160]
  4280d0:	mov	w1, w24
  4280d4:	mov	x4, x23
  4280d8:	mov	w5, w24
  4280dc:	mov	w3, w24
  4280e0:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4280e4:	add	x0, x0, #0x978
  4280e8:	bl	401cc0 <printf@plt>
  4280ec:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4280f0:	mov	w1, #0x8f                  	// #143
  4280f4:	ldr	w2, [x0, #1056]
  4280f8:	mov	w0, #0x3f                  	// #63
  4280fc:	cmp	w2, #0x0
  428100:	mov	w2, #0xfffffffa            	// #-6
  428104:	csel	w0, w0, w1, ne  // ne = any
  428108:	ldr	x1, [sp, #312]
  42810c:	madd	w19, w19, w2, w0
  428110:	sub	w19, w19, #0x1
  428114:	cbz	x1, 4298ec <ferror@plt+0x27bac>
  428118:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42811c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428120:	add	x1, x1, #0x8a8
  428124:	add	x0, x0, #0x740
  428128:	mov	x24, #0x0                   	// #0
  42812c:	mov	x23, #0x0                   	// #0
  428130:	stp	x1, x0, [sp, #136]
  428134:	b	428170 <ferror@plt+0x26430>
  428138:	mov	w2, #0x5                   	// #5
  42813c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428140:	mov	x0, #0x0                   	// #0
  428144:	add	x1, x1, #0x998
  428148:	bl	401c70 <dcgettext@plt>
  42814c:	mov	x1, x22
  428150:	bl	401cc0 <printf@plt>
  428154:	mov	w0, #0xa                   	// #10
  428158:	bl	401cf0 <putchar@plt>
  42815c:	ldr	x0, [sp, #312]
  428160:	add	x23, x23, #0x1
  428164:	add	x24, x24, #0x18
  428168:	cmp	x23, x0
  42816c:	b.cs	4298ec <ferror@plt+0x27bac>  // b.hs, b.nlast
  428170:	ldr	x3, [sp, #320]
  428174:	mov	x2, x21
  428178:	ldr	w4, [x25]
  42817c:	mov	x0, x20
  428180:	add	x3, x3, x24
  428184:	ldr	x1, [sp, #152]
  428188:	cmp	w4, #0x0
  42818c:	ldr	x3, [x3, #8]
  428190:	lsr	x22, x3, #8
  428194:	lsr	x3, x3, #32
  428198:	csel	x22, x3, x22, eq  // eq = none
  42819c:	bl	404970 <ferror@plt+0x2c30>
  4281a0:	mov	x21, x0
  4281a4:	mov	w0, #0x20                  	// #32
  4281a8:	bl	401cf0 <putchar@plt>
  4281ac:	ldr	x0, [x25, #1584]
  4281b0:	cmp	x0, x22
  4281b4:	b.ls	428138 <ferror@plt+0x263f8>  // b.plast
  4281b8:	ldr	x2, [x25, #1592]
  4281bc:	lsl	x0, x22, #5
  4281c0:	mov	w1, #0x6                   	// #6
  4281c4:	add	x22, x2, x0
  4281c8:	ldr	x0, [x2, x0]
  4281cc:	bl	4040e0 <ferror@plt+0x23a0>
  4281d0:	ldrb	w2, [x22, #24]
  4281d4:	add	x1, x26, #0x52
  4281d8:	add	x0, x26, #0x1f
  4281dc:	and	w2, w2, #0xf
  4281e0:	bl	407a18 <ferror@plt+0x5cd8>
  4281e4:	ldr	w1, [x22, #28]
  4281e8:	mov	x3, x0
  4281ec:	mov	x0, x26
  4281f0:	str	x3, [sp, #160]
  4281f4:	bl	405528 <ferror@plt+0x37e8>
  4281f8:	mov	x2, x0
  4281fc:	ldr	x0, [sp, #136]
  428200:	ldr	x3, [sp, #160]
  428204:	mov	x1, x3
  428208:	bl	401cc0 <printf@plt>
  42820c:	ldr	x1, [x25, #1120]
  428210:	cbz	x1, 428224 <ferror@plt+0x264e4>
  428214:	ldr	x0, [x22, #16]
  428218:	ldr	x2, [x25, #1128]
  42821c:	cmp	x0, x2
  428220:	b.cc	42990c <ferror@plt+0x27bcc>  // b.lo, b.ul, b.last
  428224:	ldr	x1, [sp, #144]
  428228:	mov	w2, #0x5                   	// #5
  42822c:	mov	x0, #0x0                   	// #0
  428230:	bl	401c70 <dcgettext@plt>
  428234:	ldr	x1, [x22, #16]
  428238:	bl	401cc0 <printf@plt>
  42823c:	b	428154 <ferror@plt+0x26414>
  428240:	ldr	x20, [x0, #24]
  428244:	mov	w2, #0x5                   	// #5
  428248:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42824c:	mov	x0, #0x0                   	// #0
  428250:	add	x1, x1, #0xd08
  428254:	bl	401c70 <dcgettext@plt>
  428258:	mov	x3, x20
  42825c:	mov	x6, x0
  428260:	mov	x5, x19
  428264:	add	x2, x26, #0x10
  428268:	add	x1, x26, #0x8
  42826c:	mov	x4, #0x1                   	// #1
  428270:	mov	x0, #0x0                   	// #0
  428274:	bl	405718 <ferror@plt+0x39d8>
  428278:	mov	x20, x0
  42827c:	cbz	x0, 426a14 <ferror@plt+0x24cd4>
  428280:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  428284:	mov	w1, #0x2                   	// #2
  428288:	ldr	x3, [x23, #672]
  42828c:	blr	x3
  428290:	mov	x24, x0
  428294:	ldr	x3, [x23, #672]
  428298:	mov	w1, #0x1                   	// #1
  42829c:	add	x0, x20, #0x2
  4282a0:	blr	x3
  4282a4:	mov	x5, x0
  4282a8:	ldr	x4, [x23, #672]
  4282ac:	mov	w1, #0x1                   	// #1
  4282b0:	add	x0, x20, #0x3
  4282b4:	str	x5, [sp, #168]
  4282b8:	blr	x4
  4282bc:	and	w4, w0, #0xff
  4282c0:	ldr	x2, [x23, #672]
  4282c4:	mov	w1, #0x1                   	// #1
  4282c8:	add	x0, x20, #0x4
  4282cc:	str	w4, [sp, #160]
  4282d0:	blr	x2
  4282d4:	and	w3, w0, #0xff
  4282d8:	ldr	x2, [x23, #672]
  4282dc:	mov	w1, #0x1                   	// #1
  4282e0:	add	x0, x20, #0x5
  4282e4:	str	w3, [sp, #152]
  4282e8:	blr	x2
  4282ec:	and	w22, w0, #0xff
  4282f0:	ldr	x2, [x23, #672]
  4282f4:	mov	w1, #0x1                   	// #1
  4282f8:	add	x0, x20, #0x6
  4282fc:	blr	x2
  428300:	and	w21, w0, #0xff
  428304:	ldr	x2, [x23, #672]
  428308:	mov	w1, #0x1                   	// #1
  42830c:	add	x0, x20, #0x7
  428310:	blr	x2
  428314:	and	w0, w0, #0xff
  428318:	ldr	x2, [x23, #672]
  42831c:	mov	w1, #0x4                   	// #4
  428320:	str	w0, [sp, #144]
  428324:	add	x0, x20, #0x8
  428328:	blr	x2
  42832c:	str	x0, [sp, #136]
  428330:	ldr	x2, [x23, #672]
  428334:	mov	w1, #0x4                   	// #4
  428338:	add	x0, x20, #0xc
  42833c:	blr	x2
  428340:	mov	x19, x0
  428344:	ldr	x2, [x23, #672]
  428348:	mov	w1, #0x4                   	// #4
  42834c:	add	x0, x20, #0x10
  428350:	blr	x2
  428354:	ldr	x2, [x23, #672]
  428358:	mov	w1, #0x4                   	// #4
  42835c:	mov	x23, x0
  428360:	add	x0, x20, #0x14
  428364:	blr	x2
  428368:	and	w1, w24, #0xffff
  42836c:	mov	x24, x0
  428370:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428374:	add	x0, x0, #0xd20
  428378:	bl	401cc0 <printf@plt>
  42837c:	ldr	x5, [sp, #168]
  428380:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428384:	add	x0, x0, #0xd40
  428388:	and	w1, w5, #0xff
  42838c:	bl	401cc0 <printf@plt>
  428390:	ldr	w4, [sp, #160]
  428394:	ldr	w3, [sp, #152]
  428398:	cmp	w4, #0x1
  42839c:	b.ls	4283b8 <ferror@plt+0x26678>  // b.plast
  4283a0:	mov	w1, w4
  4283a4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4283a8:	add	x0, x0, #0x848
  4283ac:	str	w3, [sp, #152]
  4283b0:	bl	401cc0 <printf@plt>
  4283b4:	ldr	w3, [sp, #152]
  4283b8:	mov	w1, #0x0                   	// #0
  4283bc:	cbz	w3, 4283e4 <ferror@plt+0x266a4>
  4283c0:	cmp	w3, #0x1
  4283c4:	mov	w1, #0x20                  	// #32
  4283c8:	b.eq	4283e4 <ferror@plt+0x266a4>  // b.none
  4283cc:	cmp	w3, #0x2
  4283d0:	mov	w1, #0x40                  	// #64
  4283d4:	b.eq	4283e4 <ferror@plt+0x266a4>  // b.none
  4283d8:	cmp	w3, #0x3
  4283dc:	mov	w1, #0x80                  	// #128
  4283e0:	csinv	w1, w1, wzr, eq  // eq = none
  4283e4:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4283e8:	add	x0, x0, #0xd50
  4283ec:	bl	401cc0 <printf@plt>
  4283f0:	mov	w1, #0x0                   	// #0
  4283f4:	cbz	w22, 42841c <ferror@plt+0x266dc>
  4283f8:	cmp	w22, #0x1
  4283fc:	mov	w1, #0x20                  	// #32
  428400:	b.eq	42841c <ferror@plt+0x266dc>  // b.none
  428404:	cmp	w22, #0x2
  428408:	mov	w1, #0x40                  	// #64
  42840c:	b.eq	42841c <ferror@plt+0x266dc>  // b.none
  428410:	cmp	w22, #0x3
  428414:	mov	w1, #0x80                  	// #128
  428418:	csinv	w1, w1, wzr, eq  // eq = none
  42841c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428420:	add	x0, x0, #0xd60
  428424:	bl	401cc0 <printf@plt>
  428428:	mov	w1, #0x0                   	// #0
  42842c:	cbz	w21, 428454 <ferror@plt+0x26714>
  428430:	cmp	w21, #0x1
  428434:	mov	w1, #0x20                  	// #32
  428438:	b.eq	428454 <ferror@plt+0x26714>  // b.none
  42843c:	cmp	w21, #0x2
  428440:	mov	w1, #0x40                  	// #64
  428444:	b.eq	428454 <ferror@plt+0x26714>  // b.none
  428448:	cmp	w21, #0x3
  42844c:	mov	w1, #0x80                  	// #128
  428450:	csinv	w1, w1, wzr, eq  // eq = none
  428454:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  428458:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42845c:	add	x0, x0, #0xd70
  428460:	bl	401cc0 <printf@plt>
  428464:	ldr	x3, [x21, #1040]
  428468:	mov	x2, #0x9                   	// #9
  42846c:	mov	x1, #0x1                   	// #1
  428470:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428474:	add	x0, x0, #0xd80
  428478:	bl	401c10 <fwrite@plt>
  42847c:	ldr	w0, [sp, #144]
  428480:	bl	404460 <ferror@plt+0x2720>
  428484:	ldr	x3, [x21, #1040]
  428488:	mov	x1, #0x1                   	// #1
  42848c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428490:	mov	x2, #0xf                   	// #15
  428494:	add	x0, x0, #0xd90
  428498:	bl	401c10 <fwrite@plt>
  42849c:	ldr	x0, [sp, #136]
  4284a0:	mov	w1, w0
  4284a4:	cmp	w0, #0x14
  4284a8:	b.ls	4285b4 <ferror@plt+0x26874>  // b.plast
  4284ac:	ldr	x22, [x21, #1040]
  4284b0:	mov	w2, #0x5                   	// #5
  4284b4:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  4284b8:	mov	x0, #0x0                   	// #0
  4284bc:	add	x1, x1, #0x458
  4284c0:	bl	401c70 <dcgettext@plt>
  4284c4:	ldr	w3, [sp, #136]
  4284c8:	mov	x2, x0
  4284cc:	adrp	x1, 457000 <warn@@Base+0x106c0>
  4284d0:	mov	x0, x22
  4284d4:	add	x1, x1, #0xf20
  4284d8:	bl	401d20 <fprintf@plt>
  4284dc:	ldr	x3, [x21, #1040]
  4284e0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4284e4:	mov	x2, #0x6                   	// #6
  4284e8:	add	x0, x0, #0xf28
  4284ec:	mov	x1, #0x1                   	// #1
  4284f0:	bl	401c10 <fwrite@plt>
  4284f4:	tbnz	w19, #0, 429538 <ferror@plt+0x277f8>
  4284f8:	tbnz	w19, #1, 429518 <ferror@plt+0x277d8>
  4284fc:	tbnz	w19, #13, 4294f8 <ferror@plt+0x277b8>
  428500:	tbnz	w19, #2, 4294d8 <ferror@plt+0x27798>
  428504:	tbnz	w19, #3, 4294b8 <ferror@plt+0x27778>
  428508:	tbnz	w19, #4, 429498 <ferror@plt+0x27758>
  42850c:	tbnz	w19, #5, 429478 <ferror@plt+0x27738>
  428510:	tbnz	w19, #6, 429458 <ferror@plt+0x27718>
  428514:	tbnz	w19, #7, 429438 <ferror@plt+0x276f8>
  428518:	tbnz	w19, #8, 429418 <ferror@plt+0x276d8>
  42851c:	tbnz	w19, #9, 4293f8 <ferror@plt+0x276b8>
  428520:	tbnz	w19, #10, 4293d8 <ferror@plt+0x27698>
  428524:	tbnz	w19, #11, 4293b8 <ferror@plt+0x27678>
  428528:	tbnz	w19, #12, 429398 <ferror@plt+0x27658>
  42852c:	tbnz	w19, #14, 429378 <ferror@plt+0x27638>
  428530:	tbnz	w19, #15, 429358 <ferror@plt+0x27618>
  428534:	tbnz	w19, #17, 429a0c <ferror@plt+0x27ccc>
  428538:	tbnz	w19, #18, 4299f0 <ferror@plt+0x27cb0>
  42853c:	tbnz	w19, #19, 4298d0 <ferror@plt+0x27b90>
  428540:	and	w22, w19, #0x200000
  428544:	tbnz	w19, #20, 428b34 <ferror@plt+0x26df4>
  428548:	cbnz	w22, 428b50 <ferror@plt+0x26e10>
  42854c:	cbnz	w19, 428b68 <ferror@plt+0x26e28>
  428550:	ldr	x19, [x21, #1040]
  428554:	mov	w2, #0x5                   	// #5
  428558:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  42855c:	mov	x0, #0x0                   	// #0
  428560:	add	x1, x1, #0xd38
  428564:	bl	401c70 <dcgettext@plt>
  428568:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42856c:	mov	x2, x0
  428570:	add	x1, x1, #0xb8
  428574:	mov	x0, x19
  428578:	bl	401d20 <fprintf@plt>
  42857c:	mov	x1, x23
  428580:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428584:	add	x0, x0, #0xd0
  428588:	bl	401cc0 <printf@plt>
  42858c:	mov	x1, x24
  428590:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428594:	add	x0, x0, #0xe8
  428598:	bl	401cc0 <printf@plt>
  42859c:	ldr	x1, [x21, #1040]
  4285a0:	mov	w0, #0xa                   	// #10
  4285a4:	bl	4019a0 <fputc@plt>
  4285a8:	mov	x0, x20
  4285ac:	bl	401bc0 <free@plt>
  4285b0:	b	426a14 <ferror@plt+0x24cd4>
  4285b4:	adrp	x0, 46c000 <warn@@Base+0x256c0>
  4285b8:	add	x0, x0, #0x7bc
  4285bc:	ldrh	w0, [x0, w1, uxtw #1]
  4285c0:	adr	x1, 4285cc <ferror@plt+0x2688c>
  4285c4:	add	x0, x1, w0, sxth #2
  4285c8:	br	x0
  4285cc:	ldr	x20, [x26, #112]
  4285d0:	cbz	x20, 426734 <ferror@plt+0x249f4>
  4285d4:	mov	x0, x26
  4285d8:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4285dc:	add	x1, x1, #0x100
  4285e0:	bl	409190 <ferror@plt+0x7450>
  4285e4:	mov	x20, x0
  4285e8:	cbz	x0, 426734 <ferror@plt+0x249f4>
  4285ec:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4285f0:	mov	w2, #0x5                   	// #5
  4285f4:	ldp	x19, x22, [x20, #24]
  4285f8:	mov	w21, #0x4                   	// #4
  4285fc:	ldr	w0, [x0, #1056]
  428600:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428604:	add	x1, x1, #0x108
  428608:	cmp	w0, #0x0
  42860c:	mov	w0, #0x8                   	// #8
  428610:	csel	w21, w21, w0, ne  // ne = any
  428614:	mov	x0, #0x0                   	// #0
  428618:	ldr	x20, [x20, #16]
  42861c:	bl	401c70 <dcgettext@plt>
  428620:	mov	x3, x19
  428624:	mov	x6, x0
  428628:	mov	x4, x22
  42862c:	mov	x5, #0x1                   	// #1
  428630:	add	x2, x26, #0x10
  428634:	add	x1, x26, #0x8
  428638:	mov	x0, #0x0                   	// #0
  42863c:	bl	405718 <ferror@plt+0x39d8>
  428640:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428644:	add	x1, x1, #0x128
  428648:	mov	w2, #0x5                   	// #5
  42864c:	mov	x19, x0
  428650:	mov	x0, #0x0                   	// #0
  428654:	bl	401c70 <dcgettext@plt>
  428658:	bl	401cc0 <printf@plt>
  42865c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428660:	add	x1, x1, #0x138
  428664:	mov	w2, #0x5                   	// #5
  428668:	mov	x0, #0x0                   	// #0
  42866c:	bl	401c70 <dcgettext@plt>
  428670:	bl	401cc0 <printf@plt>
  428674:	mov	x2, #0x7ff0                	// #32752
  428678:	mov	w1, #0x6                   	// #6
  42867c:	add	x0, x20, x2
  428680:	bl	4040e0 <ferror@plt+0x23a0>
  428684:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  428688:	add	x0, x0, #0x898
  42868c:	bl	401b70 <puts@plt>
  428690:	cbz	x19, 426948 <ferror@plt+0x24c08>
  428694:	sxtw	x0, w21
  428698:	str	x0, [sp, #136]
  42869c:	add	x24, x19, x22
  4286a0:	add	x0, x19, x0
  4286a4:	cmp	x24, x0
  4286a8:	b.cc	4286c4 <ferror@plt+0x26984>  // b.lo, b.ul, b.last
  4286ac:	adrp	x7, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4286b0:	mov	w1, w21
  4286b4:	mov	x0, x19
  4286b8:	ldr	x2, [x7, #672]
  4286bc:	blr	x2
  4286c0:	cbz	x0, 428c40 <ferror@plt+0x26f00>
  4286c4:	mov	x23, x20
  4286c8:	add	x22, x20, x22
  4286cc:	cmp	x22, x23
  4286d0:	b.ls	428794 <ferror@plt+0x26a54>  // b.plast
  4286d4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4286d8:	add	x1, x1, #0x190
  4286dc:	mov	w2, #0x5                   	// #5
  4286e0:	mov	x0, #0x0                   	// #0
  4286e4:	bl	401c70 <dcgettext@plt>
  4286e8:	lsl	w21, w21, #1
  4286ec:	bl	401cc0 <printf@plt>
  4286f0:	mov	w2, #0x5                   	// #5
  4286f4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4286f8:	mov	x0, #0x0                   	// #0
  4286fc:	add	x1, x1, #0x178
  428700:	bl	401c70 <dcgettext@plt>
  428704:	mov	x4, x0
  428708:	mov	w2, #0x5                   	// #5
  42870c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428710:	mov	x0, #0x0                   	// #0
  428714:	add	x1, x1, #0x180
  428718:	str	x4, [sp, #144]
  42871c:	bl	401c70 <dcgettext@plt>
  428720:	mov	x3, x0
  428724:	mov	w2, #0x5                   	// #5
  428728:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42872c:	mov	x0, #0x0                   	// #0
  428730:	add	x1, x1, #0x188
  428734:	str	x3, [sp, #136]
  428738:	bl	401c70 <dcgettext@plt>
  42873c:	mov	x5, x0
  428740:	ldp	x3, x4, [sp, #136]
  428744:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428748:	mov	w1, w21
  42874c:	add	x0, x0, #0x168
  428750:	mov	x2, x4
  428754:	mov	w4, w21
  428758:	bl	401cc0 <printf@plt>
  42875c:	mov	x2, x23
  428760:	mov	x3, x24
  428764:	mov	x1, x20
  428768:	mov	x0, x19
  42876c:	bl	4047b0 <ferror@plt+0x2a70>
  428770:	mov	x23, x0
  428774:	mov	w0, #0xa                   	// #10
  428778:	bl	401cf0 <putchar@plt>
  42877c:	cmn	x23, #0x1
  428780:	b.eq	428794 <ferror@plt+0x26a54>  // b.none
  428784:	cmp	x22, x23
  428788:	b.hi	42875c <ferror@plt+0x26a1c>  // b.pmore
  42878c:	mov	w0, #0xa                   	// #10
  428790:	bl	401cf0 <putchar@plt>
  428794:	mov	x0, x19
  428798:	bl	401bc0 <free@plt>
  42879c:	ldr	x20, [x25, #1600]
  4287a0:	b	426734 <ferror@plt+0x249f4>
  4287a4:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4287a8:	add	x0, x0, #0xa28
  4287ac:	bl	401b70 <puts@plt>
  4287b0:	ldr	x20, [x25, #1600]
  4287b4:	b	42673c <ferror@plt+0x249fc>
  4287b8:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4287bc:	add	x0, x0, #0xa58
  4287c0:	bl	401b70 <puts@plt>
  4287c4:	ldr	x20, [x25, #1600]
  4287c8:	b	42673c <ferror@plt+0x249fc>
  4287cc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4287d0:	add	x1, x1, #0x288
  4287d4:	mov	w2, #0x5                   	// #5
  4287d8:	mov	x0, #0x0                   	// #0
  4287dc:	mov	w28, #0x0                   	// #0
  4287e0:	bl	401c70 <dcgettext@plt>
  4287e4:	bl	446368 <error@@Base>
  4287e8:	ldr	x20, [x25, #1600]
  4287ec:	b	42673c <ferror@plt+0x249fc>
  4287f0:	mov	x0, #0x0                   	// #0
  4287f4:	bl	401c70 <dcgettext@plt>
  4287f8:	ldr	x4, [sp, #136]
  4287fc:	mov	x6, x0
  428800:	ldr	x3, [sp, #192]
  428804:	mov	x1, x20
  428808:	mov	x2, x21
  42880c:	mov	x5, #0x8                   	// #8
  428810:	mov	x0, #0x0                   	// #0
  428814:	bl	405718 <ferror@plt+0x39d8>
  428818:	mov	x20, x0
  42881c:	cbz	x0, 428bf8 <ferror@plt+0x26eb8>
  428820:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  428824:	mov	x22, x0
  428828:	add	x23, x23, #0x2a0
  42882c:	mov	x21, #0x0                   	// #0
  428830:	ldr	x2, [x23]
  428834:	mov	x0, x22
  428838:	mov	w1, #0x8                   	// #8
  42883c:	add	x22, x22, #0x8
  428840:	blr	x2
  428844:	str	x0, [x19, x21, lsl #3]
  428848:	ldr	x0, [sp, #136]
  42884c:	add	x21, x21, #0x1
  428850:	cmp	x21, x0
  428854:	b.cc	428830 <ferror@plt+0x26af0>  // b.lo, b.ul, b.last
  428858:	b	427768 <ferror@plt+0x25a28>
  42885c:	mov	w2, #0x5                   	// #5
  428860:	adrp	x1, 457000 <warn@@Base+0x106c0>
  428864:	mov	x0, #0x0                   	// #0
  428868:	add	x1, x1, #0xbd8
  42886c:	bl	401c70 <dcgettext@plt>
  428870:	mov	x6, x0
  428874:	ldr	x3, [sp, #224]
  428878:	mov	x4, x24
  42887c:	add	x2, x26, #0x10
  428880:	add	x1, x26, #0x8
  428884:	mov	x5, #0x14                  	// #20
  428888:	mov	x0, #0x0                   	// #0
  42888c:	bl	405718 <ferror@plt+0x39d8>
  428890:	str	x0, [sp, #224]
  428894:	mov	x22, x0
  428898:	cbz	x0, 428aec <ferror@plt+0x26dac>
  42889c:	mov	x3, x24
  4288a0:	adrp	x2, 458000 <warn@@Base+0x116c0>
  4288a4:	add	x2, x2, #0x1a8
  4288a8:	mov	w4, #0x5                   	// #5
  4288ac:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4288b0:	mov	x0, #0x0                   	// #0
  4288b4:	add	x1, x1, #0x1d8
  4288b8:	bl	401c20 <dcngettext@plt>
  4288bc:	mov	x1, x24
  4288c0:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  4288c4:	bl	401cc0 <printf@plt>
  4288c8:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4288cc:	mov	w2, #0x5                   	// #5
  4288d0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4288d4:	mov	x0, #0x0                   	// #0
  4288d8:	add	x1, x1, #0x208
  4288dc:	bl	401c70 <dcgettext@plt>
  4288e0:	mov	x19, #0x0                   	// #0
  4288e4:	ldr	x1, [x21, #1040]
  4288e8:	add	x2, sp, #0x138
  4288ec:	str	x2, [sp, #264]
  4288f0:	add	x23, x23, #0x2a0
  4288f4:	bl	401910 <fputs@plt>
  4288f8:	str	w27, [sp, #288]
  4288fc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  428900:	add	x0, x0, #0xc88
  428904:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  428908:	add	x1, x1, #0xc60
  42890c:	stp	x0, x1, [sp, #248]
  428910:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428914:	add	x0, x0, #0x250
  428918:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42891c:	add	x1, x1, #0x260
  428920:	str	x1, [sp, #240]
  428924:	str	x0, [sp, #272]
  428928:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42892c:	add	x0, x0, #0xca8
  428930:	str	x0, [sp, #280]
  428934:	str	w28, [sp, #292]
  428938:	str	x26, [sp, #296]
  42893c:	mov	x26, x19
  428940:	b	42896c <ferror@plt+0x26c2c>
  428944:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428948:	add	x1, x1, #0x278
  42894c:	mov	w2, #0x5                   	// #5
  428950:	mov	x0, #0x0                   	// #0
  428954:	bl	401c70 <dcgettext@plt>
  428958:	bl	401b70 <puts@plt>
  42895c:	add	x26, x26, #0x1
  428960:	add	x22, x22, #0x14
  428964:	cmp	x26, x24
  428968:	b.cs	428af4 <ferror@plt+0x26db4>  // b.hs, b.nlast
  42896c:	ldr	x2, [x23]
  428970:	mov	w1, #0x4                   	// #4
  428974:	mov	x0, x22
  428978:	blr	x2
  42897c:	mov	x28, x0
  428980:	ldr	x2, [x23]
  428984:	mov	w1, #0x4                   	// #4
  428988:	add	x0, x22, #0x4
  42898c:	blr	x2
  428990:	str	x0, [sp, #312]
  428994:	ldr	x2, [x23]
  428998:	mov	w1, #0x4                   	// #4
  42899c:	add	x0, x22, #0x8
  4289a0:	blr	x2
  4289a4:	mov	x19, x0
  4289a8:	ldr	x2, [x23]
  4289ac:	mov	w1, #0x4                   	// #4
  4289b0:	add	x0, x22, #0xc
  4289b4:	blr	x2
  4289b8:	mov	x20, x0
  4289bc:	ldr	x2, [x23]
  4289c0:	mov	w1, #0x4                   	// #4
  4289c4:	add	x0, x22, #0x10
  4289c8:	blr	x2
  4289cc:	mov	x27, x0
  4289d0:	ldr	x0, [sp, #264]
  4289d4:	bl	401ab0 <gmtime@plt>
  4289d8:	mov	x8, x0
  4289dc:	ldr	x2, [sp, #256]
  4289e0:	mov	x1, #0x80                  	// #128
  4289e4:	ldp	w5, w4, [x8, #12]
  4289e8:	add	x0, sp, #0x140
  4289ec:	ldp	w7, w6, [x8, #4]
  4289f0:	add	w4, w4, #0x1
  4289f4:	ldr	w3, [x8, #20]
  4289f8:	ldr	w8, [x8]
  4289fc:	str	w8, [sp]
  428a00:	add	w3, w3, #0x76c
  428a04:	bl	4019e0 <snprintf@plt>
  428a08:	ldr	x0, [sp, #248]
  428a0c:	mov	x1, x26
  428a10:	bl	401cc0 <printf@plt>
  428a14:	ldr	x1, [x25, #1120]
  428a18:	cbz	x1, 428a28 <ferror@plt+0x26ce8>
  428a1c:	ldr	x0, [x25, #1128]
  428a20:	cmp	x28, x0
  428a24:	b.cc	428adc <ferror@plt+0x26d9c>  // b.lo, b.ul, b.last
  428a28:	ldr	x1, [sp, #272]
  428a2c:	mov	w2, #0x5                   	// #5
  428a30:	mov	x0, #0x0                   	// #0
  428a34:	bl	401c70 <dcgettext@plt>
  428a38:	mov	x1, x28
  428a3c:	bl	401cc0 <printf@plt>
  428a40:	ldr	x0, [sp, #240]
  428a44:	mov	x3, x20
  428a48:	mov	x2, x19
  428a4c:	add	x1, sp, #0x140
  428a50:	bl	401cc0 <printf@plt>
  428a54:	cbz	x27, 428944 <ferror@plt+0x26c04>
  428a58:	ldr	x0, [sp, #184]
  428a5c:	mov	w19, w27
  428a60:	sub	x20, x0, #0x70
  428a64:	mov	w0, #0x1                   	// #1
  428a68:	add	x2, x20, #0x60
  428a6c:	mov	x27, x2
  428a70:	b	428a84 <ferror@plt+0x26d44>
  428a74:	add	x20, x20, #0x10
  428a78:	cmp	x27, x20
  428a7c:	b.eq	428aa0 <ferror@plt+0x26d60>  // b.none
  428a80:	ldr	w0, [x20, #8]
  428a84:	tst	w0, w19
  428a88:	b.eq	428a74 <ferror@plt+0x26d34>  // b.none
  428a8c:	eor	w19, w19, w0
  428a90:	ldr	x1, [x21, #1040]
  428a94:	ldr	x0, [x20]
  428a98:	bl	401910 <fputs@plt>
  428a9c:	b	428a74 <ferror@plt+0x26d34>
  428aa0:	cbnz	w19, 428b0c <ferror@plt+0x26dcc>
  428aa4:	ldr	x0, [sp, #280]
  428aa8:	bl	401b70 <puts@plt>
  428aac:	b	42895c <ferror@plt+0x26c1c>
  428ab0:	add	x1, x1, x0
  428ab4:	mov	w0, #0x19                  	// #25
  428ab8:	bl	404cb0 <ferror@plt+0x2f70>
  428abc:	b	4277f4 <ferror@plt+0x25ab4>
  428ac0:	adrp	x1, 457000 <warn@@Base+0x106c0>
  428ac4:	add	x1, x1, #0xb58
  428ac8:	mov	w2, #0x5                   	// #5
  428acc:	mov	x0, #0x0                   	// #0
  428ad0:	bl	401c70 <dcgettext@plt>
  428ad4:	bl	401cc0 <printf@plt>
  428ad8:	b	426f78 <ferror@plt+0x25238>
  428adc:	add	x1, x1, x28
  428ae0:	mov	w0, #0x14                  	// #20
  428ae4:	bl	404cb0 <ferror@plt+0x2f70>
  428ae8:	b	428a40 <ferror@plt+0x26d00>
  428aec:	mov	w28, #0x0                   	// #0
  428af0:	b	4274c4 <ferror@plt+0x25784>
  428af4:	ldr	x0, [sp, #224]
  428af8:	ldr	w27, [sp, #288]
  428afc:	ldr	w28, [sp, #292]
  428b00:	ldr	x26, [sp, #296]
  428b04:	bl	401bc0 <free@plt>
  428b08:	b	4274c4 <ferror@plt+0x25784>
  428b0c:	mov	w1, w19
  428b10:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428b14:	add	x0, x0, #0x280
  428b18:	bl	401cc0 <printf@plt>
  428b1c:	b	428aa4 <ferror@plt+0x26d64>
  428b20:	mov	w28, #0x0                   	// #0
  428b24:	b	427698 <ferror@plt+0x25958>
  428b28:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428b2c:	add	x1, x1, #0x2a8
  428b30:	b	4287d4 <ferror@plt+0x26a94>
  428b34:	ldr	x3, [x21, #1040]
  428b38:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428b3c:	mov	x2, #0x12                  	// #18
  428b40:	add	x0, x0, #0x88
  428b44:	mov	x1, #0x1                   	// #1
  428b48:	bl	401c10 <fwrite@plt>
  428b4c:	cbz	w22, 428b68 <ferror@plt+0x26e28>
  428b50:	ldr	x3, [x21, #1040]
  428b54:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428b58:	mov	x2, #0x13                  	// #19
  428b5c:	add	x0, x0, #0xa0
  428b60:	mov	x1, #0x1                   	// #1
  428b64:	bl	401c10 <fwrite@plt>
  428b68:	mov	w0, #0xffc10000            	// #-4128768
  428b6c:	ands	w19, w0, w19
  428b70:	b.eq	42857c <ferror@plt+0x2683c>  // b.none
  428b74:	ldr	x22, [x21, #1040]
  428b78:	mov	w2, #0x5                   	// #5
  428b7c:	adrp	x1, 455000 <warn@@Base+0xe6c0>
  428b80:	mov	x0, #0x0                   	// #0
  428b84:	add	x1, x1, #0x458
  428b88:	bl	401c70 <dcgettext@plt>
  428b8c:	mov	w3, w19
  428b90:	mov	x2, x0
  428b94:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428b98:	mov	x0, x22
  428b9c:	add	x1, x1, #0xc0
  428ba0:	bl	401d20 <fprintf@plt>
  428ba4:	b	42857c <ferror@plt+0x2683c>
  428ba8:	mov	x7, #0x4                   	// #4
  428bac:	mov	w22, w7
  428bb0:	b	427c1c <ferror@plt+0x25edc>
  428bb4:	mov	w2, #0x5                   	// #5
  428bb8:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428bbc:	mov	x0, #0x0                   	// #0
  428bc0:	add	x1, x1, #0x618
  428bc4:	bl	401c70 <dcgettext@plt>
  428bc8:	mov	w28, #0x0                   	// #0
  428bcc:	ldr	x1, [sp, #136]
  428bd0:	bl	446368 <error@@Base>
  428bd4:	ldr	x20, [x25, #1600]
  428bd8:	b	42673c <ferror@plt+0x249fc>
  428bdc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428be0:	add	x0, x0, #0xa40
  428be4:	bl	401b70 <puts@plt>
  428be8:	ldr	x20, [x25, #1600]
  428bec:	b	42673c <ferror@plt+0x249fc>
  428bf0:	bl	406d80 <ferror@plt+0x5040>
  428bf4:	cbnz	w0, 427eac <ferror@plt+0x2616c>
  428bf8:	mov	w28, #0x0                   	// #0
  428bfc:	ldr	x20, [x25, #1600]
  428c00:	b	42673c <ferror@plt+0x249fc>
  428c04:	ldr	x1, [sp, #144]
  428c08:	mov	x2, x19
  428c0c:	mov	x3, x20
  428c10:	mov	x0, x21
  428c14:	bl	4047b0 <ferror@plt+0x2a70>
  428c18:	mov	x19, x0
  428c1c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428c20:	add	x1, x1, #0x808
  428c24:	mov	w2, #0x5                   	// #5
  428c28:	mov	x0, #0x0                   	// #0
  428c2c:	bl	401c70 <dcgettext@plt>
  428c30:	bl	401cc0 <printf@plt>
  428c34:	cmn	x19, #0x1
  428c38:	b.ne	427e24 <ferror@plt+0x260e4>  // b.any
  428c3c:	b	427e44 <ferror@plt+0x26104>
  428c40:	mov	w2, #0x5                   	// #5
  428c44:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428c48:	add	x1, x1, #0x150
  428c4c:	bl	401c70 <dcgettext@plt>
  428c50:	lsl	w4, w21, #1
  428c54:	str	w4, [sp, #160]
  428c58:	bl	401cc0 <printf@plt>
  428c5c:	mov	w2, #0x5                   	// #5
  428c60:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428c64:	mov	x0, #0x0                   	// #0
  428c68:	add	x1, x1, #0x168
  428c6c:	bl	401c70 <dcgettext@plt>
  428c70:	mov	x23, x0
  428c74:	mov	w2, #0x5                   	// #5
  428c78:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428c7c:	mov	x0, #0x0                   	// #0
  428c80:	add	x1, x1, #0x178
  428c84:	bl	401c70 <dcgettext@plt>
  428c88:	mov	x6, x0
  428c8c:	mov	w2, #0x5                   	// #5
  428c90:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428c94:	mov	x0, #0x0                   	// #0
  428c98:	add	x1, x1, #0x180
  428c9c:	str	x6, [sp, #152]
  428ca0:	bl	401c70 <dcgettext@plt>
  428ca4:	mov	x3, x0
  428ca8:	mov	w2, #0x5                   	// #5
  428cac:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428cb0:	mov	x0, #0x0                   	// #0
  428cb4:	add	x1, x1, #0x188
  428cb8:	str	x3, [sp, #144]
  428cbc:	bl	401c70 <dcgettext@plt>
  428cc0:	mov	x5, x0
  428cc4:	ldp	x3, x6, [sp, #144]
  428cc8:	mov	x0, x23
  428ccc:	ldr	w4, [sp, #160]
  428cd0:	mov	w1, w4
  428cd4:	mov	x2, x6
  428cd8:	bl	401cc0 <printf@plt>
  428cdc:	mov	x1, x20
  428ce0:	mov	x3, x24
  428ce4:	mov	x2, x20
  428ce8:	mov	x0, x19
  428cec:	bl	4047b0 <ferror@plt+0x2a70>
  428cf0:	mov	x1, x0
  428cf4:	mov	x23, x1
  428cf8:	mov	w0, #0xa                   	// #10
  428cfc:	bl	401cf0 <putchar@plt>
  428d00:	cmn	x23, #0x1
  428d04:	b.eq	428794 <ferror@plt+0x26a54>  // b.none
  428d08:	ldr	x1, [sp, #136]
  428d0c:	sub	x0, x23, x20
  428d10:	add	x1, x1, x0
  428d14:	add	x1, x19, x1
  428d18:	cmp	x24, x1
  428d1c:	b.cc	428d44 <ferror@plt+0x27004>  // b.lo, b.ul, b.last
  428d20:	adrp	x7, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  428d24:	mov	w1, w21
  428d28:	add	x0, x19, x0
  428d2c:	ldr	x2, [x7, #672]
  428d30:	blr	x2
  428d34:	lsl	w1, w21, #3
  428d38:	sub	w1, w1, #0x1
  428d3c:	lsr	x0, x0, x1
  428d40:	cbnz	x0, 428d50 <ferror@plt+0x27010>
  428d44:	mov	w0, #0xa                   	// #10
  428d48:	bl	401cf0 <putchar@plt>
  428d4c:	b	4286c8 <ferror@plt+0x26988>
  428d50:	mov	x2, x23
  428d54:	mov	x3, x24
  428d58:	mov	x1, x20
  428d5c:	mov	x0, x19
  428d60:	bl	4047b0 <ferror@plt+0x2a70>
  428d64:	mov	x23, x0
  428d68:	mov	w0, #0xa                   	// #10
  428d6c:	bl	401cf0 <putchar@plt>
  428d70:	cmn	x23, #0x1
  428d74:	b.ne	428d44 <ferror@plt+0x27004>  // b.any
  428d78:	b	428794 <ferror@plt+0x26a54>
  428d7c:	lsr	x0, x28, #3
  428d80:	sxtw	x3, w21
  428d84:	add	x19, x26, #0x10
  428d88:	mov	w4, #0x5                   	// #5
  428d8c:	add	x0, x26, x0, lsl #4
  428d90:	ldr	w28, [sp, #232]
  428d94:	ldr	x26, [sp, #224]
  428d98:	adrp	x2, 458000 <warn@@Base+0x116c0>
  428d9c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  428da0:	add	x2, x2, #0x338
  428da4:	add	x1, x1, #0x360
  428da8:	str	x0, [sp, #232]
  428dac:	mov	x0, #0x0                   	// #0
  428db0:	bl	401c20 <dcngettext@plt>
  428db4:	mov	x2, x22
  428db8:	mov	x20, x0
  428dbc:	add	x1, x26, #0x88
  428dc0:	add	x0, x26, #0x80
  428dc4:	bl	4050f8 <ferror@plt+0x33b8>
  428dc8:	mov	x1, x0
  428dcc:	mov	w2, w21
  428dd0:	mov	x0, x20
  428dd4:	bl	401cc0 <printf@plt>
  428dd8:	str	xzr, [sp, #224]
  428ddc:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  428de0:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428de4:	add	x1, x1, #0x7d0
  428de8:	add	x0, x0, #0x5d8
  428dec:	stp	x1, x0, [sp, #248]
  428df0:	ldurb	w1, [x19, #-16]
  428df4:	cmp	w1, #0x5
  428df8:	b.eq	4290e4 <ferror@plt+0x273a4>  // b.none
  428dfc:	b.hi	428e68 <ferror@plt+0x27128>  // b.pmore
  428e00:	cmp	w1, #0x2
  428e04:	b.eq	429a84 <ferror@plt+0x27d44>  // b.none
  428e08:	b.ls	428f00 <ferror@plt+0x271c0>  // b.plast
  428e0c:	cmp	w1, #0x3
  428e10:	b.eq	429094 <ferror@plt+0x27354>  // b.none
  428e14:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  428e18:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428e1c:	mov	x2, #0xb                   	// #11
  428e20:	add	x0, x0, #0x4c0
  428e24:	ldr	x3, [x22, #1040]
  428e28:	mov	x1, #0x1                   	// #1
  428e2c:	add	x21, x22, #0x410
  428e30:	bl	401c10 <fwrite@plt>
  428e34:	ldur	x0, [x19, #-8]
  428e38:	tbnz	w0, #0, 429070 <ferror@plt+0x27330>
  428e3c:	tbnz	w0, #1, 429c90 <ferror@plt+0x27f50>
  428e40:	tbnz	w0, #2, 429cb0 <ferror@plt+0x27f70>
  428e44:	tbz	w0, #3, 428ea4 <ferror@plt+0x27164>
  428e48:	ldr	x3, [x21]
  428e4c:	add	x20, x19, #0x10
  428e50:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428e54:	mov	x2, #0x8                   	// #8
  428e58:	mov	x1, #0x1                   	// #1
  428e5c:	add	x0, x0, #0x4f0
  428e60:	bl	401c10 <fwrite@plt>
  428e64:	b	428ea8 <ferror@plt+0x27168>
  428e68:	cmp	w1, #0x8
  428e6c:	b.eq	42910c <ferror@plt+0x273cc>  // b.none
  428e70:	b.ls	429014 <ferror@plt+0x272d4>  // b.plast
  428e74:	cmp	w1, #0x9
  428e78:	b.eq	429144 <ferror@plt+0x27404>  // b.none
  428e7c:	cmp	w1, #0xa
  428e80:	b.ne	429120 <ferror@plt+0x273e0>  // b.any
  428e84:	ldur	x2, [x19, #-8]
  428e88:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428e8c:	add	x0, x0, #0x590
  428e90:	and	x1, x2, #0xffff
  428e94:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  428e98:	lsr	w2, w2, #16
  428e9c:	add	x21, x22, #0x410
  428ea0:	bl	401cc0 <printf@plt>
  428ea4:	add	x20, x19, #0x10
  428ea8:	ldr	x1, [sp, #184]
  428eac:	mov	x22, #0x8                   	// #8
  428eb0:	ldr	x2, [sp, #224]
  428eb4:	ldurb	w0, [x19, #-15]
  428eb8:	add	x1, x1, x2
  428ebc:	str	x1, [sp, #240]
  428ec0:	cmp	w0, #0x8
  428ec4:	b.hi	428ee0 <ferror@plt+0x271a0>  // b.pmore
  428ec8:	b	427660 <ferror@plt+0x25920>
  428ecc:	bl	401cf0 <putchar@plt>
  428ed0:	ldurb	w0, [x19, #-15]
  428ed4:	add	x22, x22, #0x1
  428ed8:	cmp	x22, x0
  428edc:	b.cs	427660 <ferror@plt+0x25920>  // b.hs, b.nlast
  428ee0:	ldp	x0, x1, [sp, #240]
  428ee4:	ldrb	w0, [x0, x22]
  428ee8:	ldrh	w1, [x1, w0, sxtw #1]
  428eec:	tbnz	w1, #4, 428ecc <ferror@plt+0x2718c>
  428ef0:	mov	w1, w0
  428ef4:	ldr	x0, [sp, #256]
  428ef8:	bl	401cc0 <printf@plt>
  428efc:	b	428ed0 <ferror@plt+0x27190>
  428f00:	cbz	w1, 429c6c <ferror@plt+0x27f2c>
  428f04:	cmp	w1, #0x1
  428f08:	b.ne	429120 <ferror@plt+0x273e0>  // b.any
  428f0c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428f10:	add	x0, x0, #0x3a0
  428f14:	bl	401cc0 <printf@plt>
  428f18:	add	x20, x19, #0x10
  428f1c:	ldrh	w0, [x26, #82]
  428f20:	cmp	w0, #0x8
  428f24:	ldr	x0, [sp, #232]
  428f28:	b.eq	429ba8 <ferror@plt+0x27e68>  // b.none
  428f2c:	cmp	x20, x0
  428f30:	b.hi	429a44 <ferror@plt+0x27d04>  // b.pmore
  428f34:	ldr	x2, [x23]
  428f38:	mov	x0, x19
  428f3c:	mov	w1, #0x4                   	// #4
  428f40:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  428f44:	blr	x2
  428f48:	mov	x2, x0
  428f4c:	ldr	x3, [x23]
  428f50:	add	x0, x19, #0x8
  428f54:	mov	w1, #0x4                   	// #4
  428f58:	str	x2, [sp, #280]
  428f5c:	blr	x3
  428f60:	mov	x21, x0
  428f64:	ldr	x3, [x23]
  428f68:	add	x0, x19, #0xc
  428f6c:	mov	w1, #0x4                   	// #4
  428f70:	blr	x3
  428f74:	mov	x5, x0
  428f78:	ldr	x3, [x23]
  428f7c:	mov	w1, #0x4                   	// #4
  428f80:	mov	x0, x20
  428f84:	str	x5, [sp, #272]
  428f88:	blr	x3
  428f8c:	mov	x3, x0
  428f90:	ldr	x4, [x23]
  428f94:	add	x0, x19, #0x14
  428f98:	mov	w1, #0x4                   	// #4
  428f9c:	str	x3, [sp, #264]
  428fa0:	blr	x4
  428fa4:	mov	x4, x0
  428fa8:	ldr	x6, [x23]
  428fac:	add	x0, x19, #0x18
  428fb0:	mov	w1, #0x8                   	// #8
  428fb4:	str	x4, [sp, #240]
  428fb8:	blr	x6
  428fbc:	mov	x19, x0
  428fc0:	ldr	x2, [sp, #280]
  428fc4:	adrp	x0, 458000 <warn@@Base+0x116c0>
  428fc8:	add	x0, x0, #0x428
  428fcc:	mov	x1, x2
  428fd0:	bl	401cc0 <printf@plt>
  428fd4:	ldr	x0, [x22, #1040]
  428fd8:	mov	x2, x19
  428fdc:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  428fe0:	add	x1, x1, #0x930
  428fe4:	bl	401d20 <fprintf@plt>
  428fe8:	mov	w0, #0xa                   	// #10
  428fec:	bl	401cf0 <putchar@plt>
  428ff0:	ldp	x3, x5, [sp, #264]
  428ff4:	mov	x1, x21
  428ff8:	ldr	x4, [sp, #240]
  428ffc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429000:	add	x0, x0, #0x3e8
  429004:	mov	x2, x5
  429008:	bl	401cc0 <printf@plt>
  42900c:	mov	w0, w24
  429010:	b	427680 <ferror@plt+0x25940>
  429014:	cmp	w1, #0x6
  429018:	b.eq	429b94 <ferror@plt+0x27e54>  // b.none
  42901c:	cmp	w1, #0x7
  429020:	b.ne	429120 <ferror@plt+0x273e0>  // b.any
  429024:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429028:	add	x0, x0, #0x520
  42902c:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429030:	mov	x2, #0xb                   	// #11
  429034:	ldr	x3, [x22, #1040]
  429038:	mov	x1, #0x1                   	// #1
  42903c:	add	x21, x22, #0x410
  429040:	bl	401c10 <fwrite@plt>
  429044:	ldur	x0, [x19, #-8]
  429048:	tbnz	w0, #0, 429b74 <ferror@plt+0x27e34>
  42904c:	tbz	w0, #1, 428ea4 <ferror@plt+0x27164>
  429050:	ldr	x3, [x21]
  429054:	add	x20, x19, #0x10
  429058:	adrp	x0, 458000 <warn@@Base+0x116c0>
  42905c:	mov	x2, #0xd                   	// #13
  429060:	mov	x1, #0x1                   	// #1
  429064:	add	x0, x0, #0x540
  429068:	bl	401c10 <fwrite@plt>
  42906c:	b	428ea8 <ferror@plt+0x27168>
  429070:	ldr	x3, [x22, #1040]
  429074:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429078:	mov	x2, #0x7                   	// #7
  42907c:	add	x0, x0, #0x4d0
  429080:	mov	x1, #0x1                   	// #1
  429084:	bl	401c10 <fwrite@plt>
  429088:	ldur	x0, [x19, #-8]
  42908c:	tbz	w0, #1, 428e40 <ferror@plt+0x27100>
  429090:	b	429c90 <ferror@plt+0x27f50>
  429094:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429098:	adrp	x0, 458000 <warn@@Base+0x116c0>
  42909c:	mov	x2, #0xb                   	// #11
  4290a0:	add	x0, x0, #0x490
  4290a4:	ldr	x3, [x22, #1040]
  4290a8:	mov	x1, #0x1                   	// #1
  4290ac:	add	x21, x22, #0x410
  4290b0:	bl	401c10 <fwrite@plt>
  4290b4:	ldur	x0, [x19, #-8]
  4290b8:	tbnz	w0, #0, 429154 <ferror@plt+0x27414>
  4290bc:	tbnz	w0, #1, 429174 <ferror@plt+0x27434>
  4290c0:	tbz	w0, #2, 428ea4 <ferror@plt+0x27164>
  4290c4:	ldr	x3, [x21]
  4290c8:	add	x20, x19, #0x10
  4290cc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4290d0:	mov	x2, #0x7                   	// #7
  4290d4:	mov	x1, #0x1                   	// #1
  4290d8:	add	x0, x0, #0x4b8
  4290dc:	bl	401c10 <fwrite@plt>
  4290e0:	b	428ea8 <ferror@plt+0x27168>
  4290e4:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  4290e8:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4290ec:	add	x21, x22, #0x410
  4290f0:	add	x0, x0, #0x500
  4290f4:	ldr	x3, [x22, #1040]
  4290f8:	add	x20, x19, #0x10
  4290fc:	mov	x2, #0xc                   	// #12
  429100:	mov	x1, #0x1                   	// #1
  429104:	bl	401c10 <fwrite@plt>
  429108:	b	428ea8 <ferror@plt+0x27168>
  42910c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429110:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429114:	add	x0, x0, #0x550
  429118:	mov	x2, #0xb                   	// #11
  42911c:	b	429034 <ferror@plt+0x272f4>
  429120:	ldurh	w2, [x19, #-14]
  429124:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429128:	ldur	x3, [x19, #-8]
  42912c:	add	x21, x22, #0x410
  429130:	add	x20, x19, #0x10
  429134:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429138:	add	x0, x0, #0x5c0
  42913c:	bl	401cc0 <printf@plt>
  429140:	b	428ea8 <ferror@plt+0x27168>
  429144:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429148:	add	x0, x0, #0x560
  42914c:	ldur	x2, [x19, #-8]
  429150:	b	428e90 <ferror@plt+0x27150>
  429154:	ldr	x3, [x22, #1040]
  429158:	adrp	x0, 458000 <warn@@Base+0x116c0>
  42915c:	mov	x2, #0x7                   	// #7
  429160:	add	x0, x0, #0x4a0
  429164:	mov	x1, #0x1                   	// #1
  429168:	bl	401c10 <fwrite@plt>
  42916c:	ldur	x0, [x19, #-8]
  429170:	tbz	w0, #1, 4290c0 <ferror@plt+0x27380>
  429174:	ldr	x3, [x21]
  429178:	adrp	x0, 458000 <warn@@Base+0x116c0>
  42917c:	mov	x2, #0x8                   	// #8
  429180:	add	x0, x0, #0x4a8
  429184:	mov	x1, #0x1                   	// #1
  429188:	bl	401c10 <fwrite@plt>
  42918c:	ldur	x0, [x19, #-8]
  429190:	b	4290c0 <ferror@plt+0x27380>
  429194:	ldr	x3, [x21, #1040]
  429198:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42919c:	mov	x2, #0xa                   	// #10
  4291a0:	mov	x1, #0x1                   	// #1
  4291a4:	add	x0, x0, #0xeb0
  4291a8:	bl	401c10 <fwrite@plt>
  4291ac:	b	4284dc <ferror@plt+0x2679c>
  4291b0:	ldr	x3, [x21, #1040]
  4291b4:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4291b8:	mov	x2, #0xa                   	// #10
  4291bc:	mov	x1, #0x1                   	// #1
  4291c0:	add	x0, x0, #0xea0
  4291c4:	bl	401c10 <fwrite@plt>
  4291c8:	b	4284dc <ferror@plt+0x2679c>
  4291cc:	ldr	x3, [x21, #1040]
  4291d0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4291d4:	mov	x2, #0xa                   	// #10
  4291d8:	mov	x1, #0x1                   	// #1
  4291dc:	add	x0, x0, #0xe90
  4291e0:	bl	401c10 <fwrite@plt>
  4291e4:	b	4284dc <ferror@plt+0x2679c>
  4291e8:	ldr	x3, [x21, #1040]
  4291ec:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4291f0:	mov	x2, #0x11                  	// #17
  4291f4:	mov	x1, #0x1                   	// #1
  4291f8:	add	x0, x0, #0xe78
  4291fc:	bl	401c10 <fwrite@plt>
  429200:	b	4284dc <ferror@plt+0x2679c>
  429204:	ldr	x3, [x21, #1040]
  429208:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42920c:	mov	x2, #0xd                   	// #13
  429210:	mov	x1, #0x1                   	// #1
  429214:	add	x0, x0, #0xe68
  429218:	bl	401c10 <fwrite@plt>
  42921c:	b	4284dc <ferror@plt+0x2679c>
  429220:	ldr	x3, [x21, #1040]
  429224:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429228:	mov	x2, #0xb                   	// #11
  42922c:	mov	x1, #0x1                   	// #1
  429230:	add	x0, x0, #0xe58
  429234:	bl	401c10 <fwrite@plt>
  429238:	b	4284dc <ferror@plt+0x2679c>
  42923c:	ldr	x3, [x21, #1040]
  429240:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429244:	mov	x2, #0xd                   	// #13
  429248:	mov	x1, #0x1                   	// #1
  42924c:	add	x0, x0, #0xe48
  429250:	bl	401c10 <fwrite@plt>
  429254:	b	4284dc <ferror@plt+0x2679c>
  429258:	ldr	x3, [x21, #1040]
  42925c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429260:	mov	x2, #0xa                   	// #10
  429264:	mov	x1, #0x1                   	// #1
  429268:	add	x0, x0, #0xe38
  42926c:	bl	401c10 <fwrite@plt>
  429270:	b	4284dc <ferror@plt+0x2679c>
  429274:	ldr	x3, [x21, #1040]
  429278:	adrp	x0, 457000 <warn@@Base+0x106c0>
  42927c:	mov	x2, #0x9                   	// #9
  429280:	mov	x1, #0x1                   	// #1
  429284:	add	x0, x0, #0xe28
  429288:	bl	401c10 <fwrite@plt>
  42928c:	b	4284dc <ferror@plt+0x2679c>
  429290:	ldr	x3, [x21, #1040]
  429294:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429298:	mov	x2, #0xa                   	// #10
  42929c:	mov	x1, #0x1                   	// #1
  4292a0:	add	x0, x0, #0xe18
  4292a4:	bl	401c10 <fwrite@plt>
  4292a8:	b	4284dc <ferror@plt+0x2679c>
  4292ac:	ldr	x3, [x21, #1040]
  4292b0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4292b4:	mov	x2, #0xd                   	// #13
  4292b8:	mov	x1, #0x1                   	// #1
  4292bc:	add	x0, x0, #0xe08
  4292c0:	bl	401c10 <fwrite@plt>
  4292c4:	b	4284dc <ferror@plt+0x2679c>
  4292c8:	ldr	x3, [x21, #1040]
  4292cc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4292d0:	mov	x2, #0x16                  	// #22
  4292d4:	mov	x1, #0x1                   	// #1
  4292d8:	add	x0, x0, #0xdf0
  4292dc:	bl	401c10 <fwrite@plt>
  4292e0:	b	4284dc <ferror@plt+0x2679c>
  4292e4:	ldr	x3, [x21, #1040]
  4292e8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4292ec:	mov	x2, #0x17                  	// #23
  4292f0:	mov	x1, #0x1                   	// #1
  4292f4:	add	x0, x0, #0xdd8
  4292f8:	bl	401c10 <fwrite@plt>
  4292fc:	b	4284dc <ferror@plt+0x2679c>
  429300:	ldr	x3, [x21, #1040]
  429304:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429308:	mov	x2, #0x17                  	// #23
  42930c:	mov	x1, #0x1                   	// #1
  429310:	add	x0, x0, #0xdc0
  429314:	bl	401c10 <fwrite@plt>
  429318:	b	4284dc <ferror@plt+0x2679c>
  42931c:	ldr	x3, [x21, #1040]
  429320:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429324:	mov	x2, #0x7                   	// #7
  429328:	mov	x1, #0x1                   	// #1
  42932c:	add	x0, x0, #0xda0
  429330:	bl	401c10 <fwrite@plt>
  429334:	b	4284dc <ferror@plt+0x2679c>
  429338:	mov	w2, #0x5                   	// #5
  42933c:	adrp	x1, 44c000 <warn@@Base+0x56c0>
  429340:	mov	x0, #0x0                   	// #0
  429344:	add	x1, x1, #0xd38
  429348:	bl	401c70 <dcgettext@plt>
  42934c:	ldr	x1, [x21, #1040]
  429350:	bl	401910 <fputs@plt>
  429354:	b	4284dc <ferror@plt+0x2679c>
  429358:	ldr	x3, [x21, #1040]
  42935c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429360:	mov	x2, #0x9                   	// #9
  429364:	add	x0, x0, #0x38
  429368:	mov	x1, #0x1                   	// #1
  42936c:	bl	401c10 <fwrite@plt>
  429370:	tbz	w19, #17, 428538 <ferror@plt+0x267f8>
  429374:	b	429a0c <ferror@plt+0x27ccc>
  429378:	ldr	x3, [x21, #1040]
  42937c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429380:	mov	x2, #0xe                   	// #14
  429384:	add	x0, x0, #0x28
  429388:	mov	x1, #0x1                   	// #1
  42938c:	bl	401c10 <fwrite@plt>
  429390:	tbz	w19, #15, 428534 <ferror@plt+0x267f4>
  429394:	b	429358 <ferror@plt+0x27618>
  429398:	ldr	x3, [x21, #1040]
  42939c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4293a0:	mov	x2, #0x9                   	// #9
  4293a4:	add	x0, x0, #0x18
  4293a8:	mov	x1, #0x1                   	// #1
  4293ac:	bl	401c10 <fwrite@plt>
  4293b0:	tbz	w19, #14, 428530 <ferror@plt+0x267f0>
  4293b4:	b	429378 <ferror@plt+0x27638>
  4293b8:	ldr	x3, [x21, #1040]
  4293bc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4293c0:	mov	x2, #0xf                   	// #15
  4293c4:	add	x0, x0, #0x8
  4293c8:	mov	x1, #0x1                   	// #1
  4293cc:	bl	401c10 <fwrite@plt>
  4293d0:	tbz	w19, #12, 42852c <ferror@plt+0x267ec>
  4293d4:	b	429398 <ferror@plt+0x27658>
  4293d8:	ldr	x3, [x21, #1040]
  4293dc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4293e0:	mov	x2, #0xc                   	// #12
  4293e4:	add	x0, x0, #0xff8
  4293e8:	mov	x1, #0x1                   	// #1
  4293ec:	bl	401c10 <fwrite@plt>
  4293f0:	tbz	w19, #11, 428528 <ferror@plt+0x267e8>
  4293f4:	b	4293b8 <ferror@plt+0x27678>
  4293f8:	ldr	x3, [x21, #1040]
  4293fc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429400:	mov	x2, #0x9                   	// #9
  429404:	add	x0, x0, #0xfe8
  429408:	mov	x1, #0x1                   	// #1
  42940c:	bl	401c10 <fwrite@plt>
  429410:	tbz	w19, #10, 428524 <ferror@plt+0x267e4>
  429414:	b	4293d8 <ferror@plt+0x27698>
  429418:	ldr	x3, [x21, #1040]
  42941c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429420:	mov	x2, #0x8                   	// #8
  429424:	add	x0, x0, #0xfd8
  429428:	mov	x1, #0x1                   	// #1
  42942c:	bl	401c10 <fwrite@plt>
  429430:	tbz	w19, #9, 428520 <ferror@plt+0x267e0>
  429434:	b	4293f8 <ferror@plt+0x276b8>
  429438:	ldr	x3, [x21, #1040]
  42943c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429440:	mov	x2, #0xf                   	// #15
  429444:	add	x0, x0, #0xfc8
  429448:	mov	x1, #0x1                   	// #1
  42944c:	bl	401c10 <fwrite@plt>
  429450:	tbz	w19, #8, 42851c <ferror@plt+0x267dc>
  429454:	b	429418 <ferror@plt+0x276d8>
  429458:	ldr	x3, [x21, #1040]
  42945c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429460:	mov	x2, #0x8                   	// #8
  429464:	add	x0, x0, #0xfb8
  429468:	mov	x1, #0x1                   	// #1
  42946c:	bl	401c10 <fwrite@plt>
  429470:	tbz	w19, #7, 428518 <ferror@plt+0x267d8>
  429474:	b	429438 <ferror@plt+0x276f8>
  429478:	ldr	x3, [x21, #1040]
  42947c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429480:	mov	x2, #0xd                   	// #13
  429484:	add	x0, x0, #0xfa8
  429488:	mov	x1, #0x1                   	// #1
  42948c:	bl	401c10 <fwrite@plt>
  429490:	tbz	w19, #6, 428514 <ferror@plt+0x267d4>
  429494:	b	429458 <ferror@plt+0x27718>
  429498:	ldr	x3, [x21, #1040]
  42949c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4294a0:	mov	x2, #0xa                   	// #10
  4294a4:	add	x0, x0, #0xf98
  4294a8:	mov	x1, #0x1                   	// #1
  4294ac:	bl	401c10 <fwrite@plt>
  4294b0:	tbz	w19, #5, 428510 <ferror@plt+0x267d0>
  4294b4:	b	429478 <ferror@plt+0x27738>
  4294b8:	ldr	x3, [x21, #1040]
  4294bc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4294c0:	mov	x2, #0x1b                  	// #27
  4294c4:	add	x0, x0, #0xf78
  4294c8:	mov	x1, #0x1                   	// #1
  4294cc:	bl	401c10 <fwrite@plt>
  4294d0:	tbz	w19, #4, 42850c <ferror@plt+0x267cc>
  4294d4:	b	429498 <ferror@plt+0x27758>
  4294d8:	ldr	x3, [x21, #1040]
  4294dc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4294e0:	mov	x2, #0x14                  	// #20
  4294e4:	add	x0, x0, #0xf60
  4294e8:	mov	x1, #0x1                   	// #1
  4294ec:	bl	401c10 <fwrite@plt>
  4294f0:	tbz	w19, #3, 428508 <ferror@plt+0x267c8>
  4294f4:	b	4294b8 <ferror@plt+0x27778>
  4294f8:	ldr	x3, [x21, #1040]
  4294fc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429500:	mov	x2, #0xc                   	// #12
  429504:	add	x0, x0, #0xf50
  429508:	mov	x1, #0x1                   	// #1
  42950c:	bl	401c10 <fwrite@plt>
  429510:	tbz	w19, #2, 428504 <ferror@plt+0x267c4>
  429514:	b	4294d8 <ferror@plt+0x27798>
  429518:	ldr	x3, [x21, #1040]
  42951c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429520:	mov	x2, #0xc                   	// #12
  429524:	add	x0, x0, #0xf40
  429528:	mov	x1, #0x1                   	// #1
  42952c:	bl	401c10 <fwrite@plt>
  429530:	tbz	w19, #13, 428500 <ferror@plt+0x267c0>
  429534:	b	4294f8 <ferror@plt+0x277b8>
  429538:	ldr	x3, [x21, #1040]
  42953c:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429540:	mov	x2, #0x9                   	// #9
  429544:	add	x0, x0, #0xf30
  429548:	mov	x1, #0x1                   	// #1
  42954c:	bl	401c10 <fwrite@plt>
  429550:	tbz	w19, #1, 4284fc <ferror@plt+0x267bc>
  429554:	b	429518 <ferror@plt+0x277d8>
  429558:	adrp	x3, 479000 <warn@@Base+0x326c0>
  42955c:	add	x3, x3, #0x4e0
  429560:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  429564:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429568:	sub	x3, x3, #0xd0
  42956c:	add	x1, x1, #0xb68
  429570:	add	x0, x0, #0x788
  429574:	mov	w2, #0x4de4                	// #19940
  429578:	stp	x21, x22, [sp, #64]
  42957c:	bl	401cd0 <__assert_fail@plt>
  429580:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429584:	add	x1, x1, #0x648
  429588:	mov	w2, #0x5                   	// #5
  42958c:	mov	w28, #0x0                   	// #0
  429590:	bl	401c70 <dcgettext@plt>
  429594:	bl	446368 <error@@Base>
  429598:	ldr	x20, [x25, #1600]
  42959c:	b	42673c <ferror@plt+0x249fc>
  4295a0:	ldr	x0, [sp, #160]
  4295a4:	bl	401bc0 <free@plt>
  4295a8:	b	426df4 <ferror@plt+0x250b4>
  4295ac:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4295b0:	add	x1, x1, #0x830
  4295b4:	mov	w2, #0x5                   	// #5
  4295b8:	mov	x0, #0x0                   	// #0
  4295bc:	bl	401c70 <dcgettext@plt>
  4295c0:	bl	401cc0 <printf@plt>
  4295c4:	ldr	x1, [sp, #184]
  4295c8:	mov	w2, #0x5                   	// #5
  4295cc:	mov	x0, #0x0                   	// #0
  4295d0:	bl	401c70 <dcgettext@plt>
  4295d4:	mov	x4, x0
  4295d8:	ldr	x1, [sp, #192]
  4295dc:	mov	w2, #0x5                   	// #5
  4295e0:	mov	x0, #0x0                   	// #0
  4295e4:	str	x4, [sp, #224]
  4295e8:	bl	401c70 <dcgettext@plt>
  4295ec:	mov	x1, x24
  4295f0:	mov	w2, #0x5                   	// #5
  4295f4:	mov	x24, x0
  4295f8:	mov	x0, #0x0                   	// #0
  4295fc:	bl	401c70 <dcgettext@plt>
  429600:	mov	x5, x0
  429604:	mov	w2, #0x5                   	// #5
  429608:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42960c:	mov	x0, #0x0                   	// #0
  429610:	add	x1, x1, #0x848
  429614:	str	x5, [sp, #216]
  429618:	bl	401c70 <dcgettext@plt>
  42961c:	mov	x7, x0
  429620:	mov	w2, #0x5                   	// #5
  429624:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429628:	mov	x0, #0x0                   	// #0
  42962c:	add	x1, x1, #0x858
  429630:	str	x7, [sp, #192]
  429634:	bl	401c70 <dcgettext@plt>
  429638:	mov	x6, x0
  42963c:	mov	w2, #0x5                   	// #5
  429640:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429644:	mov	x0, #0x0                   	// #0
  429648:	add	x1, x1, #0x860
  42964c:	str	x6, [sp, #184]
  429650:	bl	401c70 <dcgettext@plt>
  429654:	mov	x3, x0
  429658:	mov	w2, #0x5                   	// #5
  42965c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429660:	mov	x0, #0x0                   	// #0
  429664:	add	x1, x1, #0x868
  429668:	str	x3, [sp, #136]
  42966c:	bl	401c70 <dcgettext@plt>
  429670:	str	x0, [sp, #16]
  429674:	ldp	x6, x7, [sp, #184]
  429678:	mov	w1, w23
  42967c:	ldp	x5, x4, [sp, #216]
  429680:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429684:	ldr	x3, [sp, #136]
  429688:	stp	x6, x3, [sp]
  42968c:	add	x0, x0, #0x870
  429690:	mov	x3, x24
  429694:	mov	w6, w23
  429698:	mov	x2, x4
  42969c:	mov	w4, w23
  4296a0:	bl	401cc0 <printf@plt>
  4296a4:	adrp	x24, 458000 <warn@@Base+0x116c0>
  4296a8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4296ac:	mov	w0, #0x34                  	// #52
  4296b0:	mov	w2, #0x84                  	// #132
  4296b4:	adrp	x23, 458000 <warn@@Base+0x116c0>
  4296b8:	ldr	w3, [x1, #1056]
  4296bc:	mov	w1, #0xfffffffa            	// #-6
  4296c0:	add	x24, x24, #0x8b8
  4296c4:	add	x23, x23, #0x8a8
  4296c8:	cmp	w3, #0x0
  4296cc:	str	w27, [sp, #184]
  4296d0:	csel	w0, w0, w2, ne  // ne = any
  4296d4:	ldr	x27, [sp, #168]
  4296d8:	madd	w22, w22, w1, w0
  4296dc:	sub	w1, w22, #0x1
  4296e0:	str	w1, [sp, #136]
  4296e4:	b	42978c <ferror@plt+0x27a4c>
  4296e8:	lsl	x0, x27, #5
  4296ec:	mov	w1, #0x6                   	// #6
  4296f0:	add	x22, x2, x0
  4296f4:	ldr	x0, [x2, x0]
  4296f8:	bl	4040e0 <ferror@plt+0x23a0>
  4296fc:	ldrb	w2, [x22, #24]
  429700:	add	x1, x26, #0x52
  429704:	add	x0, x26, #0x1f
  429708:	and	w2, w2, #0xf
  42970c:	bl	407a18 <ferror@plt+0x5cd8>
  429710:	ldr	w1, [x22, #28]
  429714:	mov	x3, x0
  429718:	mov	x0, x26
  42971c:	str	x3, [sp, #168]
  429720:	bl	405528 <ferror@plt+0x37e8>
  429724:	mov	x2, x0
  429728:	ldr	x3, [sp, #168]
  42972c:	mov	x0, x23
  429730:	mov	x1, x3
  429734:	bl	401cc0 <printf@plt>
  429738:	ldr	x1, [x25, #1120]
  42973c:	cbz	x1, 429750 <ferror@plt+0x27a10>
  429740:	ldr	x0, [x22, #16]
  429744:	ldr	x2, [x25, #1128]
  429748:	cmp	x0, x2
  42974c:	b.cc	429894 <ferror@plt+0x27b54>  // b.lo, b.ul, b.last
  429750:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429754:	mov	w2, #0x5                   	// #5
  429758:	add	x1, x1, #0x740
  42975c:	mov	x0, #0x0                   	// #0
  429760:	bl	401c70 <dcgettext@plt>
  429764:	ldr	x1, [x22, #16]
  429768:	bl	401cc0 <printf@plt>
  42976c:	mov	w0, #0xa                   	// #10
  429770:	bl	401cf0 <putchar@plt>
  429774:	cmn	x19, #0x1
  429778:	b.eq	4298c0 <ferror@plt+0x27b80>  // b.none
  42977c:	ldr	x0, [sp, #160]
  429780:	add	x27, x27, #0x1
  429784:	cmp	x27, x0
  429788:	b.cs	4298c0 <ferror@plt+0x27b80>  // b.hs, b.nlast
  42978c:	ldr	x1, [sp, #144]
  429790:	mov	x2, x19
  429794:	mov	x3, x20
  429798:	mov	x0, x21
  42979c:	bl	4047b0 <ferror@plt+0x2a70>
  4297a0:	mov	x19, x0
  4297a4:	mov	w0, #0x20                  	// #32
  4297a8:	bl	401cf0 <putchar@plt>
  4297ac:	ldr	x2, [x25, #1592]
  4297b0:	cbz	x2, 4298a4 <ferror@plt+0x27b64>
  4297b4:	ldr	x0, [x25, #1584]
  4297b8:	cmp	x0, x27
  4297bc:	b.hi	4296e8 <ferror@plt+0x279a8>  // b.pmore
  4297c0:	mov	w2, #0x5                   	// #5
  4297c4:	mov	x1, x24
  4297c8:	mov	x0, #0x0                   	// #0
  4297cc:	bl	401c70 <dcgettext@plt>
  4297d0:	mov	x1, x27
  4297d4:	bl	401cc0 <printf@plt>
  4297d8:	b	42976c <ferror@plt+0x27a2c>
  4297dc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4297e0:	add	x1, x1, #0x190
  4297e4:	mov	w2, #0x5                   	// #5
  4297e8:	mov	x0, #0x0                   	// #0
  4297ec:	bl	401c70 <dcgettext@plt>
  4297f0:	bl	401cc0 <printf@plt>
  4297f4:	ldr	x1, [sp, #184]
  4297f8:	mov	w2, #0x5                   	// #5
  4297fc:	mov	x0, #0x0                   	// #0
  429800:	bl	401c70 <dcgettext@plt>
  429804:	mov	x4, x0
  429808:	ldr	x1, [sp, #192]
  42980c:	mov	w2, #0x5                   	// #5
  429810:	mov	x0, #0x0                   	// #0
  429814:	str	x4, [sp, #224]
  429818:	bl	401c70 <dcgettext@plt>
  42981c:	mov	x3, x0
  429820:	mov	x1, x24
  429824:	mov	w2, #0x5                   	// #5
  429828:	mov	x0, #0x0                   	// #0
  42982c:	str	x3, [sp, #216]
  429830:	bl	401c70 <dcgettext@plt>
  429834:	mov	x5, x0
  429838:	ldp	x3, x4, [sp, #216]
  42983c:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429840:	mov	w1, w23
  429844:	add	x0, x0, #0x168
  429848:	mov	x2, x4
  42984c:	mov	w4, w23
  429850:	bl	401cc0 <printf@plt>
  429854:	ldr	x1, [sp, #144]
  429858:	mov	x2, x19
  42985c:	mov	x3, x20
  429860:	mov	x0, x21
  429864:	bl	4047b0 <ferror@plt+0x2a70>
  429868:	mov	x19, x0
  42986c:	mov	w0, #0xa                   	// #10
  429870:	bl	401cf0 <putchar@plt>
  429874:	cmn	x19, #0x1
  429878:	b.eq	427e44 <ferror@plt+0x26104>  // b.none
  42987c:	ldr	x0, [sp, #136]
  429880:	cmp	x0, x19
  429884:	b.hi	429854 <ferror@plt+0x27b14>  // b.pmore
  429888:	mov	w0, #0xa                   	// #10
  42988c:	bl	401cf0 <putchar@plt>
  429890:	b	427e38 <ferror@plt+0x260f8>
  429894:	add	x1, x1, x0
  429898:	ldr	w0, [sp, #136]
  42989c:	bl	404cb0 <ferror@plt+0x2f70>
  4298a0:	b	42976c <ferror@plt+0x27a2c>
  4298a4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4298a8:	add	x1, x1, #0x890
  4298ac:	mov	w2, #0x5                   	// #5
  4298b0:	mov	x0, #0x0                   	// #0
  4298b4:	bl	401c70 <dcgettext@plt>
  4298b8:	bl	401cc0 <printf@plt>
  4298bc:	b	42976c <ferror@plt+0x27a2c>
  4298c0:	ldr	w27, [sp, #184]
  4298c4:	mov	w0, #0xa                   	// #10
  4298c8:	bl	401cf0 <putchar@plt>
  4298cc:	b	427e44 <ferror@plt+0x26104>
  4298d0:	ldr	x3, [x21, #1040]
  4298d4:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4298d8:	mov	x2, #0x12                  	// #18
  4298dc:	mov	x1, #0x1                   	// #1
  4298e0:	add	x0, x0, #0x70
  4298e4:	bl	401c10 <fwrite@plt>
  4298e8:	b	428540 <ferror@plt+0x26800>
  4298ec:	mov	w0, #0xa                   	// #10
  4298f0:	bl	401cf0 <putchar@plt>
  4298f4:	mov	x0, x20
  4298f8:	bl	401bc0 <free@plt>
  4298fc:	ldr	x0, [sp, #320]
  429900:	bl	401bc0 <free@plt>
  429904:	ldr	x20, [x25, #1600]
  429908:	b	426734 <ferror@plt+0x249f4>
  42990c:	add	x1, x1, x0
  429910:	mov	w0, w19
  429914:	bl	404cb0 <ferror@plt+0x2f70>
  429918:	b	428154 <ferror@plt+0x26414>
  42991c:	mov	w0, #0xa                   	// #10
  429920:	bl	401cf0 <putchar@plt>
  429924:	b	427e4c <ferror@plt+0x2610c>
  429928:	cbz	x21, 427e4c <ferror@plt+0x2610c>
  42992c:	b	427e44 <ferror@plt+0x26104>
  429930:	mov	w2, #0x5                   	// #5
  429934:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429938:	mov	x0, #0x0                   	// #0
  42993c:	add	x1, x1, #0x7a8
  429940:	bl	401c70 <dcgettext@plt>
  429944:	mov	w28, #0x0                   	// #0
  429948:	ldr	x1, [sp, #160]
  42994c:	bl	446368 <error@@Base>
  429950:	ldr	x20, [x25, #1600]
  429954:	b	42673c <ferror@plt+0x249fc>
  429958:	mov	w2, #0x5                   	// #5
  42995c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429960:	mov	x0, #0x0                   	// #0
  429964:	add	x1, x1, #0x758
  429968:	bl	401c70 <dcgettext@plt>
  42996c:	mov	w28, #0x0                   	// #0
  429970:	ldp	x2, x1, [sp, #160]
  429974:	bl	446368 <error@@Base>
  429978:	ldr	x20, [x25, #1600]
  42997c:	b	42673c <ferror@plt+0x249fc>
  429980:	ldr	x3, [x21, #1040]
  429984:	adrp	x0, 457000 <warn@@Base+0x106c0>
  429988:	mov	x2, #0x1a                  	// #26
  42998c:	mov	x1, #0x1                   	// #1
  429990:	add	x0, x0, #0xf00
  429994:	bl	401c10 <fwrite@plt>
  429998:	b	4284dc <ferror@plt+0x2679c>
  42999c:	ldr	x3, [x21, #1040]
  4299a0:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4299a4:	mov	x2, #0x17                  	// #23
  4299a8:	mov	x1, #0x1                   	// #1
  4299ac:	add	x0, x0, #0xda8
  4299b0:	bl	401c10 <fwrite@plt>
  4299b4:	b	4284dc <ferror@plt+0x2679c>
  4299b8:	ldr	x3, [x21, #1040]
  4299bc:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4299c0:	mov	x2, #0x1f                  	// #31
  4299c4:	mov	x1, #0x1                   	// #1
  4299c8:	add	x0, x0, #0xee0
  4299cc:	bl	401c10 <fwrite@plt>
  4299d0:	b	4284dc <ferror@plt+0x2679c>
  4299d4:	ldr	x3, [x21, #1040]
  4299d8:	adrp	x0, 457000 <warn@@Base+0x106c0>
  4299dc:	mov	x2, #0x1f                  	// #31
  4299e0:	mov	x1, #0x1                   	// #1
  4299e4:	add	x0, x0, #0xec0
  4299e8:	bl	401c10 <fwrite@plt>
  4299ec:	b	4284dc <ferror@plt+0x2679c>
  4299f0:	ldr	x3, [x21, #1040]
  4299f4:	adrp	x0, 458000 <warn@@Base+0x116c0>
  4299f8:	mov	x2, #0x12                  	// #18
  4299fc:	mov	x1, #0x1                   	// #1
  429a00:	add	x0, x0, #0x58
  429a04:	bl	401c10 <fwrite@plt>
  429a08:	b	42853c <ferror@plt+0x267fc>
  429a0c:	ldr	x3, [x21, #1040]
  429a10:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429a14:	mov	x2, #0xa                   	// #10
  429a18:	add	x0, x0, #0x48
  429a1c:	mov	x1, #0x1                   	// #1
  429a20:	bl	401c10 <fwrite@plt>
  429a24:	tbz	w19, #18, 42853c <ferror@plt+0x267fc>
  429a28:	b	4299f0 <ferror@plt+0x27cb0>
  429a2c:	stp	xzr, xzr, [sp, #144]
  429a30:	stp	xzr, xzr, [sp, #160]
  429a34:	str	xzr, [sp, #176]
  429a38:	stp	xzr, xzr, [sp, #200]
  429a3c:	str	xzr, [sp, #216]
  429a40:	b	427bf4 <ferror@plt+0x25eb4>
  429a44:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  429a48:	add	x1, x1, #0x9b8
  429a4c:	mov	w2, #0x5                   	// #5
  429a50:	mov	x0, #0x0                   	// #0
  429a54:	bl	401c70 <dcgettext@plt>
  429a58:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429a5c:	bl	401cc0 <printf@plt>
  429a60:	add	x21, x22, #0x410
  429a64:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429a68:	add	x1, x1, #0x3b0
  429a6c:	mov	w2, #0x5                   	// #5
  429a70:	mov	x0, #0x0                   	// #0
  429a74:	mov	w24, #0x0                   	// #0
  429a78:	bl	401c70 <dcgettext@plt>
  429a7c:	bl	446368 <error@@Base>
  429a80:	b	428ea8 <ferror@plt+0x27168>
  429a84:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429a88:	mov	x2, #0x14                  	// #20
  429a8c:	mov	x1, #0x1                   	// #1
  429a90:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429a94:	ldr	x3, [x22, #1040]
  429a98:	add	x0, x0, #0x440
  429a9c:	add	x21, x22, #0x410
  429aa0:	bl	401c10 <fwrite@plt>
  429aa4:	ldur	x0, [x19, #-8]
  429aa8:	and	w0, w0, #0x1f
  429aac:	bl	415cc0 <ferror@plt+0x13f80>
  429ab0:	ldr	x3, [x22, #1040]
  429ab4:	mov	x2, #0xa                   	// #10
  429ab8:	mov	x1, #0x1                   	// #1
  429abc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429ac0:	add	x0, x0, #0x458
  429ac4:	bl	401c10 <fwrite@plt>
  429ac8:	ldur	x0, [x19, #-8]
  429acc:	ubfx	w0, w0, #8, #5
  429ad0:	bl	415cc0 <ferror@plt+0x13f80>
  429ad4:	ldr	x1, [x22, #1040]
  429ad8:	mov	w0, #0x29                  	// #41
  429adc:	bl	4019a0 <fputc@plt>
  429ae0:	ldur	x0, [x19, #-8]
  429ae4:	tbnz	w0, #16, 429b14 <ferror@plt+0x27dd4>
  429ae8:	tbnz	w0, #17, 429b34 <ferror@plt+0x27df4>
  429aec:	tbnz	w0, #18, 429b54 <ferror@plt+0x27e14>
  429af0:	tbz	w0, #19, 428ea4 <ferror@plt+0x27164>
  429af4:	ldr	x3, [x21]
  429af8:	add	x20, x19, #0x10
  429afc:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b00:	mov	x2, #0x8                   	// #8
  429b04:	mov	x1, #0x1                   	// #1
  429b08:	add	x0, x0, #0x480
  429b0c:	bl	401c10 <fwrite@plt>
  429b10:	b	428ea8 <ferror@plt+0x27168>
  429b14:	ldr	x3, [x22, #1040]
  429b18:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b1c:	mov	x2, #0x6                   	// #6
  429b20:	add	x0, x0, #0x468
  429b24:	mov	x1, #0x1                   	// #1
  429b28:	bl	401c10 <fwrite@plt>
  429b2c:	ldur	x0, [x19, #-8]
  429b30:	tbz	w0, #17, 429aec <ferror@plt+0x27dac>
  429b34:	ldr	x3, [x21]
  429b38:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b3c:	mov	x2, #0x4                   	// #4
  429b40:	add	x0, x0, #0x470
  429b44:	mov	x1, #0x1                   	// #1
  429b48:	bl	401c10 <fwrite@plt>
  429b4c:	ldur	x0, [x19, #-8]
  429b50:	tbz	w0, #18, 429af0 <ferror@plt+0x27db0>
  429b54:	ldr	x3, [x21]
  429b58:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b5c:	mov	x2, #0x7                   	// #7
  429b60:	add	x0, x0, #0x478
  429b64:	mov	x1, #0x1                   	// #1
  429b68:	bl	401c10 <fwrite@plt>
  429b6c:	ldur	x0, [x19, #-8]
  429b70:	b	429af0 <ferror@plt+0x27db0>
  429b74:	ldr	x3, [x22, #1040]
  429b78:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b7c:	mov	x2, #0xf                   	// #15
  429b80:	add	x0, x0, #0x530
  429b84:	mov	x1, #0x1                   	// #1
  429b88:	bl	401c10 <fwrite@plt>
  429b8c:	ldur	x0, [x19, #-8]
  429b90:	b	42904c <ferror@plt+0x2730c>
  429b94:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429b98:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429b9c:	add	x21, x22, #0x410
  429ba0:	add	x0, x0, #0x510
  429ba4:	b	4290f4 <ferror@plt+0x273b4>
  429ba8:	cmp	x20, x0
  429bac:	b.hi	429a44 <ferror@plt+0x27d04>  // b.pmore
  429bb0:	ldr	x2, [x23]
  429bb4:	mov	w1, #0x4                   	// #4
  429bb8:	mov	x0, x19
  429bbc:	blr	x2
  429bc0:	mov	x5, x0
  429bc4:	ldr	x2, [x23]
  429bc8:	mov	w1, #0x4                   	// #4
  429bcc:	add	x0, x19, #0x4
  429bd0:	str	x5, [sp, #272]
  429bd4:	blr	x2
  429bd8:	mov	x21, x0
  429bdc:	ldr	x2, [x23]
  429be0:	mov	w1, #0x4                   	// #4
  429be4:	add	x0, x19, #0x8
  429be8:	blr	x2
  429bec:	mov	x22, x0
  429bf0:	ldr	x2, [x23]
  429bf4:	mov	w1, #0x4                   	// #4
  429bf8:	add	x0, x19, #0xc
  429bfc:	blr	x2
  429c00:	mov	x3, x0
  429c04:	ldr	x2, [x23]
  429c08:	mov	w1, #0x4                   	// #4
  429c0c:	mov	x0, x20
  429c10:	str	x3, [sp, #264]
  429c14:	blr	x2
  429c18:	mov	x4, x0
  429c1c:	ldr	x2, [x23]
  429c20:	mov	w1, #0x4                   	// #4
  429c24:	add	x0, x19, #0x14
  429c28:	str	x4, [sp, #240]
  429c2c:	blr	x2
  429c30:	mov	x2, x0
  429c34:	ldr	x5, [sp, #272]
  429c38:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429c3c:	add	x0, x0, #0x3d0
  429c40:	mov	x1, x5
  429c44:	bl	401cc0 <printf@plt>
  429c48:	ldr	x4, [sp, #240]
  429c4c:	mov	x2, x22
  429c50:	ldr	x3, [sp, #264]
  429c54:	mov	x1, x21
  429c58:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429c5c:	add	x0, x0, #0x3e8
  429c60:	bl	401cc0 <printf@plt>
  429c64:	mov	w0, w24
  429c68:	b	427680 <ferror@plt+0x25940>
  429c6c:	ldurh	w1, [x19, #-14]
  429c70:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429c74:	ldur	x2, [x19, #-8]
  429c78:	add	x21, x22, #0x410
  429c7c:	add	x20, x19, #0x10
  429c80:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429c84:	add	x0, x0, #0x388
  429c88:	bl	401cc0 <printf@plt>
  429c8c:	b	428ea8 <ferror@plt+0x27168>
  429c90:	ldr	x3, [x21]
  429c94:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429c98:	mov	x2, #0xa                   	// #10
  429c9c:	add	x0, x0, #0x4d8
  429ca0:	mov	x1, #0x1                   	// #1
  429ca4:	bl	401c10 <fwrite@plt>
  429ca8:	ldur	x0, [x19, #-8]
  429cac:	tbz	w0, #2, 428e44 <ferror@plt+0x27104>
  429cb0:	ldr	x3, [x21]
  429cb4:	adrp	x0, 458000 <warn@@Base+0x116c0>
  429cb8:	mov	x2, #0x7                   	// #7
  429cbc:	add	x0, x0, #0x4e8
  429cc0:	mov	x1, #0x1                   	// #1
  429cc4:	bl	401c10 <fwrite@plt>
  429cc8:	ldur	x0, [x19, #-8]
  429ccc:	b	428e44 <ferror@plt+0x27104>
  429cd0:	sub	sp, sp, #0x230
  429cd4:	mov	w3, w1
  429cd8:	stp	x29, x30, [sp]
  429cdc:	mov	x29, sp
  429ce0:	stp	x21, x22, [sp, #32]
  429ce4:	adrp	x22, 4a4000 <stdout@@GLIBC_2.17+0xbf0>
  429ce8:	add	x22, x22, #0x520
  429cec:	stp	x23, x24, [sp, #48]
  429cf0:	mov	w24, w1
  429cf4:	mov	x21, x0
  429cf8:	ldp	x1, x2, [x0]
  429cfc:	stp	x19, x20, [sp, #16]
  429d00:	ldr	w4, [x22, #380]
  429d04:	stp	x27, x28, [sp, #80]
  429d08:	add	x0, sp, #0x60
  429d0c:	mov	w23, #0x1                   	// #1
  429d10:	add	x27, sp, #0xf8
  429d14:	stp	xzr, xzr, [sp, #96]
  429d18:	stp	xzr, xzr, [sp, #120]
  429d1c:	str	xzr, [sp, #144]
  429d20:	stp	xzr, xzr, [sp, #248]
  429d24:	stp	xzr, xzr, [sp, #272]
  429d28:	str	xzr, [sp, #296]
  429d2c:	str	w23, [x22, #368]
  429d30:	bl	446f68 <warn@@Base+0x628>
  429d34:	cbnz	w0, 42a110 <ferror@plt+0x283d0>
  429d38:	ldr	w0, [x22, #380]
  429d3c:	stp	x25, x26, [sp, #64]
  429d40:	cbnz	w0, 429eec <ferror@plt+0x281ac>
  429d44:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  429d48:	add	x25, sp, #0xb8
  429d4c:	add	x22, x22, #0x420
  429d50:	b	429dc4 <ferror@plt+0x28084>
  429d54:	str	x0, [x22, #1784]
  429d58:	add	x27, sp, #0xf8
  429d5c:	add	x0, sp, #0x60
  429d60:	mov	x1, x27
  429d64:	bl	447418 <warn@@Base+0xad8>
  429d68:	mov	x26, x0
  429d6c:	cbz	x0, 42a150 <ferror@plt+0x28410>
  429d70:	bl	401900 <strlen@plt>
  429d74:	mov	x28, x0
  429d78:	mov	x2, x26
  429d7c:	mov	x1, x27
  429d80:	add	x0, sp, #0x60
  429d84:	bl	447680 <warn@@Base+0xd40>
  429d88:	mov	x19, x0
  429d8c:	cbz	x0, 42a150 <ferror@plt+0x28410>
  429d90:	cbnz	w24, 429e30 <ferror@plt+0x280f0>
  429d94:	ldr	x2, [sp, #168]
  429d98:	str	x19, [x21]
  429d9c:	ldr	x1, [x22, #1784]
  429da0:	mov	x0, x21
  429da4:	str	x2, [x22, #656]
  429da8:	add	x1, x1, x2
  429dac:	str	x1, [sp, #168]
  429db0:	bl	426218 <ferror@plt+0x244d8>
  429db4:	cmp	w0, #0x0
  429db8:	csel	w23, w23, wzr, ne  // ne = any
  429dbc:	mov	x0, x19
  429dc0:	bl	401bc0 <free@plt>
  429dc4:	ldr	x0, [x21, #8]
  429dc8:	mov	w2, #0x0                   	// #0
  429dcc:	ldr	x1, [sp, #168]
  429dd0:	bl	401b30 <fseek@plt>
  429dd4:	mov	w20, w0
  429dd8:	cbnz	w0, 42a178 <ferror@plt+0x28438>
  429ddc:	ldr	x3, [x21, #8]
  429de0:	mov	x0, x25
  429de4:	mov	x2, #0x3c                  	// #60
  429de8:	mov	x1, #0x1                   	// #1
  429dec:	bl	401bb0 <fread@plt>
  429df0:	cmp	x0, #0x3c
  429df4:	b.ne	42a1bc <ferror@plt+0x2847c>  // b.any
  429df8:	ldrh	w0, [sp, #242]
  429dfc:	cmp	w0, #0xa60
  429e00:	b.ne	42a1d0 <ferror@plt+0x28490>  // b.any
  429e04:	ldr	x3, [sp, #168]
  429e08:	add	x0, sp, #0xe8
  429e0c:	mov	w2, #0xa                   	// #10
  429e10:	mov	x1, #0x0                   	// #0
  429e14:	add	x3, x3, #0x3c
  429e18:	str	x3, [sp, #168]
  429e1c:	bl	4018f0 <strtoul@plt>
  429e20:	tbz	w0, #0, 429d54 <ferror@plt+0x28014>
  429e24:	add	x2, x0, #0x1
  429e28:	str	x2, [x22, #1784]
  429e2c:	b	429d58 <ferror@plt+0x28018>
  429e30:	ldr	x1, [sp, #160]
  429e34:	cbz	x1, 429e9c <ferror@plt+0x2815c>
  429e38:	add	x2, sp, #0x200
  429e3c:	stp	xzr, xzr, [sp, #400]
  429e40:	ldr	x0, [sp, #256]
  429e44:	stp	xzr, xzr, [sp, #416]
  429e48:	stp	xzr, xzr, [sp, #432]
  429e4c:	stp	xzr, xzr, [sp, #448]
  429e50:	stp	xzr, xzr, [sp, #464]
  429e54:	stp	xzr, xzr, [sp, #480]
  429e58:	stp	xzr, xzr, [sp, #496]
  429e5c:	stp	xzr, xzr, [x2]
  429e60:	stp	xzr, xzr, [x2, #16]
  429e64:	stp	xzr, xzr, [x2, #32]
  429e68:	cbz	x0, 42a278 <ferror@plt+0x28538>
  429e6c:	add	x1, x1, #0x3c
  429e70:	mov	w2, #0x0                   	// #0
  429e74:	str	x1, [x22, #656]
  429e78:	bl	401b30 <fseek@plt>
  429e7c:	cbnz	w0, 42a29c <ferror@plt+0x2855c>
  429e80:	ldr	x1, [sp, #256]
  429e84:	add	x0, sp, #0x190
  429e88:	stp	x19, x1, [sp, #400]
  429e8c:	bl	426218 <ferror@plt+0x244d8>
  429e90:	cmp	w0, #0x0
  429e94:	csel	w23, w23, wzr, ne  // ne = any
  429e98:	b	429dbc <ferror@plt+0x2807c>
  429e9c:	ldr	x0, [x21]
  429ea0:	mov	x2, x28
  429ea4:	mov	x1, x26
  429ea8:	bl	446e58 <warn@@Base+0x518>
  429eac:	mov	x28, x0
  429eb0:	cbz	x0, 42a108 <ferror@plt+0x283c8>
  429eb4:	bl	409748 <ferror@plt+0x7a08>
  429eb8:	mov	x26, x0
  429ebc:	cbz	x0, 42a2d0 <ferror@plt+0x28590>
  429ec0:	ldr	x1, [sp, #160]
  429ec4:	str	x19, [x0]
  429ec8:	str	x1, [x22, #656]
  429ecc:	bl	426218 <ferror@plt+0x244d8>
  429ed0:	cmp	w0, #0x0
  429ed4:	csel	w23, w23, wzr, ne  // ne = any
  429ed8:	mov	x0, x26
  429edc:	bl	403f88 <ferror@plt+0x2248>
  429ee0:	mov	x0, x28
  429ee4:	bl	401bc0 <free@plt>
  429ee8:	b	429dbc <ferror@plt+0x2807c>
  429eec:	ldr	x0, [sp, #128]
  429ef0:	cbz	x0, 42a1f8 <ferror@plt+0x284b8>
  429ef4:	mov	w2, #0x5                   	// #5
  429ef8:	adrp	x1, 458000 <warn@@Base+0x116c0>
  429efc:	mov	x0, #0x0                   	// #0
  429f00:	add	x1, x1, #0xaa8
  429f04:	bl	401c70 <dcgettext@plt>
  429f08:	ldr	x1, [x21]
  429f0c:	ldr	x2, [sp, #112]
  429f10:	ldr	x3, [sp, #136]
  429f14:	bl	401cc0 <printf@plt>
  429f18:	ldr	x0, [x21, #8]
  429f1c:	bl	401970 <ftell@plt>
  429f20:	mov	x25, x0
  429f24:	ldr	x19, [sp, #112]
  429f28:	cbz	x19, 42a2f8 <ferror@plt+0x285b8>
  429f2c:	adrp	x26, 458000 <warn@@Base+0x116c0>
  429f30:	adrp	x23, 458000 <warn@@Base+0x116c0>
  429f34:	add	x26, x26, #0xaf0
  429f38:	add	x23, x23, #0xb60
  429f3c:	mov	x19, #0x0                   	// #0
  429f40:	mov	x20, #0x0                   	// #0
  429f44:	b	429f78 <ferror@plt+0x28238>
  429f48:	ldr	x2, [sp, #128]
  429f4c:	add	x2, x2, x19
  429f50:	bl	401cc0 <printf@plt>
  429f54:	ldp	x0, x27, [sp, #128]
  429f58:	sub	x1, x27, x19
  429f5c:	add	x0, x0, x19
  429f60:	bl	401940 <strnlen@plt>
  429f64:	add	x0, x0, #0x1
  429f68:	ldr	x1, [sp, #112]
  429f6c:	add	x19, x19, x0
  429f70:	cmp	x1, x20
  429f74:	b.ls	42a170 <ferror@plt+0x28430>  // b.plast
  429f78:	lsl	x27, x20, #3
  429f7c:	ldr	x1, [sp, #120]
  429f80:	cbz	x20, 429f98 <ferror@plt+0x28258>
  429f84:	add	x0, x1, x27
  429f88:	ldr	x2, [x1, x20, lsl #3]
  429f8c:	ldur	x0, [x0, #-8]
  429f90:	cmp	x2, x0
  429f94:	b.eq	42a004 <ferror@plt+0x282c4>  // b.none
  429f98:	ldr	x1, [x1, x27]
  429f9c:	add	x2, sp, #0xf8
  429fa0:	add	x0, sp, #0x60
  429fa4:	bl	447330 <warn@@Base+0x9f0>
  429fa8:	mov	x2, x0
  429fac:	add	x1, sp, #0xf8
  429fb0:	add	x0, sp, #0x60
  429fb4:	cbz	x2, 42a004 <ferror@plt+0x282c4>
  429fb8:	bl	447680 <warn@@Base+0xd40>
  429fbc:	mov	x28, x0
  429fc0:	mov	x1, x26
  429fc4:	mov	w2, #0x5                   	// #5
  429fc8:	mov	x0, #0x0                   	// #0
  429fcc:	cbz	x28, 42a004 <ferror@plt+0x282c4>
  429fd0:	bl	401c70 <dcgettext@plt>
  429fd4:	mov	x1, x28
  429fd8:	bl	401cc0 <printf@plt>
  429fdc:	ldr	x0, [sp, #120]
  429fe0:	mov	w1, #0x4                   	// #4
  429fe4:	ldr	x0, [x0, x27]
  429fe8:	bl	4040e0 <ferror@plt+0x23a0>
  429fec:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  429ff0:	mov	w0, #0xa                   	// #10
  429ff4:	ldr	x1, [x1, #1040]
  429ff8:	bl	401990 <putc@plt>
  429ffc:	mov	x0, x28
  42a000:	bl	401bc0 <free@plt>
  42a004:	ldr	x2, [sp, #136]
  42a008:	mov	x0, x23
  42a00c:	add	x20, x20, #0x1
  42a010:	sub	w1, w2, w19
  42a014:	cmp	x19, x2
  42a018:	b.cc	429f48 <ferror@plt+0x28208>  // b.lo, b.ul, b.last
  42a01c:	mov	w2, #0x5                   	// #5
  42a020:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a024:	mov	x0, #0x0                   	// #0
  42a028:	add	x1, x1, #0xb18
  42a02c:	bl	401c70 <dcgettext@plt>
  42a030:	mov	w23, #0x0                   	// #0
  42a034:	ldr	x1, [x21]
  42a038:	bl	446368 <error@@Base>
  42a03c:	ldr	x27, [sp, #136]
  42a040:	add	x0, x19, #0x7
  42a044:	ldr	w1, [sp, #180]
  42a048:	add	x19, x19, #0x1
  42a04c:	and	x0, x0, #0xfffffffffffffff8
  42a050:	and	x19, x19, #0xfffffffffffffffe
  42a054:	cmp	w1, #0x0
  42a058:	csel	x19, x19, x0, eq  // eq = none
  42a05c:	cmp	x19, x27
  42a060:	b.cc	42a214 <ferror@plt+0x284d4>  // b.lo, b.ul, b.last
  42a064:	ldr	x0, [x21, #8]
  42a068:	mov	x1, x25
  42a06c:	mov	w2, #0x0                   	// #0
  42a070:	bl	401b30 <fseek@plt>
  42a074:	cbnz	w0, 42a24c <ferror@plt+0x2850c>
  42a078:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  42a07c:	add	x1, x1, #0x420
  42a080:	ldr	w7, [x22, #372]
  42a084:	ldr	w2, [x22, #376]
  42a088:	ldr	w5, [x1, #840]
  42a08c:	ldr	w3, [x1, #1748]
  42a090:	ldr	w0, [x1, #1320]
  42a094:	ldr	w4, [x1, #1776]
  42a098:	ldr	w8, [x1, #1312]
  42a09c:	orr	w0, w0, w5
  42a0a0:	ldr	w6, [x1, #2880]
  42a0a4:	orr	w4, w4, w3
  42a0a8:	ldr	w5, [x1, #1316]
  42a0ac:	orr	w0, w0, w4
  42a0b0:	ldr	w3, [x1, #2888]
  42a0b4:	orr	w6, w6, w8
  42a0b8:	ldr	w4, [x1, #1112]
  42a0bc:	orr	w0, w0, w6
  42a0c0:	ldr	w6, [x1, #1752]
  42a0c4:	orr	w5, w5, w3
  42a0c8:	ldr	w3, [x1, #2884]
  42a0cc:	orr	w0, w0, w5
  42a0d0:	orr	w4, w4, w6
  42a0d4:	ldr	w5, [x1, #844]
  42a0d8:	orr	w0, w0, w4
  42a0dc:	orr	w3, w3, w7
  42a0e0:	ldr	w1, [x1, #1744]
  42a0e4:	orr	w0, w0, w3
  42a0e8:	orr	w2, w2, w5
  42a0ec:	orr	w0, w0, w2
  42a0f0:	orr	w0, w0, w1
  42a0f4:	cbnz	w0, 429d44 <ferror@plt+0x28004>
  42a0f8:	add	x27, sp, #0xf8
  42a0fc:	mov	w20, #0x1                   	// #1
  42a100:	ldp	x25, x26, [sp, #64]
  42a104:	b	42a114 <ferror@plt+0x283d4>
  42a108:	ldp	x25, x26, [sp, #64]
  42a10c:	nop
  42a110:	mov	w20, #0x0                   	// #0
  42a114:	ldr	x0, [sp, #256]
  42a118:	cbz	x0, 42a120 <ferror@plt+0x283e0>
  42a11c:	bl	401a10 <fclose@plt>
  42a120:	mov	x0, x27
  42a124:	bl	447258 <warn@@Base+0x918>
  42a128:	add	x0, sp, #0x60
  42a12c:	bl	447258 <warn@@Base+0x918>
  42a130:	mov	w0, w20
  42a134:	ldp	x29, x30, [sp]
  42a138:	ldp	x19, x20, [sp, #16]
  42a13c:	ldp	x21, x22, [sp, #32]
  42a140:	ldp	x23, x24, [sp, #48]
  42a144:	ldp	x27, x28, [sp, #80]
  42a148:	add	sp, sp, #0x230
  42a14c:	ret
  42a150:	mov	w2, #0x5                   	// #5
  42a154:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a158:	add	x1, x1, #0xcf8
  42a15c:	bl	401c70 <dcgettext@plt>
  42a160:	ldr	x1, [sp, #96]
  42a164:	bl	446368 <error@@Base>
  42a168:	ldp	x25, x26, [sp, #64]
  42a16c:	b	42a114 <ferror@plt+0x283d4>
  42a170:	mov	w23, #0x1                   	// #1
  42a174:	b	42a040 <ferror@plt+0x28300>
  42a178:	mov	w2, #0x5                   	// #5
  42a17c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a180:	mov	x0, #0x0                   	// #0
  42a184:	add	x1, x1, #0xc70
  42a188:	bl	401c70 <dcgettext@plt>
  42a18c:	mov	w20, #0x0                   	// #0
  42a190:	ldr	x1, [sp, #96]
  42a194:	bl	446368 <error@@Base>
  42a198:	mov	w0, w20
  42a19c:	ldp	x29, x30, [sp]
  42a1a0:	ldp	x19, x20, [sp, #16]
  42a1a4:	ldp	x21, x22, [sp, #32]
  42a1a8:	ldp	x23, x24, [sp, #48]
  42a1ac:	ldp	x25, x26, [sp, #64]
  42a1b0:	ldp	x27, x28, [sp, #80]
  42a1b4:	add	sp, sp, #0x230
  42a1b8:	ret
  42a1bc:	cbnz	x0, 42a2c0 <ferror@plt+0x28580>
  42a1c0:	mov	w20, w23
  42a1c4:	add	x27, sp, #0xf8
  42a1c8:	ldp	x25, x26, [sp, #64]
  42a1cc:	b	42a114 <ferror@plt+0x283d4>
  42a1d0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a1d4:	add	x1, x1, #0xcc8
  42a1d8:	mov	w2, #0x5                   	// #5
  42a1dc:	mov	x0, #0x0                   	// #0
  42a1e0:	bl	401c70 <dcgettext@plt>
  42a1e4:	ldr	x1, [sp, #96]
  42a1e8:	add	x27, sp, #0xf8
  42a1ec:	bl	446368 <error@@Base>
  42a1f0:	ldp	x25, x26, [sp, #64]
  42a1f4:	b	42a114 <ferror@plt+0x283d4>
  42a1f8:	mov	w2, #0x5                   	// #5
  42a1fc:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a200:	add	x1, x1, #0xa78
  42a204:	bl	401c70 <dcgettext@plt>
  42a208:	ldr	x1, [x21]
  42a20c:	bl	446368 <error@@Base>
  42a210:	b	42a078 <ferror@plt+0x28338>
  42a214:	sub	x3, x27, x19
  42a218:	mov	w4, #0x5                   	// #5
  42a21c:	adrp	x2, 458000 <warn@@Base+0x116c0>
  42a220:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a224:	add	x2, x2, #0xb68
  42a228:	add	x1, x1, #0xbc8
  42a22c:	mov	x0, #0x0                   	// #0
  42a230:	bl	401c20 <dcngettext@plt>
  42a234:	ldr	x1, [x21]
  42a238:	mov	w23, #0x0                   	// #0
  42a23c:	ldr	x2, [sp, #136]
  42a240:	sub	x2, x2, x19
  42a244:	bl	446368 <error@@Base>
  42a248:	b	42a064 <ferror@plt+0x28324>
  42a24c:	mov	w2, #0x5                   	// #5
  42a250:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a254:	mov	x0, #0x0                   	// #0
  42a258:	add	x1, x1, #0xc28
  42a25c:	bl	401c70 <dcgettext@plt>
  42a260:	add	x27, sp, #0xf8
  42a264:	ldr	x1, [x21]
  42a268:	mov	w20, #0x0                   	// #0
  42a26c:	bl	446368 <error@@Base>
  42a270:	ldp	x25, x26, [sp, #64]
  42a274:	b	42a114 <ferror@plt+0x283d4>
  42a278:	mov	w2, #0x5                   	// #5
  42a27c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a280:	add	x1, x1, #0xd40
  42a284:	bl	401c70 <dcgettext@plt>
  42a288:	mov	x2, x26
  42a28c:	mov	x1, x19
  42a290:	bl	446368 <error@@Base>
  42a294:	ldp	x25, x26, [sp, #64]
  42a298:	b	42a114 <ferror@plt+0x283d4>
  42a29c:	mov	w2, #0x5                   	// #5
  42a2a0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a2a4:	mov	x0, #0x0                   	// #0
  42a2a8:	add	x1, x1, #0xd68
  42a2ac:	bl	401c70 <dcgettext@plt>
  42a2b0:	ldr	x1, [sp, #248]
  42a2b4:	bl	446368 <error@@Base>
  42a2b8:	ldp	x25, x26, [sp, #64]
  42a2bc:	b	42a114 <ferror@plt+0x283d4>
  42a2c0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a2c4:	mov	w2, #0x5                   	// #5
  42a2c8:	add	x1, x1, #0xca0
  42a2cc:	b	42a1dc <ferror@plt+0x2849c>
  42a2d0:	mov	w2, #0x5                   	// #5
  42a2d4:	adrp	x1, 458000 <warn@@Base+0x116c0>
  42a2d8:	add	x1, x1, #0xd18
  42a2dc:	bl	401c70 <dcgettext@plt>
  42a2e0:	mov	x1, x28
  42a2e4:	bl	446368 <error@@Base>
  42a2e8:	mov	x0, x28
  42a2ec:	bl	401bc0 <free@plt>
  42a2f0:	ldp	x25, x26, [sp, #64]
  42a2f4:	b	42a114 <ferror@plt+0x283d4>
  42a2f8:	ldr	x27, [sp, #136]
  42a2fc:	b	42a040 <ferror@plt+0x28300>
  42a300:	b	403f88 <ferror@plt+0x2248>
  42a304:	nop
  42a308:	b	409748 <ferror@plt+0x7a08>
  42a30c:	nop
  42a310:	stp	x29, x30, [sp, #-16]!
  42a314:	mov	x1, x0
  42a318:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42a31c:	mov	x29, sp
  42a320:	add	x2, x2, #0x518
  42a324:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a328:	add	x0, x0, #0x530
  42a32c:	bl	401cc0 <printf@plt>
  42a330:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a334:	add	x1, x1, #0x540
  42a338:	mov	w2, #0x5                   	// #5
  42a33c:	mov	x0, #0x0                   	// #0
  42a340:	bl	401c70 <dcgettext@plt>
  42a344:	bl	401cc0 <printf@plt>
  42a348:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a34c:	add	x1, x1, #0x578
  42a350:	mov	w2, #0x5                   	// #5
  42a354:	mov	x0, #0x0                   	// #0
  42a358:	bl	401c70 <dcgettext@plt>
  42a35c:	bl	401cc0 <printf@plt>
  42a360:	mov	w0, #0x0                   	// #0
  42a364:	bl	401920 <exit@plt>
  42a368:	cbz	w1, 42a3bc <ferror@plt+0x2867c>
  42a36c:	mov	w2, #0x0                   	// #0
  42a370:	mov	w5, #0x0                   	// #0
  42a374:	mov	w6, #0x62                  	// #98
  42a378:	mov	w7, #0x2c                  	// #44
  42a37c:	nop
  42a380:	add	w4, w2, #0x31
  42a384:	add	w2, w2, #0x1
  42a388:	tbz	w1, #0, 42a3ac <ferror@plt+0x2866c>
  42a38c:	mov	x3, x0
  42a390:	cbz	w5, 42a39c <ferror@plt+0x2865c>
  42a394:	add	x3, x0, #0x1
  42a398:	strb	w7, [x0]
  42a39c:	mov	x0, x3
  42a3a0:	mov	w5, #0x1                   	// #1
  42a3a4:	strb	w6, [x0], #2
  42a3a8:	strb	w4, [x3, #1]
  42a3ac:	lsr	w1, w1, #1
  42a3b0:	cmp	w1, #0x0
  42a3b4:	ccmp	w2, #0x4, #0x0, ne  // ne = any
  42a3b8:	b.le	42a380 <ferror@plt+0x28640>
  42a3bc:	strb	wzr, [x0]
  42a3c0:	ret
  42a3c4:	nop
  42a3c8:	mov	w8, #0xcccd                	// #52429
  42a3cc:	mov	w3, #0x0                   	// #0
  42a3d0:	mov	w7, #0x0                   	// #0
  42a3d4:	mov	w9, #0x66                  	// #102
  42a3d8:	movk	w8, #0xcccc, lsl #16
  42a3dc:	mov	w10, #0x2c                  	// #44
  42a3e0:	and	w5, w1, #0x1
  42a3e4:	add	w6, w3, #0x2
  42a3e8:	add	w4, w3, #0x1
  42a3ec:	lsr	w1, w1, #1
  42a3f0:	cbz	w5, 42a438 <ferror@plt+0x286f8>
  42a3f4:	umull	x2, w6, w8
  42a3f8:	mov	x5, x0
  42a3fc:	cbz	w7, 42a408 <ferror@plt+0x286c8>
  42a400:	strb	w10, [x5], #1
  42a404:	mov	x0, x5
  42a408:	lsr	x2, x2, #35
  42a40c:	strb	w9, [x0]
  42a410:	cmp	w3, #0x3
  42a414:	mov	w7, #0x1                   	// #1
  42a418:	add	w3, w2, #0x31
  42a41c:	add	w2, w2, w2, lsl #2
  42a420:	b.ls	42a450 <ferror@plt+0x28710>  // b.plast
  42a424:	sub	w2, w6, w2, lsl #1
  42a428:	add	x0, x0, #0x3
  42a42c:	add	w2, w2, #0x30
  42a430:	sturb	w3, [x0, #-2]
  42a434:	sturb	w2, [x0, #-1]
  42a438:	cmp	w4, #0x14
  42a43c:	b.eq	42a448 <ferror@plt+0x28708>  // b.none
  42a440:	mov	w3, w4
  42a444:	b	42a3e0 <ferror@plt+0x286a0>
  42a448:	strb	wzr, [x0]
  42a44c:	ret
  42a450:	add	w2, w4, #0x31
  42a454:	add	x0, x0, #0x2
  42a458:	mov	w3, w4
  42a45c:	sturb	w2, [x0, #-1]
  42a460:	b	42a3e0 <ferror@plt+0x286a0>
  42a464:	nop
  42a468:	stp	x29, x30, [sp, #-32]!
  42a46c:	cmp	x3, x0
  42a470:	mov	x2, #0x0                   	// #0
  42a474:	mov	x29, sp
  42a478:	str	x19, [sp, #16]
  42a47c:	mov	x19, x0
  42a480:	b.ls	42a4ac <ferror@plt+0x2876c>  // b.plast
  42a484:	mov	w5, #0x0                   	// #0
  42a488:	b	42a498 <ferror@plt+0x28758>
  42a48c:	add	w5, w5, #0x7
  42a490:	cmp	x3, x19
  42a494:	b.eq	42a4ac <ferror@plt+0x2876c>  // b.none
  42a498:	ldrb	w0, [x19], #1
  42a49c:	and	x4, x0, #0x7f
  42a4a0:	lsl	x4, x4, x5
  42a4a4:	orr	x2, x2, x4
  42a4a8:	tbnz	w0, #7, 42a48c <ferror@plt+0x2874c>
  42a4ac:	and	x3, x1, #0x1f
  42a4b0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a4b4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a4b8:	add	x0, x0, #0x648
  42a4bc:	add	x1, x1, #0x640
  42a4c0:	bl	401cc0 <printf@plt>
  42a4c4:	mov	x0, x19
  42a4c8:	ldr	x19, [sp, #16]
  42a4cc:	ldp	x29, x30, [sp], #32
  42a4d0:	ret
  42a4d4:	nop
  42a4d8:	stp	x29, x30, [sp, #-32]!
  42a4dc:	and	x2, x1, #0x1f
  42a4e0:	mov	x29, sp
  42a4e4:	str	x19, [sp, #16]
  42a4e8:	mov	x19, x0
  42a4ec:	tbz	w1, #5, 42a514 <ferror@plt+0x287d4>
  42a4f0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a4f4:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a4f8:	add	x1, x1, #0x668
  42a4fc:	add	x0, x0, #0x670
  42a500:	bl	401cc0 <printf@plt>
  42a504:	mov	x0, x19
  42a508:	ldr	x19, [sp, #16]
  42a50c:	ldp	x29, x30, [sp], #32
  42a510:	ret
  42a514:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a518:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a51c:	add	x1, x1, #0x668
  42a520:	add	x0, x0, #0x690
  42a524:	bl	401cc0 <printf@plt>
  42a528:	mov	x0, x19
  42a52c:	ldr	x19, [sp, #16]
  42a530:	ldp	x29, x30, [sp], #32
  42a534:	ret
  42a538:	stp	x29, x30, [sp, #-240]!
  42a53c:	mov	w2, w1
  42a540:	and	w1, w1, #0xf
  42a544:	mov	x29, sp
  42a548:	str	x19, [sp, #16]
  42a54c:	mov	x19, x0
  42a550:	tbz	w2, #4, 42a5cc <ferror@plt+0x2888c>
  42a554:	add	x3, sp, #0x28
  42a558:	mov	w2, #0x34                  	// #52
  42a55c:	mov	w0, #0x0                   	// #0
  42a560:	mov	w6, #0x72                  	// #114
  42a564:	mov	w7, #0x2c                  	// #44
  42a568:	add	w4, w2, #0x1
  42a56c:	tbz	w1, #0, 42a590 <ferror@plt+0x28850>
  42a570:	mov	x5, x3
  42a574:	cbz	w0, 42a580 <ferror@plt+0x28840>
  42a578:	add	x5, x3, #0x1
  42a57c:	strb	w7, [x3]
  42a580:	mov	x3, x5
  42a584:	mov	w0, #0x1                   	// #1
  42a588:	strb	w6, [x3], #2
  42a58c:	strb	w2, [x5, #1]
  42a590:	and	w2, w4, #0xff
  42a594:	lsr	w1, w1, #1
  42a598:	cmp	w2, #0x38
  42a59c:	b.ne	42a568 <ferror@plt+0x28828>  // b.any
  42a5a0:	strb	wzr, [x3]
  42a5a4:	add	x2, sp, #0x28
  42a5a8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a5ac:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a5b0:	add	x1, x1, #0x6b0
  42a5b4:	add	x0, x0, #0x6b8
  42a5b8:	bl	401cc0 <printf@plt>
  42a5bc:	mov	x0, x19
  42a5c0:	ldr	x19, [sp, #16]
  42a5c4:	ldp	x29, x30, [sp], #240
  42a5c8:	ret
  42a5cc:	add	x0, sp, #0x28
  42a5d0:	bl	42a3c8 <ferror@plt+0x28688>
  42a5d4:	add	x2, sp, #0x28
  42a5d8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a5dc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a5e0:	add	x1, x1, #0x6b0
  42a5e4:	add	x0, x0, #0x6d8
  42a5e8:	bl	401cc0 <printf@plt>
  42a5ec:	mov	x0, x19
  42a5f0:	ldr	x19, [sp, #16]
  42a5f4:	ldp	x29, x30, [sp], #240
  42a5f8:	ret
  42a5fc:	nop
  42a600:	stp	x29, x30, [sp, #-64]!
  42a604:	and	w1, w1, #0x1f
  42a608:	mov	x29, sp
  42a60c:	str	x19, [sp, #16]
  42a610:	mov	x19, x0
  42a614:	add	x0, sp, #0x28
  42a618:	bl	42a368 <ferror@plt+0x28628>
  42a61c:	add	x2, sp, #0x28
  42a620:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a624:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a628:	add	x1, x1, #0x6f8
  42a62c:	add	x0, x0, #0x700
  42a630:	bl	401cc0 <printf@plt>
  42a634:	mov	x0, x19
  42a638:	ldr	x19, [sp, #16]
  42a63c:	ldp	x29, x30, [sp], #64
  42a640:	ret
  42a644:	nop
  42a648:	stp	x29, x30, [sp, #-32]!
  42a64c:	cmp	x3, x0
  42a650:	mov	x29, sp
  42a654:	str	x19, [sp, #16]
  42a658:	mov	x19, x0
  42a65c:	b.ls	42a6e0 <ferror@plt+0x289a0>  // b.plast
  42a660:	mov	x6, x3
  42a664:	mov	w5, #0x0                   	// #0
  42a668:	mov	x3, #0x0                   	// #0
  42a66c:	b	42a67c <ferror@plt+0x2893c>
  42a670:	add	w5, w5, #0x7
  42a674:	cmp	x6, x19
  42a678:	b.eq	42a690 <ferror@plt+0x28950>  // b.none
  42a67c:	ldrb	w0, [x19], #1
  42a680:	and	x4, x0, #0x7f
  42a684:	lsl	x4, x4, x5
  42a688:	orr	x3, x3, x4
  42a68c:	tbnz	w0, #7, 42a670 <ferror@plt+0x28930>
  42a690:	and	w0, w1, #0x3
  42a694:	adrp	x4, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42a698:	cmp	w0, #0x1
  42a69c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a6a0:	cset	w5, eq  // eq = none
  42a6a4:	str	w5, [x2]
  42a6a8:	add	x1, x1, #0x728
  42a6ac:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42a6b0:	add	x2, x2, #0x720
  42a6b4:	str	x3, [x4, #1696]
  42a6b8:	csel	x2, x2, x1, eq  // eq = none
  42a6bc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a6c0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a6c4:	add	x0, x0, #0x740
  42a6c8:	add	x1, x1, #0x738
  42a6cc:	bl	401cc0 <printf@plt>
  42a6d0:	mov	x0, x19
  42a6d4:	ldr	x19, [sp, #16]
  42a6d8:	ldp	x29, x30, [sp], #32
  42a6dc:	ret
  42a6e0:	mov	x3, #0x0                   	// #0
  42a6e4:	b	42a690 <ferror@plt+0x28950>
  42a6e8:	stp	x29, x30, [sp, #-32]!
  42a6ec:	ands	w3, w1, #0x20
  42a6f0:	ubfx	x3, x1, #5, #1
  42a6f4:	mov	x29, sp
  42a6f8:	str	x19, [sp, #16]
  42a6fc:	adrp	x4, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42a700:	str	w3, [x2]
  42a704:	and	x3, x1, #0x1f
  42a708:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42a70c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a710:	add	x2, x2, #0x720
  42a714:	add	x1, x1, #0x728
  42a718:	mov	x19, x0
  42a71c:	csel	x2, x2, x1, ne  // ne = any
  42a720:	str	x3, [x4, #1696]
  42a724:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a728:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a72c:	add	x0, x0, #0x740
  42a730:	add	x1, x1, #0x758
  42a734:	bl	401cc0 <printf@plt>
  42a738:	mov	x0, x19
  42a73c:	ldr	x19, [sp, #16]
  42a740:	ldp	x29, x30, [sp], #32
  42a744:	ret
  42a748:	stp	x29, x30, [sp, #-144]!
  42a74c:	mov	x29, sp
  42a750:	stp	x19, x20, [sp, #16]
  42a754:	mov	x19, x0
  42a758:	sub	x0, x3, x0
  42a75c:	cmp	x0, #0x1
  42a760:	b.le	42a8f4 <ferror@plt+0x28bb4>
  42a764:	stp	x21, x22, [sp, #32]
  42a768:	ubfiz	w1, w1, #1, #3
  42a76c:	mov	x4, x2
  42a770:	str	x23, [sp, #48]
  42a774:	mov	x20, #0x0                   	// #0
  42a778:	ldrb	w21, [x19], #1
  42a77c:	and	w23, w21, #0x7f
  42a780:	cmp	x19, x3
  42a784:	orr	w21, w1, w21, lsr #7
  42a788:	b.cs	42a7b4 <ferror@plt+0x28a74>  // b.hs, b.nlast
  42a78c:	mov	w5, #0x0                   	// #0
  42a790:	b	42a7a0 <ferror@plt+0x28a60>
  42a794:	add	w5, w5, #0x7
  42a798:	cmp	x3, x19
  42a79c:	b.eq	42a7b4 <ferror@plt+0x28a74>  // b.none
  42a7a0:	ldrb	w1, [x19], #1
  42a7a4:	and	x0, x1, #0x7f
  42a7a8:	lsl	x0, x0, x5
  42a7ac:	orr	x20, x20, x0
  42a7b0:	tbnz	w1, #7, 42a794 <ferror@plt+0x28a54>
  42a7b4:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42a7b8:	str	wzr, [x4]
  42a7bc:	strb	wzr, [sp, #80]
  42a7c0:	adrp	x22, 47b000 <warn@@Base+0x346c0>
  42a7c4:	str	x20, [x0, #1696]
  42a7c8:	add	x22, x22, #0xca8
  42a7cc:	tbnz	w21, #3, 42a8cc <ferror@plt+0x28b8c>
  42a7d0:	tbnz	w21, #2, 42a88c <ferror@plt+0x28b4c>
  42a7d4:	tbnz	w21, #1, 42a828 <ferror@plt+0x28ae8>
  42a7d8:	tbnz	w21, #0, 42a858 <ferror@plt+0x28b18>
  42a7dc:	mov	w2, w23
  42a7e0:	add	x0, sp, #0x40
  42a7e4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a7e8:	add	x1, x1, #0x790
  42a7ec:	bl	401980 <sprintf@plt>
  42a7f0:	add	x3, sp, #0x40
  42a7f4:	mov	x4, x20
  42a7f8:	add	x2, sp, #0x50
  42a7fc:	adrp	x1, 457000 <warn@@Base+0x106c0>
  42a800:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a804:	add	x1, x1, #0xf18
  42a808:	add	x0, x0, #0x798
  42a80c:	bl	401cc0 <printf@plt>
  42a810:	mov	x0, x19
  42a814:	ldp	x19, x20, [sp, #16]
  42a818:	ldp	x21, x22, [sp, #32]
  42a81c:	ldr	x23, [sp, #48]
  42a820:	ldp	x29, x30, [sp], #144
  42a824:	ret
  42a828:	add	x0, sp, #0x50
  42a82c:	bl	401900 <strlen@plt>
  42a830:	add	x2, sp, #0x50
  42a834:	mov	x1, x22
  42a838:	add	x0, x2, x0
  42a83c:	adrp	x22, 47b000 <warn@@Base+0x346c0>
  42a840:	add	x22, x22, #0x760
  42a844:	bl	4019f0 <stpcpy@plt>
  42a848:	mov	w1, #0x7370                	// #29552
  42a84c:	movk	w1, #0x70, lsl #16
  42a850:	str	w1, [x0]
  42a854:	tbz	w21, #0, 42a7dc <ferror@plt+0x28a9c>
  42a858:	add	x0, sp, #0x50
  42a85c:	bl	401900 <strlen@plt>
  42a860:	add	x2, sp, #0x50
  42a864:	mov	x1, x22
  42a868:	add	x0, x2, x0
  42a86c:	bl	4019f0 <stpcpy@plt>
  42a870:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a874:	add	x1, x1, #0x788
  42a878:	ldrh	w2, [x1]
  42a87c:	ldrb	w1, [x1, #2]
  42a880:	strh	w2, [x0]
  42a884:	strb	w1, [x0, #2]
  42a888:	b	42a7dc <ferror@plt+0x28a9c>
  42a88c:	add	x0, sp, #0x50
  42a890:	bl	401900 <strlen@plt>
  42a894:	add	x2, sp, #0x50
  42a898:	mov	x1, x22
  42a89c:	add	x0, x2, x0
  42a8a0:	adrp	x22, 47b000 <warn@@Base+0x346c0>
  42a8a4:	add	x22, x22, #0x760
  42a8a8:	bl	4019f0 <stpcpy@plt>
  42a8ac:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a8b0:	add	x1, x1, #0x780
  42a8b4:	ldr	w2, [x1]
  42a8b8:	ldur	w1, [x1, #3]
  42a8bc:	str	w2, [x0]
  42a8c0:	stur	w1, [x0, #3]
  42a8c4:	tbz	w21, #1, 42a7d8 <ferror@plt+0x28a98>
  42a8c8:	b	42a828 <ferror@plt+0x28ae8>
  42a8cc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42a8d0:	add	x0, x0, #0x778
  42a8d4:	adrp	x22, 47b000 <warn@@Base+0x346c0>
  42a8d8:	add	x22, x22, #0x760
  42a8dc:	ldrh	w1, [x0]
  42a8e0:	ldrb	w0, [x0, #2]
  42a8e4:	strh	w1, [sp, #80]
  42a8e8:	strb	w0, [sp, #82]
  42a8ec:	tbz	w21, #2, 42a7d4 <ferror@plt+0x28a94>
  42a8f0:	b	42a88c <ferror@plt+0x28b4c>
  42a8f4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a8f8:	add	x1, x1, #0x768
  42a8fc:	mov	w2, #0x5                   	// #5
  42a900:	mov	x19, x3
  42a904:	mov	x0, #0x0                   	// #0
  42a908:	bl	401c70 <dcgettext@plt>
  42a90c:	bl	401cc0 <printf@plt>
  42a910:	mov	x0, x19
  42a914:	ldp	x19, x20, [sp, #16]
  42a918:	ldp	x29, x30, [sp], #144
  42a91c:	ret
  42a920:	lsr	w3, w2, #7
  42a924:	orr	w1, w3, w1, lsl #1
  42a928:	cmp	w1, #0x1
  42a92c:	b.eq	42a940 <ferror@plt+0x28c00>  // b.none
  42a930:	cmp	w1, #0x2
  42a934:	b.eq	42a960 <ferror@plt+0x28c20>  // b.none
  42a938:	cbz	w1, 42a950 <ferror@plt+0x28c10>
  42a93c:	ret
  42a940:	and	w2, w2, #0x1f
  42a944:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a948:	add	x1, x1, #0x7d0
  42a94c:	b	401980 <sprintf@plt>
  42a950:	and	w2, w2, #0x1f
  42a954:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a958:	add	x1, x1, #0x790
  42a95c:	b	401980 <sprintf@plt>
  42a960:	and	w2, w2, #0x1f
  42a964:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a968:	add	x1, x1, #0x7d8
  42a96c:	b	401980 <sprintf@plt>
  42a970:	lsr	w2, w1, #5
  42a974:	cmp	w2, #0x2
  42a978:	b.eq	42a99c <ferror@plt+0x28c5c>  // b.none
  42a97c:	cmp	w2, #0x3
  42a980:	b.eq	42a9b8 <ferror@plt+0x28c78>  // b.none
  42a984:	cmp	w2, #0x1
  42a988:	and	w2, w1, #0x1f
  42a98c:	b.eq	42a9ac <ferror@plt+0x28c6c>  // b.none
  42a990:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a994:	add	x1, x1, #0x790
  42a998:	b	401980 <sprintf@plt>
  42a99c:	and	w2, w1, #0x1f
  42a9a0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a9a4:	add	x1, x1, #0x7d8
  42a9a8:	b	401980 <sprintf@plt>
  42a9ac:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42a9b0:	add	x1, x1, #0x7d0
  42a9b4:	b	401980 <sprintf@plt>
  42a9b8:	and	x1, x1, #0xf
  42a9bc:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42a9c0:	add	x2, x2, #0xe50
  42a9c4:	ldr	x1, [x2, x1, lsl #3]
  42a9c8:	b	401c40 <strcpy@plt>
  42a9cc:	nop
  42a9d0:	stp	x29, x30, [sp, #-80]!
  42a9d4:	mov	x6, x1
  42a9d8:	mov	x29, sp
  42a9dc:	stp	x19, x20, [sp, #16]
  42a9e0:	mov	x19, x0
  42a9e4:	sub	x0, x1, x0
  42a9e8:	cmp	x0, #0x2
  42a9ec:	b.le	42aaf0 <ferror@plt+0x28db0>
  42a9f0:	str	x21, [sp, #32]
  42a9f4:	ldrb	w3, [x19], #1
  42a9f8:	cmp	x1, x19
  42a9fc:	b.ls	42ab1c <ferror@plt+0x28ddc>  // b.plast
  42aa00:	mov	x21, #0x0                   	// #0
  42aa04:	mov	w4, #0x0                   	// #0
  42aa08:	b	42aa18 <ferror@plt+0x28cd8>
  42aa0c:	add	w4, w4, #0x7
  42aa10:	cmp	x6, x19
  42aa14:	b.eq	42aaa8 <ferror@plt+0x28d68>  // b.none
  42aa18:	ldrb	w2, [x19], #1
  42aa1c:	and	x0, x2, #0x7f
  42aa20:	lsl	x0, x0, x4
  42aa24:	orr	x21, x21, x0
  42aa28:	tbnz	w2, #7, 42aa0c <ferror@plt+0x28ccc>
  42aa2c:	cmp	x6, x19
  42aa30:	b.ls	42aaa8 <ferror@plt+0x28d68>  // b.plast
  42aa34:	mov	x4, #0x0                   	// #0
  42aa38:	mov	w5, #0x0                   	// #0
  42aa3c:	b	42aa4c <ferror@plt+0x28d0c>
  42aa40:	add	w5, w5, #0x7
  42aa44:	cmp	x6, x19
  42aa48:	b.eq	42aa60 <ferror@plt+0x28d20>  // b.none
  42aa4c:	ldrb	w2, [x19], #1
  42aa50:	and	x0, x2, #0x7f
  42aa54:	lsl	x0, x0, x5
  42aa58:	orr	x4, x4, x0
  42aa5c:	tbnz	w2, #7, 42aa40 <ferror@plt+0x28d00>
  42aa60:	lsl	x20, x4, #2
  42aa64:	and	w1, w3, #0x7f
  42aa68:	add	x0, sp, #0x38
  42aa6c:	tbnz	w3, #7, 42aab8 <ferror@plt+0x28d78>
  42aa70:	bl	42a970 <ferror@plt+0x28c30>
  42aa74:	add	x2, sp, #0x38
  42aa78:	mov	x4, x20
  42aa7c:	mov	x3, x21
  42aa80:	adrp	x1, 45b000 <warn@@Base+0x146c0>
  42aa84:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42aa88:	add	x1, x1, #0x470
  42aa8c:	add	x0, x0, #0x820
  42aa90:	bl	401cc0 <printf@plt>
  42aa94:	mov	x0, x19
  42aa98:	ldp	x19, x20, [sp, #16]
  42aa9c:	ldr	x21, [sp, #32]
  42aaa0:	ldp	x29, x30, [sp], #80
  42aaa4:	ret
  42aaa8:	and	w1, w3, #0x7f
  42aaac:	add	x0, sp, #0x38
  42aab0:	mov	x20, #0x0                   	// #0
  42aab4:	tbz	w3, #7, 42aa70 <ferror@plt+0x28d30>
  42aab8:	bl	42a970 <ferror@plt+0x28c30>
  42aabc:	add	x2, sp, #0x38
  42aac0:	mov	x4, x20
  42aac4:	mov	x3, x21
  42aac8:	adrp	x1, 45b000 <warn@@Base+0x146c0>
  42aacc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42aad0:	add	x1, x1, #0x470
  42aad4:	add	x0, x0, #0x7f0
  42aad8:	bl	401cc0 <printf@plt>
  42aadc:	mov	x0, x19
  42aae0:	ldp	x19, x20, [sp, #16]
  42aae4:	ldr	x21, [sp, #32]
  42aae8:	ldp	x29, x30, [sp], #80
  42aaec:	ret
  42aaf0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42aaf4:	add	x1, x1, #0x7e0
  42aaf8:	mov	w2, #0x5                   	// #5
  42aafc:	mov	x19, x6
  42ab00:	mov	x0, #0x0                   	// #0
  42ab04:	bl	401c70 <dcgettext@plt>
  42ab08:	bl	401cc0 <printf@plt>
  42ab0c:	mov	x0, x19
  42ab10:	ldp	x19, x20, [sp, #16]
  42ab14:	ldp	x29, x30, [sp], #80
  42ab18:	ret
  42ab1c:	mov	x20, #0x0                   	// #0
  42ab20:	mov	x21, #0x0                   	// #0
  42ab24:	b	42aa64 <ferror@plt+0x28d24>
  42ab28:	stp	x29, x30, [sp, #-96]!
  42ab2c:	mov	x5, x1
  42ab30:	mov	x29, sp
  42ab34:	stp	x19, x20, [sp, #16]
  42ab38:	mov	x19, x0
  42ab3c:	sub	x0, x1, x0
  42ab40:	cmp	x0, #0x2
  42ab44:	b.le	42ac1c <ferror@plt+0x28edc>
  42ab48:	stp	x21, x22, [sp, #32]
  42ab4c:	mov	x20, #0x0                   	// #0
  42ab50:	ldrb	w22, [x19, #1]
  42ab54:	ldrb	w21, [x19], #2
  42ab58:	cmp	x1, x19
  42ab5c:	b.ls	42ab88 <ferror@plt+0x28e48>  // b.plast
  42ab60:	mov	w4, #0x0                   	// #0
  42ab64:	b	42ab74 <ferror@plt+0x28e34>
  42ab68:	add	w4, w4, #0x7
  42ab6c:	cmp	x5, x19
  42ab70:	b.eq	42ab88 <ferror@plt+0x28e48>  // b.none
  42ab74:	ldrb	w3, [x19], #1
  42ab78:	and	x0, x3, #0x7f
  42ab7c:	lsl	x0, x0, x4
  42ab80:	orr	x20, x20, x0
  42ab84:	tbnz	w3, #7, 42ab68 <ferror@plt+0x28e28>
  42ab88:	tst	x21, #0x80
  42ab8c:	and	w1, w21, #0x7f
  42ab90:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  42ab94:	b.eq	42abe4 <ferror@plt+0x28ea4>  // b.none
  42ab98:	add	x0, sp, #0x30
  42ab9c:	bl	42a970 <ferror@plt+0x28c30>
  42aba0:	mov	w2, w22
  42aba4:	lsr	w1, w21, #7
  42aba8:	add	x0, sp, #0x48
  42abac:	bl	42a920 <ferror@plt+0x28be0>
  42abb0:	add	x4, sp, #0x48
  42abb4:	add	x3, sp, #0x30
  42abb8:	mov	x2, x20
  42abbc:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42abc0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42abc4:	add	x1, x1, #0x868
  42abc8:	add	x0, x0, #0x890
  42abcc:	bl	401cc0 <printf@plt>
  42abd0:	mov	x0, x19
  42abd4:	ldp	x19, x20, [sp, #16]
  42abd8:	ldp	x21, x22, [sp, #32]
  42abdc:	ldp	x29, x30, [sp], #96
  42abe0:	ret
  42abe4:	add	x0, sp, #0x48
  42abe8:	bl	42a970 <ferror@plt+0x28c30>
  42abec:	add	x3, sp, #0x48
  42abf0:	mov	x2, x20
  42abf4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42abf8:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42abfc:	add	x1, x1, #0x868
  42ac00:	add	x0, x0, #0x870
  42ac04:	bl	401cc0 <printf@plt>
  42ac08:	mov	x0, x19
  42ac0c:	ldp	x19, x20, [sp, #16]
  42ac10:	ldp	x21, x22, [sp, #32]
  42ac14:	ldp	x29, x30, [sp], #96
  42ac18:	ret
  42ac1c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ac20:	add	x1, x1, #0x858
  42ac24:	mov	w2, #0x5                   	// #5
  42ac28:	mov	x19, x5
  42ac2c:	mov	x0, #0x0                   	// #0
  42ac30:	bl	401c70 <dcgettext@plt>
  42ac34:	bl	401cc0 <printf@plt>
  42ac38:	mov	x0, x19
  42ac3c:	ldp	x19, x20, [sp, #16]
  42ac40:	ldp	x29, x30, [sp], #96
  42ac44:	ret
  42ac48:	stp	x29, x30, [sp, #-80]!
  42ac4c:	mov	x6, x1
  42ac50:	mov	x29, sp
  42ac54:	stp	x19, x20, [sp, #16]
  42ac58:	mov	x19, x0
  42ac5c:	sub	x0, x1, x0
  42ac60:	cmp	x0, #0x3
  42ac64:	b.le	42ad7c <ferror@plt+0x2903c>
  42ac68:	stp	x21, x22, [sp, #32]
  42ac6c:	ldrb	w1, [x19, #1]
  42ac70:	ldrb	w3, [x19], #2
  42ac74:	cmp	x6, x19
  42ac78:	b.ls	42ada8 <ferror@plt+0x29068>  // b.plast
  42ac7c:	mov	x21, #0x0                   	// #0
  42ac80:	mov	w4, #0x0                   	// #0
  42ac84:	b	42ac94 <ferror@plt+0x28f54>
  42ac88:	add	w4, w4, #0x7
  42ac8c:	cmp	x6, x19
  42ac90:	b.eq	42ad2c <ferror@plt+0x28fec>  // b.none
  42ac94:	ldrb	w2, [x19], #1
  42ac98:	and	x0, x2, #0x7f
  42ac9c:	lsl	x0, x0, x4
  42aca0:	orr	x21, x21, x0
  42aca4:	tbnz	w2, #7, 42ac88 <ferror@plt+0x28f48>
  42aca8:	cmp	x6, x19
  42acac:	b.ls	42ad2c <ferror@plt+0x28fec>  // b.plast
  42acb0:	mov	x5, #0x0                   	// #0
  42acb4:	mov	w4, #0x0                   	// #0
  42acb8:	b	42acc8 <ferror@plt+0x28f88>
  42acbc:	add	w4, w4, #0x7
  42acc0:	cmp	x6, x19
  42acc4:	b.eq	42acdc <ferror@plt+0x28f9c>  // b.none
  42acc8:	ldrb	w2, [x19], #1
  42accc:	and	x0, x2, #0x7f
  42acd0:	lsl	x0, x0, x4
  42acd4:	orr	x5, x5, x0
  42acd8:	tbnz	w2, #7, 42acbc <ferror@plt+0x28f7c>
  42acdc:	lsl	x20, x5, #2
  42ace0:	and	w1, w1, #0x7f
  42ace4:	and	w22, w3, #0x3f
  42ace8:	add	x0, sp, #0x38
  42acec:	tbnz	w3, #7, 42ad40 <ferror@plt+0x29000>
  42acf0:	bl	42a970 <ferror@plt+0x28c30>
  42acf4:	add	x4, sp, #0x38
  42acf8:	mov	x5, x20
  42acfc:	mov	x3, x21
  42ad00:	mov	w2, w22
  42ad04:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ad08:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42ad0c:	add	x1, x1, #0x8c8
  42ad10:	add	x0, x0, #0x908
  42ad14:	bl	401cc0 <printf@plt>
  42ad18:	mov	x0, x19
  42ad1c:	ldp	x19, x20, [sp, #16]
  42ad20:	ldp	x21, x22, [sp, #32]
  42ad24:	ldp	x29, x30, [sp], #80
  42ad28:	ret
  42ad2c:	and	w1, w1, #0x7f
  42ad30:	and	w22, w3, #0x3f
  42ad34:	add	x0, sp, #0x38
  42ad38:	mov	x20, #0x0                   	// #0
  42ad3c:	tbz	w3, #7, 42acf0 <ferror@plt+0x28fb0>
  42ad40:	bl	42a970 <ferror@plt+0x28c30>
  42ad44:	add	x4, sp, #0x38
  42ad48:	mov	x5, x20
  42ad4c:	mov	x3, x21
  42ad50:	mov	w2, w22
  42ad54:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ad58:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42ad5c:	add	x1, x1, #0x8c8
  42ad60:	add	x0, x0, #0x8d0
  42ad64:	bl	401cc0 <printf@plt>
  42ad68:	mov	x0, x19
  42ad6c:	ldp	x19, x20, [sp, #16]
  42ad70:	ldp	x21, x22, [sp, #32]
  42ad74:	ldp	x29, x30, [sp], #80
  42ad78:	ret
  42ad7c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ad80:	add	x1, x1, #0x8b8
  42ad84:	mov	w2, #0x5                   	// #5
  42ad88:	mov	x19, x6
  42ad8c:	mov	x0, #0x0                   	// #0
  42ad90:	bl	401c70 <dcgettext@plt>
  42ad94:	bl	401cc0 <printf@plt>
  42ad98:	mov	x0, x19
  42ad9c:	ldp	x19, x20, [sp, #16]
  42ada0:	ldp	x29, x30, [sp], #80
  42ada4:	ret
  42ada8:	mov	x20, #0x0                   	// #0
  42adac:	mov	x21, #0x0                   	// #0
  42adb0:	b	42ace0 <ferror@plt+0x28fa0>
  42adb4:	nop
  42adb8:	stp	x29, x30, [sp, #-112]!
  42adbc:	mov	x3, x1
  42adc0:	sub	x1, x1, x0
  42adc4:	mov	x29, sp
  42adc8:	stp	x19, x20, [sp, #16]
  42adcc:	cmp	x1, #0x3
  42add0:	b.le	42aec8 <ferror@plt+0x29188>
  42add4:	stp	x21, x22, [sp, #32]
  42add8:	add	x19, x0, #0x3
  42addc:	cmp	x3, x19
  42ade0:	str	x23, [sp, #48]
  42ade4:	mov	x20, #0x0                   	// #0
  42ade8:	ldrb	w1, [x0]
  42adec:	ldrb	w22, [x0, #1]
  42adf0:	ldrb	w23, [x0, #2]
  42adf4:	b.ls	42ae20 <ferror@plt+0x290e0>  // b.plast
  42adf8:	mov	w5, #0x0                   	// #0
  42adfc:	b	42ae0c <ferror@plt+0x290cc>
  42ae00:	add	w5, w5, #0x7
  42ae04:	cmp	x3, x19
  42ae08:	b.eq	42ae20 <ferror@plt+0x290e0>  // b.none
  42ae0c:	ldrb	w4, [x19], #1
  42ae10:	and	x0, x4, #0x7f
  42ae14:	lsl	x0, x0, x5
  42ae18:	orr	x20, x20, x0
  42ae1c:	tbnz	w4, #7, 42ae00 <ferror@plt+0x290c0>
  42ae20:	tst	x22, #0x80
  42ae24:	and	w21, w1, #0x3f
  42ae28:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  42ae2c:	and	w1, w22, #0x7f
  42ae30:	b.eq	42ae88 <ferror@plt+0x29148>  // b.none
  42ae34:	add	x0, sp, #0x40
  42ae38:	bl	42a970 <ferror@plt+0x28c30>
  42ae3c:	mov	w2, w23
  42ae40:	lsr	w1, w22, #7
  42ae44:	add	x0, sp, #0x58
  42ae48:	bl	42a920 <ferror@plt+0x28be0>
  42ae4c:	add	x5, sp, #0x58
  42ae50:	add	x4, sp, #0x40
  42ae54:	mov	x3, x20
  42ae58:	mov	w2, w21
  42ae5c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ae60:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42ae64:	add	x1, x1, #0x958
  42ae68:	add	x0, x0, #0x988
  42ae6c:	bl	401cc0 <printf@plt>
  42ae70:	mov	x0, x19
  42ae74:	ldp	x19, x20, [sp, #16]
  42ae78:	ldp	x21, x22, [sp, #32]
  42ae7c:	ldr	x23, [sp, #48]
  42ae80:	ldp	x29, x30, [sp], #112
  42ae84:	ret
  42ae88:	add	x0, sp, #0x58
  42ae8c:	bl	42a970 <ferror@plt+0x28c30>
  42ae90:	add	x4, sp, #0x58
  42ae94:	mov	x3, x20
  42ae98:	mov	w2, w21
  42ae9c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42aea0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42aea4:	add	x1, x1, #0x958
  42aea8:	add	x0, x0, #0x960
  42aeac:	bl	401cc0 <printf@plt>
  42aeb0:	mov	x0, x19
  42aeb4:	ldp	x19, x20, [sp, #16]
  42aeb8:	ldp	x21, x22, [sp, #32]
  42aebc:	ldr	x23, [sp, #48]
  42aec0:	ldp	x29, x30, [sp], #112
  42aec4:	ret
  42aec8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42aecc:	add	x1, x1, #0x948
  42aed0:	mov	w2, #0x5                   	// #5
  42aed4:	mov	x19, x3
  42aed8:	mov	x0, #0x0                   	// #0
  42aedc:	bl	401c70 <dcgettext@plt>
  42aee0:	bl	401cc0 <printf@plt>
  42aee4:	mov	x0, x19
  42aee8:	ldp	x19, x20, [sp, #16]
  42aeec:	ldp	x29, x30, [sp], #112
  42aef0:	ret
  42aef4:	nop
  42aef8:	stp	x29, x30, [sp, #-64]!
  42aefc:	mov	x4, x0
  42af00:	mov	x29, sp
  42af04:	stp	x19, x20, [sp, #16]
  42af08:	mov	w20, w1
  42af0c:	tbnz	w20, #4, 42af9c <ferror@plt+0x2925c>
  42af10:	and	w7, w1, #0x10
  42af14:	cmp	x3, x0
  42af18:	and	w1, w1, #0xf
  42af1c:	b.ls	42b164 <ferror@plt+0x29424>  // b.plast
  42af20:	mov	w6, #0x0                   	// #0
  42af24:	mov	x2, #0x0                   	// #0
  42af28:	b	42af38 <ferror@plt+0x291f8>
  42af2c:	add	w6, w6, #0x7
  42af30:	cmp	x3, x4
  42af34:	b.eq	42b168 <ferror@plt+0x29428>  // b.none
  42af38:	ldrb	w5, [x4], #1
  42af3c:	and	x0, x5, #0x7f
  42af40:	lsl	x0, x0, x6
  42af44:	orr	x2, x2, x0
  42af48:	tbnz	w5, #7, 42af2c <ferror@plt+0x291ec>
  42af4c:	cmp	w1, #0x8
  42af50:	b.eq	42b768 <ferror@plt+0x29a28>  // b.none
  42af54:	b.hi	42b0a4 <ferror@plt+0x29364>  // b.pmore
  42af58:	cmp	w1, #0x4
  42af5c:	b.eq	42b740 <ferror@plt+0x29a00>  // b.none
  42af60:	b.ls	42b0f4 <ferror@plt+0x293b4>  // b.plast
  42af64:	cmp	w1, #0x6
  42af68:	b.eq	42b3f4 <ferror@plt+0x296b4>  // b.none
  42af6c:	cmp	w1, #0x7
  42af70:	b.ne	42b280 <ferror@plt+0x29540>  // b.any
  42af74:	lsl	x3, x2, #2
  42af78:	mov	x19, x4
  42af7c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42af80:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42af84:	add	x2, x2, #0xa90
  42af88:	add	x1, x1, #0x9b8
  42af8c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42af90:	add	x0, x0, #0xa68
  42af94:	bl	401cc0 <printf@plt>
  42af98:	b	42b0e4 <ferror@plt+0x293a4>
  42af9c:	and	w1, w1, #0xf
  42afa0:	cmp	w1, #0xa
  42afa4:	b.eq	42b3bc <ferror@plt+0x2967c>  // b.none
  42afa8:	b.hi	42afcc <ferror@plt+0x2928c>  // b.pmore
  42afac:	cmp	w1, #0x1
  42afb0:	b.eq	42b300 <ferror@plt+0x295c0>  // b.none
  42afb4:	cmp	w1, #0x9
  42afb8:	b.ne	42b030 <ferror@plt+0x292f0>  // b.any
  42afbc:	mov	x1, x3
  42afc0:	bl	42a9d0 <ferror@plt+0x28c90>
  42afc4:	mov	x19, x0
  42afc8:	b	42b0e4 <ferror@plt+0x293a4>
  42afcc:	cmp	w1, #0xc
  42afd0:	b.eq	42b388 <ferror@plt+0x29648>  // b.none
  42afd4:	cmp	w1, #0xf
  42afd8:	b.ne	42b08c <ferror@plt+0x2934c>  // b.any
  42afdc:	sub	x0, x3, x0
  42afe0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42afe4:	cmp	x0, #0x1
  42afe8:	add	x1, x1, #0xbc0
  42afec:	b.le	42b798 <ferror@plt+0x29a58>
  42aff0:	mov	x19, x4
  42aff4:	ldrb	w20, [x4, #1]
  42aff8:	ldrb	w2, [x19], #2
  42affc:	cmp	w2, #0x2
  42b000:	b.hi	42b47c <ferror@plt+0x2973c>  // b.pmore
  42b004:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b008:	add	x0, x0, #0xe50
  42b00c:	add	x0, x0, #0x80
  42b010:	ldr	x2, [x0, w2, sxtw #3]
  42b014:	mov	w3, w20
  42b018:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b01c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b020:	add	x1, x1, #0xbd8
  42b024:	add	x0, x0, #0xbe0
  42b028:	bl	401cc0 <printf@plt>
  42b02c:	b	42b0e4 <ferror@plt+0x293a4>
  42b030:	cbnz	w1, 42b398 <ferror@plt+0x29658>
  42b034:	sub	x0, x3, x0
  42b038:	cmp	x0, #0x1
  42b03c:	b.le	42b7bc <ferror@plt+0x29a7c>
  42b040:	mov	x19, x4
  42b044:	mov	x2, #0x0                   	// #0
  42b048:	ldrb	w20, [x19], #1
  42b04c:	cmp	x19, x3
  42b050:	b.cc	42b064 <ferror@plt+0x29324>  // b.lo, b.ul, b.last
  42b054:	b	42b078 <ferror@plt+0x29338>
  42b058:	add	w1, w1, #0x7
  42b05c:	cmp	x3, x19
  42b060:	b.eq	42b078 <ferror@plt+0x29338>  // b.none
  42b064:	ldrb	w4, [x19], #1
  42b068:	and	x0, x4, #0x7f
  42b06c:	lsl	x0, x0, x1
  42b070:	orr	x2, x2, x0
  42b074:	tbnz	w4, #7, 42b058 <ferror@plt+0x29318>
  42b078:	sub	w0, w20, #0x1
  42b07c:	cmp	w0, #0x12
  42b080:	b.ls	42b464 <ferror@plt+0x29724>  // b.plast
  42b084:	mov	w2, #0x5                   	// #5
  42b088:	b	42b3a0 <ferror@plt+0x29660>
  42b08c:	cmp	w1, #0xb
  42b090:	b.ne	42b398 <ferror@plt+0x29658>  // b.any
  42b094:	mov	x1, x3
  42b098:	bl	42ac48 <ferror@plt+0x28f08>
  42b09c:	mov	x19, x0
  42b0a0:	b	42b0e4 <ferror@plt+0x293a4>
  42b0a4:	cmp	w1, #0xc
  42b0a8:	b.eq	42b718 <ferror@plt+0x299d8>  // b.none
  42b0ac:	b.ls	42b12c <ferror@plt+0x293ec>  // b.plast
  42b0b0:	cmp	w1, #0xe
  42b0b4:	b.eq	42b3cc <ferror@plt+0x2968c>  // b.none
  42b0b8:	cmp	w1, #0xf
  42b0bc:	b.ne	42b2e8 <ferror@plt+0x295a8>  // b.any
  42b0c0:	lsl	x3, x2, #2
  42b0c4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b0c8:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b0cc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b0d0:	mov	x19, x4
  42b0d4:	add	x2, x2, #0xaa8
  42b0d8:	add	x1, x1, #0x9b8
  42b0dc:	add	x0, x0, #0xa68
  42b0e0:	bl	401cc0 <printf@plt>
  42b0e4:	mov	x0, x19
  42b0e8:	ldp	x19, x20, [sp, #16]
  42b0ec:	ldp	x29, x30, [sp], #64
  42b0f0:	ret
  42b0f4:	cmp	w1, #0x2
  42b0f8:	b.eq	42b41c <ferror@plt+0x296dc>  // b.none
  42b0fc:	cmp	w1, #0x3
  42b100:	b.ne	42b2f4 <ferror@plt+0x295b4>  // b.any
  42b104:	lsl	x3, x2, #2
  42b108:	mov	x19, x4
  42b10c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b110:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b114:	add	x2, x2, #0xa28
  42b118:	add	x1, x1, #0x9b8
  42b11c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b120:	add	x0, x0, #0xa30
  42b124:	bl	401cc0 <printf@plt>
  42b128:	b	42b0e4 <ferror@plt+0x293a4>
  42b12c:	cmp	w1, #0xa
  42b130:	b.eq	42b43c <ferror@plt+0x296fc>  // b.none
  42b134:	cmp	w1, #0xb
  42b138:	b.ne	42b2dc <ferror@plt+0x2959c>  // b.any
  42b13c:	lsl	x3, x2, #2
  42b140:	mov	x19, x4
  42b144:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b148:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b14c:	add	x2, x2, #0xa98
  42b150:	add	x1, x1, #0x9b8
  42b154:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b158:	add	x0, x0, #0xa68
  42b15c:	bl	401cc0 <printf@plt>
  42b160:	b	42b0e4 <ferror@plt+0x293a4>
  42b164:	mov	x2, #0x0                   	// #0
  42b168:	cmp	w1, #0x8
  42b16c:	b.eq	42b768 <ferror@plt+0x29a28>  // b.none
  42b170:	b.hi	42b1c0 <ferror@plt+0x29480>  // b.pmore
  42b174:	cmp	w1, #0x4
  42b178:	b.eq	42b740 <ferror@plt+0x29a00>  // b.none
  42b17c:	b.ls	42b20c <ferror@plt+0x294cc>  // b.plast
  42b180:	cmp	w1, #0x6
  42b184:	b.eq	42b3f4 <ferror@plt+0x296b4>  // b.none
  42b188:	cmp	w1, #0x7
  42b18c:	b.eq	42af74 <ferror@plt+0x29234>  // b.none
  42b190:	cmp	w1, #0x5
  42b194:	b.ne	42b7c8 <ferror@plt+0x29a88>  // b.any
  42b198:	lsl	x3, x2, #2
  42b19c:	mov	x19, x4
  42b1a0:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b1a4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b1a8:	add	x2, x2, #0x778
  42b1ac:	add	x1, x1, #0x9b8
  42b1b0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b1b4:	add	x0, x0, #0xa68
  42b1b8:	bl	401cc0 <printf@plt>
  42b1bc:	b	42b0e4 <ferror@plt+0x293a4>
  42b1c0:	cmp	w1, #0xc
  42b1c4:	b.eq	42b718 <ferror@plt+0x299d8>  // b.none
  42b1c8:	b.ls	42b240 <ferror@plt+0x29500>  // b.plast
  42b1cc:	cmp	w1, #0xe
  42b1d0:	b.eq	42b3cc <ferror@plt+0x2968c>  // b.none
  42b1d4:	cmp	w1, #0xf
  42b1d8:	b.eq	42b0c0 <ferror@plt+0x29380>  // b.none
  42b1dc:	cmp	w1, #0xd
  42b1e0:	b.ne	42b7c8 <ferror@plt+0x29a88>  // b.any
  42b1e4:	lsl	x3, x2, #2
  42b1e8:	mov	x19, x4
  42b1ec:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b1f0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b1f4:	add	x2, x2, #0xaa0
  42b1f8:	add	x1, x1, #0x9b8
  42b1fc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b200:	add	x0, x0, #0xa68
  42b204:	bl	401cc0 <printf@plt>
  42b208:	b	42b0e4 <ferror@plt+0x293a4>
  42b20c:	cmp	w1, #0x2
  42b210:	b.eq	42b41c <ferror@plt+0x296dc>  // b.none
  42b214:	cmp	w1, #0x3
  42b218:	b.eq	42b104 <ferror@plt+0x293c4>  // b.none
  42b21c:	cmp	w1, #0x1
  42b220:	b.ne	42b7c8 <ferror@plt+0x29a88>  // b.any
  42b224:	mov	x19, x4
  42b228:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b22c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b230:	add	x1, x1, #0x9b8
  42b234:	add	x0, x0, #0x9e8
  42b238:	bl	401cc0 <printf@plt>
  42b23c:	b	42b0e4 <ferror@plt+0x293a4>
  42b240:	cmp	w1, #0xa
  42b244:	b.eq	42b43c <ferror@plt+0x296fc>  // b.none
  42b248:	cmp	w1, #0xb
  42b24c:	b.eq	42b13c <ferror@plt+0x293fc>  // b.none
  42b250:	cmp	w1, #0x9
  42b254:	b.ne	42b7c8 <ferror@plt+0x29a88>  // b.any
  42b258:	lsl	x3, x2, #2
  42b25c:	mov	x19, x4
  42b260:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b264:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b268:	add	x2, x2, #0x788
  42b26c:	add	x1, x1, #0x9b8
  42b270:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b274:	add	x0, x0, #0xa68
  42b278:	bl	401cc0 <printf@plt>
  42b27c:	b	42b0e4 <ferror@plt+0x293a4>
  42b280:	cmp	w1, #0x5
  42b284:	b.eq	42b198 <ferror@plt+0x29458>  // b.none
  42b288:	cmp	x3, x4
  42b28c:	b.ls	42b7c8 <ferror@plt+0x29a88>  // b.plast
  42b290:	mov	x5, #0x0                   	// #0
  42b294:	b	42b2a4 <ferror@plt+0x29564>
  42b298:	add	w7, w7, #0x7
  42b29c:	cmp	x3, x4
  42b2a0:	b.eq	42b7b0 <ferror@plt+0x29a70>  // b.none
  42b2a4:	ldrb	w1, [x4], #1
  42b2a8:	and	x0, x1, #0x7f
  42b2ac:	lsl	x0, x0, x7
  42b2b0:	orr	x5, x5, x0
  42b2b4:	tbnz	w1, #7, 42b298 <ferror@plt+0x29558>
  42b2b8:	lsl	x5, x5, #4
  42b2bc:	mov	x19, x4
  42b2c0:	mov	x3, x5
  42b2c4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b2c8:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b2cc:	add	x1, x1, #0x9b8
  42b2d0:	add	x0, x0, #0x9c0
  42b2d4:	bl	401cc0 <printf@plt>
  42b2d8:	b	42b0e4 <ferror@plt+0x293a4>
  42b2dc:	cmp	w1, #0x9
  42b2e0:	b.eq	42b258 <ferror@plt+0x29518>  // b.none
  42b2e4:	b	42b288 <ferror@plt+0x29548>
  42b2e8:	cmp	w1, #0xd
  42b2ec:	b.eq	42b1e4 <ferror@plt+0x294a4>  // b.none
  42b2f0:	b	42b288 <ferror@plt+0x29548>
  42b2f4:	cmp	w1, #0x1
  42b2f8:	b.eq	42b224 <ferror@plt+0x294e4>  // b.none
  42b2fc:	b	42b288 <ferror@plt+0x29548>
  42b300:	sub	x0, x3, x0
  42b304:	cmp	x0, #0x1
  42b308:	b.le	42b790 <ferror@plt+0x29a50>
  42b30c:	ldrb	w1, [x4]
  42b310:	add	x2, sp, #0x28
  42b314:	ldrb	w3, [x4, #1]
  42b318:	add	x19, x4, #0x2
  42b31c:	and	w1, w1, #0xf
  42b320:	mov	w0, #0x4                   	// #4
  42b324:	mov	w6, #0x0                   	// #0
  42b328:	mov	w8, #0x72                  	// #114
  42b32c:	mov	w7, #0x38                  	// #56
  42b330:	mov	w9, #0x2c                  	// #44
  42b334:	tbz	w1, #0, 42b358 <ferror@plt+0x29618>
  42b338:	cbz	w6, 42b340 <ferror@plt+0x29600>
  42b33c:	strb	w9, [x2], #1
  42b340:	mov	x4, x2
  42b344:	sub	w5, w7, w0
  42b348:	mov	w6, #0x1                   	// #1
  42b34c:	strb	w8, [x4], #2
  42b350:	strb	w5, [x2, #1]
  42b354:	mov	x2, x4
  42b358:	lsr	w1, w1, #1
  42b35c:	subs	w0, w0, #0x1
  42b360:	b.ne	42b334 <ferror@plt+0x295f4>  // b.any
  42b364:	strb	wzr, [x2]
  42b368:	and	w3, w3, #0x7f
  42b36c:	add	x2, sp, #0x28
  42b370:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b374:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b378:	add	x1, x1, #0xb98
  42b37c:	add	x0, x0, #0xba0
  42b380:	bl	401cc0 <printf@plt>
  42b384:	b	42b0e4 <ferror@plt+0x293a4>
  42b388:	mov	x1, x3
  42b38c:	bl	42adb8 <ferror@plt+0x29078>
  42b390:	mov	x19, x0
  42b394:	b	42b0e4 <ferror@plt+0x293a4>
  42b398:	mov	x19, x4
  42b39c:	mov	w2, #0x5                   	// #5
  42b3a0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b3a4:	mov	x0, #0x0                   	// #0
  42b3a8:	add	x1, x1, #0xb70
  42b3ac:	bl	401c70 <dcgettext@plt>
  42b3b0:	mov	w1, w20
  42b3b4:	bl	401cc0 <printf@plt>
  42b3b8:	b	42b0e4 <ferror@plt+0x293a4>
  42b3bc:	mov	x1, x3
  42b3c0:	bl	42ab28 <ferror@plt+0x28de8>
  42b3c4:	mov	x19, x0
  42b3c8:	b	42b0e4 <ferror@plt+0x293a4>
  42b3cc:	mov	x3, x2
  42b3d0:	mov	x19, x4
  42b3d4:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b3d8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b3dc:	add	x2, x2, #0xaa8
  42b3e0:	add	x1, x1, #0x9b8
  42b3e4:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b3e8:	add	x0, x0, #0xa50
  42b3ec:	bl	401cc0 <printf@plt>
  42b3f0:	b	42b0e4 <ferror@plt+0x293a4>
  42b3f4:	mov	x3, x2
  42b3f8:	mov	x19, x4
  42b3fc:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b400:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b404:	add	x2, x2, #0xa90
  42b408:	add	x1, x1, #0x9b8
  42b40c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b410:	add	x0, x0, #0xa50
  42b414:	bl	401cc0 <printf@plt>
  42b418:	b	42b0e4 <ferror@plt+0x293a4>
  42b41c:	lsl	x2, x2, #2
  42b420:	mov	x19, x4
  42b424:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b428:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b42c:	add	x1, x1, #0x9b8
  42b430:	add	x0, x0, #0xa00
  42b434:	bl	401cc0 <printf@plt>
  42b438:	b	42b0e4 <ferror@plt+0x293a4>
  42b43c:	mov	x3, x2
  42b440:	mov	x19, x4
  42b444:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b448:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b44c:	add	x2, x2, #0xa98
  42b450:	add	x1, x1, #0x9b8
  42b454:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b458:	add	x0, x0, #0xa50
  42b45c:	bl	401cc0 <printf@plt>
  42b460:	b	42b0e4 <ferror@plt+0x293a4>
  42b464:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b468:	add	x1, x1, #0xe28
  42b46c:	ldrh	w0, [x1, w0, uxtw #1]
  42b470:	adr	x1, 42b47c <ferror@plt+0x2973c>
  42b474:	add	x0, x1, w0, sxth #2
  42b478:	br	x0
  42b47c:	add	x0, sp, #0x28
  42b480:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b484:	add	x1, x1, #0xbd0
  42b488:	bl	401980 <sprintf@plt>
  42b48c:	add	x2, sp, #0x28
  42b490:	b	42b014 <ferror@plt+0x292d4>
  42b494:	lsl	x2, x2, #2
  42b498:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b49c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b4a0:	add	x1, x1, #0xac0
  42b4a4:	add	x0, x0, #0xb30
  42b4a8:	bl	401cc0 <printf@plt>
  42b4ac:	b	42b0e4 <ferror@plt+0x293a4>
  42b4b0:	lsl	x2, x2, #2
  42b4b4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b4b8:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b4bc:	add	x1, x1, #0xac0
  42b4c0:	add	x0, x0, #0xb08
  42b4c4:	bl	401cc0 <printf@plt>
  42b4c8:	b	42b0e4 <ferror@plt+0x293a4>
  42b4cc:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b4d0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b4d4:	add	x1, x1, #0xac0
  42b4d8:	add	x0, x0, #0xae8
  42b4dc:	bl	401cc0 <printf@plt>
  42b4e0:	b	42b0e4 <ferror@plt+0x293a4>
  42b4e4:	lsl	x3, x2, #2
  42b4e8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b4ec:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b4f0:	add	x1, x1, #0xac0
  42b4f4:	add	x2, x2, #0xae0
  42b4f8:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b4fc:	add	x0, x0, #0xa30
  42b500:	bl	401cc0 <printf@plt>
  42b504:	b	42b0e4 <ferror@plt+0x293a4>
  42b508:	lsl	x3, x2, #2
  42b50c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b510:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b514:	add	x1, x1, #0xac0
  42b518:	add	x2, x2, #0xae0
  42b51c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b520:	add	x0, x0, #0xa68
  42b524:	bl	401cc0 <printf@plt>
  42b528:	b	42b0e4 <ferror@plt+0x293a4>
  42b52c:	mov	x3, x2
  42b530:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b534:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b538:	add	x1, x1, #0xac0
  42b53c:	add	x2, x2, #0xae0
  42b540:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b544:	add	x0, x0, #0xa50
  42b548:	bl	401cc0 <printf@plt>
  42b54c:	b	42b0e4 <ferror@plt+0x293a4>
  42b550:	lsl	x3, x2, #2
  42b554:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b558:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b55c:	add	x1, x1, #0xac0
  42b560:	add	x2, x2, #0xad0
  42b564:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b568:	add	x0, x0, #0xa30
  42b56c:	bl	401cc0 <printf@plt>
  42b570:	b	42b0e4 <ferror@plt+0x293a4>
  42b574:	lsl	x3, x2, #2
  42b578:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b57c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b580:	add	x1, x1, #0xac0
  42b584:	add	x2, x2, #0xad0
  42b588:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b58c:	add	x0, x0, #0xa68
  42b590:	bl	401cc0 <printf@plt>
  42b594:	b	42b0e4 <ferror@plt+0x293a4>
  42b598:	mov	x3, x2
  42b59c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b5a0:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b5a4:	add	x1, x1, #0xac0
  42b5a8:	add	x2, x2, #0xad0
  42b5ac:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b5b0:	add	x0, x0, #0xa50
  42b5b4:	bl	401cc0 <printf@plt>
  42b5b8:	b	42b0e4 <ferror@plt+0x293a4>
  42b5bc:	lsl	x3, x2, #2
  42b5c0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b5c4:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b5c8:	add	x1, x1, #0xac0
  42b5cc:	add	x2, x2, #0xac8
  42b5d0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b5d4:	add	x0, x0, #0xa30
  42b5d8:	bl	401cc0 <printf@plt>
  42b5dc:	b	42b0e4 <ferror@plt+0x293a4>
  42b5e0:	lsl	x3, x2, #2
  42b5e4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b5e8:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b5ec:	add	x1, x1, #0xac0
  42b5f0:	add	x2, x2, #0xac8
  42b5f4:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b5f8:	add	x0, x0, #0xa68
  42b5fc:	bl	401cc0 <printf@plt>
  42b600:	b	42b0e4 <ferror@plt+0x293a4>
  42b604:	mov	x3, x2
  42b608:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b60c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b610:	add	x1, x1, #0xac0
  42b614:	add	x2, x2, #0xac8
  42b618:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b61c:	add	x0, x0, #0xa50
  42b620:	bl	401cc0 <printf@plt>
  42b624:	b	42b0e4 <ferror@plt+0x293a4>
  42b628:	lsl	x3, x2, #2
  42b62c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b630:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b634:	add	x1, x1, #0xac0
  42b638:	add	x2, x2, #0xaa8
  42b63c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b640:	add	x0, x0, #0xa30
  42b644:	bl	401cc0 <printf@plt>
  42b648:	b	42b0e4 <ferror@plt+0x293a4>
  42b64c:	lsl	x3, x2, #2
  42b650:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b654:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b658:	add	x1, x1, #0xac0
  42b65c:	add	x2, x2, #0xaa0
  42b660:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b664:	add	x0, x0, #0xa30
  42b668:	bl	401cc0 <printf@plt>
  42b66c:	b	42b0e4 <ferror@plt+0x293a4>
  42b670:	lsl	x3, x2, #2
  42b674:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b678:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b67c:	add	x1, x1, #0xac0
  42b680:	add	x2, x2, #0xa98
  42b684:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b688:	add	x0, x0, #0xa30
  42b68c:	bl	401cc0 <printf@plt>
  42b690:	b	42b0e4 <ferror@plt+0x293a4>
  42b694:	lsl	x3, x2, #2
  42b698:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b69c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b6a0:	add	x1, x1, #0xac0
  42b6a4:	add	x2, x2, #0x788
  42b6a8:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b6ac:	add	x0, x0, #0xa30
  42b6b0:	bl	401cc0 <printf@plt>
  42b6b4:	b	42b0e4 <ferror@plt+0x293a4>
  42b6b8:	lsl	x3, x2, #2
  42b6bc:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b6c0:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b6c4:	add	x1, x1, #0xac0
  42b6c8:	add	x2, x2, #0xa90
  42b6cc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b6d0:	add	x0, x0, #0xa30
  42b6d4:	bl	401cc0 <printf@plt>
  42b6d8:	b	42b0e4 <ferror@plt+0x293a4>
  42b6dc:	lsl	x3, x2, #2
  42b6e0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b6e4:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b6e8:	add	x1, x1, #0xac0
  42b6ec:	add	x2, x2, #0x778
  42b6f0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b6f4:	add	x0, x0, #0xa30
  42b6f8:	bl	401cc0 <printf@plt>
  42b6fc:	b	42b0e4 <ferror@plt+0x293a4>
  42b700:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b704:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b708:	add	x1, x1, #0xac0
  42b70c:	add	x0, x0, #0xb50
  42b710:	bl	401cc0 <printf@plt>
  42b714:	b	42b0e4 <ferror@plt+0x293a4>
  42b718:	mov	x3, x2
  42b71c:	mov	x19, x4
  42b720:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b724:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b728:	add	x2, x2, #0xaa0
  42b72c:	add	x1, x1, #0x9b8
  42b730:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b734:	add	x0, x0, #0xa50
  42b738:	bl	401cc0 <printf@plt>
  42b73c:	b	42b0e4 <ferror@plt+0x293a4>
  42b740:	mov	x3, x2
  42b744:	mov	x19, x4
  42b748:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b74c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b750:	add	x2, x2, #0x778
  42b754:	add	x1, x1, #0x9b8
  42b758:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b75c:	add	x0, x0, #0xa50
  42b760:	bl	401cc0 <printf@plt>
  42b764:	b	42b0e4 <ferror@plt+0x293a4>
  42b768:	mov	x3, x2
  42b76c:	mov	x19, x4
  42b770:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42b774:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b778:	add	x2, x2, #0x788
  42b77c:	add	x1, x1, #0x9b8
  42b780:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b784:	add	x0, x0, #0xa50
  42b788:	bl	401cc0 <printf@plt>
  42b78c:	b	42b0e4 <ferror@plt+0x293a4>
  42b790:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b794:	add	x1, x1, #0xb88
  42b798:	mov	w2, #0x5                   	// #5
  42b79c:	mov	x19, x3
  42b7a0:	mov	x0, #0x0                   	// #0
  42b7a4:	bl	401c70 <dcgettext@plt>
  42b7a8:	bl	401cc0 <printf@plt>
  42b7ac:	b	42b0e4 <ferror@plt+0x293a4>
  42b7b0:	lsl	x5, x5, #4
  42b7b4:	mov	x19, x3
  42b7b8:	b	42b2c0 <ferror@plt+0x29580>
  42b7bc:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b7c0:	add	x1, x1, #0xab0
  42b7c4:	b	42b798 <ferror@plt+0x29a58>
  42b7c8:	mov	x19, x4
  42b7cc:	mov	x5, #0x0                   	// #0
  42b7d0:	b	42b2c0 <ferror@plt+0x29580>
  42b7d4:	nop
  42b7d8:	stp	x29, x30, [sp, #-32]!
  42b7dc:	mov	x4, x0
  42b7e0:	mov	x29, sp
  42b7e4:	stp	x19, x20, [sp, #16]
  42b7e8:	mov	w20, w1
  42b7ec:	mov	x1, x3
  42b7f0:	tbnz	w20, #4, 42b884 <ferror@plt+0x29b44>
  42b7f4:	cmp	x3, x0
  42b7f8:	b.ls	42b98c <ferror@plt+0x29c4c>  // b.plast
  42b7fc:	and	w5, w20, #0x10
  42b800:	mov	w6, #0x0                   	// #0
  42b804:	mov	x2, #0x0                   	// #0
  42b808:	b	42b818 <ferror@plt+0x29ad8>
  42b80c:	add	w6, w6, #0x7
  42b810:	cmp	x1, x4
  42b814:	b.eq	42b924 <ferror@plt+0x29be4>  // b.none
  42b818:	ldrb	w3, [x4], #1
  42b81c:	and	x0, x3, #0x7f
  42b820:	lsl	x0, x0, x6
  42b824:	orr	x2, x2, x0
  42b828:	tbnz	w3, #7, 42b80c <ferror@plt+0x29acc>
  42b82c:	mov	x19, x4
  42b830:	cmp	x1, x4
  42b834:	mov	x3, #0x0                   	// #0
  42b838:	b.hi	42b84c <ferror@plt+0x29b0c>  // b.pmore
  42b83c:	b	42b860 <ferror@plt+0x29b20>
  42b840:	add	w5, w5, #0x7
  42b844:	cmp	x1, x19
  42b848:	b.eq	42b860 <ferror@plt+0x29b20>  // b.none
  42b84c:	ldrb	w4, [x19], #1
  42b850:	and	x0, x4, #0x7f
  42b854:	lsl	x0, x0, x5
  42b858:	orr	x3, x3, x0
  42b85c:	tbnz	w4, #7, 42b840 <ferror@plt+0x29b00>
  42b860:	adrp	x1, 46b000 <warn@@Base+0x246c0>
  42b864:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b868:	add	x1, x1, #0x3a8
  42b86c:	add	x0, x0, #0x648
  42b870:	bl	401cc0 <printf@plt>
  42b874:	mov	x0, x19
  42b878:	ldp	x19, x20, [sp, #16]
  42b87c:	ldp	x29, x30, [sp], #32
  42b880:	ret
  42b884:	ands	w3, w20, #0x7
  42b888:	b.ne	42b8e8 <ferror@plt+0x29ba8>  // b.any
  42b88c:	cmp	x1, x0
  42b890:	mov	x2, #0x0                   	// #0
  42b894:	b.hi	42b8a8 <ferror@plt+0x29b68>  // b.pmore
  42b898:	b	42b8bc <ferror@plt+0x29b7c>
  42b89c:	add	w3, w3, #0x7
  42b8a0:	cmp	x1, x4
  42b8a4:	b.eq	42b8bc <ferror@plt+0x29b7c>  // b.none
  42b8a8:	ldrb	w5, [x4], #1
  42b8ac:	and	x0, x5, #0x7f
  42b8b0:	lsl	x0, x0, x3
  42b8b4:	orr	x2, x2, x0
  42b8b8:	tbnz	w5, #7, 42b89c <ferror@plt+0x29b5c>
  42b8bc:	mov	x19, x4
  42b8c0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b8c4:	tbz	w20, #3, 42b930 <ferror@plt+0x29bf0>
  42b8c8:	add	x1, x1, #0xc08
  42b8cc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b8d0:	add	x0, x0, #0x670
  42b8d4:	bl	401cc0 <printf@plt>
  42b8d8:	mov	x0, x19
  42b8dc:	ldp	x19, x20, [sp, #16]
  42b8e0:	ldp	x29, x30, [sp], #32
  42b8e4:	ret
  42b8e8:	cmp	w3, #0x3
  42b8ec:	b.eq	42b980 <ferror@plt+0x29c40>  // b.none
  42b8f0:	tbnz	w20, #2, 42b910 <ferror@plt+0x29bd0>
  42b8f4:	cmp	w3, #0x1
  42b8f8:	b.eq	42b950 <ferror@plt+0x29c10>  // b.none
  42b8fc:	cmp	w3, #0x2
  42b900:	b.ne	42b95c <ferror@plt+0x29c1c>  // b.any
  42b904:	ldp	x19, x20, [sp, #16]
  42b908:	ldp	x29, x30, [sp], #32
  42b90c:	b	42ab28 <ferror@plt+0x28de8>
  42b910:	cmp	w3, #0x4
  42b914:	b.ne	42b95c <ferror@plt+0x29c1c>  // b.any
  42b918:	ldp	x19, x20, [sp, #16]
  42b91c:	ldp	x29, x30, [sp], #32
  42b920:	b	42adb8 <ferror@plt+0x29078>
  42b924:	mov	x19, x1
  42b928:	mov	x3, #0x0                   	// #0
  42b92c:	b	42b860 <ferror@plt+0x29b20>
  42b930:	add	x1, x1, #0xc08
  42b934:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42b938:	add	x0, x0, #0x690
  42b93c:	bl	401cc0 <printf@plt>
  42b940:	mov	x0, x19
  42b944:	ldp	x19, x20, [sp, #16]
  42b948:	ldp	x29, x30, [sp], #32
  42b94c:	ret
  42b950:	ldp	x19, x20, [sp, #16]
  42b954:	ldp	x29, x30, [sp], #32
  42b958:	b	42a9d0 <ferror@plt+0x28c90>
  42b95c:	mov	w2, #0x5                   	// #5
  42b960:	mov	x19, x4
  42b964:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b968:	mov	x0, #0x0                   	// #0
  42b96c:	add	x1, x1, #0xb70
  42b970:	bl	401c70 <dcgettext@plt>
  42b974:	mov	w1, w20
  42b978:	bl	401cc0 <printf@plt>
  42b97c:	b	42b874 <ferror@plt+0x29b34>
  42b980:	ldp	x19, x20, [sp, #16]
  42b984:	ldp	x29, x30, [sp], #32
  42b988:	b	42ac48 <ferror@plt+0x28f08>
  42b98c:	mov	x19, x0
  42b990:	mov	x2, #0x0                   	// #0
  42b994:	mov	x3, #0x0                   	// #0
  42b998:	b	42b860 <ferror@plt+0x29b20>
  42b99c:	nop
  42b9a0:	stp	x29, x30, [sp, #-304]!
  42b9a4:	mov	x29, sp
  42b9a8:	stp	x19, x20, [sp, #16]
  42b9ac:	mov	w19, w1
  42b9b0:	mov	x20, x2
  42b9b4:	stp	x21, x22, [sp, #32]
  42b9b8:	stp	x25, x26, [sp, #64]
  42b9bc:	mov	x25, x0
  42b9c0:	tbnz	w19, #3, 42ba48 <ferror@plt+0x29d08>
  42b9c4:	sub	x0, x2, x0
  42b9c8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42b9cc:	cmp	x0, #0x0
  42b9d0:	add	x1, x1, #0xc10
  42b9d4:	b.le	42bd0c <ferror@plt+0x29fcc>
  42b9d8:	mov	x21, x25
  42b9dc:	ubfiz	w1, w19, #1, #3
  42b9e0:	ldrb	w19, [x21], #1
  42b9e4:	and	w3, w19, #0x7f
  42b9e8:	orr	w19, w1, w19, lsr #7
  42b9ec:	cmp	w19, #0x6
  42b9f0:	b.eq	42be2c <ferror@plt+0x2a0ec>  // b.none
  42b9f4:	b.hi	42bb68 <ferror@plt+0x29e28>  // b.pmore
  42b9f8:	cmp	w19, #0x3
  42b9fc:	b.eq	42bdec <ferror@plt+0x2a0ac>  // b.none
  42ba00:	b.hi	42bb38 <ferror@plt+0x29df8>  // b.pmore
  42ba04:	cmp	w19, #0x1
  42ba08:	b.eq	42be0c <ferror@plt+0x2a0cc>  // b.none
  42ba0c:	cmp	w19, #0x2
  42ba10:	b.ne	42bb14 <ferror@plt+0x29dd4>  // b.any
  42ba14:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42ba18:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ba1c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42ba20:	add	x2, x2, #0xa90
  42ba24:	add	x1, x1, #0xc20
  42ba28:	add	x0, x0, #0xc28
  42ba2c:	bl	401cc0 <printf@plt>
  42ba30:	mov	x0, x21
  42ba34:	ldp	x19, x20, [sp, #16]
  42ba38:	ldp	x21, x22, [sp, #32]
  42ba3c:	ldp	x25, x26, [sp, #64]
  42ba40:	ldp	x29, x30, [sp], #304
  42ba44:	ret
  42ba48:	ands	w0, w1, #0x7
  42ba4c:	b.ne	42bbd0 <ferror@plt+0x29e90>  // b.any
  42ba50:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42ba54:	ldr	x22, [x19, #1696]
  42ba58:	lsr	x22, x22, #2
  42ba5c:	add	x0, x25, x22
  42ba60:	cmp	x2, x0
  42ba64:	b.cc	42bc90 <ferror@plt+0x29f50>  // b.lo, b.ul, b.last
  42ba68:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42ba6c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42ba70:	add	x1, x1, #0xcb0
  42ba74:	add	x0, x0, #0xcb8
  42ba78:	bl	401cc0 <printf@plt>
  42ba7c:	ldr	x0, [x19, #1696]
  42ba80:	cbz	x0, 42bd3c <ferror@plt+0x29ffc>
  42ba84:	stp	x23, x24, [sp, #48]
  42ba88:	mov	x24, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42ba8c:	adrp	x21, 4a3000 <warn@@Base+0x5c6c0>
  42ba90:	adrp	x22, 47b000 <warn@@Base+0x346c0>
  42ba94:	add	x19, x19, #0x6a0
  42ba98:	add	x21, x21, #0x410
  42ba9c:	add	x22, x22, #0xcd0
  42baa0:	mov	w20, #0x0                   	// #0
  42baa4:	mov	x26, #0x0                   	// #0
  42baa8:	movk	x24, #0xaaab
  42baac:	mov	x23, #0x5555555555555555    	// #6148914691236517205
  42bab0:	b	42bae8 <ferror@plt+0x29da8>
  42bab4:	ldrb	w20, [x0], #1
  42bab8:	mov	x25, x0
  42babc:	cbnz	x26, 42baf8 <ferror@plt+0x29db8>
  42bac0:	mvn	w2, w26
  42bac4:	add	x26, x26, #0x1
  42bac8:	ubfiz	w2, w2, #1, #2
  42bacc:	asr	w2, w20, w2
  42bad0:	and	x2, x2, #0x3
  42bad4:	ldrb	w0, [x2, x22]
  42bad8:	bl	401990 <putc@plt>
  42badc:	ldr	x0, [x19]
  42bae0:	cmp	x26, x0
  42bae4:	b.cs	42bd38 <ferror@plt+0x29ff8>  // b.hs, b.nlast
  42bae8:	mov	x0, x25
  42baec:	tst	x26, #0x3
  42baf0:	ldr	x1, [x21]
  42baf4:	b.eq	42bab4 <ferror@plt+0x29d74>  // b.none
  42baf8:	mul	x0, x26, x24
  42bafc:	cmp	x0, x23
  42bb00:	b.hi	42bac0 <ferror@plt+0x29d80>  // b.pmore
  42bb04:	mov	w0, #0x2c                  	// #44
  42bb08:	bl	401990 <putc@plt>
  42bb0c:	ldr	x1, [x21]
  42bb10:	b	42bac0 <ferror@plt+0x29d80>
  42bb14:	cbnz	w19, 42bd64 <ferror@plt+0x2a024>
  42bb18:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bb1c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bb20:	add	x2, x2, #0xa28
  42bb24:	add	x1, x1, #0xc20
  42bb28:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bb2c:	add	x0, x0, #0xc28
  42bb30:	bl	401cc0 <printf@plt>
  42bb34:	b	42ba30 <ferror@plt+0x29cf0>
  42bb38:	cmp	w19, #0x4
  42bb3c:	b.eq	42bd6c <ferror@plt+0x2a02c>  // b.none
  42bb40:	cmp	w19, #0x5
  42bb44:	b.ne	42bd64 <ferror@plt+0x2a024>  // b.any
  42bb48:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bb4c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bb50:	add	x2, x2, #0xa98
  42bb54:	add	x1, x1, #0xc20
  42bb58:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bb5c:	add	x0, x0, #0xc28
  42bb60:	bl	401cc0 <printf@plt>
  42bb64:	b	42ba30 <ferror@plt+0x29cf0>
  42bb68:	cmp	w19, #0x9
  42bb6c:	b.eq	42bd8c <ferror@plt+0x2a04c>  // b.none
  42bb70:	b.ls	42bba0 <ferror@plt+0x29e60>  // b.plast
  42bb74:	cmp	w19, #0xa
  42bb78:	b.eq	42bdac <ferror@plt+0x2a06c>  // b.none
  42bb7c:	cmp	w19, #0xb
  42bb80:	b.ne	42bd64 <ferror@plt+0x2a024>  // b.any
  42bb84:	mov	w2, w3
  42bb88:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bb8c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bb90:	add	x1, x1, #0xc20
  42bb94:	add	x0, x0, #0xc58
  42bb98:	bl	401cc0 <printf@plt>
  42bb9c:	b	42ba30 <ferror@plt+0x29cf0>
  42bba0:	cmp	w19, #0x7
  42bba4:	b.eq	42bdcc <ferror@plt+0x2a08c>  // b.none
  42bba8:	cmp	w19, #0x8
  42bbac:	b.ne	42bd64 <ferror@plt+0x2a024>  // b.any
  42bbb0:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bbb4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bbb8:	add	x2, x2, #0xac8
  42bbbc:	add	x1, x1, #0xc20
  42bbc0:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bbc4:	add	x0, x0, #0xc28
  42bbc8:	bl	401cc0 <printf@plt>
  42bbcc:	b	42ba30 <ferror@plt+0x29cf0>
  42bbd0:	cmp	w0, #0x1
  42bbd4:	b.ne	42bccc <ferror@plt+0x29f8c>  // b.any
  42bbd8:	sub	x0, x2, x25
  42bbdc:	cmp	x0, #0x2
  42bbe0:	b.le	42bd04 <ferror@plt+0x29fc4>
  42bbe4:	mov	x21, x25
  42bbe8:	ldurh	w1, [x25, #1]
  42bbec:	add	x3, sp, #0x50
  42bbf0:	mov	w2, #0x34                  	// #52
  42bbf4:	rev16	w1, w1
  42bbf8:	mov	w6, #0x0                   	// #0
  42bbfc:	ldrb	w0, [x21], #3
  42bc00:	and	x1, x1, #0xffff
  42bc04:	mov	w7, #0x72                  	// #114
  42bc08:	mov	w8, #0x2c                  	// #44
  42bc0c:	ubfiz	x4, x0, #16, #4
  42bc10:	ubfx	x0, x0, #4, #32
  42bc14:	orr	x1, x4, x1
  42bc18:	add	w4, w2, #0x1
  42bc1c:	tbz	w0, #0, 42bc40 <ferror@plt+0x29f00>
  42bc20:	mov	x5, x3
  42bc24:	cbz	w6, 42bc30 <ferror@plt+0x29ef0>
  42bc28:	add	x5, x3, #0x1
  42bc2c:	strb	w8, [x3]
  42bc30:	mov	x3, x5
  42bc34:	mov	w6, #0x1                   	// #1
  42bc38:	strb	w7, [x3], #2
  42bc3c:	strb	w2, [x5, #1]
  42bc40:	and	w2, w4, #0xff
  42bc44:	lsr	w0, w0, #1
  42bc48:	cmp	w2, #0x38
  42bc4c:	b.ne	42bc18 <ferror@plt+0x29ed8>  // b.any
  42bc50:	strb	wzr, [x3]
  42bc54:	add	x0, sp, #0x68
  42bc58:	bl	42a3c8 <ferror@plt+0x28688>
  42bc5c:	add	x3, sp, #0x68
  42bc60:	add	x2, sp, #0x50
  42bc64:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bc68:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bc6c:	add	x1, x1, #0xcf0
  42bc70:	add	x0, x0, #0xcf8
  42bc74:	bl	401cc0 <printf@plt>
  42bc78:	mov	x0, x21
  42bc7c:	ldp	x19, x20, [sp, #16]
  42bc80:	ldp	x21, x22, [sp, #32]
  42bc84:	ldp	x25, x26, [sp, #64]
  42bc88:	ldp	x29, x30, [sp], #304
  42bc8c:	ret
  42bc90:	mov	w2, #0x5                   	// #5
  42bc94:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bc98:	mov	x0, #0x0                   	// #0
  42bc9c:	add	x1, x1, #0xc78
  42bca0:	bl	401c70 <dcgettext@plt>
  42bca4:	mov	x21, x25
  42bca8:	sub	x2, x20, x25
  42bcac:	mov	x1, x22
  42bcb0:	bl	401cc0 <printf@plt>
  42bcb4:	mov	x0, x21
  42bcb8:	ldp	x19, x20, [sp, #16]
  42bcbc:	ldp	x21, x22, [sp, #32]
  42bcc0:	ldp	x25, x26, [sp, #64]
  42bcc4:	ldp	x29, x30, [sp], #304
  42bcc8:	ret
  42bccc:	mov	x21, x25
  42bcd0:	mov	w2, #0x5                   	// #5
  42bcd4:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bcd8:	mov	x0, #0x0                   	// #0
  42bcdc:	add	x1, x1, #0xb70
  42bce0:	bl	401c70 <dcgettext@plt>
  42bce4:	mov	w1, w19
  42bce8:	bl	401cc0 <printf@plt>
  42bcec:	mov	x0, x21
  42bcf0:	ldp	x19, x20, [sp, #16]
  42bcf4:	ldp	x21, x22, [sp, #32]
  42bcf8:	ldp	x25, x26, [sp, #64]
  42bcfc:	ldp	x29, x30, [sp], #304
  42bd00:	ret
  42bd04:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bd08:	add	x1, x1, #0xce0
  42bd0c:	mov	w2, #0x5                   	// #5
  42bd10:	mov	x21, x20
  42bd14:	mov	x0, #0x0                   	// #0
  42bd18:	bl	401c70 <dcgettext@plt>
  42bd1c:	bl	401cc0 <printf@plt>
  42bd20:	mov	x0, x21
  42bd24:	ldp	x19, x20, [sp, #16]
  42bd28:	ldp	x21, x22, [sp, #32]
  42bd2c:	ldp	x25, x26, [sp, #64]
  42bd30:	ldp	x29, x30, [sp], #304
  42bd34:	ret
  42bd38:	ldp	x23, x24, [sp, #48]
  42bd3c:	mov	x21, x25
  42bd40:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bd44:	add	x0, x0, #0xcd8
  42bd48:	bl	401b70 <puts@plt>
  42bd4c:	mov	x0, x21
  42bd50:	ldp	x19, x20, [sp, #16]
  42bd54:	ldp	x21, x22, [sp, #32]
  42bd58:	ldp	x25, x26, [sp, #64]
  42bd5c:	ldp	x29, x30, [sp], #304
  42bd60:	ret
  42bd64:	mov	w2, #0x5                   	// #5
  42bd68:	b	42bcd4 <ferror@plt+0x29f94>
  42bd6c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bd70:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bd74:	add	x2, x2, #0xaa0
  42bd78:	add	x1, x1, #0xc20
  42bd7c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bd80:	add	x0, x0, #0xc28
  42bd84:	bl	401cc0 <printf@plt>
  42bd88:	b	42ba30 <ferror@plt+0x29cf0>
  42bd8c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bd90:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bd94:	add	x2, x2, #0xad0
  42bd98:	add	x1, x1, #0xc20
  42bd9c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bda0:	add	x0, x0, #0xc28
  42bda4:	bl	401cc0 <printf@plt>
  42bda8:	b	42ba30 <ferror@plt+0x29cf0>
  42bdac:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bdb0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bdb4:	add	x2, x2, #0xaa8
  42bdb8:	add	x1, x1, #0xc20
  42bdbc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bdc0:	add	x0, x0, #0xc28
  42bdc4:	bl	401cc0 <printf@plt>
  42bdc8:	b	42ba30 <ferror@plt+0x29cf0>
  42bdcc:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bdd0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bdd4:	add	x2, x2, #0xae0
  42bdd8:	add	x1, x1, #0xc20
  42bddc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42bde0:	add	x0, x0, #0xc28
  42bde4:	bl	401cc0 <printf@plt>
  42bde8:	b	42ba30 <ferror@plt+0x29cf0>
  42bdec:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42bdf0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bdf4:	add	x2, x2, #0x788
  42bdf8:	add	x1, x1, #0xc20
  42bdfc:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42be00:	add	x0, x0, #0xc28
  42be04:	bl	401cc0 <printf@plt>
  42be08:	b	42ba30 <ferror@plt+0x29cf0>
  42be0c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  42be10:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42be14:	add	x2, x2, #0x778
  42be18:	add	x1, x1, #0xc20
  42be1c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42be20:	add	x0, x0, #0xc28
  42be24:	bl	401cc0 <printf@plt>
  42be28:	b	42ba30 <ferror@plt+0x29cf0>
  42be2c:	mov	w2, w3
  42be30:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42be34:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42be38:	add	x1, x1, #0xc20
  42be3c:	add	x0, x0, #0xc40
  42be40:	bl	401cc0 <printf@plt>
  42be44:	b	42ba30 <ferror@plt+0x29cf0>
  42be48:	stp	x29, x30, [sp, #-64]!
  42be4c:	mov	w2, w1
  42be50:	mov	x29, sp
  42be54:	str	x19, [sp, #16]
  42be58:	tbnz	w2, #4, 42beac <ferror@plt+0x2a16c>
  42be5c:	mov	x19, x0
  42be60:	sub	x0, x3, x0
  42be64:	cmp	x0, #0x0
  42be68:	b.le	42bec8 <ferror@plt+0x2a188>
  42be6c:	ldrb	w8, [x19], #1
  42be70:	ubfiz	w1, w1, #1, #4
  42be74:	add	x0, sp, #0x28
  42be78:	orr	w1, w1, w8, lsr #7
  42be7c:	bl	42a368 <ferror@plt+0x28628>
  42be80:	and	w3, w8, #0x7f
  42be84:	add	x2, sp, #0x28
  42be88:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42be8c:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  42be90:	add	x1, x1, #0xd30
  42be94:	add	x0, x0, #0xd38
  42be98:	bl	401cc0 <printf@plt>
  42be9c:	mov	x0, x19
  42bea0:	ldr	x19, [sp, #16]
  42bea4:	ldp	x29, x30, [sp], #64
  42bea8:	ret
  42beac:	mov	x2, x3
  42beb0:	bl	42b9a0 <ferror@plt+0x29c60>
  42beb4:	mov	x19, x0
  42beb8:	mov	x0, x19
  42bebc:	ldr	x19, [sp, #16]
  42bec0:	ldp	x29, x30, [sp], #64
  42bec4:	ret
  42bec8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42becc:	add	x1, x1, #0xd20
  42bed0:	mov	w2, #0x5                   	// #5
  42bed4:	mov	x19, x3
  42bed8:	mov	x0, #0x0                   	// #0
  42bedc:	bl	401c70 <dcgettext@plt>
  42bee0:	bl	401cc0 <printf@plt>
  42bee4:	mov	x0, x19
  42bee8:	ldr	x19, [sp, #16]
  42beec:	ldp	x29, x30, [sp], #64
  42bef0:	ret
  42bef4:	nop
  42bef8:	sub	x5, x3, x0
  42befc:	cmp	x5, #0x0
  42bf00:	b.le	42bf2c <ferror@plt+0x2a1ec>
  42bf04:	mov	w4, w1
  42bf08:	ldrb	w1, [x0], #1
  42bf0c:	adrp	x5, 47b000 <warn@@Base+0x346c0>
  42bf10:	add	x5, x5, #0xe50
  42bf14:	add	x5, x5, #0x98
  42bf18:	ubfx	x6, x1, #5, #3
  42bf1c:	add	x4, x6, w4, sxtw #3
  42bf20:	ldr	x4, [x5, x4, lsl #3]
  42bf24:	mov	x16, x4
  42bf28:	br	x16
  42bf2c:	stp	x29, x30, [sp, #-32]!
  42bf30:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42bf34:	add	x1, x1, #0xd58
  42bf38:	mov	w2, #0x5                   	// #5
  42bf3c:	mov	x29, sp
  42bf40:	mov	x0, #0x0                   	// #0
  42bf44:	str	x19, [sp, #16]
  42bf48:	mov	x19, x3
  42bf4c:	bl	401c70 <dcgettext@plt>
  42bf50:	bl	401cc0 <printf@plt>
  42bf54:	mov	x0, x19
  42bf58:	ldr	x19, [sp, #16]
  42bf5c:	ldp	x29, x30, [sp], #32
  42bf60:	ret
  42bf64:	nop
  42bf68:	adrp	x2, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42bf6c:	ldr	w4, [x0]
  42bf70:	ldr	w3, [x1]
  42bf74:	add	x5, x2, #0x6a8
  42bf78:	ldr	x0, [x2, #1704]
  42bf7c:	ldr	x2, [x0, x4, lsl #3]
  42bf80:	ldr	x1, [x0, x3, lsl #3]
  42bf84:	cmp	x2, x1
  42bf88:	cset	w0, hi  // hi = pmore
  42bf8c:	sbc	w0, w0, wzr
  42bf90:	cbnz	w0, 42bfac <ferror@plt+0x2a26c>
  42bf94:	ldr	x0, [x5, #8]
  42bf98:	ldr	x2, [x0, x4, lsl #3]
  42bf9c:	ldr	x1, [x0, x3, lsl #3]
  42bfa0:	cmp	x2, x1
  42bfa4:	cset	w0, hi  // hi = pmore
  42bfa8:	sbc	w0, w0, wzr
  42bfac:	ret
  42bfb0:	ldr	x2, [x0]
  42bfb4:	ldr	x0, [x1]
  42bfb8:	ldr	x1, [x2, #32]
  42bfbc:	ldr	x0, [x0, #32]
  42bfc0:	sub	w0, w1, w0
  42bfc4:	ret
  42bfc8:	ldr	x2, [x0]
  42bfcc:	ldr	x1, [x1]
  42bfd0:	cmp	x2, x1
  42bfd4:	cset	w0, hi  // hi = pmore
  42bfd8:	sbc	w0, w0, wzr
  42bfdc:	ret
  42bfe0:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42bfe4:	add	x1, x1, #0x6a8
  42bfe8:	mov	w2, w0
  42bfec:	ldr	x0, [x1, #16]
  42bff0:	cbz	x0, 42c004 <ferror@plt+0x2a2c4>
  42bff4:	ldr	w1, [x1, #24]
  42bff8:	cmp	w1, w2
  42bffc:	b.ls	42c008 <ferror@plt+0x2a2c8>  // b.plast
  42c000:	ldr	x0, [x0, w2, uxtw #3]
  42c004:	ret
  42c008:	mov	x0, #0x0                   	// #0
  42c00c:	ret
  42c010:	stp	x29, x30, [sp, #-32]!
  42c014:	mov	w2, #0x5                   	// #5
  42c018:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42c01c:	mov	x29, sp
  42c020:	str	x19, [sp, #16]
  42c024:	mov	x19, x0
  42c028:	add	x1, x1, #0xf68
  42c02c:	mov	x0, #0x0                   	// #0
  42c030:	bl	401c70 <dcgettext@plt>
  42c034:	ldr	x1, [x19, #16]
  42c038:	bl	401cc0 <printf@plt>
  42c03c:	mov	w0, #0x1                   	// #1
  42c040:	ldr	x19, [sp, #16]
  42c044:	ldp	x29, x30, [sp], #32
  42c048:	ret
  42c04c:	nop
  42c050:	stp	x29, x30, [sp, #-48]!
  42c054:	mov	x29, sp
  42c058:	stp	x19, x20, [sp, #16]
  42c05c:	ldr	w19, [x0, #16]
  42c060:	cmp	w19, w1
  42c064:	b.hi	42c120 <ferror@plt+0x2a3e0>  // b.pmore
  42c068:	mov	x20, x0
  42c06c:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42c070:	str	x21, [sp, #32]
  42c074:	mov	w21, w1
  42c078:	ldr	w0, [x0, #1728]
  42c07c:	cmp	w0, #0x0
  42c080:	ccmp	w0, w1, #0x2, ne  // ne = any
  42c084:	b.cc	42c10c <ferror@plt+0x2a3cc>  // b.lo, b.ul, b.last
  42c088:	add	w1, w1, #0x1
  42c08c:	str	w1, [x20, #16]
  42c090:	cbz	w1, 42c10c <ferror@plt+0x2a3cc>
  42c094:	cmp	w1, #0x400
  42c098:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  42c09c:	b.eq	42c130 <ferror@plt+0x2a3f0>  // b.none
  42c0a0:	ldr	x0, [x20, #24]
  42c0a4:	ubfiz	x1, x1, #1, #32
  42c0a8:	bl	44a8a8 <warn@@Base+0x3f68>
  42c0ac:	mov	x1, x0
  42c0b0:	ldr	x0, [x20, #32]
  42c0b4:	str	x1, [x20, #24]
  42c0b8:	ldr	w1, [x20, #16]
  42c0bc:	lsl	x1, x1, #2
  42c0c0:	bl	44a8a8 <warn@@Base+0x3f68>
  42c0c4:	ldr	x2, [x20, #24]
  42c0c8:	str	x0, [x20, #32]
  42c0cc:	cbz	x2, 42c15c <ferror@plt+0x2a41c>
  42c0d0:	ldr	w1, [x20, #16]
  42c0d4:	mov	w3, #0xffffffff            	// #-1
  42c0d8:	cmp	w19, w1
  42c0dc:	b.cs	42c0f8 <ferror@plt+0x2a3b8>  // b.hs, b.nlast
  42c0e0:	strh	w3, [x2, w19, uxtw #1]
  42c0e4:	str	wzr, [x0, w19, uxtw #2]
  42c0e8:	add	w19, w19, #0x1
  42c0ec:	ldr	w1, [x20, #16]
  42c0f0:	cmp	w1, w19
  42c0f4:	b.hi	42c0e0 <ferror@plt+0x2a3a0>  // b.pmore
  42c0f8:	ldr	x21, [sp, #32]
  42c0fc:	mov	w0, #0x1                   	// #1
  42c100:	ldp	x19, x20, [sp, #16]
  42c104:	ldp	x29, x30, [sp], #48
  42c108:	ret
  42c10c:	mov	w0, #0xffffffff            	// #-1
  42c110:	ldp	x19, x20, [sp, #16]
  42c114:	ldr	x21, [sp, #32]
  42c118:	ldp	x29, x30, [sp], #48
  42c11c:	ret
  42c120:	mov	w0, #0x0                   	// #0
  42c124:	ldp	x19, x20, [sp, #16]
  42c128:	ldp	x29, x30, [sp], #48
  42c12c:	ret
  42c130:	mov	w2, #0x5                   	// #5
  42c134:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42c138:	mov	x0, #0x0                   	// #0
  42c13c:	add	x1, x1, #0xfb0
  42c140:	bl	401c70 <dcgettext@plt>
  42c144:	mov	w1, w21
  42c148:	bl	446368 <error@@Base>
  42c14c:	mov	w0, #0xffffffff            	// #-1
  42c150:	ldr	x21, [sp, #32]
  42c154:	str	wzr, [x20, #16]
  42c158:	b	42c100 <ferror@plt+0x2a3c0>
  42c15c:	mov	w2, #0x5                   	// #5
  42c160:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  42c164:	mov	x0, #0x0                   	// #0
  42c168:	add	x1, x1, #0xfd8
  42c16c:	bl	401c70 <dcgettext@plt>
  42c170:	ldr	w1, [x20, #16]
  42c174:	bl	446368 <error@@Base>
  42c178:	mov	w0, #0xffffffff            	// #-1
  42c17c:	ldr	x21, [sp, #32]
  42c180:	str	wzr, [x20, #16]
  42c184:	b	42c100 <ferror@plt+0x2a3c0>
  42c188:	stp	x29, x30, [sp, #-16]!
  42c18c:	mov	x29, sp
  42c190:	bl	42a308 <ferror@plt+0x285c8>
  42c194:	cmp	x0, #0x0
  42c198:	cset	w0, ne  // ne = any
  42c19c:	ldp	x29, x30, [sp], #16
  42c1a0:	ret
  42c1a4:	nop
  42c1a8:	stp	x29, x30, [sp, #-80]!
  42c1ac:	mov	x29, sp
  42c1b0:	stp	x21, x22, [sp, #32]
  42c1b4:	mov	x22, x1
  42c1b8:	mov	x21, x0
  42c1bc:	bl	42a308 <ferror@plt+0x285c8>
  42c1c0:	cbz	x0, 42c2dc <ferror@plt+0x2a59c>
  42c1c4:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  42c1c8:	add	x1, x1, #0x3e0
  42c1cc:	stp	x19, x20, [sp, #16]
  42c1d0:	mov	x20, x0
  42c1d4:	mov	x19, #0x0                   	// #0
  42c1d8:	mov	x0, x21
  42c1dc:	stp	x23, x24, [sp, #48]
  42c1e0:	adrp	x24, 4a6000 <stdout@@GLIBC_2.17+0x2bf0>
  42c1e4:	adrp	x23, 484000 <warn@@Base+0x3d6c0>
  42c1e8:	add	x24, x24, #0x238
  42c1ec:	add	x23, x23, #0x998
  42c1f0:	str	x25, [sp, #64]
  42c1f4:	bl	401a20 <fopen@plt>
  42c1f8:	mov	x25, x0
  42c1fc:	cbz	x0, 42c2ec <ferror@plt+0x2a5ac>
  42c200:	mov	x3, x25
  42c204:	mov	x0, x24
  42c208:	mov	x2, #0x2000                	// #8192
  42c20c:	mov	x1, #0x1                   	// #1
  42c210:	bl	401bb0 <fread@plt>
  42c214:	cbz	x0, 42c26c <ferror@plt+0x2a52c>
  42c218:	add	x6, x24, x0
  42c21c:	eor	x4, x19, #0xffffffff
  42c220:	cmp	x6, x24
  42c224:	b.ls	42c24c <ferror@plt+0x2a50c>  // b.plast
  42c228:	mov	x5, x24
  42c22c:	nop
  42c230:	ldrb	w2, [x5], #1
  42c234:	eor	x2, x2, x4
  42c238:	cmp	x6, x5
  42c23c:	and	x2, x2, #0xff
  42c240:	ldr	x1, [x23, x2, lsl #3]
  42c244:	eor	x4, x1, x4, lsr #8
  42c248:	b.ne	42c230 <ferror@plt+0x2a4f0>  // b.any
  42c24c:	mvn	x4, x4
  42c250:	mov	x3, x25
  42c254:	and	x19, x4, #0xffffffff
  42c258:	mov	x0, x24
  42c25c:	mov	x2, #0x2000                	// #8192
  42c260:	mov	x1, #0x1                   	// #1
  42c264:	bl	401bb0 <fread@plt>
  42c268:	cbnz	x0, 42c218 <ferror@plt+0x2a4d8>
  42c26c:	mov	x0, x25
  42c270:	bl	401a10 <fclose@plt>
  42c274:	ldr	x1, [x22]
  42c278:	mov	w0, #0x1                   	// #1
  42c27c:	cmp	x1, x19
  42c280:	b.ne	42c29c <ferror@plt+0x2a55c>  // b.any
  42c284:	ldp	x19, x20, [sp, #16]
  42c288:	ldp	x21, x22, [sp, #32]
  42c28c:	ldp	x23, x24, [sp, #48]
  42c290:	ldr	x25, [sp, #64]
  42c294:	ldp	x29, x30, [sp], #80
  42c298:	ret
  42c29c:	mov	x0, x20
  42c2a0:	bl	42a300 <ferror@plt+0x285c0>
  42c2a4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c2a8:	add	x1, x1, #0x48
  42c2ac:	mov	w2, #0x5                   	// #5
  42c2b0:	mov	x0, #0x0                   	// #0
  42c2b4:	bl	401c70 <dcgettext@plt>
  42c2b8:	mov	x1, x21
  42c2bc:	bl	446940 <warn@@Base>
  42c2c0:	mov	w0, #0x0                   	// #0
  42c2c4:	ldp	x19, x20, [sp, #16]
  42c2c8:	ldp	x21, x22, [sp, #32]
  42c2cc:	ldp	x23, x24, [sp, #48]
  42c2d0:	ldr	x25, [sp, #64]
  42c2d4:	ldp	x29, x30, [sp], #80
  42c2d8:	ret
  42c2dc:	mov	w0, #0x0                   	// #0
  42c2e0:	ldp	x21, x22, [sp, #32]
  42c2e4:	ldp	x29, x30, [sp], #80
  42c2e8:	ret
  42c2ec:	mov	x0, x20
  42c2f0:	bl	42a300 <ferror@plt+0x285c0>
  42c2f4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c2f8:	mov	w2, #0x5                   	// #5
  42c2fc:	add	x1, x1, #0x18
  42c300:	mov	x0, #0x0                   	// #0
  42c304:	b	42c2b4 <ferror@plt+0x2a574>
  42c308:	stp	x29, x30, [sp, #-48]!
  42c30c:	mov	x29, sp
  42c310:	stp	x19, x20, [sp, #16]
  42c314:	ldr	x19, [x0, #32]
  42c318:	ldr	x20, [x0, #48]
  42c31c:	mov	x0, x19
  42c320:	str	x21, [sp, #32]
  42c324:	mov	x21, x1
  42c328:	mov	x1, x20
  42c32c:	bl	401940 <strnlen@plt>
  42c330:	add	w0, w0, #0x4
  42c334:	and	w0, w0, #0xfffffffc
  42c338:	add	w2, w0, #0x4
  42c33c:	cmp	x20, w2, uxtw
  42c340:	b.cc	42c370 <ferror@plt+0x2a630>  // b.lo, b.ul, b.last
  42c344:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42c348:	add	x0, x19, w0, uxtw
  42c34c:	mov	w1, #0x4                   	// #4
  42c350:	ldr	x2, [x2, #672]
  42c354:	blr	x2
  42c358:	str	x0, [x21]
  42c35c:	mov	x0, x19
  42c360:	ldp	x19, x20, [sp, #16]
  42c364:	ldr	x21, [sp, #32]
  42c368:	ldp	x29, x30, [sp], #48
  42c36c:	ret
  42c370:	mov	x19, #0x0                   	// #0
  42c374:	mov	x0, x19
  42c378:	ldp	x19, x20, [sp, #16]
  42c37c:	ldr	x21, [sp, #32]
  42c380:	ldp	x29, x30, [sp], #48
  42c384:	ret
  42c388:	stp	x29, x30, [sp, #-48]!
  42c38c:	mov	x29, sp
  42c390:	stp	x19, x20, [sp, #16]
  42c394:	stp	x21, x22, [sp, #32]
  42c398:	mov	x22, x1
  42c39c:	ldr	x21, [x0, #32]
  42c3a0:	ldr	x20, [x0, #48]
  42c3a4:	mov	x0, x21
  42c3a8:	mov	x1, x20
  42c3ac:	bl	401940 <strnlen@plt>
  42c3b0:	add	x19, x0, #0x1
  42c3b4:	cmp	x20, x19
  42c3b8:	b.ls	42c3f8 <ferror@plt+0x2a6b8>  // b.plast
  42c3bc:	sub	x20, x20, x19
  42c3c0:	cmp	x20, #0x13
  42c3c4:	b.ls	42c3f8 <ferror@plt+0x2a6b8>  // b.plast
  42c3c8:	mov	x1, #0x10                  	// #16
  42c3cc:	mov	x0, #0x1                   	// #1
  42c3d0:	bl	401aa0 <calloc@plt>
  42c3d4:	cbz	x0, 42c3f8 <ferror@plt+0x2a6b8>
  42c3d8:	add	x19, x21, x19
  42c3dc:	str	x0, [x22]
  42c3e0:	stp	x20, x19, [x0]
  42c3e4:	mov	x0, x21
  42c3e8:	ldp	x19, x20, [sp, #16]
  42c3ec:	ldp	x21, x22, [sp, #32]
  42c3f0:	ldp	x29, x30, [sp], #48
  42c3f4:	ret
  42c3f8:	mov	x21, #0x0                   	// #0
  42c3fc:	mov	x0, x21
  42c400:	ldp	x19, x20, [sp, #16]
  42c404:	ldp	x21, x22, [sp, #32]
  42c408:	ldp	x29, x30, [sp], #48
  42c40c:	ret
  42c410:	stp	x29, x30, [sp, #-48]!
  42c414:	mov	x29, sp
  42c418:	stp	x21, x22, [sp, #32]
  42c41c:	adrp	x22, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42c420:	add	x22, x22, #0x6a8
  42c424:	stp	x19, x20, [sp, #16]
  42c428:	ldr	x20, [x22, #32]
  42c42c:	cbz	x20, 42c45c <ferror@plt+0x2a71c>
  42c430:	mov	x21, x20
  42c434:	ldr	x20, [x20, #40]
  42c438:	ldr	x19, [x21, #24]
  42c43c:	cbz	x19, 42c450 <ferror@plt+0x2a710>
  42c440:	mov	x0, x19
  42c444:	ldr	x19, [x19, #24]
  42c448:	bl	401bc0 <free@plt>
  42c44c:	cbnz	x19, 42c440 <ferror@plt+0x2a700>
  42c450:	mov	x0, x21
  42c454:	bl	401bc0 <free@plt>
  42c458:	cbnz	x20, 42c430 <ferror@plt+0x2a6f0>
  42c45c:	stp	xzr, xzr, [x22, #32]
  42c460:	ldp	x19, x20, [sp, #16]
  42c464:	ldp	x21, x22, [sp, #32]
  42c468:	ldp	x29, x30, [sp], #48
  42c46c:	ret
  42c470:	adrp	x4, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42c474:	add	x4, x4, #0x6a8
  42c478:	stp	x29, x30, [sp, #-80]!
  42c47c:	mov	x3, x0
  42c480:	mov	x29, sp
  42c484:	ldr	w5, [x4, #48]
  42c488:	stp	x19, x20, [sp, #16]
  42c48c:	add	x19, x4, #0x38
  42c490:	add	w0, w5, #0x1
  42c494:	str	x21, [sp, #32]
  42c498:	and	w0, w0, #0xf
  42c49c:	str	w0, [x4, #48]
  42c4a0:	sbfiz	x5, x5, #6, #32
  42c4a4:	add	x19, x19, x5
  42c4a8:	mov	x21, x1
  42c4ac:	cbnz	w2, 42c514 <ferror@plt+0x2a7d4>
  42c4b0:	add	x20, sp, #0x30
  42c4b4:	cbz	x3, 42c4f8 <ferror@plt+0x2a7b8>
  42c4b8:	adrp	x2, 487000 <warn@@Base+0x406c0>
  42c4bc:	adrp	x1, 44b000 <warn@@Base+0x46c0>
  42c4c0:	mov	x0, x20
  42c4c4:	add	x2, x2, #0xb40
  42c4c8:	add	x1, x1, #0x6f0
  42c4cc:	bl	401980 <sprintf@plt>
  42c4d0:	mov	x3, x21
  42c4d4:	mov	x2, x20
  42c4d8:	mov	x0, x19
  42c4dc:	mov	x1, #0x40                  	// #64
  42c4e0:	bl	4019e0 <snprintf@plt>
  42c4e4:	mov	x0, x19
  42c4e8:	ldp	x19, x20, [sp, #16]
  42c4ec:	ldr	x21, [sp, #32]
  42c4f0:	ldp	x29, x30, [sp], #80
  42c4f4:	ret
  42c4f8:	mov	x0, x20
  42c4fc:	adrp	x2, 487000 <warn@@Base+0x406c0>
  42c500:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c504:	add	x2, x2, #0xb40
  42c508:	add	x1, x1, #0xa0
  42c50c:	bl	401980 <sprintf@plt>
  42c510:	b	42c4d0 <ferror@plt+0x2a790>
  42c514:	mov	w20, w2
  42c518:	mov	x3, x1
  42c51c:	mov	x0, x19
  42c520:	mov	x1, #0x40                  	// #64
  42c524:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  42c528:	add	x2, x2, #0x90
  42c52c:	bl	4019e0 <snprintf@plt>
  42c530:	cmp	w20, #0x8
  42c534:	mov	w0, #0x8                   	// #8
  42c538:	csel	w20, w20, w0, ls  // ls = plast
  42c53c:	sub	w20, w0, w20
  42c540:	ldr	x21, [sp, #32]
  42c544:	lsl	w20, w20, #1
  42c548:	add	x19, x19, x20
  42c54c:	mov	x0, x19
  42c550:	ldp	x19, x20, [sp, #16]
  42c554:	ldp	x29, x30, [sp], #80
  42c558:	ret
  42c55c:	nop
  42c560:	stp	x29, x30, [sp, #-48]!
  42c564:	mov	x29, sp
  42c568:	stp	x19, x20, [sp, #16]
  42c56c:	mul	x19, x0, x2
  42c570:	cbz	w3, 42c628 <ferror@plt+0x2a8e8>
  42c574:	adrp	x4, 4a2000 <warn@@Base+0x5b6c0>
  42c578:	add	x4, x4, #0x120
  42c57c:	ldr	x0, [x4, #4064]
  42c580:	cbz	x0, 42c660 <ferror@plt+0x2a920>
  42c584:	mov	x5, #0x24                  	// #36
  42c588:	mov	w20, #0x22                  	// #34
  42c58c:	cbz	x1, 42c598 <ferror@plt+0x2a858>
  42c590:	ldr	x1, [x1, #56]
  42c594:	add	x19, x19, x1
  42c598:	lsl	x1, x5, #3
  42c59c:	sub	x1, x1, x5
  42c5a0:	add	x1, x4, x1, lsl #4
  42c5a4:	ldr	x1, [x1, #48]
  42c5a8:	cmp	x1, x19
  42c5ac:	b.ls	42c67c <ferror@plt+0x2a93c>  // b.plast
  42c5b0:	mov	w1, w20
  42c5b4:	lsl	x20, x1, #3
  42c5b8:	sub	x20, x20, x1
  42c5bc:	add	x20, x4, x20, lsl #4
  42c5c0:	ldr	x1, [x20, #32]
  42c5c4:	cbz	x1, 42c6d0 <ferror@plt+0x2a990>
  42c5c8:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42c5cc:	mov	w1, w2
  42c5d0:	str	x21, [sp, #32]
  42c5d4:	add	x0, x0, x19
  42c5d8:	ldr	x2, [x3, #672]
  42c5dc:	blr	x2
  42c5e0:	ldp	x2, x19, [x20, #40]
  42c5e4:	sub	x21, x0, x2
  42c5e8:	cmp	x19, x21
  42c5ec:	b.ls	42c6f0 <ferror@plt+0x2a9b0>  // b.plast
  42c5f0:	ldr	x20, [x20, #32]
  42c5f4:	add	x2, x2, x19
  42c5f8:	sub	x19, x2, x0
  42c5fc:	add	x20, x20, x21
  42c600:	mov	x1, x19
  42c604:	mov	x0, x20
  42c608:	bl	401940 <strnlen@plt>
  42c60c:	cmp	x19, x0
  42c610:	b.eq	42c748 <ferror@plt+0x2aa08>  // b.none
  42c614:	mov	x0, x20
  42c618:	ldp	x19, x20, [sp, #16]
  42c61c:	ldr	x21, [sp, #32]
  42c620:	ldp	x29, x30, [sp], #48
  42c624:	ret
  42c628:	adrp	x4, 4a2000 <warn@@Base+0x5b6c0>
  42c62c:	add	x4, x4, #0x120
  42c630:	ldr	x0, [x4, #3952]
  42c634:	cbz	x0, 42c644 <ferror@plt+0x2a904>
  42c638:	mov	x5, #0x23                  	// #35
  42c63c:	mov	w20, #0xa                   	// #10
  42c640:	b	42c58c <ferror@plt+0x2a84c>
  42c644:	ldp	x19, x20, [sp, #16]
  42c648:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c64c:	ldp	x29, x30, [sp], #48
  42c650:	add	x1, x1, #0xd0
  42c654:	mov	w2, #0x5                   	// #5
  42c658:	mov	x0, #0x0                   	// #0
  42c65c:	b	401c70 <dcgettext@plt>
  42c660:	ldp	x19, x20, [sp, #16]
  42c664:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c668:	ldp	x29, x30, [sp], #48
  42c66c:	add	x1, x1, #0xa8
  42c670:	mov	w2, #0x5                   	// #5
  42c674:	mov	x0, #0x0                   	// #0
  42c678:	b	401c70 <dcgettext@plt>
  42c67c:	mov	w2, #0x5                   	// #5
  42c680:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c684:	mov	x0, #0x0                   	// #0
  42c688:	add	x1, x1, #0xf0
  42c68c:	bl	401c70 <dcgettext@plt>
  42c690:	mov	x20, x0
  42c694:	mov	w2, #0x0                   	// #0
  42c698:	mov	x1, x19
  42c69c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  42c6a0:	add	x0, x0, #0x238
  42c6a4:	bl	42c470 <ferror@plt+0x2a730>
  42c6a8:	mov	x1, x0
  42c6ac:	mov	x0, x20
  42c6b0:	bl	446940 <warn@@Base>
  42c6b4:	ldp	x19, x20, [sp, #16]
  42c6b8:	mov	w2, #0x5                   	// #5
  42c6bc:	ldp	x29, x30, [sp], #48
  42c6c0:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c6c4:	mov	x0, #0x0                   	// #0
  42c6c8:	add	x1, x1, #0x120
  42c6cc:	b	401c70 <dcgettext@plt>
  42c6d0:	cbz	w3, 42c768 <ferror@plt+0x2aa28>
  42c6d4:	ldp	x19, x20, [sp, #16]
  42c6d8:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c6dc:	ldp	x29, x30, [sp], #48
  42c6e0:	add	x1, x1, #0x140
  42c6e4:	mov	w2, #0x5                   	// #5
  42c6e8:	mov	x0, #0x0                   	// #0
  42c6ec:	b	401c70 <dcgettext@plt>
  42c6f0:	mov	w2, #0x5                   	// #5
  42c6f4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c6f8:	mov	x0, #0x0                   	// #0
  42c6fc:	add	x1, x1, #0x178
  42c700:	bl	401c70 <dcgettext@plt>
  42c704:	mov	x19, x0
  42c708:	mov	w2, #0x0                   	// #0
  42c70c:	mov	x1, x21
  42c710:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  42c714:	add	x0, x0, #0x238
  42c718:	bl	42c470 <ferror@plt+0x2a730>
  42c71c:	mov	x1, x0
  42c720:	mov	x0, x19
  42c724:	bl	446940 <warn@@Base>
  42c728:	ldp	x19, x20, [sp, #16]
  42c72c:	mov	w2, #0x5                   	// #5
  42c730:	ldr	x21, [sp, #32]
  42c734:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c738:	ldp	x29, x30, [sp], #48
  42c73c:	add	x1, x1, #0x1b0
  42c740:	mov	x0, #0x0                   	// #0
  42c744:	b	401c70 <dcgettext@plt>
  42c748:	ldp	x19, x20, [sp, #16]
  42c74c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c750:	ldr	x21, [sp, #32]
  42c754:	add	x1, x1, #0x1d8
  42c758:	ldp	x29, x30, [sp], #48
  42c75c:	mov	w2, #0x5                   	// #5
  42c760:	mov	x0, #0x0                   	// #0
  42c764:	b	401c70 <dcgettext@plt>
  42c768:	ldp	x19, x20, [sp, #16]
  42c76c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c770:	ldp	x29, x30, [sp], #48
  42c774:	add	x1, x1, #0x160
  42c778:	mov	w2, #0x5                   	// #5
  42c77c:	mov	x0, #0x0                   	// #0
  42c780:	b	401c70 <dcgettext@plt>
  42c784:	nop
  42c788:	stp	x29, x30, [sp, #-16]!
  42c78c:	mov	w2, w1
  42c790:	mov	x1, x0
  42c794:	mov	x29, sp
  42c798:	mov	x0, #0x0                   	// #0
  42c79c:	bl	42c470 <ferror@plt+0x2a730>
  42c7a0:	ldp	x29, x30, [sp], #16
  42c7a4:	mov	x1, x0
  42c7a8:	adrp	x2, 47e000 <warn@@Base+0x376c0>
  42c7ac:	add	x0, x2, #0x198
  42c7b0:	b	401cc0 <printf@plt>
  42c7b4:	nop
  42c7b8:	stp	x29, x30, [sp, #-96]!
  42c7bc:	mov	x29, sp
  42c7c0:	stp	x19, x20, [sp, #16]
  42c7c4:	mov	x19, x2
  42c7c8:	mov	x20, x3
  42c7cc:	stp	x21, x22, [sp, #32]
  42c7d0:	mov	x22, x1
  42c7d4:	mov	x21, x0
  42c7d8:	stp	x23, x24, [sp, #48]
  42c7dc:	mov	x23, x4
  42c7e0:	stp	x25, x26, [sp, #64]
  42c7e4:	add	x25, x1, #0x4
  42c7e8:	cmp	x25, x2
  42c7ec:	stp	x27, x28, [sp, #80]
  42c7f0:	b.cc	42c938 <ferror@plt+0x2abf8>  // b.lo, b.ul, b.last
  42c7f4:	cmp	x1, x2
  42c7f8:	b.cc	42c9b8 <ferror@plt+0x2ac78>  // b.lo, b.ul, b.last
  42c7fc:	mov	x1, #0x4                   	// #4
  42c800:	str	xzr, [x20]
  42c804:	mov	x24, #0x4                   	// #4
  42c808:	mov	w26, w24
  42c80c:	mov	w0, #0x4                   	// #4
  42c810:	str	w0, [x20, #36]
  42c814:	ldr	x0, [x21, #48]
  42c818:	cmp	x0, x1
  42c81c:	b.cc	42cb74 <ferror@plt+0x2ae34>  // b.lo, b.ul, b.last
  42c820:	add	x26, x25, #0x2
  42c824:	cmp	x26, x19
  42c828:	b.cs	42c990 <ferror@plt+0x2ac50>  // b.hs, b.nlast
  42c82c:	mov	w1, #0x2                   	// #2
  42c830:	adrp	x27, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42c834:	mov	x0, x25
  42c838:	ldr	x2, [x27, #672]
  42c83c:	blr	x2
  42c840:	and	w0, w0, #0xffff
  42c844:	sub	w1, w0, #0x2
  42c848:	strh	w0, [x20, #8]
  42c84c:	and	w1, w1, #0xffff
  42c850:	cmp	w1, #0x3
  42c854:	b.hi	42c9ac <ferror@plt+0x2ac6c>  // b.pmore
  42c858:	cmp	w0, #0x5
  42c85c:	b.eq	42cba0 <ferror@plt+0x2ae60>  // b.none
  42c860:	ldr	w21, [x20, #36]
  42c864:	cmp	w21, #0x8
  42c868:	mov	w3, w21
  42c86c:	b.hi	42cc10 <ferror@plt+0x2aed0>  // b.pmore
  42c870:	add	x3, x26, x3
  42c874:	cmp	x19, x3
  42c878:	b.hi	42c888 <ferror@plt+0x2ab48>  // b.pmore
  42c87c:	cmp	x26, x19
  42c880:	b.cs	42cab0 <ferror@plt+0x2ad70>  // b.hs, b.nlast
  42c884:	sub	w21, w19, w26
  42c888:	sub	w0, w21, #0x1
  42c88c:	mov	w1, w21
  42c890:	cmp	w0, #0x7
  42c894:	b.hi	42cab0 <ferror@plt+0x2ad70>  // b.pmore
  42c898:	ldr	x2, [x27, #672]
  42c89c:	mov	x0, x26
  42c8a0:	blr	x2
  42c8a4:	str	x0, [x20, #16]
  42c8a8:	ldr	w21, [x20, #36]
  42c8ac:	add	x21, x26, x21
  42c8b0:	add	x25, x21, #0x1
  42c8b4:	cmp	x25, x19
  42c8b8:	b.cc	42c9cc <ferror@plt+0x2ac8c>  // b.lo, b.ul, b.last
  42c8bc:	cmp	x19, x21
  42c8c0:	b.ls	42c8d4 <ferror@plt+0x2ab94>  // b.plast
  42c8c4:	sub	x1, x19, x21
  42c8c8:	sub	w0, w1, #0x1
  42c8cc:	cmp	w0, #0x7
  42c8d0:	b.ls	42c9d0 <ferror@plt+0x2ac90>  // b.plast
  42c8d4:	ldrh	w0, [x20, #8]
  42c8d8:	strb	wzr, [x20, #24]
  42c8dc:	cmp	w0, #0x3
  42c8e0:	b.ls	42c9ec <ferror@plt+0x2acac>  // b.plast
  42c8e4:	add	x21, x21, #0x2
  42c8e8:	cmp	x21, x19
  42c8ec:	b.cc	42cc4c <ferror@plt+0x2af0c>  // b.lo, b.ul, b.last
  42c8f0:	cmp	x25, x19
  42c8f4:	b.cc	42ccd4 <ferror@plt+0x2af94>  // b.lo, b.ul, b.last
  42c8f8:	strb	wzr, [x20, #25]
  42c8fc:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c900:	add	x1, x1, #0x370
  42c904:	mov	w2, #0x5                   	// #5
  42c908:	mov	x21, #0x0                   	// #0
  42c90c:	mov	x0, #0x0                   	// #0
  42c910:	bl	401c70 <dcgettext@plt>
  42c914:	bl	446940 <warn@@Base>
  42c918:	mov	x0, x21
  42c91c:	ldp	x19, x20, [sp, #16]
  42c920:	ldp	x21, x22, [sp, #32]
  42c924:	ldp	x23, x24, [sp, #48]
  42c928:	ldp	x25, x26, [sp, #64]
  42c92c:	ldp	x27, x28, [sp, #80]
  42c930:	ldp	x29, x30, [sp], #96
  42c934:	ret
  42c938:	mov	w1, #0x4                   	// #4
  42c93c:	adrp	x27, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42c940:	mov	x0, x22
  42c944:	ldr	x2, [x27, #672]
  42c948:	blr	x2
  42c94c:	mov	x1, x0
  42c950:	str	x1, [x20]
  42c954:	mov	x0, #0xffffffff            	// #4294967295
  42c958:	cmp	x1, x0
  42c95c:	b.ne	42cc9c <ferror@plt+0x2af5c>  // b.any
  42c960:	add	x24, x22, #0xc
  42c964:	cmp	x24, x19
  42c968:	b.cc	42cc6c <ferror@plt+0x2af2c>  // b.lo, b.ul, b.last
  42c96c:	cmp	x25, x19
  42c970:	b.cs	42c984 <ferror@plt+0x2ac44>  // b.hs, b.nlast
  42c974:	sub	x1, x19, x25
  42c978:	sub	w0, w1, #0x1
  42c97c:	cmp	w0, #0x7
  42c980:	b.ls	42cc70 <ferror@plt+0x2af30>  // b.plast
  42c984:	mov	x1, #0xc                   	// #12
  42c988:	str	xzr, [x20]
  42c98c:	b	42cc84 <ferror@plt+0x2af44>
  42c990:	cmp	x25, x19
  42c994:	b.cs	42c9a8 <ferror@plt+0x2ac68>  // b.hs, b.nlast
  42c998:	sub	x1, x19, x25
  42c99c:	sub	w0, w1, #0x1
  42c9a0:	cmp	w0, #0x7
  42c9a4:	b.ls	42c830 <ferror@plt+0x2aaf0>  // b.plast
  42c9a8:	strh	wzr, [x20, #8]
  42c9ac:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42c9b0:	add	x1, x1, #0x250
  42c9b4:	b	42c904 <ferror@plt+0x2abc4>
  42c9b8:	sub	x1, x2, x1
  42c9bc:	sub	w0, w1, #0x1
  42c9c0:	cmp	w0, #0x7
  42c9c4:	b.hi	42c7fc <ferror@plt+0x2aabc>  // b.pmore
  42c9c8:	b	42c93c <ferror@plt+0x2abfc>
  42c9cc:	mov	w1, #0x1                   	// #1
  42c9d0:	ldr	x2, [x27, #672]
  42c9d4:	mov	x0, x21
  42c9d8:	blr	x2
  42c9dc:	strb	w0, [x20, #24]
  42c9e0:	ldrh	w0, [x20, #8]
  42c9e4:	cmp	w0, #0x3
  42c9e8:	b.hi	42c8e4 <ferror@plt+0x2aba4>  // b.pmore
  42c9ec:	mov	x21, x25
  42c9f0:	mov	w0, #0x1                   	// #1
  42c9f4:	strb	w0, [x20, #25]
  42c9f8:	add	x26, x21, #0x1
  42c9fc:	cmp	x26, x19
  42ca00:	b.cc	42cb28 <ferror@plt+0x2ade8>  // b.lo, b.ul, b.last
  42ca04:	cmp	x21, x19
  42ca08:	b.cs	42ca1c <ferror@plt+0x2acdc>  // b.hs, b.nlast
  42ca0c:	sub	x1, x19, x21
  42ca10:	sub	w0, w1, #0x1
  42ca14:	cmp	w0, #0x7
  42ca18:	b.ls	42cab8 <ferror@plt+0x2ad78>  // b.plast
  42ca1c:	strb	wzr, [x20, #26]
  42ca20:	add	x28, x21, #0x2
  42ca24:	cmp	x19, x28
  42ca28:	add	x25, x21, #0x3
  42ca2c:	b.hi	42cad8 <ferror@plt+0x2ad98>  // b.pmore
  42ca30:	str	wzr, [x20, #28]
  42ca34:	cmp	x19, x25
  42ca38:	b.ls	42cb00 <ferror@plt+0x2adc0>  // b.plast
  42ca3c:	mov	w1, #0x1                   	// #1
  42ca40:	ldr	x2, [x27, #672]
  42ca44:	mov	x0, x28
  42ca48:	add	x21, x21, #0x4
  42ca4c:	blr	x2
  42ca50:	strb	w0, [x20, #32]
  42ca54:	cmp	x21, x19
  42ca58:	b.cc	42cb10 <ferror@plt+0x2add0>  // b.lo, b.ul, b.last
  42ca5c:	cmp	x19, x25
  42ca60:	b.ls	42ca74 <ferror@plt+0x2ad34>  // b.plast
  42ca64:	sub	x1, x19, x25
  42ca68:	sub	w0, w1, #0x1
  42ca6c:	cmp	w0, #0x7
  42ca70:	b.ls	42cb14 <ferror@plt+0x2add4>  // b.plast
  42ca74:	strb	wzr, [x20, #33]
  42ca78:	ldr	x1, [x20]
  42ca7c:	add	x1, x24, x1
  42ca80:	add	x22, x22, x1
  42ca84:	str	x22, [x23]
  42ca88:	cmp	x22, x19
  42ca8c:	b.hi	42cce8 <ferror@plt+0x2afa8>  // b.pmore
  42ca90:	mov	x0, x21
  42ca94:	ldp	x19, x20, [sp, #16]
  42ca98:	ldp	x21, x22, [sp, #32]
  42ca9c:	ldp	x23, x24, [sp, #48]
  42caa0:	ldp	x25, x26, [sp, #64]
  42caa4:	ldp	x27, x28, [sp, #80]
  42caa8:	ldp	x29, x30, [sp], #96
  42caac:	ret
  42cab0:	str	xzr, [x20, #16]
  42cab4:	b	42c8a8 <ferror@plt+0x2ab68>
  42cab8:	ldr	x2, [x27, #672]
  42cabc:	mov	x0, x21
  42cac0:	add	x28, x21, #0x2
  42cac4:	add	x25, x21, #0x3
  42cac8:	blr	x2
  42cacc:	strb	w0, [x20, #26]
  42cad0:	cmp	x19, x28
  42cad4:	b.ls	42ca30 <ferror@plt+0x2acf0>  // b.plast
  42cad8:	mov	x0, x26
  42cadc:	mov	w1, #0x1                   	// #1
  42cae0:	bl	446d18 <warn@@Base+0x3d8>
  42cae4:	str	w0, [x20, #28]
  42cae8:	cmp	x19, x25
  42caec:	b.hi	42ca3c <ferror@plt+0x2acfc>  // b.pmore
  42caf0:	sub	x1, x19, x28
  42caf4:	sub	w0, w1, #0x1
  42caf8:	cmp	w0, #0x7
  42cafc:	b.ls	42ca40 <ferror@plt+0x2ad00>  // b.plast
  42cb00:	strb	wzr, [x20, #32]
  42cb04:	add	x21, x21, #0x4
  42cb08:	cmp	x21, x19
  42cb0c:	b.cs	42ca5c <ferror@plt+0x2ad1c>  // b.hs, b.nlast
  42cb10:	mov	w1, #0x1                   	// #1
  42cb14:	ldr	x2, [x27, #672]
  42cb18:	mov	x0, x25
  42cb1c:	blr	x2
  42cb20:	strb	w0, [x20, #33]
  42cb24:	b	42ca78 <ferror@plt+0x2ad38>
  42cb28:	ldr	x2, [x27, #672]
  42cb2c:	mov	x0, x21
  42cb30:	mov	w1, #0x1                   	// #1
  42cb34:	add	x28, x21, #0x2
  42cb38:	add	x25, x21, #0x3
  42cb3c:	blr	x2
  42cb40:	strb	w0, [x20, #26]
  42cb44:	cmp	x19, x28
  42cb48:	b.hi	42cad8 <ferror@plt+0x2ad98>  // b.pmore
  42cb4c:	cmp	w19, w26
  42cb50:	sub	x1, x19, x26
  42cb54:	b.eq	42ca30 <ferror@plt+0x2acf0>  // b.none
  42cb58:	mov	x0, x26
  42cb5c:	bl	446d18 <warn@@Base+0x3d8>
  42cb60:	str	w0, [x20, #28]
  42cb64:	cmp	x19, x25
  42cb68:	b.hi	42ca3c <ferror@plt+0x2acfc>  // b.pmore
  42cb6c:	strb	wzr, [x20, #32]
  42cb70:	b	42cb04 <ferror@plt+0x2adc4>
  42cb74:	ldr	w2, [x20, #36]
  42cb78:	mov	x0, x21
  42cb7c:	ldr	x1, [x21, #32]
  42cb80:	sub	x1, x25, x1
  42cb84:	sub	x1, x1, x2
  42cb88:	bl	4251e8 <ferror@plt+0x234a8>
  42cb8c:	cbz	w0, 42cd2c <ferror@plt+0x2afec>
  42cb90:	sub	x0, x19, x22
  42cb94:	sub	x26, x0, w26, uxtw
  42cb98:	str	x26, [x20]
  42cb9c:	b	42c820 <ferror@plt+0x2aae0>
  42cba0:	add	x28, x25, #0x3
  42cba4:	cmp	x28, x19
  42cba8:	b.cc	42cca4 <ferror@plt+0x2af64>  // b.lo, b.ul, b.last
  42cbac:	cmp	x26, x19
  42cbb0:	b.cs	42cbc4 <ferror@plt+0x2ae84>  // b.hs, b.nlast
  42cbb4:	sub	x1, x19, x26
  42cbb8:	sub	w0, w1, #0x1
  42cbbc:	cmp	w0, #0x7
  42cbc0:	b.ls	42cd50 <ferror@plt+0x2b010>  // b.plast
  42cbc4:	add	x26, x25, #0x4
  42cbc8:	cmp	x19, x26
  42cbcc:	b.ls	42c860 <ferror@plt+0x2ab20>  // b.plast
  42cbd0:	mov	w1, #0x1                   	// #1
  42cbd4:	ldr	x2, [x27, #672]
  42cbd8:	mov	x0, x28
  42cbdc:	blr	x2
  42cbe0:	ands	w25, w0, #0xff
  42cbe4:	b.eq	42c860 <ferror@plt+0x2ab20>  // b.none
  42cbe8:	mov	w2, #0x5                   	// #5
  42cbec:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cbf0:	mov	x0, #0x0                   	// #0
  42cbf4:	add	x1, x1, #0x298
  42cbf8:	bl	401c70 <dcgettext@plt>
  42cbfc:	ldr	x1, [x21, #16]
  42cc00:	mov	w2, w25
  42cc04:	mov	x21, #0x0                   	// #0
  42cc08:	bl	446940 <warn@@Base>
  42cc0c:	b	42ca90 <ferror@plt+0x2ad50>
  42cc10:	mov	w4, #0x5                   	// #5
  42cc14:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  42cc18:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cc1c:	add	x2, x2, #0x2d8
  42cc20:	add	x1, x1, #0x328
  42cc24:	mov	x0, #0x0                   	// #0
  42cc28:	bl	401c20 <dcngettext@plt>
  42cc2c:	mov	w1, w21
  42cc30:	mov	w2, #0x8                   	// #8
  42cc34:	bl	446368 <error@@Base>
  42cc38:	add	x0, x26, #0x8
  42cc3c:	cmp	x19, x0
  42cc40:	b.ls	42c87c <ferror@plt+0x2ab3c>  // b.plast
  42cc44:	mov	w1, #0x8                   	// #8
  42cc48:	b	42c898 <ferror@plt+0x2ab58>
  42cc4c:	mov	w1, #0x1                   	// #1
  42cc50:	ldr	x2, [x27, #672]
  42cc54:	mov	x0, x25
  42cc58:	blr	x2
  42cc5c:	and	w0, w0, #0xff
  42cc60:	strb	w0, [x20, #25]
  42cc64:	cbnz	w0, 42c9f8 <ferror@plt+0x2acb8>
  42cc68:	b	42c8fc <ferror@plt+0x2abbc>
  42cc6c:	mov	w1, #0x8                   	// #8
  42cc70:	ldr	x2, [x27, #672]
  42cc74:	mov	x0, x25
  42cc78:	blr	x2
  42cc7c:	add	x1, x0, #0xc
  42cc80:	str	x0, [x20]
  42cc84:	mov	x25, x24
  42cc88:	mov	w0, #0x8                   	// #8
  42cc8c:	mov	x24, #0xc                   	// #12
  42cc90:	mov	w26, w24
  42cc94:	str	w0, [x20, #36]
  42cc98:	b	42c814 <ferror@plt+0x2aad4>
  42cc9c:	add	x1, x1, #0x4
  42cca0:	b	42c804 <ferror@plt+0x2aac4>
  42cca4:	ldr	x2, [x27, #672]
  42cca8:	mov	x0, x26
  42ccac:	mov	w1, #0x1                   	// #1
  42ccb0:	add	x26, x25, #0x4
  42ccb4:	blr	x2
  42ccb8:	cmp	x19, x26
  42ccbc:	b.hi	42cbd0 <ferror@plt+0x2ae90>  // b.pmore
  42ccc0:	sub	x1, x19, x28
  42ccc4:	sub	w0, w1, #0x1
  42ccc8:	cmp	w0, #0x7
  42cccc:	b.hi	42c860 <ferror@plt+0x2ab20>  // b.pmore
  42ccd0:	b	42cbd4 <ferror@plt+0x2ae94>
  42ccd4:	sub	x1, x19, x25
  42ccd8:	sub	w0, w1, #0x1
  42ccdc:	cmp	w0, #0x7
  42cce0:	b.hi	42c8f8 <ferror@plt+0x2abb8>  // b.pmore
  42cce4:	b	42cc50 <ferror@plt+0x2af10>
  42cce8:	mov	w2, #0x5                   	// #5
  42ccec:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42ccf0:	mov	x0, #0x0                   	// #0
  42ccf4:	add	x1, x1, #0x398
  42ccf8:	bl	401c70 <dcgettext@plt>
  42ccfc:	mov	x21, #0x0                   	// #0
  42cd00:	ldr	x1, [x20]
  42cd04:	mov	w2, #0x0                   	// #0
  42cd08:	mov	x20, x0
  42cd0c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  42cd10:	add	x0, x0, #0xcd0
  42cd14:	bl	42c470 <ferror@plt+0x2a730>
  42cd18:	mov	x1, x0
  42cd1c:	mov	x0, x20
  42cd20:	bl	446940 <warn@@Base>
  42cd24:	str	x19, [x23]
  42cd28:	b	42ca90 <ferror@plt+0x2ad50>
  42cd2c:	mov	w2, #0x5                   	// #5
  42cd30:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cd34:	mov	x0, #0x0                   	// #0
  42cd38:	add	x1, x1, #0x1f8
  42cd3c:	bl	401c70 <dcgettext@plt>
  42cd40:	mov	x21, #0x0                   	// #0
  42cd44:	ldr	x1, [x20]
  42cd48:	bl	446940 <warn@@Base>
  42cd4c:	b	42ca90 <ferror@plt+0x2ad50>
  42cd50:	ldr	x2, [x27, #672]
  42cd54:	mov	x0, x26
  42cd58:	add	x26, x25, #0x4
  42cd5c:	blr	x2
  42cd60:	cmp	x19, x26
  42cd64:	b.ls	42c860 <ferror@plt+0x2ab20>  // b.plast
  42cd68:	b	42cbd0 <ferror@plt+0x2ae90>
  42cd6c:	nop
  42cd70:	cmp	x0, x1
  42cd74:	b.cs	42cfd8 <ferror@plt+0x2b298>  // b.hs, b.nlast
  42cd78:	stp	x29, x30, [sp, #-128]!
  42cd7c:	mov	x29, sp
  42cd80:	stp	x19, x20, [sp, #16]
  42cd84:	mov	x19, x0
  42cd88:	lsl	w0, w2, #3
  42cd8c:	sub	w0, w0, #0x1
  42cd90:	stp	x23, x24, [sp, #48]
  42cd94:	mov	x24, #0xfffffffffffffffe    	// #-2
  42cd98:	lsl	x24, x24, x0
  42cd9c:	stp	x27, x28, [sp, #80]
  42cda0:	adrp	x27, 47c000 <warn@@Base+0x356c0>
  42cda4:	add	x0, x27, #0x328
  42cda8:	adrp	x28, 47c000 <warn@@Base+0x356c0>
  42cdac:	stp	x21, x22, [sp, #32]
  42cdb0:	mov	x21, x1
  42cdb4:	add	x1, x28, #0x2d8
  42cdb8:	stp	x1, x0, [sp, #112]
  42cdbc:	mvn	x0, x24
  42cdc0:	mov	w20, w2
  42cdc4:	mov	x23, x4
  42cdc8:	stp	x25, x26, [sp, #64]
  42cdcc:	mov	x26, x3
  42cdd0:	mov	w25, w2
  42cdd4:	str	x0, [sp, #96]
  42cdd8:	sub	w0, w2, #0x1
  42cddc:	str	w0, [sp, #108]
  42cde0:	b	42ce7c <ferror@plt+0x2b13c>
  42cde4:	ldr	w0, [sp, #108]
  42cde8:	mov	w1, w20
  42cdec:	mov	x28, #0x0                   	// #0
  42cdf0:	cmp	w0, #0x7
  42cdf4:	b.ls	42cef8 <ferror@plt+0x2b1b8>  // b.plast
  42cdf8:	add	x19, x19, w20, uxtw #1
  42cdfc:	sub	x1, x21, x27
  42ce00:	cmp	x21, x19
  42ce04:	mov	x24, x28
  42ce08:	csel	w1, w20, w1, hi  // hi = pmore
  42ce0c:	mov	x22, #0x0                   	// #0
  42ce10:	cbnz	w1, 42cf10 <ferror@plt+0x2b1d0>
  42ce14:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42ce18:	mov	x1, x26
  42ce1c:	add	x0, x0, #0x3c8
  42ce20:	bl	401cc0 <printf@plt>
  42ce24:	cbz	x24, 42cf34 <ferror@plt+0x2b1f4>
  42ce28:	ldr	x0, [sp, #96]
  42ce2c:	bics	xzr, x0, x28
  42ce30:	b.ne	42ce3c <ferror@plt+0x2b0fc>  // b.any
  42ce34:	bics	xzr, x0, x22
  42ce38:	b.ne	42cfac <ferror@plt+0x2b26c>  // b.any
  42ce3c:	mov	w1, w20
  42ce40:	add	x0, x23, x28
  42ce44:	bl	42c788 <ferror@plt+0x2aa48>
  42ce48:	mov	w1, w20
  42ce4c:	add	x0, x22, x23
  42ce50:	bl	42c788 <ferror@plt+0x2aa48>
  42ce54:	cmp	x22, x28
  42ce58:	b.eq	42cf84 <ferror@plt+0x2b244>  // b.none
  42ce5c:	adrp	x27, 4a3000 <warn@@Base+0x5c6c0>
  42ce60:	add	x22, x27, #0x410
  42ce64:	b.cc	42cf64 <ferror@plt+0x2b224>  // b.lo, b.ul, b.last
  42ce68:	ldr	x1, [x22]
  42ce6c:	mov	w0, #0xa                   	// #10
  42ce70:	bl	401990 <putc@plt>
  42ce74:	cmp	x21, x19
  42ce78:	b.ls	42ceac <ferror@plt+0x2b16c>  // b.plast
  42ce7c:	cmp	w20, #0x8
  42ce80:	add	x27, x25, x19
  42ce84:	b.hi	42cec8 <ferror@plt+0x2b188>  // b.pmore
  42ce88:	cmp	x27, x21
  42ce8c:	b.cc	42cde4 <ferror@plt+0x2b0a4>  // b.lo, b.ul, b.last
  42ce90:	sub	x1, x21, x19
  42ce94:	mov	x28, #0x0                   	// #0
  42ce98:	sub	w0, w1, #0x1
  42ce9c:	cmp	w0, #0x7
  42cea0:	b.ls	42cef8 <ferror@plt+0x2b1b8>  // b.plast
  42cea4:	cmp	x27, x21
  42cea8:	b.cc	42cdf8 <ferror@plt+0x2b0b8>  // b.lo, b.ul, b.last
  42ceac:	ldp	x19, x20, [sp, #16]
  42ceb0:	ldp	x21, x22, [sp, #32]
  42ceb4:	ldp	x23, x24, [sp, #48]
  42ceb8:	ldp	x25, x26, [sp, #64]
  42cebc:	ldp	x27, x28, [sp, #80]
  42cec0:	ldp	x29, x30, [sp], #128
  42cec4:	ret
  42cec8:	ldp	x2, x1, [sp, #112]
  42cecc:	mov	x3, x25
  42ced0:	mov	w4, #0x5                   	// #5
  42ced4:	mov	x0, #0x0                   	// #0
  42ced8:	bl	401c20 <dcngettext@plt>
  42cedc:	mov	w1, w20
  42cee0:	mov	w2, #0x8                   	// #8
  42cee4:	bl	446368 <error@@Base>
  42cee8:	add	x0, x19, #0x8
  42ceec:	cmp	x21, x0
  42cef0:	b.ls	42ce90 <ferror@plt+0x2b150>  // b.plast
  42cef4:	mov	w1, #0x8                   	// #8
  42cef8:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42cefc:	mov	x0, x19
  42cf00:	ldr	x2, [x2, #672]
  42cf04:	blr	x2
  42cf08:	mov	x28, x0
  42cf0c:	b	42cea4 <ferror@plt+0x2b164>
  42cf10:	mov	x0, x27
  42cf14:	bl	446d18 <warn@@Base+0x3d8>
  42cf18:	mov	x1, x26
  42cf1c:	orr	x24, x0, x28
  42cf20:	mov	x22, x0
  42cf24:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42cf28:	add	x0, x0, #0x3c8
  42cf2c:	bl	401cc0 <printf@plt>
  42cf30:	cbnz	x24, 42ce28 <ferror@plt+0x2b0e8>
  42cf34:	mov	w2, #0x5                   	// #5
  42cf38:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cf3c:	mov	x0, #0x0                   	// #0
  42cf40:	add	x1, x1, #0x3d8
  42cf44:	bl	401c70 <dcgettext@plt>
  42cf48:	ldp	x19, x20, [sp, #16]
  42cf4c:	ldp	x21, x22, [sp, #32]
  42cf50:	ldp	x23, x24, [sp, #48]
  42cf54:	ldp	x25, x26, [sp, #64]
  42cf58:	ldp	x27, x28, [sp, #80]
  42cf5c:	ldp	x29, x30, [sp], #128
  42cf60:	b	401cc0 <printf@plt>
  42cf64:	mov	w2, #0x5                   	// #5
  42cf68:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cf6c:	mov	x0, #0x0                   	// #0
  42cf70:	add	x1, x1, #0x408
  42cf74:	bl	401c70 <dcgettext@plt>
  42cf78:	ldr	x1, [x27, #1040]
  42cf7c:	bl	401910 <fputs@plt>
  42cf80:	b	42ce68 <ferror@plt+0x2b128>
  42cf84:	mov	w2, #0x5                   	// #5
  42cf88:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42cf8c:	mov	x0, #0x0                   	// #0
  42cf90:	add	x1, x1, #0x3f8
  42cf94:	bl	401c70 <dcgettext@plt>
  42cf98:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  42cf9c:	add	x22, x1, #0x410
  42cfa0:	ldr	x1, [x1, #1040]
  42cfa4:	bl	401910 <fputs@plt>
  42cfa8:	b	42ce68 <ferror@plt+0x2b128>
  42cfac:	mov	x0, x28
  42cfb0:	mov	w1, w20
  42cfb4:	bl	42c788 <ferror@plt+0x2aa48>
  42cfb8:	mov	x23, x22
  42cfbc:	mov	w1, w20
  42cfc0:	mov	x0, x22
  42cfc4:	bl	42c788 <ferror@plt+0x2aa48>
  42cfc8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42cfcc:	add	x0, x0, #0x3e8
  42cfd0:	bl	401b70 <puts@plt>
  42cfd4:	b	42ce74 <ferror@plt+0x2b134>
  42cfd8:	ret
  42cfdc:	nop
  42cfe0:	mov	w2, w0
  42cfe4:	cmp	w0, #0x3f
  42cfe8:	b.hi	42d000 <ferror@plt+0x2b2c0>  // b.pmore
  42cfec:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  42cff0:	add	x0, x0, #0x998
  42cff4:	add	x0, x0, #0x800
  42cff8:	ldr	x0, [x0, w2, uxtw #3]
  42cffc:	ret
  42d000:	sub	w3, w0, #0x1, lsl #12
  42d004:	mov	x0, #0x0                   	// #0
  42d008:	cmp	w3, #0xfff
  42d00c:	b.hi	42d0e4 <ferror@plt+0x2b3a4>  // b.pmore
  42d010:	mov	w0, #0x1c9f                	// #7327
  42d014:	cmp	w2, w0
  42d018:	b.hi	42d0c0 <ferror@plt+0x2b380>  // b.pmore
  42d01c:	mov	w0, #0x1aff                	// #6911
  42d020:	cmp	w2, w0
  42d024:	b.ls	42d068 <ferror@plt+0x2b328>  // b.plast
  42d028:	mov	w1, #0xffffe500            	// #-6912
  42d02c:	add	w2, w2, w1
  42d030:	cmp	w2, #0x19f
  42d034:	b.hi	42d8a4 <ferror@plt+0x2bb64>  // b.pmore
  42d038:	adrp	x1, 483000 <warn@@Base+0x3c6c0>
  42d03c:	add	x1, x1, #0x8b8
  42d040:	ldrh	w0, [x1, w2, uxtw #1]
  42d044:	adr	x1, 42d050 <ferror@plt+0x2b310>
  42d048:	add	x0, x1, w0, sxth #2
  42d04c:	br	x0
  42d050:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d054:	add	x0, x0, #0xb8
  42d058:	ret
  42d05c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d060:	add	x0, x0, #0xce8
  42d064:	ret
  42d068:	mov	w0, #0x13bf                	// #5055
  42d06c:	cmp	w2, w0
  42d070:	b.hi	42d1a4 <ferror@plt+0x2b464>  // b.pmore
  42d074:	mov	w0, #0x10ff                	// #4351
  42d078:	cmp	w2, w0
  42d07c:	b.ls	42d0e8 <ferror@plt+0x2b3a8>  // b.plast
  42d080:	mov	w0, #0xffffef00            	// #-4352
  42d084:	add	w2, w2, w0
  42d088:	cmp	w2, #0x2bf
  42d08c:	b.hi	42d8a4 <ferror@plt+0x2bb64>  // b.pmore
  42d090:	adrp	x1, 483000 <warn@@Base+0x3c6c0>
  42d094:	add	x1, x1, #0xbf8
  42d098:	ldrh	w0, [x1, w2, uxtw #1]
  42d09c:	adr	x1, 42d0a8 <ferror@plt+0x2b368>
  42d0a0:	add	x0, x1, w0, sxth #2
  42d0a4:	br	x0
  42d0a8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d0ac:	add	x0, x0, #0xce0
  42d0b0:	ret
  42d0b4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d0b8:	add	x0, x0, #0xc8
  42d0bc:	ret
  42d0c0:	mov	w0, #0x1f13                	// #7955
  42d0c4:	cmp	w2, w0
  42d0c8:	b.eq	42d2a4 <ferror@plt+0x2b564>  // b.none
  42d0cc:	b.ls	42d1d8 <ferror@plt+0x2b498>  // b.plast
  42d0d0:	mov	w0, #0x1f14                	// #7956
  42d0d4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42d0d8:	cmp	w2, w0
  42d0dc:	add	x0, x1, #0x110
  42d0e0:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d0e4:	ret
  42d0e8:	mov	w0, #0x1005                	// #4101
  42d0ec:	cmp	w2, w0
  42d0f0:	b.eq	42dd18 <ferror@plt+0x2bfd8>  // b.none
  42d0f4:	b.ls	42d150 <ferror@plt+0x2b410>  // b.plast
  42d0f8:	mov	w0, #0x1042                	// #4162
  42d0fc:	cmp	w2, w0
  42d100:	b.eq	42d2bc <ferror@plt+0x2b57c>  // b.none
  42d104:	b.ls	42d12c <ferror@plt+0x2b3ec>  // b.plast
  42d108:	mov	w0, #0x1043                	// #4163
  42d10c:	cmp	w2, w0
  42d110:	b.eq	42d274 <ferror@plt+0x2b534>  // b.none
  42d114:	mov	w0, #0x1044                	// #4164
  42d118:	cmp	w2, w0
  42d11c:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d120:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d124:	add	x0, x0, #0x508
  42d128:	ret
  42d12c:	mov	w0, #0x1040                	// #4160
  42d130:	cmp	w2, w0
  42d134:	b.eq	42d268 <ferror@plt+0x2b528>  // b.none
  42d138:	mov	w0, #0x1041                	// #4161
  42d13c:	cmp	w2, w0
  42d140:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d144:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d148:	add	x0, x0, #0xe8
  42d14c:	ret
  42d150:	mov	w0, #0x1002                	// #4098
  42d154:	cmp	w2, w0
  42d158:	b.eq	42d2b0 <ferror@plt+0x2b570>  // b.none
  42d15c:	b.ls	42d184 <ferror@plt+0x2b444>  // b.plast
  42d160:	mov	w0, #0x1003                	// #4099
  42d164:	cmp	w2, w0
  42d168:	b.eq	42d25c <ferror@plt+0x2b51c>  // b.none
  42d16c:	mov	w0, #0x1004                	// #4100
  42d170:	cmp	w2, w0
  42d174:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d178:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d17c:	add	x0, x0, #0xf0
  42d180:	ret
  42d184:	cmp	w2, #0x1, lsl #12
  42d188:	b.eq	42d250 <ferror@plt+0x2b510>  // b.none
  42d18c:	mov	w0, #0x1001                	// #4097
  42d190:	cmp	w2, w0
  42d194:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d198:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d19c:	add	x0, x0, #0xc0
  42d1a0:	ret
  42d1a4:	mov	w0, #0x17a3                	// #6051
  42d1a8:	cmp	w2, w0
  42d1ac:	b.eq	42dd0c <ferror@plt+0x2bfcc>  // b.none
  42d1b0:	b.ls	42d214 <ferror@plt+0x2b4d4>  // b.plast
  42d1b4:	mov	w0, #0x17b1                	// #6065
  42d1b8:	cmp	w2, w0
  42d1bc:	b.eq	42d28c <ferror@plt+0x2b54c>  // b.none
  42d1c0:	mov	w0, #0x17b2                	// #6066
  42d1c4:	cmp	w2, w0
  42d1c8:	b.ne	42d1fc <ferror@plt+0x2b4bc>  // b.any
  42d1cc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d1d0:	add	x0, x0, #0x4f8
  42d1d4:	ret
  42d1d8:	mov	w0, #0x1f11                	// #7953
  42d1dc:	cmp	w2, w0
  42d1e0:	b.eq	42d280 <ferror@plt+0x2b540>  // b.none
  42d1e4:	mov	w0, #0x1f12                	// #7954
  42d1e8:	cmp	w2, w0
  42d1ec:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d1f0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d1f4:	add	x0, x0, #0xc58
  42d1f8:	ret
  42d1fc:	mov	w0, #0x17b0                	// #6064
  42d200:	cmp	w2, w0
  42d204:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d208:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d20c:	add	x0, x0, #0xc60
  42d210:	ret
  42d214:	mov	w0, #0x17a1                	// #6049
  42d218:	cmp	w2, w0
  42d21c:	b.eq	42d298 <ferror@plt+0x2b558>  // b.none
  42d220:	mov	w0, #0x17a2                	// #6050
  42d224:	cmp	w2, w0
  42d228:	b.ne	42d238 <ferror@plt+0x2b4f8>  // b.any
  42d22c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d230:	add	x0, x0, #0x520
  42d234:	ret
  42d238:	mov	w0, #0x17a0                	// #6048
  42d23c:	cmp	w2, w0
  42d240:	b.ne	42d8a4 <ferror@plt+0x2bb64>  // b.any
  42d244:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d248:	add	x0, x0, #0x4f0
  42d24c:	ret
  42d250:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d254:	add	x0, x0, #0xd8
  42d258:	ret
  42d25c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d260:	add	x0, x0, #0x420
  42d264:	ret
  42d268:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d26c:	add	x0, x0, #0xf8
  42d270:	ret
  42d274:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d278:	add	x0, x0, #0xe0
  42d27c:	ret
  42d280:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d284:	add	x0, x0, #0xc68
  42d288:	ret
  42d28c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d290:	add	x0, x0, #0x4e8
  42d294:	ret
  42d298:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d29c:	add	x0, x0, #0x510
  42d2a0:	ret
  42d2a4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2a8:	add	x0, x0, #0xc78
  42d2ac:	ret
  42d2b0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2b4:	add	x0, x0, #0x418
  42d2b8:	ret
  42d2bc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d2c0:	add	x0, x0, #0x108
  42d2c4:	ret
  42d2c8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2cc:	add	x0, x0, #0xac8
  42d2d0:	ret
  42d2d4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2d8:	add	x0, x0, #0xac0
  42d2dc:	ret
  42d2e0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2e4:	add	x0, x0, #0xab0
  42d2e8:	ret
  42d2ec:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2f0:	add	x0, x0, #0xaa0
  42d2f4:	ret
  42d2f8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d2fc:	add	x0, x0, #0xa90
  42d300:	ret
  42d304:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d308:	add	x0, x0, #0xa80
  42d30c:	ret
  42d310:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d314:	add	x0, x0, #0xa70
  42d318:	ret
  42d31c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d320:	add	x0, x0, #0xa60
  42d324:	ret
  42d328:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d32c:	add	x0, x0, #0xa50
  42d330:	ret
  42d334:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d338:	add	x0, x0, #0xa40
  42d33c:	ret
  42d340:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d344:	add	x0, x0, #0xa30
  42d348:	ret
  42d34c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d350:	add	x0, x0, #0xa20
  42d354:	ret
  42d358:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d35c:	add	x0, x0, #0xa10
  42d360:	ret
  42d364:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d368:	add	x0, x0, #0xa00
  42d36c:	ret
  42d370:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d374:	add	x0, x0, #0x9f0
  42d378:	ret
  42d37c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d380:	add	x0, x0, #0x9e0
  42d384:	ret
  42d388:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d38c:	add	x0, x0, #0x9d0
  42d390:	ret
  42d394:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d398:	add	x0, x0, #0x9c0
  42d39c:	ret
  42d3a0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3a4:	add	x0, x0, #0x9b0
  42d3a8:	ret
  42d3ac:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3b0:	add	x0, x0, #0x9a0
  42d3b4:	ret
  42d3b8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3bc:	add	x0, x0, #0x990
  42d3c0:	ret
  42d3c4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3c8:	add	x0, x0, #0x980
  42d3cc:	ret
  42d3d0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3d4:	add	x0, x0, #0x970
  42d3d8:	ret
  42d3dc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3e0:	add	x0, x0, #0x960
  42d3e4:	ret
  42d3e8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3ec:	add	x0, x0, #0x950
  42d3f0:	ret
  42d3f4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d3f8:	add	x0, x0, #0x940
  42d3fc:	ret
  42d400:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d404:	add	x0, x0, #0x930
  42d408:	ret
  42d40c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d410:	add	x0, x0, #0x920
  42d414:	ret
  42d418:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d41c:	add	x0, x0, #0x910
  42d420:	ret
  42d424:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d428:	add	x0, x0, #0x900
  42d42c:	ret
  42d430:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d434:	add	x0, x0, #0x8f0
  42d438:	ret
  42d43c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d440:	add	x0, x0, #0x8e0
  42d444:	ret
  42d448:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d44c:	add	x0, x0, #0x8d8
  42d450:	ret
  42d454:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d458:	add	x0, x0, #0x8c8
  42d45c:	ret
  42d460:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d464:	add	x0, x0, #0x8b8
  42d468:	ret
  42d46c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d470:	add	x0, x0, #0x8a8
  42d474:	ret
  42d478:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d47c:	add	x0, x0, #0x898
  42d480:	ret
  42d484:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d488:	add	x0, x0, #0x888
  42d48c:	ret
  42d490:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d494:	add	x0, x0, #0x878
  42d498:	ret
  42d49c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4a0:	add	x0, x0, #0x868
  42d4a4:	ret
  42d4a8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4ac:	add	x0, x0, #0x858
  42d4b0:	ret
  42d4b4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4b8:	add	x0, x0, #0x848
  42d4bc:	ret
  42d4c0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4c4:	add	x0, x0, #0x838
  42d4c8:	ret
  42d4cc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4d0:	add	x0, x0, #0x828
  42d4d4:	ret
  42d4d8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4dc:	add	x0, x0, #0x818
  42d4e0:	ret
  42d4e4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4e8:	add	x0, x0, #0x808
  42d4ec:	ret
  42d4f0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d4f4:	add	x0, x0, #0x7f8
  42d4f8:	ret
  42d4fc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d500:	add	x0, x0, #0x7e8
  42d504:	ret
  42d508:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d50c:	add	x0, x0, #0x7d8
  42d510:	ret
  42d514:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d518:	add	x0, x0, #0x7c8
  42d51c:	ret
  42d520:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d524:	add	x0, x0, #0x7b8
  42d528:	ret
  42d52c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d530:	add	x0, x0, #0x7a8
  42d534:	ret
  42d538:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d53c:	add	x0, x0, #0x798
  42d540:	ret
  42d544:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d548:	add	x0, x0, #0x788
  42d54c:	ret
  42d550:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d554:	add	x0, x0, #0x778
  42d558:	ret
  42d55c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d560:	add	x0, x0, #0x768
  42d564:	ret
  42d568:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d56c:	add	x0, x0, #0x758
  42d570:	ret
  42d574:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d578:	add	x0, x0, #0x748
  42d57c:	ret
  42d580:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d584:	add	x0, x0, #0x738
  42d588:	ret
  42d58c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d590:	add	x0, x0, #0x728
  42d594:	ret
  42d598:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d59c:	add	x0, x0, #0x718
  42d5a0:	ret
  42d5a4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d5a8:	add	x0, x0, #0x708
  42d5ac:	ret
  42d5b0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d5b4:	add	x0, x0, #0x6f8
  42d5b8:	ret
  42d5bc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5c0:	add	x0, x0, #0xb0
  42d5c4:	ret
  42d5c8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5cc:	add	x0, x0, #0xa0
  42d5d0:	ret
  42d5d4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5d8:	add	x0, x0, #0x90
  42d5dc:	ret
  42d5e0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5e4:	add	x0, x0, #0x80
  42d5e8:	ret
  42d5ec:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5f0:	add	x0, x0, #0x70
  42d5f4:	ret
  42d5f8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d5fc:	add	x0, x0, #0x60
  42d600:	ret
  42d604:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d608:	add	x0, x0, #0x50
  42d60c:	ret
  42d610:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d614:	add	x0, x0, #0x40
  42d618:	ret
  42d61c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d620:	add	x0, x0, #0x30
  42d624:	ret
  42d628:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d62c:	add	x0, x0, #0x20
  42d630:	ret
  42d634:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d638:	add	x0, x0, #0x10
  42d63c:	ret
  42d640:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42d644:	add	x0, x0, #0x0
  42d648:	ret
  42d64c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d650:	add	x0, x0, #0xff0
  42d654:	ret
  42d658:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d65c:	add	x0, x0, #0xfe0
  42d660:	ret
  42d664:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d668:	add	x0, x0, #0xfd0
  42d66c:	ret
  42d670:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d674:	add	x0, x0, #0xfc0
  42d678:	ret
  42d67c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d680:	add	x0, x0, #0xfb0
  42d684:	ret
  42d688:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d68c:	add	x0, x0, #0xfa0
  42d690:	ret
  42d694:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d698:	add	x0, x0, #0xf90
  42d69c:	ret
  42d6a0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6a4:	add	x0, x0, #0xf80
  42d6a8:	ret
  42d6ac:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6b0:	add	x0, x0, #0xf70
  42d6b4:	ret
  42d6b8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6bc:	add	x0, x0, #0xf60
  42d6c0:	ret
  42d6c4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6c8:	add	x0, x0, #0xf50
  42d6cc:	ret
  42d6d0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6d4:	add	x0, x0, #0xf40
  42d6d8:	ret
  42d6dc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6e0:	add	x0, x0, #0xf30
  42d6e4:	ret
  42d6e8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6ec:	add	x0, x0, #0xf20
  42d6f0:	ret
  42d6f4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d6f8:	add	x0, x0, #0xf10
  42d6fc:	ret
  42d700:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d704:	add	x0, x0, #0xf00
  42d708:	ret
  42d70c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d710:	add	x0, x0, #0xef0
  42d714:	ret
  42d718:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d71c:	add	x0, x0, #0xee0
  42d720:	ret
  42d724:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d728:	add	x0, x0, #0xed8
  42d72c:	ret
  42d730:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d734:	add	x0, x0, #0xed0
  42d738:	ret
  42d73c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d740:	add	x0, x0, #0xec0
  42d744:	ret
  42d748:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d74c:	add	x0, x0, #0xeb0
  42d750:	ret
  42d754:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d758:	add	x0, x0, #0xea0
  42d75c:	ret
  42d760:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d764:	add	x0, x0, #0xe90
  42d768:	ret
  42d76c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d770:	add	x0, x0, #0xe80
  42d774:	ret
  42d778:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d77c:	add	x0, x0, #0xe70
  42d780:	ret
  42d784:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d788:	add	x0, x0, #0xe60
  42d78c:	ret
  42d790:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d794:	add	x0, x0, #0xe50
  42d798:	ret
  42d79c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7a0:	add	x0, x0, #0xe40
  42d7a4:	ret
  42d7a8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7ac:	add	x0, x0, #0xe30
  42d7b0:	ret
  42d7b4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7b8:	add	x0, x0, #0xe20
  42d7bc:	ret
  42d7c0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7c4:	add	x0, x0, #0xe10
  42d7c8:	ret
  42d7cc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7d0:	add	x0, x0, #0xe00
  42d7d4:	ret
  42d7d8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7dc:	add	x0, x0, #0xdf0
  42d7e0:	ret
  42d7e4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7e8:	add	x0, x0, #0xde0
  42d7ec:	ret
  42d7f0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d7f4:	add	x0, x0, #0xdd0
  42d7f8:	ret
  42d7fc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d800:	add	x0, x0, #0xdc0
  42d804:	ret
  42d808:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d80c:	add	x0, x0, #0xdb0
  42d810:	ret
  42d814:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d818:	add	x0, x0, #0xda0
  42d81c:	ret
  42d820:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d824:	add	x0, x0, #0xd90
  42d828:	ret
  42d82c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d830:	add	x0, x0, #0xd80
  42d834:	ret
  42d838:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d83c:	add	x0, x0, #0xd70
  42d840:	ret
  42d844:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d848:	add	x0, x0, #0xd60
  42d84c:	ret
  42d850:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d854:	add	x0, x0, #0xd50
  42d858:	ret
  42d85c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d860:	add	x0, x0, #0xd40
  42d864:	ret
  42d868:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d86c:	add	x0, x0, #0xd30
  42d870:	ret
  42d874:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d878:	add	x0, x0, #0xd20
  42d87c:	ret
  42d880:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d884:	add	x0, x0, #0xd10
  42d888:	ret
  42d88c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d890:	add	x0, x0, #0xd00
  42d894:	ret
  42d898:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d89c:	add	x0, x0, #0xcf0
  42d8a0:	ret
  42d8a4:	stp	x29, x30, [sp, #-32]!
  42d8a8:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42d8ac:	add	x0, x0, #0x6a8
  42d8b0:	mov	x29, sp
  42d8b4:	str	x19, [sp, #16]
  42d8b8:	add	x19, x0, #0x438
  42d8bc:	mov	x0, x19
  42d8c0:	mov	x1, #0xa                   	// #10
  42d8c4:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  42d8c8:	add	x2, x2, #0x118
  42d8cc:	bl	4019e0 <snprintf@plt>
  42d8d0:	mov	x0, x19
  42d8d4:	ldr	x19, [sp, #16]
  42d8d8:	ldp	x29, x30, [sp], #32
  42d8dc:	ret
  42d8e0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d8e4:	add	x0, x0, #0xcd8
  42d8e8:	ret
  42d8ec:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d8f0:	add	x0, x0, #0xcd0
  42d8f4:	ret
  42d8f8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d8fc:	add	x0, x0, #0xcc8
  42d900:	ret
  42d904:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d908:	add	x0, x0, #0xcb8
  42d90c:	ret
  42d910:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d914:	add	x0, x0, #0xca8
  42d918:	ret
  42d91c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d920:	add	x0, x0, #0xca0
  42d924:	ret
  42d928:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d92c:	add	x0, x0, #0xc98
  42d930:	ret
  42d934:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d938:	add	x0, x0, #0xc90
  42d93c:	ret
  42d940:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d944:	add	x0, x0, #0xc88
  42d948:	ret
  42d94c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d950:	add	x0, x0, #0xc80
  42d954:	ret
  42d958:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d95c:	add	x0, x0, #0x4e0
  42d960:	ret
  42d964:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d968:	add	x0, x0, #0x4d8
  42d96c:	ret
  42d970:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d974:	add	x0, x0, #0x4d0
  42d978:	ret
  42d97c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d980:	add	x0, x0, #0x4c8
  42d984:	ret
  42d988:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d98c:	add	x0, x0, #0x4c0
  42d990:	ret
  42d994:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d998:	add	x0, x0, #0x4b0
  42d99c:	ret
  42d9a0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9a4:	add	x0, x0, #0x4a8
  42d9a8:	ret
  42d9ac:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9b0:	add	x0, x0, #0x4a0
  42d9b4:	ret
  42d9b8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9bc:	add	x0, x0, #0x490
  42d9c0:	ret
  42d9c4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9c8:	add	x0, x0, #0x488
  42d9cc:	ret
  42d9d0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9d4:	add	x0, x0, #0xc50
  42d9d8:	ret
  42d9dc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9e0:	add	x0, x0, #0xc48
  42d9e4:	ret
  42d9e8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9ec:	add	x0, x0, #0xc40
  42d9f0:	ret
  42d9f4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42d9f8:	add	x0, x0, #0xc38
  42d9fc:	ret
  42da00:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da04:	add	x0, x0, #0xc30
  42da08:	ret
  42da0c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da10:	add	x0, x0, #0xc28
  42da14:	ret
  42da18:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da1c:	add	x0, x0, #0xc18
  42da20:	ret
  42da24:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da28:	add	x0, x0, #0x448
  42da2c:	ret
  42da30:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da34:	add	x0, x0, #0x438
  42da38:	ret
  42da3c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da40:	add	x0, x0, #0x428
  42da44:	ret
  42da48:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da4c:	add	x0, x0, #0x6e8
  42da50:	ret
  42da54:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da58:	add	x0, x0, #0x6d8
  42da5c:	ret
  42da60:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da64:	add	x0, x0, #0x6c8
  42da68:	ret
  42da6c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da70:	add	x0, x0, #0x6b8
  42da74:	ret
  42da78:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da7c:	add	x0, x0, #0x6a8
  42da80:	ret
  42da84:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da88:	add	x0, x0, #0x698
  42da8c:	ret
  42da90:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42da94:	add	x0, x0, #0x688
  42da98:	ret
  42da9c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42daa0:	add	x0, x0, #0x678
  42daa4:	ret
  42daa8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42daac:	add	x0, x0, #0x668
  42dab0:	ret
  42dab4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dab8:	add	x0, x0, #0x658
  42dabc:	ret
  42dac0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dac4:	add	x0, x0, #0x648
  42dac8:	ret
  42dacc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dad0:	add	x0, x0, #0x638
  42dad4:	ret
  42dad8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dadc:	add	x0, x0, #0x628
  42dae0:	ret
  42dae4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dae8:	add	x0, x0, #0x618
  42daec:	ret
  42daf0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42daf4:	add	x0, x0, #0x608
  42daf8:	ret
  42dafc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db00:	add	x0, x0, #0x5f8
  42db04:	ret
  42db08:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db0c:	add	x0, x0, #0x5e8
  42db10:	ret
  42db14:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db18:	add	x0, x0, #0x5d8
  42db1c:	ret
  42db20:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db24:	add	x0, x0, #0x5c8
  42db28:	ret
  42db2c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db30:	add	x0, x0, #0x5b8
  42db34:	ret
  42db38:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db3c:	add	x0, x0, #0x5a8
  42db40:	ret
  42db44:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db48:	add	x0, x0, #0x598
  42db4c:	ret
  42db50:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db54:	add	x0, x0, #0x588
  42db58:	ret
  42db5c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db60:	add	x0, x0, #0x578
  42db64:	ret
  42db68:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db6c:	add	x0, x0, #0x568
  42db70:	ret
  42db74:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db78:	add	x0, x0, #0x558
  42db7c:	ret
  42db80:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db84:	add	x0, x0, #0x548
  42db88:	ret
  42db8c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db90:	add	x0, x0, #0x538
  42db94:	ret
  42db98:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42db9c:	add	x0, x0, #0x528
  42dba0:	ret
  42dba4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dba8:	add	x0, x0, #0xc08
  42dbac:	ret
  42dbb0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbb4:	add	x0, x0, #0xc00
  42dbb8:	ret
  42dbbc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbc0:	add	x0, x0, #0xbf8
  42dbc4:	ret
  42dbc8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbcc:	add	x0, x0, #0xbf0
  42dbd0:	ret
  42dbd4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbd8:	add	x0, x0, #0xbe8
  42dbdc:	ret
  42dbe0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbe4:	add	x0, x0, #0x480
  42dbe8:	ret
  42dbec:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbf0:	add	x0, x0, #0x478
  42dbf4:	ret
  42dbf8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dbfc:	add	x0, x0, #0x470
  42dc00:	ret
  42dc04:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc08:	add	x0, x0, #0x468
  42dc0c:	ret
  42dc10:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc14:	add	x0, x0, #0x460
  42dc18:	ret
  42dc1c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc20:	add	x0, x0, #0x458
  42dc24:	ret
  42dc28:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc2c:	add	x0, x0, #0xbe0
  42dc30:	ret
  42dc34:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc38:	add	x0, x0, #0xbd8
  42dc3c:	ret
  42dc40:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc44:	add	x0, x0, #0xbd0
  42dc48:	ret
  42dc4c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc50:	add	x0, x0, #0xbc8
  42dc54:	ret
  42dc58:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc5c:	add	x0, x0, #0xbb8
  42dc60:	ret
  42dc64:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc68:	add	x0, x0, #0xba8
  42dc6c:	ret
  42dc70:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc74:	add	x0, x0, #0xb98
  42dc78:	ret
  42dc7c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc80:	add	x0, x0, #0xb88
  42dc84:	ret
  42dc88:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc8c:	add	x0, x0, #0xb78
  42dc90:	ret
  42dc94:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dc98:	add	x0, x0, #0xb68
  42dc9c:	ret
  42dca0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dca4:	add	x0, x0, #0xb58
  42dca8:	ret
  42dcac:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcb0:	add	x0, x0, #0xb48
  42dcb4:	ret
  42dcb8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcbc:	add	x0, x0, #0xb38
  42dcc0:	ret
  42dcc4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcc8:	add	x0, x0, #0xb28
  42dccc:	ret
  42dcd0:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcd4:	add	x0, x0, #0xb18
  42dcd8:	ret
  42dcdc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dce0:	add	x0, x0, #0xb08
  42dce4:	ret
  42dce8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcec:	add	x0, x0, #0xaf8
  42dcf0:	ret
  42dcf4:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dcf8:	add	x0, x0, #0xae8
  42dcfc:	ret
  42dd00:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dd04:	add	x0, x0, #0xad8
  42dd08:	ret
  42dd0c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  42dd10:	add	x0, x0, #0x518
  42dd14:	ret
  42dd18:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42dd1c:	add	x0, x0, #0xd0
  42dd20:	ret
  42dd24:	nop
  42dd28:	stp	x29, x30, [sp, #-48]!
  42dd2c:	mov	x29, sp
  42dd30:	stp	x19, x20, [sp, #16]
  42dd34:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42dd38:	add	x19, x19, #0x6a8
  42dd3c:	str	x21, [sp, #32]
  42dd40:	mov	w21, w1
  42dd44:	mov	w20, w0
  42dd48:	ldr	x1, [x19, #1160]
  42dd4c:	cbz	x1, 42dda0 <ferror@plt+0x2c060>
  42dd50:	blr	x1
  42dd54:	cbz	x0, 42dda0 <ferror@plt+0x2c060>
  42dd58:	cbz	w21, 42dd6c <ferror@plt+0x2c02c>
  42dd5c:	ldp	x19, x20, [sp, #16]
  42dd60:	ldr	x21, [sp, #32]
  42dd64:	ldp	x29, x30, [sp], #48
  42dd68:	ret
  42dd6c:	add	x19, x19, #0x448
  42dd70:	mov	x4, x0
  42dd74:	mov	w3, w20
  42dd78:	mov	x0, x19
  42dd7c:	mov	x1, #0x40                  	// #64
  42dd80:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  42dd84:	add	x2, x2, #0x120
  42dd88:	bl	4019e0 <snprintf@plt>
  42dd8c:	mov	x0, x19
  42dd90:	ldp	x19, x20, [sp, #16]
  42dd94:	ldr	x21, [sp, #32]
  42dd98:	ldp	x29, x30, [sp], #48
  42dd9c:	ret
  42dda0:	add	x19, x19, #0x448
  42dda4:	mov	w3, w20
  42dda8:	mov	x0, x19
  42ddac:	mov	x1, #0x40                  	// #64
  42ddb0:	adrp	x2, 452000 <warn@@Base+0xb6c0>
  42ddb4:	add	x2, x2, #0x848
  42ddb8:	bl	4019e0 <snprintf@plt>
  42ddbc:	mov	x0, x19
  42ddc0:	ldp	x19, x20, [sp, #16]
  42ddc4:	ldr	x21, [sp, #32]
  42ddc8:	ldp	x29, x30, [sp], #48
  42ddcc:	ret
  42ddd0:	stp	x29, x30, [sp, #-192]!
  42ddd4:	mov	x29, sp
  42ddd8:	stp	x19, x20, [sp, #16]
  42dddc:	mov	x20, x0
  42dde0:	ldr	w0, [x0, #16]
  42dde4:	stp	x21, x22, [sp, #32]
  42dde8:	mov	x21, x2
  42ddec:	ldr	w2, [x2]
  42ddf0:	stp	x23, x24, [sp, #48]
  42ddf4:	cmp	w2, w0
  42ddf8:	b.eq	42de00 <ferror@plt+0x2c0c0>  // b.none
  42ddfc:	str	w0, [x21]
  42de00:	ldr	w0, [x1]
  42de04:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42de08:	cbnz	w0, 42dfc0 <ferror@plt+0x2c280>
  42de0c:	ldr	w1, [x22, #620]
  42de10:	ldr	x0, [x20, #56]
  42de14:	bl	42c788 <ferror@plt+0x2aa48>
  42de18:	ldrb	w0, [x20, #93]
  42de1c:	cbz	w0, 42df94 <ferror@plt+0x2c254>
  42de20:	mov	w0, #0x7865                	// #30821
  42de24:	add	x21, sp, #0x58
  42de28:	movk	w0, #0x70, lsl #16
  42de2c:	str	w0, [sp, #88]
  42de30:	mov	x1, x21
  42de34:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42de38:	add	x0, x0, #0x160
  42de3c:	bl	401cc0 <printf@plt>
  42de40:	ldr	w2, [x20, #16]
  42de44:	cbz	w2, 42df44 <ferror@plt+0x2c204>
  42de48:	mov	w24, #0x2f6e                	// #12142
  42de4c:	str	x25, [sp, #64]
  42de50:	mov	w25, #0x7865                	// #30821
  42de54:	adrp	x22, 47d000 <warn@@Base+0x366c0>
  42de58:	mov	w19, #0x0                   	// #0
  42de5c:	add	x22, x22, #0x150
  42de60:	movk	w24, #0x61, lsl #16
  42de64:	adrp	x23, 47d000 <warn@@Base+0x366c0>
  42de68:	movk	w25, #0x70, lsl #16
  42de6c:	b	42debc <ferror@plt+0x2c17c>
  42de70:	cmp	w1, #0x8
  42de74:	b.eq	42df68 <ferror@plt+0x2c228>  // b.none
  42de78:	cmp	w1, #0x9
  42de7c:	b.ne	42df08 <ferror@plt+0x2c1c8>  // b.any
  42de80:	ldr	x0, [x20, #32]
  42de84:	mov	w1, #0x0                   	// #0
  42de88:	ldr	w0, [x0, x3, lsl #2]
  42de8c:	bl	42dd28 <ferror@plt+0x2bfe8>
  42de90:	mov	x1, x0
  42de94:	mov	x0, x21
  42de98:	bl	401c40 <strcpy@plt>
  42de9c:	nop
  42dea0:	mov	x1, x21
  42dea4:	mov	x0, x22
  42dea8:	bl	401cc0 <printf@plt>
  42deac:	ldr	w2, [x20, #16]
  42deb0:	add	w19, w19, #0x1
  42deb4:	cmp	w2, w19
  42deb8:	b.ls	42df40 <ferror@plt+0x2c200>  // b.plast
  42debc:	ldr	x0, [x20, #24]
  42dec0:	mov	w3, w19
  42dec4:	ldrsh	w1, [x0, w19, uxtw #1]
  42dec8:	cmn	w1, #0x1
  42decc:	b.eq	42deb0 <ferror@plt+0x2c170>  // b.none
  42ded0:	cmp	w1, #0x10
  42ded4:	b.eq	42df60 <ferror@plt+0x2c220>  // b.none
  42ded8:	b.le	42de70 <ferror@plt+0x2c130>
  42dedc:	cmp	w1, #0x16
  42dee0:	b.eq	42df74 <ferror@plt+0x2c234>  // b.none
  42dee4:	cmp	w1, #0x80
  42dee8:	b.ne	42df1c <ferror@plt+0x2c1dc>  // b.any
  42deec:	ldr	x2, [x20, #32]
  42def0:	mov	x0, x21
  42def4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42def8:	add	x1, x1, #0x168
  42defc:	ldr	w2, [x2, x3, lsl #2]
  42df00:	bl	401980 <sprintf@plt>
  42df04:	b	42dea0 <ferror@plt+0x2c160>
  42df08:	cmp	w1, #0x7
  42df0c:	b.ne	42df8c <ferror@plt+0x2c24c>  // b.any
  42df10:	mov	w0, #0x75                  	// #117
  42df14:	strh	w0, [x21]
  42df18:	b	42dea0 <ferror@plt+0x2c160>
  42df1c:	cmp	w1, #0x14
  42df20:	b.ne	42df8c <ferror@plt+0x2c24c>  // b.any
  42df24:	ldr	x2, [x20, #32]
  42df28:	mov	x0, x21
  42df2c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42df30:	add	x1, x1, #0x170
  42df34:	ldr	w2, [x2, x3, lsl #2]
  42df38:	bl	401980 <sprintf@plt>
  42df3c:	b	42dea0 <ferror@plt+0x2c160>
  42df40:	ldr	x25, [sp, #64]
  42df44:	mov	w0, #0xa                   	// #10
  42df48:	bl	401cf0 <putchar@plt>
  42df4c:	ldp	x19, x20, [sp, #16]
  42df50:	ldp	x21, x22, [sp, #32]
  42df54:	ldp	x23, x24, [sp, #48]
  42df58:	ldp	x29, x30, [sp], #192
  42df5c:	ret
  42df60:	str	w25, [x21]
  42df64:	b	42dea0 <ferror@plt+0x2c160>
  42df68:	mov	w0, #0x73                  	// #115
  42df6c:	strh	w0, [x21]
  42df70:	b	42dea0 <ferror@plt+0x2c160>
  42df74:	add	x0, x23, #0x178
  42df78:	ldr	w1, [x0]
  42df7c:	ldrb	w0, [x0, #4]
  42df80:	str	w1, [x21]
  42df84:	strb	w0, [x21, #4]
  42df88:	b	42dea0 <ferror@plt+0x2c160>
  42df8c:	str	w24, [x21]
  42df90:	b	42dea0 <ferror@plt+0x2c160>
  42df94:	ldr	w0, [x20, #72]
  42df98:	mov	w1, #0x1                   	// #1
  42df9c:	add	x21, sp, #0x58
  42dfa0:	bl	42dd28 <ferror@plt+0x2bfe8>
  42dfa4:	mov	x2, x0
  42dfa8:	ldr	w3, [x20, #80]
  42dfac:	mov	x0, x21
  42dfb0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42dfb4:	add	x1, x1, #0x158
  42dfb8:	bl	401980 <sprintf@plt>
  42dfbc:	b	42de30 <ferror@plt+0x2c0f0>
  42dfc0:	str	wzr, [x1]
  42dfc4:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  42dfc8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42dfcc:	add	x2, x2, #0x130
  42dfd0:	ldr	w1, [x22, #620]
  42dfd4:	add	x0, x0, #0x138
  42dfd8:	lsl	w1, w1, #1
  42dfdc:	bl	401cc0 <printf@plt>
  42dfe0:	ldr	w3, [x21]
  42dfe4:	cbz	w3, 42e060 <ferror@plt+0x2c320>
  42dfe8:	adrp	x23, 47d000 <warn@@Base+0x366c0>
  42dfec:	adrp	x24, 47d000 <warn@@Base+0x366c0>
  42dff0:	add	x23, x23, #0x150
  42dff4:	add	x24, x24, #0x148
  42dff8:	mov	w19, #0x0                   	// #0
  42dffc:	b	42e020 <ferror@plt+0x2c2e0>
  42e000:	bl	42dd28 <ferror@plt+0x2bfe8>
  42e004:	mov	x1, x0
  42e008:	mov	x0, x23
  42e00c:	bl	401cc0 <printf@plt>
  42e010:	ldr	w3, [x21]
  42e014:	add	w19, w19, #0x1
  42e018:	cmp	w3, w19
  42e01c:	b.ls	42e060 <ferror@plt+0x2c320>  // b.plast
  42e020:	ldr	x2, [x20, #24]
  42e024:	mov	w0, w19
  42e028:	mov	w1, #0x1                   	// #1
  42e02c:	ldrsh	w2, [x2, w19, uxtw #1]
  42e030:	cmn	w2, #0x1
  42e034:	b.eq	42e014 <ferror@plt+0x2c2d4>  // b.none
  42e038:	ldr	w2, [x20, #88]
  42e03c:	cmp	w2, w19
  42e040:	b.ne	42e000 <ferror@plt+0x2c2c0>  // b.any
  42e044:	mov	x0, x24
  42e048:	bl	401cc0 <printf@plt>
  42e04c:	ldr	w3, [x21]
  42e050:	add	w19, w19, #0x1
  42e054:	cmp	w3, w19
  42e058:	b.hi	42e020 <ferror@plt+0x2c2e0>  // b.pmore
  42e05c:	nop
  42e060:	mov	w0, #0xa                   	// #10
  42e064:	bl	401cf0 <putchar@plt>
  42e068:	b	42de0c <ferror@plt+0x2c0cc>
  42e06c:	nop
  42e070:	stp	x29, x30, [sp, #-48]!
  42e074:	mov	x29, sp
  42e078:	stp	x19, x20, [sp, #16]
  42e07c:	mov	w20, w0
  42e080:	mov	x19, x1
  42e084:	str	x21, [sp, #32]
  42e088:	bl	425280 <ferror@plt+0x23540>
  42e08c:	cbnz	w0, 42e0fc <ferror@plt+0x2c3bc>
  42e090:	mov	w21, w0
  42e094:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42e098:	ldr	w0, [x0, #604]
  42e09c:	cbz	w0, 42e0e8 <ferror@plt+0x2c3a8>
  42e0a0:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42e0a4:	ldr	x19, [x0, #2872]
  42e0a8:	cbnz	x19, 42e0b8 <ferror@plt+0x2c378>
  42e0ac:	b	42e0e8 <ferror@plt+0x2c3a8>
  42e0b0:	ldr	x19, [x19, #16]
  42e0b4:	cbz	x19, 42e0e8 <ferror@plt+0x2c3a8>
  42e0b8:	ldr	x1, [x19]
  42e0bc:	mov	w0, w20
  42e0c0:	bl	425280 <ferror@plt+0x23540>
  42e0c4:	cbz	w0, 42e0b0 <ferror@plt+0x2c370>
  42e0c8:	ubfiz	x0, x20, #3, #32
  42e0cc:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  42e0d0:	sub	x20, x0, w20, uxtw
  42e0d4:	add	x0, x1, #0x120
  42e0d8:	ldr	x1, [x19, #8]
  42e0dc:	add	x20, x0, x20, lsl #4
  42e0e0:	mov	w21, #0x1                   	// #1
  42e0e4:	str	x1, [x20, #24]
  42e0e8:	mov	w0, w21
  42e0ec:	ldp	x19, x20, [sp, #16]
  42e0f0:	ldr	x21, [sp, #32]
  42e0f4:	ldp	x29, x30, [sp], #48
  42e0f8:	ret
  42e0fc:	mov	w3, w20
  42e100:	ubfiz	x2, x20, #3, #32
  42e104:	sub	x2, x2, x3
  42e108:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  42e10c:	add	x1, x1, #0x120
  42e110:	mov	w21, #0x1                   	// #1
  42e114:	add	x2, x1, x2, lsl #4
  42e118:	ldr	x0, [x2, #24]
  42e11c:	cbnz	x0, 42e0e8 <ferror@plt+0x2c3a8>
  42e120:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42e124:	ldr	x2, [x0, #2872]
  42e128:	cbnz	x2, 42e138 <ferror@plt+0x2c3f8>
  42e12c:	b	42e0e8 <ferror@plt+0x2c3a8>
  42e130:	ldr	x2, [x2, #16]
  42e134:	cbz	x2, 42e160 <ferror@plt+0x2c420>
  42e138:	ldr	x0, [x2]
  42e13c:	cmp	x0, x19
  42e140:	b.ne	42e130 <ferror@plt+0x2c3f0>  // b.any
  42e144:	lsl	x0, x3, #3
  42e148:	mov	w21, #0x1                   	// #1
  42e14c:	sub	x3, x0, x3
  42e150:	ldr	x0, [x2, #8]
  42e154:	add	x1, x1, x3, lsl #4
  42e158:	str	x0, [x1, #24]
  42e15c:	b	42e0e8 <ferror@plt+0x2c3a8>
  42e160:	mov	w21, #0x1                   	// #1
  42e164:	b	42e0e8 <ferror@plt+0x2c3a8>
  42e168:	stp	x29, x30, [sp, #-80]!
  42e16c:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42e170:	mov	x29, sp
  42e174:	ldr	w3, [x3, #616]
  42e178:	stp	x19, x20, [sp, #16]
  42e17c:	mov	x19, x1
  42e180:	mov	x20, x2
  42e184:	cbnz	w3, 42e24c <ferror@plt+0x2c50c>
  42e188:	mov	x1, #0x50                  	// #80
  42e18c:	sub	x0, x1, x0
  42e190:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42e194:	movk	x1, #0xaaab
  42e198:	umulh	x0, x0, x1
  42e19c:	cmp	x2, x0, lsr #1
  42e1a0:	b.cc	42e24c <ferror@plt+0x2c50c>  // b.lo, b.ul, b.last
  42e1a4:	stp	x21, x22, [sp, #32]
  42e1a8:	adrp	x21, 47d000 <warn@@Base+0x366c0>
  42e1ac:	mov	x22, #0x0                   	// #0
  42e1b0:	add	x21, x21, #0x180
  42e1b4:	cbz	x2, 42e274 <ferror@plt+0x2c534>
  42e1b8:	stp	x23, x24, [sp, #48]
  42e1bc:	mov	x24, #0x4ec5                	// #20165
  42e1c0:	mov	x23, #0x89d8                	// #35288
  42e1c4:	movk	x24, #0xc4ec, lsl #16
  42e1c8:	movk	x23, #0xd89d, lsl #16
  42e1cc:	movk	x24, #0xec4e, lsl #32
  42e1d0:	movk	x23, #0x9d89, lsl #32
  42e1d4:	movk	x24, #0x4ec4, lsl #48
  42e1d8:	movk	x23, #0x9d8, lsl #48
  42e1dc:	str	x25, [sp, #64]
  42e1e0:	adrp	x25, 4a3000 <warn@@Base+0x5c6c0>
  42e1e4:	b	42e200 <ferror@plt+0x2c4c0>
  42e1e8:	ldrb	w1, [x19, x22]
  42e1ec:	mov	x0, x21
  42e1f0:	add	x22, x22, #0x1
  42e1f4:	bl	401cc0 <printf@plt>
  42e1f8:	cmp	x20, x22
  42e1fc:	b.eq	42e234 <ferror@plt+0x2c4f4>  // b.none
  42e200:	mul	x0, x22, x24
  42e204:	ror	x0, x0, #1
  42e208:	cmp	x0, x23
  42e20c:	b.hi	42e1e8 <ferror@plt+0x2c4a8>  // b.pmore
  42e210:	ldr	x1, [x25, #1040]
  42e214:	mov	w0, #0xa                   	// #10
  42e218:	bl	401990 <putc@plt>
  42e21c:	ldrb	w1, [x19, x22]
  42e220:	mov	x0, x21
  42e224:	add	x22, x22, #0x1
  42e228:	bl	401cc0 <printf@plt>
  42e22c:	cmp	x20, x22
  42e230:	b.ne	42e200 <ferror@plt+0x2c4c0>  // b.any
  42e234:	ldp	x19, x20, [sp, #16]
  42e238:	ldp	x21, x22, [sp, #32]
  42e23c:	ldp	x23, x24, [sp, #48]
  42e240:	ldr	x25, [sp, #64]
  42e244:	ldp	x29, x30, [sp], #80
  42e248:	ret
  42e24c:	cbz	x20, 42e278 <ferror@plt+0x2c538>
  42e250:	add	x20, x19, x20
  42e254:	stp	x21, x22, [sp, #32]
  42e258:	adrp	x21, 47d000 <warn@@Base+0x366c0>
  42e25c:	add	x21, x21, #0x180
  42e260:	ldrb	w1, [x19], #1
  42e264:	mov	x0, x21
  42e268:	bl	401cc0 <printf@plt>
  42e26c:	cmp	x20, x19
  42e270:	b.ne	42e260 <ferror@plt+0x2c520>  // b.any
  42e274:	ldp	x21, x22, [sp, #32]
  42e278:	ldp	x19, x20, [sp, #16]
  42e27c:	ldp	x29, x30, [sp], #80
  42e280:	ret
  42e284:	nop
  42e288:	stp	x29, x30, [sp, #-32]!
  42e28c:	mov	w2, #0x5                   	// #5
  42e290:	mov	x29, sp
  42e294:	stp	x19, x20, [sp, #16]
  42e298:	mov	x20, x1
  42e29c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e2a0:	add	x1, x1, #0x188
  42e2a4:	mov	x19, x0
  42e2a8:	mov	x0, #0x0                   	// #0
  42e2ac:	bl	401c70 <dcgettext@plt>
  42e2b0:	bl	401cc0 <printf@plt>
  42e2b4:	sxtw	x0, w0
  42e2b8:	mov	x2, x20
  42e2bc:	mov	x1, x19
  42e2c0:	ldp	x19, x20, [sp, #16]
  42e2c4:	ldp	x29, x30, [sp], #32
  42e2c8:	b	42e168 <ferror@plt+0x2c428>
  42e2cc:	nop
  42e2d0:	stp	x29, x30, [sp, #-32]!
  42e2d4:	mov	x29, sp
  42e2d8:	str	x19, [sp, #16]
  42e2dc:	mov	x19, x0
  42e2e0:	ldr	x0, [x0, #48]
  42e2e4:	cbz	x0, 42e2f8 <ferror@plt+0x2c5b8>
  42e2e8:	mov	w0, #0x1                   	// #1
  42e2ec:	ldr	x19, [sp, #16]
  42e2f0:	ldp	x29, x30, [sp], #32
  42e2f4:	ret
  42e2f8:	mov	w2, #0x5                   	// #5
  42e2fc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e300:	add	x1, x1, #0x1a8
  42e304:	bl	401c70 <dcgettext@plt>
  42e308:	ldr	x1, [x19, #16]
  42e30c:	bl	401cc0 <printf@plt>
  42e310:	mov	w0, #0x0                   	// #0
  42e314:	ldr	x19, [sp, #16]
  42e318:	ldp	x29, x30, [sp], #32
  42e31c:	ret
  42e320:	stp	x29, x30, [sp, #-64]!
  42e324:	mov	x29, sp
  42e328:	stp	x19, x20, [sp, #16]
  42e32c:	mov	x19, x0
  42e330:	mov	x20, x2
  42e334:	mov	x0, #0x0                   	// #0
  42e338:	mov	w2, #0x5                   	// #5
  42e33c:	stp	x21, x22, [sp, #32]
  42e340:	mov	x21, x1
  42e344:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e348:	add	x1, x1, #0x1c8
  42e34c:	str	x23, [sp, #48]
  42e350:	and	w23, w3, #0xff
  42e354:	bl	401c70 <dcgettext@plt>
  42e358:	mov	x1, x21
  42e35c:	mov	x22, x0
  42e360:	mov	w2, #0x0                   	// #0
  42e364:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  42e368:	add	x0, x0, #0xcd0
  42e36c:	bl	42c470 <ferror@plt+0x2a730>
  42e370:	mov	w1, w23
  42e374:	mov	x2, x0
  42e378:	mov	x0, x22
  42e37c:	bl	401cc0 <printf@plt>
  42e380:	cmp	x19, x20
  42e384:	b.hi	42e3d8 <ferror@plt+0x2c698>  // b.pmore
  42e388:	sub	x20, x20, x19
  42e38c:	cmp	x20, x21
  42e390:	csel	x20, x20, x21, ls  // ls = plast
  42e394:	cbz	x20, 42e3f0 <ferror@plt+0x2c6b0>
  42e398:	adrp	x22, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42e39c:	adrp	x21, 47d000 <warn@@Base+0x366c0>
  42e3a0:	add	x20, x19, x20
  42e3a4:	add	x22, x22, #0x2a0
  42e3a8:	add	x21, x21, #0x1e0
  42e3ac:	nop
  42e3b0:	ldr	x2, [x22]
  42e3b4:	mov	x0, x19
  42e3b8:	mov	w1, #0x1                   	// #1
  42e3bc:	add	x19, x19, #0x1
  42e3c0:	blr	x2
  42e3c4:	mov	x1, x0
  42e3c8:	mov	x0, x21
  42e3cc:	bl	401cc0 <printf@plt>
  42e3d0:	cmp	x19, x20
  42e3d4:	b.ne	42e3b0 <ferror@plt+0x2c670>  // b.any
  42e3d8:	mov	x0, x20
  42e3dc:	ldp	x19, x20, [sp, #16]
  42e3e0:	ldp	x21, x22, [sp, #32]
  42e3e4:	ldr	x23, [sp, #48]
  42e3e8:	ldp	x29, x30, [sp], #64
  42e3ec:	ret
  42e3f0:	mov	x20, x19
  42e3f4:	b	42e3d8 <ferror@plt+0x2c698>
  42e3f8:	stp	x29, x30, [sp, #-32]!
  42e3fc:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  42e400:	add	x1, x1, #0x120
  42e404:	mov	x29, sp
  42e408:	stp	x19, x20, [sp, #16]
  42e40c:	mov	x19, x0
  42e410:	ldr	x0, [x1, #1152]
  42e414:	cbz	x0, 42e4c0 <ferror@plt+0x2c780>
  42e418:	ldr	x1, [x1, #1168]
  42e41c:	cmp	x1, x19
  42e420:	b.ls	42e450 <ferror@plt+0x2c710>  // b.plast
  42e424:	add	x20, x0, x19
  42e428:	sub	x19, x1, x19
  42e42c:	mov	x1, x19
  42e430:	mov	x0, x20
  42e434:	bl	401940 <strnlen@plt>
  42e438:	cmp	x19, x0
  42e43c:	b.eq	42e4a4 <ferror@plt+0x2c764>  // b.none
  42e440:	mov	x0, x20
  42e444:	ldp	x19, x20, [sp, #16]
  42e448:	ldp	x29, x30, [sp], #32
  42e44c:	ret
  42e450:	mov	w2, #0x5                   	// #5
  42e454:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e458:	mov	x0, #0x0                   	// #0
  42e45c:	add	x1, x1, #0x1e8
  42e460:	bl	401c70 <dcgettext@plt>
  42e464:	mov	x20, x0
  42e468:	mov	w2, #0x0                   	// #0
  42e46c:	mov	x1, x19
  42e470:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  42e474:	add	x0, x0, #0x238
  42e478:	bl	42c470 <ferror@plt+0x2a730>
  42e47c:	mov	x1, x0
  42e480:	mov	x0, x20
  42e484:	bl	446940 <warn@@Base>
  42e488:	ldp	x19, x20, [sp, #16]
  42e48c:	mov	w2, #0x5                   	// #5
  42e490:	ldp	x29, x30, [sp], #32
  42e494:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e498:	mov	x0, #0x0                   	// #0
  42e49c:	add	x1, x1, #0x210
  42e4a0:	b	401c70 <dcgettext@plt>
  42e4a4:	ldp	x19, x20, [sp, #16]
  42e4a8:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e4ac:	ldp	x29, x30, [sp], #32
  42e4b0:	add	x1, x1, #0x228
  42e4b4:	mov	w2, #0x5                   	// #5
  42e4b8:	mov	x0, #0x0                   	// #0
  42e4bc:	b	401c70 <dcgettext@plt>
  42e4c0:	ldp	x19, x20, [sp, #16]
  42e4c4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  42e4c8:	ldp	x29, x30, [sp], #32
  42e4cc:	add	x1, x1, #0x160
  42e4d0:	mov	w2, #0x5                   	// #5
  42e4d4:	b	401c70 <dcgettext@plt>
  42e4d8:	stp	x29, x30, [sp, #-32]!
  42e4dc:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  42e4e0:	add	x1, x1, #0x120
  42e4e4:	mov	x29, sp
  42e4e8:	stp	x19, x20, [sp, #16]
  42e4ec:	mov	x19, x0
  42e4f0:	ldr	x0, [x1, #1264]
  42e4f4:	cbz	x0, 42e5a0 <ferror@plt+0x2c860>
  42e4f8:	ldr	x1, [x1, #1280]
  42e4fc:	cmp	x1, x19
  42e500:	b.ls	42e530 <ferror@plt+0x2c7f0>  // b.plast
  42e504:	add	x20, x0, x19
  42e508:	sub	x19, x1, x19
  42e50c:	mov	x1, x19
  42e510:	mov	x0, x20
  42e514:	bl	401940 <strnlen@plt>
  42e518:	cmp	x19, x0
  42e51c:	b.eq	42e584 <ferror@plt+0x2c844>  // b.none
  42e520:	mov	x0, x20
  42e524:	ldp	x19, x20, [sp, #16]
  42e528:	ldp	x29, x30, [sp], #32
  42e52c:	ret
  42e530:	mov	w2, #0x5                   	// #5
  42e534:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e538:	mov	x0, #0x0                   	// #0
  42e53c:	add	x1, x1, #0x278
  42e540:	bl	401c70 <dcgettext@plt>
  42e544:	mov	x20, x0
  42e548:	mov	w2, #0x0                   	// #0
  42e54c:	mov	x1, x19
  42e550:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  42e554:	add	x0, x0, #0x238
  42e558:	bl	42c470 <ferror@plt+0x2a730>
  42e55c:	mov	x1, x0
  42e560:	mov	x0, x20
  42e564:	bl	446940 <warn@@Base>
  42e568:	ldp	x19, x20, [sp, #16]
  42e56c:	mov	w2, #0x5                   	// #5
  42e570:	ldp	x29, x30, [sp], #32
  42e574:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e578:	mov	x0, #0x0                   	// #0
  42e57c:	add	x1, x1, #0x210
  42e580:	b	401c70 <dcgettext@plt>
  42e584:	ldp	x19, x20, [sp, #16]
  42e588:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e58c:	ldp	x29, x30, [sp], #32
  42e590:	add	x1, x1, #0x2a0
  42e594:	mov	w2, #0x5                   	// #5
  42e598:	mov	x0, #0x0                   	// #0
  42e59c:	b	401c70 <dcgettext@plt>
  42e5a0:	ldp	x19, x20, [sp, #16]
  42e5a4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e5a8:	ldp	x29, x30, [sp], #32
  42e5ac:	add	x1, x1, #0x258
  42e5b0:	mov	w2, #0x5                   	// #5
  42e5b4:	b	401c70 <dcgettext@plt>
  42e5b8:	stp	x29, x30, [sp, #-32]!
  42e5bc:	mov	x29, sp
  42e5c0:	stp	x19, x20, [sp, #16]
  42e5c4:	mov	x20, x0
  42e5c8:	bl	448570 <warn@@Base+0x1c30>
  42e5cc:	mov	x19, x0
  42e5d0:	cbz	x0, 42e5e4 <ferror@plt+0x2c8a4>
  42e5d4:	mov	x0, x19
  42e5d8:	ldp	x19, x20, [sp, #16]
  42e5dc:	ldp	x29, x30, [sp], #32
  42e5e0:	ret
  42e5e4:	mov	x1, #0xffffffffffffbf80    	// #-16512
  42e5e8:	add	x2, x20, x1
  42e5ec:	mov	x1, #0xbf7f                	// #49023
  42e5f0:	cmp	x2, x1
  42e5f4:	b.hi	42e638 <ferror@plt+0x2c8f8>  // b.pmore
  42e5f8:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e5fc:	add	x1, x1, #0x2d0
  42e600:	mov	w2, #0x5                   	// #5
  42e604:	bl	401c70 <dcgettext@plt>
  42e608:	mov	x2, x0
  42e60c:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42e610:	add	x1, x1, #0x6a8
  42e614:	add	x19, x1, #0x498
  42e618:	mov	x3, x20
  42e61c:	mov	x0, x19
  42e620:	mov	x1, #0x64                  	// #100
  42e624:	bl	4019e0 <snprintf@plt>
  42e628:	mov	x0, x19
  42e62c:	ldp	x19, x20, [sp, #16]
  42e630:	ldp	x29, x30, [sp], #32
  42e634:	ret
  42e638:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e63c:	mov	w2, #0x5                   	// #5
  42e640:	add	x1, x1, #0x2e8
  42e644:	b	42e604 <ferror@plt+0x2c8c4>
  42e648:	cbz	x0, 42e6a0 <ferror@plt+0x2c960>
  42e64c:	stp	x29, x30, [sp, #-32]!
  42e650:	mov	x29, sp
  42e654:	stp	x19, x20, [sp, #16]
  42e658:	mov	x19, x0
  42e65c:	mov	x0, #0x2001                	// #8193
  42e660:	cmp	x19, x0
  42e664:	b.eq	42e688 <ferror@plt+0x2c948>  // b.none
  42e668:	mov	w0, w19
  42e66c:	bl	448d60 <warn@@Base+0x2420>
  42e670:	mov	x1, x0
  42e674:	cbz	x0, 42e6b0 <ferror@plt+0x2c970>
  42e678:	mov	x0, x1
  42e67c:	ldp	x19, x20, [sp, #16]
  42e680:	ldp	x29, x30, [sp], #32
  42e684:	ret
  42e688:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e68c:	add	x1, x1, #0x310
  42e690:	mov	x0, x1
  42e694:	ldp	x19, x20, [sp, #16]
  42e698:	ldp	x29, x30, [sp], #32
  42e69c:	ret
  42e6a0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e6a4:	add	x1, x1, #0x300
  42e6a8:	mov	x0, x1
  42e6ac:	ret
  42e6b0:	mov	w2, #0x5                   	// #5
  42e6b4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e6b8:	add	x1, x1, #0x338
  42e6bc:	bl	401c70 <dcgettext@plt>
  42e6c0:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42e6c4:	add	x1, x1, #0x6a8
  42e6c8:	add	x20, x1, #0x500
  42e6cc:	mov	x2, x0
  42e6d0:	mov	x1, #0x64                  	// #100
  42e6d4:	mov	x3, x19
  42e6d8:	mov	x0, x20
  42e6dc:	bl	4019e0 <snprintf@plt>
  42e6e0:	mov	x1, x20
  42e6e4:	b	42e678 <ferror@plt+0x2c938>
  42e6e8:	cbnz	x0, 42e6fc <ferror@plt+0x2c9bc>
  42e6ec:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e6f0:	add	x1, x1, #0x350
  42e6f4:	mov	x0, x1
  42e6f8:	ret
  42e6fc:	stp	x29, x30, [sp, #-32]!
  42e700:	mov	x29, sp
  42e704:	stp	x19, x20, [sp, #16]
  42e708:	mov	x20, x0
  42e70c:	bl	448ab8 <warn@@Base+0x2178>
  42e710:	mov	x1, x0
  42e714:	cbz	x0, 42e728 <ferror@plt+0x2c9e8>
  42e718:	mov	x0, x1
  42e71c:	ldp	x19, x20, [sp, #16]
  42e720:	ldp	x29, x30, [sp], #32
  42e724:	ret
  42e728:	mov	w2, #0x5                   	// #5
  42e72c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e730:	add	x1, x1, #0x368
  42e734:	bl	401c70 <dcgettext@plt>
  42e738:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42e73c:	add	x1, x1, #0x6a8
  42e740:	add	x19, x1, #0x568
  42e744:	mov	x2, x0
  42e748:	mov	x1, #0x64                  	// #100
  42e74c:	mov	x3, x20
  42e750:	mov	x0, x19
  42e754:	bl	4019e0 <snprintf@plt>
  42e758:	mov	x1, x19
  42e75c:	b	42e718 <ferror@plt+0x2c9d8>
  42e760:	stp	x29, x30, [sp, #-80]!
  42e764:	mov	x29, sp
  42e768:	stp	x19, x20, [sp, #16]
  42e76c:	mov	w19, w1
  42e770:	and	w1, w1, #0x7
  42e774:	stp	x21, x22, [sp, #32]
  42e778:	sub	w1, w1, #0x2
  42e77c:	mov	x20, x4
  42e780:	stp	x23, x24, [sp, #48]
  42e784:	cmp	w1, #0x2
  42e788:	mov	x24, x2
  42e78c:	stp	x25, x26, [sp, #64]
  42e790:	mov	x23, x3
  42e794:	mov	x26, x0
  42e798:	ldr	x22, [x0]
  42e79c:	b.hi	42e810 <ferror@plt+0x2cad0>  // b.pmore
  42e7a0:	adrp	x2, 484000 <warn@@Base+0x3d6c0>
  42e7a4:	add	x2, x2, #0x998
  42e7a8:	add	x2, x2, #0xa00
  42e7ac:	ldr	w21, [x2, w1, uxtw #2]
  42e7b0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e7b4:	add	x1, x1, #0x380
  42e7b8:	add	x25, x22, w21, uxtw
  42e7bc:	cmp	x25, x20
  42e7c0:	b.cs	42e82c <ferror@plt+0x2caec>  // b.hs, b.nlast
  42e7c4:	cmp	w21, #0x8
  42e7c8:	b.hi	42e884 <ferror@plt+0x2cb44>  // b.pmore
  42e7cc:	cbz	w21, 42e8c0 <ferror@plt+0x2cb80>
  42e7d0:	tbnz	w19, #3, 42e874 <ferror@plt+0x2cb34>
  42e7d4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42e7d8:	mov	w1, w21
  42e7dc:	mov	x0, x22
  42e7e0:	ldr	x2, [x2, #672]
  42e7e4:	blr	x2
  42e7e8:	and	w19, w19, #0x70
  42e7ec:	cmp	w19, #0x10
  42e7f0:	b.eq	42e85c <ferror@plt+0x2cb1c>  // b.none
  42e7f4:	str	x25, [x26]
  42e7f8:	ldp	x19, x20, [sp, #16]
  42e7fc:	ldp	x21, x22, [sp, #32]
  42e800:	ldp	x23, x24, [sp, #48]
  42e804:	ldp	x25, x26, [sp, #64]
  42e808:	ldp	x29, x30, [sp], #80
  42e80c:	ret
  42e810:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42e814:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e818:	add	x1, x1, #0x380
  42e81c:	ldr	w21, [x0, #620]
  42e820:	add	x25, x22, w21, uxtw
  42e824:	cmp	x25, x20
  42e828:	b.cc	42e7c4 <ferror@plt+0x2ca84>  // b.lo, b.ul, b.last
  42e82c:	mov	w2, #0x5                   	// #5
  42e830:	mov	x0, #0x0                   	// #0
  42e834:	bl	401c70 <dcgettext@plt>
  42e838:	bl	446940 <warn@@Base>
  42e83c:	str	x20, [x26]
  42e840:	mov	x0, #0x0                   	// #0
  42e844:	ldp	x19, x20, [sp, #16]
  42e848:	ldp	x21, x22, [sp, #32]
  42e84c:	ldp	x23, x24, [sp, #48]
  42e850:	ldp	x25, x26, [sp, #64]
  42e854:	ldp	x29, x30, [sp], #80
  42e858:	ret
  42e85c:	ldr	x2, [x24]
  42e860:	ldr	x1, [x23]
  42e864:	sub	x22, x22, x2
  42e868:	add	x22, x22, x1
  42e86c:	add	x0, x0, x22
  42e870:	b	42e7f4 <ferror@plt+0x2cab4>
  42e874:	mov	w1, w21
  42e878:	mov	x0, x22
  42e87c:	bl	446d18 <warn@@Base+0x3d8>
  42e880:	b	42e7e8 <ferror@plt+0x2caa8>
  42e884:	mov	w2, #0x5                   	// #5
  42e888:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e88c:	mov	x0, #0x0                   	// #0
  42e890:	add	x1, x1, #0x3b0
  42e894:	bl	401c70 <dcgettext@plt>
  42e898:	mov	w1, w21
  42e89c:	bl	446940 <warn@@Base>
  42e8a0:	str	x20, [x26]
  42e8a4:	mov	x0, #0x0                   	// #0
  42e8a8:	ldp	x19, x20, [sp, #16]
  42e8ac:	ldp	x21, x22, [sp, #32]
  42e8b0:	ldp	x23, x24, [sp, #48]
  42e8b4:	ldp	x25, x26, [sp, #64]
  42e8b8:	ldp	x29, x30, [sp], #80
  42e8bc:	ret
  42e8c0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42e8c4:	add	x1, x1, #0x3e0
  42e8c8:	mov	w2, #0x5                   	// #5
  42e8cc:	mov	x0, #0x0                   	// #0
  42e8d0:	bl	401c70 <dcgettext@plt>
  42e8d4:	bl	446940 <warn@@Base>
  42e8d8:	str	x20, [x26]
  42e8dc:	mov	x0, #0x0                   	// #0
  42e8e0:	b	42e844 <ferror@plt+0x2cb04>
  42e8e4:	nop
  42e8e8:	stp	x29, x30, [sp, #-128]!
  42e8ec:	mov	x29, sp
  42e8f0:	stp	x19, x20, [sp, #16]
  42e8f4:	mov	x19, x1
  42e8f8:	mov	x20, x4
  42e8fc:	stp	x21, x22, [sp, #32]
  42e900:	mov	x1, x4
  42e904:	mov	x22, x0
  42e908:	stp	x27, x28, [sp, #80]
  42e90c:	mov	x21, x3
  42e910:	mov	x0, x19
  42e914:	blr	x2
  42e918:	mov	x28, x0
  42e91c:	cbz	x0, 42eadc <ferror@plt+0x2cd9c>
  42e920:	mov	x0, x22
  42e924:	stp	x23, x24, [sp, #48]
  42e928:	bl	44a6e0 <warn@@Base+0x3da0>
  42e92c:	mov	x27, x0
  42e930:	bl	401900 <strlen@plt>
  42e934:	mov	x19, x0
  42e938:	b	42e94c <ferror@plt+0x2cc0c>
  42e93c:	ldrb	w2, [x27, x1]
  42e940:	cmp	w2, #0x2f
  42e944:	b.eq	42ea64 <ferror@plt+0x2cd24>  // b.none
  42e948:	mov	x19, x1
  42e94c:	sub	x1, x19, #0x1
  42e950:	cbnz	x19, 42e93c <ferror@plt+0x2cbfc>
  42e954:	mov	x0, x27
  42e958:	strb	wzr, [x0]
  42e95c:	mov	x0, x28
  42e960:	bl	401900 <strlen@plt>
  42e964:	add	x19, x19, x0
  42e968:	mov	x23, x0
  42e96c:	add	x0, x19, #0x33
  42e970:	bl	401a30 <malloc@plt>
  42e974:	mov	x19, x0
  42e978:	cbz	x0, 42ed58 <ferror@plt+0x2d018>
  42e97c:	add	x2, x23, #0x1
  42e980:	mov	x1, x28
  42e984:	bl	4018d0 <memcpy@plt>
  42e988:	mov	x1, x20
  42e98c:	mov	x0, x19
  42e990:	blr	x21
  42e994:	cbnz	w0, 42e9f0 <ferror@plt+0x2ccb0>
  42e998:	mov	x2, x28
  42e99c:	adrp	x23, 47d000 <warn@@Base+0x366c0>
  42e9a0:	add	x23, x23, #0x438
  42e9a4:	mov	x0, x19
  42e9a8:	mov	x1, x23
  42e9ac:	bl	401980 <sprintf@plt>
  42e9b0:	mov	x1, x20
  42e9b4:	mov	x0, x19
  42e9b8:	blr	x21
  42e9bc:	cbnz	w0, 42e9f0 <ferror@plt+0x2ccb0>
  42e9c0:	mov	x3, x28
  42e9c4:	mov	x2, x27
  42e9c8:	adrp	x24, 480000 <warn@@Base+0x396c0>
  42e9cc:	add	x24, x24, #0x738
  42e9d0:	mov	x1, x24
  42e9d4:	mov	x0, x19
  42e9d8:	bl	401980 <sprintf@plt>
  42e9dc:	mov	x1, x20
  42e9e0:	mov	x0, x19
  42e9e4:	blr	x21
  42e9e8:	cbz	w0, 42ea6c <ferror@plt+0x2cd2c>
  42e9ec:	nop
  42e9f0:	mov	x0, x27
  42e9f4:	bl	401bc0 <free@plt>
  42e9f8:	mov	x0, x19
  42e9fc:	bl	42a308 <ferror@plt+0x285c8>
  42ea00:	mov	x28, x0
  42ea04:	cbz	x0, 42eafc <ferror@plt+0x2cdbc>
  42ea08:	mov	w2, #0x5                   	// #5
  42ea0c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ea10:	mov	x0, #0x0                   	// #0
  42ea14:	add	x1, x1, #0x510
  42ea18:	bl	401c70 <dcgettext@plt>
  42ea1c:	mov	x2, x19
  42ea20:	mov	x1, x22
  42ea24:	bl	401cc0 <printf@plt>
  42ea28:	mov	x0, #0x18                  	// #24
  42ea2c:	bl	44a820 <warn@@Base+0x3ee0>
  42ea30:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42ea34:	add	x1, x1, #0x6a8
  42ea38:	ldp	x23, x24, [sp, #48]
  42ea3c:	stp	x28, x19, [x0]
  42ea40:	ldr	x2, [x1, #1168]
  42ea44:	str	x2, [x0, #16]
  42ea48:	str	x0, [x1, #1168]
  42ea4c:	mov	x0, x28
  42ea50:	ldp	x19, x20, [sp, #16]
  42ea54:	ldp	x21, x22, [sp, #32]
  42ea58:	ldp	x27, x28, [sp, #80]
  42ea5c:	ldp	x29, x30, [sp], #128
  42ea60:	ret
  42ea64:	add	x0, x27, x19
  42ea68:	b	42e958 <ferror@plt+0x2cc18>
  42ea6c:	mov	x3, x28
  42ea70:	mov	x2, x27
  42ea74:	stp	x25, x26, [sp, #64]
  42ea78:	adrp	x25, 47d000 <warn@@Base+0x366c0>
  42ea7c:	add	x25, x25, #0x448
  42ea80:	mov	x1, x25
  42ea84:	mov	x0, x19
  42ea88:	bl	401980 <sprintf@plt>
  42ea8c:	mov	x1, x20
  42ea90:	mov	x0, x19
  42ea94:	blr	x21
  42ea98:	cbnz	w0, 42ead4 <ferror@plt+0x2cd94>
  42ea9c:	adrp	x26, 47d000 <warn@@Base+0x366c0>
  42eaa0:	add	x26, x26, #0x458
  42eaa4:	mov	x2, x26
  42eaa8:	mov	x3, x28
  42eaac:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42eab0:	add	x0, x0, #0x468
  42eab4:	mov	x1, x0
  42eab8:	str	x0, [sp, #104]
  42eabc:	mov	x0, x19
  42eac0:	bl	401980 <sprintf@plt>
  42eac4:	mov	x1, x20
  42eac8:	mov	x0, x19
  42eacc:	blr	x21
  42ead0:	cbz	w0, 42eb24 <ferror@plt+0x2cde4>
  42ead4:	ldp	x25, x26, [sp, #64]
  42ead8:	b	42e9f0 <ferror@plt+0x2ccb0>
  42eadc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42eae0:	mov	w2, #0x5                   	// #5
  42eae4:	add	x1, x1, #0x408
  42eae8:	bl	401c70 <dcgettext@plt>
  42eaec:	ldr	x1, [x19, #16]
  42eaf0:	cbz	x1, 42ed4c <ferror@plt+0x2d00c>
  42eaf4:	bl	446940 <warn@@Base>
  42eaf8:	b	42ea4c <ferror@plt+0x2cd0c>
  42eafc:	mov	w2, #0x5                   	// #5
  42eb00:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42eb04:	add	x1, x1, #0x4e8
  42eb08:	bl	401c70 <dcgettext@plt>
  42eb0c:	mov	x1, x19
  42eb10:	bl	446940 <warn@@Base>
  42eb14:	mov	x0, x19
  42eb18:	bl	401bc0 <free@plt>
  42eb1c:	ldp	x23, x24, [sp, #48]
  42eb20:	b	42ea4c <ferror@plt+0x2cd0c>
  42eb24:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42eb28:	add	x5, x0, #0x470
  42eb2c:	mov	x4, x28
  42eb30:	mov	x3, x27
  42eb34:	mov	x2, x26
  42eb38:	mov	x1, x5
  42eb3c:	mov	x0, x19
  42eb40:	str	x5, [sp, #112]
  42eb44:	bl	401980 <sprintf@plt>
  42eb48:	mov	x1, x20
  42eb4c:	mov	x0, x19
  42eb50:	blr	x21
  42eb54:	cbnz	w0, 42ead4 <ferror@plt+0x2cd94>
  42eb58:	ldr	x1, [sp, #104]
  42eb5c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42eb60:	mov	x3, x28
  42eb64:	add	x2, x0, #0x480
  42eb68:	mov	x0, x19
  42eb6c:	str	x2, [sp, #120]
  42eb70:	bl	401980 <sprintf@plt>
  42eb74:	mov	x1, x20
  42eb78:	mov	x0, x19
  42eb7c:	blr	x21
  42eb80:	cbnz	w0, 42ead4 <ferror@plt+0x2cd94>
  42eb84:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  42eb88:	add	x2, x2, #0x498
  42eb8c:	mov	w3, #0x2f                  	// #47
  42eb90:	strb	w3, [x19, #10]
  42eb94:	mov	x1, x28
  42eb98:	add	x0, x19, #0xb
  42eb9c:	ldr	x3, [x2]
  42eba0:	str	x3, [x19]
  42eba4:	ldrh	w2, [x2, #8]
  42eba8:	strh	w2, [x19, #8]
  42ebac:	bl	401c40 <strcpy@plt>
  42ebb0:	mov	x1, x20
  42ebb4:	mov	x0, x19
  42ebb8:	blr	x21
  42ebbc:	cbnz	w0, 42ead4 <ferror@plt+0x2cd94>
  42ebc0:	mov	w2, #0x5                   	// #5
  42ebc4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ebc8:	mov	x0, #0x0                   	// #0
  42ebcc:	add	x1, x1, #0x4a8
  42ebd0:	bl	401c70 <dcgettext@plt>
  42ebd4:	adrp	x20, 47d000 <warn@@Base+0x366c0>
  42ebd8:	mov	x1, x28
  42ebdc:	bl	446940 <warn@@Base>
  42ebe0:	add	x20, x20, #0x4d8
  42ebe4:	mov	w2, #0x5                   	// #5
  42ebe8:	mov	x1, x20
  42ebec:	mov	x0, #0x0                   	// #0
  42ebf0:	bl	401c70 <dcgettext@plt>
  42ebf4:	mov	x1, x19
  42ebf8:	bl	446940 <warn@@Base>
  42ebfc:	ldr	x2, [sp, #120]
  42ec00:	mov	x3, x28
  42ec04:	ldr	x21, [sp, #104]
  42ec08:	mov	x0, x19
  42ec0c:	mov	x1, x21
  42ec10:	bl	401980 <sprintf@plt>
  42ec14:	mov	w2, #0x5                   	// #5
  42ec18:	mov	x1, x20
  42ec1c:	mov	x0, #0x0                   	// #0
  42ec20:	bl	401c70 <dcgettext@plt>
  42ec24:	mov	x1, x19
  42ec28:	bl	446940 <warn@@Base>
  42ec2c:	ldr	x1, [sp, #112]
  42ec30:	mov	x4, x28
  42ec34:	mov	x3, x27
  42ec38:	mov	x2, x26
  42ec3c:	mov	x0, x19
  42ec40:	bl	401980 <sprintf@plt>
  42ec44:	mov	w2, #0x5                   	// #5
  42ec48:	mov	x1, x20
  42ec4c:	mov	x0, #0x0                   	// #0
  42ec50:	bl	401c70 <dcgettext@plt>
  42ec54:	mov	x1, x19
  42ec58:	bl	446940 <warn@@Base>
  42ec5c:	mov	x3, x28
  42ec60:	mov	x2, x26
  42ec64:	mov	x1, x21
  42ec68:	mov	x0, x19
  42ec6c:	bl	401980 <sprintf@plt>
  42ec70:	mov	w2, #0x5                   	// #5
  42ec74:	mov	x1, x20
  42ec78:	mov	x0, #0x0                   	// #0
  42ec7c:	bl	401c70 <dcgettext@plt>
  42ec80:	mov	x1, x19
  42ec84:	bl	446940 <warn@@Base>
  42ec88:	mov	x3, x28
  42ec8c:	mov	x1, x25
  42ec90:	mov	x2, x27
  42ec94:	mov	x0, x19
  42ec98:	bl	401980 <sprintf@plt>
  42ec9c:	mov	w2, #0x5                   	// #5
  42eca0:	mov	x1, x20
  42eca4:	mov	x0, #0x0                   	// #0
  42eca8:	bl	401c70 <dcgettext@plt>
  42ecac:	mov	x1, x19
  42ecb0:	bl	446940 <warn@@Base>
  42ecb4:	mov	x3, x28
  42ecb8:	mov	x1, x24
  42ecbc:	mov	x2, x27
  42ecc0:	mov	x0, x19
  42ecc4:	bl	401980 <sprintf@plt>
  42ecc8:	mov	w2, #0x5                   	// #5
  42eccc:	mov	x1, x20
  42ecd0:	mov	x0, #0x0                   	// #0
  42ecd4:	bl	401c70 <dcgettext@plt>
  42ecd8:	mov	x1, x19
  42ecdc:	bl	446940 <warn@@Base>
  42ece0:	mov	x2, x28
  42ece4:	mov	x1, x23
  42ece8:	mov	x0, x19
  42ecec:	bl	401980 <sprintf@plt>
  42ecf0:	mov	w2, #0x5                   	// #5
  42ecf4:	mov	x1, x20
  42ecf8:	mov	x0, #0x0                   	// #0
  42ecfc:	bl	401c70 <dcgettext@plt>
  42ed00:	mov	x1, x19
  42ed04:	bl	446940 <warn@@Base>
  42ed08:	mov	x1, x28
  42ed0c:	mov	x0, x19
  42ed10:	bl	401c40 <strcpy@plt>
  42ed14:	mov	x28, #0x0                   	// #0
  42ed18:	mov	w2, #0x5                   	// #5
  42ed1c:	mov	x1, x20
  42ed20:	mov	x0, #0x0                   	// #0
  42ed24:	bl	401c70 <dcgettext@plt>
  42ed28:	mov	x1, x19
  42ed2c:	bl	446940 <warn@@Base>
  42ed30:	mov	x0, x27
  42ed34:	bl	401bc0 <free@plt>
  42ed38:	mov	x0, x19
  42ed3c:	bl	401bc0 <free@plt>
  42ed40:	ldp	x23, x24, [sp, #48]
  42ed44:	ldp	x25, x26, [sp, #64]
  42ed48:	b	42ea4c <ferror@plt+0x2cd0c>
  42ed4c:	ldr	x1, [x19]
  42ed50:	bl	446940 <warn@@Base>
  42ed54:	b	42ea4c <ferror@plt+0x2cd0c>
  42ed58:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ed5c:	add	x1, x1, #0x428
  42ed60:	mov	w2, #0x5                   	// #5
  42ed64:	bl	401c70 <dcgettext@plt>
  42ed68:	mov	x28, #0x0                   	// #0
  42ed6c:	bl	446940 <warn@@Base>
  42ed70:	mov	x0, x27
  42ed74:	bl	401bc0 <free@plt>
  42ed78:	ldp	x23, x24, [sp, #48]
  42ed7c:	b	42ea4c <ferror@plt+0x2cd0c>
  42ed80:	stp	x29, x30, [sp, #-32]!
  42ed84:	mov	w3, w0
  42ed88:	mov	x1, #0xf                   	// #15
  42ed8c:	mov	x29, sp
  42ed90:	str	x19, [sp, #16]
  42ed94:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42ed98:	add	x19, x19, #0x6a8
  42ed9c:	adrp	x2, 480000 <warn@@Base+0x396c0>
  42eda0:	add	x19, x19, #0x5d0
  42eda4:	add	x2, x2, #0xfc8
  42eda8:	mov	x0, x19
  42edac:	bl	4019e0 <snprintf@plt>
  42edb0:	mov	x2, x19
  42edb4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42edb8:	ldr	x19, [sp, #16]
  42edbc:	add	x0, x0, #0x540
  42edc0:	ldp	x29, x30, [sp], #32
  42edc4:	mov	w1, #0x8                   	// #8
  42edc8:	b	401cc0 <printf@plt>
  42edcc:	nop
  42edd0:	stp	x29, x30, [sp, #-32]!
  42edd4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42edd8:	mov	x29, sp
  42eddc:	stp	x19, x20, [sp, #16]
  42ede0:	mov	x20, x0
  42ede4:	ldr	w0, [x2, #604]
  42ede8:	cbz	w0, 42ee20 <ferror@plt+0x2d0e0>
  42edec:	ldr	x0, [x1]
  42edf0:	mov	x19, x1
  42edf4:	cbz	x0, 42ee20 <ferror@plt+0x2d0e0>
  42edf8:	mov	w2, #0x5                   	// #5
  42edfc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ee00:	mov	x0, #0x0                   	// #0
  42ee04:	add	x1, x1, #0x548
  42ee08:	bl	401c70 <dcgettext@plt>
  42ee0c:	ldr	x2, [x19]
  42ee10:	ldr	x1, [x20]
  42ee14:	ldp	x19, x20, [sp, #16]
  42ee18:	ldp	x29, x30, [sp], #32
  42ee1c:	b	401cc0 <printf@plt>
  42ee20:	mov	w2, #0x5                   	// #5
  42ee24:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ee28:	mov	x0, #0x0                   	// #0
  42ee2c:	add	x1, x1, #0x578
  42ee30:	bl	401c70 <dcgettext@plt>
  42ee34:	ldr	x1, [x20]
  42ee38:	ldp	x19, x20, [sp, #16]
  42ee3c:	ldp	x29, x30, [sp], #32
  42ee40:	b	401cc0 <printf@plt>
  42ee44:	nop
  42ee48:	stp	x29, x30, [sp, #-64]!
  42ee4c:	add	x1, x0, #0x18
  42ee50:	mov	x29, sp
  42ee54:	stp	x19, x20, [sp, #16]
  42ee58:	mov	x19, x0
  42ee5c:	add	x0, x0, #0x10
  42ee60:	stp	x21, x22, [sp, #32]
  42ee64:	bl	42edd0 <ferror@plt+0x2d090>
  42ee68:	ldr	x21, [x19, #48]
  42ee6c:	ldr	x22, [x19, #32]
  42ee70:	mov	x1, x21
  42ee74:	mov	x0, x22
  42ee78:	bl	401940 <strnlen@plt>
  42ee7c:	cmp	x21, w0, uxtw
  42ee80:	b.eq	42efcc <ferror@plt+0x2d28c>  // b.none
  42ee84:	mov	w2, #0x5                   	// #5
  42ee88:	mov	x20, x0
  42ee8c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ee90:	add	x1, x1, #0x5c8
  42ee94:	str	x23, [sp, #48]
  42ee98:	and	x23, x0, #0xffffffff
  42ee9c:	mov	x0, #0x0                   	// #0
  42eea0:	bl	401c70 <dcgettext@plt>
  42eea4:	mov	x1, x22
  42eea8:	bl	401cc0 <printf@plt>
  42eeac:	ldr	x0, [x19, #16]
  42eeb0:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  42eeb4:	mov	x2, #0xe                   	// #14
  42eeb8:	add	x1, x1, #0x1b8
  42eebc:	bl	401a50 <strncmp@plt>
  42eec0:	mov	w21, w0
  42eec4:	cbz	w0, 42ef48 <ferror@plt+0x2d208>
  42eec8:	ldr	x0, [x19, #48]
  42eecc:	add	w20, w20, #0x1
  42eed0:	mov	w2, #0x5                   	// #5
  42eed4:	sub	x20, x0, x20
  42eed8:	cmp	x20, #0x13
  42eedc:	b.ls	42effc <ferror@plt+0x2d2bc>  // b.plast
  42eee0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42eee4:	mov	x0, #0x0                   	// #0
  42eee8:	add	x1, x1, #0x688
  42eeec:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  42eef0:	ldr	x19, [x19, #32]
  42eef4:	bl	401c70 <dcgettext@plt>
  42eef8:	mov	x1, x20
  42eefc:	bl	401cc0 <printf@plt>
  42ef00:	add	x1, x23, #0x1
  42ef04:	sxtw	x0, w0
  42ef08:	add	x1, x19, x1
  42ef0c:	mov	x2, x20
  42ef10:	bl	42e168 <ferror@plt+0x2c428>
  42ef14:	ldr	x1, [x22, #1040]
  42ef18:	mov	w0, #0xa                   	// #10
  42ef1c:	bl	401990 <putc@plt>
  42ef20:	ldr	x1, [x22, #1040]
  42ef24:	mov	w0, #0xa                   	// #10
  42ef28:	mov	w21, #0x1                   	// #1
  42ef2c:	bl	401990 <putc@plt>
  42ef30:	ldr	x23, [sp, #48]
  42ef34:	mov	w0, w21
  42ef38:	ldp	x19, x20, [sp, #16]
  42ef3c:	ldp	x21, x22, [sp, #32]
  42ef40:	ldp	x29, x30, [sp], #64
  42ef44:	ret
  42ef48:	add	w20, w20, #0x4
  42ef4c:	ldr	x1, [x19, #48]
  42ef50:	and	w20, w20, #0xfffffffc
  42ef54:	add	w23, w20, #0x4
  42ef58:	cmp	x1, w23, uxtw
  42ef5c:	b.cc	42f030 <ferror@plt+0x2d2f0>  // b.lo, b.ul, b.last
  42ef60:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  42ef64:	add	x0, x22, w20, uxtw
  42ef68:	mov	w1, #0x4                   	// #4
  42ef6c:	adrp	x22, 4a3000 <warn@@Base+0x5c6c0>
  42ef70:	ldr	x2, [x2, #672]
  42ef74:	blr	x2
  42ef78:	mov	x20, x0
  42ef7c:	mov	w2, #0x5                   	// #5
  42ef80:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42ef84:	mov	x0, #0x0                   	// #0
  42ef88:	add	x1, x1, #0x608
  42ef8c:	bl	401c70 <dcgettext@plt>
  42ef90:	mov	w1, w20
  42ef94:	bl	401cc0 <printf@plt>
  42ef98:	ldr	x0, [x19, #48]
  42ef9c:	cmp	x23, x0
  42efa0:	b.cs	42ef20 <ferror@plt+0x2d1e0>  // b.hs, b.nlast
  42efa4:	mov	w2, #0x5                   	// #5
  42efa8:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42efac:	mov	x0, #0x0                   	// #0
  42efb0:	add	x1, x1, #0x620
  42efb4:	bl	401c70 <dcgettext@plt>
  42efb8:	ldr	x1, [x19, #48]
  42efbc:	sub	x1, x1, x23
  42efc0:	bl	446940 <warn@@Base>
  42efc4:	ldr	x23, [sp, #48]
  42efc8:	b	42ef34 <ferror@plt+0x2d1f4>
  42efcc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42efd0:	add	x1, x1, #0x598
  42efd4:	mov	w2, #0x5                   	// #5
  42efd8:	mov	w21, #0x0                   	// #0
  42efdc:	mov	x0, #0x0                   	// #0
  42efe0:	bl	401c70 <dcgettext@plt>
  42efe4:	bl	446940 <warn@@Base>
  42efe8:	mov	w0, w21
  42efec:	ldp	x19, x20, [sp, #16]
  42eff0:	ldp	x21, x22, [sp, #32]
  42eff4:	ldp	x29, x30, [sp], #64
  42eff8:	ret
  42effc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f000:	mov	x0, #0x0                   	// #0
  42f004:	add	x1, x1, #0x660
  42f008:	bl	401c70 <dcgettext@plt>
  42f00c:	mov	x1, x20
  42f010:	mov	w21, #0x0                   	// #0
  42f014:	bl	446940 <warn@@Base>
  42f018:	mov	w0, w21
  42f01c:	ldp	x19, x20, [sp, #16]
  42f020:	ldp	x21, x22, [sp, #32]
  42f024:	ldr	x23, [sp, #48]
  42f028:	ldp	x29, x30, [sp], #64
  42f02c:	ret
  42f030:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f034:	add	x1, x1, #0x5e8
  42f038:	mov	w2, #0x5                   	// #5
  42f03c:	mov	x0, #0x0                   	// #0
  42f040:	bl	401c70 <dcgettext@plt>
  42f044:	bl	446940 <warn@@Base>
  42f048:	ldr	x23, [sp, #48]
  42f04c:	b	42ef34 <ferror@plt+0x2d1f4>
  42f050:	stp	x29, x30, [sp, #-160]!
  42f054:	add	x1, x0, #0x18
  42f058:	mov	x29, sp
  42f05c:	stp	x19, x20, [sp, #16]
  42f060:	mov	x19, x0
  42f064:	add	x0, x0, #0x10
  42f068:	ldr	x20, [x19, #32]
  42f06c:	bl	42edd0 <ferror@plt+0x2d090>
  42f070:	ldr	x0, [x19, #48]
  42f074:	cmp	x0, #0x17
  42f078:	b.ls	42f61c <ferror@plt+0x2d8dc>  // b.plast
  42f07c:	mov	w1, #0x4                   	// #4
  42f080:	mov	x0, x20
  42f084:	stp	x21, x22, [sp, #32]
  42f088:	bl	446b80 <warn@@Base+0x240>
  42f08c:	mov	w2, #0x5                   	// #5
  42f090:	mov	x21, x0
  42f094:	and	x22, x0, #0xffffffff
  42f098:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f09c:	mov	x0, #0x0                   	// #0
  42f0a0:	add	x1, x1, #0x6d0
  42f0a4:	bl	401c70 <dcgettext@plt>
  42f0a8:	mov	x1, x22
  42f0ac:	bl	401cc0 <printf@plt>
  42f0b0:	sub	w0, w21, #0x3
  42f0b4:	cmp	w0, #0x5
  42f0b8:	b.hi	42f6ac <ferror@plt+0x2d96c>  // b.pmore
  42f0bc:	stp	x23, x24, [sp, #48]
  42f0c0:	cmp	w21, #0x3
  42f0c4:	stp	x25, x26, [sp, #64]
  42f0c8:	stp	x27, x28, [sp, #80]
  42f0cc:	b.eq	42f648 <ferror@plt+0x2d908>  // b.none
  42f0d0:	cmp	w21, #0x4
  42f0d4:	b.eq	42f660 <ferror@plt+0x2d920>  // b.none
  42f0d8:	cmp	w21, #0x5
  42f0dc:	b.eq	42f678 <ferror@plt+0x2d938>  // b.none
  42f0e0:	cmp	w21, #0x6
  42f0e4:	b.eq	42f690 <ferror@plt+0x2d950>  // b.none
  42f0e8:	mov	w1, #0x4                   	// #4
  42f0ec:	add	x0, x20, #0x4
  42f0f0:	bl	446b80 <warn@@Base+0x240>
  42f0f4:	mov	x27, x0
  42f0f8:	mov	w1, #0x4                   	// #4
  42f0fc:	add	x0, x20, #0x8
  42f100:	bl	446b80 <warn@@Base+0x240>
  42f104:	mov	x26, x0
  42f108:	mov	w1, #0x4                   	// #4
  42f10c:	add	x0, x20, #0xc
  42f110:	bl	446b80 <warn@@Base+0x240>
  42f114:	mov	x22, x0
  42f118:	mov	w1, #0x4                   	// #4
  42f11c:	add	x0, x20, #0x10
  42f120:	bl	446b80 <warn@@Base+0x240>
  42f124:	mov	x21, x0
  42f128:	mov	w1, #0x4                   	// #4
  42f12c:	add	x0, x20, #0x14
  42f130:	bl	446b80 <warn@@Base+0x240>
  42f134:	and	x24, x27, #0xffffffff
  42f138:	ldr	x1, [x19, #48]
  42f13c:	mov	x23, x0
  42f140:	cmp	x1, w27, uxtw
  42f144:	b.cc	42f5e0 <ferror@plt+0x2d8a0>  // b.lo, b.ul, b.last
  42f148:	cmp	x1, w26, uxtw
  42f14c:	and	x28, x26, #0xffffffff
  42f150:	b.cc	42f5e0 <ferror@plt+0x2d8a0>  // b.lo, b.ul, b.last
  42f154:	cmp	x1, w22, uxtw
  42f158:	and	x25, x22, #0xffffffff
  42f15c:	b.cc	42f5e0 <ferror@plt+0x2d8a0>  // b.lo, b.ul, b.last
  42f160:	and	x0, x21, #0xffffffff
  42f164:	str	x0, [sp, #120]
  42f168:	cmp	x1, w21, uxtw
  42f16c:	b.cc	42f5e0 <ferror@plt+0x2d8a0>  // b.lo, b.ul, b.last
  42f170:	and	x0, x23, #0xffffffff
  42f174:	str	x0, [sp, #144]
  42f178:	cmp	x1, w23, uxtw
  42f17c:	b.cc	42f5e0 <ferror@plt+0x2d8a0>  // b.lo, b.ul, b.last
  42f180:	cmp	w27, w26
  42f184:	b.hi	42f738 <ferror@plt+0x2d9f8>  // b.pmore
  42f188:	cmp	w26, w22
  42f18c:	b.hi	42f75c <ferror@plt+0x2da1c>  // b.pmore
  42f190:	cmp	w22, w21
  42f194:	b.hi	42f6dc <ferror@plt+0x2d99c>  // b.pmore
  42f198:	sub	w0, w21, w22
  42f19c:	str	w0, [sp, #116]
  42f1a0:	str	w23, [sp, #152]
  42f1a4:	cmp	w21, w23
  42f1a8:	b.hi	42f79c <ferror@plt+0x2da5c>  // b.pmore
  42f1ac:	ldr	x0, [x19, #32]
  42f1b0:	sub	w2, w21, w22
  42f1b4:	add	x25, x20, x25
  42f1b8:	add	x2, x25, w2, uxtw
  42f1bc:	add	x1, x0, x1
  42f1c0:	cmp	x2, x1
  42f1c4:	b.hi	42f780 <ferror@plt+0x2da40>  // b.pmore
  42f1c8:	sub	w0, w26, w27
  42f1cc:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f1d0:	mov	w3, w0
  42f1d4:	add	x1, x1, #0x920
  42f1d8:	str	w3, [sp, #156]
  42f1dc:	mov	w2, #0x5                   	// #5
  42f1e0:	lsr	w3, w3, #3
  42f1e4:	mov	x0, #0x0                   	// #0
  42f1e8:	mov	w27, w3
  42f1ec:	str	w3, [sp, #128]
  42f1f0:	bl	401c70 <dcgettext@plt>
  42f1f4:	bl	401cc0 <printf@plt>
  42f1f8:	cbz	w27, 42f280 <ferror@plt+0x2d540>
  42f1fc:	adrp	x27, 47d000 <warn@@Base+0x366c0>
  42f200:	add	x24, x20, x24
  42f204:	add	x0, x27, #0x940
  42f208:	mov	w27, #0x0                   	// #0
  42f20c:	str	x0, [sp, #136]
  42f210:	lsl	w2, w27, #3
  42f214:	mov	w1, #0x8                   	// #8
  42f218:	add	x0, x24, x2
  42f21c:	str	x2, [sp, #96]
  42f220:	bl	446b80 <warn@@Base+0x240>
  42f224:	mov	x6, x0
  42f228:	ldr	x2, [sp, #96]
  42f22c:	mov	w1, #0x8                   	// #8
  42f230:	str	x6, [sp, #104]
  42f234:	add	x0, x2, #0x8
  42f238:	add	x0, x24, x0
  42f23c:	bl	446b80 <warn@@Base+0x240>
  42f240:	ldr	x1, [sp, #136]
  42f244:	mov	x3, x0
  42f248:	mov	w2, #0x5                   	// #5
  42f24c:	mov	x0, #0x0                   	// #0
  42f250:	str	x3, [sp, #96]
  42f254:	bl	401c70 <dcgettext@plt>
  42f258:	ldp	x3, x6, [sp, #96]
  42f25c:	lsr	w1, w27, #1
  42f260:	add	w27, w27, #0x2
  42f264:	add	x3, x6, x3
  42f268:	mov	x2, x6
  42f26c:	sub	x3, x3, #0x1
  42f270:	bl	401cc0 <printf@plt>
  42f274:	ldr	w0, [sp, #128]
  42f278:	cmp	w0, w27
  42f27c:	b.hi	42f210 <ferror@plt+0x2d4d0>  // b.pmore
  42f280:	sub	w22, w22, w26
  42f284:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f288:	add	x1, x1, #0x930
  42f28c:	mov	w2, #0x5                   	// #5
  42f290:	lsr	w3, w22, #3
  42f294:	mov	x0, #0x0                   	// #0
  42f298:	mov	w22, w3
  42f29c:	str	w3, [sp, #104]
  42f2a0:	bl	401c70 <dcgettext@plt>
  42f2a4:	bl	401cc0 <printf@plt>
  42f2a8:	cbz	w22, 42f350 <ferror@plt+0x2d610>
  42f2ac:	adrp	x27, 47d000 <warn@@Base+0x366c0>
  42f2b0:	add	x27, x27, #0x970
  42f2b4:	add	x24, x20, x28
  42f2b8:	mov	w28, #0x0                   	// #0
  42f2bc:	nop
  42f2c0:	lsl	w26, w28, #3
  42f2c4:	mov	w1, #0x8                   	// #8
  42f2c8:	add	x0, x24, x26
  42f2cc:	bl	446b80 <warn@@Base+0x240>
  42f2d0:	add	x1, x26, #0x8
  42f2d4:	mov	x22, x0
  42f2d8:	add	x0, x24, x1
  42f2dc:	mov	w1, #0x8                   	// #8
  42f2e0:	bl	446b80 <warn@@Base+0x240>
  42f2e4:	mov	x3, x0
  42f2e8:	add	x4, x26, #0x10
  42f2ec:	mov	w1, #0x8                   	// #8
  42f2f0:	add	x0, x24, x4
  42f2f4:	str	x3, [sp, #96]
  42f2f8:	bl	446b80 <warn@@Base+0x240>
  42f2fc:	mov	x26, x0
  42f300:	mov	x1, x27
  42f304:	mov	w2, #0x5                   	// #5
  42f308:	mov	x0, #0x0                   	// #0
  42f30c:	bl	401c70 <dcgettext@plt>
  42f310:	mov	w1, #0xaaab                	// #43691
  42f314:	mov	x2, x22
  42f318:	movk	w1, #0xaaaa, lsl #16
  42f31c:	ldr	x3, [sp, #96]
  42f320:	umull	x1, w28, w1
  42f324:	add	w28, w28, #0x3
  42f328:	lsr	x1, x1, #33
  42f32c:	bl	401cc0 <printf@plt>
  42f330:	mov	w1, #0x8                   	// #8
  42f334:	mov	x0, x26
  42f338:	bl	42c788 <ferror@plt+0x2aa48>
  42f33c:	mov	w0, #0xa                   	// #10
  42f340:	bl	401cf0 <putchar@plt>
  42f344:	ldr	w0, [sp, #104]
  42f348:	cmp	w0, w28
  42f34c:	b.hi	42f2c0 <ferror@plt+0x2d580>  // b.pmore
  42f350:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f354:	add	x1, x1, #0x958
  42f358:	mov	w2, #0x5                   	// #5
  42f35c:	mov	x0, #0x0                   	// #0
  42f360:	bl	401c70 <dcgettext@plt>
  42f364:	bl	401cc0 <printf@plt>
  42f368:	ldr	w0, [sp, #116]
  42f36c:	cbz	w0, 42f414 <ferror@plt+0x2d6d4>
  42f370:	ldr	w0, [sp, #116]
  42f374:	adrp	x22, 47d000 <warn@@Base+0x366c0>
  42f378:	mov	w28, #0x0                   	// #0
  42f37c:	add	x22, x22, #0x998
  42f380:	sub	w0, w0, #0x14
  42f384:	str	w0, [sp, #96]
  42f388:	b	42f398 <ferror@plt+0x2d658>
  42f38c:	ldr	w0, [sp, #96]
  42f390:	cmp	w28, w0
  42f394:	b.hi	42f414 <ferror@plt+0x2d6d4>  // b.pmore
  42f398:	mov	w27, w28
  42f39c:	mov	w1, #0x8                   	// #8
  42f3a0:	add	x0, x25, x27
  42f3a4:	bl	446b80 <warn@@Base+0x240>
  42f3a8:	add	x1, x27, #0x8
  42f3ac:	mov	x24, x0
  42f3b0:	add	x27, x27, #0x10
  42f3b4:	add	x0, x25, x1
  42f3b8:	mov	w1, #0x8                   	// #8
  42f3bc:	bl	446b80 <warn@@Base+0x240>
  42f3c0:	mov	w1, #0x4                   	// #4
  42f3c4:	mov	x26, x0
  42f3c8:	add	x0, x25, x27
  42f3cc:	bl	446b80 <warn@@Base+0x240>
  42f3d0:	mov	w1, #0x8                   	// #8
  42f3d4:	mov	x27, x0
  42f3d8:	mov	x0, x24
  42f3dc:	bl	42c788 <ferror@plt+0x2aa48>
  42f3e0:	mov	x0, x26
  42f3e4:	mov	w1, #0x8                   	// #8
  42f3e8:	bl	42c788 <ferror@plt+0x2aa48>
  42f3ec:	add	w28, w28, #0x14
  42f3f0:	mov	w2, #0x5                   	// #5
  42f3f4:	mov	x1, x22
  42f3f8:	mov	x0, #0x0                   	// #0
  42f3fc:	bl	401c70 <dcgettext@plt>
  42f400:	mov	w1, w27
  42f404:	bl	401cc0 <printf@plt>
  42f408:	ldr	w0, [sp, #116]
  42f40c:	cmp	w0, w28
  42f410:	b.hi	42f38c <ferror@plt+0x2d64c>  // b.pmore
  42f414:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f418:	add	x1, x1, #0x988
  42f41c:	sub	w21, w23, w21
  42f420:	mov	w2, #0x5                   	// #5
  42f424:	mov	x0, #0x0                   	// #0
  42f428:	lsr	w24, w21, #3
  42f42c:	bl	401c70 <dcgettext@plt>
  42f430:	bl	401cc0 <printf@plt>
  42f434:	cbz	w24, 42f700 <ferror@plt+0x2d9c0>
  42f438:	ldr	x1, [sp, #144]
  42f43c:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  42f440:	add	x0, x0, #0x998
  42f444:	mov	w21, #0x0                   	// #0
  42f448:	add	x22, x20, x1
  42f44c:	ldr	w1, [sp, #156]
  42f450:	add	x0, x0, #0xa10
  42f454:	lsr	w1, w1, #4
  42f458:	str	w1, [sp, #116]
  42f45c:	ldr	x1, [sp, #120]
  42f460:	str	x0, [sp, #120]
  42f464:	add	x20, x20, x1
  42f468:	b	42f4f0 <ferror@plt+0x2d7b0>
  42f46c:	mov	w1, #0x4                   	// #4
  42f470:	bl	446b80 <warn@@Base+0x240>
  42f474:	mov	x23, x0
  42f478:	add	x25, x25, #0x4
  42f47c:	mov	w27, w0
  42f480:	lsl	w0, w0, #2
  42f484:	lsl	w1, w23, #2
  42f488:	add	x0, x0, x25
  42f48c:	cmp	w1, w23
  42f490:	add	x0, x22, x0
  42f494:	b.cc	42f4b0 <ferror@plt+0x2d770>  // b.lo, b.ul, b.last
  42f498:	ldr	x1, [x19, #32]
  42f49c:	ldr	x2, [x19, #48]
  42f4a0:	add	x1, x1, x2
  42f4a4:	cmp	x1, x0
  42f4a8:	ccmp	x22, x0, #0x2, hi  // hi = pmore
  42f4ac:	b.ls	42f7c0 <ferror@plt+0x2da80>  // b.plast
  42f4b0:	mov	w1, w23
  42f4b4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42f4b8:	add	x0, x0, #0xa78
  42f4bc:	bl	401cc0 <printf@plt>
  42f4c0:	mov	w2, #0x5                   	// #5
  42f4c4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f4c8:	mov	x0, #0x0                   	// #0
  42f4cc:	add	x1, x1, #0xa98
  42f4d0:	bl	401c70 <dcgettext@plt>
  42f4d4:	mov	w2, w21
  42f4d8:	mov	w1, w23
  42f4dc:	bl	446940 <warn@@Base>
  42f4e0:	add	w21, w21, #0x1
  42f4e4:	add	x20, x20, #0x8
  42f4e8:	cmp	w24, w21
  42f4ec:	b.eq	42f700 <ferror@plt+0x2d9c0>  // b.none
  42f4f0:	mov	w1, #0x4                   	// #4
  42f4f4:	mov	x0, x20
  42f4f8:	bl	446b80 <warn@@Base+0x240>
  42f4fc:	mov	x23, x0
  42f500:	mov	w1, #0x4                   	// #4
  42f504:	add	x0, x20, #0x4
  42f508:	bl	446b80 <warn@@Base+0x240>
  42f50c:	mov	x26, x0
  42f510:	orr	w0, w0, w23
  42f514:	cbz	w0, 42f4e0 <ferror@plt+0x2d7a0>
  42f518:	add	x3, x22, w23, uxtw
  42f51c:	cmp	x22, x3
  42f520:	b.hi	42f538 <ferror@plt+0x2d7f8>  // b.pmore
  42f524:	ldr	x0, [x19, #32]
  42f528:	ldr	x1, [x19, #48]
  42f52c:	add	x0, x0, x1
  42f530:	cmp	x3, x0
  42f534:	b.cc	42f718 <ferror@plt+0x2d9d8>  // b.lo, b.ul, b.last
  42f538:	mov	w2, #0x5                   	// #5
  42f53c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f540:	mov	x0, #0x0                   	// #0
  42f544:	add	x1, x1, #0x9a0
  42f548:	bl	401c70 <dcgettext@plt>
  42f54c:	mov	w2, w23
  42f550:	mov	w1, w21
  42f554:	bl	401cc0 <printf@plt>
  42f558:	mov	w2, #0x5                   	// #5
  42f55c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f560:	mov	x0, #0x0                   	// #0
  42f564:	add	x1, x1, #0x9c0
  42f568:	bl	401c70 <dcgettext@plt>
  42f56c:	mov	w2, w21
  42f570:	mov	w1, w23
  42f574:	bl	446940 <warn@@Base>
  42f578:	add	x0, x22, w26, uxtw
  42f57c:	and	x25, x26, #0xffffffff
  42f580:	cmp	x22, x0
  42f584:	b.hi	42f5a0 <ferror@plt+0x2d860>  // b.pmore
  42f588:	ldr	x2, [x19, #48]
  42f58c:	ldr	x1, [x19, #32]
  42f590:	sub	x2, x2, #0x3
  42f594:	add	x1, x1, x2
  42f598:	cmp	x0, x1
  42f59c:	b.cc	42f46c <ferror@plt+0x2d72c>  // b.lo, b.ul, b.last
  42f5a0:	mov	w2, #0x5                   	// #5
  42f5a4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42f5a8:	add	x1, x0, #0xa10
  42f5ac:	mov	x0, #0x0                   	// #0
  42f5b0:	bl	401c70 <dcgettext@plt>
  42f5b4:	mov	w1, w26
  42f5b8:	bl	401cc0 <printf@plt>
  42f5bc:	mov	w2, #0x5                   	// #5
  42f5c0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f5c4:	mov	x0, #0x0                   	// #0
  42f5c8:	add	x1, x1, #0xa30
  42f5cc:	bl	401c70 <dcgettext@plt>
  42f5d0:	mov	w2, w21
  42f5d4:	mov	w1, w26
  42f5d8:	bl	446940 <warn@@Base>
  42f5dc:	b	42f4e0 <ferror@plt+0x2d7a0>
  42f5e0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f5e4:	mov	w2, #0x5                   	// #5
  42f5e8:	add	x1, x1, #0x7d0
  42f5ec:	mov	x0, #0x0                   	// #0
  42f5f0:	bl	401c70 <dcgettext@plt>
  42f5f4:	ldr	x1, [x19, #16]
  42f5f8:	bl	446940 <warn@@Base>
  42f5fc:	ldp	x21, x22, [sp, #32]
  42f600:	mov	w0, #0x0                   	// #0
  42f604:	ldp	x23, x24, [sp, #48]
  42f608:	ldp	x25, x26, [sp, #64]
  42f60c:	ldp	x27, x28, [sp, #80]
  42f610:	ldp	x19, x20, [sp, #16]
  42f614:	ldp	x29, x30, [sp], #160
  42f618:	ret
  42f61c:	mov	w2, #0x5                   	// #5
  42f620:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f624:	mov	x0, #0x0                   	// #0
  42f628:	add	x1, x1, #0x6a8
  42f62c:	bl	401c70 <dcgettext@plt>
  42f630:	ldr	x1, [x19, #16]
  42f634:	bl	446940 <warn@@Base>
  42f638:	mov	w0, #0x0                   	// #0
  42f63c:	ldp	x19, x20, [sp, #16]
  42f640:	ldp	x29, x30, [sp], #160
  42f644:	ret
  42f648:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f64c:	add	x1, x1, #0x700
  42f650:	mov	w2, #0x5                   	// #5
  42f654:	mov	x0, #0x0                   	// #0
  42f658:	bl	401c70 <dcgettext@plt>
  42f65c:	bl	446940 <warn@@Base>
  42f660:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f664:	add	x1, x1, #0x738
  42f668:	mov	w2, #0x5                   	// #5
  42f66c:	mov	x0, #0x0                   	// #0
  42f670:	bl	401c70 <dcgettext@plt>
  42f674:	bl	446940 <warn@@Base>
  42f678:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f67c:	add	x1, x1, #0x770
  42f680:	mov	w2, #0x5                   	// #5
  42f684:	mov	x0, #0x0                   	// #0
  42f688:	bl	401c70 <dcgettext@plt>
  42f68c:	bl	446940 <warn@@Base>
  42f690:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f694:	add	x1, x1, #0x7a0
  42f698:	mov	w2, #0x5                   	// #5
  42f69c:	mov	x0, #0x0                   	// #0
  42f6a0:	bl	401c70 <dcgettext@plt>
  42f6a4:	bl	446940 <warn@@Base>
  42f6a8:	b	42f0e8 <ferror@plt+0x2d3a8>
  42f6ac:	mov	w2, #0x5                   	// #5
  42f6b0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f6b4:	mov	x0, #0x0                   	// #0
  42f6b8:	add	x1, x1, #0x6e0
  42f6bc:	bl	401c70 <dcgettext@plt>
  42f6c0:	mov	x1, x22
  42f6c4:	bl	446940 <warn@@Base>
  42f6c8:	mov	w0, #0x0                   	// #0
  42f6cc:	ldp	x19, x20, [sp, #16]
  42f6d0:	ldp	x21, x22, [sp, #32]
  42f6d4:	ldp	x29, x30, [sp], #160
  42f6d8:	ret
  42f6dc:	mov	w2, #0x5                   	// #5
  42f6e0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f6e4:	mov	x0, #0x0                   	// #0
  42f6e8:	add	x1, x1, #0x860
  42f6ec:	bl	401c70 <dcgettext@plt>
  42f6f0:	mov	w2, w22
  42f6f4:	mov	w1, w21
  42f6f8:	bl	446940 <warn@@Base>
  42f6fc:	b	42f5fc <ferror@plt+0x2d8bc>
  42f700:	mov	w0, #0x1                   	// #1
  42f704:	ldp	x21, x22, [sp, #32]
  42f708:	ldp	x23, x24, [sp, #48]
  42f70c:	ldp	x25, x26, [sp, #64]
  42f710:	ldp	x27, x28, [sp, #80]
  42f714:	b	42f610 <ferror@plt+0x2d8d0>
  42f718:	ldr	w0, [sp, #152]
  42f71c:	sub	w1, w1, w0
  42f720:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42f724:	sub	w2, w1, w23
  42f728:	add	x0, x0, #0xa00
  42f72c:	mov	w1, w21
  42f730:	bl	401cc0 <printf@plt>
  42f734:	b	42f578 <ferror@plt+0x2d838>
  42f738:	mov	w2, #0x5                   	// #5
  42f73c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f740:	mov	x0, #0x0                   	// #0
  42f744:	add	x1, x1, #0x7f8
  42f748:	bl	401c70 <dcgettext@plt>
  42f74c:	mov	w2, w27
  42f750:	mov	w1, w26
  42f754:	bl	446940 <warn@@Base>
  42f758:	b	42f5fc <ferror@plt+0x2d8bc>
  42f75c:	mov	w2, #0x5                   	// #5
  42f760:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f764:	mov	x0, #0x0                   	// #0
  42f768:	add	x1, x1, #0x828
  42f76c:	bl	401c70 <dcgettext@plt>
  42f770:	mov	w2, w26
  42f774:	mov	w1, w22
  42f778:	bl	446940 <warn@@Base>
  42f77c:	b	42f5fc <ferror@plt+0x2d8bc>
  42f780:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f784:	add	x1, x1, #0x8f0
  42f788:	mov	w2, #0x5                   	// #5
  42f78c:	mov	x0, #0x0                   	// #0
  42f790:	bl	401c70 <dcgettext@plt>
  42f794:	bl	446940 <warn@@Base>
  42f798:	b	42f5fc <ferror@plt+0x2d8bc>
  42f79c:	mov	w2, #0x5                   	// #5
  42f7a0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f7a4:	mov	x0, #0x0                   	// #0
  42f7a8:	add	x1, x1, #0x8a8
  42f7ac:	bl	401c70 <dcgettext@plt>
  42f7b0:	mov	w2, w21
  42f7b4:	mov	w1, w23
  42f7b8:	bl	446940 <warn@@Base>
  42f7bc:	b	42f5fc <ferror@plt+0x2d8bc>
  42f7c0:	cmp	w23, #0x1
  42f7c4:	b.hi	42f8f0 <ferror@plt+0x2dbb0>  // b.pmore
  42f7c8:	cbz	w23, 42f8a8 <ferror@plt+0x2db68>
  42f7cc:	mov	w1, #0x20                  	// #32
  42f7d0:	cmp	w23, #0x1
  42f7d4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42f7d8:	add	x0, x0, #0xae8
  42f7dc:	mov	w28, #0x9                   	// #9
  42f7e0:	mov	w26, #0x0                   	// #0
  42f7e4:	csel	w28, w28, w1, ne  // ne = any
  42f7e8:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f7ec:	add	x1, x1, #0xad8
  42f7f0:	stp	x0, x1, [sp, #128]
  42f7f4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42f7f8:	add	x0, x0, #0xad0
  42f7fc:	str	x0, [sp, #144]
  42f800:	lsl	w0, w26, #2
  42f804:	mov	w1, #0x4                   	// #4
  42f808:	add	x0, x0, x25
  42f80c:	add	x0, x22, x0
  42f810:	bl	446b80 <warn@@Base+0x240>
  42f814:	ldr	w5, [sp, #116]
  42f818:	lsr	w4, w0, #31
  42f81c:	ubfx	w3, w0, #28, #3
  42f820:	str	w3, [sp, #96]
  42f824:	str	w4, [sp, #104]
  42f828:	and	w2, w0, #0xffffff
  42f82c:	mov	w1, w28
  42f830:	cmp	w5, w2
  42f834:	ldr	x0, [sp, #136]
  42f838:	b.hi	42f8e0 <ferror@plt+0x2dba0>  // b.pmore
  42f83c:	ldr	x0, [sp, #144]
  42f840:	sub	w2, w2, w5
  42f844:	bl	401cc0 <printf@plt>
  42f848:	ldr	w4, [sp, #104]
  42f84c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42f850:	mov	w2, #0x5                   	// #5
  42f854:	add	x1, x1, #0xae0
  42f858:	mov	x0, #0x0                   	// #0
  42f85c:	adrp	x3, 458000 <warn@@Base+0x116c0>
  42f860:	cbz	w4, 42f8d4 <ferror@plt+0x2db94>
  42f864:	add	x1, x3, #0xf40
  42f868:	bl	401c70 <dcgettext@plt>
  42f86c:	mov	x3, x0
  42f870:	ldr	w1, [sp, #96]
  42f874:	mov	w2, #0x5                   	// #5
  42f878:	str	x3, [sp, #104]
  42f87c:	mov	x0, #0x0                   	// #0
  42f880:	ldr	x3, [sp, #120]
  42f884:	ldr	x1, [x3, x1, lsl #3]
  42f888:	bl	401c70 <dcgettext@plt>
  42f88c:	mov	x2, x0
  42f890:	ldr	x3, [sp, #104]
  42f894:	ldr	x0, [sp, #128]
  42f898:	mov	x1, x3
  42f89c:	bl	401cc0 <printf@plt>
  42f8a0:	cmp	w27, #0x1
  42f8a4:	b.ne	42f8b4 <ferror@plt+0x2db74>  // b.any
  42f8a8:	mov	w0, #0xa                   	// #10
  42f8ac:	bl	401cf0 <putchar@plt>
  42f8b0:	b	42f4e0 <ferror@plt+0x2d7a0>
  42f8b4:	add	w26, w26, #0x1
  42f8b8:	mov	w0, #0xa                   	// #10
  42f8bc:	bl	401cf0 <putchar@plt>
  42f8c0:	cmp	w27, w26
  42f8c4:	b.hi	42f800 <ferror@plt+0x2dac0>  // b.pmore
  42f8c8:	cmp	w23, #0x1
  42f8cc:	b.hi	42f4e0 <ferror@plt+0x2d7a0>  // b.pmore
  42f8d0:	b	42f8a8 <ferror@plt+0x2db68>
  42f8d4:	bl	401c70 <dcgettext@plt>
  42f8d8:	mov	x3, x0
  42f8dc:	b	42f870 <ferror@plt+0x2db30>
  42f8e0:	and	x2, x2, #0xffffff
  42f8e4:	bl	401cc0 <printf@plt>
  42f8e8:	ldr	w4, [sp, #104]
  42f8ec:	b	42f84c <ferror@plt+0x2db0c>
  42f8f0:	mov	w0, #0xa                   	// #10
  42f8f4:	bl	401cf0 <putchar@plt>
  42f8f8:	b	42f7cc <ferror@plt+0x2da8c>
  42f8fc:	nop
  42f900:	stp	x29, x30, [sp, #-112]!
  42f904:	mov	x29, sp
  42f908:	stp	x25, x26, [sp, #64]
  42f90c:	ldr	x25, [x0, #48]
  42f910:	stp	x19, x20, [sp, #16]
  42f914:	mov	x19, x0
  42f918:	cbz	x25, 42fa6c <ferror@plt+0x2dd2c>
  42f91c:	add	x1, x0, #0x18
  42f920:	add	x0, x0, #0x10
  42f924:	stp	x21, x22, [sp, #32]
  42f928:	adrp	x22, 44d000 <warn@@Base+0x66c0>
  42f92c:	add	x22, x22, #0xba8
  42f930:	stp	x23, x24, [sp, #48]
  42f934:	adrp	x23, 44f000 <warn@@Base+0x86c0>
  42f938:	add	x23, x23, #0xf70
  42f93c:	stp	x27, x28, [sp, #80]
  42f940:	adrp	x28, 44d000 <warn@@Base+0x66c0>
  42f944:	add	x28, x28, #0xb98
  42f948:	ldp	x21, x26, [x19, #32]
  42f94c:	bl	42edd0 <ferror@plt+0x2d090>
  42f950:	adrp	x27, 4a3000 <warn@@Base+0x5c6c0>
  42f954:	add	x0, x27, #0x410
  42f958:	str	x0, [sp, #104]
  42f95c:	nop
  42f960:	cmp	x25, #0x10
  42f964:	mov	x24, #0x10                  	// #16
  42f968:	csel	x24, x25, x24, ls  // ls = plast
  42f96c:	mov	x1, x26
  42f970:	mov	w20, w24
  42f974:	mov	x0, x28
  42f978:	mov	x19, #0x0                   	// #0
  42f97c:	bl	401cc0 <printf@plt>
  42f980:	b	42f9a8 <ferror@plt+0x2dc68>
  42f984:	ldrb	w1, [x21, x19]
  42f988:	mov	x0, x22
  42f98c:	add	x19, x19, #0x1
  42f990:	bl	401cc0 <printf@plt>
  42f994:	and	w2, w27, #0x3
  42f998:	cmp	w2, #0x3
  42f99c:	b.eq	42f9cc <ferror@plt+0x2dc8c>  // b.none
  42f9a0:	cmp	x19, #0x10
  42f9a4:	b.eq	42f9dc <ferror@plt+0x2dc9c>  // b.none
  42f9a8:	cmp	w20, w19
  42f9ac:	mov	w27, w19
  42f9b0:	b.gt	42f984 <ferror@plt+0x2dc44>
  42f9b4:	mov	x0, x23
  42f9b8:	bl	401cc0 <printf@plt>
  42f9bc:	and	w2, w27, #0x3
  42f9c0:	add	x19, x19, #0x1
  42f9c4:	cmp	w2, #0x3
  42f9c8:	b.ne	42f9a0 <ferror@plt+0x2dc60>  // b.any
  42f9cc:	mov	w0, #0x20                  	// #32
  42f9d0:	bl	401cf0 <putchar@plt>
  42f9d4:	cmp	x19, #0x10
  42f9d8:	b.ne	42f9a8 <ferror@plt+0x2dc68>  // b.any
  42f9dc:	mov	x19, #0x0                   	// #0
  42f9e0:	b	42f9f8 <ferror@plt+0x2dcb8>
  42f9e4:	mov	w0, w1
  42f9e8:	add	x19, x19, #0x1
  42f9ec:	bl	401cf0 <putchar@plt>
  42f9f0:	cmp	w20, w19
  42f9f4:	b.le	42fa1c <ferror@plt+0x2dcdc>
  42f9f8:	ldrb	w1, [x21, x19]
  42f9fc:	mov	w0, #0x2e                  	// #46
  42fa00:	sub	w2, w1, #0x20
  42fa04:	cmp	w2, #0x5f
  42fa08:	b.ls	42f9e4 <ferror@plt+0x2dca4>  // b.plast
  42fa0c:	add	x19, x19, #0x1
  42fa10:	bl	401cf0 <putchar@plt>
  42fa14:	cmp	w20, w19
  42fa18:	b.gt	42f9f8 <ferror@plt+0x2dcb8>
  42fa1c:	ldr	x0, [sp, #104]
  42fa20:	add	x21, x21, x24
  42fa24:	add	x26, x26, x24
  42fa28:	ldr	x1, [x0]
  42fa2c:	mov	w0, #0xa                   	// #10
  42fa30:	bl	401990 <putc@plt>
  42fa34:	subs	x25, x25, x24
  42fa38:	b.ne	42f960 <ferror@plt+0x2dc20>  // b.any
  42fa3c:	ldr	x0, [sp, #104]
  42fa40:	ldr	x1, [x0]
  42fa44:	mov	w0, #0xa                   	// #10
  42fa48:	bl	401990 <putc@plt>
  42fa4c:	mov	w0, #0x1                   	// #1
  42fa50:	ldp	x19, x20, [sp, #16]
  42fa54:	ldp	x21, x22, [sp, #32]
  42fa58:	ldp	x23, x24, [sp, #48]
  42fa5c:	ldp	x25, x26, [sp, #64]
  42fa60:	ldp	x27, x28, [sp, #80]
  42fa64:	ldp	x29, x30, [sp], #112
  42fa68:	ret
  42fa6c:	mov	w2, #0x5                   	// #5
  42fa70:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42fa74:	mov	x0, #0x0                   	// #0
  42fa78:	add	x1, x1, #0x1a8
  42fa7c:	bl	401c70 <dcgettext@plt>
  42fa80:	ldr	x1, [x19, #16]
  42fa84:	bl	401cc0 <printf@plt>
  42fa88:	mov	w0, #0x0                   	// #0
  42fa8c:	ldp	x19, x20, [sp, #16]
  42fa90:	ldp	x25, x26, [sp, #64]
  42fa94:	ldp	x29, x30, [sp], #112
  42fa98:	ret
  42fa9c:	nop
  42faa0:	stp	x29, x30, [sp, #-32]!
  42faa4:	mov	x29, sp
  42faa8:	stp	x19, x20, [sp, #16]
  42faac:	mov	x20, x1
  42fab0:	mov	x19, x2
  42fab4:	cbnz	x0, 42fae0 <ferror@plt+0x2dda0>
  42fab8:	mov	x3, x1
  42fabc:	mov	x0, x19
  42fac0:	mov	x1, #0x40                  	// #64
  42fac4:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  42fac8:	add	x2, x2, #0x830
  42facc:	bl	4019e0 <snprintf@plt>
  42fad0:	mov	x0, x19
  42fad4:	ldp	x19, x20, [sp, #16]
  42fad8:	ldp	x29, x30, [sp], #32
  42fadc:	ret
  42fae0:	mov	x3, x0
  42fae4:	mov	x1, #0x40                  	// #64
  42fae8:	mov	x0, x19
  42faec:	adrp	x2, 44f000 <warn@@Base+0x86c0>
  42faf0:	add	x2, x2, #0x830
  42faf4:	bl	4019e0 <snprintf@plt>
  42faf8:	mov	x3, x20
  42fafc:	mov	w1, #0x40                  	// #64
  42fb00:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  42fb04:	sub	w1, w1, w0
  42fb08:	add	x2, x2, #0xaf8
  42fb0c:	add	x0, x19, w0, sxtw
  42fb10:	bl	4019e0 <snprintf@plt>
  42fb14:	mov	x0, x19
  42fb18:	ldp	x19, x20, [sp, #16]
  42fb1c:	ldp	x29, x30, [sp], #32
  42fb20:	ret
  42fb24:	nop
  42fb28:	cmp	w1, #0x0
  42fb2c:	lsl	w1, w1, #1
  42fb30:	sub	w1, w1, #0x1
  42fb34:	mov	x2, x0
  42fb38:	mov	w3, #0x3                   	// #3
  42fb3c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42fb40:	csel	w1, w1, w3, ne  // ne = any
  42fb44:	add	x0, x0, #0xb00
  42fb48:	b	401cc0 <printf@plt>
  42fb4c:	nop
  42fb50:	mov	x5, x0
  42fb54:	mov	w8, #0x1                   	// #1
  42fb58:	mov	w6, #0x0                   	// #0
  42fb5c:	mov	w9, #0x0                   	// #0
  42fb60:	mov	x0, #0x0                   	// #0
  42fb64:	mov	w11, #0x3                   	// #3
  42fb68:	cmp	x5, x1
  42fb6c:	b.cs	42fbc4 <ferror@plt+0x2de84>  // b.hs, b.nlast
  42fb70:	ldrb	w7, [x5], #1
  42fb74:	add	w9, w9, #0x1
  42fb78:	cmp	w6, #0x3f
  42fb7c:	b.hi	42fbd8 <ferror@plt+0x2de98>  // b.pmore
  42fb80:	and	x10, x7, #0x7f
  42fb84:	lsl	x12, x10, x6
  42fb88:	orr	x0, x0, x12
  42fb8c:	lsr	x12, x0, x6
  42fb90:	cmp	x10, x12
  42fb94:	csel	w8, w8, w11, eq  // eq = none
  42fb98:	add	w6, w6, #0x7
  42fb9c:	tbnz	w7, #7, 42fb68 <ferror@plt+0x2de28>
  42fba0:	cmp	w6, #0x3f
  42fba4:	and	w8, w8, #0xfffffffe
  42fba8:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  42fbac:	b.eq	42fbc4 <ferror@plt+0x2de84>  // b.none
  42fbb0:	mov	x1, #0xffffffffffffffff    	// #-1
  42fbb4:	tst	x7, #0x40
  42fbb8:	lsl	x1, x1, x6
  42fbbc:	orr	x1, x0, x1
  42fbc0:	csel	x0, x1, x0, ne  // ne = any
  42fbc4:	cbz	x3, 42fbcc <ferror@plt+0x2de8c>
  42fbc8:	str	w9, [x3]
  42fbcc:	cbz	x4, 42fbd4 <ferror@plt+0x2de94>
  42fbd0:	str	w8, [x4]
  42fbd4:	ret
  42fbd8:	tst	x7, #0x7f
  42fbdc:	csel	w8, w8, w11, eq  // eq = none
  42fbe0:	tbnz	w7, #7, 42fb68 <ferror@plt+0x2de28>
  42fbe4:	b	42fba0 <ferror@plt+0x2de60>
  42fbe8:	stp	x29, x30, [sp, #-96]!
  42fbec:	mov	x29, sp
  42fbf0:	stp	x19, x20, [sp, #16]
  42fbf4:	mov	x19, x0
  42fbf8:	mov	x20, x1
  42fbfc:	stp	x21, x22, [sp, #32]
  42fc00:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  42fc04:	add	x22, x22, #0x6e0
  42fc08:	stp	x23, x24, [sp, #48]
  42fc0c:	str	x25, [sp, #64]
  42fc10:	cmp	x20, x19
  42fc14:	b.ls	42fda0 <ferror@plt+0x2e060>  // b.plast
  42fc18:	mov	x1, x20
  42fc1c:	mov	x0, x19
  42fc20:	mov	w2, #0x0                   	// #0
  42fc24:	add	x4, sp, #0x5c
  42fc28:	add	x3, sp, #0x58
  42fc2c:	bl	42fb50 <ferror@plt+0x2de10>
  42fc30:	ldp	w2, w1, [sp, #88]
  42fc34:	mov	x21, x0
  42fc38:	add	x19, x19, x2
  42fc3c:	tbnz	w1, #0, 42fe94 <ferror@plt+0x2e154>
  42fc40:	tbnz	w1, #1, 42fef8 <ferror@plt+0x2e1b8>
  42fc44:	cmp	x20, x19
  42fc48:	b.eq	42feb4 <ferror@plt+0x2e174>  // b.none
  42fc4c:	cbz	x21, 42fdbc <ferror@plt+0x2e07c>
  42fc50:	mov	x1, x20
  42fc54:	mov	x0, x19
  42fc58:	mov	w2, #0x0                   	// #0
  42fc5c:	add	x4, sp, #0x5c
  42fc60:	add	x3, sp, #0x58
  42fc64:	bl	42fb50 <ferror@plt+0x2de10>
  42fc68:	ldp	w2, w1, [sp, #88]
  42fc6c:	mov	x23, x0
  42fc70:	add	x19, x19, x2
  42fc74:	tbnz	w1, #0, 42fed4 <ferror@plt+0x2e194>
  42fc78:	tbnz	w1, #1, 42ff10 <ferror@plt+0x2e1d0>
  42fc7c:	cmp	x20, x19
  42fc80:	b.eq	42feb4 <ferror@plt+0x2e174>  // b.none
  42fc84:	ldrb	w24, [x19], #1
  42fc88:	mov	x0, #0x30                  	// #48
  42fc8c:	bl	401a30 <malloc@plt>
  42fc90:	mov	x1, x0
  42fc94:	cbz	x0, 42fcc4 <ferror@plt+0x2df84>
  42fc98:	adrp	x2, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42fc9c:	add	x2, x2, #0x6a8
  42fca0:	stp	x21, x23, [x1]
  42fca4:	ldr	x0, [x2, #32]
  42fca8:	str	w24, [x1, #16]
  42fcac:	stp	xzr, xzr, [x1, #24]
  42fcb0:	str	xzr, [x1, #40]
  42fcb4:	cbz	x0, 42fef0 <ferror@plt+0x2e1b0>
  42fcb8:	ldr	x0, [x2, #40]
  42fcbc:	str	x1, [x0, #40]
  42fcc0:	str	x1, [x2, #40]
  42fcc4:	adrp	x24, 456000 <warn@@Base+0xf6c0>
  42fcc8:	add	x24, x24, #0x6c8
  42fccc:	nop
  42fcd0:	mov	x1, x20
  42fcd4:	mov	x0, x19
  42fcd8:	mov	w2, #0x0                   	// #0
  42fcdc:	add	x4, sp, #0x5c
  42fce0:	add	x3, sp, #0x58
  42fce4:	bl	42fb50 <ferror@plt+0x2de10>
  42fce8:	ldp	w2, w1, [sp, #88]
  42fcec:	mov	x21, x0
  42fcf0:	add	x19, x19, x2
  42fcf4:	tbnz	w1, #0, 42fd80 <ferror@plt+0x2e040>
  42fcf8:	tbnz	w1, #1, 42fe34 <ferror@plt+0x2e0f4>
  42fcfc:	cmp	x20, x19
  42fd00:	b.eq	42fda0 <ferror@plt+0x2e060>  // b.none
  42fd04:	mov	x1, x20
  42fd08:	mov	x0, x19
  42fd0c:	mov	w2, #0x0                   	// #0
  42fd10:	add	x4, sp, #0x5c
  42fd14:	add	x3, sp, #0x58
  42fd18:	bl	42fb50 <ferror@plt+0x2de10>
  42fd1c:	ldp	w2, w1, [sp, #88]
  42fd20:	mov	x23, x0
  42fd24:	add	x19, x19, x2
  42fd28:	tbnz	w1, #0, 42fe10 <ferror@plt+0x2e0d0>
  42fd2c:	tbnz	w1, #1, 42fe4c <ferror@plt+0x2e10c>
  42fd30:	cmp	x20, x19
  42fd34:	b.eq	42fda0 <ferror@plt+0x2e060>  // b.none
  42fd38:	cmp	x23, #0x21
  42fd3c:	mov	x25, #0xffffffffffffffff    	// #-1
  42fd40:	b.eq	42fdd8 <ferror@plt+0x2e098>  // b.none
  42fd44:	mov	x0, #0x20                  	// #32
  42fd48:	bl	401a30 <malloc@plt>
  42fd4c:	mov	x2, x0
  42fd50:	cbz	x0, 42fd78 <ferror@plt+0x2e038>
  42fd54:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42fd58:	ldr	x1, [x0, #1744]
  42fd5c:	ldr	x0, [x1, #24]
  42fd60:	stp	x21, x23, [x2]
  42fd64:	stp	x25, xzr, [x2, #16]
  42fd68:	cbz	x0, 42fe28 <ferror@plt+0x2e0e8>
  42fd6c:	ldr	x0, [x1, #32]
  42fd70:	str	x2, [x0, #24]
  42fd74:	str	x2, [x1, #32]
  42fd78:	cbnz	x21, 42fcd0 <ferror@plt+0x2df90>
  42fd7c:	b	42fc10 <ferror@plt+0x2ded0>
  42fd80:	mov	x1, x24
  42fd84:	mov	w2, #0x5                   	// #5
  42fd88:	mov	x0, #0x0                   	// #0
  42fd8c:	bl	401c70 <dcgettext@plt>
  42fd90:	bl	446368 <error@@Base>
  42fd94:	cmp	x20, x19
  42fd98:	b.ne	42fd04 <ferror@plt+0x2dfc4>  // b.any
  42fd9c:	nop
  42fda0:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  42fda4:	add	x1, x1, #0xb08
  42fda8:	mov	w2, #0x5                   	// #5
  42fdac:	mov	x0, #0x0                   	// #0
  42fdb0:	mov	x19, #0x0                   	// #0
  42fdb4:	bl	401c70 <dcgettext@plt>
  42fdb8:	bl	446368 <error@@Base>
  42fdbc:	mov	x0, x19
  42fdc0:	ldp	x19, x20, [sp, #16]
  42fdc4:	ldp	x21, x22, [sp, #32]
  42fdc8:	ldp	x23, x24, [sp, #48]
  42fdcc:	ldr	x25, [sp, #64]
  42fdd0:	ldp	x29, x30, [sp], #96
  42fdd4:	ret
  42fdd8:	mov	x1, x20
  42fddc:	mov	x0, x19
  42fde0:	mov	w2, #0x1                   	// #1
  42fde4:	add	x4, sp, #0x5c
  42fde8:	add	x3, sp, #0x58
  42fdec:	bl	42fb50 <ferror@plt+0x2de10>
  42fdf0:	ldp	w2, w1, [sp, #88]
  42fdf4:	mov	x25, x0
  42fdf8:	add	x19, x19, x2
  42fdfc:	tbnz	w1, #0, 42fe64 <ferror@plt+0x2e124>
  42fe00:	tbnz	w1, #1, 42fe7c <ferror@plt+0x2e13c>
  42fe04:	cmp	x20, x19
  42fe08:	b.ne	42fd44 <ferror@plt+0x2e004>  // b.any
  42fe0c:	b	42fda0 <ferror@plt+0x2e060>
  42fe10:	mov	x1, x24
  42fe14:	mov	w2, #0x5                   	// #5
  42fe18:	mov	x0, #0x0                   	// #0
  42fe1c:	bl	401c70 <dcgettext@plt>
  42fe20:	bl	446368 <error@@Base>
  42fe24:	b	42fd30 <ferror@plt+0x2dff0>
  42fe28:	str	x2, [x1, #24]
  42fe2c:	str	x2, [x1, #32]
  42fe30:	b	42fd78 <ferror@plt+0x2e038>
  42fe34:	mov	x1, x22
  42fe38:	mov	w2, #0x5                   	// #5
  42fe3c:	mov	x0, #0x0                   	// #0
  42fe40:	bl	401c70 <dcgettext@plt>
  42fe44:	bl	446368 <error@@Base>
  42fe48:	b	42fcfc <ferror@plt+0x2dfbc>
  42fe4c:	mov	x1, x22
  42fe50:	mov	w2, #0x5                   	// #5
  42fe54:	mov	x0, #0x0                   	// #0
  42fe58:	bl	401c70 <dcgettext@plt>
  42fe5c:	bl	446368 <error@@Base>
  42fe60:	b	42fd30 <ferror@plt+0x2dff0>
  42fe64:	mov	x1, x24
  42fe68:	mov	w2, #0x5                   	// #5
  42fe6c:	mov	x0, #0x0                   	// #0
  42fe70:	bl	401c70 <dcgettext@plt>
  42fe74:	bl	446368 <error@@Base>
  42fe78:	b	42fe04 <ferror@plt+0x2e0c4>
  42fe7c:	mov	x1, x22
  42fe80:	mov	w2, #0x5                   	// #5
  42fe84:	mov	x0, #0x0                   	// #0
  42fe88:	bl	401c70 <dcgettext@plt>
  42fe8c:	bl	446368 <error@@Base>
  42fe90:	b	42fe04 <ferror@plt+0x2e0c4>
  42fe94:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42fe98:	add	x1, x1, #0x6c8
  42fe9c:	mov	w2, #0x5                   	// #5
  42fea0:	mov	x0, #0x0                   	// #0
  42fea4:	bl	401c70 <dcgettext@plt>
  42fea8:	bl	446368 <error@@Base>
  42feac:	cmp	x20, x19
  42feb0:	b.ne	42fc4c <ferror@plt+0x2df0c>  // b.any
  42feb4:	mov	x19, #0x0                   	// #0
  42feb8:	mov	x0, x19
  42febc:	ldp	x19, x20, [sp, #16]
  42fec0:	ldp	x21, x22, [sp, #32]
  42fec4:	ldp	x23, x24, [sp, #48]
  42fec8:	ldr	x25, [sp, #64]
  42fecc:	ldp	x29, x30, [sp], #96
  42fed0:	ret
  42fed4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  42fed8:	add	x1, x1, #0x6c8
  42fedc:	mov	w2, #0x5                   	// #5
  42fee0:	mov	x0, #0x0                   	// #0
  42fee4:	bl	401c70 <dcgettext@plt>
  42fee8:	bl	446368 <error@@Base>
  42feec:	b	42fc7c <ferror@plt+0x2df3c>
  42fef0:	str	x1, [x2, #32]
  42fef4:	b	42fcc0 <ferror@plt+0x2df80>
  42fef8:	mov	x1, x22
  42fefc:	mov	w2, #0x5                   	// #5
  42ff00:	mov	x0, #0x0                   	// #0
  42ff04:	bl	401c70 <dcgettext@plt>
  42ff08:	bl	446368 <error@@Base>
  42ff0c:	b	42fc44 <ferror@plt+0x2df04>
  42ff10:	mov	x1, x22
  42ff14:	mov	w2, #0x5                   	// #5
  42ff18:	mov	x0, #0x0                   	// #0
  42ff1c:	bl	401c70 <dcgettext@plt>
  42ff20:	bl	446368 <error@@Base>
  42ff24:	b	42fc7c <ferror@plt+0x2df3c>
  42ff28:	stp	x29, x30, [sp, #-112]!
  42ff2c:	mov	x2, x0
  42ff30:	add	x1, x0, #0x18
  42ff34:	mov	x29, sp
  42ff38:	stp	x25, x26, [sp, #64]
  42ff3c:	add	x0, x0, #0x10
  42ff40:	adrp	x26, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  42ff44:	stp	x27, x28, [sp, #80]
  42ff48:	add	x26, x26, #0x6a8
  42ff4c:	ldr	x25, [x2, #32]
  42ff50:	str	x2, [sp, #104]
  42ff54:	ldr	x28, [x2, #48]
  42ff58:	stp	x19, x20, [sp, #16]
  42ff5c:	add	x2, x25, x28
  42ff60:	stp	x21, x22, [sp, #32]
  42ff64:	adrp	x22, 47e000 <warn@@Base+0x376c0>
  42ff68:	add	x22, x22, #0x80
  42ff6c:	stp	x23, x24, [sp, #48]
  42ff70:	str	x2, [sp, #96]
  42ff74:	bl	42edd0 <ferror@plt+0x2d090>
  42ff78:	bl	42c410 <ferror@plt+0x2a6d0>
  42ff7c:	ldr	x0, [x26, #32]
  42ff80:	cbnz	x0, 42ffcc <ferror@plt+0x2e28c>
  42ff84:	ldr	x1, [sp, #96]
  42ff88:	mov	x0, x25
  42ff8c:	bl	42fbe8 <ferror@plt+0x2dea8>
  42ff90:	mov	x19, x0
  42ff94:	ldr	x1, [x26, #32]
  42ff98:	cbnz	x1, 4300fc <ferror@plt+0x2e3bc>
  42ff9c:	mov	x25, x0
  42ffa0:	cbnz	x25, 42ff78 <ferror@plt+0x2e238>
  42ffa4:	mov	w0, #0xa                   	// #10
  42ffa8:	bl	401cf0 <putchar@plt>
  42ffac:	mov	w0, #0x1                   	// #1
  42ffb0:	ldp	x19, x20, [sp, #16]
  42ffb4:	ldp	x21, x22, [sp, #32]
  42ffb8:	ldp	x23, x24, [sp, #48]
  42ffbc:	ldp	x25, x26, [sp, #64]
  42ffc0:	ldp	x27, x28, [sp, #80]
  42ffc4:	ldp	x29, x30, [sp], #112
  42ffc8:	ret
  42ffcc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  42ffd0:	mov	w2, #0x5                   	// #5
  42ffd4:	add	x1, x0, #0xb38
  42ffd8:	mov	x0, #0x0                   	// #0
  42ffdc:	bl	401c70 <dcgettext@plt>
  42ffe0:	ldr	x1, [sp, #104]
  42ffe4:	ldr	x1, [x1, #32]
  42ffe8:	sub	x1, x25, x1
  42ffec:	bl	401cc0 <printf@plt>
  42fff0:	ldr	x21, [x26, #32]
  42fff4:	cbz	x21, 42ffa4 <ferror@plt+0x2e264>
  42fff8:	mov	x25, #0x0                   	// #0
  42fffc:	ldp	x19, x0, [x21]
  430000:	adrp	x23, 47d000 <warn@@Base+0x366c0>
  430004:	adrp	x24, 47d000 <warn@@Base+0x366c0>
  430008:	add	x23, x23, #0xb70
  43000c:	add	x24, x24, #0xb60
  430010:	bl	42e5b8 <ferror@plt+0x2c878>
  430014:	mov	x20, x0
  430018:	ldr	w1, [x21, #16]
  43001c:	cbz	w1, 4300e4 <ferror@plt+0x2e3a4>
  430020:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  430024:	mov	w2, #0x5                   	// #5
  430028:	add	x1, x1, #0xb50
  43002c:	mov	x0, #0x0                   	// #0
  430030:	bl	401c70 <dcgettext@plt>
  430034:	mov	x3, x0
  430038:	mov	x2, x20
  43003c:	mov	x1, x19
  430040:	mov	x0, x23
  430044:	bl	401cc0 <printf@plt>
  430048:	ldr	x28, [x21, #24]
  43004c:	cbz	x28, 4300c8 <ferror@plt+0x2e388>
  430050:	adrp	x20, 47d000 <warn@@Base+0x366c0>
  430054:	adrp	x19, 4a3000 <warn@@Base+0x5c6c0>
  430058:	add	x20, x20, #0xb88
  43005c:	add	x19, x19, #0x410
  430060:	b	430078 <ferror@plt+0x2e338>
  430064:	ldr	x1, [x19]
  430068:	mov	w0, #0xa                   	// #10
  43006c:	bl	401990 <putc@plt>
  430070:	ldr	x28, [x28, #24]
  430074:	cbz	x28, 4300c8 <ferror@plt+0x2e388>
  430078:	ldr	x0, [x28]
  43007c:	bl	42e648 <ferror@plt+0x2c908>
  430080:	mov	x27, x0
  430084:	ldr	x0, [x28, #8]
  430088:	bl	42e6e8 <ferror@plt+0x2c9a8>
  43008c:	mov	x2, x0
  430090:	mov	x1, x27
  430094:	mov	x0, x20
  430098:	bl	401cc0 <printf@plt>
  43009c:	ldr	x0, [x28, #8]
  4300a0:	cmp	x0, #0x21
  4300a4:	b.ne	430064 <ferror@plt+0x2e324>  // b.any
  4300a8:	ldr	x1, [x28, #16]
  4300ac:	mov	x0, x22
  4300b0:	bl	401cc0 <printf@plt>
  4300b4:	ldr	x1, [x19]
  4300b8:	mov	w0, #0xa                   	// #10
  4300bc:	bl	401990 <putc@plt>
  4300c0:	ldr	x28, [x28, #24]
  4300c4:	cbnz	x28, 430078 <ferror@plt+0x2e338>
  4300c8:	ldr	x21, [x21, #40]
  4300cc:	cbz	x21, 42ffa0 <ferror@plt+0x2e260>
  4300d0:	ldp	x19, x0, [x21]
  4300d4:	bl	42e5b8 <ferror@plt+0x2c878>
  4300d8:	mov	x20, x0
  4300dc:	ldr	w1, [x21, #16]
  4300e0:	cbnz	w1, 430020 <ferror@plt+0x2e2e0>
  4300e4:	mov	x1, x24
  4300e8:	mov	w2, #0x5                   	// #5
  4300ec:	mov	x0, #0x0                   	// #0
  4300f0:	bl	401c70 <dcgettext@plt>
  4300f4:	mov	x3, x0
  4300f8:	b	430038 <ferror@plt+0x2e2f8>
  4300fc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430100:	mov	w2, #0x5                   	// #5
  430104:	add	x1, x0, #0xb38
  430108:	mov	x0, #0x0                   	// #0
  43010c:	bl	401c70 <dcgettext@plt>
  430110:	ldr	x1, [sp, #104]
  430114:	ldr	x1, [x1, #32]
  430118:	sub	x1, x25, x1
  43011c:	bl	401cc0 <printf@plt>
  430120:	ldr	x21, [x26, #32]
  430124:	mov	x25, x19
  430128:	cbnz	x21, 42fffc <ferror@plt+0x2e2bc>
  43012c:	cbnz	x25, 42ff78 <ferror@plt+0x2e238>
  430130:	b	42ffa4 <ferror@plt+0x2e264>
  430134:	nop
  430138:	mov	w13, w3
  43013c:	stp	x29, x30, [sp, #-32]!
  430140:	mov	x3, x1
  430144:	mov	x29, sp
  430148:	mov	x1, x2
  43014c:	add	x4, sp, #0x1c
  430150:	mov	w2, w13
  430154:	bl	42fb50 <ferror@plt+0x2de10>
  430158:	ldr	w2, [sp, #28]
  43015c:	cbnz	w2, 43019c <ferror@plt+0x2e45c>
  430160:	cmp	w13, #0x0
  430164:	adrp	x3, 44d000 <warn@@Base+0x66c0>
  430168:	add	x3, x3, #0xcd0
  43016c:	mov	x1, x0
  430170:	mov	w2, #0x0                   	// #0
  430174:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  430178:	add	x0, x0, #0x980
  43017c:	csel	x0, x0, x3, ne  // ne = any
  430180:	bl	42c470 <ferror@plt+0x2a730>
  430184:	mov	x1, x0
  430188:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43018c:	add	x0, x0, #0x7a8
  430190:	bl	401cc0 <printf@plt>
  430194:	ldp	x29, x30, [sp], #32
  430198:	ret
  43019c:	tbnz	w2, #0, 4301c0 <ferror@plt+0x2e480>
  4301a0:	tbz	w2, #1, 430194 <ferror@plt+0x2e454>
  4301a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4301a8:	add	x1, x1, #0x6e0
  4301ac:	mov	w2, #0x5                   	// #5
  4301b0:	mov	x0, #0x0                   	// #0
  4301b4:	bl	401c70 <dcgettext@plt>
  4301b8:	bl	446368 <error@@Base>
  4301bc:	b	430194 <ferror@plt+0x2e454>
  4301c0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4301c4:	add	x1, x1, #0x6c8
  4301c8:	mov	w2, #0x5                   	// #5
  4301cc:	mov	x0, #0x0                   	// #0
  4301d0:	bl	401c70 <dcgettext@plt>
  4301d4:	bl	446368 <error@@Base>
  4301d8:	ldp	x29, x30, [sp], #32
  4301dc:	ret
  4301e0:	stp	x29, x30, [sp, #-144]!
  4301e4:	mov	x29, sp
  4301e8:	stp	x19, x20, [sp, #16]
  4301ec:	add	x19, x0, x4
  4301f0:	cmp	x0, x19
  4301f4:	stp	x27, x28, [sp, #80]
  4301f8:	str	x6, [sp, #96]
  4301fc:	b.cs	431dc0 <ferror@plt+0x30080>  // b.hs, b.nlast
  430200:	adrp	x20, 484000 <warn@@Base+0x3d6c0>
  430204:	add	x20, x20, #0x178
  430208:	stp	x21, x22, [sp, #32]
  43020c:	mov	w22, w3
  430210:	mov	x21, x5
  430214:	stp	x23, x24, [sp, #48]
  430218:	mov	w23, w1
  43021c:	mov	w24, w2
  430220:	mov	x7, x0
  430224:	mov	w27, #0x0                   	// #0
  430228:	stp	x25, x26, [sp, #64]
  43022c:	adrp	x26, 47e000 <warn@@Base+0x376c0>
  430230:	add	x0, x26, #0x3e8
  430234:	str	x0, [sp, #104]
  430238:	add	x0, x7, #0x1
  43023c:	str	x0, [sp, #120]
  430240:	ldrb	w26, [x7]
  430244:	sub	w1, w26, #0x3
  430248:	cmp	w1, #0xfa
  43024c:	b.ls	430298 <ferror@plt+0x2e558>  // b.plast
  430250:	sub	w0, w26, #0xe0
  430254:	mov	w2, #0x5                   	// #5
  430258:	cmp	w0, #0x1f
  43025c:	b.hi	4303b0 <ferror@plt+0x2e670>  // b.pmore
  430260:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  430264:	add	x1, x1, #0x408
  430268:	mov	x0, #0x0                   	// #0
  43026c:	bl	401c70 <dcgettext@plt>
  430270:	mov	w1, w26
  430274:	bl	401cc0 <printf@plt>
  430278:	mov	w0, w27
  43027c:	ldp	x19, x20, [sp, #16]
  430280:	ldp	x21, x22, [sp, #32]
  430284:	ldp	x23, x24, [sp, #48]
  430288:	ldp	x25, x26, [sp, #64]
  43028c:	ldp	x27, x28, [sp, #80]
  430290:	ldp	x29, x30, [sp], #144
  430294:	ret
  430298:	ldrh	w1, [x20, w1, uxtw #1]
  43029c:	adr	x2, 4302a8 <ferror@plt+0x2e568>
  4302a0:	add	x1, x2, w1, sxth #2
  4302a4:	br	x1
  4302a8:	mov	x1, x19
  4302ac:	mov	w2, #0x1                   	// #1
  4302b0:	add	x4, sp, #0x8c
  4302b4:	add	x3, sp, #0x88
  4302b8:	bl	42fb50 <ferror@plt+0x2de10>
  4302bc:	mov	x28, x0
  4302c0:	ldp	w2, w0, [sp, #136]
  4302c4:	ldr	x1, [sp, #120]
  4302c8:	add	x1, x1, x2
  4302cc:	str	x1, [sp, #120]
  4302d0:	tbnz	w0, #0, 4319f8 <ferror@plt+0x2fcb8>
  4302d4:	tbnz	w0, #1, 431ef0 <ferror@plt+0x301b0>
  4302d8:	sub	w26, w26, #0x70
  4302dc:	mov	w1, #0x1                   	// #1
  4302e0:	mov	w0, w26
  4302e4:	bl	42dd28 <ferror@plt+0x2bfe8>
  4302e8:	mov	x1, x28
  4302ec:	mov	w2, #0x0                   	// #0
  4302f0:	mov	x28, x0
  4302f4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4302f8:	add	x0, x0, #0x980
  4302fc:	bl	42c470 <ferror@plt+0x2a730>
  430300:	mov	x2, x28
  430304:	mov	x3, x0
  430308:	mov	w1, w26
  43030c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430310:	add	x0, x0, #0x8
  430314:	bl	401cc0 <printf@plt>
  430318:	ldr	x0, [sp, #120]
  43031c:	nop
  430320:	cmp	x19, x0
  430324:	b.hi	430368 <ferror@plt+0x2e628>  // b.pmore
  430328:	ldp	x21, x22, [sp, #32]
  43032c:	ldp	x23, x24, [sp, #48]
  430330:	ldp	x25, x26, [sp, #64]
  430334:	mov	w0, w27
  430338:	ldp	x19, x20, [sp, #16]
  43033c:	ldp	x27, x28, [sp, #80]
  430340:	ldp	x29, x30, [sp], #144
  430344:	ret
  430348:	sub	w1, w26, #0x30
  43034c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430350:	add	x0, x0, #0xfe0
  430354:	bl	401cc0 <printf@plt>
  430358:	ldr	x0, [sp, #120]
  43035c:	cmp	x19, x0
  430360:	b.ls	430328 <ferror@plt+0x2e5e8>  // b.plast
  430364:	nop
  430368:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43036c:	add	x0, x0, #0x448
  430370:	bl	401cc0 <printf@plt>
  430374:	ldr	x7, [sp, #120]
  430378:	cmp	x7, x19
  43037c:	b.cc	430238 <ferror@plt+0x2e4f8>  // b.lo, b.ul, b.last
  430380:	b	430328 <ferror@plt+0x2e5e8>
  430384:	sub	w26, w26, #0x50
  430388:	mov	w1, #0x1                   	// #1
  43038c:	mov	w0, w26
  430390:	bl	42dd28 <ferror@plt+0x2bfe8>
  430394:	mov	w1, w26
  430398:	mov	x2, x0
  43039c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4303a0:	add	x0, x0, #0xff0
  4303a4:	bl	401cc0 <printf@plt>
  4303a8:	ldr	x0, [sp, #120]
  4303ac:	b	430320 <ferror@plt+0x2e5e0>
  4303b0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4303b4:	mov	x0, #0x0                   	// #0
  4303b8:	add	x1, x1, #0x428
  4303bc:	b	43026c <ferror@plt+0x2e52c>
  4303c0:	add	x25, sp, #0x88
  4303c4:	mov	x1, x19
  4303c8:	mov	x3, x25
  4303cc:	mov	w2, #0x0                   	// #0
  4303d0:	add	x4, sp, #0x8c
  4303d4:	bl	42fb50 <ferror@plt+0x2de10>
  4303d8:	mov	x3, x0
  4303dc:	ldp	w2, w0, [sp, #136]
  4303e0:	ldr	x1, [sp, #120]
  4303e4:	add	x1, x1, x2
  4303e8:	str	x1, [sp, #120]
  4303ec:	tbnz	w0, #0, 431a14 <ferror@plt+0x2fcd4>
  4303f0:	tbnz	w0, #1, 431ee0 <ferror@plt+0x301a0>
  4303f4:	cmp	w26, #0xa5
  4303f8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4303fc:	adrp	x28, 47d000 <warn@@Base+0x366c0>
  430400:	add	x0, x0, #0xc48
  430404:	add	x28, x28, #0xc30
  430408:	mov	x1, x3
  43040c:	csel	x28, x28, x0, eq  // eq = none
  430410:	mov	w2, #0x0                   	// #0
  430414:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  430418:	add	x0, x0, #0xcd0
  43041c:	str	x3, [sp, #112]
  430420:	bl	42c470 <ferror@plt+0x2a730>
  430424:	ldr	x3, [sp, #112]
  430428:	mov	x26, x0
  43042c:	mov	w1, #0x1                   	// #1
  430430:	mov	w0, w3
  430434:	bl	42dd28 <ferror@plt+0x2bfe8>
  430438:	mov	x3, x0
  43043c:	mov	x1, x28
  430440:	mov	x2, x26
  430444:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430448:	add	x0, x0, #0x280
  43044c:	bl	401cc0 <printf@plt>
  430450:	ldr	x0, [sp, #120]
  430454:	mov	x1, x19
  430458:	mov	w2, #0x0                   	// #0
  43045c:	add	x4, sp, #0x8c
  430460:	mov	x3, x25
  430464:	bl	42fb50 <ferror@plt+0x2de10>
  430468:	mov	x28, x0
  43046c:	ldp	w2, w0, [sp, #136]
  430470:	ldr	x1, [sp, #120]
  430474:	add	x1, x1, x2
  430478:	str	x1, [sp, #120]
  43047c:	tbnz	w0, #0, 430534 <ferror@plt+0x2e7f4>
  430480:	tbnz	w0, #1, 4319b8 <ferror@plt+0x2fc78>
  430484:	mov	w2, #0x0                   	// #0
  430488:	add	x1, x21, x28
  43048c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  430490:	add	x0, x0, #0x238
  430494:	bl	42c470 <ferror@plt+0x2a730>
  430498:	mov	x1, x0
  43049c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4304a0:	add	x0, x0, #0x2c0
  4304a4:	bl	401cc0 <printf@plt>
  4304a8:	ldr	x0, [sp, #120]
  4304ac:	b	430320 <ferror@plt+0x2e5e0>
  4304b0:	add	x7, x7, #0x2
  4304b4:	cmp	x19, x7
  4304b8:	b.hi	43199c <ferror@plt+0x2fc5c>  // b.pmore
  4304bc:	cmp	x0, x19
  4304c0:	mov	x2, #0x0                   	// #0
  4304c4:	b.cs	4304d8 <ferror@plt+0x2e798>  // b.hs, b.nlast
  4304c8:	sub	x1, x19, x0
  4304cc:	sub	w3, w1, #0x1
  4304d0:	cmp	w3, #0x7
  4304d4:	b.ls	4319a0 <ferror@plt+0x2fc60>  // b.plast
  4304d8:	add	x4, x0, #0x1
  4304dc:	cmp	w26, #0xa6
  4304e0:	adrp	x3, 47d000 <warn@@Base+0x366c0>
  4304e4:	add	x3, x3, #0xc60
  4304e8:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  4304ec:	add	x1, x1, #0xc78
  4304f0:	csel	x1, x3, x1, eq  // eq = none
  4304f4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4304f8:	add	x0, x0, #0x290
  4304fc:	str	x4, [sp, #120]
  430500:	bl	401cc0 <printf@plt>
  430504:	ldr	x0, [sp, #120]
  430508:	mov	x1, x19
  43050c:	mov	w2, #0x0                   	// #0
  430510:	add	x4, sp, #0x8c
  430514:	add	x3, sp, #0x88
  430518:	bl	42fb50 <ferror@plt+0x2de10>
  43051c:	mov	x28, x0
  430520:	ldp	w2, w0, [sp, #136]
  430524:	ldr	x1, [sp, #120]
  430528:	add	x1, x1, x2
  43052c:	str	x1, [sp, #120]
  430530:	tbz	w0, #0, 430480 <ferror@plt+0x2e740>
  430534:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  430538:	add	x1, x1, #0x6c8
  43053c:	mov	w2, #0x5                   	// #5
  430540:	mov	x0, #0x0                   	// #0
  430544:	bl	401c70 <dcgettext@plt>
  430548:	bl	446368 <error@@Base>
  43054c:	b	430484 <ferror@plt+0x2e744>
  430550:	add	x3, sp, #0x88
  430554:	mov	x1, x19
  430558:	mov	w2, #0x0                   	// #0
  43055c:	add	x4, sp, #0x8c
  430560:	bl	42fb50 <ferror@plt+0x2de10>
  430564:	mov	x3, x0
  430568:	ldp	w2, w0, [sp, #136]
  43056c:	ldr	x1, [sp, #120]
  430570:	add	x1, x1, x2
  430574:	str	x1, [sp, #120]
  430578:	tbnz	w0, #0, 4319d4 <ferror@plt+0x2fc94>
  43057c:	tbnz	w0, #1, 431de4 <ferror@plt+0x300a4>
  430580:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430584:	adrp	x28, 47d000 <warn@@Base+0x366c0>
  430588:	cmp	w26, #0xa8
  43058c:	add	x0, x0, #0xca0
  430590:	add	x28, x28, #0xc90
  430594:	csel	x28, x28, x0, eq  // eq = none
  430598:	cmp	x3, #0x0
  43059c:	add	x1, x3, x21
  4305a0:	mov	w2, #0x0                   	// #0
  4305a4:	csel	x1, x1, x3, ne  // ne = any
  4305a8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4305ac:	add	x0, x0, #0x238
  4305b0:	bl	42c470 <ferror@plt+0x2a730>
  4305b4:	mov	x1, x28
  4305b8:	mov	x2, x0
  4305bc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4305c0:	add	x0, x0, #0x298
  4305c4:	bl	401cc0 <printf@plt>
  4305c8:	ldr	x0, [sp, #120]
  4305cc:	b	430320 <ferror@plt+0x2e5e0>
  4305d0:	add	x3, sp, #0x88
  4305d4:	mov	x1, x19
  4305d8:	mov	w2, #0x0                   	// #0
  4305dc:	add	x4, sp, #0x8c
  4305e0:	bl	42fb50 <ferror@plt+0x2de10>
  4305e4:	mov	x3, x0
  4305e8:	ldp	w2, w0, [sp, #136]
  4305ec:	ldr	x1, [sp, #120]
  4305f0:	add	x1, x1, x2
  4305f4:	str	x1, [sp, #120]
  4305f8:	tbnz	w0, #0, 431b4c <ferror@plt+0x2fe0c>
  4305fc:	tbnz	w0, #1, 431f0c <ferror@plt+0x301cc>
  430600:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430604:	adrp	x28, 47d000 <warn@@Base+0x366c0>
  430608:	cmp	w26, #0xa9
  43060c:	add	x0, x0, #0xcd0
  430610:	add	x28, x28, #0xcb8
  430614:	b	430594 <ferror@plt+0x2e854>
  430618:	cmn	w22, #0x1
  43061c:	b.eq	43205c <ferror@plt+0x3031c>  // b.none
  430620:	cmp	w22, #0x2
  430624:	b.eq	431c5c <ferror@plt+0x2ff1c>  // b.none
  430628:	cmp	w24, #0x8
  43062c:	mov	w28, w24
  430630:	b.hi	431f7c <ferror@plt+0x3023c>  // b.pmore
  430634:	add	x1, x0, x28
  430638:	cmp	x19, x1
  43063c:	b.hi	431ccc <ferror@plt+0x2ff8c>  // b.pmore
  430640:	cmp	x0, x19
  430644:	b.cc	431ca0 <ferror@plt+0x2ff60>  // b.lo, b.ul, b.last
  430648:	mov	x25, #0x0                   	// #0
  43064c:	ldr	x0, [sp, #120]
  430650:	mov	x1, x19
  430654:	mov	w2, #0x1                   	// #1
  430658:	add	x4, sp, #0x8c
  43065c:	add	x0, x0, x28
  430660:	add	x3, sp, #0x88
  430664:	str	x0, [sp, #120]
  430668:	bl	42fb50 <ferror@plt+0x2de10>
  43066c:	mov	x28, x0
  430670:	ldp	w2, w0, [sp, #136]
  430674:	ldr	x1, [sp, #120]
  430678:	add	x1, x1, x2
  43067c:	str	x1, [sp, #120]
  430680:	tbnz	w0, #0, 431c7c <ferror@plt+0x2ff3c>
  430684:	tbnz	w0, #1, 431fd4 <ferror@plt+0x30294>
  430688:	cmp	w26, #0xa0
  43068c:	adrp	x4, 47d000 <warn@@Base+0x366c0>
  430690:	add	x4, x4, #0xb98
  430694:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430698:	add	x0, x0, #0xbb0
  43069c:	mov	x1, x25
  4306a0:	csel	x26, x4, x0, eq  // eq = none
  4306a4:	mov	w2, #0x0                   	// #0
  4306a8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4306ac:	add	x0, x0, #0x238
  4306b0:	bl	42c470 <ferror@plt+0x2a730>
  4306b4:	mov	x25, x0
  4306b8:	mov	x1, x28
  4306bc:	mov	w2, #0x0                   	// #0
  4306c0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4306c4:	add	x0, x0, #0x980
  4306c8:	bl	42c470 <ferror@plt+0x2a730>
  4306cc:	mov	x3, x0
  4306d0:	mov	x1, x26
  4306d4:	mov	x2, x25
  4306d8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4306dc:	add	x0, x0, #0x258
  4306e0:	bl	401cc0 <printf@plt>
  4306e4:	ldr	x0, [sp, #120]
  4306e8:	b	430320 <ferror@plt+0x2e5e0>
  4306ec:	mov	x1, x19
  4306f0:	mov	w2, #0x0                   	// #0
  4306f4:	add	x4, sp, #0x8c
  4306f8:	add	x3, sp, #0x88
  4306fc:	bl	42fb50 <ferror@plt+0x2de10>
  430700:	mov	x28, x0
  430704:	ldp	w2, w0, [sp, #136]
  430708:	ldr	x1, [sp, #120]
  43070c:	add	x1, x1, x2
  430710:	str	x1, [sp, #120]
  430714:	tbnz	w0, #0, 431b18 <ferror@plt+0x2fdd8>
  430718:	tbnz	w0, #1, 431f70 <ferror@plt+0x30230>
  43071c:	sub	x1, x19, x1
  430720:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  430724:	cmp	x1, x28
  430728:	add	x2, x2, #0xbd0
  43072c:	csel	x28, x1, x28, ls  // ls = plast
  430730:	cmp	w26, #0xa3
  430734:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430738:	add	x1, x0, #0xbe8
  43073c:	csel	x1, x2, x1, eq  // eq = none
  430740:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430744:	add	x0, x0, #0x268
  430748:	bl	401cc0 <printf@plt>
  43074c:	ldr	x6, [sp, #96]
  430750:	mov	x5, x21
  430754:	ldr	x0, [sp, #120]
  430758:	mov	x4, x28
  43075c:	mov	w3, w22
  430760:	mov	w2, w24
  430764:	mov	w1, w23
  430768:	bl	4301e0 <ferror@plt+0x2e4a0>
  43076c:	cmp	w0, #0x0
  430770:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  430774:	csinc	w27, w27, wzr, eq  // eq = none
  430778:	mov	w0, #0x29                  	// #41
  43077c:	ldr	x1, [x1, #1040]
  430780:	bl	401990 <putc@plt>
  430784:	ldr	x0, [sp, #120]
  430788:	add	x0, x0, x28
  43078c:	str	x0, [sp, #120]
  430790:	cmp	x0, x19
  430794:	b.hi	430328 <ferror@plt+0x2e5e8>  // b.pmore
  430798:	b	430320 <ferror@plt+0x2e5e0>
  43079c:	mov	x1, x19
  4307a0:	mov	w2, #0x0                   	// #0
  4307a4:	add	x4, sp, #0x8c
  4307a8:	add	x3, sp, #0x88
  4307ac:	bl	42fb50 <ferror@plt+0x2de10>
  4307b0:	mov	x25, x0
  4307b4:	ldp	w2, w0, [sp, #136]
  4307b8:	ldr	x1, [sp, #120]
  4307bc:	add	x1, x1, x2
  4307c0:	str	x1, [sp, #120]
  4307c4:	tbnz	w0, #0, 431afc <ferror@plt+0x2fdbc>
  4307c8:	tbnz	w0, #1, 431f54 <ferror@plt+0x30214>
  4307cc:	cmp	w26, #0xa4
  4307d0:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  4307d4:	adrp	x28, 47d000 <warn@@Base+0x366c0>
  4307d8:	add	x2, x2, #0xc18
  4307dc:	add	x28, x28, #0xc00
  4307e0:	add	x1, x21, x25
  4307e4:	csel	x28, x28, x2, eq  // eq = none
  4307e8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4307ec:	mov	w2, #0x0                   	// #0
  4307f0:	add	x0, x0, #0x238
  4307f4:	bl	42c470 <ferror@plt+0x2a730>
  4307f8:	mov	x2, x0
  4307fc:	mov	x1, x28
  430800:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430804:	add	x0, x0, #0x270
  430808:	bl	401cc0 <printf@plt>
  43080c:	ldr	x2, [sp, #120]
  430810:	add	x0, x2, #0x1
  430814:	cmp	x0, x19
  430818:	b.cc	430840 <ferror@plt+0x2eb00>  // b.lo, b.ul, b.last
  43081c:	cmp	x2, x19
  430820:	mov	x1, #0x0                   	// #0
  430824:	b.cs	430860 <ferror@plt+0x2eb20>  // b.hs, b.nlast
  430828:	sub	x3, x19, x2
  43082c:	sub	w4, w3, #0x1
  430830:	cmp	w4, #0x7
  430834:	b.hi	430860 <ferror@plt+0x2eb20>  // b.pmore
  430838:	mov	w1, w3
  43083c:	b	430844 <ferror@plt+0x2eb04>
  430840:	mov	w1, #0x1                   	// #1
  430844:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430848:	mov	x0, x2
  43084c:	ldr	x2, [x3, #672]
  430850:	blr	x2
  430854:	mov	x1, x0
  430858:	ldr	x2, [sp, #120]
  43085c:	add	x0, x2, #0x1
  430860:	mov	x2, x19
  430864:	mov	w3, #0x20                  	// #32
  430868:	str	x0, [sp, #120]
  43086c:	bl	42e320 <ferror@plt+0x2c5e0>
  430870:	str	x0, [sp, #120]
  430874:	b	430320 <ferror@plt+0x2e5e0>
  430878:	mov	x1, x19
  43087c:	mov	w2, #0x1                   	// #1
  430880:	add	x4, sp, #0x8c
  430884:	add	x3, sp, #0x88
  430888:	bl	42fb50 <ferror@plt+0x2de10>
  43088c:	mov	x28, x0
  430890:	ldp	w2, w0, [sp, #136]
  430894:	ldr	x1, [sp, #120]
  430898:	add	x1, x1, x2
  43089c:	str	x1, [sp, #120]
  4308a0:	tbnz	w0, #0, 431a54 <ferror@plt+0x2fd14>
  4308a4:	tbnz	w0, #1, 431ec4 <ferror@plt+0x30184>
  4308a8:	mov	w2, #0x0                   	// #0
  4308ac:	mov	x1, x28
  4308b0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4308b4:	add	x0, x0, #0x980
  4308b8:	bl	42c470 <ferror@plt+0x2a730>
  4308bc:	mov	x1, x0
  4308c0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4308c4:	add	x0, x0, #0xde0
  4308c8:	bl	401cc0 <printf@plt>
  4308cc:	ldr	x0, [sp, #120]
  4308d0:	b	430320 <ferror@plt+0x2e5e0>
  4308d4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4308d8:	add	x0, x0, #0xe68
  4308dc:	bl	401cc0 <printf@plt>
  4308e0:	ldr	x0, [sp, #120]
  4308e4:	b	430320 <ferror@plt+0x2e5e0>
  4308e8:	add	x7, x7, #0x2
  4308ec:	cmp	x19, x7
  4308f0:	b.hi	430918 <ferror@plt+0x2ebd8>  // b.pmore
  4308f4:	cmp	x0, x19
  4308f8:	mov	x1, #0x0                   	// #0
  4308fc:	b.cs	430930 <ferror@plt+0x2ebf0>  // b.hs, b.nlast
  430900:	sub	x2, x19, x0
  430904:	sub	w3, w2, #0x1
  430908:	cmp	w3, #0x7
  43090c:	b.hi	430930 <ferror@plt+0x2ebf0>  // b.pmore
  430910:	mov	w1, w2
  430914:	b	43091c <ferror@plt+0x2ebdc>
  430918:	mov	w1, #0x1                   	// #1
  43091c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430920:	ldr	x2, [x2, #672]
  430924:	blr	x2
  430928:	mov	x1, x0
  43092c:	ldr	x0, [sp, #120]
  430930:	add	x2, x0, #0x1
  430934:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430938:	add	x0, x0, #0xe28
  43093c:	str	x2, [sp, #120]
  430940:	bl	401cc0 <printf@plt>
  430944:	ldr	x0, [sp, #120]
  430948:	b	430320 <ferror@plt+0x2e5e0>
  43094c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430950:	add	x0, x0, #0xe38
  430954:	bl	401cc0 <printf@plt>
  430958:	ldr	x0, [sp, #120]
  43095c:	b	430320 <ferror@plt+0x2e5e0>
  430960:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430964:	add	x0, x0, #0xe48
  430968:	bl	401cc0 <printf@plt>
  43096c:	ldr	x0, [sp, #120]
  430970:	b	430320 <ferror@plt+0x2e5e0>
  430974:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430978:	add	x0, x0, #0xe58
  43097c:	bl	401cc0 <printf@plt>
  430980:	ldr	x0, [sp, #120]
  430984:	b	430320 <ferror@plt+0x2e5e0>
  430988:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  43098c:	add	x0, x0, #0xe08
  430990:	bl	401cc0 <printf@plt>
  430994:	ldr	x0, [sp, #120]
  430998:	b	430320 <ferror@plt+0x2e5e0>
  43099c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4309a0:	add	x0, x0, #0xe18
  4309a4:	bl	401cc0 <printf@plt>
  4309a8:	ldr	x0, [sp, #120]
  4309ac:	b	430320 <ferror@plt+0x2e5e0>
  4309b0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4309b4:	add	x0, x0, #0xdf8
  4309b8:	bl	401cc0 <printf@plt>
  4309bc:	ldr	x0, [sp, #120]
  4309c0:	b	430320 <ferror@plt+0x2e5e0>
  4309c4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4309c8:	add	x0, x0, #0xea8
  4309cc:	bl	401cc0 <printf@plt>
  4309d0:	ldr	x0, [sp, #120]
  4309d4:	b	430320 <ferror@plt+0x2e5e0>
  4309d8:	cmp	w23, #0x8
  4309dc:	mov	w28, w23
  4309e0:	b.hi	431950 <ferror@plt+0x2fc10>  // b.pmore
  4309e4:	add	x1, x0, x28
  4309e8:	cmp	x19, x1
  4309ec:	b.ls	43198c <ferror@plt+0x2fc4c>  // b.plast
  4309f0:	mov	w1, w23
  4309f4:	sub	w2, w1, #0x1
  4309f8:	cmp	w2, #0x7
  4309fc:	b.hi	431994 <ferror@plt+0x2fc54>  // b.pmore
  430a00:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430a04:	ldr	x2, [x2, #672]
  430a08:	blr	x2
  430a0c:	mov	x1, x0
  430a10:	ldr	x4, [sp, #120]
  430a14:	mov	w2, #0x0                   	// #0
  430a18:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  430a1c:	add	x0, x0, #0x238
  430a20:	add	x3, x4, x28
  430a24:	str	x3, [sp, #120]
  430a28:	bl	42c470 <ferror@plt+0x2a730>
  430a2c:	mov	x1, x0
  430a30:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  430a34:	add	x0, x2, #0xce8
  430a38:	bl	401cc0 <printf@plt>
  430a3c:	ldr	x0, [sp, #120]
  430a40:	b	430320 <ferror@plt+0x2e5e0>
  430a44:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430a48:	add	x0, x0, #0xcf8
  430a4c:	bl	401cc0 <printf@plt>
  430a50:	ldr	x0, [sp, #120]
  430a54:	b	430320 <ferror@plt+0x2e5e0>
  430a58:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430a5c:	add	x0, x0, #0xe88
  430a60:	bl	401cc0 <printf@plt>
  430a64:	ldr	x0, [sp, #120]
  430a68:	b	430320 <ferror@plt+0x2e5e0>
  430a6c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430a70:	add	x0, x0, #0xe98
  430a74:	bl	401cc0 <printf@plt>
  430a78:	ldr	x0, [sp, #120]
  430a7c:	b	430320 <ferror@plt+0x2e5e0>
  430a80:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430a84:	add	x0, x0, #0xe78
  430a88:	bl	401cc0 <printf@plt>
  430a8c:	ldr	x0, [sp, #120]
  430a90:	b	430320 <ferror@plt+0x2e5e0>
  430a94:	add	x7, x7, #0x2
  430a98:	cmp	x19, x7
  430a9c:	b.hi	430ac4 <ferror@plt+0x2ed84>  // b.pmore
  430aa0:	cmp	x0, x19
  430aa4:	mov	x1, #0x0                   	// #0
  430aa8:	b.cs	430adc <ferror@plt+0x2ed9c>  // b.hs, b.nlast
  430aac:	sub	x2, x19, x0
  430ab0:	sub	w3, w2, #0x1
  430ab4:	cmp	w3, #0x7
  430ab8:	b.hi	430adc <ferror@plt+0x2ed9c>  // b.pmore
  430abc:	mov	w1, w2
  430ac0:	b	430ac8 <ferror@plt+0x2ed88>
  430ac4:	mov	w1, #0x1                   	// #1
  430ac8:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430acc:	ldr	x2, [x2, #672]
  430ad0:	blr	x2
  430ad4:	mov	x1, x0
  430ad8:	ldr	x0, [sp, #120]
  430adc:	add	x2, x0, #0x1
  430ae0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430ae4:	add	x0, x0, #0xd08
  430ae8:	str	x2, [sp, #120]
  430aec:	bl	401cc0 <printf@plt>
  430af0:	ldr	x0, [sp, #120]
  430af4:	b	430320 <ferror@plt+0x2e5e0>
  430af8:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  430afc:	add	x1, x1, #0x1d0
  430b00:	mov	w2, #0x5                   	// #5
  430b04:	mov	x0, #0x0                   	// #0
  430b08:	bl	401c70 <dcgettext@plt>
  430b0c:	bl	401cc0 <printf@plt>
  430b10:	ldr	x0, [sp, #120]
  430b14:	b	430320 <ferror@plt+0x2e5e0>
  430b18:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430b1c:	add	x0, x0, #0x3c0
  430b20:	bl	401cc0 <printf@plt>
  430b24:	ldr	x0, [sp, #120]
  430b28:	b	430320 <ferror@plt+0x2e5e0>
  430b2c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430b30:	add	x0, x0, #0x3d8
  430b34:	bl	401cc0 <printf@plt>
  430b38:	ldr	x0, [sp, #120]
  430b3c:	b	430320 <ferror@plt+0x2e5e0>
  430b40:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430b44:	add	x0, x0, #0x200
  430b48:	bl	401cc0 <printf@plt>
  430b4c:	ldr	x0, [sp, #120]
  430b50:	b	430320 <ferror@plt+0x2e5e0>
  430b54:	cmp	x0, x19
  430b58:	mov	w28, #0x0                   	// #0
  430b5c:	b.cs	430b6c <ferror@plt+0x2ee2c>  // b.hs, b.nlast
  430b60:	add	x0, x7, #0x2
  430b64:	str	x0, [sp, #120]
  430b68:	ldrb	w28, [x7, #1]
  430b6c:	ldr	x0, [sp, #96]
  430b70:	mov	x4, x19
  430b74:	mov	w1, w28
  430b78:	add	x3, x0, #0x28
  430b7c:	add	x2, x0, #0x20
  430b80:	add	x0, sp, #0x78
  430b84:	bl	42e760 <ferror@plt+0x2ca20>
  430b88:	mov	w1, w28
  430b8c:	mov	x28, x0
  430b90:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430b94:	add	x0, x0, #0x218
  430b98:	bl	401cc0 <printf@plt>
  430b9c:	mov	x0, x28
  430ba0:	mov	w1, w23
  430ba4:	bl	42c788 <ferror@plt+0x2aa48>
  430ba8:	ldr	x0, [sp, #120]
  430bac:	b	430320 <ferror@plt+0x2e5e0>
  430bb0:	add	x7, x7, #0x5
  430bb4:	cmp	x19, x7
  430bb8:	b.hi	430be0 <ferror@plt+0x2eea0>  // b.pmore
  430bbc:	cmp	x0, x19
  430bc0:	mov	x1, #0x0                   	// #0
  430bc4:	b.cs	430bf8 <ferror@plt+0x2eeb8>  // b.hs, b.nlast
  430bc8:	sub	x2, x19, x0
  430bcc:	sub	w3, w2, #0x1
  430bd0:	cmp	w3, #0x7
  430bd4:	b.hi	430bf8 <ferror@plt+0x2eeb8>  // b.pmore
  430bd8:	mov	w1, w2
  430bdc:	b	430be4 <ferror@plt+0x2eea4>
  430be0:	mov	w1, #0x4                   	// #4
  430be4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430be8:	ldr	x2, [x2, #672]
  430bec:	blr	x2
  430bf0:	mov	x1, x0
  430bf4:	ldr	x0, [sp, #120]
  430bf8:	add	x2, x0, #0x4
  430bfc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430c00:	add	x0, x0, #0xd98
  430c04:	str	x2, [sp, #120]
  430c08:	bl	401cc0 <printf@plt>
  430c0c:	ldr	x0, [sp, #120]
  430c10:	add	x2, x0, #0x4
  430c14:	cmp	x2, x19
  430c18:	b.cc	430c40 <ferror@plt+0x2ef00>  // b.lo, b.ul, b.last
  430c1c:	cmp	x0, x19
  430c20:	mov	x1, #0x0                   	// #0
  430c24:	b.cs	430c5c <ferror@plt+0x2ef1c>  // b.hs, b.nlast
  430c28:	sub	x3, x19, x0
  430c2c:	sub	w4, w3, #0x1
  430c30:	cmp	w4, #0x7
  430c34:	b.hi	430c5c <ferror@plt+0x2ef1c>  // b.pmore
  430c38:	mov	w1, w3
  430c3c:	b	430c44 <ferror@plt+0x2ef04>
  430c40:	mov	w1, #0x4                   	// #4
  430c44:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430c48:	ldr	x2, [x2, #672]
  430c4c:	blr	x2
  430c50:	mov	x1, x0
  430c54:	ldr	x2, [sp, #120]
  430c58:	add	x2, x2, #0x4
  430c5c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  430c60:	add	x0, x0, #0x948
  430c64:	str	x2, [sp, #120]
  430c68:	bl	401cc0 <printf@plt>
  430c6c:	ldr	x0, [sp, #120]
  430c70:	b	430320 <ferror@plt+0x2e5e0>
  430c74:	add	x7, x7, #0x5
  430c78:	cmp	x19, x7
  430c7c:	b.hi	431b38 <ferror@plt+0x2fdf8>  // b.pmore
  430c80:	cmp	x0, x19
  430c84:	mov	x1, #0x0                   	// #0
  430c88:	b.cs	430c98 <ferror@plt+0x2ef58>  // b.hs, b.nlast
  430c8c:	cmp	w19, w0
  430c90:	sub	x2, x19, x0
  430c94:	b.ne	431cdc <ferror@plt+0x2ff9c>  // b.any
  430c98:	add	x2, x0, #0x4
  430c9c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430ca0:	add	x0, x0, #0xdb0
  430ca4:	str	x2, [sp, #120]
  430ca8:	bl	401cc0 <printf@plt>
  430cac:	ldr	x0, [sp, #120]
  430cb0:	add	x2, x0, #0x4
  430cb4:	cmp	x2, x19
  430cb8:	b.cc	431800 <ferror@plt+0x2fac0>  // b.lo, b.ul, b.last
  430cbc:	cmp	x0, x19
  430cc0:	mov	x1, #0x0                   	// #0
  430cc4:	b.cs	431814 <ferror@plt+0x2fad4>  // b.hs, b.nlast
  430cc8:	cmp	w19, w0
  430ccc:	sub	x3, x19, x0
  430cd0:	b.eq	431814 <ferror@plt+0x2fad4>  // b.none
  430cd4:	mov	w1, w3
  430cd8:	b	431804 <ferror@plt+0x2fac4>
  430cdc:	mov	x1, x19
  430ce0:	mov	w2, #0x0                   	// #0
  430ce4:	add	x4, sp, #0x8c
  430ce8:	add	x3, sp, #0x88
  430cec:	bl	42fb50 <ferror@plt+0x2de10>
  430cf0:	mov	x28, x0
  430cf4:	ldp	w2, w0, [sp, #136]
  430cf8:	ldr	x1, [sp, #120]
  430cfc:	add	x1, x1, x2
  430d00:	str	x1, [sp, #120]
  430d04:	tbnz	w0, #0, 431a8c <ferror@plt+0x2fd4c>
  430d08:	tbnz	w0, #1, 431f38 <ferror@plt+0x301f8>
  430d0c:	mov	w2, #0x0                   	// #0
  430d10:	mov	x1, x28
  430d14:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  430d18:	add	x0, x0, #0xcd0
  430d1c:	bl	42c470 <ferror@plt+0x2a730>
  430d20:	mov	x1, x0
  430d24:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430d28:	add	x0, x0, #0xdc8
  430d2c:	bl	401cc0 <printf@plt>
  430d30:	ldr	x0, [sp, #120]
  430d34:	b	430320 <ferror@plt+0x2e5e0>
  430d38:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430d3c:	add	x0, x0, #0xef8
  430d40:	bl	401cc0 <printf@plt>
  430d44:	ldr	x0, [sp, #120]
  430d48:	b	430320 <ferror@plt+0x2e5e0>
  430d4c:	add	x7, x7, #0x2
  430d50:	cmp	x19, x7
  430d54:	b.hi	4318d8 <ferror@plt+0x2fb98>  // b.pmore
  430d58:	cmp	x0, x19
  430d5c:	mov	x1, #0x0                   	// #0
  430d60:	b.cs	4318e8 <ferror@plt+0x2fba8>  // b.hs, b.nlast
  430d64:	cmp	w19, w0
  430d68:	sub	x2, x19, x0
  430d6c:	b.eq	4318e8 <ferror@plt+0x2fba8>  // b.none
  430d70:	mov	w1, w2
  430d74:	b	4318dc <ferror@plt+0x2fb9c>
  430d78:	add	x7, x7, #0x3
  430d7c:	cmp	x19, x7
  430d80:	b.hi	430da8 <ferror@plt+0x2f068>  // b.pmore
  430d84:	cmp	x0, x19
  430d88:	mov	x1, #0x0                   	// #0
  430d8c:	b.cs	430dc0 <ferror@plt+0x2f080>  // b.hs, b.nlast
  430d90:	sub	x2, x19, x0
  430d94:	sub	w3, w2, #0x1
  430d98:	cmp	w3, #0x7
  430d9c:	b.hi	430dc0 <ferror@plt+0x2f080>  // b.pmore
  430da0:	mov	w1, w2
  430da4:	b	430dac <ferror@plt+0x2f06c>
  430da8:	mov	w1, #0x2                   	// #2
  430dac:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430db0:	ldr	x2, [x2, #672]
  430db4:	blr	x2
  430db8:	mov	x1, x0
  430dbc:	ldr	x0, [sp, #120]
  430dc0:	add	x2, x0, #0x2
  430dc4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430dc8:	add	x0, x0, #0xd38
  430dcc:	str	x2, [sp, #120]
  430dd0:	bl	401cc0 <printf@plt>
  430dd4:	ldr	x0, [sp, #120]
  430dd8:	b	430320 <ferror@plt+0x2e5e0>
  430ddc:	add	x7, x7, #0x3
  430de0:	cmp	x19, x7
  430de4:	b.hi	431904 <ferror@plt+0x2fbc4>  // b.pmore
  430de8:	cmp	x0, x19
  430dec:	mov	x1, #0x0                   	// #0
  430df0:	b.cs	431914 <ferror@plt+0x2fbd4>  // b.hs, b.nlast
  430df4:	cmp	w19, w0
  430df8:	sub	x2, x19, x0
  430dfc:	b.eq	431914 <ferror@plt+0x2fbd4>  // b.none
  430e00:	mov	w1, w2
  430e04:	b	431908 <ferror@plt+0x2fbc8>
  430e08:	add	x7, x7, #0x5
  430e0c:	cmp	x19, x7
  430e10:	b.hi	430e38 <ferror@plt+0x2f0f8>  // b.pmore
  430e14:	cmp	x0, x19
  430e18:	mov	x1, #0x0                   	// #0
  430e1c:	b.cs	430e50 <ferror@plt+0x2f110>  // b.hs, b.nlast
  430e20:	sub	x2, x19, x0
  430e24:	sub	w3, w2, #0x1
  430e28:	cmp	w3, #0x7
  430e2c:	b.hi	430e50 <ferror@plt+0x2f110>  // b.pmore
  430e30:	mov	w1, w2
  430e34:	b	430e3c <ferror@plt+0x2f0fc>
  430e38:	mov	w1, #0x4                   	// #4
  430e3c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430e40:	ldr	x2, [x2, #672]
  430e44:	blr	x2
  430e48:	mov	x1, x0
  430e4c:	ldr	x0, [sp, #120]
  430e50:	add	x2, x0, #0x4
  430e54:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430e58:	add	x0, x0, #0xd68
  430e5c:	str	x2, [sp, #120]
  430e60:	bl	401cc0 <printf@plt>
  430e64:	ldr	x0, [sp, #120]
  430e68:	b	430320 <ferror@plt+0x2e5e0>
  430e6c:	add	x7, x7, #0x5
  430e70:	cmp	x19, x7
  430e74:	b.hi	4318ac <ferror@plt+0x2fb6c>  // b.pmore
  430e78:	cmp	x0, x19
  430e7c:	mov	x1, #0x0                   	// #0
  430e80:	b.cs	4318bc <ferror@plt+0x2fb7c>  // b.hs, b.nlast
  430e84:	cmp	w19, w0
  430e88:	sub	x2, x19, x0
  430e8c:	b.eq	4318bc <ferror@plt+0x2fb7c>  // b.none
  430e90:	mov	w1, w2
  430e94:	b	4318b0 <ferror@plt+0x2fb70>
  430e98:	ldr	x0, [sp, #104]
  430e9c:	bl	401cc0 <printf@plt>
  430ea0:	ldr	x0, [sp, #120]
  430ea4:	b	430320 <ferror@plt+0x2e5e0>
  430ea8:	add	x7, x7, #0x5
  430eac:	cmp	x19, x7
  430eb0:	b.hi	430ed8 <ferror@plt+0x2f198>  // b.pmore
  430eb4:	cmp	x0, x19
  430eb8:	mov	x1, x21
  430ebc:	b.cs	430ef0 <ferror@plt+0x2f1b0>  // b.hs, b.nlast
  430ec0:	sub	x2, x19, x0
  430ec4:	sub	w3, w2, #0x1
  430ec8:	cmp	w3, #0x7
  430ecc:	b.hi	430ef0 <ferror@plt+0x2f1b0>  // b.pmore
  430ed0:	mov	w1, w2
  430ed4:	b	430edc <ferror@plt+0x2f19c>
  430ed8:	mov	w1, #0x4                   	// #4
  430edc:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  430ee0:	ldr	x2, [x2, #672]
  430ee4:	blr	x2
  430ee8:	add	x1, x0, x21
  430eec:	ldr	x0, [sp, #120]
  430ef0:	add	x3, x0, #0x4
  430ef4:	mov	w2, #0x0                   	// #0
  430ef8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  430efc:	add	x0, x0, #0x238
  430f00:	str	x3, [sp, #120]
  430f04:	bl	42c470 <ferror@plt+0x2a730>
  430f08:	mov	x1, x0
  430f0c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430f10:	add	x0, x0, #0x2a8
  430f14:	bl	401cc0 <printf@plt>
  430f18:	ldr	x0, [sp, #120]
  430f1c:	b	430320 <ferror@plt+0x2e5e0>
  430f20:	mov	x1, x19
  430f24:	mov	w2, #0x0                   	// #0
  430f28:	add	x4, sp, #0x8c
  430f2c:	add	x3, sp, #0x88
  430f30:	bl	42fb50 <ferror@plt+0x2de10>
  430f34:	mov	x28, x0
  430f38:	ldp	w2, w0, [sp, #136]
  430f3c:	ldr	x1, [sp, #120]
  430f40:	add	x1, x1, x2
  430f44:	str	x1, [sp, #120]
  430f48:	tbnz	w0, #0, 431ba8 <ferror@plt+0x2fe68>
  430f4c:	tbnz	w0, #1, 431e70 <ferror@plt+0x30130>
  430f50:	mov	w2, #0x0                   	// #0
  430f54:	mov	x1, x28
  430f58:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  430f5c:	add	x0, x0, #0x238
  430f60:	bl	42c470 <ferror@plt+0x2a730>
  430f64:	mov	x1, x0
  430f68:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430f6c:	add	x0, x0, #0x2c8
  430f70:	bl	401cc0 <printf@plt>
  430f74:	ldr	x0, [sp, #120]
  430f78:	b	430320 <ferror@plt+0x2e5e0>
  430f7c:	mov	x1, x19
  430f80:	mov	w2, #0x0                   	// #0
  430f84:	add	x4, sp, #0x8c
  430f88:	add	x3, sp, #0x88
  430f8c:	bl	42fb50 <ferror@plt+0x2de10>
  430f90:	mov	x28, x0
  430f94:	ldp	w2, w0, [sp, #136]
  430f98:	ldr	x1, [sp, #120]
  430f9c:	add	x1, x1, x2
  430fa0:	str	x1, [sp, #120]
  430fa4:	tbnz	w0, #0, 431ae0 <ferror@plt+0x2fda0>
  430fa8:	tbnz	w0, #1, 431e54 <ferror@plt+0x30114>
  430fac:	mov	w2, #0x0                   	// #0
  430fb0:	mov	x1, x28
  430fb4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  430fb8:	add	x0, x0, #0x238
  430fbc:	bl	42c470 <ferror@plt+0x2a730>
  430fc0:	mov	x1, x0
  430fc4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  430fc8:	add	x0, x0, #0x2e8
  430fcc:	bl	401cc0 <printf@plt>
  430fd0:	ldr	x0, [sp, #120]
  430fd4:	b	430320 <ferror@plt+0x2e5e0>
  430fd8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  430fdc:	add	x0, x0, #0xf80
  430fe0:	bl	401cc0 <printf@plt>
  430fe4:	ldr	x0, [sp, #120]
  430fe8:	b	430320 <ferror@plt+0x2e5e0>
  430fec:	add	x7, x7, #0x2
  430ff0:	cmp	x19, x7
  430ff4:	b.hi	43101c <ferror@plt+0x2f2dc>  // b.pmore
  430ff8:	cmp	x0, x19
  430ffc:	mov	x1, #0x0                   	// #0
  431000:	b.cs	431034 <ferror@plt+0x2f2f4>  // b.hs, b.nlast
  431004:	sub	x2, x19, x0
  431008:	sub	w3, w2, #0x1
  43100c:	cmp	w3, #0x7
  431010:	b.hi	431034 <ferror@plt+0x2f2f4>  // b.pmore
  431014:	mov	w1, w2
  431018:	b	431020 <ferror@plt+0x2f2e0>
  43101c:	mov	w1, #0x1                   	// #1
  431020:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  431024:	ldr	x2, [x2, #672]
  431028:	blr	x2
  43102c:	mov	x1, x0
  431030:	ldr	x0, [sp, #120]
  431034:	add	x2, x0, #0x1
  431038:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43103c:	add	x0, x0, #0x70
  431040:	str	x2, [sp, #120]
  431044:	bl	401cc0 <printf@plt>
  431048:	ldr	x0, [sp, #120]
  43104c:	b	430320 <ferror@plt+0x2e5e0>
  431050:	add	x7, x7, #0x2
  431054:	cmp	x19, x7
  431058:	b.hi	431080 <ferror@plt+0x2f340>  // b.pmore
  43105c:	cmp	x0, x19
  431060:	mov	x1, #0x0                   	// #0
  431064:	b.cs	431098 <ferror@plt+0x2f358>  // b.hs, b.nlast
  431068:	sub	x2, x19, x0
  43106c:	sub	w3, w2, #0x1
  431070:	cmp	w3, #0x7
  431074:	b.hi	431098 <ferror@plt+0x2f358>  // b.pmore
  431078:	mov	w1, w2
  43107c:	b	431084 <ferror@plt+0x2f344>
  431080:	mov	w1, #0x1                   	// #1
  431084:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  431088:	ldr	x2, [x2, #672]
  43108c:	blr	x2
  431090:	mov	x1, x0
  431094:	ldr	x0, [sp, #120]
  431098:	add	x2, x0, #0x1
  43109c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4310a0:	add	x0, x0, #0x88
  4310a4:	str	x2, [sp, #120]
  4310a8:	bl	401cc0 <printf@plt>
  4310ac:	ldr	x0, [sp, #120]
  4310b0:	b	430320 <ferror@plt+0x2e5e0>
  4310b4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4310b8:	add	x0, x0, #0xa0
  4310bc:	bl	401cc0 <printf@plt>
  4310c0:	ldr	x0, [sp, #120]
  4310c4:	b	430320 <ferror@plt+0x2e5e0>
  4310c8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4310cc:	add	x0, x0, #0xb0
  4310d0:	bl	401cc0 <printf@plt>
  4310d4:	ldr	x0, [sp, #120]
  4310d8:	b	430320 <ferror@plt+0x2e5e0>
  4310dc:	add	x7, x7, #0x3
  4310e0:	cmp	x19, x7
  4310e4:	b.hi	43182c <ferror@plt+0x2faec>  // b.pmore
  4310e8:	cmp	x0, x19
  4310ec:	mov	x1, x21
  4310f0:	b.cs	43183c <ferror@plt+0x2fafc>  // b.hs, b.nlast
  4310f4:	cmp	w19, w0
  4310f8:	sub	x2, x19, x0
  4310fc:	b.eq	43183c <ferror@plt+0x2fafc>  // b.none
  431100:	mov	w1, w2
  431104:	b	431830 <ferror@plt+0x2faf0>
  431108:	add	x7, x7, #0x5
  43110c:	cmp	x19, x7
  431110:	b.hi	43186c <ferror@plt+0x2fb2c>  // b.pmore
  431114:	cmp	x0, x19
  431118:	mov	x1, x21
  43111c:	b.cs	43187c <ferror@plt+0x2fb3c>  // b.hs, b.nlast
  431120:	cmp	w19, w0
  431124:	sub	x2, x19, x0
  431128:	b.eq	43187c <ferror@plt+0x2fb3c>  // b.none
  43112c:	mov	w1, w2
  431130:	b	431870 <ferror@plt+0x2fb30>
  431134:	cmn	w22, #0x1
  431138:	b.eq	432034 <ferror@plt+0x302f4>  // b.none
  43113c:	cmp	w22, #0x2
  431140:	b.eq	431c3c <ferror@plt+0x2fefc>  // b.none
  431144:	cmp	w24, #0x8
  431148:	mov	w28, w24
  43114c:	b.hi	431fa8 <ferror@plt+0x30268>  // b.pmore
  431150:	add	x1, x0, x28
  431154:	cmp	x19, x1
  431158:	b.hi	431cd4 <ferror@plt+0x2ff94>  // b.pmore
  43115c:	cmp	x19, x0
  431160:	b.ls	431188 <ferror@plt+0x2f448>  // b.plast
  431164:	sub	w1, w19, w0
  431168:	sub	w2, w1, #0x1
  43116c:	cmp	w2, #0x7
  431170:	b.hi	431188 <ferror@plt+0x2f448>  // b.pmore
  431174:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  431178:	ldr	x2, [x2, #672]
  43117c:	blr	x2
  431180:	mov	x1, x0
  431184:	b	43118c <ferror@plt+0x2f44c>
  431188:	mov	x1, #0x0                   	// #0
  43118c:	ldr	x0, [sp, #120]
  431190:	mov	w2, #0x0                   	// #0
  431194:	add	x0, x0, x28
  431198:	str	x0, [sp, #120]
  43119c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4311a0:	add	x0, x0, #0x238
  4311a4:	bl	42c470 <ferror@plt+0x2a730>
  4311a8:	mov	x1, x0
  4311ac:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4311b0:	add	x0, x0, #0x120
  4311b4:	bl	401cc0 <printf@plt>
  4311b8:	ldr	x0, [sp, #120]
  4311bc:	b	430320 <ferror@plt+0x2e5e0>
  4311c0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4311c4:	add	x0, x0, #0x138
  4311c8:	bl	401cc0 <printf@plt>
  4311cc:	ldr	x0, [sp, #120]
  4311d0:	b	430320 <ferror@plt+0x2e5e0>
  4311d4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4311d8:	add	x0, x0, #0x150
  4311dc:	bl	401cc0 <printf@plt>
  4311e0:	ldr	x0, [sp, #120]
  4311e4:	b	430320 <ferror@plt+0x2e5e0>
  4311e8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4311ec:	add	x0, x0, #0x168
  4311f0:	bl	401cc0 <printf@plt>
  4311f4:	add	x25, sp, #0x88
  4311f8:	ldr	x0, [sp, #120]
  4311fc:	mov	x1, x19
  431200:	mov	w2, #0x0                   	// #0
  431204:	mov	x3, x25
  431208:	add	x4, sp, #0x8c
  43120c:	bl	42fb50 <ferror@plt+0x2de10>
  431210:	ldr	x1, [sp, #120]
  431214:	ldr	w2, [sp, #136]
  431218:	add	x1, x1, x2
  43121c:	stp	x0, x1, [sp, #112]
  431220:	ldr	w0, [sp, #140]
  431224:	tbnz	w0, #0, 431b8c <ferror@plt+0x2fe4c>
  431228:	tbnz	w0, #1, 431e38 <ferror@plt+0x300f8>
  43122c:	mov	w2, #0x5                   	// #5
  431230:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  431234:	mov	x0, #0x0                   	// #0
  431238:	add	x1, x1, #0x180
  43123c:	bl	401c70 <dcgettext@plt>
  431240:	adrp	x28, 44d000 <warn@@Base+0x66c0>
  431244:	ldr	x1, [sp, #112]
  431248:	mov	w2, #0x0                   	// #0
  43124c:	add	x28, x28, #0xcd0
  431250:	mov	x26, x0
  431254:	mov	x0, x28
  431258:	bl	42c470 <ferror@plt+0x2a730>
  43125c:	mov	x1, x0
  431260:	mov	x0, x26
  431264:	bl	401cc0 <printf@plt>
  431268:	ldr	x0, [sp, #120]
  43126c:	mov	x1, x19
  431270:	mov	w2, #0x0                   	// #0
  431274:	add	x4, sp, #0x8c
  431278:	mov	x3, x25
  43127c:	bl	42fb50 <ferror@plt+0x2de10>
  431280:	mov	x26, x0
  431284:	ldp	w2, w0, [sp, #136]
  431288:	ldr	x1, [sp, #120]
  43128c:	add	x1, x1, x2
  431290:	str	x1, [sp, #120]
  431294:	tbnz	w0, #0, 431b70 <ferror@plt+0x2fe30>
  431298:	tbnz	w0, #1, 431e1c <ferror@plt+0x300dc>
  43129c:	mov	w2, #0x5                   	// #5
  4312a0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4312a4:	mov	x0, #0x0                   	// #0
  4312a8:	add	x1, x1, #0x190
  4312ac:	bl	401c70 <dcgettext@plt>
  4312b0:	mov	x25, x0
  4312b4:	mov	w2, #0x0                   	// #0
  4312b8:	mov	x1, x26
  4312bc:	mov	x0, x28
  4312c0:	bl	42c470 <ferror@plt+0x2a730>
  4312c4:	mov	x1, x0
  4312c8:	mov	x0, x25
  4312cc:	bl	401cc0 <printf@plt>
  4312d0:	ldr	x0, [sp, #120]
  4312d4:	b	430320 <ferror@plt+0x2e5e0>
  4312d8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4312dc:	add	x0, x0, #0x1b8
  4312e0:	bl	401cc0 <printf@plt>
  4312e4:	ldr	x0, [sp, #120]
  4312e8:	mov	x1, x19
  4312ec:	mov	w2, #0x0                   	// #0
  4312f0:	add	x4, sp, #0x8c
  4312f4:	add	x3, sp, #0x88
  4312f8:	bl	42fb50 <ferror@plt+0x2de10>
  4312fc:	mov	x28, x0
  431300:	ldp	w0, w1, [sp, #136]
  431304:	ldr	x2, [sp, #120]
  431308:	add	x0, x2, x0
  43130c:	str	x0, [sp, #120]
  431310:	tbnz	w1, #0, 431bc4 <ferror@plt+0x2fe84>
  431314:	tbnz	w1, #1, 431e10 <ferror@plt+0x300d0>
  431318:	mov	x1, x28
  43131c:	mov	x2, x19
  431320:	mov	w3, #0x20                  	// #32
  431324:	bl	42e320 <ferror@plt+0x2c5e0>
  431328:	str	x0, [sp, #120]
  43132c:	b	430320 <ferror@plt+0x2e5e0>
  431330:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  431334:	add	x0, x0, #0x1a0
  431338:	bl	401cc0 <printf@plt>
  43133c:	ldr	x0, [sp, #120]
  431340:	b	430320 <ferror@plt+0x2e5e0>
  431344:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431348:	add	x0, x0, #0xeb8
  43134c:	bl	401cc0 <printf@plt>
  431350:	ldr	x0, [sp, #120]
  431354:	b	430320 <ferror@plt+0x2e5e0>
  431358:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  43135c:	add	x0, x0, #0xec8
  431360:	bl	401cc0 <printf@plt>
  431364:	ldr	x0, [sp, #120]
  431368:	b	430320 <ferror@plt+0x2e5e0>
  43136c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431370:	add	x0, x0, #0xed8
  431374:	bl	401cc0 <printf@plt>
  431378:	ldr	x0, [sp, #120]
  43137c:	b	430320 <ferror@plt+0x2e5e0>
  431380:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431384:	add	x0, x0, #0xee8
  431388:	bl	401cc0 <printf@plt>
  43138c:	ldr	x0, [sp, #120]
  431390:	b	430320 <ferror@plt+0x2e5e0>
  431394:	mov	x1, x19
  431398:	mov	w2, #0x0                   	// #0
  43139c:	add	x4, sp, #0x8c
  4313a0:	add	x3, sp, #0x88
  4313a4:	bl	42fb50 <ferror@plt+0x2de10>
  4313a8:	mov	x28, x0
  4313ac:	ldp	w2, w0, [sp, #136]
  4313b0:	ldr	x1, [sp, #120]
  4313b4:	add	x1, x1, x2
  4313b8:	str	x1, [sp, #120]
  4313bc:	tbnz	w0, #0, 431be4 <ferror@plt+0x2fea4>
  4313c0:	tbnz	w0, #1, 431df4 <ferror@plt+0x300b4>
  4313c4:	mov	w2, #0x0                   	// #0
  4313c8:	mov	x1, x28
  4313cc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4313d0:	add	x0, x0, #0xcd0
  4313d4:	bl	42c470 <ferror@plt+0x2a730>
  4313d8:	mov	x25, x0
  4313dc:	mov	w1, #0x1                   	// #1
  4313e0:	mov	w0, w28
  4313e4:	bl	42dd28 <ferror@plt+0x2bfe8>
  4313e8:	mov	x2, x0
  4313ec:	mov	x1, x25
  4313f0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4313f4:	add	x0, x0, #0x20
  4313f8:	bl	401cc0 <printf@plt>
  4313fc:	ldr	x0, [sp, #120]
  431400:	b	430320 <ferror@plt+0x2e5e0>
  431404:	mov	x1, x19
  431408:	mov	w2, #0x1                   	// #1
  43140c:	add	x4, sp, #0x8c
  431410:	add	x3, sp, #0x88
  431414:	bl	42fb50 <ferror@plt+0x2de10>
  431418:	mov	x27, x0
  43141c:	ldp	w2, w0, [sp, #136]
  431420:	ldr	x1, [sp, #120]
  431424:	add	x1, x1, x2
  431428:	str	x1, [sp, #120]
  43142c:	tbnz	w0, #0, 431a70 <ferror@plt+0x2fd30>
  431430:	tbnz	w0, #1, 431e8c <ferror@plt+0x3014c>
  431434:	mov	w2, #0x0                   	// #0
  431438:	mov	x1, x27
  43143c:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  431440:	add	x0, x0, #0x980
  431444:	bl	42c470 <ferror@plt+0x2a730>
  431448:	mov	x1, x0
  43144c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  431450:	add	x0, x0, #0x38
  431454:	bl	401cc0 <printf@plt>
  431458:	mov	w27, #0x1                   	// #1
  43145c:	ldr	x0, [sp, #120]
  431460:	b	430320 <ferror@plt+0x2e5e0>
  431464:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431468:	add	x0, x0, #0xf40
  43146c:	bl	401cc0 <printf@plt>
  431470:	ldr	x0, [sp, #120]
  431474:	b	430320 <ferror@plt+0x2e5e0>
  431478:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  43147c:	add	x0, x0, #0xfc0
  431480:	bl	401cc0 <printf@plt>
  431484:	ldr	x0, [sp, #120]
  431488:	b	430320 <ferror@plt+0x2e5e0>
  43148c:	add	x7, x7, #0x3
  431490:	cmp	x19, x7
  431494:	b.hi	4317d4 <ferror@plt+0x2fa94>  // b.pmore
  431498:	cmp	x0, x19
  43149c:	mov	x1, #0x0                   	// #0
  4314a0:	b.cs	4317e4 <ferror@plt+0x2faa4>  // b.hs, b.nlast
  4314a4:	cmp	w19, w0
  4314a8:	sub	x2, x19, x0
  4314ac:	b.eq	4317e4 <ferror@plt+0x2faa4>  // b.none
  4314b0:	mov	w1, w2
  4314b4:	b	4317d8 <ferror@plt+0x2fa98>
  4314b8:	cmn	w22, #0x1
  4314bc:	b.eq	43209c <ferror@plt+0x3035c>  // b.none
  4314c0:	cmp	w22, #0x2
  4314c4:	b.eq	431c00 <ferror@plt+0x2fec0>  // b.none
  4314c8:	cmp	w24, #0x8
  4314cc:	mov	w28, w24
  4314d0:	b.hi	431ff0 <ferror@plt+0x302b0>  // b.pmore
  4314d4:	add	x1, x0, x28
  4314d8:	cmp	x19, x1
  4314dc:	b.hi	431cc4 <ferror@plt+0x2ff84>  // b.pmore
  4314e0:	cmp	x19, x0
  4314e4:	b.hi	431d30 <ferror@plt+0x2fff0>  // b.pmore
  4314e8:	mov	x1, #0x0                   	// #0
  4314ec:	ldr	x0, [sp, #120]
  4314f0:	mov	w2, #0x0                   	// #0
  4314f4:	add	x0, x0, x28
  4314f8:	str	x0, [sp, #120]
  4314fc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  431500:	add	x0, x0, #0x238
  431504:	bl	42c470 <ferror@plt+0x2a730>
  431508:	mov	x1, x0
  43150c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  431510:	add	x0, x0, #0x338
  431514:	bl	401cc0 <printf@plt>
  431518:	ldr	x0, [sp, #120]
  43151c:	b	430320 <ferror@plt+0x2e5e0>
  431520:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  431524:	add	x0, x0, #0x360
  431528:	bl	401cc0 <printf@plt>
  43152c:	ldr	x0, [sp, #120]
  431530:	b	430320 <ferror@plt+0x2e5e0>
  431534:	add	x25, sp, #0x88
  431538:	mov	x1, x19
  43153c:	mov	w2, #0x0                   	// #0
  431540:	mov	x3, x25
  431544:	add	x4, sp, #0x8c
  431548:	bl	42fb50 <ferror@plt+0x2de10>
  43154c:	mov	x28, x0
  431550:	ldp	w0, w2, [sp, #136]
  431554:	ldr	x1, [sp, #120]
  431558:	add	x0, x1, x0
  43155c:	str	x0, [sp, #120]
  431560:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431564:	add	x1, x1, #0x6c8
  431568:	tbnz	w2, #0, 431938 <ferror@plt+0x2fbf8>
  43156c:	tbnz	w2, #1, 431930 <ferror@plt+0x2fbf0>
  431570:	mov	x1, x19
  431574:	mov	w2, #0x1                   	// #1
  431578:	mov	x3, x25
  43157c:	add	x4, sp, #0x8c
  431580:	bl	42fb50 <ferror@plt+0x2de10>
  431584:	mov	x26, x0
  431588:	ldp	w2, w0, [sp, #136]
  43158c:	ldr	x1, [sp, #120]
  431590:	add	x1, x1, x2
  431594:	str	x1, [sp, #120]
  431598:	tbnz	w0, #0, 431a38 <ferror@plt+0x2fcf8>
  43159c:	tbnz	w0, #1, 431dc8 <ferror@plt+0x30088>
  4315a0:	mov	w2, #0x0                   	// #0
  4315a4:	mov	x1, x28
  4315a8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4315ac:	add	x0, x0, #0xcd0
  4315b0:	bl	42c470 <ferror@plt+0x2a730>
  4315b4:	mov	x25, x0
  4315b8:	mov	w1, #0x1                   	// #1
  4315bc:	mov	w0, w28
  4315c0:	bl	42dd28 <ferror@plt+0x2bfe8>
  4315c4:	mov	x28, x0
  4315c8:	mov	x1, x26
  4315cc:	mov	w2, #0x0                   	// #0
  4315d0:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  4315d4:	add	x0, x0, #0x980
  4315d8:	bl	42c470 <ferror@plt+0x2a730>
  4315dc:	mov	x3, x0
  4315e0:	mov	x2, x28
  4315e4:	mov	x1, x25
  4315e8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4315ec:	add	x0, x0, #0x48
  4315f0:	bl	401cc0 <printf@plt>
  4315f4:	ldr	x0, [sp, #120]
  4315f8:	b	430320 <ferror@plt+0x2e5e0>
  4315fc:	mov	x1, x19
  431600:	mov	w2, #0x0                   	// #0
  431604:	add	x4, sp, #0x8c
  431608:	add	x3, sp, #0x88
  43160c:	bl	42fb50 <ferror@plt+0x2de10>
  431610:	mov	x28, x0
  431614:	ldp	w2, w0, [sp, #136]
  431618:	ldr	x1, [sp, #120]
  43161c:	add	x1, x1, x2
  431620:	str	x1, [sp, #120]
  431624:	tbnz	w0, #0, 431aa8 <ferror@plt+0x2fd68>
  431628:	tbnz	w0, #1, 431f1c <ferror@plt+0x301dc>
  43162c:	mov	w2, #0x0                   	// #0
  431630:	mov	x1, x28
  431634:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  431638:	add	x0, x0, #0xcd0
  43163c:	bl	42c470 <ferror@plt+0x2a730>
  431640:	mov	x1, x0
  431644:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  431648:	add	x0, x0, #0x60
  43164c:	bl	401cc0 <printf@plt>
  431650:	ldr	x0, [sp, #120]
  431654:	b	430320 <ferror@plt+0x2e5e0>
  431658:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  43165c:	add	x0, x0, #0xf20
  431660:	bl	401cc0 <printf@plt>
  431664:	ldr	x0, [sp, #120]
  431668:	b	430320 <ferror@plt+0x2e5e0>
  43166c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431670:	add	x0, x0, #0xfa0
  431674:	bl	401cc0 <printf@plt>
  431678:	ldr	x0, [sp, #120]
  43167c:	b	430320 <ferror@plt+0x2e5e0>
  431680:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431684:	add	x0, x0, #0xfb0
  431688:	bl	401cc0 <printf@plt>
  43168c:	ldr	x0, [sp, #120]
  431690:	b	430320 <ferror@plt+0x2e5e0>
  431694:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431698:	add	x0, x0, #0xf90
  43169c:	bl	401cc0 <printf@plt>
  4316a0:	ldr	x0, [sp, #120]
  4316a4:	b	430320 <ferror@plt+0x2e5e0>
  4316a8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4316ac:	add	x0, x0, #0x390
  4316b0:	bl	401cc0 <printf@plt>
  4316b4:	ldr	x0, [sp, #120]
  4316b8:	b	430320 <ferror@plt+0x2e5e0>
  4316bc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4316c0:	add	x0, x0, #0x3a8
  4316c4:	bl	401cc0 <printf@plt>
  4316c8:	ldr	x0, [sp, #120]
  4316cc:	b	430320 <ferror@plt+0x2e5e0>
  4316d0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4316d4:	add	x0, x0, #0x378
  4316d8:	bl	401cc0 <printf@plt>
  4316dc:	ldr	x0, [sp, #120]
  4316e0:	b	430320 <ferror@plt+0x2e5e0>
  4316e4:	add	x7, x7, #0x3
  4316e8:	cmp	x19, x7
  4316ec:	b.hi	4317a8 <ferror@plt+0x2fa68>  // b.pmore
  4316f0:	cmp	x0, x19
  4316f4:	mov	x1, #0x0                   	// #0
  4316f8:	b.cs	4317b8 <ferror@plt+0x2fa78>  // b.hs, b.nlast
  4316fc:	cmp	w19, w0
  431700:	sub	x2, x19, x0
  431704:	b.eq	4317b8 <ferror@plt+0x2fa78>  // b.none
  431708:	mov	w1, w2
  43170c:	b	4317ac <ferror@plt+0x2fa6c>
  431710:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431714:	add	x0, x0, #0xf70
  431718:	bl	401cc0 <printf@plt>
  43171c:	ldr	x0, [sp, #120]
  431720:	b	430320 <ferror@plt+0x2e5e0>
  431724:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431728:	add	x0, x0, #0xf50
  43172c:	bl	401cc0 <printf@plt>
  431730:	ldr	x0, [sp, #120]
  431734:	b	430320 <ferror@plt+0x2e5e0>
  431738:	mov	x1, x19
  43173c:	mov	w2, #0x0                   	// #0
  431740:	add	x4, sp, #0x8c
  431744:	add	x3, sp, #0x88
  431748:	bl	42fb50 <ferror@plt+0x2de10>
  43174c:	mov	x28, x0
  431750:	ldp	w2, w0, [sp, #136]
  431754:	ldr	x1, [sp, #120]
  431758:	add	x1, x1, x2
  43175c:	str	x1, [sp, #120]
  431760:	tbnz	w0, #0, 431ac4 <ferror@plt+0x2fd84>
  431764:	tbnz	w0, #1, 431ea8 <ferror@plt+0x30168>
  431768:	mov	w2, #0x0                   	// #0
  43176c:	mov	x1, x28
  431770:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  431774:	add	x0, x0, #0xcd0
  431778:	bl	42c470 <ferror@plt+0x2a730>
  43177c:	mov	x1, x0
  431780:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431784:	add	x0, x0, #0xf08
  431788:	bl	401cc0 <printf@plt>
  43178c:	ldr	x0, [sp, #120]
  431790:	b	430320 <ferror@plt+0x2e5e0>
  431794:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  431798:	add	x0, x0, #0xf30
  43179c:	bl	401cc0 <printf@plt>
  4317a0:	ldr	x0, [sp, #120]
  4317a4:	b	430320 <ferror@plt+0x2e5e0>
  4317a8:	mov	w1, #0x2                   	// #2
  4317ac:	bl	446d18 <warn@@Base+0x3d8>
  4317b0:	mov	x1, x0
  4317b4:	ldr	x0, [sp, #120]
  4317b8:	add	x2, x0, #0x2
  4317bc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4317c0:	add	x0, x0, #0xf60
  4317c4:	str	x2, [sp, #120]
  4317c8:	bl	401cc0 <printf@plt>
  4317cc:	ldr	x0, [sp, #120]
  4317d0:	b	430320 <ferror@plt+0x2e5e0>
  4317d4:	mov	w1, #0x2                   	// #2
  4317d8:	bl	446d18 <warn@@Base+0x3d8>
  4317dc:	mov	x1, x0
  4317e0:	ldr	x0, [sp, #120]
  4317e4:	add	x2, x0, #0x2
  4317e8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4317ec:	add	x0, x0, #0xfd0
  4317f0:	str	x2, [sp, #120]
  4317f4:	bl	401cc0 <printf@plt>
  4317f8:	ldr	x0, [sp, #120]
  4317fc:	b	430320 <ferror@plt+0x2e5e0>
  431800:	mov	w1, #0x4                   	// #4
  431804:	bl	446d18 <warn@@Base+0x3d8>
  431808:	mov	x1, x0
  43180c:	ldr	x2, [sp, #120]
  431810:	add	x2, x2, #0x4
  431814:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  431818:	add	x0, x0, #0x940
  43181c:	str	x2, [sp, #120]
  431820:	bl	401cc0 <printf@plt>
  431824:	ldr	x0, [sp, #120]
  431828:	b	430320 <ferror@plt+0x2e5e0>
  43182c:	mov	w1, #0x2                   	// #2
  431830:	bl	446d18 <warn@@Base+0x3d8>
  431834:	add	x1, x0, x21
  431838:	ldr	x0, [sp, #120]
  43183c:	add	x3, x0, #0x2
  431840:	mov	w2, #0x0                   	// #0
  431844:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  431848:	add	x0, x0, #0x238
  43184c:	str	x3, [sp, #120]
  431850:	bl	42c470 <ferror@plt+0x2a730>
  431854:	mov	x1, x0
  431858:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43185c:	add	x0, x0, #0xd0
  431860:	bl	401cc0 <printf@plt>
  431864:	ldr	x0, [sp, #120]
  431868:	b	430320 <ferror@plt+0x2e5e0>
  43186c:	mov	w1, #0x4                   	// #4
  431870:	bl	446d18 <warn@@Base+0x3d8>
  431874:	add	x1, x0, x21
  431878:	ldr	x0, [sp, #120]
  43187c:	add	x3, x0, #0x4
  431880:	mov	w2, #0x0                   	// #0
  431884:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  431888:	add	x0, x0, #0x238
  43188c:	str	x3, [sp, #120]
  431890:	bl	42c470 <ferror@plt+0x2a730>
  431894:	mov	x1, x0
  431898:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43189c:	add	x0, x0, #0xe8
  4318a0:	bl	401cc0 <printf@plt>
  4318a4:	ldr	x0, [sp, #120]
  4318a8:	b	430320 <ferror@plt+0x2e5e0>
  4318ac:	mov	w1, #0x4                   	// #4
  4318b0:	bl	446d18 <warn@@Base+0x3d8>
  4318b4:	mov	x1, x0
  4318b8:	ldr	x0, [sp, #120]
  4318bc:	add	x2, x0, #0x4
  4318c0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4318c4:	add	x0, x0, #0xd80
  4318c8:	str	x2, [sp, #120]
  4318cc:	bl	401cc0 <printf@plt>
  4318d0:	ldr	x0, [sp, #120]
  4318d4:	b	430320 <ferror@plt+0x2e5e0>
  4318d8:	mov	w1, #0x1                   	// #1
  4318dc:	bl	446d18 <warn@@Base+0x3d8>
  4318e0:	mov	x1, x0
  4318e4:	ldr	x0, [sp, #120]
  4318e8:	add	x2, x0, #0x1
  4318ec:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4318f0:	add	x0, x0, #0xd20
  4318f4:	str	x2, [sp, #120]
  4318f8:	bl	401cc0 <printf@plt>
  4318fc:	ldr	x0, [sp, #120]
  431900:	b	430320 <ferror@plt+0x2e5e0>
  431904:	mov	w1, #0x2                   	// #2
  431908:	bl	446d18 <warn@@Base+0x3d8>
  43190c:	mov	x1, x0
  431910:	ldr	x0, [sp, #120]
  431914:	add	x2, x0, #0x2
  431918:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  43191c:	add	x0, x0, #0xd50
  431920:	str	x2, [sp, #120]
  431924:	bl	401cc0 <printf@plt>
  431928:	ldr	x0, [sp, #120]
  43192c:	b	430320 <ferror@plt+0x2e5e0>
  431930:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431934:	add	x1, x1, #0x6e0
  431938:	mov	w2, #0x5                   	// #5
  43193c:	mov	x0, #0x0                   	// #0
  431940:	bl	401c70 <dcgettext@plt>
  431944:	bl	446368 <error@@Base>
  431948:	ldr	x0, [sp, #120]
  43194c:	b	431570 <ferror@plt+0x2f830>
  431950:	mov	x3, x28
  431954:	mov	w4, #0x5                   	// #5
  431958:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  43195c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431960:	add	x2, x2, #0x2d8
  431964:	add	x1, x1, #0x328
  431968:	mov	x0, #0x0                   	// #0
  43196c:	bl	401c20 <dcngettext@plt>
  431970:	mov	w1, w23
  431974:	mov	w2, #0x8                   	// #8
  431978:	bl	446368 <error@@Base>
  43197c:	ldr	x0, [sp, #120]
  431980:	add	x1, x0, #0x8
  431984:	cmp	x19, x1
  431988:	b.hi	431ce4 <ferror@plt+0x2ffa4>  // b.pmore
  43198c:	cmp	x19, x0
  431990:	b.hi	431c98 <ferror@plt+0x2ff58>  // b.pmore
  431994:	mov	x1, #0x0                   	// #0
  431998:	b	430a10 <ferror@plt+0x2ecd0>
  43199c:	mov	w1, #0x1                   	// #1
  4319a0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4319a4:	ldr	x2, [x2, #672]
  4319a8:	blr	x2
  4319ac:	mov	x2, x0
  4319b0:	ldr	x0, [sp, #120]
  4319b4:	b	4304d8 <ferror@plt+0x2e798>
  4319b8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4319bc:	add	x1, x1, #0x6e0
  4319c0:	mov	w2, #0x5                   	// #5
  4319c4:	mov	x0, #0x0                   	// #0
  4319c8:	bl	401c70 <dcgettext@plt>
  4319cc:	bl	446368 <error@@Base>
  4319d0:	b	430484 <ferror@plt+0x2e744>
  4319d4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4319d8:	add	x1, x1, #0x6c8
  4319dc:	str	x3, [sp, #112]
  4319e0:	mov	w2, #0x5                   	// #5
  4319e4:	mov	x0, #0x0                   	// #0
  4319e8:	bl	401c70 <dcgettext@plt>
  4319ec:	bl	446368 <error@@Base>
  4319f0:	ldr	x3, [sp, #112]
  4319f4:	b	430580 <ferror@plt+0x2e840>
  4319f8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4319fc:	add	x1, x1, #0x6c8
  431a00:	mov	w2, #0x5                   	// #5
  431a04:	mov	x0, #0x0                   	// #0
  431a08:	bl	401c70 <dcgettext@plt>
  431a0c:	bl	446368 <error@@Base>
  431a10:	b	4302d8 <ferror@plt+0x2e598>
  431a14:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431a18:	add	x1, x1, #0x6c8
  431a1c:	str	x3, [sp, #112]
  431a20:	mov	w2, #0x5                   	// #5
  431a24:	mov	x0, #0x0                   	// #0
  431a28:	bl	401c70 <dcgettext@plt>
  431a2c:	bl	446368 <error@@Base>
  431a30:	ldr	x3, [sp, #112]
  431a34:	b	4303f4 <ferror@plt+0x2e6b4>
  431a38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431a3c:	add	x1, x1, #0x6c8
  431a40:	mov	w2, #0x5                   	// #5
  431a44:	mov	x0, #0x0                   	// #0
  431a48:	bl	401c70 <dcgettext@plt>
  431a4c:	bl	446368 <error@@Base>
  431a50:	b	4315a0 <ferror@plt+0x2f860>
  431a54:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431a58:	add	x1, x1, #0x6c8
  431a5c:	mov	w2, #0x5                   	// #5
  431a60:	mov	x0, #0x0                   	// #0
  431a64:	bl	401c70 <dcgettext@plt>
  431a68:	bl	446368 <error@@Base>
  431a6c:	b	4308a8 <ferror@plt+0x2eb68>
  431a70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431a74:	add	x1, x1, #0x6c8
  431a78:	mov	w2, #0x5                   	// #5
  431a7c:	mov	x0, #0x0                   	// #0
  431a80:	bl	401c70 <dcgettext@plt>
  431a84:	bl	446368 <error@@Base>
  431a88:	b	431434 <ferror@plt+0x2f6f4>
  431a8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431a90:	add	x1, x1, #0x6c8
  431a94:	mov	w2, #0x5                   	// #5
  431a98:	mov	x0, #0x0                   	// #0
  431a9c:	bl	401c70 <dcgettext@plt>
  431aa0:	bl	446368 <error@@Base>
  431aa4:	b	430d0c <ferror@plt+0x2efcc>
  431aa8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431aac:	add	x1, x1, #0x6c8
  431ab0:	mov	w2, #0x5                   	// #5
  431ab4:	mov	x0, #0x0                   	// #0
  431ab8:	bl	401c70 <dcgettext@plt>
  431abc:	bl	446368 <error@@Base>
  431ac0:	b	43162c <ferror@plt+0x2f8ec>
  431ac4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431ac8:	add	x1, x1, #0x6c8
  431acc:	mov	w2, #0x5                   	// #5
  431ad0:	mov	x0, #0x0                   	// #0
  431ad4:	bl	401c70 <dcgettext@plt>
  431ad8:	bl	446368 <error@@Base>
  431adc:	b	431768 <ferror@plt+0x2fa28>
  431ae0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431ae4:	add	x1, x1, #0x6c8
  431ae8:	mov	w2, #0x5                   	// #5
  431aec:	mov	x0, #0x0                   	// #0
  431af0:	bl	401c70 <dcgettext@plt>
  431af4:	bl	446368 <error@@Base>
  431af8:	b	430fac <ferror@plt+0x2f26c>
  431afc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431b00:	add	x1, x1, #0x6c8
  431b04:	mov	w2, #0x5                   	// #5
  431b08:	mov	x0, #0x0                   	// #0
  431b0c:	bl	401c70 <dcgettext@plt>
  431b10:	bl	446368 <error@@Base>
  431b14:	b	4307cc <ferror@plt+0x2ea8c>
  431b18:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431b1c:	add	x1, x1, #0x6c8
  431b20:	mov	w2, #0x5                   	// #5
  431b24:	mov	x0, #0x0                   	// #0
  431b28:	bl	401c70 <dcgettext@plt>
  431b2c:	bl	446368 <error@@Base>
  431b30:	ldr	x1, [sp, #120]
  431b34:	b	43071c <ferror@plt+0x2e9dc>
  431b38:	mov	w1, #0x4                   	// #4
  431b3c:	bl	446d18 <warn@@Base+0x3d8>
  431b40:	mov	x1, x0
  431b44:	ldr	x0, [sp, #120]
  431b48:	b	430c98 <ferror@plt+0x2ef58>
  431b4c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431b50:	add	x1, x1, #0x6c8
  431b54:	str	x3, [sp, #112]
  431b58:	mov	w2, #0x5                   	// #5
  431b5c:	mov	x0, #0x0                   	// #0
  431b60:	bl	401c70 <dcgettext@plt>
  431b64:	bl	446368 <error@@Base>
  431b68:	ldr	x3, [sp, #112]
  431b6c:	b	430600 <ferror@plt+0x2e8c0>
  431b70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431b74:	add	x1, x1, #0x6c8
  431b78:	mov	w2, #0x5                   	// #5
  431b7c:	mov	x0, #0x0                   	// #0
  431b80:	bl	401c70 <dcgettext@plt>
  431b84:	bl	446368 <error@@Base>
  431b88:	b	43129c <ferror@plt+0x2f55c>
  431b8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431b90:	add	x1, x1, #0x6c8
  431b94:	mov	w2, #0x5                   	// #5
  431b98:	mov	x0, #0x0                   	// #0
  431b9c:	bl	401c70 <dcgettext@plt>
  431ba0:	bl	446368 <error@@Base>
  431ba4:	b	43122c <ferror@plt+0x2f4ec>
  431ba8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431bac:	add	x1, x1, #0x6c8
  431bb0:	mov	w2, #0x5                   	// #5
  431bb4:	mov	x0, #0x0                   	// #0
  431bb8:	bl	401c70 <dcgettext@plt>
  431bbc:	bl	446368 <error@@Base>
  431bc0:	b	430f50 <ferror@plt+0x2f210>
  431bc4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431bc8:	add	x1, x1, #0x6c8
  431bcc:	mov	w2, #0x5                   	// #5
  431bd0:	mov	x0, #0x0                   	// #0
  431bd4:	bl	401c70 <dcgettext@plt>
  431bd8:	bl	446368 <error@@Base>
  431bdc:	ldr	x0, [sp, #120]
  431be0:	b	431318 <ferror@plt+0x2f5d8>
  431be4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431be8:	add	x1, x1, #0x6c8
  431bec:	mov	w2, #0x5                   	// #5
  431bf0:	mov	x0, #0x0                   	// #0
  431bf4:	bl	401c70 <dcgettext@plt>
  431bf8:	bl	446368 <error@@Base>
  431bfc:	b	4313c4 <ferror@plt+0x2f684>
  431c00:	cmp	w23, #0x8
  431c04:	mov	w28, w23
  431c08:	b.hi	431cec <ferror@plt+0x2ffac>  // b.pmore
  431c0c:	add	x1, x0, x28
  431c10:	cmp	x19, x1
  431c14:	b.ls	431d28 <ferror@plt+0x2ffe8>  // b.plast
  431c18:	mov	w1, w23
  431c1c:	sub	w2, w1, #0x1
  431c20:	cmp	w2, #0x7
  431c24:	b.hi	4314e8 <ferror@plt+0x2f7a8>  // b.pmore
  431c28:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  431c2c:	ldr	x2, [x2, #672]
  431c30:	blr	x2
  431c34:	mov	x1, x0
  431c38:	b	4314ec <ferror@plt+0x2f7ac>
  431c3c:	cmp	w23, #0x8
  431c40:	mov	w28, w23
  431c44:	b.hi	431d7c <ferror@plt+0x3003c>  // b.pmore
  431c48:	add	x1, x0, x28
  431c4c:	cmp	x19, x1
  431c50:	b.ls	43115c <ferror@plt+0x2f41c>  // b.plast
  431c54:	mov	w1, w23
  431c58:	b	431168 <ferror@plt+0x2f428>
  431c5c:	cmp	w23, #0x8
  431c60:	mov	w28, w23
  431c64:	b.hi	431d38 <ferror@plt+0x2fff8>  // b.pmore
  431c68:	add	x1, x0, x28
  431c6c:	cmp	x19, x1
  431c70:	b.ls	430640 <ferror@plt+0x2e900>  // b.plast
  431c74:	mov	w1, w23
  431c78:	b	431ca4 <ferror@plt+0x2ff64>
  431c7c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431c80:	add	x1, x1, #0x6c8
  431c84:	mov	w2, #0x5                   	// #5
  431c88:	mov	x0, #0x0                   	// #0
  431c8c:	bl	401c70 <dcgettext@plt>
  431c90:	bl	446368 <error@@Base>
  431c94:	b	430688 <ferror@plt+0x2e948>
  431c98:	sub	w1, w19, w0
  431c9c:	b	4309f4 <ferror@plt+0x2ecb4>
  431ca0:	sub	w1, w19, w0
  431ca4:	sub	w2, w1, #0x1
  431ca8:	cmp	w2, #0x7
  431cac:	b.hi	430648 <ferror@plt+0x2e908>  // b.pmore
  431cb0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  431cb4:	ldr	x2, [x2, #672]
  431cb8:	blr	x2
  431cbc:	mov	x25, x0
  431cc0:	b	43064c <ferror@plt+0x2e90c>
  431cc4:	mov	w1, w24
  431cc8:	b	431c1c <ferror@plt+0x2fedc>
  431ccc:	mov	w1, w24
  431cd0:	b	431ca4 <ferror@plt+0x2ff64>
  431cd4:	mov	w1, w24
  431cd8:	b	431168 <ferror@plt+0x2f428>
  431cdc:	mov	w1, w2
  431ce0:	b	431b3c <ferror@plt+0x2fdfc>
  431ce4:	mov	w1, #0x8                   	// #8
  431ce8:	b	430a00 <ferror@plt+0x2ecc0>
  431cec:	mov	x3, x28
  431cf0:	mov	w4, #0x5                   	// #5
  431cf4:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431cf8:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431cfc:	add	x2, x2, #0x2d8
  431d00:	add	x1, x1, #0x328
  431d04:	mov	x0, #0x0                   	// #0
  431d08:	bl	401c20 <dcngettext@plt>
  431d0c:	mov	w1, w23
  431d10:	mov	w2, #0x8                   	// #8
  431d14:	bl	446368 <error@@Base>
  431d18:	ldr	x0, [sp, #120]
  431d1c:	add	x1, x0, #0x8
  431d20:	cmp	x19, x1
  431d24:	b.hi	43202c <ferror@plt+0x302ec>  // b.pmore
  431d28:	cmp	x0, x19
  431d2c:	b.cs	4314e8 <ferror@plt+0x2f7a8>  // b.hs, b.nlast
  431d30:	sub	w1, w19, w0
  431d34:	b	431c1c <ferror@plt+0x2fedc>
  431d38:	mov	x3, x28
  431d3c:	mov	w4, #0x5                   	// #5
  431d40:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431d44:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431d48:	add	x2, x2, #0x2d8
  431d4c:	add	x1, x1, #0x328
  431d50:	mov	x0, #0x0                   	// #0
  431d54:	bl	401c20 <dcngettext@plt>
  431d58:	mov	w1, w23
  431d5c:	mov	w2, #0x8                   	// #8
  431d60:	bl	446368 <error@@Base>
  431d64:	ldr	x0, [sp, #120]
  431d68:	add	x1, x0, #0x8
  431d6c:	cmp	x19, x1
  431d70:	b.ls	430640 <ferror@plt+0x2e900>  // b.plast
  431d74:	mov	w1, #0x8                   	// #8
  431d78:	b	431cb0 <ferror@plt+0x2ff70>
  431d7c:	mov	x3, x28
  431d80:	mov	w4, #0x5                   	// #5
  431d84:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431d88:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431d8c:	add	x2, x2, #0x2d8
  431d90:	add	x1, x1, #0x328
  431d94:	mov	x0, #0x0                   	// #0
  431d98:	bl	401c20 <dcngettext@plt>
  431d9c:	mov	w1, w23
  431da0:	mov	w2, #0x8                   	// #8
  431da4:	bl	446368 <error@@Base>
  431da8:	ldr	x0, [sp, #120]
  431dac:	add	x1, x0, #0x8
  431db0:	cmp	x19, x1
  431db4:	b.ls	43115c <ferror@plt+0x2f41c>  // b.plast
  431db8:	mov	w1, #0x8                   	// #8
  431dbc:	b	431174 <ferror@plt+0x2f434>
  431dc0:	mov	w27, #0x0                   	// #0
  431dc4:	b	430334 <ferror@plt+0x2e5f4>
  431dc8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431dcc:	add	x1, x1, #0x6e0
  431dd0:	mov	w2, #0x5                   	// #5
  431dd4:	mov	x0, #0x0                   	// #0
  431dd8:	bl	401c70 <dcgettext@plt>
  431ddc:	bl	446368 <error@@Base>
  431de0:	b	4315a0 <ferror@plt+0x2f860>
  431de4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431de8:	add	x1, x1, #0x6e0
  431dec:	str	x3, [sp, #112]
  431df0:	b	4319e0 <ferror@plt+0x2fca0>
  431df4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431df8:	add	x1, x1, #0x6e0
  431dfc:	mov	w2, #0x5                   	// #5
  431e00:	mov	x0, #0x0                   	// #0
  431e04:	bl	401c70 <dcgettext@plt>
  431e08:	bl	446368 <error@@Base>
  431e0c:	b	4313c4 <ferror@plt+0x2f684>
  431e10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e14:	add	x1, x1, #0x6e0
  431e18:	b	431bcc <ferror@plt+0x2fe8c>
  431e1c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e20:	add	x1, x1, #0x6e0
  431e24:	mov	w2, #0x5                   	// #5
  431e28:	mov	x0, #0x0                   	// #0
  431e2c:	bl	401c70 <dcgettext@plt>
  431e30:	bl	446368 <error@@Base>
  431e34:	b	43129c <ferror@plt+0x2f55c>
  431e38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e3c:	add	x1, x1, #0x6e0
  431e40:	mov	w2, #0x5                   	// #5
  431e44:	mov	x0, #0x0                   	// #0
  431e48:	bl	401c70 <dcgettext@plt>
  431e4c:	bl	446368 <error@@Base>
  431e50:	b	43122c <ferror@plt+0x2f4ec>
  431e54:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e58:	add	x1, x1, #0x6e0
  431e5c:	mov	w2, #0x5                   	// #5
  431e60:	mov	x0, #0x0                   	// #0
  431e64:	bl	401c70 <dcgettext@plt>
  431e68:	bl	446368 <error@@Base>
  431e6c:	b	430fac <ferror@plt+0x2f26c>
  431e70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e74:	add	x1, x1, #0x6e0
  431e78:	mov	w2, #0x5                   	// #5
  431e7c:	mov	x0, #0x0                   	// #0
  431e80:	bl	401c70 <dcgettext@plt>
  431e84:	bl	446368 <error@@Base>
  431e88:	b	430f50 <ferror@plt+0x2f210>
  431e8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431e90:	add	x1, x1, #0x6e0
  431e94:	mov	w2, #0x5                   	// #5
  431e98:	mov	x0, #0x0                   	// #0
  431e9c:	bl	401c70 <dcgettext@plt>
  431ea0:	bl	446368 <error@@Base>
  431ea4:	b	431434 <ferror@plt+0x2f6f4>
  431ea8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431eac:	add	x1, x1, #0x6e0
  431eb0:	mov	w2, #0x5                   	// #5
  431eb4:	mov	x0, #0x0                   	// #0
  431eb8:	bl	401c70 <dcgettext@plt>
  431ebc:	bl	446368 <error@@Base>
  431ec0:	b	431768 <ferror@plt+0x2fa28>
  431ec4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431ec8:	add	x1, x1, #0x6e0
  431ecc:	mov	w2, #0x5                   	// #5
  431ed0:	mov	x0, #0x0                   	// #0
  431ed4:	bl	401c70 <dcgettext@plt>
  431ed8:	bl	446368 <error@@Base>
  431edc:	b	4308a8 <ferror@plt+0x2eb68>
  431ee0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431ee4:	add	x1, x1, #0x6e0
  431ee8:	str	x3, [sp, #112]
  431eec:	b	431a20 <ferror@plt+0x2fce0>
  431ef0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431ef4:	add	x1, x1, #0x6e0
  431ef8:	mov	w2, #0x5                   	// #5
  431efc:	mov	x0, #0x0                   	// #0
  431f00:	bl	401c70 <dcgettext@plt>
  431f04:	bl	446368 <error@@Base>
  431f08:	b	4302d8 <ferror@plt+0x2e598>
  431f0c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431f10:	add	x1, x1, #0x6e0
  431f14:	str	x3, [sp, #112]
  431f18:	b	431b58 <ferror@plt+0x2fe18>
  431f1c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431f20:	add	x1, x1, #0x6e0
  431f24:	mov	w2, #0x5                   	// #5
  431f28:	mov	x0, #0x0                   	// #0
  431f2c:	bl	401c70 <dcgettext@plt>
  431f30:	bl	446368 <error@@Base>
  431f34:	b	43162c <ferror@plt+0x2f8ec>
  431f38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431f3c:	add	x1, x1, #0x6e0
  431f40:	mov	w2, #0x5                   	// #5
  431f44:	mov	x0, #0x0                   	// #0
  431f48:	bl	401c70 <dcgettext@plt>
  431f4c:	bl	446368 <error@@Base>
  431f50:	b	430d0c <ferror@plt+0x2efcc>
  431f54:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431f58:	add	x1, x1, #0x6e0
  431f5c:	mov	w2, #0x5                   	// #5
  431f60:	mov	x0, #0x0                   	// #0
  431f64:	bl	401c70 <dcgettext@plt>
  431f68:	bl	446368 <error@@Base>
  431f6c:	b	4307cc <ferror@plt+0x2ea8c>
  431f70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431f74:	add	x1, x1, #0x6e0
  431f78:	b	431b20 <ferror@plt+0x2fde0>
  431f7c:	mov	x3, x28
  431f80:	mov	w4, #0x5                   	// #5
  431f84:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431f88:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431f8c:	add	x2, x2, #0x2d8
  431f90:	add	x1, x1, #0x328
  431f94:	mov	x0, #0x0                   	// #0
  431f98:	bl	401c20 <dcngettext@plt>
  431f9c:	mov	w1, w24
  431fa0:	mov	w2, #0x8                   	// #8
  431fa4:	b	431d60 <ferror@plt+0x30020>
  431fa8:	mov	x3, x28
  431fac:	mov	w4, #0x5                   	// #5
  431fb0:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431fb4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  431fb8:	add	x2, x2, #0x2d8
  431fbc:	add	x1, x1, #0x328
  431fc0:	mov	x0, #0x0                   	// #0
  431fc4:	bl	401c20 <dcngettext@plt>
  431fc8:	mov	w1, w24
  431fcc:	mov	w2, #0x8                   	// #8
  431fd0:	b	431da4 <ferror@plt+0x30064>
  431fd4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  431fd8:	add	x1, x1, #0x6e0
  431fdc:	mov	w2, #0x5                   	// #5
  431fe0:	mov	x0, #0x0                   	// #0
  431fe4:	bl	401c70 <dcgettext@plt>
  431fe8:	bl	446368 <error@@Base>
  431fec:	b	430688 <ferror@plt+0x2e948>
  431ff0:	mov	x3, x28
  431ff4:	mov	w4, #0x5                   	// #5
  431ff8:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  431ffc:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  432000:	add	x2, x2, #0x2d8
  432004:	add	x1, x1, #0x328
  432008:	mov	x0, #0x0                   	// #0
  43200c:	bl	401c20 <dcngettext@plt>
  432010:	mov	w1, w24
  432014:	mov	w2, #0x8                   	// #8
  432018:	bl	446368 <error@@Base>
  43201c:	ldr	x0, [sp, #120]
  432020:	add	x1, x0, #0x8
  432024:	cmp	x19, x1
  432028:	b.ls	4314e0 <ferror@plt+0x2f7a0>  // b.plast
  43202c:	mov	w1, #0x8                   	// #8
  432030:	b	431c28 <ferror@plt+0x2fee8>
  432034:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432038:	add	x1, x1, #0x100
  43203c:	mov	w2, #0x5                   	// #5
  432040:	mov	x0, #0x0                   	// #0
  432044:	bl	401c70 <dcgettext@plt>
  432048:	bl	401cc0 <printf@plt>
  43204c:	ldp	x21, x22, [sp, #32]
  432050:	ldp	x23, x24, [sp, #48]
  432054:	ldp	x25, x26, [sp, #64]
  432058:	b	430334 <ferror@plt+0x2e5f4>
  43205c:	mov	w2, #0x5                   	// #5
  432060:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432064:	mov	x0, #0x0                   	// #0
  432068:	add	x1, x1, #0x240
  43206c:	bl	401c70 <dcgettext@plt>
  432070:	cmp	w26, #0xa0
  432074:	adrp	x2, 47d000 <warn@@Base+0x366c0>
  432078:	add	x2, x2, #0xb98
  43207c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  432080:	add	x1, x1, #0xbb0
  432084:	csel	x1, x2, x1, eq  // eq = none
  432088:	bl	401cc0 <printf@plt>
  43208c:	ldp	x21, x22, [sp, #32]
  432090:	ldp	x23, x24, [sp, #48]
  432094:	ldp	x25, x26, [sp, #64]
  432098:	b	430334 <ferror@plt+0x2e5f4>
  43209c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4320a0:	add	x1, x1, #0x308
  4320a4:	b	43203c <ferror@plt+0x302fc>
  4320a8:	stp	x29, x30, [sp, #-160]!
  4320ac:	mov	x29, sp
  4320b0:	stp	x21, x22, [sp, #32]
  4320b4:	add	x22, x0, #0x1
  4320b8:	cmp	x1, x22
  4320bc:	stp	x25, x26, [sp, #64]
  4320c0:	mov	x25, x3
  4320c4:	b.cc	432224 <ferror@plt+0x304e4>  // b.lo, b.ul, b.last
  4320c8:	stp	x23, x24, [sp, #48]
  4320cc:	mov	x24, x0
  4320d0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4320d4:	add	x0, x0, #0x488
  4320d8:	mov	w21, w2
  4320dc:	mov	x26, x4
  4320e0:	stp	x19, x20, [sp, #16]
  4320e4:	mov	x20, x1
  4320e8:	mov	x19, x24
  4320ec:	mov	x1, x3
  4320f0:	stp	x27, x28, [sp, #80]
  4320f4:	adrp	x27, 47c000 <warn@@Base+0x356c0>
  4320f8:	adrp	x28, 47c000 <warn@@Base+0x356c0>
  4320fc:	add	x27, x27, #0x3c8
  432100:	str	x0, [sp, #112]
  432104:	add	x0, x28, #0x2d8
  432108:	str	x0, [sp, #96]
  43210c:	sub	w0, w2, #0x1
  432110:	str	w0, [sp, #136]
  432114:	nop
  432118:	mov	x0, x27
  43211c:	bl	401cc0 <printf@plt>
  432120:	cmp	x20, x22
  432124:	b.hi	432320 <ferror@plt+0x305e0>  // b.pmore
  432128:	cmp	x19, x20
  43212c:	b.cs	43239c <ferror@plt+0x3065c>  // b.hs, b.nlast
  432130:	sub	x1, x20, x19
  432134:	sub	w0, w1, #0x1
  432138:	cmp	w0, #0x7
  43213c:	b.hi	43239c <ferror@plt+0x3065c>  // b.pmore
  432140:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  432144:	mov	x0, x19
  432148:	ldr	x2, [x28, #672]
  43214c:	blr	x2
  432150:	cmp	w0, #0x5
  432154:	mov	w19, w0
  432158:	b.eq	432340 <ferror@plt+0x30600>  // b.none
  43215c:	b.hi	432250 <ferror@plt+0x30510>  // b.pmore
  432160:	cbz	w0, 43239c <ferror@plt+0x3065c>
  432164:	cmp	w0, #0x4
  432168:	b.ne	432498 <ferror@plt+0x30758>  // b.any
  43216c:	mov	x1, x20
  432170:	add	x4, sp, #0x9c
  432174:	add	x3, sp, #0x98
  432178:	mov	x0, x22
  43217c:	mov	w2, #0x0                   	// #0
  432180:	bl	42fb50 <ferror@plt+0x2de10>
  432184:	ldp	w19, w1, [sp, #152]
  432188:	mov	x23, x0
  43218c:	add	x19, x22, x19
  432190:	tbnz	w1, #0, 432698 <ferror@plt+0x30958>
  432194:	tbnz	w1, #1, 4325e8 <ferror@plt+0x308a8>
  432198:	add	x3, sp, #0x98
  43219c:	mov	x1, x20
  4321a0:	mov	x0, x19
  4321a4:	add	x4, sp, #0x9c
  4321a8:	mov	w2, #0x0                   	// #0
  4321ac:	bl	42fb50 <ferror@plt+0x2de10>
  4321b0:	ldp	w3, w1, [sp, #152]
  4321b4:	mov	x22, x0
  4321b8:	add	x19, x19, x3
  4321bc:	tbnz	w1, #0, 4326b4 <ferror@plt+0x30974>
  4321c0:	tbnz	w1, #1, 432604 <ferror@plt+0x308c4>
  4321c4:	add	x6, x23, x26
  4321c8:	add	x28, x22, x26
  4321cc:	mov	x0, x6
  4321d0:	mov	w1, w21
  4321d4:	bl	42c788 <ferror@plt+0x2aa48>
  4321d8:	mov	w1, w21
  4321dc:	mov	x0, x28
  4321e0:	bl	42c788 <ferror@plt+0x2aa48>
  4321e4:	cmp	x22, x23
  4321e8:	b.eq	4322f8 <ferror@plt+0x305b8>  // b.none
  4321ec:	adrp	x23, 4a3000 <warn@@Base+0x5c6c0>
  4321f0:	add	x22, x23, #0x410
  4321f4:	b.cc	4323d0 <ferror@plt+0x30690>  // b.lo, b.ul, b.last
  4321f8:	ldr	x1, [x22]
  4321fc:	mov	w0, #0xa                   	// #10
  432200:	bl	401990 <putc@plt>
  432204:	sub	x1, x19, x24
  432208:	add	x22, x19, #0x1
  43220c:	add	x1, x1, x25
  432210:	cmp	x22, x20
  432214:	b.ls	432118 <ferror@plt+0x303d8>  // b.plast
  432218:	ldp	x19, x20, [sp, #16]
  43221c:	ldp	x23, x24, [sp, #48]
  432220:	ldp	x27, x28, [sp, #80]
  432224:	mov	w2, #0x5                   	// #5
  432228:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  43222c:	mov	x0, #0x0                   	// #0
  432230:	add	x1, x1, #0x450
  432234:	bl	401c70 <dcgettext@plt>
  432238:	mov	x1, x25
  43223c:	bl	446940 <warn@@Base>
  432240:	ldp	x21, x22, [sp, #32]
  432244:	ldp	x25, x26, [sp, #64]
  432248:	ldp	x29, x30, [sp], #160
  43224c:	ret
  432250:	cmp	w0, #0x6
  432254:	b.eq	4323f0 <ferror@plt+0x306b0>  // b.none
  432258:	cmp	w0, #0x7
  43225c:	b.ne	432498 <ferror@plt+0x30758>  // b.any
  432260:	mov	w3, w21
  432264:	cmp	w21, #0x8
  432268:	add	x19, x22, x3
  43226c:	b.hi	43251c <ferror@plt+0x307dc>  // b.pmore
  432270:	mov	w1, w21
  432274:	cmp	x20, x19
  432278:	b.ls	43254c <ferror@plt+0x3080c>  // b.plast
  43227c:	sub	w0, w1, #0x1
  432280:	cmp	w0, #0x7
  432284:	b.hi	4325dc <ferror@plt+0x3089c>  // b.pmore
  432288:	ldr	x2, [x28, #672]
  43228c:	mov	x0, x22
  432290:	blr	x2
  432294:	mov	x23, x0
  432298:	add	x6, x0, x26
  43229c:	add	x3, sp, #0x98
  4322a0:	mov	x1, x20
  4322a4:	mov	x0, x19
  4322a8:	add	x4, sp, #0x9c
  4322ac:	mov	w2, #0x0                   	// #0
  4322b0:	str	x6, [sp, #104]
  4322b4:	bl	42fb50 <ferror@plt+0x2de10>
  4322b8:	mov	x22, x0
  4322bc:	ldp	w3, w1, [sp, #152]
  4322c0:	ldr	x6, [sp, #104]
  4322c4:	add	x19, x19, x3
  4322c8:	tbnz	w1, #0, 4326d0 <ferror@plt+0x30990>
  4322cc:	tbnz	w1, #1, 4326f0 <ferror@plt+0x309b0>
  4322d0:	add	x22, x23, x22
  4322d4:	mov	x0, x6
  4322d8:	mov	w1, w21
  4322dc:	add	x28, x22, x26
  4322e0:	bl	42c788 <ferror@plt+0x2aa48>
  4322e4:	mov	w1, w21
  4322e8:	mov	x0, x28
  4322ec:	bl	42c788 <ferror@plt+0x2aa48>
  4322f0:	cmp	x22, x23
  4322f4:	b.ne	4321ec <ferror@plt+0x304ac>  // b.any
  4322f8:	mov	w2, #0x5                   	// #5
  4322fc:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  432300:	mov	x0, #0x0                   	// #0
  432304:	add	x1, x1, #0x3f8
  432308:	bl	401c70 <dcgettext@plt>
  43230c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  432310:	add	x22, x1, #0x410
  432314:	ldr	x1, [x1, #1040]
  432318:	bl	401910 <fputs@plt>
  43231c:	b	4321f8 <ferror@plt+0x304b8>
  432320:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  432324:	mov	x0, x19
  432328:	mov	w1, #0x1                   	// #1
  43232c:	ldr	x2, [x28, #672]
  432330:	blr	x2
  432334:	cmp	w0, #0x5
  432338:	mov	w19, w0
  43233c:	b.ne	43215c <ferror@plt+0x3041c>  // b.any
  432340:	mov	w3, w21
  432344:	cmp	w21, #0x8
  432348:	add	x19, x22, x3
  43234c:	b.hi	4324d0 <ferror@plt+0x30790>  // b.pmore
  432350:	mov	w1, w21
  432354:	cmp	x20, x19
  432358:	b.ls	432500 <ferror@plt+0x307c0>  // b.plast
  43235c:	sub	w0, w1, #0x1
  432360:	cmp	w0, #0x7
  432364:	b.hi	4325d4 <ferror@plt+0x30894>  // b.pmore
  432368:	ldr	x2, [x28, #672]
  43236c:	mov	x0, x22
  432370:	blr	x2
  432374:	mov	x26, x0
  432378:	mov	w1, w21
  43237c:	mov	x0, x26
  432380:	bl	42c788 <ferror@plt+0x2aa48>
  432384:	ldr	x1, [sp, #112]
  432388:	mov	w2, #0x5                   	// #5
  43238c:	mov	x0, #0x0                   	// #0
  432390:	bl	401c70 <dcgettext@plt>
  432394:	bl	401cc0 <printf@plt>
  432398:	b	432204 <ferror@plt+0x304c4>
  43239c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  4323a0:	add	x1, x1, #0x3d8
  4323a4:	mov	w2, #0x5                   	// #5
  4323a8:	mov	x0, #0x0                   	// #0
  4323ac:	bl	401c70 <dcgettext@plt>
  4323b0:	bl	401cc0 <printf@plt>
  4323b4:	ldp	x19, x20, [sp, #16]
  4323b8:	ldp	x21, x22, [sp, #32]
  4323bc:	ldp	x23, x24, [sp, #48]
  4323c0:	ldp	x25, x26, [sp, #64]
  4323c4:	ldp	x27, x28, [sp, #80]
  4323c8:	ldp	x29, x30, [sp], #160
  4323cc:	ret
  4323d0:	mov	w2, #0x5                   	// #5
  4323d4:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  4323d8:	mov	x0, #0x0                   	// #0
  4323dc:	add	x1, x1, #0x408
  4323e0:	bl	401c70 <dcgettext@plt>
  4323e4:	ldr	x1, [x23, #1040]
  4323e8:	bl	401910 <fputs@plt>
  4323ec:	b	4321f8 <ferror@plt+0x304b8>
  4323f0:	mov	w3, w21
  4323f4:	cmp	w21, #0x8
  4323f8:	add	x19, x22, x3
  4323fc:	b.hi	432630 <ferror@plt+0x308f0>  // b.pmore
  432400:	cmp	x20, x19
  432404:	b.ls	432568 <ferror@plt+0x30828>  // b.plast
  432408:	ldr	w0, [sp, #136]
  43240c:	cmp	w0, #0x7
  432410:	b.hi	432570 <ferror@plt+0x30830>  // b.pmore
  432414:	mov	w9, w21
  432418:	mov	x8, x3
  43241c:	mov	w1, w21
  432420:	ldr	x2, [x28, #672]
  432424:	mov	x0, x22
  432428:	str	x3, [sp, #104]
  43242c:	str	x8, [sp, #120]
  432430:	str	w9, [sp, #128]
  432434:	blr	x2
  432438:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  43243c:	ldr	w9, [sp, #128]
  432440:	mov	x23, x0
  432444:	add	x7, x1, #0x328
  432448:	cmp	w21, #0x8
  43244c:	add	x6, x0, x26
  432450:	ldr	x3, [sp, #104]
  432454:	ldr	x8, [sp, #120]
  432458:	b.ls	432580 <ferror@plt+0x30840>  // b.plast
  43245c:	ldr	x2, [sp, #96]
  432460:	mov	w4, #0x5                   	// #5
  432464:	mov	x1, x7
  432468:	mov	x0, #0x0                   	// #0
  43246c:	str	x3, [sp, #104]
  432470:	stp	x6, x8, [sp, #120]
  432474:	str	w9, [sp, #140]
  432478:	bl	401c20 <dcngettext@plt>
  43247c:	mov	w1, w21
  432480:	mov	w2, #0x8                   	// #8
  432484:	bl	446368 <error@@Base>
  432488:	ldr	w9, [sp, #140]
  43248c:	ldr	x3, [sp, #104]
  432490:	ldp	x6, x8, [sp, #120]
  432494:	b	432580 <ferror@plt+0x30840>
  432498:	mov	w2, #0x5                   	// #5
  43249c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4324a0:	mov	x0, #0x0                   	// #0
  4324a4:	add	x1, x1, #0x498
  4324a8:	bl	401c70 <dcgettext@plt>
  4324ac:	mov	w1, w19
  4324b0:	bl	446368 <error@@Base>
  4324b4:	ldp	x19, x20, [sp, #16]
  4324b8:	ldp	x21, x22, [sp, #32]
  4324bc:	ldp	x23, x24, [sp, #48]
  4324c0:	ldp	x25, x26, [sp, #64]
  4324c4:	ldp	x27, x28, [sp, #80]
  4324c8:	ldp	x29, x30, [sp], #160
  4324cc:	ret
  4324d0:	ldr	x2, [sp, #96]
  4324d4:	mov	w4, w0
  4324d8:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  4324dc:	mov	x0, #0x0                   	// #0
  4324e0:	add	x1, x1, #0x328
  4324e4:	bl	401c20 <dcngettext@plt>
  4324e8:	mov	w1, w21
  4324ec:	mov	w2, #0x8                   	// #8
  4324f0:	bl	446368 <error@@Base>
  4324f4:	add	x0, x22, #0x8
  4324f8:	cmp	x20, x0
  4324fc:	b.hi	43271c <ferror@plt+0x309dc>  // b.pmore
  432500:	cmp	x20, x22
  432504:	b.ls	4325d4 <ferror@plt+0x30894>  // b.plast
  432508:	sub	w1, w20, w22
  43250c:	sub	w0, w1, #0x1
  432510:	cmp	w0, #0x7
  432514:	b.ls	432368 <ferror@plt+0x30628>  // b.plast
  432518:	b	4325d4 <ferror@plt+0x30894>
  43251c:	ldr	x2, [sp, #96]
  432520:	mov	w4, #0x5                   	// #5
  432524:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  432528:	mov	x0, #0x0                   	// #0
  43252c:	add	x1, x1, #0x328
  432530:	bl	401c20 <dcngettext@plt>
  432534:	mov	w1, w21
  432538:	mov	w2, #0x8                   	// #8
  43253c:	bl	446368 <error@@Base>
  432540:	add	x0, x22, #0x8
  432544:	cmp	x20, x0
  432548:	b.hi	432724 <ferror@plt+0x309e4>  // b.pmore
  43254c:	cmp	x20, x22
  432550:	b.ls	4325dc <ferror@plt+0x3089c>  // b.plast
  432554:	sub	w1, w20, w22
  432558:	sub	w0, w1, #0x1
  43255c:	cmp	w0, #0x7
  432560:	b.ls	432288 <ferror@plt+0x30548>  // b.plast
  432564:	b	4325dc <ferror@plt+0x3089c>
  432568:	cmp	x20, x22
  43256c:	b.hi	432700 <ferror@plt+0x309c0>  // b.pmore
  432570:	mov	w9, w21
  432574:	mov	x8, x3
  432578:	mov	x6, x26
  43257c:	mov	x23, #0x0                   	// #0
  432580:	add	x0, x19, x8
  432584:	cmp	x20, x0
  432588:	b.hi	432598 <ferror@plt+0x30858>  // b.pmore
  43258c:	cmp	x20, x19
  432590:	b.ls	432620 <ferror@plt+0x308e0>  // b.plast
  432594:	sub	w9, w20, w19
  432598:	sub	w0, w9, #0x1
  43259c:	cmp	w0, #0x7
  4325a0:	b.hi	432620 <ferror@plt+0x308e0>  // b.pmore
  4325a4:	ldr	x2, [x28, #672]
  4325a8:	mov	x0, x19
  4325ac:	mov	w1, w9
  4325b0:	str	x3, [sp, #104]
  4325b4:	str	x6, [sp, #120]
  4325b8:	blr	x2
  4325bc:	mov	x22, x0
  4325c0:	ldr	x3, [sp, #104]
  4325c4:	add	x28, x0, x26
  4325c8:	ldr	x6, [sp, #120]
  4325cc:	add	x19, x19, x3
  4325d0:	b	4321cc <ferror@plt+0x3048c>
  4325d4:	mov	x26, #0x0                   	// #0
  4325d8:	b	432378 <ferror@plt+0x30638>
  4325dc:	mov	x6, x26
  4325e0:	mov	x23, #0x0                   	// #0
  4325e4:	b	43229c <ferror@plt+0x3055c>
  4325e8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4325ec:	add	x1, x1, #0x6e0
  4325f0:	mov	w2, #0x5                   	// #5
  4325f4:	mov	x0, #0x0                   	// #0
  4325f8:	bl	401c70 <dcgettext@plt>
  4325fc:	bl	446368 <error@@Base>
  432600:	b	432198 <ferror@plt+0x30458>
  432604:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432608:	add	x1, x1, #0x6e0
  43260c:	mov	w2, #0x5                   	// #5
  432610:	mov	x0, #0x0                   	// #0
  432614:	bl	401c70 <dcgettext@plt>
  432618:	bl	446368 <error@@Base>
  43261c:	b	4321c4 <ferror@plt+0x30484>
  432620:	mov	x28, x26
  432624:	add	x19, x19, x3
  432628:	mov	x22, #0x0                   	// #0
  43262c:	b	4321cc <ferror@plt+0x3048c>
  432630:	ldr	x2, [sp, #96]
  432634:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  432638:	add	x7, x1, #0x328
  43263c:	mov	w4, #0x5                   	// #5
  432640:	mov	x1, x7
  432644:	mov	x0, #0x0                   	// #0
  432648:	str	x7, [sp, #104]
  43264c:	str	x3, [sp, #120]
  432650:	bl	401c20 <dcngettext@plt>
  432654:	mov	w1, w21
  432658:	mov	w2, #0x8                   	// #8
  43265c:	bl	446368 <error@@Base>
  432660:	add	x0, x22, #0x8
  432664:	cmp	x20, x0
  432668:	ldr	x7, [sp, #104]
  43266c:	ldr	x3, [sp, #120]
  432670:	b.hi	43272c <ferror@plt+0x309ec>  // b.pmore
  432674:	cmp	x20, x22
  432678:	b.ls	43273c <ferror@plt+0x309fc>  // b.plast
  43267c:	sub	x1, x20, x22
  432680:	sub	w0, w1, #0x1
  432684:	cmp	w0, #0x7
  432688:	b.hi	43273c <ferror@plt+0x309fc>  // b.pmore
  43268c:	mov	w9, #0x8                   	// #8
  432690:	mov	x8, #0x8                   	// #8
  432694:	b	432420 <ferror@plt+0x306e0>
  432698:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43269c:	add	x1, x1, #0x6c8
  4326a0:	mov	w2, #0x5                   	// #5
  4326a4:	mov	x0, #0x0                   	// #0
  4326a8:	bl	401c70 <dcgettext@plt>
  4326ac:	bl	446368 <error@@Base>
  4326b0:	b	432198 <ferror@plt+0x30458>
  4326b4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4326b8:	add	x1, x1, #0x6c8
  4326bc:	mov	w2, #0x5                   	// #5
  4326c0:	mov	x0, #0x0                   	// #0
  4326c4:	bl	401c70 <dcgettext@plt>
  4326c8:	bl	446368 <error@@Base>
  4326cc:	b	4321c4 <ferror@plt+0x30484>
  4326d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4326d4:	add	x1, x1, #0x6c8
  4326d8:	mov	w2, #0x5                   	// #5
  4326dc:	mov	x0, #0x0                   	// #0
  4326e0:	bl	401c70 <dcgettext@plt>
  4326e4:	bl	446368 <error@@Base>
  4326e8:	ldr	x6, [sp, #104]
  4326ec:	b	4322d0 <ferror@plt+0x30590>
  4326f0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4326f4:	add	x1, x1, #0x6e0
  4326f8:	str	x6, [sp, #104]
  4326fc:	b	4326d8 <ferror@plt+0x30998>
  432700:	sub	x1, x20, x22
  432704:	sub	w0, w1, #0x1
  432708:	cmp	w0, #0x7
  43270c:	b.hi	432570 <ferror@plt+0x30830>  // b.pmore
  432710:	mov	w9, w21
  432714:	mov	x8, x3
  432718:	b	432420 <ferror@plt+0x306e0>
  43271c:	mov	w1, #0x8                   	// #8
  432720:	b	432368 <ferror@plt+0x30628>
  432724:	mov	w1, #0x8                   	// #8
  432728:	b	432288 <ferror@plt+0x30548>
  43272c:	mov	w1, #0x8                   	// #8
  432730:	mov	x8, #0x8                   	// #8
  432734:	mov	w9, w1
  432738:	b	432420 <ferror@plt+0x306e0>
  43273c:	mov	x6, x26
  432740:	mov	w9, #0x8                   	// #8
  432744:	mov	x8, #0x8                   	// #8
  432748:	mov	x23, #0x0                   	// #0
  43274c:	b	43245c <ferror@plt+0x3071c>
  432750:	stp	x29, x30, [sp, #-128]!
  432754:	mov	w5, #0x68                  	// #104
  432758:	mov	x29, sp
  43275c:	stp	x23, x24, [sp, #48]
  432760:	mov	x24, x0
  432764:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  432768:	stp	x19, x20, [sp, #16]
  43276c:	umull	x3, w3, w5
  432770:	ldr	x19, [x24]
  432774:	stp	x27, x28, [sp, #80]
  432778:	adrp	x28, 4a3000 <warn@@Base+0x5c6c0>
  43277c:	add	x19, x19, x1
  432780:	str	x2, [sp, #104]
  432784:	ldr	x1, [x28, #1040]
  432788:	cmp	x19, x4
  43278c:	ldr	x27, [x2]
  432790:	csel	x19, x19, x4, ls  // ls = plast
  432794:	ldr	x2, [x0, #3208]
  432798:	mov	w0, #0xa                   	// #10
  43279c:	ldr	w23, [x2, x3]
  4327a0:	bl	401990 <putc@plt>
  4327a4:	cmp	x27, x19
  4327a8:	b.cs	4328b0 <ferror@plt+0x30b70>  // b.hs, b.nlast
  4327ac:	stp	x21, x22, [sp, #32]
  4327b0:	stp	x25, x26, [sp, #64]
  4327b4:	adrp	x26, 456000 <warn@@Base+0xf6c0>
  4327b8:	adrp	x25, 456000 <warn@@Base+0xf6c0>
  4327bc:	add	x26, x26, #0x6e0
  4327c0:	add	x25, x25, #0x6c8
  4327c4:	b	432848 <ferror@plt+0x30b08>
  4327c8:	tbnz	w1, #1, 4328f0 <ferror@plt+0x30bb0>
  4327cc:	add	x4, sp, #0x7c
  4327d0:	add	x3, sp, #0x78
  4327d4:	mov	x1, x19
  4327d8:	mov	x0, x27
  4327dc:	cmp	x19, x27
  4327e0:	mov	w2, #0x0                   	// #0
  4327e4:	b.eq	4328a8 <ferror@plt+0x30b68>  // b.none
  4327e8:	bl	42fb50 <ferror@plt+0x2de10>
  4327ec:	mov	x22, x0
  4327f0:	ldp	w0, w1, [sp, #120]
  4327f4:	add	x27, x27, x0
  4327f8:	tbnz	w1, #0, 4328d8 <ferror@plt+0x30b98>
  4327fc:	tbnz	w1, #1, 432908 <ferror@plt+0x30bc8>
  432800:	mov	x1, x21
  432804:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  432808:	add	x0, x0, #0x3c8
  43280c:	bl	401cc0 <printf@plt>
  432810:	mov	w1, w23
  432814:	mov	x0, x20
  432818:	bl	42fb28 <ferror@plt+0x2dde8>
  43281c:	mov	w1, w23
  432820:	mov	x0, x22
  432824:	bl	42fb28 <ferror@plt+0x2dde8>
  432828:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  43282c:	add	x1, x1, #0x4c0
  432830:	mov	w2, #0x5                   	// #5
  432834:	mov	x0, #0x0                   	// #0
  432838:	bl	401c70 <dcgettext@plt>
  43283c:	bl	401cc0 <printf@plt>
  432840:	cmp	x19, x27
  432844:	b.ls	4328a8 <ferror@plt+0x30b68>  // b.plast
  432848:	mov	x1, x19
  43284c:	mov	x0, x27
  432850:	mov	w2, #0x0                   	// #0
  432854:	add	x4, sp, #0x7c
  432858:	add	x3, sp, #0x78
  43285c:	ldr	x21, [x24]
  432860:	bl	42fb50 <ferror@plt+0x2de10>
  432864:	ldp	w2, w1, [sp, #120]
  432868:	sub	x21, x27, x21
  43286c:	mov	x20, x0
  432870:	add	x27, x27, x2
  432874:	tbz	w1, #0, 4327c8 <ferror@plt+0x30a88>
  432878:	mov	x1, x25
  43287c:	mov	w2, #0x5                   	// #5
  432880:	mov	x0, #0x0                   	// #0
  432884:	bl	401c70 <dcgettext@plt>
  432888:	bl	446368 <error@@Base>
  43288c:	add	x4, sp, #0x7c
  432890:	add	x3, sp, #0x78
  432894:	mov	x1, x19
  432898:	mov	x0, x27
  43289c:	cmp	x19, x27
  4328a0:	mov	w2, #0x0                   	// #0
  4328a4:	b.ne	4327e8 <ferror@plt+0x30aa8>  // b.any
  4328a8:	ldp	x21, x22, [sp, #32]
  4328ac:	ldp	x25, x26, [sp, #64]
  4328b0:	mov	w0, #0xa                   	// #10
  4328b4:	ldr	x1, [x28, #1040]
  4328b8:	bl	401990 <putc@plt>
  4328bc:	ldr	x0, [sp, #104]
  4328c0:	ldp	x19, x20, [sp, #16]
  4328c4:	ldp	x23, x24, [sp, #48]
  4328c8:	str	x27, [x0]
  4328cc:	ldp	x27, x28, [sp, #80]
  4328d0:	ldp	x29, x30, [sp], #128
  4328d4:	ret
  4328d8:	mov	x1, x25
  4328dc:	mov	w2, #0x5                   	// #5
  4328e0:	mov	x0, #0x0                   	// #0
  4328e4:	bl	401c70 <dcgettext@plt>
  4328e8:	bl	446368 <error@@Base>
  4328ec:	b	432800 <ferror@plt+0x30ac0>
  4328f0:	mov	x1, x26
  4328f4:	mov	w2, #0x5                   	// #5
  4328f8:	mov	x0, #0x0                   	// #0
  4328fc:	bl	401c70 <dcgettext@plt>
  432900:	bl	446368 <error@@Base>
  432904:	b	4327cc <ferror@plt+0x30a8c>
  432908:	mov	x1, x26
  43290c:	mov	w2, #0x5                   	// #5
  432910:	mov	x0, #0x0                   	// #0
  432914:	bl	401c70 <dcgettext@plt>
  432918:	bl	446368 <error@@Base>
  43291c:	b	432800 <ferror@plt+0x30ac0>
  432920:	stp	x29, x30, [sp, #-80]!
  432924:	mov	x2, x0
  432928:	add	x1, x0, #0x18
  43292c:	mov	x29, sp
  432930:	stp	x19, x20, [sp, #16]
  432934:	add	x0, x0, #0x10
  432938:	ldr	x19, [x2, #32]
  43293c:	ldr	x20, [x2, #48]
  432940:	bl	42edd0 <ferror@plt+0x2d090>
  432944:	add	x20, x19, x20
  432948:	cmp	x19, x20
  43294c:	b.cs	432b60 <ferror@plt+0x30e20>  // b.hs, b.nlast
  432950:	stp	x21, x22, [sp, #32]
  432954:	adrp	x22, 47e000 <warn@@Base+0x376c0>
  432958:	add	x22, x22, #0x4d8
  43295c:	str	x23, [sp, #48]
  432960:	b	432a00 <ferror@plt+0x30cc0>
  432964:	cmp	w0, #0x1
  432968:	b.eq	432b70 <ferror@plt+0x30e30>  // b.none
  43296c:	cmp	w0, #0x2
  432970:	b.ne	4329f8 <ferror@plt+0x30cb8>  // b.any
  432974:	add	x4, sp, #0x4c
  432978:	add	x3, sp, #0x48
  43297c:	mov	x1, x20
  432980:	mov	x0, x19
  432984:	mov	w2, #0x0                   	// #0
  432988:	bl	42fb50 <ferror@plt+0x2de10>
  43298c:	mov	x23, x0
  432990:	tst	x0, #0xffffffff00000000
  432994:	ldp	w21, w0, [sp, #72]
  432998:	add	x21, x19, x21
  43299c:	b.eq	432bfc <ferror@plt+0x30ebc>  // b.none
  4329a0:	orr	w1, w0, #0x2
  4329a4:	str	w1, [sp, #76]
  4329a8:	tbz	w0, #0, 432c08 <ferror@plt+0x30ec8>
  4329ac:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4329b0:	add	x1, x1, #0x6c8
  4329b4:	mov	w2, #0x5                   	// #5
  4329b8:	mov	x0, #0x0                   	// #0
  4329bc:	bl	401c70 <dcgettext@plt>
  4329c0:	bl	446368 <error@@Base>
  4329c4:	sub	x1, x20, x21
  4329c8:	mov	x0, x21
  4329cc:	bl	401940 <strnlen@plt>
  4329d0:	add	x19, x0, #0x1
  4329d4:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4329d8:	add	x19, x21, x19
  4329dc:	add	x1, x1, #0x558
  4329e0:	mov	w2, #0x5                   	// #5
  4329e4:	mov	x0, #0x0                   	// #0
  4329e8:	bl	401c70 <dcgettext@plt>
  4329ec:	mov	x2, x21
  4329f0:	mov	w1, w23
  4329f4:	bl	401cc0 <printf@plt>
  4329f8:	cmp	x19, x20
  4329fc:	b.cs	432b58 <ferror@plt+0x30e18>  // b.hs, b.nlast
  432a00:	ldrb	w0, [x19], #1
  432a04:	cmp	w0, #0x3
  432a08:	b.eq	432a90 <ferror@plt+0x30d50>  // b.none
  432a0c:	b.ls	432964 <ferror@plt+0x30c24>  // b.plast
  432a10:	cmp	w0, #0x4
  432a14:	b.eq	432be0 <ferror@plt+0x30ea0>  // b.none
  432a18:	cmp	w0, #0xff
  432a1c:	b.ne	4329f8 <ferror@plt+0x30cb8>  // b.any
  432a20:	add	x4, sp, #0x4c
  432a24:	add	x3, sp, #0x48
  432a28:	mov	x1, x20
  432a2c:	mov	x0, x19
  432a30:	mov	w2, #0x0                   	// #0
  432a34:	bl	42fb50 <ferror@plt+0x2de10>
  432a38:	mov	x23, x0
  432a3c:	tst	x0, #0xffffffff00000000
  432a40:	ldp	w21, w0, [sp, #72]
  432a44:	add	x21, x19, x21
  432a48:	b.eq	432c9c <ferror@plt+0x30f5c>  // b.none
  432a4c:	orr	w1, w0, #0x2
  432a50:	str	w1, [sp, #76]
  432a54:	tbz	w0, #0, 432ca8 <ferror@plt+0x30f68>
  432a58:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432a5c:	add	x1, x1, #0x6c8
  432a60:	mov	w2, #0x5                   	// #5
  432a64:	mov	x0, #0x0                   	// #0
  432a68:	bl	401c70 <dcgettext@plt>
  432a6c:	bl	446368 <error@@Base>
  432a70:	sub	x1, x20, x21
  432a74:	mov	x0, x21
  432a78:	bl	401940 <strnlen@plt>
  432a7c:	add	x19, x0, #0x1
  432a80:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432a84:	add	x19, x21, x19
  432a88:	add	x1, x1, #0x588
  432a8c:	b	4329e0 <ferror@plt+0x30ca0>
  432a90:	mov	x0, x19
  432a94:	mov	w2, #0x0                   	// #0
  432a98:	add	x4, sp, #0x4c
  432a9c:	add	x3, sp, #0x48
  432aa0:	mov	x1, x20
  432aa4:	bl	42fb50 <ferror@plt+0x2de10>
  432aa8:	mov	x23, x0
  432aac:	tst	x0, #0xffffffff00000000
  432ab0:	ldp	w2, w0, [sp, #72]
  432ab4:	add	x19, x19, x2
  432ab8:	b.eq	432c74 <ferror@plt+0x30f34>  // b.none
  432abc:	orr	w1, w0, #0x2
  432ac0:	str	w1, [sp, #76]
  432ac4:	tbz	w0, #0, 432c80 <ferror@plt+0x30f40>
  432ac8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432acc:	add	x1, x1, #0x6c8
  432ad0:	mov	w2, #0x5                   	// #5
  432ad4:	mov	x0, #0x0                   	// #0
  432ad8:	bl	401c70 <dcgettext@plt>
  432adc:	bl	446368 <error@@Base>
  432ae0:	mov	x1, x20
  432ae4:	mov	x0, x19
  432ae8:	add	x4, sp, #0x4c
  432aec:	add	x3, sp, #0x48
  432af0:	mov	w2, #0x0                   	// #0
  432af4:	bl	42fb50 <ferror@plt+0x2de10>
  432af8:	mov	x21, x0
  432afc:	tst	x0, #0xffffffff00000000
  432b00:	ldp	w1, w0, [sp, #72]
  432b04:	add	x19, x19, x1
  432b08:	b.eq	432c4c <ferror@plt+0x30f0c>  // b.none
  432b0c:	orr	w1, w0, #0x2
  432b10:	str	w1, [sp, #76]
  432b14:	tbz	w0, #0, 432c58 <ferror@plt+0x30f18>
  432b18:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432b1c:	add	x1, x1, #0x6c8
  432b20:	mov	w2, #0x5                   	// #5
  432b24:	mov	x0, #0x0                   	// #0
  432b28:	bl	401c70 <dcgettext@plt>
  432b2c:	bl	446368 <error@@Base>
  432b30:	mov	x1, x22
  432b34:	mov	w2, #0x5                   	// #5
  432b38:	mov	x0, #0x0                   	// #0
  432b3c:	bl	401c70 <dcgettext@plt>
  432b40:	mov	w2, w21
  432b44:	mov	w1, w23
  432b48:	bl	401cc0 <printf@plt>
  432b4c:	cmp	x19, x20
  432b50:	b.cc	432a00 <ferror@plt+0x30cc0>  // b.lo, b.ul, b.last
  432b54:	nop
  432b58:	ldp	x21, x22, [sp, #32]
  432b5c:	ldr	x23, [sp, #48]
  432b60:	mov	w0, #0x1                   	// #1
  432b64:	ldp	x19, x20, [sp, #16]
  432b68:	ldp	x29, x30, [sp], #80
  432b6c:	ret
  432b70:	add	x4, sp, #0x4c
  432b74:	add	x3, sp, #0x48
  432b78:	mov	x1, x20
  432b7c:	mov	x0, x19
  432b80:	mov	w2, #0x0                   	// #0
  432b84:	bl	42fb50 <ferror@plt+0x2de10>
  432b88:	mov	x23, x0
  432b8c:	tst	x0, #0xffffffff00000000
  432b90:	ldp	w21, w0, [sp, #72]
  432b94:	add	x21, x19, x21
  432b98:	b.eq	432c24 <ferror@plt+0x30ee4>  // b.none
  432b9c:	orr	w1, w0, #0x2
  432ba0:	str	w1, [sp, #76]
  432ba4:	tbz	w0, #0, 432c30 <ferror@plt+0x30ef0>
  432ba8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432bac:	add	x1, x1, #0x6c8
  432bb0:	mov	w2, #0x5                   	// #5
  432bb4:	mov	x0, #0x0                   	// #0
  432bb8:	bl	401c70 <dcgettext@plt>
  432bbc:	bl	446368 <error@@Base>
  432bc0:	sub	x1, x20, x21
  432bc4:	mov	x0, x21
  432bc8:	bl	401940 <strnlen@plt>
  432bcc:	add	x19, x0, #0x1
  432bd0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432bd4:	add	x19, x21, x19
  432bd8:	add	x1, x1, #0x528
  432bdc:	b	4329e0 <ferror@plt+0x30ca0>
  432be0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432be4:	add	x1, x1, #0x510
  432be8:	mov	w2, #0x5                   	// #5
  432bec:	mov	x0, #0x0                   	// #0
  432bf0:	bl	401c70 <dcgettext@plt>
  432bf4:	bl	401cc0 <printf@plt>
  432bf8:	b	4329f8 <ferror@plt+0x30cb8>
  432bfc:	tbnz	w0, #0, 4329ac <ferror@plt+0x30c6c>
  432c00:	tbz	w0, #1, 4329c4 <ferror@plt+0x30c84>
  432c04:	nop
  432c08:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432c0c:	add	x1, x1, #0x6e0
  432c10:	mov	w2, #0x5                   	// #5
  432c14:	mov	x0, #0x0                   	// #0
  432c18:	bl	401c70 <dcgettext@plt>
  432c1c:	bl	446368 <error@@Base>
  432c20:	b	4329c4 <ferror@plt+0x30c84>
  432c24:	tbnz	w0, #0, 432ba8 <ferror@plt+0x30e68>
  432c28:	tbz	w0, #1, 432bc0 <ferror@plt+0x30e80>
  432c2c:	nop
  432c30:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432c34:	add	x1, x1, #0x6e0
  432c38:	mov	w2, #0x5                   	// #5
  432c3c:	mov	x0, #0x0                   	// #0
  432c40:	bl	401c70 <dcgettext@plt>
  432c44:	bl	446368 <error@@Base>
  432c48:	b	432bc0 <ferror@plt+0x30e80>
  432c4c:	tbnz	w0, #0, 432b18 <ferror@plt+0x30dd8>
  432c50:	tbz	w0, #1, 432b30 <ferror@plt+0x30df0>
  432c54:	nop
  432c58:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432c5c:	add	x1, x1, #0x6e0
  432c60:	mov	w2, #0x5                   	// #5
  432c64:	mov	x0, #0x0                   	// #0
  432c68:	bl	401c70 <dcgettext@plt>
  432c6c:	bl	446368 <error@@Base>
  432c70:	b	432b30 <ferror@plt+0x30df0>
  432c74:	tbnz	w0, #0, 432ac8 <ferror@plt+0x30d88>
  432c78:	tbz	w0, #1, 432ae0 <ferror@plt+0x30da0>
  432c7c:	nop
  432c80:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432c84:	add	x1, x1, #0x6e0
  432c88:	mov	w2, #0x5                   	// #5
  432c8c:	mov	x0, #0x0                   	// #0
  432c90:	bl	401c70 <dcgettext@plt>
  432c94:	bl	446368 <error@@Base>
  432c98:	b	432ae0 <ferror@plt+0x30da0>
  432c9c:	tbnz	w0, #0, 432a58 <ferror@plt+0x30d18>
  432ca0:	tbz	w0, #1, 432a70 <ferror@plt+0x30d30>
  432ca4:	nop
  432ca8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432cac:	add	x1, x1, #0x6e0
  432cb0:	mov	w2, #0x5                   	// #5
  432cb4:	mov	x0, #0x0                   	// #0
  432cb8:	bl	401c70 <dcgettext@plt>
  432cbc:	bl	446368 <error@@Base>
  432cc0:	b	432a70 <ferror@plt+0x30d30>
  432cc4:	nop
  432cc8:	stp	x29, x30, [sp, #-128]!
  432ccc:	mov	x29, sp
  432cd0:	stp	x19, x20, [sp, #16]
  432cd4:	mov	x20, x1
  432cd8:	stp	x21, x22, [sp, #32]
  432cdc:	mov	x22, x4
  432ce0:	mov	x21, x5
  432ce4:	stp	x23, x24, [sp, #48]
  432ce8:	mov	x24, x2
  432cec:	mov	x23, x3
  432cf0:	stp	x25, x26, [sp, #64]
  432cf4:	mov	x26, x0
  432cf8:	mov	x0, #0x60                  	// #96
  432cfc:	stp	x27, x28, [sp, #80]
  432d00:	bl	44a820 <warn@@Base+0x3ee0>
  432d04:	mov	x27, x0
  432d08:	mov	x0, #0x2                   	// #2
  432d0c:	stp	xzr, xzr, [x27]
  432d10:	stp	xzr, xzr, [x27, #16]
  432d14:	stp	xzr, xzr, [x27, #32]
  432d18:	stp	xzr, xzr, [x27, #48]
  432d1c:	stp	xzr, xzr, [x27, #64]
  432d20:	stp	xzr, xzr, [x27, #80]
  432d24:	bl	44a820 <warn@@Base+0x3ee0>
  432d28:	mov	x1, x0
  432d2c:	str	x1, [x27, #24]
  432d30:	mov	x0, #0x4                   	// #4
  432d34:	bl	44a820 <warn@@Base+0x3ee0>
  432d38:	mov	x2, x26
  432d3c:	ldrb	w25, [x2], #1
  432d40:	stp	x0, x2, [x27, #32]
  432d44:	mov	x19, x2
  432d48:	b	432d54 <ferror@plt+0x31014>
  432d4c:	ldrb	w1, [x19], #1
  432d50:	cbz	w1, 432d5c <ferror@plt+0x3101c>
  432d54:	cmp	x19, x20
  432d58:	b.cc	432d4c <ferror@plt+0x3100c>  // b.lo, b.ul, b.last
  432d5c:	cmp	x20, x19
  432d60:	b.eq	4331d8 <ferror@plt+0x31498>  // b.none
  432d64:	ldrb	w0, [x26, #1]
  432d68:	cmp	w0, #0x65
  432d6c:	b.ne	432d90 <ferror@plt+0x31050>  // b.any
  432d70:	ldrb	w0, [x2, #1]
  432d74:	cmp	w0, #0x68
  432d78:	b.ne	432d90 <ferror@plt+0x31050>  // b.any
  432d7c:	ldrb	w0, [x2, #2]
  432d80:	cbnz	w0, 432d90 <ferror@plt+0x31050>
  432d84:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  432d88:	ldr	w0, [x0, #620]
  432d8c:	add	x19, x19, x0
  432d90:	cmp	w25, #0x3
  432d94:	b.gt	432ec4 <ferror@plt+0x31184>
  432d98:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  432d9c:	strb	wzr, [x27, #95]
  432da0:	ldr	w0, [x26, #620]
  432da4:	strb	w0, [x27, #94]
  432da8:	mov	x1, x20
  432dac:	mov	x0, x19
  432db0:	add	x4, sp, #0x7c
  432db4:	add	x3, sp, #0x78
  432db8:	mov	w2, #0x0                   	// #0
  432dbc:	bl	42fb50 <ferror@plt+0x2de10>
  432dc0:	ldr	w1, [sp, #120]
  432dc4:	tst	x0, #0xffffffff00000000
  432dc8:	str	w0, [x27, #48]
  432dcc:	add	x19, x19, x1
  432dd0:	ldr	w0, [sp, #124]
  432dd4:	b.eq	4330fc <ferror@plt+0x313bc>  // b.none
  432dd8:	orr	w1, w0, #0x2
  432ddc:	str	w1, [sp, #124]
  432de0:	tbz	w0, #0, 433108 <ferror@plt+0x313c8>
  432de4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432de8:	add	x1, x1, #0x6c8
  432dec:	mov	w2, #0x5                   	// #5
  432df0:	mov	x0, #0x0                   	// #0
  432df4:	bl	401c70 <dcgettext@plt>
  432df8:	bl	446368 <error@@Base>
  432dfc:	mov	x1, x20
  432e00:	mov	x0, x19
  432e04:	add	x4, sp, #0x7c
  432e08:	add	x3, sp, #0x78
  432e0c:	mov	w2, #0x1                   	// #1
  432e10:	bl	42fb50 <ferror@plt+0x2de10>
  432e14:	ldr	w1, [sp, #120]
  432e18:	cmp	x0, w0, sxtw
  432e1c:	str	w0, [x27, #52]
  432e20:	add	x19, x19, x1
  432e24:	ldr	w0, [sp, #124]
  432e28:	b.eq	4330d8 <ferror@plt+0x31398>  // b.none
  432e2c:	orr	w1, w0, #0x2
  432e30:	str	w1, [sp, #124]
  432e34:	tbz	w0, #0, 4330e0 <ferror@plt+0x313a0>
  432e38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432e3c:	add	x1, x1, #0x6c8
  432e40:	mov	w2, #0x5                   	// #5
  432e44:	mov	x0, #0x0                   	// #0
  432e48:	bl	401c70 <dcgettext@plt>
  432e4c:	bl	446368 <error@@Base>
  432e50:	cmp	w25, #0x1
  432e54:	b.ne	432f34 <ferror@plt+0x311f4>  // b.any
  432e58:	add	x28, x19, #0x1
  432e5c:	cmp	x20, x28
  432e60:	b.ls	43314c <ferror@plt+0x3140c>  // b.plast
  432e64:	mov	w1, w25
  432e68:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  432e6c:	mov	x0, x19
  432e70:	ldr	x2, [x2, #672]
  432e74:	blr	x2
  432e78:	str	w0, [x27, #88]
  432e7c:	ldr	x0, [x27, #40]
  432e80:	mov	x19, #0x0                   	// #0
  432e84:	mov	x6, #0x0                   	// #0
  432e88:	ldrb	w0, [x0]
  432e8c:	cmp	w0, #0x7a
  432e90:	b.eq	432fa0 <ferror@plt+0x31260>  // b.none
  432e94:	str	x27, [x24]
  432e98:	mov	x0, x28
  432e9c:	str	w25, [x23]
  432ea0:	str	x6, [x22]
  432ea4:	str	x19, [x21]
  432ea8:	ldp	x19, x20, [sp, #16]
  432eac:	ldp	x21, x22, [sp, #32]
  432eb0:	ldp	x23, x24, [sp, #48]
  432eb4:	ldp	x25, x26, [sp, #64]
  432eb8:	ldp	x27, x28, [sp, #80]
  432ebc:	ldp	x29, x30, [sp], #128
  432ec0:	ret
  432ec4:	add	x26, x19, #0x1
  432ec8:	cmp	x20, x26
  432ecc:	b.hi	433050 <ferror@plt+0x31310>  // b.pmore
  432ed0:	cmp	x20, x19
  432ed4:	b.hi	43316c <ferror@plt+0x3142c>  // b.pmore
  432ed8:	strb	wzr, [x27, #94]
  432edc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  432ee0:	mov	w2, #0x5                   	// #5
  432ee4:	add	x1, x1, #0x5e8
  432ee8:	mov	x0, #0x0                   	// #0
  432eec:	bl	401c70 <dcgettext@plt>
  432ef0:	ldrb	w1, [x27, #94]
  432ef4:	bl	446940 <warn@@Base>
  432ef8:	ldr	x0, [x27, #32]
  432efc:	mov	x28, x20
  432f00:	bl	401bc0 <free@plt>
  432f04:	ldr	x0, [x27, #24]
  432f08:	bl	401bc0 <free@plt>
  432f0c:	mov	x0, x27
  432f10:	bl	401bc0 <free@plt>
  432f14:	mov	x0, x28
  432f18:	ldp	x19, x20, [sp, #16]
  432f1c:	ldp	x21, x22, [sp, #32]
  432f20:	ldp	x23, x24, [sp, #48]
  432f24:	ldp	x25, x26, [sp, #64]
  432f28:	ldp	x27, x28, [sp, #80]
  432f2c:	ldp	x29, x30, [sp], #128
  432f30:	ret
  432f34:	add	x4, sp, #0x7c
  432f38:	add	x3, sp, #0x78
  432f3c:	mov	x1, x20
  432f40:	mov	x0, x19
  432f44:	mov	w2, #0x0                   	// #0
  432f48:	bl	42fb50 <ferror@plt+0x2de10>
  432f4c:	ldr	w28, [sp, #120]
  432f50:	tst	x0, #0xffffffff00000000
  432f54:	str	w0, [x27, #88]
  432f58:	add	x28, x19, x28
  432f5c:	ldr	w0, [sp, #124]
  432f60:	b.eq	433180 <ferror@plt+0x31440>  // b.none
  432f64:	orr	w1, w0, #0x2
  432f68:	str	w1, [sp, #124]
  432f6c:	tbz	w0, #0, 433188 <ferror@plt+0x31448>
  432f70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  432f74:	add	x1, x1, #0x6c8
  432f78:	mov	w2, #0x5                   	// #5
  432f7c:	mov	x0, #0x0                   	// #0
  432f80:	bl	401c70 <dcgettext@plt>
  432f84:	mov	x19, #0x0                   	// #0
  432f88:	bl	446368 <error@@Base>
  432f8c:	ldr	x0, [x27, #40]
  432f90:	mov	x6, #0x0                   	// #0
  432f94:	ldrb	w0, [x0]
  432f98:	cmp	w0, #0x7a
  432f9c:	b.ne	432e94 <ferror@plt+0x31154>  // b.any
  432fa0:	mov	x1, x20
  432fa4:	add	x4, sp, #0x7c
  432fa8:	add	x3, sp, #0x78
  432fac:	mov	x0, x28
  432fb0:	mov	w2, #0x0                   	// #0
  432fb4:	bl	42fb50 <ferror@plt+0x2de10>
  432fb8:	ldp	w19, w1, [sp, #120]
  432fbc:	mov	x6, x0
  432fc0:	add	x19, x28, x19
  432fc4:	tbnz	w1, #0, 4331f4 <ferror@plt+0x314b4>
  432fc8:	tbnz	w1, #1, 433218 <ferror@plt+0x314d8>
  432fcc:	sub	x28, x20, x19
  432fd0:	cmp	x6, x28
  432fd4:	b.hi	433228 <ferror@plt+0x314e8>  // b.pmore
  432fd8:	add	x28, x19, x6
  432fdc:	cbz	x6, 432e94 <ferror@plt+0x31154>
  432fe0:	ldr	x1, [x27, #40]
  432fe4:	add	x1, x1, #0x1
  432fe8:	cmp	x20, x1
  432fec:	ccmp	x19, x28, #0x2, hi  // hi = pmore
  432ff0:	b.cs	432e94 <ferror@plt+0x31154>  // b.hs, b.nlast
  432ff4:	adrp	x5, 484000 <warn@@Base+0x3d6c0>
  432ff8:	add	x5, x5, #0x998
  432ffc:	ldr	w7, [x26, #620]
  433000:	mov	x3, x19
  433004:	add	x5, x5, #0xa00
  433008:	mov	w0, #0x42                  	// #66
  43300c:	b	43303c <ferror@plt+0x312fc>
  433010:	cmp	w2, #0x50
  433014:	b.eq	4331a4 <ferror@plt+0x31464>  // b.none
  433018:	cmp	w2, #0x52
  43301c:	b.eq	4331cc <ferror@plt+0x3148c>  // b.none
  433020:	cmp	w2, #0x53
  433024:	ccmp	w2, w0, #0x4, ne  // ne = any
  433028:	b.ne	432e94 <ferror@plt+0x31154>  // b.any
  43302c:	add	x1, x1, #0x1
  433030:	cmp	x20, x1
  433034:	ccmp	x28, x3, #0x0, hi  // hi = pmore
  433038:	b.ls	432e94 <ferror@plt+0x31154>  // b.plast
  43303c:	ldrb	w2, [x1]
  433040:	cmp	w2, #0x4c
  433044:	b.ne	433010 <ferror@plt+0x312d0>  // b.any
  433048:	add	x3, x3, #0x1
  43304c:	b	43302c <ferror@plt+0x312ec>
  433050:	mov	w1, #0x1                   	// #1
  433054:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433058:	mov	x0, x19
  43305c:	ldr	x2, [x28, #672]
  433060:	blr	x2
  433064:	and	w0, w0, #0xff
  433068:	sub	w1, w0, #0x1
  43306c:	strb	w0, [x27, #94]
  433070:	and	w1, w1, #0xff
  433074:	cmp	w1, #0x7
  433078:	b.hi	432edc <ferror@plt+0x3119c>  // b.pmore
  43307c:	add	x19, x19, #0x2
  433080:	cmp	x20, x19
  433084:	b.ls	433124 <ferror@plt+0x313e4>  // b.plast
  433088:	mov	w1, #0x1                   	// #1
  43308c:	ldr	x2, [x28, #672]
  433090:	mov	x0, x26
  433094:	blr	x2
  433098:	and	w1, w0, #0xff
  43309c:	strb	w1, [x27, #95]
  4330a0:	cmp	w1, #0x8
  4330a4:	b.hi	4330b8 <ferror@plt+0x31378>  // b.pmore
  4330a8:	ldrb	w0, [x27, #94]
  4330ac:	add	w1, w1, w0
  4330b0:	cmp	w1, #0x8
  4330b4:	b.le	433140 <ferror@plt+0x31400>
  4330b8:	mov	w2, #0x5                   	// #5
  4330bc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4330c0:	mov	x0, #0x0                   	// #0
  4330c4:	add	x1, x1, #0x610
  4330c8:	bl	401c70 <dcgettext@plt>
  4330cc:	ldrb	w1, [x27, #95]
  4330d0:	bl	446940 <warn@@Base>
  4330d4:	b	432ef8 <ferror@plt+0x311b8>
  4330d8:	tbnz	w0, #0, 432e38 <ferror@plt+0x310f8>
  4330dc:	tbz	w0, #1, 432e50 <ferror@plt+0x31110>
  4330e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4330e4:	add	x1, x1, #0x6e0
  4330e8:	mov	w2, #0x5                   	// #5
  4330ec:	mov	x0, #0x0                   	// #0
  4330f0:	bl	401c70 <dcgettext@plt>
  4330f4:	bl	446368 <error@@Base>
  4330f8:	b	432e50 <ferror@plt+0x31110>
  4330fc:	tbnz	w0, #0, 432de4 <ferror@plt+0x310a4>
  433100:	tbz	w0, #1, 432dfc <ferror@plt+0x310bc>
  433104:	nop
  433108:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43310c:	add	x1, x1, #0x6e0
  433110:	mov	w2, #0x5                   	// #5
  433114:	mov	x0, #0x0                   	// #0
  433118:	bl	401c70 <dcgettext@plt>
  43311c:	bl	446368 <error@@Base>
  433120:	b	432dfc <ferror@plt+0x310bc>
  433124:	cmp	x20, x26
  433128:	b.ls	43313c <ferror@plt+0x313fc>  // b.plast
  43312c:	sub	x1, x20, x26
  433130:	sub	w2, w1, #0x1
  433134:	cmp	w2, #0x7
  433138:	b.ls	43308c <ferror@plt+0x3134c>  // b.plast
  43313c:	strb	wzr, [x27, #95]
  433140:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433144:	str	w0, [x26, #620]
  433148:	b	432da8 <ferror@plt+0x31068>
  43314c:	cmp	x20, x19
  433150:	b.ls	433164 <ferror@plt+0x31424>  // b.plast
  433154:	sub	x1, x20, x19
  433158:	sub	w0, w1, #0x1
  43315c:	cmp	w0, #0x7
  433160:	b.ls	432e68 <ferror@plt+0x31128>  // b.plast
  433164:	str	wzr, [x27, #88]
  433168:	b	432e7c <ferror@plt+0x3113c>
  43316c:	sub	x1, x20, x19
  433170:	sub	w0, w1, #0x1
  433174:	cmp	w0, #0x7
  433178:	b.hi	432ed8 <ferror@plt+0x31198>  // b.pmore
  43317c:	b	433054 <ferror@plt+0x31314>
  433180:	tbnz	w0, #0, 432f70 <ferror@plt+0x31230>
  433184:	tbz	w0, #1, 432e7c <ferror@plt+0x3113c>
  433188:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43318c:	add	x1, x1, #0x6e0
  433190:	mov	w2, #0x5                   	// #5
  433194:	mov	x0, #0x0                   	// #0
  433198:	bl	401c70 <dcgettext@plt>
  43319c:	bl	446368 <error@@Base>
  4331a0:	b	432e7c <ferror@plt+0x3113c>
  4331a4:	ldrb	w2, [x3]
  4331a8:	mov	w4, w7
  4331ac:	and	w2, w2, #0x7
  4331b0:	sub	w2, w2, #0x2
  4331b4:	cmp	w2, #0x2
  4331b8:	b.hi	4331c0 <ferror@plt+0x31480>  // b.pmore
  4331bc:	ldr	w4, [x5, w2, uxtw #2]
  4331c0:	add	w4, w4, #0x1
  4331c4:	add	x3, x3, x4
  4331c8:	b	43302c <ferror@plt+0x312ec>
  4331cc:	ldrb	w2, [x3], #1
  4331d0:	strb	w2, [x27, #92]
  4331d4:	b	43302c <ferror@plt+0x312ec>
  4331d8:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4331dc:	add	x1, x1, #0x5c0
  4331e0:	mov	w2, #0x5                   	// #5
  4331e4:	mov	x0, #0x0                   	// #0
  4331e8:	bl	401c70 <dcgettext@plt>
  4331ec:	bl	446940 <warn@@Base>
  4331f0:	b	432ef8 <ferror@plt+0x311b8>
  4331f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4331f8:	add	x1, x1, #0x6c8
  4331fc:	str	x0, [sp, #104]
  433200:	mov	w2, #0x5                   	// #5
  433204:	mov	x0, #0x0                   	// #0
  433208:	bl	401c70 <dcgettext@plt>
  43320c:	bl	446368 <error@@Base>
  433210:	ldr	x6, [sp, #104]
  433214:	b	432fcc <ferror@plt+0x3128c>
  433218:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43321c:	add	x1, x1, #0x6e0
  433220:	str	x0, [sp, #104]
  433224:	b	433200 <ferror@plt+0x314c0>
  433228:	mov	w2, #0x5                   	// #5
  43322c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433230:	mov	x0, #0x0                   	// #0
  433234:	add	x1, x1, #0x638
  433238:	str	x6, [sp, #104]
  43323c:	bl	401c70 <dcgettext@plt>
  433240:	ldr	x6, [sp, #104]
  433244:	mov	x19, x0
  433248:	mov	w2, #0x0                   	// #0
  43324c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  433250:	mov	x1, x6
  433254:	add	x0, x0, #0x238
  433258:	bl	42c470 <ferror@plt+0x2a730>
  43325c:	mov	x1, x0
  433260:	mov	x2, x28
  433264:	mov	x0, x19
  433268:	bl	446940 <warn@@Base>
  43326c:	b	432ef8 <ferror@plt+0x311b8>
  433270:	stp	x29, x30, [sp, #-128]!
  433274:	mov	x29, sp
  433278:	stp	x19, x20, [sp, #16]
  43327c:	mov	x20, x6
  433280:	mov	x19, x0
  433284:	stp	x21, x22, [sp, #32]
  433288:	mov	x22, x3
  43328c:	mov	x21, x4
  433290:	stp	x23, x24, [sp, #48]
  433294:	add	x4, sp, #0x7c
  433298:	mov	x24, x2
  43329c:	stp	x25, x26, [sp, #64]
  4332a0:	mov	w23, w5
  4332a4:	add	x3, sp, #0x78
  4332a8:	stp	x27, x28, [sp, #80]
  4332ac:	mov	x28, x1
  4332b0:	mov	x0, x28
  4332b4:	str	wzr, [x6]
  4332b8:	mov	x1, x2
  4332bc:	mov	w2, #0x0                   	// #0
  4332c0:	str	w7, [sp, #96]
  4332c4:	bl	42fb50 <ferror@plt+0x2de10>
  4332c8:	mov	x25, x0
  4332cc:	ldp	w0, w1, [sp, #120]
  4332d0:	add	x28, x28, x0
  4332d4:	tbnz	w1, #0, 4337a8 <ferror@plt+0x31a68>
  4332d8:	tbnz	w1, #1, 43378c <ferror@plt+0x31a4c>
  4332dc:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4332e0:	ldr	x1, [x0, #1736]
  4332e4:	cbz	x1, 4332fc <ferror@plt+0x315bc>
  4332e8:	ldr	x0, [x1]
  4332ec:	cmp	x0, x25
  4332f0:	b.eq	433318 <ferror@plt+0x315d8>  // b.none
  4332f4:	ldr	x1, [x1, #40]
  4332f8:	cbnz	x1, 4332e8 <ferror@plt+0x315a8>
  4332fc:	ldp	x19, x20, [sp, #16]
  433300:	ldp	x21, x22, [sp, #32]
  433304:	ldp	x23, x24, [sp, #48]
  433308:	ldp	x25, x26, [sp, #64]
  43330c:	ldp	x27, x28, [sp, #80]
  433310:	ldp	x29, x30, [sp], #128
  433314:	ret
  433318:	ldr	x27, [x1, #24]
  43331c:	cbz	x27, 4332fc <ferror@plt+0x315bc>
  433320:	adrp	x26, 456000 <warn@@Base+0xf6c0>
  433324:	adrp	x25, 456000 <warn@@Base+0xf6c0>
  433328:	add	x26, x26, #0x6e0
  43332c:	add	x25, x25, #0x6c8
  433330:	sub	w0, w23, #0x3
  433334:	str	w0, [sp, #100]
  433338:	ldr	x0, [x27]
  43333c:	cbz	x0, 4332fc <ferror@plt+0x315bc>
  433340:	ldr	x8, [x27, #8]
  433344:	cmp	x8, #0x20
  433348:	b.hi	4333fc <ferror@plt+0x316bc>  // b.pmore
  43334c:	cbz	x8, 4332fc <ferror@plt+0x315bc>
  433350:	sub	x8, x8, #0x1
  433354:	cmp	x8, #0x1f
  433358:	b.hi	4332fc <ferror@plt+0x315bc>  // b.pmore
  43335c:	cmp	w8, #0x1f
  433360:	b.hi	4332fc <ferror@plt+0x315bc>  // b.pmore
  433364:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  433368:	add	x0, x0, #0x370
  43336c:	ldrh	w0, [x0, w8, uxtw #1]
  433370:	adr	x1, 43337c <ferror@plt+0x3163c>
  433374:	add	x0, x1, w0, sxth #2
  433378:	br	x0
  43337c:	mov	x3, #0x1                   	// #1
  433380:	cmp	x28, x24
  433384:	csel	x28, x28, x24, ls  // ls = plast
  433388:	cbz	x28, 4332fc <ferror@plt+0x315bc>
  43338c:	ldr	x0, [x27]
  433390:	cmp	x0, #0x3e
  433394:	b.eq	433458 <ferror@plt+0x31718>  // b.none
  433398:	cmp	x0, #0x49
  43339c:	b.ne	4333d8 <ferror@plt+0x31698>  // b.any
  4333a0:	ldr	w0, [sp, #96]
  4333a4:	cbnz	w0, 4332fc <ferror@plt+0x315bc>
  4333a8:	sub	x0, x24, x19
  4333ac:	cmp	x0, x3
  4333b0:	b.ls	4332fc <ferror@plt+0x315bc>  // b.plast
  4333b4:	add	x1, x19, x3
  4333b8:	mov	x6, x20
  4333bc:	mov	w5, w23
  4333c0:	mov	x4, x21
  4333c4:	mov	x3, x22
  4333c8:	mov	x2, x24
  4333cc:	mov	x0, x19
  4333d0:	mov	w7, #0x1                   	// #1
  4333d4:	bl	433270 <ferror@plt+0x31530>
  4333d8:	ldr	x27, [x27, #24]
  4333dc:	cbnz	x27, 433338 <ferror@plt+0x315f8>
  4333e0:	ldp	x19, x20, [sp, #16]
  4333e4:	ldp	x21, x22, [sp, #32]
  4333e8:	ldp	x23, x24, [sp, #48]
  4333ec:	ldp	x25, x26, [sp, #64]
  4333f0:	ldp	x27, x28, [sp, #80]
  4333f4:	ldp	x29, x30, [sp], #128
  4333f8:	ret
  4333fc:	mov	x0, #0x1f02                	// #7938
  433400:	cmp	x8, x0
  433404:	b.hi	433480 <ferror@plt+0x31740>  // b.pmore
  433408:	mov	x0, #0x1f00                	// #7936
  43340c:	cmp	x8, x0
  433410:	b.ls	4332fc <ferror@plt+0x315bc>  // b.plast
  433414:	add	x3, sp, #0x78
  433418:	mov	x1, x24
  43341c:	mov	x0, x28
  433420:	mov	w2, #0x0                   	// #0
  433424:	add	x4, sp, #0x7c
  433428:	bl	42fb50 <ferror@plt+0x2de10>
  43342c:	ldp	w2, w1, [sp, #120]
  433430:	mov	x3, x0
  433434:	add	x28, x28, x2
  433438:	tbnz	w1, #0, 433508 <ferror@plt+0x317c8>
  43343c:	tbz	w1, #1, 433380 <ferror@plt+0x31640>
  433440:	mov	x1, x26
  433444:	str	x0, [sp, #104]
  433448:	b	433510 <ferror@plt+0x317d0>
  43344c:	add	x28, x28, #0x8
  433450:	mov	x3, #0x0                   	// #0
  433454:	b	433380 <ferror@plt+0x31640>
  433458:	cmp	x3, #0xe
  43345c:	b.hi	433474 <ferror@plt+0x31734>  // b.pmore
  433460:	mov	x0, #0x1                   	// #1
  433464:	mov	x1, #0x4186                	// #16774
  433468:	lsl	x0, x0, x3
  43346c:	tst	x0, x1
  433470:	b.ne	4334d8 <ferror@plt+0x31798>  // b.any
  433474:	mov	w0, #0x1                   	// #1
  433478:	str	w0, [x20]
  43347c:	b	4333d8 <ferror@plt+0x31698>
  433480:	mov	x0, #0xffffffffffffe0e0    	// #-7968
  433484:	add	x8, x8, x0
  433488:	cmp	x8, #0x1
  43348c:	b.hi	4332fc <ferror@plt+0x315bc>  // b.pmore
  433490:	cmp	x21, #0x8
  433494:	mov	w1, w21
  433498:	add	x5, x28, x21
  43349c:	b.hi	43364c <ferror@plt+0x3190c>  // b.pmore
  4334a0:	cmp	x24, x5
  4334a4:	b.ls	433768 <ferror@plt+0x31a28>  // b.plast
  4334a8:	sub	w0, w1, #0x1
  4334ac:	cmp	w0, #0x7
  4334b0:	b.hi	433780 <ferror@plt+0x31a40>  // b.pmore
  4334b4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4334b8:	str	x5, [sp, #104]
  4334bc:	mov	x0, x28
  4334c0:	ldr	x2, [x2, #672]
  4334c4:	blr	x2
  4334c8:	mov	x3, x0
  4334cc:	ldr	x5, [sp, #104]
  4334d0:	mov	x28, x5
  4334d4:	b	433380 <ferror@plt+0x31640>
  4334d8:	str	wzr, [x20]
  4334dc:	b	4333d8 <ferror@plt+0x31698>
  4334e0:	add	x3, sp, #0x78
  4334e4:	mov	x1, x24
  4334e8:	mov	x0, x28
  4334ec:	mov	w2, #0x1                   	// #1
  4334f0:	add	x4, sp, #0x7c
  4334f4:	bl	42fb50 <ferror@plt+0x2de10>
  4334f8:	ldp	w2, w1, [sp, #120]
  4334fc:	mov	x3, x0
  433500:	add	x28, x28, x2
  433504:	tbz	w1, #0, 43343c <ferror@plt+0x316fc>
  433508:	mov	x1, x25
  43350c:	str	x0, [sp, #104]
  433510:	mov	w2, #0x5                   	// #5
  433514:	mov	x0, #0x0                   	// #0
  433518:	bl	401c70 <dcgettext@plt>
  43351c:	bl	446368 <error@@Base>
  433520:	ldr	x3, [sp, #104]
  433524:	b	433380 <ferror@plt+0x31640>
  433528:	add	x2, x28, #0x1
  43352c:	cmp	x24, x2
  433530:	b.hi	4337ec <ferror@plt+0x31aac>  // b.pmore
  433534:	cmp	x24, x28
  433538:	b.ls	43354c <ferror@plt+0x3180c>  // b.plast
  43353c:	sub	x1, x24, x28
  433540:	sub	w0, w1, #0x1
  433544:	cmp	w0, #0x7
  433548:	b.ls	4336cc <ferror@plt+0x3198c>  // b.plast
  43354c:	mov	x28, x2
  433550:	mov	x3, #0x0                   	// #0
  433554:	b	433380 <ferror@plt+0x31640>
  433558:	add	x0, x28, #0x1
  43355c:	cmp	x24, x0
  433560:	b.hi	433834 <ferror@plt+0x31af4>  // b.pmore
  433564:	cmp	x24, x28
  433568:	mov	x3, #0x0                   	// #0
  43356c:	b.ls	433580 <ferror@plt+0x31840>  // b.plast
  433570:	sub	x1, x24, x28
  433574:	sub	w2, w1, #0x1
  433578:	cmp	w2, #0x7
  43357c:	b.ls	433838 <ferror@plt+0x31af8>  // b.plast
  433580:	mov	x28, x0
  433584:	b	433380 <ferror@plt+0x31640>
  433588:	add	x0, x28, #0x4
  43358c:	cmp	x24, x0
  433590:	b.hi	43380c <ferror@plt+0x31acc>  // b.pmore
  433594:	cmp	x24, x28
  433598:	mov	x3, #0x0                   	// #0
  43359c:	b.ls	433580 <ferror@plt+0x31840>  // b.plast
  4335a0:	sub	x1, x24, x28
  4335a4:	sub	w2, w1, #0x1
  4335a8:	cmp	w2, #0x7
  4335ac:	b.ls	433810 <ferror@plt+0x31ad0>  // b.plast
  4335b0:	mov	x28, x0
  4335b4:	b	433380 <ferror@plt+0x31640>
  4335b8:	add	x0, x28, #0x2
  4335bc:	cmp	x24, x0
  4335c0:	b.hi	4337c4 <ferror@plt+0x31a84>  // b.pmore
  4335c4:	cmp	x24, x28
  4335c8:	mov	x3, #0x0                   	// #0
  4335cc:	b.ls	433580 <ferror@plt+0x31840>  // b.plast
  4335d0:	sub	x1, x24, x28
  4335d4:	sub	w2, w1, #0x1
  4335d8:	cmp	w2, #0x7
  4335dc:	b.ls	4337c8 <ferror@plt+0x31a88>  // b.plast
  4335e0:	mov	x28, x0
  4335e4:	b	433380 <ferror@plt+0x31640>
  4335e8:	cmp	x22, #0x8
  4335ec:	mov	w1, w22
  4335f0:	add	x5, x28, x22
  4335f4:	b.ls	4334a0 <ferror@plt+0x31760>  // b.plast
  4335f8:	mov	x3, x22
  4335fc:	mov	w4, #0x5                   	// #5
  433600:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  433604:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  433608:	add	x2, x2, #0x2d8
  43360c:	add	x1, x1, #0x328
  433610:	mov	x0, #0x0                   	// #0
  433614:	str	x5, [sp, #104]
  433618:	bl	401c20 <dcngettext@plt>
  43361c:	mov	w1, w22
  433620:	mov	w2, #0x8                   	// #8
  433624:	b	433678 <ferror@plt+0x31938>
  433628:	cmp	w23, #0x2
  43362c:	b.eq	433714 <ferror@plt+0x319d4>  // b.none
  433630:	ldr	w0, [sp, #100]
  433634:	cmp	w0, #0x1
  433638:	b.hi	4332fc <ferror@plt+0x315bc>  // b.pmore
  43363c:	cmp	x21, #0x8
  433640:	mov	w1, w21
  433644:	add	x5, x28, x21
  433648:	b.ls	4334a0 <ferror@plt+0x31760>  // b.plast
  43364c:	mov	x3, x21
  433650:	mov	w4, #0x5                   	// #5
  433654:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  433658:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  43365c:	add	x2, x2, #0x2d8
  433660:	add	x1, x1, #0x328
  433664:	mov	x0, #0x0                   	// #0
  433668:	str	x5, [sp, #104]
  43366c:	bl	401c20 <dcngettext@plt>
  433670:	mov	w1, w21
  433674:	mov	w2, #0x8                   	// #8
  433678:	bl	446368 <error@@Base>
  43367c:	add	x0, x28, #0x8
  433680:	cmp	x24, x0
  433684:	ldr	x5, [sp, #104]
  433688:	b.ls	433768 <ferror@plt+0x31a28>  // b.plast
  43368c:	mov	w1, #0x8                   	// #8
  433690:	b	4334b4 <ferror@plt+0x31774>
  433694:	add	x28, x28, #0x10
  433698:	mov	x3, #0x0                   	// #0
  43369c:	b	433380 <ferror@plt+0x31640>
  4336a0:	sub	x1, x24, x28
  4336a4:	mov	x0, x28
  4336a8:	bl	401940 <strnlen@plt>
  4336ac:	add	x0, x0, #0x1
  4336b0:	add	x28, x28, x0
  4336b4:	mov	x3, #0x0                   	// #0
  4336b8:	b	433380 <ferror@plt+0x31640>
  4336bc:	add	x2, x28, #0x4
  4336c0:	cmp	x24, x2
  4336c4:	b.ls	433534 <ferror@plt+0x317f4>  // b.plast
  4336c8:	mov	w1, #0x4                   	// #4
  4336cc:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4336d0:	mov	x0, x28
  4336d4:	mov	x28, x2
  4336d8:	ldr	x2, [x3, #672]
  4336dc:	blr	x2
  4336e0:	mov	x3, x0
  4336e4:	b	433380 <ferror@plt+0x31640>
  4336e8:	add	x2, x28, #0x2
  4336ec:	cmp	x24, x2
  4336f0:	b.ls	433534 <ferror@plt+0x317f4>  // b.plast
  4336f4:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4336f8:	mov	x0, x28
  4336fc:	mov	x28, x2
  433700:	mov	w1, #0x2                   	// #2
  433704:	ldr	x2, [x3, #672]
  433708:	blr	x2
  43370c:	mov	x3, x0
  433710:	b	433380 <ferror@plt+0x31640>
  433714:	cmp	x22, #0x8
  433718:	mov	w1, w22
  43371c:	add	x5, x28, x22
  433720:	b.ls	4334a0 <ferror@plt+0x31760>  // b.plast
  433724:	mov	x3, x22
  433728:	mov	w4, #0x5                   	// #5
  43372c:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  433730:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  433734:	add	x2, x2, #0x2d8
  433738:	add	x1, x1, #0x328
  43373c:	mov	x0, #0x0                   	// #0
  433740:	str	x5, [sp, #104]
  433744:	bl	401c20 <dcngettext@plt>
  433748:	mov	w1, w22
  43374c:	mov	w2, #0x8                   	// #8
  433750:	bl	446368 <error@@Base>
  433754:	add	x0, x28, #0x8
  433758:	mov	w1, #0x8                   	// #8
  43375c:	cmp	x24, x0
  433760:	ldr	x5, [sp, #104]
  433764:	b.hi	4334b4 <ferror@plt+0x31774>  // b.pmore
  433768:	cmp	x24, x28
  43376c:	b.ls	433780 <ferror@plt+0x31a40>  // b.plast
  433770:	sub	w1, w24, w28
  433774:	sub	w0, w1, #0x1
  433778:	cmp	w0, #0x7
  43377c:	b.ls	4334b4 <ferror@plt+0x31774>  // b.plast
  433780:	mov	x28, x5
  433784:	mov	x3, #0x0                   	// #0
  433788:	b	433380 <ferror@plt+0x31640>
  43378c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  433790:	add	x1, x1, #0x6e0
  433794:	mov	w2, #0x5                   	// #5
  433798:	mov	x0, #0x0                   	// #0
  43379c:	bl	401c70 <dcgettext@plt>
  4337a0:	bl	446368 <error@@Base>
  4337a4:	b	4332dc <ferror@plt+0x3159c>
  4337a8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4337ac:	add	x1, x1, #0x6c8
  4337b0:	mov	w2, #0x5                   	// #5
  4337b4:	mov	x0, #0x0                   	// #0
  4337b8:	bl	401c70 <dcgettext@plt>
  4337bc:	bl	446368 <error@@Base>
  4337c0:	b	4332dc <ferror@plt+0x3159c>
  4337c4:	mov	w1, #0x2                   	// #2
  4337c8:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4337cc:	mov	x0, x28
  4337d0:	ldr	x2, [x2, #672]
  4337d4:	blr	x2
  4337d8:	mov	x3, x0
  4337dc:	add	x0, x0, #0x2
  4337e0:	add	x0, x28, x0
  4337e4:	mov	x28, x0
  4337e8:	b	433380 <ferror@plt+0x31640>
  4337ec:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4337f0:	mov	x0, x28
  4337f4:	mov	x28, x2
  4337f8:	mov	w1, #0x1                   	// #1
  4337fc:	ldr	x2, [x3, #672]
  433800:	blr	x2
  433804:	mov	x3, x0
  433808:	b	433380 <ferror@plt+0x31640>
  43380c:	mov	w1, #0x4                   	// #4
  433810:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433814:	mov	x0, x28
  433818:	ldr	x2, [x2, #672]
  43381c:	blr	x2
  433820:	mov	x3, x0
  433824:	add	x0, x0, #0x4
  433828:	add	x0, x28, x0
  43382c:	mov	x28, x0
  433830:	b	433380 <ferror@plt+0x31640>
  433834:	mov	w1, #0x1                   	// #1
  433838:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43383c:	mov	x0, x28
  433840:	ldr	x2, [x2, #672]
  433844:	blr	x2
  433848:	mov	x3, x0
  43384c:	add	x0, x0, #0x1
  433850:	add	x0, x28, x0
  433854:	mov	x28, x0
  433858:	b	433380 <ferror@plt+0x31640>
  43385c:	nop
  433860:	sub	sp, sp, #0x140
  433864:	cmp	x4, x5
  433868:	stp	x29, x30, [sp, #64]
  43386c:	add	x29, sp, #0x40
  433870:	stp	x25, x26, [sp, #128]
  433874:	mov	x26, x0
  433878:	ldr	w0, [sp, #376]
  43387c:	stp	x21, x22, [sp, #96]
  433880:	ldr	w21, [sp, #344]
  433884:	stp	x23, x24, [sp, #112]
  433888:	ldrb	w23, [sp, #368]
  43388c:	stp	x27, x28, [sp, #144]
  433890:	mov	x27, x4
  433894:	str	x6, [sp, #168]
  433898:	str	w0, [sp, #180]
  43389c:	str	x3, [sp, #184]
  4338a0:	str	xzr, [sp, #224]
  4338a4:	b.hi	433cbc <ferror@plt+0x31f7c>  // b.pmore
  4338a8:	stp	x19, x20, [sp, #80]
  4338ac:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  4338b0:	mov	x19, x1
  4338b4:	b.ne	433cb8 <ferror@plt+0x31f78>  // b.any
  4338b8:	mov	x22, x5
  4338bc:	mov	x20, x7
  4338c0:	cmp	x1, #0x10
  4338c4:	b.eq	434c34 <ferror@plt+0x32ef4>  // b.none
  4338c8:	mov	x24, x2
  4338cc:	b.ls	433a08 <ferror@plt+0x31cc8>  // b.plast
  4338d0:	cmp	x1, #0x16
  4338d4:	b.eq	434b90 <ferror@plt+0x32e50>  // b.none
  4338d8:	b.ls	433b74 <ferror@plt+0x31e34>  // b.plast
  4338dc:	cmp	x1, #0x19
  4338e0:	b.eq	434b60 <ferror@plt+0x32e20>  // b.none
  4338e4:	b.ls	433bfc <ferror@plt+0x31ebc>  // b.plast
  4338e8:	mov	x0, #0x1f02                	// #7938
  4338ec:	cmp	x1, x0
  4338f0:	b.hi	433aa8 <ferror@plt+0x31d68>  // b.pmore
  4338f4:	mov	x0, #0x1f00                	// #7936
  4338f8:	cmp	x1, x0
  4338fc:	b.hi	433b90 <ferror@plt+0x31e50>  // b.pmore
  433900:	cmp	x1, #0x1f
  433904:	b.ne	434b84 <ferror@plt+0x32e44>  // b.any
  433908:	ldr	x0, [sp, #320]
  43390c:	ldr	w1, [sp, #320]
  433910:	cmp	x0, #0x8
  433914:	add	x28, x27, x0
  433918:	b.hi	435100 <ferror@plt+0x333c0>  // b.pmore
  43391c:	cmp	x22, x28
  433920:	b.hi	433930 <ferror@plt+0x31bf0>  // b.pmore
  433924:	cmp	x27, x22
  433928:	b.cs	434eb4 <ferror@plt+0x33174>  // b.hs, b.nlast
  43392c:	sub	w1, w22, w27
  433930:	sub	w0, w1, #0x1
  433934:	cmp	w0, #0x7
  433938:	b.hi	434eb4 <ferror@plt+0x33174>  // b.pmore
  43393c:	nop
  433940:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433944:	mov	x0, x27
  433948:	ldr	x2, [x2, #672]
  43394c:	blr	x2
  433950:	str	x0, [sp, #224]
  433954:	cmp	x19, #0x21
  433958:	b.hi	433abc <ferror@plt+0x31d7c>  // b.pmore
  43395c:	cbnz	x19, 433c08 <ferror@plt+0x31ec8>
  433960:	mov	w2, #0x5                   	// #5
  433964:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433968:	mov	x0, #0x0                   	// #0
  43396c:	add	x1, x1, #0x920
  433970:	bl	401c70 <dcgettext@plt>
  433974:	mov	x1, x19
  433978:	bl	446940 <warn@@Base>
  43397c:	mov	x25, #0x0                   	// #0
  433980:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  433984:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433988:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43398c:	ldr	w0, [x0, #596]
  433990:	ldr	w1, [x1, #632]
  433994:	orr	w0, w0, w1
  433998:	cbz	w0, 4339b8 <ferror@plt+0x31c78>
  43399c:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4339a0:	add	x24, x24, #0x6a8
  4339a4:	ldr	w0, [x24, #1512]
  4339a8:	cmp	w0, #0x0
  4339ac:	ldr	x0, [sp, #336]
  4339b0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4339b4:	b.ne	433afc <ferror@plt+0x31dbc>  // b.any
  4339b8:	cmp	x26, #0x0
  4339bc:	and	w9, w21, #0x1
  4339c0:	csinc	w9, w9, wzr, ne  // ne = any
  4339c4:	cbnz	w9, 433dd0 <ferror@plt+0x32090>
  4339c8:	cmp	x26, #0x8b
  4339cc:	b.hi	433eb8 <ferror@plt+0x32178>  // b.pmore
  4339d0:	cmp	x26, #0x1
  4339d4:	b.ls	433dac <ferror@plt+0x3206c>  // b.plast
  4339d8:	sub	x8, x26, #0x2
  4339dc:	cmp	x8, #0x89
  4339e0:	b.ls	433d44 <ferror@plt+0x32004>  // b.plast
  4339e4:	mov	x0, x28
  4339e8:	ldp	x29, x30, [sp, #64]
  4339ec:	ldp	x19, x20, [sp, #80]
  4339f0:	ldp	x21, x22, [sp, #96]
  4339f4:	ldp	x23, x24, [sp, #112]
  4339f8:	ldp	x25, x26, [sp, #128]
  4339fc:	ldp	x27, x28, [sp, #144]
  433a00:	add	sp, sp, #0x140
  433a04:	ret
  433a08:	cmp	x1, #0xc
  433a0c:	b.hi	433a50 <ferror@plt+0x31d10>  // b.pmore
  433a10:	cmp	x1, #0xa
  433a14:	b.hi	433be8 <ferror@plt+0x31ea8>  // b.pmore
  433a18:	cmp	x1, #0x5
  433a1c:	b.eq	434b70 <ferror@plt+0x32e30>  // b.none
  433a20:	cmp	x1, #0x6
  433a24:	b.ne	433c34 <ferror@plt+0x31ef4>  // b.any
  433a28:	add	x28, x27, #0x4
  433a2c:	cmp	x28, x22
  433a30:	b.cc	434ccc <ferror@plt+0x32f8c>  // b.lo, b.ul, b.last
  433a34:	cmp	x27, x22
  433a38:	b.cs	433954 <ferror@plt+0x31c14>  // b.hs, b.nlast
  433a3c:	sub	x1, x22, x27
  433a40:	sub	w0, w1, #0x1
  433a44:	cmp	w0, #0x7
  433a48:	b.hi	433954 <ferror@plt+0x31c14>  // b.pmore
  433a4c:	b	433940 <ferror@plt+0x31c00>
  433a50:	cmp	x1, #0xd
  433a54:	b.ne	433a9c <ferror@plt+0x31d5c>  // b.any
  433a58:	mov	x1, x5
  433a5c:	add	x4, sp, #0x100
  433a60:	add	x3, sp, #0xf8
  433a64:	mov	x0, x27
  433a68:	mov	w2, #0x1                   	// #1
  433a6c:	bl	42fb50 <ferror@plt+0x2de10>
  433a70:	ldr	w1, [sp, #256]
  433a74:	mov	x24, x0
  433a78:	ldr	w11, [sp, #248]
  433a7c:	add	x28, x27, x11
  433a80:	tbnz	w1, #0, 435050 <ferror@plt+0x33310>
  433a84:	tbnz	w1, #1, 434d68 <ferror@plt+0x33028>
  433a88:	str	x24, [sp, #224]
  433a8c:	mov	x25, #0x0                   	// #0
  433a90:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  433a94:	ldr	x1, [sp, #224]
  433a98:	b	434330 <ferror@plt+0x325f0>
  433a9c:	cmp	x1, #0xe
  433aa0:	b.ne	433b90 <ferror@plt+0x31e50>  // b.any
  433aa4:	b	433908 <ferror@plt+0x31bc8>
  433aa8:	mov	x1, #0xffffffffffffe0e0    	// #-7968
  433aac:	add	x0, x19, x1
  433ab0:	cmp	x0, #0x1
  433ab4:	b.ls	433908 <ferror@plt+0x31bc8>  // b.plast
  433ab8:	mov	x28, x27
  433abc:	mov	x0, #0x1f20                	// #7968
  433ac0:	cmp	x19, x0
  433ac4:	b.eq	434f70 <ferror@plt+0x33230>  // b.none
  433ac8:	b.ls	433df4 <ferror@plt+0x320b4>  // b.plast
  433acc:	mov	x0, #0x1f21                	// #7969
  433ad0:	cmp	x19, x0
  433ad4:	b.ne	433960 <ferror@plt+0x31c20>  // b.any
  433ad8:	mov	x25, #0x0                   	// #0
  433adc:	cbz	w21, 434d88 <ferror@plt+0x33048>
  433ae0:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  433ae4:	add	x24, x24, #0x6a8
  433ae8:	ldr	w0, [x24, #1512]
  433aec:	cmp	w0, #0x0
  433af0:	ldr	x0, [sp, #336]
  433af4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  433af8:	b.eq	434138 <ferror@plt+0x323f8>  // b.none
  433afc:	cmp	x26, #0x86
  433b00:	b.hi	433f74 <ferror@plt+0x32234>  // b.pmore
  433b04:	cmp	x26, #0x47
  433b08:	b.hi	433cf8 <ferror@plt+0x31fb8>  // b.pmore
  433b0c:	b.eq	4353e8 <ferror@plt+0x336a8>  // b.none
  433b10:	cmp	x26, #0x18
  433b14:	b.ls	433f48 <ferror@plt+0x32208>  // b.plast
  433b18:	sub	x1, x26, #0x19
  433b1c:	mov	x0, #0x1                   	// #1
  433b20:	mov	x23, #0x1                   	// #1
  433b24:	movk	x0, #0x8002, lsl #16
  433b28:	movk	x0, #0x2000, lsl #32
  433b2c:	lsl	x1, x23, x1
  433b30:	tst	x1, x0
  433b34:	b.ne	434094 <ferror@plt+0x32354>  // b.any
  433b38:	tbnz	w1, #2, 4351e4 <ferror@plt+0x334a4>
  433b3c:	tbnz	x1, #39, 4351dc <ferror@plt+0x3349c>
  433b40:	cmp	x26, #0x0
  433b44:	and	w9, w21, #0x1
  433b48:	csinc	w9, w9, wzr, ne  // ne = any
  433b4c:	cbz	w9, 4339d8 <ferror@plt+0x31c98>
  433b50:	mov	x0, x28
  433b54:	ldp	x29, x30, [sp, #64]
  433b58:	ldp	x19, x20, [sp, #80]
  433b5c:	ldp	x21, x22, [sp, #96]
  433b60:	ldp	x23, x24, [sp, #112]
  433b64:	ldp	x25, x26, [sp, #128]
  433b68:	ldp	x27, x28, [sp, #144]
  433b6c:	add	sp, sp, #0x140
  433b70:	ret
  433b74:	cmp	x1, #0x12
  433b78:	b.eq	434b70 <ferror@plt+0x32e30>  // b.none
  433b7c:	b.ls	433bdc <ferror@plt+0x31e9c>  // b.plast
  433b80:	cmp	x1, #0x13
  433b84:	b.eq	433a28 <ferror@plt+0x31ce8>  // b.none
  433b88:	cmp	x1, #0x15
  433b8c:	b.ne	433c04 <ferror@plt+0x31ec4>  // b.any
  433b90:	mov	x1, x22
  433b94:	add	x4, sp, #0x100
  433b98:	add	x3, sp, #0xf8
  433b9c:	mov	x0, x27
  433ba0:	mov	w2, #0x0                   	// #0
  433ba4:	bl	42fb50 <ferror@plt+0x2de10>
  433ba8:	ldr	w1, [sp, #256]
  433bac:	ldr	w11, [sp, #248]
  433bb0:	str	x0, [sp, #224]
  433bb4:	add	x28, x27, x11
  433bb8:	tbnz	w1, #0, 434cd4 <ferror@plt+0x32f94>
  433bbc:	tbz	w1, #1, 433954 <ferror@plt+0x31c14>
  433bc0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  433bc4:	add	x1, x1, #0x6e0
  433bc8:	mov	w2, #0x5                   	// #5
  433bcc:	mov	x0, #0x0                   	// #0
  433bd0:	bl	401c70 <dcgettext@plt>
  433bd4:	bl	446368 <error@@Base>
  433bd8:	b	433954 <ferror@plt+0x31c14>
  433bdc:	mov	x28, x4
  433be0:	cmp	x1, #0x11
  433be4:	b.ne	434358 <ferror@plt+0x32618>  // b.any
  433be8:	add	x28, x27, #0x1
  433bec:	cmp	x28, x22
  433bf0:	b.cs	433a34 <ferror@plt+0x31cf4>  // b.hs, b.nlast
  433bf4:	mov	w1, #0x1                   	// #1
  433bf8:	b	433940 <ferror@plt+0x31c00>
  433bfc:	cmp	x1, #0x17
  433c00:	b.eq	433908 <ferror@plt+0x31bc8>  // b.none
  433c04:	mov	x28, x27
  433c08:	sub	x3, x19, #0x1
  433c0c:	cmp	x3, #0x20
  433c10:	b.hi	433960 <ferror@plt+0x31c20>  // b.pmore
  433c14:	cmp	w3, #0x20
  433c18:	b.hi	433960 <ferror@plt+0x31c20>  // b.pmore
  433c1c:	adrp	x1, 484000 <warn@@Base+0x3d6c0>
  433c20:	add	x1, x1, #0x3b0
  433c24:	ldrh	w0, [x1, w3, uxtw #1]
  433c28:	adr	x1, 433c34 <ferror@plt+0x31ef4>
  433c2c:	add	x0, x1, w0, sxth #2
  433c30:	br	x0
  433c34:	mov	x28, x4
  433c38:	cmp	x1, #0x1
  433c3c:	b.ne	43395c <ferror@plt+0x31c1c>  // b.any
  433c40:	cmp	x7, #0x8
  433c44:	mov	w1, w7
  433c48:	add	x28, x4, x7
  433c4c:	b.hi	434cf0 <ferror@plt+0x32fb0>  // b.pmore
  433c50:	cmp	x5, x28
  433c54:	b.hi	433c64 <ferror@plt+0x31f24>  // b.pmore
  433c58:	cmp	x27, x22
  433c5c:	b.cs	434ebc <ferror@plt+0x3317c>  // b.hs, b.nlast
  433c60:	sub	w1, w22, w27
  433c64:	sub	w0, w1, #0x1
  433c68:	cmp	w0, #0x7
  433c6c:	b.hi	434ebc <ferror@plt+0x3317c>  // b.pmore
  433c70:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  433c74:	mov	x0, x27
  433c78:	ldr	x2, [x2, #672]
  433c7c:	blr	x2
  433c80:	str	x0, [sp, #224]
  433c84:	mov	x25, #0x0                   	// #0
  433c88:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  433c8c:	ldr	x1, [sp, #224]
  433c90:	mov	w2, #0x0                   	// #0
  433c94:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  433c98:	add	x0, x0, #0x238
  433c9c:	bl	42c470 <ferror@plt+0x2a730>
  433ca0:	mov	x2, x0
  433ca4:	mov	w1, w23
  433ca8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  433cac:	add	x0, x0, #0x708
  433cb0:	bl	401cc0 <printf@plt>
  433cb4:	b	433984 <ferror@plt+0x31c44>
  433cb8:	ldp	x19, x20, [sp, #80]
  433cbc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433cc0:	add	x1, x1, #0x690
  433cc4:	mov	w2, #0x5                   	// #5
  433cc8:	mov	x28, x27
  433ccc:	mov	x0, #0x0                   	// #0
  433cd0:	bl	401c70 <dcgettext@plt>
  433cd4:	bl	446940 <warn@@Base>
  433cd8:	mov	x0, x28
  433cdc:	ldp	x29, x30, [sp, #64]
  433ce0:	ldp	x21, x22, [sp, #96]
  433ce4:	ldp	x23, x24, [sp, #112]
  433ce8:	ldp	x25, x26, [sp, #128]
  433cec:	ldp	x27, x28, [sp, #144]
  433cf0:	add	sp, sp, #0x140
  433cf4:	ret
  433cf8:	sub	x2, x26, #0x48
  433cfc:	mov	x1, #0x1                   	// #1
  433d00:	mov	x0, #0x25                  	// #37
  433d04:	movk	x0, #0x5840, lsl #48
  433d08:	lsl	x1, x1, x2
  433d0c:	tst	x1, x0
  433d10:	b.ne	434094 <ferror@plt+0x32354>  // b.any
  433d14:	tbnz	x1, #46, 434024 <ferror@plt+0x322e4>
  433d18:	tbz	w1, #13, 433b40 <ferror@plt+0x31e00>
  433d1c:	ldr	w0, [sp, #328]
  433d20:	cmp	w0, #0x3
  433d24:	b.gt	433d34 <ferror@plt+0x31ff4>
  433d28:	sub	x0, x19, #0x6
  433d2c:	cmp	x0, #0x1
  433d30:	b.ls	435498 <ferror@plt+0x33758>  // b.plast
  433d34:	cmp	x19, #0x17
  433d38:	b.eq	435498 <ferror@plt+0x33758>  // b.none
  433d3c:	ldp	x19, x20, [sp, #80]
  433d40:	b	433cd8 <ferror@plt+0x31f98>
  433d44:	cmp	w8, #0x89
  433d48:	b.hi	433d88 <ferror@plt+0x32048>  // b.pmore
  433d4c:	adrp	x1, 484000 <warn@@Base+0x3d6c0>
  433d50:	add	x1, x1, #0x3f4
  433d54:	ldrh	w0, [x1, w8, uxtw #1]
  433d58:	adr	x1, 433d64 <ferror@plt+0x32024>
  433d5c:	add	x0, x1, w0, sxth #2
  433d60:	br	x0
  433d64:	mov	x0, x28
  433d68:	ldp	x29, x30, [sp, #64]
  433d6c:	ldp	x19, x20, [sp, #80]
  433d70:	ldp	x21, x22, [sp, #96]
  433d74:	ldp	x23, x24, [sp, #112]
  433d78:	ldp	x25, x26, [sp, #128]
  433d7c:	ldp	x27, x28, [sp, #144]
  433d80:	add	sp, sp, #0x140
  433d84:	ret
  433d88:	mov	x0, x28
  433d8c:	ldp	x29, x30, [sp, #64]
  433d90:	ldp	x19, x20, [sp, #80]
  433d94:	ldp	x21, x22, [sp, #96]
  433d98:	ldp	x23, x24, [sp, #112]
  433d9c:	ldp	x25, x26, [sp, #128]
  433da0:	ldp	x27, x28, [sp, #144]
  433da4:	add	sp, sp, #0x140
  433da8:	ret
  433dac:	mov	x0, x28
  433db0:	ldp	x29, x30, [sp, #64]
  433db4:	ldp	x19, x20, [sp, #80]
  433db8:	ldp	x21, x22, [sp, #96]
  433dbc:	ldp	x23, x24, [sp, #112]
  433dc0:	ldp	x25, x26, [sp, #128]
  433dc4:	ldp	x27, x28, [sp, #144]
  433dc8:	add	sp, sp, #0x140
  433dcc:	ret
  433dd0:	mov	x0, x28
  433dd4:	ldp	x29, x30, [sp, #64]
  433dd8:	ldp	x19, x20, [sp, #80]
  433ddc:	ldp	x21, x22, [sp, #96]
  433de0:	ldp	x23, x24, [sp, #112]
  433de4:	ldp	x25, x26, [sp, #128]
  433de8:	ldp	x27, x28, [sp, #144]
  433dec:	add	sp, sp, #0x140
  433df0:	ret
  433df4:	mov	x0, #0x1f01                	// #7937
  433df8:	cmp	x19, x0
  433dfc:	b.eq	434ec4 <ferror@plt+0x33184>  // b.none
  433e00:	mov	x0, #0x1f02                	// #7938
  433e04:	cmp	x19, x0
  433e08:	b.ne	433960 <ferror@plt+0x31c20>  // b.any
  433e0c:	cbnz	w21, 434d44 <ferror@plt+0x33004>
  433e10:	ldr	x0, [sp, #352]
  433e14:	mov	w1, #0x2e                  	// #46
  433e18:	mov	w24, #0x0                   	// #0
  433e1c:	ldr	x0, [x0, #16]
  433e20:	bl	401b10 <strrchr@plt>
  433e24:	cbz	x0, 433e3c <ferror@plt+0x320fc>
  433e28:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433e2c:	add	x1, x1, #0x7b0
  433e30:	bl	401ba0 <strcmp@plt>
  433e34:	cmp	w0, #0x0
  433e38:	cset	w24, eq  // eq = none
  433e3c:	mov	w2, #0x5                   	// #5
  433e40:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433e44:	mov	x0, #0x0                   	// #0
  433e48:	add	x1, x1, #0x7b8
  433e4c:	bl	401c70 <dcgettext@plt>
  433e50:	mov	x4, x0
  433e54:	ldr	x1, [sp, #224]
  433e58:	mov	w2, #0x0                   	// #0
  433e5c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  433e60:	add	x0, x0, #0x238
  433e64:	str	x4, [sp, #200]
  433e68:	mov	x25, #0x0                   	// #0
  433e6c:	bl	42c470 <ferror@plt+0x2a730>
  433e70:	mov	x5, x0
  433e74:	ldr	x0, [sp, #224]
  433e78:	mov	w3, w24
  433e7c:	ldr	x2, [sp, #320]
  433e80:	str	x5, [sp, #192]
  433e84:	ldr	x1, [sp, #360]
  433e88:	bl	42c560 <ferror@plt+0x2a820>
  433e8c:	mov	x3, x0
  433e90:	ldp	x5, x4, [sp, #192]
  433e94:	mov	w1, w23
  433e98:	mov	x2, x5
  433e9c:	mov	x0, x4
  433ea0:	bl	401cc0 <printf@plt>
  433ea4:	b	433984 <ferror@plt+0x31c44>
  433ea8:	mov	x0, #0x2137                	// #8503
  433eac:	cmp	x26, x0
  433eb0:	b.eq	434094 <ferror@plt+0x32354>  // b.none
  433eb4:	tbnz	w21, #0, 4361e0 <ferror@plt+0x344a0>
  433eb8:	mov	x0, #0xffffffffffffdeef    	// #-8465
  433ebc:	add	x8, x26, x0
  433ec0:	cmp	x8, #0x3
  433ec4:	b.hi	43620c <ferror@plt+0x344cc>  // b.pmore
  433ec8:	ldr	w0, [sp, #328]
  433ecc:	cmp	w0, #0x3
  433ed0:	b.le	434d30 <ferror@plt+0x32ff0>
  433ed4:	cmp	x19, #0x17
  433ed8:	b.ne	433ef4 <ferror@plt+0x321b4>  // b.any
  433edc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  433ee0:	add	x1, x1, #0x2e8
  433ee4:	mov	w2, #0x5                   	// #5
  433ee8:	mov	x0, #0x0                   	// #0
  433eec:	bl	401c70 <dcgettext@plt>
  433ef0:	bl	401cc0 <printf@plt>
  433ef4:	cbz	x25, 434fa4 <ferror@plt+0x33264>
  433ef8:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  433efc:	add	x0, x0, #0x300
  433f00:	bl	401cc0 <printf@plt>
  433f04:	ldr	w2, [sp, #320]
  433f08:	mov	w1, w20
  433f0c:	ldr	w3, [sp, #328]
  433f10:	mov	x0, x25
  433f14:	ldr	x5, [sp, #168]
  433f18:	ldr	x4, [sp, #224]
  433f1c:	ldr	x6, [sp, #352]
  433f20:	bl	4301e0 <ferror@plt+0x2e4a0>
  433f24:	mov	w19, w0
  433f28:	mov	w0, #0x29                  	// #41
  433f2c:	bl	401cf0 <putchar@plt>
  433f30:	cbz	w19, 435258 <ferror@plt+0x33518>
  433f34:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  433f38:	ldr	w0, [x0, #3220]
  433f3c:	cbz	w0, 4356b8 <ferror@plt+0x33978>
  433f40:	ldp	x19, x20, [sp, #80]
  433f44:	b	433cd8 <ferror@plt+0x31f98>
  433f48:	cmp	x26, #0x2
  433f4c:	b.eq	434094 <ferror@plt+0x32354>  // b.none
  433f50:	cmp	x26, #0x11
  433f54:	b.ne	4353e8 <ferror@plt+0x336a8>  // b.any
  433f58:	ldr	w0, [x24, #1520]
  433f5c:	cbz	w0, 434e50 <ferror@plt+0x33110>
  433f60:	ldr	x1, [sp, #336]
  433f64:	ldr	x0, [sp, #224]
  433f68:	ldp	x19, x20, [sp, #80]
  433f6c:	str	x0, [x1, #24]
  433f70:	b	433cd8 <ferror@plt+0x31f98>
  433f74:	mov	x0, #0x2132                	// #8498
  433f78:	cmp	x26, x0
  433f7c:	b.eq	4351c8 <ferror@plt+0x33488>  // b.none
  433f80:	b.ls	433fa4 <ferror@plt+0x32264>  // b.plast
  433f84:	mov	x0, #0x2133                	// #8499
  433f88:	cmp	x26, x0
  433f8c:	b.ne	433ea8 <ferror@plt+0x32168>  // b.any
  433f90:	ldr	x1, [sp, #336]
  433f94:	ldr	x0, [sp, #224]
  433f98:	ldp	x19, x20, [sp, #80]
  433f9c:	str	x0, [x1, #32]
  433fa0:	b	433cd8 <ferror@plt+0x31f98>
  433fa4:	mov	x1, #0x2131                	// #8497
  433fa8:	cmp	x26, x1
  433fac:	b.ne	434004 <ferror@plt+0x322c4>  // b.any
  433fb0:	ldr	w0, [x24, #1524]
  433fb4:	cbz	w0, 434e48 <ferror@plt+0x33108>
  433fb8:	cmp	x19, #0x7
  433fbc:	b.eq	435bc0 <ferror@plt+0x33e80>  // b.none
  433fc0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  433fc4:	add	x1, x1, #0xa08
  433fc8:	mov	w2, #0x5                   	// #5
  433fcc:	mov	x0, #0x0                   	// #0
  433fd0:	bl	401c70 <dcgettext@plt>
  433fd4:	mov	x20, x0
  433fd8:	mov	x0, x19
  433fdc:	bl	42e6e8 <ferror@plt+0x2c9a8>
  433fe0:	mov	x19, x0
  433fe4:	mov	x0, x26
  433fe8:	bl	42e648 <ferror@plt+0x2c908>
  433fec:	mov	x2, x0
  433ff0:	mov	x1, x19
  433ff4:	mov	x0, x20
  433ff8:	bl	446940 <warn@@Base>
  433ffc:	ldp	x19, x20, [sp, #80]
  434000:	b	433cd8 <ferror@plt+0x31f98>
  434004:	cmp	x26, x0
  434008:	b.eq	433eb4 <ferror@plt+0x32174>  // b.none
  43400c:	mov	x0, #0x2114                	// #8468
  434010:	cmp	x26, x0
  434014:	b.ls	434088 <ferror@plt+0x32348>  // b.plast
  434018:	mov	x0, #0x2130                	// #8496
  43401c:	cmp	x26, x0
  434020:	b.ne	433eb4 <ferror@plt+0x32174>  // b.any
  434024:	ldr	w0, [x24, #1524]
  434028:	cbz	w0, 4339b8 <ferror@plt+0x31c78>
  43402c:	cmp	x19, #0xe
  434030:	b.eq	435ca0 <ferror@plt+0x33f60>  // b.none
  434034:	mov	x0, #0x1f02                	// #7938
  434038:	cmp	x19, x0
  43403c:	b.eq	435c6c <ferror@plt+0x33f2c>  // b.none
  434040:	cmp	x19, #0x8
  434044:	b.eq	435cac <ferror@plt+0x33f6c>  // b.none
  434048:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  43404c:	add	x1, x1, #0xa08
  434050:	mov	w2, #0x5                   	// #5
  434054:	mov	x0, #0x0                   	// #0
  434058:	bl	401c70 <dcgettext@plt>
  43405c:	mov	x23, x0
  434060:	mov	x0, x19
  434064:	bl	42e6e8 <ferror@plt+0x2c9a8>
  434068:	mov	x24, x0
  43406c:	mov	x0, x26
  434070:	bl	42e648 <ferror@plt+0x2c908>
  434074:	mov	x2, x0
  434078:	mov	x1, x24
  43407c:	mov	x0, x23
  434080:	bl	446940 <warn@@Base>
  434084:	b	4339b8 <ferror@plt+0x31c78>
  434088:	mov	x0, #0x2110                	// #8464
  43408c:	cmp	x26, x0
  434090:	b.ls	4339b8 <ferror@plt+0x31c78>  // b.plast
  434094:	ldr	w0, [sp, #328]
  434098:	cmp	w0, #0x3
  43409c:	b.gt	4340ac <ferror@plt+0x3236c>
  4340a0:	sub	x0, x19, #0x6
  4340a4:	cmp	x0, #0x1
  4340a8:	b.ls	4340b4 <ferror@plt+0x32374>  // b.plast
  4340ac:	cmp	x19, #0x17
  4340b0:	b.ne	4339b8 <ferror@plt+0x31c78>  // b.any
  4340b4:	ldr	x0, [sp, #336]
  4340b8:	ldp	w4, w1, [x0, #72]
  4340bc:	cmp	w1, #0x0
  4340c0:	ccmp	w1, w4, #0x0, ne  // ne = any
  4340c4:	b.ls	435640 <ferror@plt+0x33900>  // b.plast
  4340c8:	ldr	x0, [x0, #64]
  4340cc:	ldr	x1, [sp, #360]
  4340d0:	cbz	x1, 4340e8 <ferror@plt+0x323a8>
  4340d4:	ldr	x2, [sp, #360]
  4340d8:	ldr	x1, [sp, #224]
  4340dc:	ldr	x2, [x2, #48]
  4340e0:	add	x1, x1, x2
  4340e4:	str	x1, [sp, #224]
  4340e8:	mov	w1, w4
  4340ec:	ldr	w2, [x24, #1516]
  4340f0:	mov	x3, #0x2137                	// #8503
  4340f4:	cmp	x26, x3
  4340f8:	str	w2, [x0, x1, lsl #2]
  4340fc:	ldr	x0, [sp, #336]
  434100:	b.eq	435600 <ferror@plt+0x338c0>  // b.none
  434104:	ldr	x2, [sp, #336]
  434108:	ldr	w0, [x0, #72]
  43410c:	ldr	w2, [x2, #80]
  434110:	cmp	w0, w2
  434114:	b.hi	435ad0 <ferror@plt+0x33d90>  // b.pmore
  434118:	ldr	x2, [sp, #336]
  43411c:	add	w0, w0, #0x1
  434120:	ldr	x3, [sp, #224]
  434124:	ldr	x2, [x2, #48]
  434128:	str	x3, [x2, x1, lsl #3]
  43412c:	ldr	x1, [sp, #336]
  434130:	str	w0, [x1, #72]
  434134:	b	4339b8 <ferror@plt+0x31c78>
  434138:	ldp	x19, x20, [sp, #80]
  43413c:	b	433cd8 <ferror@plt+0x31f98>
  434140:	add	x23, x28, #0x10
  434144:	cbnz	w21, 435334 <ferror@plt+0x335f4>
  434148:	add	x24, x28, #0x8
  43414c:	cmp	x24, x22
  434150:	b.ls	435928 <ferror@plt+0x33be8>  // b.plast
  434154:	stp	xzr, xzr, [sp, #232]
  434158:	cmp	x22, x23
  43415c:	b.cs	4358d8 <ferror@plt+0x33b98>  // b.hs, b.nlast
  434160:	mov	x4, #0x0                   	// #0
  434164:	mov	x3, #0x0                   	// #0
  434168:	stp	xzr, xzr, [sp, #248]
  43416c:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434170:	adrp	x0, 446000 <ferror@plt+0x442c0>
  434174:	add	x0, x0, #0xb80
  434178:	ldr	x2, [x1, #672]
  43417c:	cmp	x2, x0
  434180:	ldp	x1, x2, [sp, #232]
  434184:	b.eq	435958 <ferror@plt+0x33c18>  // b.none
  434188:	mov	x28, x23
  43418c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434190:	mov	x25, #0x0                   	// #0
  434194:	add	x0, x0, #0x710
  434198:	bl	401cc0 <printf@plt>
  43419c:	b	433984 <ferror@plt+0x31c44>
  4341a0:	mov	x25, #0x0                   	// #0
  4341a4:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  4341a8:	mov	w2, #0x5                   	// #5
  4341ac:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4341b0:	mov	x0, #0x0                   	// #0
  4341b4:	add	x1, x1, #0x758
  4341b8:	bl	401c70 <dcgettext@plt>
  4341bc:	mov	x24, x0
  4341c0:	ldr	x1, [sp, #224]
  4341c4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4341c8:	mov	w2, #0x0                   	// #0
  4341cc:	add	x0, x0, #0x238
  4341d0:	bl	42c470 <ferror@plt+0x2a730>
  4341d4:	mov	x1, x0
  4341d8:	ldr	x0, [sp, #224]
  4341dc:	str	x1, [sp, #192]
  4341e0:	bl	42e3f8 <ferror@plt+0x2c6b8>
  4341e4:	ldr	x2, [sp, #192]
  4341e8:	mov	x3, x0
  4341ec:	mov	w1, w23
  4341f0:	mov	x0, x24
  4341f4:	bl	401cc0 <printf@plt>
  4341f8:	b	433984 <ferror@plt+0x31c44>
  4341fc:	add	x25, x28, #0x1
  434200:	cmp	x25, x22
  434204:	b.cs	434e58 <ferror@plt+0x33118>  // b.hs, b.nlast
  434208:	mov	w1, #0x1                   	// #1
  43420c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434210:	mov	x0, x28
  434214:	ldr	x2, [x2, #672]
  434218:	blr	x2
  43421c:	str	x0, [sp, #224]
  434220:	cmp	x25, x22
  434224:	b.cs	434e74 <ferror@plt+0x33134>  // b.hs, b.nlast
  434228:	ldr	x28, [sp, #224]
  43422c:	sub	x24, x22, x25
  434230:	cmp	x28, x24
  434234:	b.ls	434258 <ferror@plt+0x32518>  // b.plast
  434238:	mov	w2, #0x5                   	// #5
  43423c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434240:	mov	x0, #0x0                   	// #0
  434244:	add	x1, x1, #0x730
  434248:	bl	401c70 <dcgettext@plt>
  43424c:	mov	x1, x28
  434250:	mov	x28, x24
  434254:	bl	446940 <warn@@Base>
  434258:	str	x28, [sp, #224]
  43425c:	cbz	w21, 434e98 <ferror@plt+0x33158>
  434260:	add	x28, x25, x28
  434264:	b	433ae0 <ferror@plt+0x31da0>
  434268:	mov	x1, x22
  43426c:	add	x4, sp, #0x100
  434270:	add	x3, sp, #0xf8
  434274:	mov	x0, x28
  434278:	mov	w2, #0x0                   	// #0
  43427c:	bl	42fb50 <ferror@plt+0x2de10>
  434280:	ldr	w1, [sp, #256]
  434284:	ldr	w25, [sp, #248]
  434288:	str	x0, [sp, #224]
  43428c:	add	x25, x28, x25
  434290:	tbnz	w1, #0, 43542c <ferror@plt+0x336ec>
  434294:	tbz	w1, #1, 434220 <ferror@plt+0x324e0>
  434298:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43429c:	add	x1, x1, #0x6e0
  4342a0:	mov	w2, #0x5                   	// #5
  4342a4:	mov	x0, #0x0                   	// #0
  4342a8:	bl	401c70 <dcgettext@plt>
  4342ac:	bl	446368 <error@@Base>
  4342b0:	b	434220 <ferror@plt+0x324e0>
  4342b4:	add	x24, x28, #0x8
  4342b8:	cbnz	w21, 434d40 <ferror@plt+0x33000>
  4342bc:	cmp	x22, x24
  4342c0:	b.cs	43593c <ferror@plt+0x33bfc>  // b.hs, b.nlast
  4342c4:	mov	x1, #0x0                   	// #0
  4342c8:	mov	x0, #0x0                   	// #0
  4342cc:	str	xzr, [sp, #224]
  4342d0:	str	xzr, [sp, #248]
  4342d4:	add	x2, sp, #0x100
  4342d8:	bl	42faa0 <ferror@plt+0x2dd60>
  4342dc:	mov	x28, x24
  4342e0:	mov	x2, x0
  4342e4:	mov	w1, w23
  4342e8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4342ec:	mov	x25, #0x0                   	// #0
  4342f0:	add	x0, x0, #0x8a0
  4342f4:	bl	401cc0 <printf@plt>
  4342f8:	b	433984 <ferror@plt+0x31c44>
  4342fc:	add	x25, x28, #0x4
  434300:	cmp	x25, x22
  434304:	b.cs	434e58 <ferror@plt+0x33118>  // b.hs, b.nlast
  434308:	mov	w1, #0x4                   	// #4
  43430c:	b	43420c <ferror@plt+0x324cc>
  434310:	add	x25, x28, #0x2
  434314:	cmp	x25, x22
  434318:	b.cs	434e58 <ferror@plt+0x33118>  // b.hs, b.nlast
  43431c:	mov	w1, #0x2                   	// #2
  434320:	b	43420c <ferror@plt+0x324cc>
  434324:	mov	x25, #0x0                   	// #0
  434328:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  43432c:	mov	x1, x24
  434330:	mov	w2, #0x0                   	// #0
  434334:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  434338:	add	x0, x0, #0x980
  43433c:	bl	42c470 <ferror@plt+0x2a730>
  434340:	mov	w1, w23
  434344:	mov	x2, x0
  434348:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43434c:	add	x0, x0, #0x6e0
  434350:	bl	401cc0 <printf@plt>
  434354:	b	433984 <ferror@plt+0x31c44>
  434358:	mov	x25, #0x0                   	// #0
  43435c:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  434360:	ldr	x3, [sp, #168]
  434364:	mov	w2, #0x0                   	// #0
  434368:	ldr	x1, [sp, #224]
  43436c:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  434370:	add	x0, x0, #0x238
  434374:	add	x1, x3, x1
  434378:	bl	42c470 <ferror@plt+0x2a730>
  43437c:	mov	w1, w23
  434380:	mov	x2, x0
  434384:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434388:	add	x0, x0, #0x6e8
  43438c:	bl	401cc0 <printf@plt>
  434390:	b	433984 <ferror@plt+0x31c44>
  434394:	mov	x25, #0x0                   	// #0
  434398:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  43439c:	mov	w2, #0x5                   	// #5
  4343a0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4343a4:	mov	x0, #0x0                   	// #0
  4343a8:	add	x1, x1, #0x780
  4343ac:	bl	401c70 <dcgettext@plt>
  4343b0:	mov	x24, x0
  4343b4:	ldr	x1, [sp, #224]
  4343b8:	mov	w2, #0x0                   	// #0
  4343bc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4343c0:	add	x0, x0, #0x238
  4343c4:	bl	42c470 <ferror@plt+0x2a730>
  4343c8:	mov	x1, x0
  4343cc:	ldr	x0, [sp, #224]
  4343d0:	str	x1, [sp, #192]
  4343d4:	bl	42e4d8 <ferror@plt+0x2c798>
  4343d8:	b	4341e4 <ferror@plt+0x324a4>
  4343dc:	add	x24, x28, #0x8
  4343e0:	cbnz	w21, 434438 <ferror@plt+0x326f8>
  4343e4:	cmp	x22, x24
  4343e8:	b.cs	4358f0 <ferror@plt+0x33bb0>  // b.hs, b.nlast
  4343ec:	ldr	x1, [sp, #168]
  4343f0:	cmp	x19, #0x14
  4343f4:	mov	x0, #0x0                   	// #0
  4343f8:	str	xzr, [sp, #224]
  4343fc:	csel	x1, x1, xzr, eq  // eq = none
  434400:	str	xzr, [sp, #248]
  434404:	add	x2, sp, #0x100
  434408:	bl	42faa0 <ferror@plt+0x2dd60>
  43440c:	mov	w1, w23
  434410:	mov	x2, x0
  434414:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434418:	add	x0, x0, #0x708
  43441c:	bl	401cc0 <printf@plt>
  434420:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434424:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434428:	ldr	w0, [x0, #596]
  43442c:	ldr	w1, [x1, #632]
  434430:	orr	w0, w0, w1
  434434:	cbz	w0, 434468 <ferror@plt+0x32728>
  434438:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43443c:	ldr	w0, [x0, #3216]
  434440:	cbnz	w0, 434468 <ferror@plt+0x32728>
  434444:	cmp	x22, x24
  434448:	b.hi	4355e0 <ferror@plt+0x338a0>  // b.pmore
  43444c:	cmp	x22, x28
  434450:	b.ls	434464 <ferror@plt+0x32724>  // b.plast
  434454:	sub	x1, x22, x28
  434458:	sub	w0, w1, #0x1
  43445c:	cmp	w0, #0x7
  434460:	b.ls	4355e4 <ferror@plt+0x338a4>  // b.plast
  434464:	str	xzr, [sp, #224]
  434468:	mov	x28, x24
  43446c:	b	43397c <ferror@plt+0x31c3c>
  434470:	sub	x24, x22, x28
  434474:	cbz	w21, 435410 <ferror@plt+0x336d0>
  434478:	mov	x0, x28
  43447c:	mov	x1, x24
  434480:	bl	401940 <strnlen@plt>
  434484:	add	x0, x0, #0x1
  434488:	add	x28, x28, x0
  43448c:	b	43397c <ferror@plt+0x31c3c>
  434490:	mov	w0, #0x9                   	// #9
  434494:	bl	401cf0 <putchar@plt>
  434498:	ldr	x0, [sp, #224]
  43449c:	cmp	x0, #0x2
  4344a0:	b.eq	4357d0 <ferror@plt+0x33a90>  // b.none
  4344a4:	cmp	x0, #0x3
  4344a8:	b.eq	4357bc <ferror@plt+0x33a7c>  // b.none
  4344ac:	cmp	x0, #0x1
  4344b0:	b.eq	4357e4 <ferror@plt+0x33aa4>  // b.none
  4344b4:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4344b8:	add	x1, x1, #0xf10
  4344bc:	mov	w2, #0x5                   	// #5
  4344c0:	mov	x0, #0x0                   	// #0
  4344c4:	bl	401c70 <dcgettext@plt>
  4344c8:	bl	401cc0 <printf@plt>
  4344cc:	ldp	x19, x20, [sp, #80]
  4344d0:	b	433cd8 <ferror@plt+0x31f98>
  4344d4:	mov	w0, #0x9                   	// #9
  4344d8:	bl	401cf0 <putchar@plt>
  4344dc:	ldr	x2, [sp, #224]
  4344e0:	cmp	x2, #0x3
  4344e4:	b.eq	435aec <ferror@plt+0x33dac>  // b.none
  4344e8:	b.hi	43508c <ferror@plt+0x3334c>  // b.pmore
  4344ec:	cmp	x2, #0x1
  4344f0:	b.eq	435b2c <ferror@plt+0x33dec>  // b.none
  4344f4:	cmp	x2, #0x2
  4344f8:	b.ne	435b0c <ferror@plt+0x33dcc>  // b.any
  4344fc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  434500:	add	x1, x1, #0x130
  434504:	mov	w2, #0x5                   	// #5
  434508:	mov	x0, #0x0                   	// #0
  43450c:	bl	401c70 <dcgettext@plt>
  434510:	bl	401cc0 <printf@plt>
  434514:	ldp	x19, x20, [sp, #80]
  434518:	b	433cd8 <ferror@plt+0x31f98>
  43451c:	ldr	w0, [sp, #180]
  434520:	cmp	w0, #0xff
  434524:	b.hi	435400 <ferror@plt+0x336c0>  // b.pmore
  434528:	ldr	x0, [sp, #184]
  43452c:	ldr	x1, [sp, #224]
  434530:	sub	x0, x22, x0
  434534:	cmp	x0, x1
  434538:	b.hi	435b78 <ferror@plt+0x33e38>  // b.pmore
  43453c:	ldp	x19, x20, [sp, #80]
  434540:	b	433cd8 <ferror@plt+0x31f98>
  434544:	mov	w0, #0x9                   	// #9
  434548:	bl	401cf0 <putchar@plt>
  43454c:	ldr	x0, [sp, #224]
  434550:	cmp	x0, #0x2
  434554:	b.eq	435a6c <ferror@plt+0x33d2c>  // b.none
  434558:	b.hi	435004 <ferror@plt+0x332c4>  // b.pmore
  43455c:	cbz	x0, 435a1c <ferror@plt+0x33cdc>
  434560:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  434564:	add	x0, x0, #0x18
  434568:	bl	401cc0 <printf@plt>
  43456c:	ldp	x19, x20, [sp, #80]
  434570:	b	433cd8 <ferror@plt+0x31f98>
  434574:	mov	w0, #0x9                   	// #9
  434578:	bl	401cf0 <putchar@plt>
  43457c:	ldr	x0, [sp, #224]
  434580:	cmp	x0, #0x1
  434584:	b.eq	4358b8 <ferror@plt+0x33b78>  // b.none
  434588:	cmp	x0, #0x2
  43458c:	b.eq	435898 <ferror@plt+0x33b58>  // b.none
  434590:	cbz	x0, 435728 <ferror@plt+0x339e8>
  434594:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  434598:	add	x1, x1, #0x190
  43459c:	mov	w2, #0x5                   	// #5
  4345a0:	mov	x0, #0x0                   	// #0
  4345a4:	bl	401c70 <dcgettext@plt>
  4345a8:	bl	401cc0 <printf@plt>
  4345ac:	ldp	x19, x20, [sp, #80]
  4345b0:	b	433cd8 <ferror@plt+0x31f98>
  4345b4:	mov	w0, #0x9                   	// #9
  4345b8:	bl	401cf0 <putchar@plt>
  4345bc:	ldr	x0, [sp, #224]
  4345c0:	cmp	x0, #0x2
  4345c4:	b.eq	4356ec <ferror@plt+0x339ac>  // b.none
  4345c8:	cmp	x0, #0x3
  4345cc:	b.eq	4356d8 <ferror@plt+0x33998>  // b.none
  4345d0:	cmp	x0, #0x1
  4345d4:	b.eq	435700 <ferror@plt+0x339c0>  // b.none
  4345d8:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4345dc:	add	x1, x1, #0xf50
  4345e0:	mov	w2, #0x5                   	// #5
  4345e4:	mov	x0, #0x0                   	// #0
  4345e8:	bl	401c70 <dcgettext@plt>
  4345ec:	bl	401cc0 <printf@plt>
  4345f0:	ldp	x19, x20, [sp, #80]
  4345f4:	b	433cd8 <ferror@plt+0x31f98>
  4345f8:	cmp	x19, #0x18
  4345fc:	b.eq	435a30 <ferror@plt+0x33cf0>  // b.none
  434600:	ldp	x19, x20, [sp, #80]
  434604:	b	433cd8 <ferror@plt+0x31f98>
  434608:	mov	w0, #0x9                   	// #9
  43460c:	bl	401cf0 <putchar@plt>
  434610:	ldr	x0, [sp, #224]
  434614:	cmp	x0, #0x1
  434618:	b.eq	435714 <ferror@plt+0x339d4>  // b.none
  43461c:	b.hi	435020 <ferror@plt+0x332e0>  // b.pmore
  434620:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  434624:	add	x0, x0, #0x110
  434628:	bl	401cc0 <printf@plt>
  43462c:	ldp	x19, x20, [sp, #80]
  434630:	b	433cd8 <ferror@plt+0x31f98>
  434634:	mov	w0, #0x9                   	// #9
  434638:	bl	401cf0 <putchar@plt>
  43463c:	ldr	x0, [sp, #224]
  434640:	cmp	x0, #0x1
  434644:	b.eq	4357a8 <ferror@plt+0x33a68>  // b.none
  434648:	cmp	x0, #0x2
  43464c:	b.eq	435794 <ferror@plt+0x33a54>  // b.none
  434650:	cbz	x0, 435780 <ferror@plt+0x33a40>
  434654:	sub	x0, x0, #0x40
  434658:	cmp	x0, #0xbf
  43465c:	b.hi	435c10 <ferror@plt+0x33ed0>  // b.pmore
  434660:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434664:	add	x1, x1, #0xf90
  434668:	mov	w2, #0x5                   	// #5
  43466c:	mov	x0, #0x0                   	// #0
  434670:	bl	401c70 <dcgettext@plt>
  434674:	bl	401cc0 <printf@plt>
  434678:	ldp	x19, x20, [sp, #80]
  43467c:	b	433cd8 <ferror@plt+0x31f98>
  434680:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  434684:	mov	w1, #0x1                   	// #1
  434688:	str	w1, [x0, #3220]
  43468c:	b	433ec8 <ferror@plt+0x32188>
  434690:	mov	w0, #0x9                   	// #9
  434694:	bl	401cf0 <putchar@plt>
  434698:	ldr	x0, [sp, #224]
  43469c:	cmp	x0, #0x86
  4346a0:	b.ls	435ab0 <ferror@plt+0x33d70>  // b.plast
  4346a4:	sub	x0, x0, #0x80
  4346a8:	cmp	x0, #0x7f
  4346ac:	b.hi	436114 <ferror@plt+0x343d4>  // b.pmore
  4346b0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4346b4:	add	x1, x1, #0xeb8
  4346b8:	mov	w2, #0x5                   	// #5
  4346bc:	mov	x0, #0x0                   	// #0
  4346c0:	bl	401c70 <dcgettext@plt>
  4346c4:	bl	401cc0 <printf@plt>
  4346c8:	ldp	x19, x20, [sp, #80]
  4346cc:	b	433cd8 <ferror@plt+0x31f98>
  4346d0:	mov	w0, #0x9                   	// #9
  4346d4:	bl	401cf0 <putchar@plt>
  4346d8:	ldr	x20, [sp, #224]
  4346dc:	cbz	x20, 435a80 <ferror@plt+0x33d40>
  4346e0:	cmp	x19, #0x4
  4346e4:	b.hi	435260 <ferror@plt+0x33520>  // b.pmore
  4346e8:	cmp	x19, #0x2
  4346ec:	b.hi	43526c <ferror@plt+0x3352c>  // b.pmore
  4346f0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  4346f4:	add	x0, x0, #0xc38
  4346f8:	bl	401b70 <puts@plt>
  4346fc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  434700:	add	x1, x1, #0x1d8
  434704:	mov	w2, #0x5                   	// #5
  434708:	mov	x0, #0x0                   	// #0
  43470c:	bl	401c70 <dcgettext@plt>
  434710:	bl	446940 <warn@@Base>
  434714:	ldp	x19, x20, [sp, #80]
  434718:	b	433cd8 <ferror@plt+0x31f98>
  43471c:	mov	w0, #0x9                   	// #9
  434720:	bl	401cf0 <putchar@plt>
  434724:	ldr	x0, [sp, #224]
  434728:	cmp	x0, #0x4
  43472c:	b.eq	435c58 <ferror@plt+0x33f18>  // b.none
  434730:	b.hi	435140 <ferror@plt+0x33400>  // b.pmore
  434734:	cmp	x0, #0x2
  434738:	b.eq	435c44 <ferror@plt+0x33f04>  // b.none
  43473c:	cmp	x0, #0x3
  434740:	b.ne	4350e4 <ferror@plt+0x333a4>  // b.any
  434744:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  434748:	add	x0, x0, #0x80
  43474c:	bl	401cc0 <printf@plt>
  434750:	ldp	x19, x20, [sp, #80]
  434754:	b	433cd8 <ferror@plt+0x31f98>
  434758:	mov	w0, #0x9                   	// #9
  43475c:	bl	401cf0 <putchar@plt>
  434760:	ldr	x0, [sp, #224]
  434764:	cmp	x0, #0x2
  434768:	b.eq	4359fc <ferror@plt+0x33cbc>  // b.none
  43476c:	b.hi	435184 <ferror@plt+0x33444>  // b.pmore
  434770:	cbz	x0, 4359dc <ferror@plt+0x33c9c>
  434774:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434778:	add	x1, x1, #0xa40
  43477c:	mov	w2, #0x5                   	// #5
  434780:	mov	x0, #0x0                   	// #0
  434784:	bl	401c70 <dcgettext@plt>
  434788:	bl	401cc0 <printf@plt>
  43478c:	ldp	x19, x20, [sp, #80]
  434790:	b	433cd8 <ferror@plt+0x31f98>
  434794:	cmp	x19, #0x20
  434798:	mov	x0, #0x1f20                	// #7968
  43479c:	ccmp	x19, x0, #0x4, ne  // ne = any
  4347a0:	b.eq	435408 <ferror@plt+0x336c8>  // b.none
  4347a4:	sub	x0, x19, #0x11
  4347a8:	cmp	x0, #0x2
  4347ac:	ccmp	x19, #0x15, #0x4, hi  // hi = pmore
  4347b0:	ldr	x0, [sp, #224]
  4347b4:	b.ne	4347c4 <ferror@plt+0x32a84>  // b.any
  4347b8:	ldr	x1, [sp, #168]
  4347bc:	add	x0, x0, x1
  4347c0:	str	x0, [sp, #224]
  4347c4:	ldr	x1, [sp, #352]
  4347c8:	ldr	x1, [x1, #48]
  4347cc:	cmp	x1, x0
  4347d0:	b.hi	4357f8 <ferror@plt+0x33ab8>  // b.pmore
  4347d4:	mov	w2, #0x5                   	// #5
  4347d8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4347dc:	mov	x0, #0x0                   	// #0
  4347e0:	add	x1, x1, #0x328
  4347e4:	bl	401c70 <dcgettext@plt>
  4347e8:	mov	x19, x0
  4347ec:	ldr	x1, [sp, #224]
  4347f0:	mov	w2, #0x0                   	// #0
  4347f4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4347f8:	add	x0, x0, #0x238
  4347fc:	bl	42c470 <ferror@plt+0x2a730>
  434800:	mov	x1, x0
  434804:	ldr	x0, [sp, #352]
  434808:	ldr	x2, [x0, #32]
  43480c:	mov	x0, x19
  434810:	sub	x2, x27, x2
  434814:	bl	446940 <warn@@Base>
  434818:	ldp	x19, x20, [sp, #80]
  43481c:	b	433cd8 <ferror@plt+0x31f98>
  434820:	mov	w0, #0x9                   	// #9
  434824:	bl	401cf0 <putchar@plt>
  434828:	ldr	x0, [sp, #224]
  43482c:	cmp	x0, #0x1
  434830:	b.eq	43576c <ferror@plt+0x33a2c>  // b.none
  434834:	cmp	x0, #0x2
  434838:	b.eq	435758 <ferror@plt+0x33a18>  // b.none
  43483c:	cbz	x0, 435744 <ferror@plt+0x33a04>
  434840:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434844:	add	x1, x1, #0xfe8
  434848:	mov	w2, #0x5                   	// #5
  43484c:	mov	x0, #0x0                   	// #0
  434850:	bl	401c70 <dcgettext@plt>
  434854:	bl	401cc0 <printf@plt>
  434858:	ldp	x19, x20, [sp, #80]
  43485c:	b	433cd8 <ferror@plt+0x31f98>
  434860:	mov	w0, #0x9                   	// #9
  434864:	bl	401cf0 <putchar@plt>
  434868:	ldr	x0, [sp, #224]
  43486c:	cmp	x0, #0x24
  434870:	b.hi	4350b8 <ferror@plt+0x33378>  // b.pmore
  434874:	cbz	x0, 436198 <ferror@plt+0x34458>
  434878:	sub	x0, x0, #0x2
  43487c:	cmp	x0, #0x22
  434880:	b.hi	4360ec <ferror@plt+0x343ac>  // b.pmore
  434884:	cmp	w0, #0x22
  434888:	b.hi	4360ec <ferror@plt+0x343ac>  // b.pmore
  43488c:	adrp	x1, 484000 <warn@@Base+0x3d6c0>
  434890:	add	x1, x1, #0x508
  434894:	ldrh	w0, [x1, w0, uxtw #1]
  434898:	adr	x1, 4348a4 <ferror@plt+0x32b64>
  43489c:	add	x0, x1, w0, sxth #2
  4348a0:	br	x0
  4348a4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4348a8:	add	x0, x0, #0xc68
  4348ac:	bl	401cc0 <printf@plt>
  4348b0:	ldp	x19, x20, [sp, #80]
  4348b4:	b	433cd8 <ferror@plt+0x31f98>
  4348b8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4348bc:	add	x0, x0, #0xc60
  4348c0:	bl	401cc0 <printf@plt>
  4348c4:	ldp	x19, x20, [sp, #80]
  4348c8:	b	433cd8 <ferror@plt+0x31f98>
  4348cc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4348d0:	add	x0, x0, #0xc58
  4348d4:	bl	401cc0 <printf@plt>
  4348d8:	ldp	x19, x20, [sp, #80]
  4348dc:	b	433cd8 <ferror@plt+0x31f98>
  4348e0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4348e4:	add	x0, x0, #0xc50
  4348e8:	bl	401cc0 <printf@plt>
  4348ec:	ldp	x19, x20, [sp, #80]
  4348f0:	b	433cd8 <ferror@plt+0x31f98>
  4348f4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4348f8:	add	x0, x0, #0xc48
  4348fc:	bl	401cc0 <printf@plt>
  434900:	ldp	x19, x20, [sp, #80]
  434904:	b	433cd8 <ferror@plt+0x31f98>
  434908:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43490c:	add	x0, x0, #0xc40
  434910:	bl	401cc0 <printf@plt>
  434914:	ldp	x19, x20, [sp, #80]
  434918:	b	433cd8 <ferror@plt+0x31f98>
  43491c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434920:	add	x0, x0, #0xc38
  434924:	bl	401cc0 <printf@plt>
  434928:	ldp	x19, x20, [sp, #80]
  43492c:	b	433cd8 <ferror@plt+0x31f98>
  434930:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434934:	add	x0, x0, #0xc30
  434938:	bl	401cc0 <printf@plt>
  43493c:	ldp	x19, x20, [sp, #80]
  434940:	b	433cd8 <ferror@plt+0x31f98>
  434944:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434948:	add	x0, x0, #0xc28
  43494c:	bl	401cc0 <printf@plt>
  434950:	ldp	x19, x20, [sp, #80]
  434954:	b	433cd8 <ferror@plt+0x31f98>
  434958:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43495c:	add	x0, x0, #0xc20
  434960:	bl	401cc0 <printf@plt>
  434964:	ldp	x19, x20, [sp, #80]
  434968:	b	433cd8 <ferror@plt+0x31f98>
  43496c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434970:	add	x0, x0, #0xc10
  434974:	bl	401cc0 <printf@plt>
  434978:	ldp	x19, x20, [sp, #80]
  43497c:	b	433cd8 <ferror@plt+0x31f98>
  434980:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434984:	add	x0, x0, #0xc00
  434988:	bl	401cc0 <printf@plt>
  43498c:	ldp	x19, x20, [sp, #80]
  434990:	b	433cd8 <ferror@plt+0x31f98>
  434994:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434998:	add	x0, x0, #0xbf8
  43499c:	bl	401cc0 <printf@plt>
  4349a0:	ldp	x19, x20, [sp, #80]
  4349a4:	b	433cd8 <ferror@plt+0x31f98>
  4349a8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4349ac:	add	x0, x0, #0xbe8
  4349b0:	bl	401cc0 <printf@plt>
  4349b4:	ldp	x19, x20, [sp, #80]
  4349b8:	b	433cd8 <ferror@plt+0x31f98>
  4349bc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4349c0:	add	x0, x0, #0xbd8
  4349c4:	bl	401cc0 <printf@plt>
  4349c8:	ldp	x19, x20, [sp, #80]
  4349cc:	b	433cd8 <ferror@plt+0x31f98>
  4349d0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4349d4:	add	x0, x0, #0xbd0
  4349d8:	bl	401cc0 <printf@plt>
  4349dc:	ldp	x19, x20, [sp, #80]
  4349e0:	b	433cd8 <ferror@plt+0x31f98>
  4349e4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4349e8:	add	x0, x0, #0xbb8
  4349ec:	bl	401cc0 <printf@plt>
  4349f0:	ldp	x19, x20, [sp, #80]
  4349f4:	b	433cd8 <ferror@plt+0x31f98>
  4349f8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4349fc:	add	x0, x0, #0xba8
  434a00:	bl	401cc0 <printf@plt>
  434a04:	ldp	x19, x20, [sp, #80]
  434a08:	b	433cd8 <ferror@plt+0x31f98>
  434a0c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a10:	add	x0, x0, #0xb98
  434a14:	bl	401cc0 <printf@plt>
  434a18:	ldp	x19, x20, [sp, #80]
  434a1c:	b	433cd8 <ferror@plt+0x31f98>
  434a20:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a24:	add	x0, x0, #0xb90
  434a28:	bl	401cc0 <printf@plt>
  434a2c:	ldp	x19, x20, [sp, #80]
  434a30:	b	433cd8 <ferror@plt+0x31f98>
  434a34:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a38:	add	x0, x0, #0xb80
  434a3c:	bl	401cc0 <printf@plt>
  434a40:	ldp	x19, x20, [sp, #80]
  434a44:	b	433cd8 <ferror@plt+0x31f98>
  434a48:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a4c:	add	x0, x0, #0xb70
  434a50:	bl	401cc0 <printf@plt>
  434a54:	ldp	x19, x20, [sp, #80]
  434a58:	b	433cd8 <ferror@plt+0x31f98>
  434a5c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a60:	add	x0, x0, #0xb60
  434a64:	bl	401cc0 <printf@plt>
  434a68:	ldp	x19, x20, [sp, #80]
  434a6c:	b	433cd8 <ferror@plt+0x31f98>
  434a70:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a74:	add	x0, x0, #0xb58
  434a78:	bl	401cc0 <printf@plt>
  434a7c:	ldp	x19, x20, [sp, #80]
  434a80:	b	433cd8 <ferror@plt+0x31f98>
  434a84:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a88:	add	x0, x0, #0xb48
  434a8c:	bl	401cc0 <printf@plt>
  434a90:	ldp	x19, x20, [sp, #80]
  434a94:	b	433cd8 <ferror@plt+0x31f98>
  434a98:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434a9c:	add	x0, x0, #0xb38
  434aa0:	bl	401cc0 <printf@plt>
  434aa4:	ldp	x19, x20, [sp, #80]
  434aa8:	b	433cd8 <ferror@plt+0x31f98>
  434aac:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434ab0:	add	x0, x0, #0xb28
  434ab4:	bl	401cc0 <printf@plt>
  434ab8:	ldp	x19, x20, [sp, #80]
  434abc:	b	433cd8 <ferror@plt+0x31f98>
  434ac0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434ac4:	add	x0, x0, #0xb18
  434ac8:	bl	401cc0 <printf@plt>
  434acc:	ldp	x19, x20, [sp, #80]
  434ad0:	b	433cd8 <ferror@plt+0x31f98>
  434ad4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434ad8:	add	x0, x0, #0xb08
  434adc:	bl	401cc0 <printf@plt>
  434ae0:	ldp	x19, x20, [sp, #80]
  434ae4:	b	433cd8 <ferror@plt+0x31f98>
  434ae8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434aec:	add	x0, x0, #0xaf8
  434af0:	bl	401cc0 <printf@plt>
  434af4:	ldp	x19, x20, [sp, #80]
  434af8:	b	433cd8 <ferror@plt+0x31f98>
  434afc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434b00:	add	x0, x0, #0xaf0
  434b04:	bl	401cc0 <printf@plt>
  434b08:	ldp	x19, x20, [sp, #80]
  434b0c:	b	433cd8 <ferror@plt+0x31f98>
  434b10:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434b14:	add	x0, x0, #0xae8
  434b18:	bl	401cc0 <printf@plt>
  434b1c:	ldp	x19, x20, [sp, #80]
  434b20:	b	433cd8 <ferror@plt+0x31f98>
  434b24:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434b28:	add	x0, x0, #0xad8
  434b2c:	bl	401cc0 <printf@plt>
  434b30:	ldp	x19, x20, [sp, #80]
  434b34:	b	433cd8 <ferror@plt+0x31f98>
  434b38:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434b3c:	add	x0, x0, #0xc78
  434b40:	bl	401cc0 <printf@plt>
  434b44:	ldp	x19, x20, [sp, #80]
  434b48:	b	433cd8 <ferror@plt+0x31f98>
  434b4c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434b50:	add	x0, x0, #0xc88
  434b54:	bl	401cc0 <printf@plt>
  434b58:	ldp	x19, x20, [sp, #80]
  434b5c:	b	433cd8 <ferror@plt+0x31f98>
  434b60:	mov	x0, #0x1                   	// #1
  434b64:	mov	x28, x4
  434b68:	str	x0, [sp, #224]
  434b6c:	b	433a8c <ferror@plt+0x31d4c>
  434b70:	add	x28, x27, #0x2
  434b74:	cmp	x28, x22
  434b78:	b.cs	433a34 <ferror@plt+0x31cf4>  // b.hs, b.nlast
  434b7c:	mov	w1, #0x2                   	// #2
  434b80:	b	433940 <ferror@plt+0x31c00>
  434b84:	cmp	x1, #0x21
  434b88:	b.ls	433c04 <ferror@plt+0x31ec4>  // b.plast
  434b8c:	b	433ab8 <ferror@plt+0x31d78>
  434b90:	mov	x1, x5
  434b94:	add	x4, sp, #0x100
  434b98:	add	x3, sp, #0xf8
  434b9c:	mov	x0, x27
  434ba0:	mov	w2, #0x0                   	// #0
  434ba4:	bl	42fb50 <ferror@plt+0x2de10>
  434ba8:	ldr	w1, [sp, #256]
  434bac:	mov	x19, x0
  434bb0:	ldr	w25, [sp, #248]
  434bb4:	add	x25, x27, x25
  434bb8:	tbnz	w1, #0, 435070 <ferror@plt+0x33330>
  434bbc:	tbnz	w1, #1, 434d4c <ferror@plt+0x3300c>
  434bc0:	cbz	w21, 435164 <ferror@plt+0x33424>
  434bc4:	cmp	x19, #0x21
  434bc8:	b.eq	43539c <ferror@plt+0x3365c>  // b.none
  434bcc:	ldr	x0, [sp, #320]
  434bd0:	str	x0, [sp]
  434bd4:	ldr	w0, [sp, #328]
  434bd8:	mov	x7, x20
  434bdc:	str	w0, [sp, #8]
  434be0:	mov	x1, x19
  434be4:	ldr	x0, [sp, #336]
  434be8:	str	x0, [sp, #16]
  434bec:	ldr	x0, [sp, #352]
  434bf0:	str	x0, [sp, #32]
  434bf4:	ldr	x6, [sp, #168]
  434bf8:	str	w21, [sp, #24]
  434bfc:	ldr	x3, [sp, #184]
  434c00:	strb	w23, [sp, #48]
  434c04:	ldr	x0, [sp, #360]
  434c08:	str	x0, [sp, #40]
  434c0c:	ldr	w0, [sp, #180]
  434c10:	mov	x5, x22
  434c14:	str	w0, [sp, #56]
  434c18:	mov	x4, x25
  434c1c:	mov	x2, x24
  434c20:	mov	x0, x26
  434c24:	bl	433860 <ferror@plt+0x31b20>
  434c28:	mov	x28, x0
  434c2c:	ldp	x19, x20, [sp, #80]
  434c30:	b	433cd8 <ferror@plt+0x31f98>
  434c34:	ldr	w0, [sp, #328]
  434c38:	cmp	w0, #0x2
  434c3c:	b.eq	434fb4 <ferror@plt+0x33274>  // b.none
  434c40:	ldr	w0, [sp, #328]
  434c44:	sub	w0, w0, #0x3
  434c48:	cmp	w0, #0x1
  434c4c:	b.hi	435238 <ferror@plt+0x334f8>  // b.pmore
  434c50:	ldr	x0, [sp, #320]
  434c54:	ldr	w1, [sp, #320]
  434c58:	cmp	x0, #0x8
  434c5c:	add	x28, x4, x0
  434c60:	b.hi	4355a0 <ferror@plt+0x33860>  // b.pmore
  434c64:	cmp	x22, x28
  434c68:	b.hi	434c78 <ferror@plt+0x32f38>  // b.pmore
  434c6c:	cmp	x27, x22
  434c70:	b.cs	434fac <ferror@plt+0x3326c>  // b.hs, b.nlast
  434c74:	sub	w1, w22, w27
  434c78:	sub	w0, w1, #0x1
  434c7c:	cmp	w0, #0x7
  434c80:	b.hi	434fac <ferror@plt+0x3326c>  // b.pmore
  434c84:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434c88:	mov	x0, x27
  434c8c:	ldr	x2, [x2, #672]
  434c90:	blr	x2
  434c94:	str	x0, [sp, #224]
  434c98:	mov	x25, #0x0                   	// #0
  434c9c:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  434ca0:	ldr	x1, [sp, #224]
  434ca4:	mov	w2, #0x0                   	// #0
  434ca8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  434cac:	add	x0, x0, #0x238
  434cb0:	bl	42c470 <ferror@plt+0x2a730>
  434cb4:	mov	x2, x0
  434cb8:	mov	w1, w23
  434cbc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434cc0:	add	x0, x0, #0x6e8
  434cc4:	bl	401cc0 <printf@plt>
  434cc8:	b	433984 <ferror@plt+0x31c44>
  434ccc:	mov	w1, #0x4                   	// #4
  434cd0:	b	433940 <ferror@plt+0x31c00>
  434cd4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  434cd8:	add	x1, x1, #0x6c8
  434cdc:	mov	w2, #0x5                   	// #5
  434ce0:	mov	x0, #0x0                   	// #0
  434ce4:	bl	401c70 <dcgettext@plt>
  434ce8:	bl	446368 <error@@Base>
  434cec:	b	433954 <ferror@plt+0x31c14>
  434cf0:	mov	x3, x7
  434cf4:	mov	w4, #0x5                   	// #5
  434cf8:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  434cfc:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  434d00:	add	x2, x2, #0x2d8
  434d04:	add	x1, x1, #0x328
  434d08:	mov	x0, #0x0                   	// #0
  434d0c:	bl	401c20 <dcngettext@plt>
  434d10:	mov	w1, w20
  434d14:	mov	w2, #0x8                   	// #8
  434d18:	bl	446368 <error@@Base>
  434d1c:	add	x0, x27, #0x8
  434d20:	mov	w1, #0x8                   	// #8
  434d24:	cmp	x22, x0
  434d28:	b.hi	433c70 <ferror@plt+0x31f30>  // b.pmore
  434d2c:	b	433c58 <ferror@plt+0x31f18>
  434d30:	sub	x0, x19, #0x6
  434d34:	cmp	x0, #0x1
  434d38:	b.hi	433ed4 <ferror@plt+0x32194>  // b.pmore
  434d3c:	b	433edc <ferror@plt+0x3219c>
  434d40:	mov	x28, x24
  434d44:	mov	x25, #0x0                   	// #0
  434d48:	b	433ae0 <ferror@plt+0x31da0>
  434d4c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  434d50:	add	x1, x1, #0x6e0
  434d54:	mov	w2, #0x5                   	// #5
  434d58:	mov	x0, #0x0                   	// #0
  434d5c:	bl	401c70 <dcgettext@plt>
  434d60:	bl	446368 <error@@Base>
  434d64:	b	434bc0 <ferror@plt+0x32e80>
  434d68:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  434d6c:	add	x1, x1, #0x6e0
  434d70:	mov	w2, #0x5                   	// #5
  434d74:	mov	x0, #0x0                   	// #0
  434d78:	bl	401c70 <dcgettext@plt>
  434d7c:	bl	446368 <error@@Base>
  434d80:	str	x24, [sp, #224]
  434d84:	b	433a8c <ferror@plt+0x31d4c>
  434d88:	mov	w2, #0x5                   	// #5
  434d8c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434d90:	mov	x0, #0x0                   	// #0
  434d94:	add	x1, x1, #0x7d8
  434d98:	bl	401c70 <dcgettext@plt>
  434d9c:	adrp	x24, 454000 <warn@@Base+0xd6c0>
  434da0:	ldr	x1, [sp, #224]
  434da4:	add	x24, x24, #0x238
  434da8:	mov	w2, #0x0                   	// #0
  434dac:	str	x0, [sp, #192]
  434db0:	mov	x0, x24
  434db4:	bl	42c470 <ferror@plt+0x2a730>
  434db8:	str	x0, [sp, #200]
  434dbc:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434dc0:	ldr	w0, [x1, #604]
  434dc4:	cbz	w0, 435b4c <ferror@plt+0x33e0c>
  434dc8:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  434dcc:	ldr	x25, [x0, #2872]
  434dd0:	cbz	x25, 4360b4 <ferror@plt+0x34374>
  434dd4:	ldr	x0, [sp, #224]
  434dd8:	str	x0, [sp, #216]
  434ddc:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  434de0:	add	x0, x0, #0x120
  434de4:	str	x0, [sp, #208]
  434de8:	ldr	x1, [x25]
  434dec:	mov	w0, #0x2a                  	// #42
  434df0:	bl	425280 <ferror@plt+0x23540>
  434df4:	cbz	w0, 435548 <ferror@plt+0x33808>
  434df8:	ldr	x1, [sp, #208]
  434dfc:	ldr	x0, [x1, #4736]
  434e00:	cbz	x0, 435548 <ferror@plt+0x33808>
  434e04:	ldr	x2, [sp, #216]
  434e08:	ldr	x1, [x1, #4752]
  434e0c:	cmp	x2, x1
  434e10:	b.cs	435548 <ferror@plt+0x33808>  // b.hs, b.nlast
  434e14:	sub	x25, x1, x2
  434e18:	add	x24, x0, x2
  434e1c:	mov	x1, x25
  434e20:	mov	x0, x24
  434e24:	bl	401940 <strnlen@plt>
  434e28:	cmp	x25, x0
  434e2c:	b.eq	4360d0 <ferror@plt+0x34390>  // b.none
  434e30:	ldp	x0, x2, [sp, #192]
  434e34:	mov	x3, x24
  434e38:	mov	w1, w23
  434e3c:	mov	x25, #0x0                   	// #0
  434e40:	bl	401cc0 <printf@plt>
  434e44:	b	433984 <ferror@plt+0x31c44>
  434e48:	ldp	x19, x20, [sp, #80]
  434e4c:	b	433cd8 <ferror@plt+0x31f98>
  434e50:	ldp	x19, x20, [sp, #80]
  434e54:	b	433cd8 <ferror@plt+0x31f98>
  434e58:	cmp	x22, x28
  434e5c:	b.ls	434e70 <ferror@plt+0x33130>  // b.plast
  434e60:	sub	x1, x22, x28
  434e64:	sub	w0, w1, #0x1
  434e68:	cmp	w0, #0x7
  434e6c:	b.ls	43420c <ferror@plt+0x324cc>  // b.plast
  434e70:	str	xzr, [sp, #224]
  434e74:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  434e78:	add	x1, x1, #0x398
  434e7c:	mov	w2, #0x5                   	// #5
  434e80:	mov	x25, x22
  434e84:	mov	x0, #0x0                   	// #0
  434e88:	mov	x28, #0x0                   	// #0
  434e8c:	bl	401c70 <dcgettext@plt>
  434e90:	bl	446940 <warn@@Base>
  434e94:	b	434258 <ferror@plt+0x32518>
  434e98:	mov	x1, x28
  434e9c:	mov	w3, w23
  434ea0:	mov	x2, x22
  434ea4:	mov	x0, x25
  434ea8:	bl	42e320 <ferror@plt+0x2c5e0>
  434eac:	mov	x28, x0
  434eb0:	b	433984 <ferror@plt+0x31c44>
  434eb4:	str	xzr, [sp, #224]
  434eb8:	b	433954 <ferror@plt+0x31c14>
  434ebc:	str	xzr, [sp, #224]
  434ec0:	b	433c84 <ferror@plt+0x31f44>
  434ec4:	mov	x25, #0x0                   	// #0
  434ec8:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  434ecc:	mov	w2, #0x5                   	// #5
  434ed0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  434ed4:	mov	x0, #0x0                   	// #0
  434ed8:	add	x1, x1, #0x8b8
  434edc:	bl	401c70 <dcgettext@plt>
  434ee0:	adrp	x25, 4a2000 <warn@@Base+0x5b6c0>
  434ee4:	ldr	x1, [sp, #224]
  434ee8:	add	x25, x25, #0x120
  434eec:	adrp	x2, 454000 <warn@@Base+0xd6c0>
  434ef0:	add	x24, x2, #0x238
  434ef4:	mov	w2, #0x0                   	// #0
  434ef8:	str	x0, [sp, #192]
  434efc:	mov	x0, x24
  434f00:	bl	42c470 <ferror@plt+0x2a730>
  434f04:	mov	x4, x0
  434f08:	ldr	x1, [sp, #224]
  434f0c:	ldr	x0, [x25, #4176]
  434f10:	mul	x5, x20, x1
  434f14:	cbz	x0, 435e8c <ferror@plt+0x3414c>
  434f18:	ldr	x1, [x25, #4192]
  434f1c:	add	x2, x5, x20
  434f20:	cmp	x2, x1
  434f24:	b.hi	435d80 <ferror@plt+0x34040>  // b.pmore
  434f28:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  434f2c:	add	x0, x0, x5
  434f30:	mov	w1, w20
  434f34:	str	x4, [sp, #200]
  434f38:	ldr	x2, [x2, #672]
  434f3c:	blr	x2
  434f40:	mov	x1, x0
  434f44:	mov	w2, #0x0                   	// #0
  434f48:	mov	x0, x24
  434f4c:	bl	42c470 <ferror@plt+0x2a730>
  434f50:	mov	x3, x0
  434f54:	ldr	x4, [sp, #200]
  434f58:	mov	x2, x4
  434f5c:	ldr	x0, [sp, #192]
  434f60:	mov	w1, w23
  434f64:	mov	x25, #0x0                   	// #0
  434f68:	bl	401cc0 <printf@plt>
  434f6c:	b	433984 <ferror@plt+0x31c44>
  434f70:	mov	x25, #0x0                   	// #0
  434f74:	cbnz	w21, 433ae0 <ferror@plt+0x31da0>
  434f78:	ldr	x1, [sp, #224]
  434f7c:	mov	w2, #0x0                   	// #0
  434f80:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  434f84:	add	x0, x0, #0x238
  434f88:	bl	42c470 <ferror@plt+0x2a730>
  434f8c:	mov	x2, x0
  434f90:	mov	w1, w23
  434f94:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  434f98:	add	x0, x0, #0x6f8
  434f9c:	bl	401cc0 <printf@plt>
  434fa0:	b	433984 <ferror@plt+0x31c44>
  434fa4:	ldp	x19, x20, [sp, #80]
  434fa8:	b	433cd8 <ferror@plt+0x31f98>
  434fac:	str	xzr, [sp, #224]
  434fb0:	b	434c98 <ferror@plt+0x32f58>
  434fb4:	cmp	x7, #0x8
  434fb8:	mov	w1, w7
  434fbc:	add	x28, x4, x7
  434fc0:	b.ls	434c64 <ferror@plt+0x32f24>  // b.plast
  434fc4:	mov	x3, x7
  434fc8:	mov	w4, #0x5                   	// #5
  434fcc:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  434fd0:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  434fd4:	add	x2, x2, #0x2d8
  434fd8:	add	x1, x1, #0x328
  434fdc:	mov	x0, #0x0                   	// #0
  434fe0:	bl	401c20 <dcngettext@plt>
  434fe4:	mov	w1, w20
  434fe8:	mov	w2, #0x8                   	// #8
  434fec:	bl	446368 <error@@Base>
  434ff0:	add	x0, x27, #0x8
  434ff4:	mov	w1, #0x8                   	// #8
  434ff8:	cmp	x22, x0
  434ffc:	b.hi	434c84 <ferror@plt+0x32f44>  // b.pmore
  435000:	b	434c6c <ferror@plt+0x32f2c>
  435004:	cmp	x0, #0x3
  435008:	b.ne	43597c <ferror@plt+0x33c3c>  // b.any
  43500c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435010:	add	x0, x0, #0x38
  435014:	bl	401cc0 <printf@plt>
  435018:	ldp	x19, x20, [sp, #80]
  43501c:	b	433cd8 <ferror@plt+0x31f98>
  435020:	cmp	x0, #0xff
  435024:	b.eq	435030 <ferror@plt+0x332f0>  // b.none
  435028:	cmn	x0, #0x1
  43502c:	b.ne	4361d8 <ferror@plt+0x34498>  // b.any
  435030:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435034:	add	x1, x1, #0x100
  435038:	mov	w2, #0x5                   	// #5
  43503c:	mov	x0, #0x0                   	// #0
  435040:	bl	401c70 <dcgettext@plt>
  435044:	bl	401cc0 <printf@plt>
  435048:	ldp	x19, x20, [sp, #80]
  43504c:	b	433cd8 <ferror@plt+0x31f98>
  435050:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435054:	add	x1, x1, #0x6c8
  435058:	mov	w2, #0x5                   	// #5
  43505c:	mov	x0, #0x0                   	// #0
  435060:	bl	401c70 <dcgettext@plt>
  435064:	bl	446368 <error@@Base>
  435068:	str	x24, [sp, #224]
  43506c:	b	433a8c <ferror@plt+0x31d4c>
  435070:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435074:	add	x1, x1, #0x6c8
  435078:	mov	w2, #0x5                   	// #5
  43507c:	mov	x0, #0x0                   	// #0
  435080:	bl	401c70 <dcgettext@plt>
  435084:	bl	446368 <error@@Base>
  435088:	b	434bc0 <ferror@plt+0x32e80>
  43508c:	cmp	x2, #0x4
  435090:	b.eq	435b58 <ferror@plt+0x33e18>  // b.none
  435094:	cmp	x2, #0x5
  435098:	b.ne	435b0c <ferror@plt+0x33dcc>  // b.any
  43509c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4350a0:	add	x1, x1, #0x178
  4350a4:	mov	x0, #0x0                   	// #0
  4350a8:	bl	401c70 <dcgettext@plt>
  4350ac:	bl	401cc0 <printf@plt>
  4350b0:	ldp	x19, x20, [sp, #80]
  4350b4:	b	433cd8 <ferror@plt+0x31f98>
  4350b8:	mov	x1, #0x8001                	// #32769
  4350bc:	cmp	x0, x1
  4350c0:	b.eq	436100 <ferror@plt+0x343c0>  // b.none
  4350c4:	mov	x1, #0x8765                	// #34661
  4350c8:	cmp	x0, x1
  4350cc:	b.ne	436148 <ferror@plt+0x34408>  // b.any
  4350d0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4350d4:	add	x0, x0, #0xbb8
  4350d8:	bl	401cc0 <printf@plt>
  4350dc:	ldp	x19, x20, [sp, #80]
  4350e0:	b	433cd8 <ferror@plt+0x31f98>
  4350e4:	cmp	x0, #0x1
  4350e8:	b.ne	435e24 <ferror@plt+0x340e4>  // b.any
  4350ec:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  4350f0:	add	x0, x0, #0x60
  4350f4:	bl	401cc0 <printf@plt>
  4350f8:	ldp	x19, x20, [sp, #80]
  4350fc:	b	433cd8 <ferror@plt+0x31f98>
  435100:	mov	x3, x0
  435104:	mov	w4, #0x5                   	// #5
  435108:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  43510c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  435110:	add	x2, x2, #0x2d8
  435114:	add	x1, x1, #0x328
  435118:	mov	x0, #0x0                   	// #0
  43511c:	bl	401c20 <dcngettext@plt>
  435120:	ldr	w1, [sp, #320]
  435124:	mov	w2, #0x8                   	// #8
  435128:	bl	446368 <error@@Base>
  43512c:	add	x0, x27, #0x8
  435130:	mov	w1, #0x8                   	// #8
  435134:	cmp	x22, x0
  435138:	b.hi	433940 <ferror@plt+0x31c00>  // b.pmore
  43513c:	b	433924 <ferror@plt+0x31be4>
  435140:	cmp	x0, #0x40
  435144:	b.eq	435c30 <ferror@plt+0x33ef0>  // b.none
  435148:	cmp	x0, #0x41
  43514c:	b.ne	4351ac <ferror@plt+0x3346c>  // b.any
  435150:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435154:	add	x0, x0, #0xc0
  435158:	bl	401cc0 <printf@plt>
  43515c:	ldp	x19, x20, [sp, #80]
  435160:	b	433cd8 <ferror@plt+0x31f98>
  435164:	mov	x0, x19
  435168:	bl	42e6e8 <ferror@plt+0x2c9a8>
  43516c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435170:	mov	x2, x0
  435174:	add	x0, x1, #0x6e0
  435178:	mov	w1, w23
  43517c:	bl	401cc0 <printf@plt>
  435180:	b	434bc4 <ferror@plt+0x32e84>
  435184:	cmp	x0, #0x3
  435188:	b.ne	43599c <ferror@plt+0x33c5c>  // b.any
  43518c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435190:	add	x1, x1, #0xa78
  435194:	mov	w2, #0x5                   	// #5
  435198:	mov	x0, #0x0                   	// #0
  43519c:	bl	401c70 <dcgettext@plt>
  4351a0:	bl	401cc0 <printf@plt>
  4351a4:	ldp	x19, x20, [sp, #80]
  4351a8:	b	433cd8 <ferror@plt+0x31f98>
  4351ac:	cmp	x0, #0x5
  4351b0:	b.ne	435e44 <ferror@plt+0x34104>  // b.any
  4351b4:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  4351b8:	add	x0, x0, #0xa0
  4351bc:	bl	401cc0 <printf@plt>
  4351c0:	ldp	x19, x20, [sp, #80]
  4351c4:	b	433cd8 <ferror@plt+0x31f98>
  4351c8:	ldr	x1, [sp, #336]
  4351cc:	ldr	x0, [sp, #224]
  4351d0:	ldp	x19, x20, [sp, #80]
  4351d4:	str	x0, [x1, #40]
  4351d8:	b	433cd8 <ferror@plt+0x31f98>
  4351dc:	str	w23, [x24, #1516]
  4351e0:	b	434094 <ferror@plt+0x32354>
  4351e4:	ldr	w0, [x24, #1524]
  4351e8:	cbz	w0, 435490 <ferror@plt+0x33750>
  4351ec:	cmp	x19, #0x1f
  4351f0:	b.eq	435d54 <ferror@plt+0x34014>  // b.none
  4351f4:	b.hi	435448 <ferror@plt+0x33708>  // b.pmore
  4351f8:	cmp	x19, #0x8
  4351fc:	b.eq	435d30 <ferror@plt+0x33ff0>  // b.none
  435200:	cmp	x19, #0xe
  435204:	b.ne	435cec <ferror@plt+0x33fac>  // b.any
  435208:	ldr	x0, [sp, #224]
  43520c:	bl	42e3f8 <ferror@plt+0x2c6b8>
  435210:	mov	x19, x0
  435214:	mov	x0, #0x18                  	// #24
  435218:	bl	44a820 <warn@@Base+0x3ee0>
  43521c:	ldr	x1, [x24, #1528]
  435220:	mov	w2, #0x1                   	// #1
  435224:	str	w2, [x0]
  435228:	stp	x19, x1, [x0, #8]
  43522c:	ldp	x19, x20, [sp, #80]
  435230:	str	x0, [x24, #1528]
  435234:	b	433cd8 <ferror@plt+0x31f98>
  435238:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  43523c:	add	x1, x1, #0x6a8
  435240:	mov	w2, #0x5                   	// #5
  435244:	mov	x28, x4
  435248:	mov	x0, #0x0                   	// #0
  43524c:	bl	401c70 <dcgettext@plt>
  435250:	bl	446368 <error@@Base>
  435254:	b	434c98 <ferror@plt+0x32f58>
  435258:	ldp	x19, x20, [sp, #80]
  43525c:	b	433cd8 <ferror@plt+0x31f98>
  435260:	sub	x19, x19, #0x9
  435264:	cmp	x19, #0x1
  435268:	b.hi	4346f0 <ferror@plt+0x329b0>  // b.pmore
  43526c:	cmp	x20, #0x1
  435270:	sub	x19, x28, x20
  435274:	b.ls	435ddc <ferror@plt+0x3409c>  // b.plast
  435278:	ldr	w0, [sp, #180]
  43527c:	mov	w25, #0x0                   	// #0
  435280:	sub	w1, w0, #0x1
  435284:	cmp	w1, #0xff
  435288:	b.hi	43529c <ferror@plt+0x3355c>  // b.pmore
  43528c:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  435290:	add	x0, x0, #0x6a8
  435294:	add	x0, x0, #0x600
  435298:	ldr	w25, [x0, w1, sxtw #2]
  43529c:	adrp	x24, 47f000 <warn@@Base+0x386c0>
  4352a0:	adrp	x23, 47f000 <warn@@Base+0x386c0>
  4352a4:	add	x24, x24, #0x248
  4352a8:	add	x23, x23, #0x278
  4352ac:	mov	w0, #0x28                  	// #40
  4352b0:	bl	401cf0 <putchar@plt>
  4352b4:	add	x21, x19, #0x1
  4352b8:	cmp	x22, x21
  4352bc:	b.hi	435340 <ferror@plt+0x33600>  // b.pmore
  4352c0:	cmp	x22, x19
  4352c4:	b.ls	4352d8 <ferror@plt+0x33598>  // b.plast
  4352c8:	sub	x1, x22, x19
  4352cc:	sub	w0, w1, #0x1
  4352d0:	cmp	w0, #0x7
  4352d4:	b.ls	435344 <ferror@plt+0x33604>  // b.plast
  4352d8:	subs	x20, x20, #0x1
  4352dc:	b.eq	436280 <ferror@plt+0x34540>  // b.none
  4352e0:	mov	x0, x24
  4352e4:	bl	401cc0 <printf@plt>
  4352e8:	mov	w3, w25
  4352ec:	mov	x2, x22
  4352f0:	add	x1, sp, #0x100
  4352f4:	mov	x0, x21
  4352f8:	bl	430138 <ferror@plt+0x2e3f8>
  4352fc:	ldr	w19, [sp, #256]
  435300:	cmp	w19, #0x0
  435304:	mov	w19, w19
  435308:	ccmp	x20, x19, #0x0, ne  // ne = any
  43530c:	b.cc	43625c <ferror@plt+0x3451c>  // b.lo, b.ul, b.last
  435310:	sub	x20, x20, x19
  435314:	add	x19, x21, x19
  435318:	cbnz	x20, 4356a8 <ferror@plt+0x33968>
  43531c:	cbz	w25, 436134 <ferror@plt+0x343f4>
  435320:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435324:	add	x0, x0, #0x2c8
  435328:	bl	401cc0 <printf@plt>
  43532c:	ldp	x19, x20, [sp, #80]
  435330:	b	433cd8 <ferror@plt+0x31f98>
  435334:	mov	x28, x23
  435338:	mov	x25, #0x0                   	// #0
  43533c:	b	433ae0 <ferror@plt+0x31da0>
  435340:	mov	w1, #0x1                   	// #1
  435344:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  435348:	mov	x0, x19
  43534c:	ldr	x2, [x2, #672]
  435350:	blr	x2
  435354:	and	w19, w0, #0xff
  435358:	subs	x20, x20, #0x1
  43535c:	b.eq	436280 <ferror@plt+0x34540>  // b.none
  435360:	cbz	w19, 4352e0 <ferror@plt+0x335a0>
  435364:	cmp	w19, #0x1
  435368:	b.eq	4354d0 <ferror@plt+0x33790>  // b.none
  43536c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  435370:	add	x0, x0, #0xc38
  435374:	bl	401b70 <puts@plt>
  435378:	mov	w2, #0x5                   	// #5
  43537c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435380:	mov	x0, #0x0                   	// #0
  435384:	add	x1, x1, #0x288
  435388:	bl	401c70 <dcgettext@plt>
  43538c:	mov	w1, w19
  435390:	bl	446940 <warn@@Base>
  435394:	ldp	x19, x20, [sp, #80]
  435398:	b	433cd8 <ferror@plt+0x31f98>
  43539c:	add	x3, sp, #0xf8
  4353a0:	mov	x1, x22
  4353a4:	mov	x0, x25
  4353a8:	add	x4, sp, #0x100
  4353ac:	mov	w2, #0x1                   	// #1
  4353b0:	bl	42fb50 <ferror@plt+0x2de10>
  4353b4:	ldr	w1, [sp, #256]
  4353b8:	mov	x24, x0
  4353bc:	ldr	w3, [sp, #248]
  4353c0:	add	x25, x25, x3
  4353c4:	tbnz	w1, #0, 435a94 <ferror@plt+0x33d54>
  4353c8:	tbz	w1, #1, 434bcc <ferror@plt+0x32e8c>
  4353cc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4353d0:	add	x1, x1, #0x6e0
  4353d4:	mov	w2, #0x5                   	// #5
  4353d8:	mov	x0, #0x0                   	// #0
  4353dc:	bl	401c70 <dcgettext@plt>
  4353e0:	bl	446368 <error@@Base>
  4353e4:	b	434bcc <ferror@plt+0x32e8c>
  4353e8:	cmp	x26, #0x0
  4353ec:	and	w0, w21, #0x1
  4353f0:	csinc	w0, w0, wzr, ne  // ne = any
  4353f4:	cbz	w0, 4339d0 <ferror@plt+0x31c90>
  4353f8:	ldp	x19, x20, [sp, #80]
  4353fc:	b	433cd8 <ferror@plt+0x31f98>
  435400:	ldp	x19, x20, [sp, #80]
  435404:	b	433cd8 <ferror@plt+0x31f98>
  435408:	ldp	x19, x20, [sp, #80]
  43540c:	b	433cd8 <ferror@plt+0x31f98>
  435410:	mov	w1, w23
  435414:	mov	x3, x28
  435418:	mov	w2, w24
  43541c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435420:	add	x0, x0, #0x728
  435424:	bl	401cc0 <printf@plt>
  435428:	b	434478 <ferror@plt+0x32738>
  43542c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435430:	add	x1, x1, #0x6c8
  435434:	mov	w2, #0x5                   	// #5
  435438:	mov	x0, #0x0                   	// #0
  43543c:	bl	401c70 <dcgettext@plt>
  435440:	bl	446368 <error@@Base>
  435444:	b	434220 <ferror@plt+0x324e0>
  435448:	mov	x0, #0x1f02                	// #7938
  43544c:	cmp	x19, x0
  435450:	b.ne	435cec <ferror@plt+0x33fac>  // b.any
  435454:	ldr	x0, [sp, #224]
  435458:	mov	w3, #0x0                   	// #0
  43545c:	ldr	x2, [sp, #320]
  435460:	ldr	x1, [sp, #360]
  435464:	bl	42c560 <ferror@plt+0x2a820>
  435468:	mov	x19, x0
  43546c:	mov	x0, #0x18                  	// #24
  435470:	bl	44a820 <warn@@Base+0x3ee0>
  435474:	ldr	x1, [x24, #1528]
  435478:	mov	w2, #0x1                   	// #1
  43547c:	str	w2, [x0]
  435480:	stp	x19, x1, [x0, #8]
  435484:	ldp	x19, x20, [sp, #80]
  435488:	str	x0, [x24, #1528]
  43548c:	b	433cd8 <ferror@plt+0x31f98>
  435490:	ldp	x19, x20, [sp, #80]
  435494:	b	433cd8 <ferror@plt+0x31f98>
  435498:	ldr	x0, [sp, #336]
  43549c:	ldp	w20, w2, [x0, #96]
  4354a0:	ldr	x0, [x0, #88]
  4354a4:	cmp	w2, #0x0
  4354a8:	ccmp	w2, w20, #0x0, ne  // ne = any
  4354ac:	mov	w1, w20
  4354b0:	b.ls	435be8 <ferror@plt+0x33ea8>  // b.plast
  4354b4:	ldr	x2, [sp, #224]
  4354b8:	str	x2, [x0, w20, uxtw #3]
  4354bc:	ldr	x0, [sp, #336]
  4354c0:	add	w1, w1, #0x1
  4354c4:	ldp	x19, x20, [sp, #80]
  4354c8:	str	w1, [x0, #96]
  4354cc:	b	433cd8 <ferror@plt+0x31f98>
  4354d0:	mov	x0, x23
  4354d4:	bl	401cc0 <printf@plt>
  4354d8:	mov	x0, x21
  4354dc:	mov	w3, w25
  4354e0:	mov	x2, x22
  4354e4:	add	x1, sp, #0x100
  4354e8:	bl	430138 <ferror@plt+0x2e3f8>
  4354ec:	ldr	w0, [sp, #256]
  4354f0:	cmp	w0, #0x0
  4354f4:	mov	w0, w0
  4354f8:	ccmp	x20, x0, #0x0, ne  // ne = any
  4354fc:	b.cc	436238 <ferror@plt+0x344f8>  // b.lo, b.ul, b.last
  435500:	sub	x20, x20, x0
  435504:	add	x19, x21, x0
  435508:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  43550c:	add	x0, x0, #0x280
  435510:	bl	401cc0 <printf@plt>
  435514:	mov	x0, x19
  435518:	mov	w3, w25
  43551c:	mov	x2, x22
  435520:	add	x1, sp, #0x100
  435524:	bl	430138 <ferror@plt+0x2e3f8>
  435528:	ldr	w0, [sp, #256]
  43552c:	cmp	w0, #0x0
  435530:	mov	w0, w0
  435534:	ccmp	x20, x0, #0x0, ne  // ne = any
  435538:	b.cc	436214 <ferror@plt+0x344d4>  // b.lo, b.ul, b.last
  43553c:	sub	x20, x20, x0
  435540:	add	x19, x19, x0
  435544:	b	435318 <ferror@plt+0x335d8>
  435548:	ldr	x25, [x25, #16]
  43554c:	cbnz	x25, 434de8 <ferror@plt+0x330a8>
  435550:	mov	w2, #0x5                   	// #5
  435554:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435558:	mov	x0, #0x0                   	// #0
  43555c:	add	x1, x1, #0x850
  435560:	bl	401c70 <dcgettext@plt>
  435564:	mov	x25, x0
  435568:	ldr	x1, [sp, #216]
  43556c:	mov	w2, #0x0                   	// #0
  435570:	mov	x0, x24
  435574:	bl	42c470 <ferror@plt+0x2a730>
  435578:	mov	x1, x0
  43557c:	mov	x0, x25
  435580:	bl	446940 <warn@@Base>
  435584:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  435588:	mov	w2, #0x5                   	// #5
  43558c:	add	x1, x1, #0x210
  435590:	mov	x0, #0x0                   	// #0
  435594:	bl	401c70 <dcgettext@plt>
  435598:	mov	x24, x0
  43559c:	b	434e30 <ferror@plt+0x330f0>
  4355a0:	mov	x3, x0
  4355a4:	mov	w4, #0x5                   	// #5
  4355a8:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  4355ac:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  4355b0:	add	x2, x2, #0x2d8
  4355b4:	add	x1, x1, #0x328
  4355b8:	mov	x0, #0x0                   	// #0
  4355bc:	bl	401c20 <dcngettext@plt>
  4355c0:	ldr	w1, [sp, #320]
  4355c4:	mov	w2, #0x8                   	// #8
  4355c8:	bl	446368 <error@@Base>
  4355cc:	add	x0, x27, #0x8
  4355d0:	cmp	x22, x0
  4355d4:	b.ls	434c6c <ferror@plt+0x32f2c>  // b.plast
  4355d8:	mov	w1, #0x8                   	// #8
  4355dc:	b	434c84 <ferror@plt+0x32f44>
  4355e0:	mov	w1, #0x8                   	// #8
  4355e4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4355e8:	mov	x0, x28
  4355ec:	mov	x28, x24
  4355f0:	ldr	x2, [x2, #672]
  4355f4:	blr	x2
  4355f8:	str	x0, [sp, #224]
  4355fc:	b	43397c <ferror@plt+0x31c3c>
  435600:	ldr	w0, [x0, #80]
  435604:	cmp	w0, w4
  435608:	b.hi	4361e8 <ferror@plt+0x344a8>  // b.pmore
  43560c:	ldr	x1, [sp, #336]
  435610:	ldr	w1, [x1, #72]
  435614:	cmp	w0, w1
  435618:	b.hi	435ccc <ferror@plt+0x33f8c>  // b.pmore
  43561c:	ldr	x1, [sp, #336]
  435620:	ldr	x3, [sp, #224]
  435624:	ldr	x2, [x1, #56]
  435628:	add	w1, w0, #0x1
  43562c:	ldp	x19, x20, [sp, #80]
  435630:	str	x3, [x2, w0, uxtw #3]
  435634:	ldr	x0, [sp, #336]
  435638:	str	w1, [x0, #80]
  43563c:	b	433cd8 <ferror@plt+0x31f98>
  435640:	ldr	x0, [sp, #336]
  435644:	add	w2, w1, #0x400
  435648:	add	w23, w1, #0x400
  43564c:	str	w4, [sp, #208]
  435650:	lsl	x1, x2, #3
  435654:	stp	x1, x2, [sp, #192]
  435658:	ldr	x0, [x0, #48]
  43565c:	bl	44a8a8 <warn@@Base+0x3f68>
  435660:	ldr	x1, [sp, #336]
  435664:	str	x0, [x1, #48]
  435668:	ldr	x0, [x1, #56]
  43566c:	ldr	x1, [sp, #192]
  435670:	bl	44a8a8 <warn@@Base+0x3f68>
  435674:	mov	x1, x0
  435678:	ldr	x2, [sp, #336]
  43567c:	ldr	x0, [sp, #336]
  435680:	ldr	x0, [x0, #64]
  435684:	str	x1, [x2, #56]
  435688:	ldr	x2, [sp, #200]
  43568c:	lsl	x1, x2, #2
  435690:	bl	44a8a8 <warn@@Base+0x3f68>
  435694:	ldr	x1, [sp, #336]
  435698:	ldr	w4, [sp, #208]
  43569c:	str	x0, [x1, #64]
  4356a0:	str	w23, [x1, #76]
  4356a4:	b	4340cc <ferror@plt+0x3238c>
  4356a8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4356ac:	add	x0, x0, #0x7a8
  4356b0:	bl	401cc0 <printf@plt>
  4356b4:	b	4352b4 <ferror@plt+0x33574>
  4356b8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4356bc:	add	x1, x1, #0x308
  4356c0:	mov	w2, #0x5                   	// #5
  4356c4:	mov	x0, #0x0                   	// #0
  4356c8:	bl	401c70 <dcgettext@plt>
  4356cc:	bl	401cc0 <printf@plt>
  4356d0:	ldp	x19, x20, [sp, #80]
  4356d4:	b	433cd8 <ferror@plt+0x31f98>
  4356d8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4356dc:	add	x0, x0, #0xf40
  4356e0:	bl	401cc0 <printf@plt>
  4356e4:	ldp	x19, x20, [sp, #80]
  4356e8:	b	433cd8 <ferror@plt+0x31f98>
  4356ec:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4356f0:	add	x0, x0, #0xf30
  4356f4:	bl	401cc0 <printf@plt>
  4356f8:	ldp	x19, x20, [sp, #80]
  4356fc:	b	433cd8 <ferror@plt+0x31f98>
  435700:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435704:	add	x0, x0, #0xf28
  435708:	bl	401cc0 <printf@plt>
  43570c:	ldp	x19, x20, [sp, #80]
  435710:	b	433cd8 <ferror@plt+0x31f98>
  435714:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435718:	add	x0, x0, #0x120
  43571c:	bl	401cc0 <printf@plt>
  435720:	ldp	x19, x20, [sp, #80]
  435724:	b	433cd8 <ferror@plt+0x31f98>
  435728:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43572c:	add	x1, x1, #0x1a0
  435730:	mov	w2, #0x5                   	// #5
  435734:	bl	401c70 <dcgettext@plt>
  435738:	bl	401cc0 <printf@plt>
  43573c:	ldp	x19, x20, [sp, #80]
  435740:	b	433cd8 <ferror@plt+0x31f98>
  435744:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435748:	add	x0, x0, #0xfc0
  43574c:	bl	401cc0 <printf@plt>
  435750:	ldp	x19, x20, [sp, #80]
  435754:	b	433cd8 <ferror@plt+0x31f98>
  435758:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43575c:	add	x0, x0, #0xfd8
  435760:	bl	401cc0 <printf@plt>
  435764:	ldp	x19, x20, [sp, #80]
  435768:	b	433cd8 <ferror@plt+0x31f98>
  43576c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435770:	add	x0, x0, #0xfc8
  435774:	bl	401cc0 <printf@plt>
  435778:	ldp	x19, x20, [sp, #80]
  43577c:	b	433cd8 <ferror@plt+0x31f98>
  435780:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435784:	add	x0, x0, #0xf68
  435788:	bl	401cc0 <printf@plt>
  43578c:	ldp	x19, x20, [sp, #80]
  435790:	b	433cd8 <ferror@plt+0x31f98>
  435794:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435798:	add	x0, x0, #0xf80
  43579c:	bl	401cc0 <printf@plt>
  4357a0:	ldp	x19, x20, [sp, #80]
  4357a4:	b	433cd8 <ferror@plt+0x31f98>
  4357a8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4357ac:	add	x0, x0, #0xf78
  4357b0:	bl	401cc0 <printf@plt>
  4357b4:	ldp	x19, x20, [sp, #80]
  4357b8:	b	433cd8 <ferror@plt+0x31f98>
  4357bc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4357c0:	add	x0, x0, #0xf00
  4357c4:	bl	401cc0 <printf@plt>
  4357c8:	ldp	x19, x20, [sp, #80]
  4357cc:	b	433cd8 <ferror@plt+0x31f98>
  4357d0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4357d4:	add	x0, x0, #0xef0
  4357d8:	bl	401cc0 <printf@plt>
  4357dc:	ldp	x19, x20, [sp, #80]
  4357e0:	b	433cd8 <ferror@plt+0x31f98>
  4357e4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4357e8:	add	x0, x0, #0xee0
  4357ec:	bl	401cc0 <printf@plt>
  4357f0:	ldp	x19, x20, [sp, #80]
  4357f4:	b	433cd8 <ferror@plt+0x31f98>
  4357f8:	ldr	x1, [sp, #352]
  4357fc:	add	x4, sp, #0x100
  435800:	add	x3, sp, #0xf8
  435804:	ldr	x2, [x1, #32]
  435808:	mov	x1, x22
  43580c:	add	x0, x2, x0
  435810:	mov	w2, #0x0                   	// #0
  435814:	bl	42fb50 <ferror@plt+0x2de10>
  435818:	mov	x20, x0
  43581c:	ldr	w1, [sp, #256]
  435820:	tbnz	w1, #0, 435e08 <ferror@plt+0x340c8>
  435824:	tbnz	w1, #1, 435e70 <ferror@plt+0x34130>
  435828:	mov	w2, #0x5                   	// #5
  43582c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435830:	mov	x0, #0x0                   	// #0
  435834:	add	x1, x1, #0x380
  435838:	bl	401c70 <dcgettext@plt>
  43583c:	mov	x1, x20
  435840:	bl	401cc0 <printf@plt>
  435844:	cmp	x19, #0x10
  435848:	b.eq	435888 <ferror@plt+0x33b48>  // b.none
  43584c:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  435850:	ldr	x0, [x0, #1736]
  435854:	cbnz	x0, 435864 <ferror@plt+0x33b24>
  435858:	b	435888 <ferror@plt+0x33b48>
  43585c:	ldr	x0, [x0, #40]
  435860:	cbz	x0, 435888 <ferror@plt+0x33b48>
  435864:	ldr	x1, [x0]
  435868:	cmp	x1, x20
  43586c:	b.ne	43585c <ferror@plt+0x33b1c>  // b.any
  435870:	ldr	x0, [x0, #8]
  435874:	bl	42e5b8 <ferror@plt+0x2c878>
  435878:	mov	x1, x0
  43587c:	adrp	x0, 450000 <warn@@Base+0x96c0>
  435880:	add	x0, x0, #0xc90
  435884:	bl	401cc0 <printf@plt>
  435888:	mov	w0, #0x5d                  	// #93
  43588c:	bl	401cf0 <putchar@plt>
  435890:	ldp	x19, x20, [sp, #80]
  435894:	b	433cd8 <ferror@plt+0x31f98>
  435898:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43589c:	add	x1, x1, #0x1b8
  4358a0:	mov	w2, #0x5                   	// #5
  4358a4:	mov	x0, #0x0                   	// #0
  4358a8:	bl	401c70 <dcgettext@plt>
  4358ac:	bl	401cc0 <printf@plt>
  4358b0:	ldp	x19, x20, [sp, #80]
  4358b4:	b	433cd8 <ferror@plt+0x31f98>
  4358b8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4358bc:	add	x1, x1, #0x1a8
  4358c0:	mov	w2, #0x5                   	// #5
  4358c4:	mov	x0, #0x0                   	// #0
  4358c8:	bl	401c70 <dcgettext@plt>
  4358cc:	bl	401cc0 <printf@plt>
  4358d0:	ldp	x19, x20, [sp, #80]
  4358d4:	b	433cd8 <ferror@plt+0x31f98>
  4358d8:	mov	x0, x24
  4358dc:	add	x2, sp, #0x100
  4358e0:	add	x1, sp, #0xf8
  4358e4:	bl	446dc0 <warn@@Base+0x480>
  4358e8:	ldp	x3, x4, [sp, #248]
  4358ec:	b	43416c <ferror@plt+0x3242c>
  4358f0:	add	x1, sp, #0xf8
  4358f4:	mov	x0, x28
  4358f8:	add	x2, sp, #0xe0
  4358fc:	bl	446dc0 <warn@@Base+0x480>
  435900:	cmp	x19, #0x14
  435904:	ldr	x1, [sp, #224]
  435908:	ldr	x0, [sp, #248]
  43590c:	b.ne	434404 <ferror@plt+0x326c4>  // b.any
  435910:	ldr	x2, [sp, #168]
  435914:	adds	x1, x2, x1
  435918:	b.cc	434404 <ferror@plt+0x326c4>  // b.lo, b.ul, b.last
  43591c:	add	x0, x0, #0x1
  435920:	str	x0, [sp, #248]
  435924:	b	434404 <ferror@plt+0x326c4>
  435928:	mov	x0, x28
  43592c:	add	x2, sp, #0xf0
  435930:	add	x1, sp, #0xe8
  435934:	bl	446dc0 <warn@@Base+0x480>
  435938:	b	434158 <ferror@plt+0x32418>
  43593c:	mov	x0, x28
  435940:	add	x1, sp, #0xf8
  435944:	add	x2, sp, #0xe0
  435948:	bl	446dc0 <warn@@Base+0x480>
  43594c:	ldr	x1, [sp, #224]
  435950:	ldr	x0, [sp, #248]
  435954:	b	4342d4 <ferror@plt+0x32594>
  435958:	mov	x6, x1
  43595c:	mov	x0, x2
  435960:	stp	x3, x4, [sp, #232]
  435964:	stp	x1, x2, [sp, #248]
  435968:	mov	x1, x3
  43596c:	mov	x2, x4
  435970:	mov	x3, x6
  435974:	mov	x4, x0
  435978:	b	434188 <ferror@plt+0x32448>
  43597c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435980:	add	x1, x1, #0x50
  435984:	mov	w2, #0x5                   	// #5
  435988:	mov	x0, #0x0                   	// #0
  43598c:	bl	401c70 <dcgettext@plt>
  435990:	bl	401cc0 <printf@plt>
  435994:	ldp	x19, x20, [sp, #80]
  435998:	b	433cd8 <ferror@plt+0x31f98>
  43599c:	mov	w2, #0x5                   	// #5
  4359a0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4359a4:	mov	x0, #0x0                   	// #0
  4359a8:	add	x1, x1, #0xaa0
  4359ac:	bl	401c70 <dcgettext@plt>
  4359b0:	mov	x19, x0
  4359b4:	ldr	x1, [sp, #224]
  4359b8:	mov	w2, #0x0                   	// #0
  4359bc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4359c0:	add	x0, x0, #0x238
  4359c4:	bl	42c470 <ferror@plt+0x2a730>
  4359c8:	mov	x1, x0
  4359cc:	mov	x0, x19
  4359d0:	bl	401cc0 <printf@plt>
  4359d4:	ldp	x19, x20, [sp, #80]
  4359d8:	b	433cd8 <ferror@plt+0x31f98>
  4359dc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4359e0:	add	x1, x1, #0xa30
  4359e4:	mov	w2, #0x5                   	// #5
  4359e8:	mov	x0, #0x0                   	// #0
  4359ec:	bl	401c70 <dcgettext@plt>
  4359f0:	bl	401cc0 <printf@plt>
  4359f4:	ldp	x19, x20, [sp, #80]
  4359f8:	b	433cd8 <ferror@plt+0x31f98>
  4359fc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435a00:	add	x1, x1, #0xa50
  435a04:	mov	w2, #0x5                   	// #5
  435a08:	mov	x0, #0x0                   	// #0
  435a0c:	bl	401c70 <dcgettext@plt>
  435a10:	bl	401cc0 <printf@plt>
  435a14:	ldp	x19, x20, [sp, #80]
  435a18:	b	433cd8 <ferror@plt+0x31f98>
  435a1c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435a20:	add	x0, x0, #0x0
  435a24:	bl	401cc0 <printf@plt>
  435a28:	ldp	x19, x20, [sp, #80]
  435a2c:	b	433cd8 <ferror@plt+0x31f98>
  435a30:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435a34:	add	x0, x0, #0x300
  435a38:	bl	401cc0 <printf@plt>
  435a3c:	ldr	w2, [sp, #320]
  435a40:	mov	w1, w20
  435a44:	ldr	w3, [sp, #328]
  435a48:	mov	x0, x25
  435a4c:	ldr	x5, [sp, #168]
  435a50:	ldr	x4, [sp, #224]
  435a54:	ldr	x6, [sp, #352]
  435a58:	bl	4301e0 <ferror@plt+0x2e4a0>
  435a5c:	mov	w0, #0x29                  	// #41
  435a60:	bl	401cf0 <putchar@plt>
  435a64:	ldp	x19, x20, [sp, #80]
  435a68:	b	433cd8 <ferror@plt+0x31f98>
  435a6c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435a70:	add	x0, x0, #0x28
  435a74:	bl	401cc0 <printf@plt>
  435a78:	ldp	x19, x20, [sp, #80]
  435a7c:	b	433cd8 <ferror@plt+0x31f98>
  435a80:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435a84:	add	x0, x0, #0x1c8
  435a88:	bl	401cc0 <printf@plt>
  435a8c:	ldp	x19, x20, [sp, #80]
  435a90:	b	433cd8 <ferror@plt+0x31f98>
  435a94:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435a98:	add	x1, x1, #0x6c8
  435a9c:	mov	w2, #0x5                   	// #5
  435aa0:	mov	x0, #0x0                   	// #0
  435aa4:	bl	401c70 <dcgettext@plt>
  435aa8:	bl	446368 <error@@Base>
  435aac:	b	434bcc <ferror@plt+0x32e8c>
  435ab0:	cmp	w0, #0x86
  435ab4:	b.hi	4346a4 <ferror@plt+0x32964>  // b.pmore
  435ab8:	adrp	x1, 484000 <warn@@Base+0x3d6c0>
  435abc:	add	x1, x1, #0x550
  435ac0:	ldrh	w1, [x1, w0, uxtw #1]
  435ac4:	adr	x2, 435ad0 <ferror@plt+0x33d90>
  435ac8:	add	x1, x2, w1, sxth #2
  435acc:	br	x1
  435ad0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435ad4:	add	x1, x1, #0x938
  435ad8:	mov	w2, #0x5                   	// #5
  435adc:	mov	x0, #0x0                   	// #0
  435ae0:	bl	401c70 <dcgettext@plt>
  435ae4:	bl	446940 <warn@@Base>
  435ae8:	b	4339b8 <ferror@plt+0x31c78>
  435aec:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435af0:	add	x1, x1, #0x148
  435af4:	mov	w2, #0x5                   	// #5
  435af8:	mov	x0, #0x0                   	// #0
  435afc:	bl	401c70 <dcgettext@plt>
  435b00:	bl	401cc0 <printf@plt>
  435b04:	ldp	x19, x20, [sp, #80]
  435b08:	b	433cd8 <ferror@plt+0x31f98>
  435b0c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435b10:	add	x1, x1, #0x190
  435b14:	mov	w2, #0x5                   	// #5
  435b18:	mov	x0, #0x0                   	// #0
  435b1c:	bl	401c70 <dcgettext@plt>
  435b20:	bl	401cc0 <printf@plt>
  435b24:	ldp	x19, x20, [sp, #80]
  435b28:	b	433cd8 <ferror@plt+0x31f98>
  435b2c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435b30:	add	x1, x1, #0xd48
  435b34:	mov	w2, #0x5                   	// #5
  435b38:	mov	x0, #0x0                   	// #0
  435b3c:	bl	401c70 <dcgettext@plt>
  435b40:	bl	401cc0 <printf@plt>
  435b44:	ldp	x19, x20, [sp, #80]
  435b48:	b	433cd8 <ferror@plt+0x31f98>
  435b4c:	adrp	x24, 47b000 <warn@@Base+0x346c0>
  435b50:	add	x24, x24, #0xca8
  435b54:	b	434e30 <ferror@plt+0x330f0>
  435b58:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435b5c:	add	x1, x1, #0x160
  435b60:	mov	w2, #0x5                   	// #5
  435b64:	mov	x0, #0x0                   	// #0
  435b68:	bl	401c70 <dcgettext@plt>
  435b6c:	bl	401cc0 <printf@plt>
  435b70:	ldp	x19, x20, [sp, #80]
  435b74:	b	433cd8 <ferror@plt+0x31f98>
  435b78:	ldr	w5, [sp, #328]
  435b7c:	mov	x3, x20
  435b80:	ldr	x0, [sp, #184]
  435b84:	mov	x2, x22
  435b88:	ldr	x4, [sp, #320]
  435b8c:	add	x1, x0, x1
  435b90:	add	x6, sp, #0x100
  435b94:	mov	w7, #0x0                   	// #0
  435b98:	str	wzr, [sp, #256]
  435b9c:	bl	433270 <ferror@plt+0x31530>
  435ba0:	ldr	w2, [sp, #180]
  435ba4:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  435ba8:	add	x0, x0, #0x6a8
  435bac:	ldr	w1, [sp, #256]
  435bb0:	add	x0, x0, #0x600
  435bb4:	ldp	x19, x20, [sp, #80]
  435bb8:	str	w1, [x0, w2, sxtw #2]
  435bbc:	b	433cd8 <ferror@plt+0x31f98>
  435bc0:	mov	x0, #0x18                  	// #24
  435bc4:	bl	44a820 <warn@@Base+0x3ee0>
  435bc8:	ldr	x2, [x24, #1528]
  435bcc:	sub	x1, x28, #0x8
  435bd0:	mov	w3, #0x2                   	// #2
  435bd4:	ldp	x19, x20, [sp, #80]
  435bd8:	str	w3, [x0]
  435bdc:	stp	x1, x2, [x0, #8]
  435be0:	str	x0, [x24, #1528]
  435be4:	b	433cd8 <ferror@plt+0x31f98>
  435be8:	add	w1, w2, #0x400
  435bec:	add	w19, w2, #0x400
  435bf0:	lsl	x1, x1, #3
  435bf4:	bl	44a8a8 <warn@@Base+0x3f68>
  435bf8:	ldr	x2, [sp, #336]
  435bfc:	ldr	x1, [sp, #336]
  435c00:	ldr	w1, [x1, #96]
  435c04:	str	x0, [x2, #88]
  435c08:	str	w19, [x2, #100]
  435c0c:	b	4354b4 <ferror@plt+0x33774>
  435c10:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435c14:	add	x1, x1, #0xfa8
  435c18:	mov	w2, #0x5                   	// #5
  435c1c:	mov	x0, #0x0                   	// #0
  435c20:	bl	401c70 <dcgettext@plt>
  435c24:	bl	401cc0 <printf@plt>
  435c28:	ldp	x19, x20, [sp, #80]
  435c2c:	b	433cd8 <ferror@plt+0x31f98>
  435c30:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435c34:	add	x0, x0, #0xb0
  435c38:	bl	401cc0 <printf@plt>
  435c3c:	ldp	x19, x20, [sp, #80]
  435c40:	b	433cd8 <ferror@plt+0x31f98>
  435c44:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435c48:	add	x0, x0, #0x70
  435c4c:	bl	401cc0 <printf@plt>
  435c50:	ldp	x19, x20, [sp, #80]
  435c54:	b	433cd8 <ferror@plt+0x31f98>
  435c58:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  435c5c:	add	x0, x0, #0x90
  435c60:	bl	401cc0 <printf@plt>
  435c64:	ldp	x19, x20, [sp, #80]
  435c68:	b	433cd8 <ferror@plt+0x31f98>
  435c6c:	ldr	x0, [sp, #224]
  435c70:	mov	w3, #0x0                   	// #0
  435c74:	ldr	x2, [sp, #320]
  435c78:	ldr	x1, [sp, #360]
  435c7c:	bl	42c560 <ferror@plt+0x2a820>
  435c80:	mov	x23, x0
  435c84:	mov	x0, #0x18                  	// #24
  435c88:	bl	44a820 <warn@@Base+0x3ee0>
  435c8c:	ldr	x1, [x24, #1528]
  435c90:	str	x0, [x24, #1528]
  435c94:	str	wzr, [x0]
  435c98:	stp	x23, x1, [x0, #8]
  435c9c:	b	4339b8 <ferror@plt+0x31c78>
  435ca0:	ldr	x0, [sp, #224]
  435ca4:	bl	42e3f8 <ferror@plt+0x2c6b8>
  435ca8:	b	435c80 <ferror@plt+0x33f40>
  435cac:	mov	x0, #0x18                  	// #24
  435cb0:	bl	44a820 <warn@@Base+0x3ee0>
  435cb4:	ldr	x1, [x24, #1528]
  435cb8:	str	x0, [x24, #1528]
  435cbc:	str	wzr, [x0]
  435cc0:	str	x27, [x0, #8]
  435cc4:	str	x1, [x0, #16]
  435cc8:	b	4339b8 <ferror@plt+0x31c78>
  435ccc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435cd0:	add	x1, x1, #0x9c0
  435cd4:	mov	w2, #0x5                   	// #5
  435cd8:	mov	x0, #0x0                   	// #0
  435cdc:	bl	401c70 <dcgettext@plt>
  435ce0:	bl	446940 <warn@@Base>
  435ce4:	ldp	x19, x20, [sp, #80]
  435ce8:	b	433cd8 <ferror@plt+0x31f98>
  435cec:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435cf0:	add	x1, x1, #0xa08
  435cf4:	mov	w2, #0x5                   	// #5
  435cf8:	mov	x0, #0x0                   	// #0
  435cfc:	bl	401c70 <dcgettext@plt>
  435d00:	mov	x20, x0
  435d04:	mov	x0, x19
  435d08:	bl	42e6e8 <ferror@plt+0x2c9a8>
  435d0c:	mov	x19, x0
  435d10:	mov	x0, #0x1b                  	// #27
  435d14:	bl	42e648 <ferror@plt+0x2c908>
  435d18:	mov	x2, x0
  435d1c:	mov	x1, x19
  435d20:	mov	x0, x20
  435d24:	bl	446940 <warn@@Base>
  435d28:	ldp	x19, x20, [sp, #80]
  435d2c:	b	433cd8 <ferror@plt+0x31f98>
  435d30:	mov	x0, #0x18                  	// #24
  435d34:	bl	44a820 <warn@@Base+0x3ee0>
  435d38:	ldr	x1, [x24, #1528]
  435d3c:	mov	w2, #0x1                   	// #1
  435d40:	ldp	x19, x20, [sp, #80]
  435d44:	str	w2, [x0]
  435d48:	stp	x27, x1, [x0, #8]
  435d4c:	str	x0, [x24, #1528]
  435d50:	b	433cd8 <ferror@plt+0x31f98>
  435d54:	ldr	x0, [sp, #224]
  435d58:	bl	42e4d8 <ferror@plt+0x2c798>
  435d5c:	mov	x19, x0
  435d60:	mov	x0, #0x18                  	// #24
  435d64:	bl	44a820 <warn@@Base+0x3ee0>
  435d68:	ldr	x1, [x24, #1528]
  435d6c:	str	w23, [x0]
  435d70:	stp	x19, x1, [x0, #8]
  435d74:	ldp	x19, x20, [sp, #80]
  435d78:	str	x0, [x24, #1528]
  435d7c:	b	433cd8 <ferror@plt+0x31f98>
  435d80:	mov	w2, #0x5                   	// #5
  435d84:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435d88:	mov	x0, #0x0                   	// #0
  435d8c:	add	x1, x1, #0x8f8
  435d90:	stp	x5, x4, [sp, #208]
  435d94:	bl	401c70 <dcgettext@plt>
  435d98:	mov	w2, #0x0                   	// #0
  435d9c:	ldr	x5, [sp, #208]
  435da0:	ldr	x3, [x25, #4160]
  435da4:	mov	x1, x5
  435da8:	mov	x25, x0
  435dac:	mov	x0, x24
  435db0:	str	x3, [sp, #200]
  435db4:	bl	42c470 <ferror@plt+0x2a730>
  435db8:	mov	x2, x0
  435dbc:	ldr	x3, [sp, #200]
  435dc0:	mov	x0, x25
  435dc4:	mov	x1, x3
  435dc8:	bl	446940 <warn@@Base>
  435dcc:	adrp	x3, 47e000 <warn@@Base+0x376c0>
  435dd0:	add	x3, x3, #0x678
  435dd4:	ldr	x4, [sp, #216]
  435dd8:	b	434f58 <ferror@plt+0x33218>
  435ddc:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  435de0:	add	x0, x0, #0xc38
  435de4:	bl	401b70 <puts@plt>
  435de8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435dec:	add	x1, x1, #0x208
  435df0:	mov	w2, #0x5                   	// #5
  435df4:	mov	x0, #0x0                   	// #0
  435df8:	bl	401c70 <dcgettext@plt>
  435dfc:	bl	446940 <warn@@Base>
  435e00:	ldp	x19, x20, [sp, #80]
  435e04:	b	433cd8 <ferror@plt+0x31f98>
  435e08:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435e0c:	add	x1, x1, #0x6c8
  435e10:	mov	w2, #0x5                   	// #5
  435e14:	mov	x0, #0x0                   	// #0
  435e18:	bl	401c70 <dcgettext@plt>
  435e1c:	bl	446368 <error@@Base>
  435e20:	b	435828 <ferror@plt+0x33ae8>
  435e24:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435e28:	add	x1, x1, #0xe8
  435e2c:	mov	w2, #0x5                   	// #5
  435e30:	mov	x0, #0x0                   	// #0
  435e34:	bl	401c70 <dcgettext@plt>
  435e38:	bl	401cc0 <printf@plt>
  435e3c:	ldp	x19, x20, [sp, #80]
  435e40:	b	433cd8 <ferror@plt+0x31f98>
  435e44:	sub	x0, x0, #0x40
  435e48:	cmp	x0, #0xbf
  435e4c:	b.hi	435e24 <ferror@plt+0x340e4>  // b.pmore
  435e50:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  435e54:	add	x1, x1, #0xd8
  435e58:	mov	w2, #0x5                   	// #5
  435e5c:	mov	x0, #0x0                   	// #0
  435e60:	bl	401c70 <dcgettext@plt>
  435e64:	bl	401cc0 <printf@plt>
  435e68:	ldp	x19, x20, [sp, #80]
  435e6c:	b	433cd8 <ferror@plt+0x31f98>
  435e70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  435e74:	add	x1, x1, #0x6e0
  435e78:	mov	w2, #0x5                   	// #5
  435e7c:	mov	x0, #0x0                   	// #0
  435e80:	bl	401c70 <dcgettext@plt>
  435e84:	bl	446368 <error@@Base>
  435e88:	b	435828 <ferror@plt+0x33ae8>
  435e8c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  435e90:	mov	w2, #0x5                   	// #5
  435e94:	add	x1, x1, #0x8d8
  435e98:	str	x4, [sp, #200]
  435e9c:	bl	401c70 <dcgettext@plt>
  435ea0:	mov	x3, x0
  435ea4:	ldr	x4, [sp, #200]
  435ea8:	b	434f58 <ferror@plt+0x33218>
  435eac:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435eb0:	add	x0, x0, #0xea0
  435eb4:	bl	401cc0 <printf@plt>
  435eb8:	ldp	x19, x20, [sp, #80]
  435ebc:	b	433cd8 <ferror@plt+0x31f98>
  435ec0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435ec4:	add	x0, x0, #0xe88
  435ec8:	bl	401cc0 <printf@plt>
  435ecc:	ldp	x19, x20, [sp, #80]
  435ed0:	b	433cd8 <ferror@plt+0x31f98>
  435ed4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435ed8:	add	x0, x0, #0xe70
  435edc:	bl	401cc0 <printf@plt>
  435ee0:	ldp	x19, x20, [sp, #80]
  435ee4:	b	433cd8 <ferror@plt+0x31f98>
  435ee8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435eec:	add	x0, x0, #0xe58
  435ef0:	bl	401cc0 <printf@plt>
  435ef4:	ldp	x19, x20, [sp, #80]
  435ef8:	b	433cd8 <ferror@plt+0x31f98>
  435efc:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f00:	add	x0, x0, #0xe48
  435f04:	bl	401cc0 <printf@plt>
  435f08:	ldp	x19, x20, [sp, #80]
  435f0c:	b	433cd8 <ferror@plt+0x31f98>
  435f10:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f14:	add	x0, x0, #0xe30
  435f18:	bl	401cc0 <printf@plt>
  435f1c:	ldp	x19, x20, [sp, #80]
  435f20:	b	433cd8 <ferror@plt+0x31f98>
  435f24:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f28:	add	x0, x0, #0xe20
  435f2c:	bl	401cc0 <printf@plt>
  435f30:	ldp	x19, x20, [sp, #80]
  435f34:	b	433cd8 <ferror@plt+0x31f98>
  435f38:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f3c:	add	x0, x0, #0xe18
  435f40:	bl	401cc0 <printf@plt>
  435f44:	ldp	x19, x20, [sp, #80]
  435f48:	b	433cd8 <ferror@plt+0x31f98>
  435f4c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f50:	add	x0, x0, #0xe10
  435f54:	bl	401cc0 <printf@plt>
  435f58:	ldp	x19, x20, [sp, #80]
  435f5c:	b	433cd8 <ferror@plt+0x31f98>
  435f60:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f64:	add	x0, x0, #0xdf8
  435f68:	bl	401cc0 <printf@plt>
  435f6c:	ldp	x19, x20, [sp, #80]
  435f70:	b	433cd8 <ferror@plt+0x31f98>
  435f74:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f78:	add	x0, x0, #0xd80
  435f7c:	bl	401cc0 <printf@plt>
  435f80:	ldp	x19, x20, [sp, #80]
  435f84:	b	433cd8 <ferror@plt+0x31f98>
  435f88:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435f8c:	add	x0, x0, #0xde0
  435f90:	bl	401cc0 <printf@plt>
  435f94:	ldp	x19, x20, [sp, #80]
  435f98:	b	433cd8 <ferror@plt+0x31f98>
  435f9c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435fa0:	add	x0, x0, #0xdd0
  435fa4:	bl	401cc0 <printf@plt>
  435fa8:	ldp	x19, x20, [sp, #80]
  435fac:	b	433cd8 <ferror@plt+0x31f98>
  435fb0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435fb4:	add	x0, x0, #0xdc0
  435fb8:	bl	401cc0 <printf@plt>
  435fbc:	ldp	x19, x20, [sp, #80]
  435fc0:	b	433cd8 <ferror@plt+0x31f98>
  435fc4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435fc8:	add	x0, x0, #0xda8
  435fcc:	bl	401cc0 <printf@plt>
  435fd0:	ldp	x19, x20, [sp, #80]
  435fd4:	b	433cd8 <ferror@plt+0x31f98>
  435fd8:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435fdc:	add	x0, x0, #0xd90
  435fe0:	bl	401cc0 <printf@plt>
  435fe4:	ldp	x19, x20, [sp, #80]
  435fe8:	b	433cd8 <ferror@plt+0x31f98>
  435fec:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  435ff0:	add	x0, x0, #0xd68
  435ff4:	bl	401cc0 <printf@plt>
  435ff8:	ldp	x19, x20, [sp, #80]
  435ffc:	b	433cd8 <ferror@plt+0x31f98>
  436000:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436004:	add	x0, x0, #0xd58
  436008:	bl	401cc0 <printf@plt>
  43600c:	ldp	x19, x20, [sp, #80]
  436010:	b	433cd8 <ferror@plt+0x31f98>
  436014:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436018:	add	x0, x0, #0xd48
  43601c:	bl	401cc0 <printf@plt>
  436020:	ldp	x19, x20, [sp, #80]
  436024:	b	433cd8 <ferror@plt+0x31f98>
  436028:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43602c:	add	x0, x0, #0xd38
  436030:	bl	401cc0 <printf@plt>
  436034:	ldp	x19, x20, [sp, #80]
  436038:	b	433cd8 <ferror@plt+0x31f98>
  43603c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436040:	add	x0, x0, #0xd28
  436044:	bl	401cc0 <printf@plt>
  436048:	ldp	x19, x20, [sp, #80]
  43604c:	b	433cd8 <ferror@plt+0x31f98>
  436050:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436054:	add	x0, x0, #0xd20
  436058:	bl	401cc0 <printf@plt>
  43605c:	ldp	x19, x20, [sp, #80]
  436060:	b	433cd8 <ferror@plt+0x31f98>
  436064:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436068:	add	x0, x0, #0xd10
  43606c:	bl	401cc0 <printf@plt>
  436070:	ldp	x19, x20, [sp, #80]
  436074:	b	433cd8 <ferror@plt+0x31f98>
  436078:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  43607c:	add	x0, x0, #0xd00
  436080:	bl	401cc0 <printf@plt>
  436084:	ldp	x19, x20, [sp, #80]
  436088:	b	433cd8 <ferror@plt+0x31f98>
  43608c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436090:	add	x0, x0, #0xce8
  436094:	bl	401cc0 <printf@plt>
  436098:	ldp	x19, x20, [sp, #80]
  43609c:	b	433cd8 <ferror@plt+0x31f98>
  4360a0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4360a4:	add	x0, x0, #0xce0
  4360a8:	bl	401cc0 <printf@plt>
  4360ac:	ldp	x19, x20, [sp, #80]
  4360b0:	b	433cd8 <ferror@plt+0x31f98>
  4360b4:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4360b8:	mov	w2, #0x5                   	// #5
  4360bc:	add	x1, x1, #0x808
  4360c0:	mov	x0, #0x0                   	// #0
  4360c4:	bl	401c70 <dcgettext@plt>
  4360c8:	mov	x24, x0
  4360cc:	b	434e30 <ferror@plt+0x330f0>
  4360d0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4360d4:	mov	w2, #0x5                   	// #5
  4360d8:	add	x1, x1, #0x820
  4360dc:	mov	x0, #0x0                   	// #0
  4360e0:	bl	401c70 <dcgettext@plt>
  4360e4:	mov	x24, x0
  4360e8:	b	434e30 <ferror@plt+0x330f0>
  4360ec:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4360f0:	add	x0, x0, #0xac8
  4360f4:	bl	401cc0 <printf@plt>
  4360f8:	ldp	x19, x20, [sp, #80]
  4360fc:	b	433cd8 <ferror@plt+0x31f98>
  436100:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  436104:	add	x0, x0, #0xc98
  436108:	bl	401cc0 <printf@plt>
  43610c:	ldp	x19, x20, [sp, #80]
  436110:	b	433cd8 <ferror@plt+0x31f98>
  436114:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  436118:	add	x1, x1, #0xed0
  43611c:	mov	w2, #0x5                   	// #5
  436120:	mov	x0, #0x0                   	// #0
  436124:	bl	401c70 <dcgettext@plt>
  436128:	bl	401cc0 <printf@plt>
  43612c:	ldp	x19, x20, [sp, #80]
  436130:	b	433cd8 <ferror@plt+0x31f98>
  436134:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  436138:	add	x0, x0, #0x2d8
  43613c:	bl	401cc0 <printf@plt>
  436140:	ldp	x19, x20, [sp, #80]
  436144:	b	433cd8 <ferror@plt+0x31f98>
  436148:	sub	x0, x0, #0x8, lsl #12
  43614c:	mov	x1, #0x7fff                	// #32767
  436150:	cmp	x0, x1
  436154:	b.hi	436198 <ferror@plt+0x34458>  // b.pmore
  436158:	mov	w2, #0x5                   	// #5
  43615c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  436160:	mov	x0, #0x0                   	// #0
  436164:	add	x1, x1, #0xcb0
  436168:	bl	401c70 <dcgettext@plt>
  43616c:	mov	x19, x0
  436170:	ldr	x1, [sp, #224]
  436174:	mov	w2, #0x0                   	// #0
  436178:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  43617c:	add	x0, x0, #0x238
  436180:	bl	42c470 <ferror@plt+0x2a730>
  436184:	mov	x1, x0
  436188:	mov	x0, x19
  43618c:	bl	401cc0 <printf@plt>
  436190:	ldp	x19, x20, [sp, #80]
  436194:	b	433cd8 <ferror@plt+0x31f98>
  436198:	mov	w2, #0x5                   	// #5
  43619c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4361a0:	mov	x0, #0x0                   	// #0
  4361a4:	add	x1, x1, #0xcd0
  4361a8:	bl	401c70 <dcgettext@plt>
  4361ac:	mov	x19, x0
  4361b0:	ldr	x1, [sp, #224]
  4361b4:	mov	w2, #0x0                   	// #0
  4361b8:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4361bc:	add	x0, x0, #0x238
  4361c0:	bl	42c470 <ferror@plt+0x2a730>
  4361c4:	mov	x1, x0
  4361c8:	mov	x0, x19
  4361cc:	bl	401cc0 <printf@plt>
  4361d0:	ldp	x19, x20, [sp, #80]
  4361d4:	b	433cd8 <ferror@plt+0x31f98>
  4361d8:	ldp	x19, x20, [sp, #80]
  4361dc:	b	433cd8 <ferror@plt+0x31f98>
  4361e0:	ldp	x19, x20, [sp, #80]
  4361e4:	b	433cd8 <ferror@plt+0x31f98>
  4361e8:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  4361ec:	add	x3, x3, #0x998
  4361f0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4361f4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4361f8:	add	x3, x3, #0xa50
  4361fc:	add	x1, x1, #0x980
  436200:	add	x0, x0, #0x998
  436204:	mov	w2, #0x9aa                 	// #2474
  436208:	bl	401cd0 <__assert_fail@plt>
  43620c:	ldp	x19, x20, [sp, #80]
  436210:	b	433cd8 <ferror@plt+0x31f98>
  436214:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  436218:	add	x3, x3, #0x998
  43621c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  436220:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  436224:	add	x3, x3, #0xa70
  436228:	add	x1, x1, #0x980
  43622c:	add	x0, x0, #0x250
  436230:	mov	w2, #0x825                 	// #2085
  436234:	bl	401cd0 <__assert_fail@plt>
  436238:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  43623c:	add	x3, x3, #0x998
  436240:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  436244:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  436248:	add	x3, x3, #0xa70
  43624c:	add	x1, x1, #0x980
  436250:	add	x0, x0, #0x250
  436254:	mov	w2, #0x81f                 	// #2079
  436258:	bl	401cd0 <__assert_fail@plt>
  43625c:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  436260:	add	x3, x3, #0x998
  436264:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  436268:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  43626c:	add	x3, x3, #0xa70
  436270:	add	x1, x1, #0x980
  436274:	add	x0, x0, #0x250
  436278:	mov	w2, #0x817                 	// #2071
  43627c:	bl	401cd0 <__assert_fail@plt>
  436280:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  436284:	add	x3, x3, #0x998
  436288:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  43628c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  436290:	add	x3, x3, #0xa70
  436294:	add	x1, x1, #0x980
  436298:	add	x0, x0, #0x238
  43629c:	mov	w2, #0x811                 	// #2065
  4362a0:	bl	401cd0 <__assert_fail@plt>
  4362a4:	nop
  4362a8:	sub	sp, sp, #0x1b0
  4362ac:	stp	x29, x30, [sp, #64]
  4362b0:	add	x29, sp, #0x40
  4362b4:	stp	x19, x20, [sp, #80]
  4362b8:	mov	w19, w2
  4362bc:	mov	x20, x1
  4362c0:	ldr	x2, [x0, #32]
  4362c4:	stp	x0, x2, [sp, #208]
  4362c8:	ldr	x0, [x0, #48]
  4362cc:	stp	x21, x22, [sp, #96]
  4362d0:	stp	x27, x28, [sp, #144]
  4362d4:	add	x28, x2, x0
  4362d8:	str	w4, [sp, #188]
  4362dc:	str	w3, [sp, #228]
  4362e0:	cbnz	w3, 4363cc <ferror@plt+0x3468c>
  4362e4:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4362e8:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4362ec:	ldr	w0, [x0, #596]
  4362f0:	ldr	w1, [x1, #632]
  4362f4:	orr	w0, w0, w1
  4362f8:	cbz	w0, 436804 <ferror@plt+0x34ac4>
  4362fc:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  436300:	add	x0, x0, #0x6a8
  436304:	ldr	w1, [sp, #188]
  436308:	str	x0, [sp, #192]
  43630c:	ldr	w0, [x0, #1512]
  436310:	orr	w0, w1, w0
  436314:	cbnz	w0, 436804 <ferror@plt+0x34ac4>
  436318:	stp	x23, x24, [sp, #112]
  43631c:	mov	w27, #0x0                   	// #0
  436320:	ldr	x23, [sp, #216]
  436324:	cmp	x23, x28
  436328:	mov	x24, x23
  43632c:	b.cs	437770 <ferror@plt+0x35a30>  // b.hs, b.nlast
  436330:	mov	x22, #0xffffffffffff0010    	// #-65520
  436334:	mov	x21, #0xffffffff            	// #4294967295
  436338:	movk	x22, #0x0, lsl #16
  43633c:	stp	x25, x26, [sp, #128]
  436340:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436344:	nop
  436348:	add	x25, x24, #0x4
  43634c:	cmp	x25, x28
  436350:	b.cc	436c88 <ferror@plt+0x34f48>  // b.lo, b.ul, b.last
  436354:	sub	x1, x28, x24
  436358:	sub	w0, w1, #0x1
  43635c:	cmp	w0, #0x7
  436360:	b.ls	436c8c <ferror@plt+0x34f4c>  // b.plast
  436364:	mov	x25, #0x0                   	// #0
  436368:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43636c:	add	x1, x1, #0x418
  436370:	mov	w2, #0x5                   	// #5
  436374:	mov	x0, #0x0                   	// #0
  436378:	bl	401c70 <dcgettext@plt>
  43637c:	mov	x1, x25
  436380:	mov	x19, x0
  436384:	mov	w2, #0x0                   	// #0
  436388:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  43638c:	add	x0, x0, #0x238
  436390:	bl	42c470 <ferror@plt+0x2a730>
  436394:	ldr	x2, [sp, #208]
  436398:	mov	x1, x0
  43639c:	mov	x0, x19
  4363a0:	ldr	x2, [x2, #16]
  4363a4:	bl	446940 <warn@@Base>
  4363a8:	mov	w0, #0x0                   	// #0
  4363ac:	ldp	x29, x30, [sp, #64]
  4363b0:	ldp	x19, x20, [sp, #80]
  4363b4:	ldp	x21, x22, [sp, #96]
  4363b8:	ldp	x23, x24, [sp, #112]
  4363bc:	ldp	x25, x26, [sp, #128]
  4363c0:	ldp	x27, x28, [sp, #144]
  4363c4:	add	sp, sp, #0x1b0
  4363c8:	ret
  4363cc:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4363d0:	add	x0, x0, #0x6a8
  4363d4:	ldr	w2, [sp, #188]
  4363d8:	str	x0, [sp, #192]
  4363dc:	ldr	w0, [x0, #1512]
  4363e0:	orr	w0, w2, w0
  4363e4:	cbz	w0, 436318 <ferror@plt+0x345d8>
  4363e8:	mov	w0, w19
  4363ec:	bl	42e070 <ferror@plt+0x2c330>
  4363f0:	mov	w21, w19
  4363f4:	ubfiz	x0, x19, #3, #32
  4363f8:	sub	x0, x0, x21
  4363fc:	adrp	x19, 4a2000 <warn@@Base+0x5b6c0>
  436400:	add	x19, x19, #0x120
  436404:	add	x0, x19, x0, lsl #4
  436408:	ldr	x0, [x0, #32]
  43640c:	cbz	x0, 436d44 <ferror@plt+0x35004>
  436410:	ldr	x0, [sp, #216]
  436414:	str	wzr, [sp, #324]
  436418:	cmp	x0, x28
  43641c:	b.cs	4376f8 <ferror@plt+0x359b8>  // b.hs, b.nlast
  436420:	stp	x23, x24, [sp, #112]
  436424:	stp	x25, x26, [sp, #128]
  436428:	lsl	x0, x21, #3
  43642c:	sub	x0, x0, x21
  436430:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436434:	ldr	x27, [sp, #216]
  436438:	add	x1, x1, #0x298
  43643c:	add	x0, x19, x0, lsl #4
  436440:	str	wzr, [sp, #224]
  436444:	str	x1, [sp, #232]
  436448:	str	x0, [sp, #272]
  43644c:	stp	xzr, xzr, [sp, #352]
  436450:	add	x20, x27, #0x4
  436454:	cmp	x20, x28
  436458:	b.cc	436958 <ferror@plt+0x34c18>  // b.lo, b.ul, b.last
  43645c:	sub	x1, x28, x27
  436460:	sub	w0, w1, #0x1
  436464:	cmp	w0, #0x7
  436468:	b.ls	43695c <ferror@plt+0x34c1c>  // b.plast
  43646c:	mov	x0, #0x4                   	// #4
  436470:	mov	x21, x0
  436474:	mov	w26, w0
  436478:	str	x0, [sp, #176]
  43647c:	add	x3, x20, #0x2
  436480:	cmp	x28, x3
  436484:	b.ls	4369d0 <ferror@plt+0x34c90>  // b.plast
  436488:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43648c:	add	x4, x4, #0x2a0
  436490:	mov	w1, #0x2                   	// #2
  436494:	mov	x23, #0x0                   	// #0
  436498:	ldr	x2, [x4]
  43649c:	mov	x0, x20
  4364a0:	str	x3, [sp, #200]
  4364a4:	blr	x2
  4364a8:	and	w0, w0, #0xffff
  4364ac:	ldr	x3, [sp, #200]
  4364b0:	str	w0, [sp, #168]
  4364b4:	ldr	x0, [sp, #216]
  4364b8:	sub	x25, x27, x0
  4364bc:	ldr	w0, [sp, #188]
  4364c0:	cbz	w0, 436944 <ferror@plt+0x34c04>
  4364c4:	ldr	x1, [sp, #192]
  4364c8:	mov	x2, #0x2                   	// #2
  4364cc:	ldr	w0, [x1, #2576]
  4364d0:	ldr	x22, [x1, #2568]
  4364d4:	cbz	w0, 4368ec <ferror@plt+0x34bac>
  4364d8:	sub	w0, w0, #0x1
  4364dc:	add	x0, x0, #0x1
  4364e0:	add	x0, x0, x0, lsl #4
  4364e4:	add	x0, x22, x0, lsl #3
  4364e8:	b	4364f8 <ferror@plt+0x347b8>
  4364ec:	add	x22, x22, #0x88
  4364f0:	cmp	x0, x22
  4364f4:	b.eq	4368ec <ferror@plt+0x34bac>  // b.none
  4364f8:	add	x1, x22, #0x8
  4364fc:	ldr	x1, [x1, x2, lsl #3]
  436500:	cmp	x25, x1
  436504:	b.ne	4364ec <ferror@plt+0x347ac>  // b.any
  436508:	ldr	w0, [sp, #168]
  43650c:	cmp	w0, #0x4
  436510:	b.ls	4368fc <ferror@plt+0x34bbc>  // b.plast
  436514:	add	x5, x20, #0x3
  436518:	cmp	x5, x28
  43651c:	b.cc	436da4 <ferror@plt+0x35064>  // b.lo, b.ul, b.last
  436520:	cmp	x28, x3
  436524:	b.ls	436538 <ferror@plt+0x347f8>  // b.plast
  436528:	sub	x1, x28, x3
  43652c:	sub	w0, w1, #0x1
  436530:	cmp	w0, #0x7
  436534:	b.ls	4377b0 <ferror@plt+0x35a70>  // b.plast
  436538:	add	x3, x20, #0x4
  43653c:	cmp	x28, x3
  436540:	b.ls	4371a8 <ferror@plt+0x35468>  // b.plast
  436544:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436548:	add	x4, x4, #0x2a0
  43654c:	mov	w24, #0x0                   	// #0
  436550:	str	wzr, [sp, #188]
  436554:	mov	w1, #0x1                   	// #1
  436558:	ldr	x2, [x4]
  43655c:	mov	x0, x5
  436560:	str	x3, [sp, #240]
  436564:	blr	x2
  436568:	and	w0, w0, #0xff
  43656c:	str	w0, [sp, #200]
  436570:	ldr	x0, [sp, #176]
  436574:	ldr	x3, [sp, #240]
  436578:	add	x19, x3, x0
  43657c:	cmp	x19, x28
  436580:	b.cc	436918 <ferror@plt+0x34bd8>  // b.lo, b.ul, b.last
  436584:	str	xzr, [sp, #240]
  436588:	cmp	x3, x28
  43658c:	b.cs	4365a0 <ferror@plt+0x34860>  // b.hs, b.nlast
  436590:	sub	x1, x28, x3
  436594:	sub	w0, w1, #0x1
  436598:	cmp	w0, #0x7
  43659c:	b.ls	43691c <ferror@plt+0x34bdc>  // b.plast
  4365a0:	cbz	x22, 436934 <ferror@plt+0x34bf4>
  4365a4:	ldr	x0, [x22, #32]
  4365a8:	str	x0, [sp, #256]
  4365ac:	ldr	x0, [x22, #96]
  4365b0:	str	x0, [sp, #248]
  4365b4:	ldr	w0, [sp, #168]
  4365b8:	cmp	w0, #0x4
  4365bc:	b.hi	4368cc <ferror@plt+0x34b8c>  // b.pmore
  4365c0:	add	x3, x19, #0x1
  4365c4:	cmp	x3, x28
  4365c8:	b.cc	4368ac <ferror@plt+0x34b6c>  // b.lo, b.ul, b.last
  4365cc:	cmp	x28, x19
  4365d0:	b.ls	4371f4 <ferror@plt+0x354b4>  // b.plast
  4365d4:	sub	x1, x28, x19
  4365d8:	mov	w20, #0x0                   	// #0
  4365dc:	sub	w0, w1, #0x1
  4365e0:	cmp	w0, #0x7
  4365e4:	b.ls	4368b0 <ferror@plt+0x34b70>  // b.plast
  4365e8:	and	w0, w26, #0xff
  4365ec:	mov	w2, #0x5                   	// #5
  4365f0:	mov	x19, x3
  4365f4:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4365f8:	add	x1, x1, #0x468
  4365fc:	str	w0, [sp, #200]
  436600:	mov	x0, #0x0                   	// #0
  436604:	bl	401c70 <dcgettext@plt>
  436608:	mov	w2, w26
  43660c:	mov	w1, w20
  436610:	bl	446940 <warn@@Base>
  436614:	ldr	w0, [sp, #188]
  436618:	mov	x4, #0x0                   	// #0
  43661c:	cbz	w0, 436660 <ferror@plt+0x34920>
  436620:	add	x20, x19, #0x8
  436624:	cmp	x20, x28
  436628:	b.ls	4370fc <ferror@plt+0x353bc>  // b.plast
  43662c:	stp	xzr, xzr, [sp, #352]
  436630:	ldr	x0, [sp, #176]
  436634:	add	x19, x20, x0
  436638:	cmp	x19, x28
  43663c:	b.cc	436d88 <ferror@plt+0x35048>  // b.lo, b.ul, b.last
  436640:	cmp	x20, x28
  436644:	mov	x4, #0x0                   	// #0
  436648:	b.cs	436660 <ferror@plt+0x34920>  // b.hs, b.nlast
  43664c:	sub	x1, x28, x20
  436650:	sub	w0, w1, #0x1
  436654:	cmp	w0, #0x7
  436658:	b.ls	436d8c <ferror@plt+0x3504c>  // b.plast
  43665c:	nop
  436660:	ldr	x0, [sp, #232]
  436664:	add	x3, x23, x21
  436668:	add	x2, x25, x3
  43666c:	ldr	x1, [x0]
  436670:	cmp	x2, x1
  436674:	b.cc	436c7c <ferror@plt+0x34f3c>  // b.lo, b.ul, b.last
  436678:	ldr	w0, [sp, #228]
  43667c:	cbnz	w0, 436c6c <ferror@plt+0x34f2c>
  436680:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436684:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436688:	ldr	w2, [x2, #596]
  43668c:	ldr	w0, [x0, #632]
  436690:	orr	w2, w2, w0
  436694:	cbz	w2, 4369dc <ferror@plt+0x34c9c>
  436698:	ldr	x0, [sp, #192]
  43669c:	ldr	w0, [x0, #1512]
  4366a0:	cbnz	w0, 4369dc <ferror@plt+0x34c9c>
  4366a4:	ldr	w0, [sp, #188]
  4366a8:	cbnz	w0, 4366ec <ferror@plt+0x349ac>
  4366ac:	ldr	x2, [sp, #192]
  4366b0:	mov	w0, #0x68                  	// #104
  4366b4:	ldr	w5, [sp, #200]
  4366b8:	mov	x7, #0xffffffff            	// #4294967295
  4366bc:	ldr	x9, [x2, #1504]
  4366c0:	ldr	w2, [sp, #224]
  4366c4:	umull	x0, w2, w0
  4366c8:	add	x2, x9, x0
  4366cc:	str	x25, [x2, #16]
  4366d0:	str	w5, [x9, x0]
  4366d4:	ldr	w0, [sp, #168]
  4366d8:	stp	w26, w0, [x2, #4]
  4366dc:	stp	xzr, x7, [x2, #24]
  4366e0:	stp	x7, xzr, [x2, #40]
  4366e4:	stp	xzr, xzr, [x2, #64]
  4366e8:	stp	xzr, xzr, [x2, #88]
  4366ec:	ldr	w0, [sp, #228]
  4366f0:	cbz	w0, 4369dc <ferror@plt+0x34c9c>
  4366f4:	add	x21, x25, x21
  4366f8:	adds	x21, x23, x21
  4366fc:	b.cs	4376a4 <ferror@plt+0x35964>  // b.hs, b.nlast
  436700:	ldr	x0, [sp, #208]
  436704:	ldr	x0, [x0, #48]
  436708:	cmp	x21, x0
  43670c:	b.hi	4376a4 <ferror@plt+0x35964>  // b.pmore
  436710:	ldr	w0, [sp, #168]
  436714:	add	x27, x27, x3
  436718:	sub	w0, w0, #0x2
  43671c:	and	w0, w0, #0xffff
  436720:	cmp	w0, #0x3
  436724:	b.hi	4371b4 <ferror@plt+0x35474>  // b.pmore
  436728:	sub	w0, w24, #0x1
  43672c:	cmp	w0, #0x1
  436730:	b.ls	436e14 <ferror@plt+0x350d4>  // b.plast
  436734:	mov	w2, #0x5                   	// #5
  436738:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43673c:	mov	x0, #0x0                   	// #0
  436740:	add	x1, x1, #0x6d0
  436744:	bl	401c70 <dcgettext@plt>
  436748:	mov	x19, x0
  43674c:	mov	x1, x25
  436750:	mov	w2, #0x0                   	// #0
  436754:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  436758:	add	x0, x0, #0x238
  43675c:	bl	42c470 <ferror@plt+0x2a730>
  436760:	mov	x1, x0
  436764:	mov	w2, w24
  436768:	mov	x0, x19
  43676c:	bl	446940 <warn@@Base>
  436770:	ldr	w0, [sp, #224]
  436774:	cmp	x27, x28
  436778:	add	w0, w0, #0x1
  43677c:	str	w0, [sp, #224]
  436780:	b.cc	43644c <ferror@plt+0x3470c>  // b.lo, b.ul, b.last
  436784:	ldr	w0, [sp, #228]
  436788:	ldp	x23, x24, [sp, #112]
  43678c:	ldp	x25, x26, [sp, #128]
  436790:	cbnz	w0, 4376f8 <ferror@plt+0x359b8>
  436794:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436798:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43679c:	ldr	w0, [x0, #596]
  4367a0:	ldr	w1, [x1, #632]
  4367a4:	orr	w0, w0, w1
  4367a8:	cbz	w0, 437618 <ferror@plt+0x358d8>
  4367ac:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4367b0:	add	x0, x0, #0x6a8
  4367b4:	ldr	w1, [sp, #188]
  4367b8:	str	x0, [sp, #192]
  4367bc:	ldr	w0, [x0, #1512]
  4367c0:	orr	w0, w1, w0
  4367c4:	cbnz	w0, 437618 <ferror@plt+0x358d8>
  4367c8:	ldr	x1, [sp, #192]
  4367cc:	ldr	w2, [sp, #324]
  4367d0:	ldr	w0, [x1, #2560]
  4367d4:	cmp	w0, w2
  4367d8:	csel	w0, w2, w0, cs  // cs = hs, nlast
  4367dc:	str	w0, [x1, #1512]
  4367e0:	ldr	w0, [sp, #228]
  4367e4:	cbz	w0, 437618 <ferror@plt+0x358d8>
  4367e8:	mov	w0, #0x1                   	// #1
  4367ec:	ldp	x29, x30, [sp, #64]
  4367f0:	ldp	x19, x20, [sp, #80]
  4367f4:	ldp	x21, x22, [sp, #96]
  4367f8:	ldp	x27, x28, [sp, #144]
  4367fc:	add	sp, sp, #0x1b0
  436800:	ret
  436804:	str	wzr, [sp, #324]
  436808:	mov	x1, x20
  43680c:	mov	w0, #0xa                   	// #10
  436810:	bl	42e070 <ferror@plt+0x2c330>
  436814:	mov	w21, w19
  436818:	mov	x1, x20
  43681c:	mov	w0, #0xb                   	// #11
  436820:	bl	42e070 <ferror@plt+0x2c330>
  436824:	mov	x1, x20
  436828:	mov	w0, #0x22                  	// #34
  43682c:	bl	42e070 <ferror@plt+0x2c330>
  436830:	mov	x1, x20
  436834:	mov	w0, #0x23                  	// #35
  436838:	bl	42e070 <ferror@plt+0x2c330>
  43683c:	mov	x1, x20
  436840:	mov	w0, #0x24                  	// #36
  436844:	bl	42e070 <ferror@plt+0x2c330>
  436848:	mov	x1, x20
  43684c:	mov	w0, #0x25                  	// #37
  436850:	bl	42e070 <ferror@plt+0x2c330>
  436854:	mov	w0, w19
  436858:	mov	x1, x20
  43685c:	bl	42e070 <ferror@plt+0x2c330>
  436860:	ubfiz	x0, x19, #3, #32
  436864:	adrp	x19, 4a2000 <warn@@Base+0x5b6c0>
  436868:	sub	x0, x0, x21
  43686c:	add	x19, x19, #0x120
  436870:	add	x0, x19, x0, lsl #4
  436874:	ldr	x0, [x0, #32]
  436878:	cbz	x0, 436d44 <ferror@plt+0x35004>
  43687c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436880:	ldr	x0, [x0, #664]
  436884:	cbz	x0, 437690 <ferror@plt+0x35950>
  436888:	ldr	x0, [sp, #216]
  43688c:	cmp	x0, x28
  436890:	b.cs	436794 <ferror@plt+0x34a54>  // b.hs, b.nlast
  436894:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  436898:	add	x0, x0, #0x6a8
  43689c:	stp	x23, x24, [sp, #112]
  4368a0:	stp	x25, x26, [sp, #128]
  4368a4:	str	x0, [sp, #192]
  4368a8:	b	436428 <ferror@plt+0x346e8>
  4368ac:	mov	w1, #0x1                   	// #1
  4368b0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4368b4:	mov	x0, x19
  4368b8:	mov	x19, x3
  4368bc:	ldr	x2, [x2, #672]
  4368c0:	blr	x2
  4368c4:	and	w0, w0, #0xff
  4368c8:	str	w0, [sp, #200]
  4368cc:	ldr	w0, [sp, #200]
  4368d0:	sub	w0, w0, #0x2
  4368d4:	and	w0, w0, #0xff
  4368d8:	cmp	w0, #0x6
  4368dc:	b.ls	436614 <ferror@plt+0x348d4>  // b.plast
  4368e0:	ldr	w20, [sp, #200]
  4368e4:	mov	x3, x19
  4368e8:	b	4365e8 <ferror@plt+0x348a8>
  4368ec:	ldr	w0, [sp, #168]
  4368f0:	mov	x22, #0x0                   	// #0
  4368f4:	cmp	w0, #0x4
  4368f8:	b.hi	436514 <ferror@plt+0x347d4>  // b.pmore
  4368fc:	mov	w0, #0xff                  	// #255
  436900:	str	w0, [sp, #200]
  436904:	ldr	x0, [sp, #176]
  436908:	mov	w24, #0x1                   	// #1
  43690c:	add	x19, x3, x0
  436910:	cmp	x19, x28
  436914:	b.cs	436584 <ferror@plt+0x34844>  // b.hs, b.nlast
  436918:	mov	w1, w26
  43691c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436920:	mov	x0, x3
  436924:	ldr	x2, [x2, #672]
  436928:	blr	x2
  43692c:	str	x0, [sp, #240]
  436930:	cbnz	x22, 4365a4 <ferror@plt+0x34864>
  436934:	ldr	x0, [sp, #272]
  436938:	ldr	x0, [x0, #48]
  43693c:	stp	x0, xzr, [sp, #248]
  436940:	b	4365b4 <ferror@plt+0x34874>
  436944:	ldr	x1, [sp, #192]
  436948:	mov	x2, #0x1                   	// #1
  43694c:	ldr	w0, [x1, #2592]
  436950:	ldr	x22, [x1, #2584]
  436954:	b	4364d4 <ferror@plt+0x34794>
  436958:	mov	w1, #0x4                   	// #4
  43695c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436960:	add	x4, x2, #0x2a0
  436964:	mov	x0, x27
  436968:	str	x4, [sp, #168]
  43696c:	ldr	x2, [x2, #672]
  436970:	blr	x2
  436974:	mov	x23, x0
  436978:	mov	x0, #0xffffffff            	// #4294967295
  43697c:	cmp	x23, x0
  436980:	ldr	x4, [sp, #168]
  436984:	b.ne	437110 <ferror@plt+0x353d0>  // b.any
  436988:	add	x2, x27, #0xc
  43698c:	cmp	x2, x28
  436990:	b.cc	4370a0 <ferror@plt+0x35360>  // b.lo, b.ul, b.last
  436994:	cmp	x20, x28
  436998:	b.cs	4374c4 <ferror@plt+0x35784>  // b.hs, b.nlast
  43699c:	sub	x1, x28, x20
  4369a0:	sub	w0, w1, #0x1
  4369a4:	cmp	w0, #0x7
  4369a8:	b.ls	4370a4 <ferror@plt+0x35364>  // b.plast
  4369ac:	mov	x0, #0x8                   	// #8
  4369b0:	mov	x20, x2
  4369b4:	str	x0, [sp, #176]
  4369b8:	add	x3, x20, #0x2
  4369bc:	mov	w26, w0
  4369c0:	cmp	x28, x3
  4369c4:	mov	x21, #0xc                   	// #12
  4369c8:	b.hi	436488 <ferror@plt+0x34748>  // b.pmore
  4369cc:	nop
  4369d0:	mov	x23, #0x0                   	// #0
  4369d4:	str	wzr, [sp, #168]
  4369d8:	b	4364b4 <ferror@plt+0x34774>
  4369dc:	cbnz	x1, 4366f4 <ferror@plt+0x349b4>
  4369e0:	mov	w2, #0x5                   	// #5
  4369e4:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4369e8:	mov	x0, #0x0                   	// #0
  4369ec:	add	x1, x1, #0x4a8
  4369f0:	stp	x4, x3, [sp, #280]
  4369f4:	bl	401c70 <dcgettext@plt>
  4369f8:	mov	x7, x0
  4369fc:	adrp	x20, 454000 <warn@@Base+0xd6c0>
  436a00:	add	x20, x20, #0x238
  436a04:	mov	w2, #0x0                   	// #0
  436a08:	mov	x1, x25
  436a0c:	mov	x0, x20
  436a10:	str	x7, [sp, #264]
  436a14:	bl	42c470 <ferror@plt+0x2a730>
  436a18:	mov	x1, x0
  436a1c:	ldr	x7, [sp, #264]
  436a20:	mov	x0, x7
  436a24:	bl	401cc0 <printf@plt>
  436a28:	mov	w2, #0x5                   	// #5
  436a2c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436a30:	mov	x0, #0x0                   	// #0
  436a34:	add	x1, x1, #0x4d0
  436a38:	bl	401c70 <dcgettext@plt>
  436a3c:	mov	x9, x0
  436a40:	mov	x1, x23
  436a44:	mov	w2, #0x0                   	// #0
  436a48:	mov	x0, x20
  436a4c:	str	x9, [sp, #264]
  436a50:	bl	42c470 <ferror@plt+0x2a730>
  436a54:	mov	x1, x0
  436a58:	ldr	x9, [sp, #264]
  436a5c:	cmp	w26, #0x8
  436a60:	adrp	x7, 47f000 <warn@@Base+0x386c0>
  436a64:	add	x7, x7, #0x3b0
  436a68:	adrp	x2, 47f000 <warn@@Base+0x386c0>
  436a6c:	add	x2, x2, #0x3b8
  436a70:	csel	x2, x7, x2, ne  // ne = any
  436a74:	mov	x0, x9
  436a78:	bl	401cc0 <printf@plt>
  436a7c:	mov	w2, #0x5                   	// #5
  436a80:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436a84:	mov	x0, #0x0                   	// #0
  436a88:	add	x1, x1, #0x4f0
  436a8c:	bl	401c70 <dcgettext@plt>
  436a90:	ldr	w1, [sp, #168]
  436a94:	bl	401cc0 <printf@plt>
  436a98:	mov	w2, #0x5                   	// #5
  436a9c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436aa0:	mov	x0, #0x0                   	// #0
  436aa4:	add	x1, x1, #0x508
  436aa8:	bl	401c70 <dcgettext@plt>
  436aac:	mov	x26, x0
  436ab0:	ldr	x1, [sp, #240]
  436ab4:	mov	w2, #0x0                   	// #0
  436ab8:	mov	x0, x20
  436abc:	bl	42c470 <ferror@plt+0x2a730>
  436ac0:	mov	x1, x0
  436ac4:	mov	x0, x26
  436ac8:	bl	401cc0 <printf@plt>
  436acc:	mov	w2, #0x5                   	// #5
  436ad0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436ad4:	mov	x0, #0x0                   	// #0
  436ad8:	add	x1, x1, #0x520
  436adc:	bl	401c70 <dcgettext@plt>
  436ae0:	ldr	w1, [sp, #200]
  436ae4:	bl	401cc0 <printf@plt>
  436ae8:	ldr	w0, [sp, #188]
  436aec:	ldp	x4, x3, [sp, #280]
  436af0:	cbnz	w0, 437588 <ferror@plt+0x35848>
  436af4:	cbz	x22, 4366f4 <ferror@plt+0x349b4>
  436af8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436afc:	add	x1, x1, #0x568
  436b00:	mov	w2, #0x5                   	// #5
  436b04:	mov	x0, #0x0                   	// #0
  436b08:	str	x3, [sp, #280]
  436b0c:	bl	401c70 <dcgettext@plt>
  436b10:	bl	401cc0 <printf@plt>
  436b14:	mov	w2, #0x5                   	// #5
  436b18:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436b1c:	mov	x0, #0x0                   	// #0
  436b20:	add	x1, x1, #0x588
  436b24:	bl	401c70 <dcgettext@plt>
  436b28:	mov	x26, x0
  436b2c:	ldr	x1, [x22, #32]
  436b30:	mov	w2, #0x0                   	// #0
  436b34:	mov	x0, x20
  436b38:	bl	42c470 <ferror@plt+0x2a730>
  436b3c:	mov	x4, x0
  436b40:	ldr	x1, [x22, #96]
  436b44:	mov	w2, #0x0                   	// #0
  436b48:	mov	x0, x20
  436b4c:	str	x4, [sp, #264]
  436b50:	bl	42c470 <ferror@plt+0x2a730>
  436b54:	mov	x2, x0
  436b58:	ldr	x4, [sp, #264]
  436b5c:	mov	x0, x26
  436b60:	mov	x1, x4
  436b64:	bl	401cc0 <printf@plt>
  436b68:	mov	w2, #0x5                   	// #5
  436b6c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436b70:	mov	x0, #0x0                   	// #0
  436b74:	add	x1, x1, #0x5b8
  436b78:	bl	401c70 <dcgettext@plt>
  436b7c:	mov	x26, x0
  436b80:	ldr	x1, [x22, #40]
  436b84:	mov	w2, #0x0                   	// #0
  436b88:	mov	x0, x20
  436b8c:	bl	42c470 <ferror@plt+0x2a730>
  436b90:	mov	x4, x0
  436b94:	ldr	x1, [x22, #104]
  436b98:	mov	w2, #0x0                   	// #0
  436b9c:	mov	x0, x20
  436ba0:	str	x4, [sp, #264]
  436ba4:	bl	42c470 <ferror@plt+0x2a730>
  436ba8:	mov	x2, x0
  436bac:	ldr	x4, [sp, #264]
  436bb0:	mov	x0, x26
  436bb4:	mov	x1, x4
  436bb8:	bl	401cc0 <printf@plt>
  436bbc:	mov	w2, #0x5                   	// #5
  436bc0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436bc4:	mov	x0, #0x0                   	// #0
  436bc8:	add	x1, x1, #0x5e8
  436bcc:	bl	401c70 <dcgettext@plt>
  436bd0:	mov	x26, x0
  436bd4:	ldr	x1, [x22, #48]
  436bd8:	mov	w2, #0x0                   	// #0
  436bdc:	mov	x0, x20
  436be0:	bl	42c470 <ferror@plt+0x2a730>
  436be4:	mov	x4, x0
  436be8:	ldr	x1, [x22, #112]
  436bec:	mov	w2, #0x0                   	// #0
  436bf0:	mov	x0, x20
  436bf4:	str	x4, [sp, #264]
  436bf8:	bl	42c470 <ferror@plt+0x2a730>
  436bfc:	mov	x2, x0
  436c00:	ldr	x4, [sp, #264]
  436c04:	mov	x0, x26
  436c08:	mov	x1, x4
  436c0c:	bl	401cc0 <printf@plt>
  436c10:	mov	w2, #0x5                   	// #5
  436c14:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436c18:	mov	x0, #0x0                   	// #0
  436c1c:	add	x1, x1, #0x618
  436c20:	bl	401c70 <dcgettext@plt>
  436c24:	mov	x26, x0
  436c28:	ldr	x1, [x22, #56]
  436c2c:	mov	w2, #0x0                   	// #0
  436c30:	mov	x0, x20
  436c34:	bl	42c470 <ferror@plt+0x2a730>
  436c38:	mov	x4, x0
  436c3c:	ldr	x1, [x22, #120]
  436c40:	mov	w2, #0x0                   	// #0
  436c44:	mov	x0, x20
  436c48:	str	x4, [sp, #264]
  436c4c:	bl	42c470 <ferror@plt+0x2a730>
  436c50:	mov	x2, x0
  436c54:	ldr	x4, [sp, #264]
  436c58:	mov	x0, x26
  436c5c:	mov	x1, x4
  436c60:	bl	401cc0 <printf@plt>
  436c64:	ldr	x3, [sp, #280]
  436c68:	b	4366f4 <ferror@plt+0x349b4>
  436c6c:	ldr	x0, [sp, #192]
  436c70:	ldr	w0, [x0, #1512]
  436c74:	cbnz	w0, 4366f4 <ferror@plt+0x349b4>
  436c78:	b	4366a4 <ferror@plt+0x34964>
  436c7c:	ldr	x0, [sp, #216]
  436c80:	add	x27, x0, x2
  436c84:	b	436770 <ferror@plt+0x34a30>
  436c88:	mov	w1, #0x4                   	// #4
  436c8c:	ldr	x2, [x26, #672]
  436c90:	mov	x0, x24
  436c94:	blr	x2
  436c98:	cmp	x0, x21
  436c9c:	b.eq	4371fc <ferror@plt+0x354bc>  // b.none
  436ca0:	add	x1, x0, x22
  436ca4:	cmp	x1, #0xe
  436ca8:	b.ls	437714 <ferror@plt+0x359d4>  // b.plast
  436cac:	add	x1, x0, #0x4
  436cb0:	cmp	x0, #0x0
  436cb4:	add	x24, x24, x1
  436cb8:	cset	w1, le
  436cbc:	cmp	x23, x24
  436cc0:	cset	w2, hi  // hi = pmore
  436cc4:	orr	w1, w1, w2
  436cc8:	cbnz	w1, 43779c <ferror@plt+0x35a5c>
  436ccc:	add	w27, w27, #0x1
  436cd0:	cmp	x24, x28
  436cd4:	b.cc	436348 <ferror@plt+0x34608>  // b.lo, b.ul, b.last
  436cd8:	str	w27, [sp, #324]
  436cdc:	cbz	w27, 43776c <ferror@plt+0x35a2c>
  436ce0:	mov	w21, #0x68                  	// #104
  436ce4:	umull	x21, w27, w21
  436ce8:	mov	x0, x21
  436cec:	bl	44a820 <warn@@Base+0x3ee0>
  436cf0:	mov	x2, x21
  436cf4:	mov	w1, #0x0                   	// #0
  436cf8:	ldr	x21, [sp, #192]
  436cfc:	str	x0, [x21, #1504]
  436d00:	bl	401a90 <memset@plt>
  436d04:	ldr	w0, [sp, #228]
  436d08:	str	w27, [x21, #2560]
  436d0c:	cbz	w0, 4377a4 <ferror@plt+0x35a64>
  436d10:	mov	w0, w19
  436d14:	mov	x1, x20
  436d18:	bl	42e070 <ferror@plt+0x2c330>
  436d1c:	mov	w21, w19
  436d20:	ubfiz	x0, x19, #3, #32
  436d24:	adrp	x19, 4a2000 <warn@@Base+0x5b6c0>
  436d28:	sub	x0, x0, x21
  436d2c:	add	x19, x19, #0x120
  436d30:	add	x0, x19, x0, lsl #4
  436d34:	ldr	x0, [x0, #32]
  436d38:	cbnz	x0, 436428 <ferror@plt+0x346e8>
  436d3c:	ldp	x23, x24, [sp, #112]
  436d40:	ldp	x25, x26, [sp, #128]
  436d44:	mov	w2, #0x5                   	// #5
  436d48:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436d4c:	mov	x0, #0x0                   	// #0
  436d50:	add	x1, x1, #0x448
  436d54:	bl	401c70 <dcgettext@plt>
  436d58:	lsl	x1, x21, #3
  436d5c:	sub	x1, x1, x21
  436d60:	lsl	x1, x1, #4
  436d64:	ldr	x1, [x19, x1]
  436d68:	bl	446940 <warn@@Base>
  436d6c:	mov	w0, #0x0                   	// #0
  436d70:	ldp	x29, x30, [sp, #64]
  436d74:	ldp	x19, x20, [sp, #80]
  436d78:	ldp	x21, x22, [sp, #96]
  436d7c:	ldp	x27, x28, [sp, #144]
  436d80:	add	sp, sp, #0x1b0
  436d84:	ret
  436d88:	mov	w1, w26
  436d8c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436d90:	mov	x0, x20
  436d94:	ldr	x2, [x2, #672]
  436d98:	blr	x2
  436d9c:	mov	x4, x0
  436da0:	b	436660 <ferror@plt+0x34920>
  436da4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  436da8:	add	x4, x2, #0x2a0
  436dac:	mov	x0, x3
  436db0:	add	x3, x20, #0x4
  436db4:	ldr	x2, [x2, #672]
  436db8:	mov	w1, #0x1                   	// #1
  436dbc:	str	x3, [sp, #200]
  436dc0:	stp	x4, x5, [sp, #240]
  436dc4:	blr	x2
  436dc8:	cmp	w0, #0x2
  436dcc:	mov	x24, x0
  436dd0:	ldr	x3, [sp, #200]
  436dd4:	cset	w0, eq  // eq = none
  436dd8:	str	w0, [sp, #188]
  436ddc:	cmp	x28, x3
  436de0:	ldp	x4, x5, [sp, #240]
  436de4:	b.hi	436554 <ferror@plt+0x34814>  // b.pmore
  436de8:	sub	x1, x28, x5
  436dec:	sub	w0, w1, #0x1
  436df0:	cmp	w0, #0x7
  436df4:	b.ls	436558 <ferror@plt+0x34818>  // b.plast
  436df8:	ldr	x0, [sp, #176]
  436dfc:	str	wzr, [sp, #200]
  436e00:	add	x19, x3, x0
  436e04:	cmp	x28, x19
  436e08:	b.hi	436918 <ferror@plt+0x34bd8>  // b.pmore
  436e0c:	str	xzr, [sp, #240]
  436e10:	b	4365a0 <ferror@plt+0x34860>
  436e14:	bl	42c410 <ferror@plt+0x2a6d0>
  436e18:	ldp	x1, x0, [sp, #240]
  436e1c:	cmp	x0, x1
  436e20:	b.ls	4374ec <ferror@plt+0x357ac>  // b.plast
  436e24:	ldp	x2, x1, [sp, #248]
  436e28:	ldr	x0, [sp, #272]
  436e2c:	ldr	x0, [x0, #48]
  436e30:	add	x20, x1, x2
  436e34:	cmp	x20, x0
  436e38:	b.hi	437628 <ferror@plt+0x358e8>  // b.pmore
  436e3c:	ldr	x0, [sp, #192]
  436e40:	ldr	x0, [x0, #32]
  436e44:	cbnz	x0, 436e68 <ferror@plt+0x35128>
  436e48:	ldr	x0, [sp, #272]
  436e4c:	ldr	x2, [sp, #240]
  436e50:	ldr	x1, [x0, #32]
  436e54:	ldr	x0, [sp, #256]
  436e58:	add	x0, x0, x2
  436e5c:	add	x0, x1, x0
  436e60:	add	x1, x1, x20
  436e64:	bl	42fbe8 <ferror@plt+0x2dea8>
  436e68:	cmp	x19, x27
  436e6c:	b.cs	436770 <ferror@plt+0x34a30>  // b.hs, b.nlast
  436e70:	adrp	x2, 456000 <warn@@Base+0xf6c0>
  436e74:	add	x2, x2, #0x6e0
  436e78:	str	x2, [sp, #312]
  436e7c:	mov	w1, #0x68                  	// #104
  436e80:	ldr	w2, [sp, #224]
  436e84:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  436e88:	ldr	x26, [sp, #216]
  436e8c:	add	x0, x0, #0x948
  436e90:	str	x22, [sp, #240]
  436e94:	mov	x22, x19
  436e98:	umull	x1, w2, w1
  436e9c:	mov	w21, #0x0                   	// #0
  436ea0:	str	x0, [sp, #288]
  436ea4:	mov	w0, #0xffffffff            	// #-1
  436ea8:	str	w0, [sp, #280]
  436eac:	str	wzr, [sp, #320]
  436eb0:	str	x1, [sp, #328]
  436eb4:	mov	x1, x27
  436eb8:	mov	x0, x22
  436ebc:	mov	w2, #0x0                   	// #0
  436ec0:	add	x4, sp, #0x170
  436ec4:	add	x3, sp, #0x15c
  436ec8:	bl	42fb50 <ferror@plt+0x2de10>
  436ecc:	ldr	w1, [sp, #368]
  436ed0:	sub	x20, x22, x26
  436ed4:	ldr	w2, [sp, #348]
  436ed8:	mov	x19, x0
  436edc:	add	x22, x22, x2
  436ee0:	tbnz	w1, #0, 437024 <ferror@plt+0x352e4>
  436ee4:	tbnz	w1, #1, 436f74 <ferror@plt+0x35234>
  436ee8:	cbnz	x19, 436f8c <ferror@plt+0x3524c>
  436eec:	cmp	w21, #0x0
  436ef0:	ccmp	x28, x27, #0x0, eq  // eq = none
  436ef4:	b.eq	437158 <ferror@plt+0x35418>  // b.none
  436ef8:	ldr	w0, [sp, #228]
  436efc:	sub	w19, w21, #0x1
  436f00:	cbnz	w0, 436fb4 <ferror@plt+0x35274>
  436f04:	ldr	x0, [sp, #232]
  436f08:	ldr	x0, [x0]
  436f0c:	cmp	x0, x20
  436f10:	b.hi	436fb4 <ferror@plt+0x35274>  // b.pmore
  436f14:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  436f18:	ldr	w0, [x0, #280]
  436f1c:	cmp	w0, w21
  436f20:	ccmn	w0, #0x1, #0x4, le
  436f24:	b.ne	436fb4 <ferror@plt+0x35274>  // b.any
  436f28:	mov	w2, #0x5                   	// #5
  436f2c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436f30:	mov	x0, #0x0                   	// #0
  436f34:	add	x1, x1, #0x7c0
  436f38:	bl	401c70 <dcgettext@plt>
  436f3c:	mov	w1, w21
  436f40:	mov	x2, x20
  436f44:	mov	w21, w19
  436f48:	bl	401cc0 <printf@plt>
  436f4c:	tbnz	w19, #31, 436fbc <ferror@plt+0x3527c>
  436f50:	ldr	x0, [sp, #232]
  436f54:	ldr	x0, [x0]
  436f58:	cmp	x0, #0x0
  436f5c:	ldr	w0, [sp, #280]
  436f60:	ccmp	w21, w0, #0x0, ne  // ne = any
  436f64:	b.lt	437134 <ferror@plt+0x353f4>  // b.tstop
  436f68:	cmp	x27, x22
  436f6c:	b.hi	436eb4 <ferror@plt+0x35174>  // b.pmore
  436f70:	b	436770 <ferror@plt+0x34a30>
  436f74:	ldr	x1, [sp, #312]
  436f78:	mov	w2, #0x5                   	// #5
  436f7c:	mov	x0, #0x0                   	// #0
  436f80:	bl	401c70 <dcgettext@plt>
  436f84:	bl	446368 <error@@Base>
  436f88:	cbz	x19, 436eec <ferror@plt+0x351ac>
  436f8c:	ldr	w0, [sp, #228]
  436f90:	cbnz	w0, 437224 <ferror@plt+0x354e4>
  436f94:	ldr	x0, [sp, #232]
  436f98:	ldr	x0, [x0]
  436f9c:	cbz	x0, 43704c <ferror@plt+0x3530c>
  436fa0:	cmp	x0, x20
  436fa4:	b.ls	437040 <ferror@plt+0x35300>  // b.plast
  436fa8:	mov	w2, #0x0                   	// #0
  436fac:	str	wzr, [sp, #248]
  436fb0:	b	43722c <ferror@plt+0x354ec>
  436fb4:	mov	w21, w19
  436fb8:	tbz	w19, #31, 436f50 <ferror@plt+0x35210>
  436fbc:	ldr	x0, [sp, #192]
  436fc0:	ldr	w0, [x0, #2596]
  436fc4:	cmp	w0, #0x2
  436fc8:	b.hi	436f50 <ferror@plt+0x35210>  // b.pmore
  436fcc:	mov	w2, #0x5                   	// #5
  436fd0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  436fd4:	mov	x0, #0x0                   	// #0
  436fd8:	add	x1, x1, #0x7e0
  436fdc:	bl	401c70 <dcgettext@plt>
  436fe0:	ldr	x1, [sp, #208]
  436fe4:	ldr	x2, [x1, #16]
  436fe8:	mov	x1, x20
  436fec:	bl	446940 <warn@@Base>
  436ff0:	ldr	x1, [sp, #192]
  436ff4:	ldr	w0, [x1, #2596]
  436ff8:	add	w0, w0, #0x1
  436ffc:	str	w0, [x1, #2596]
  437000:	cmp	w0, #0x3
  437004:	b.ne	436f50 <ferror@plt+0x35210>  // b.any
  437008:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43700c:	add	x1, x1, #0x828
  437010:	mov	w2, #0x5                   	// #5
  437014:	mov	x0, #0x0                   	// #0
  437018:	bl	401c70 <dcgettext@plt>
  43701c:	bl	446940 <warn@@Base>
  437020:	b	436f50 <ferror@plt+0x35210>
  437024:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  437028:	add	x1, x1, #0x6c8
  43702c:	mov	w2, #0x5                   	// #5
  437030:	mov	x0, #0x0                   	// #0
  437034:	bl	401c70 <dcgettext@plt>
  437038:	bl	446368 <error@@Base>
  43703c:	b	436ee8 <ferror@plt+0x351a8>
  437040:	ldr	w0, [sp, #280]
  437044:	csel	w0, w0, w21, ne  // ne = any
  437048:	str	w0, [sp, #280]
  43704c:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  437050:	ldr	w0, [x0, #280]
  437054:	cmn	w0, #0x1
  437058:	cset	w23, eq  // eq = none
  43705c:	cmp	w0, w21
  437060:	cset	w1, gt
  437064:	orr	w1, w23, w1
  437068:	str	w1, [sp, #248]
  43706c:	cbz	w1, 437600 <ferror@plt+0x358c0>
  437070:	mov	w2, #0x5                   	// #5
  437074:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437078:	mov	x0, #0x0                   	// #0
  43707c:	add	x1, x1, #0x868
  437080:	bl	401c70 <dcgettext@plt>
  437084:	mov	x2, x20
  437088:	mov	x3, x19
  43708c:	mov	w1, w21
  437090:	bl	401cc0 <printf@plt>
  437094:	mov	w2, #0x1                   	// #1
  437098:	str	w21, [sp, #320]
  43709c:	b	43722c <ferror@plt+0x354ec>
  4370a0:	mov	w1, #0x8                   	// #8
  4370a4:	ldr	x3, [x4]
  4370a8:	str	x4, [sp, #168]
  4370ac:	mov	x4, #0x8                   	// #8
  4370b0:	mov	x0, x20
  4370b4:	mov	w26, w4
  4370b8:	mov	x20, x2
  4370bc:	str	x4, [sp, #176]
  4370c0:	blr	x3
  4370c4:	add	x3, x20, #0x2
  4370c8:	mov	x23, x0
  4370cc:	cmp	x3, x28
  4370d0:	mov	x21, #0xc                   	// #12
  4370d4:	ldr	x4, [sp, #168]
  4370d8:	b.cc	43712c <ferror@plt+0x353ec>  // b.lo, b.ul, b.last
  4370dc:	cmp	x20, x28
  4370e0:	b.cs	4369d4 <ferror@plt+0x34c94>  // b.hs, b.nlast
  4370e4:	sub	x1, x28, x20
  4370e8:	str	wzr, [sp, #168]
  4370ec:	sub	w0, w1, #0x1
  4370f0:	cmp	w0, #0x7
  4370f4:	b.hi	4364b4 <ferror@plt+0x34774>  // b.pmore
  4370f8:	b	436498 <ferror@plt+0x34758>
  4370fc:	mov	x0, x19
  437100:	add	x2, sp, #0x168
  437104:	add	x1, sp, #0x160
  437108:	bl	446dc0 <warn@@Base+0x480>
  43710c:	b	436630 <ferror@plt+0x348f0>
  437110:	mov	x0, #0x4                   	// #4
  437114:	str	x0, [sp, #176]
  437118:	add	x3, x20, #0x2
  43711c:	mov	x21, x0
  437120:	mov	w26, w0
  437124:	cmp	x3, x28
  437128:	b.cs	4370dc <ferror@plt+0x3539c>  // b.hs, b.nlast
  43712c:	mov	w1, #0x2                   	// #2
  437130:	b	436498 <ferror@plt+0x34758>
  437134:	ldp	x23, x24, [sp, #112]
  437138:	mov	w0, #0x1                   	// #1
  43713c:	ldp	x25, x26, [sp, #128]
  437140:	ldp	x29, x30, [sp, #64]
  437144:	ldp	x19, x20, [sp, #80]
  437148:	ldp	x21, x22, [sp, #96]
  43714c:	ldp	x27, x28, [sp, #144]
  437150:	add	sp, sp, #0x1b0
  437154:	ret
  437158:	mov	x0, x22
  43715c:	cmp	x27, x22
  437160:	b.hi	437174 <ferror@plt+0x35434>  // b.pmore
  437164:	b	43717c <ferror@plt+0x3543c>
  437168:	add	x0, x0, #0x1
  43716c:	cmp	x27, x0
  437170:	b.eq	436770 <ferror@plt+0x34a30>  // b.none
  437174:	ldrb	w1, [x0]
  437178:	cbz	w1, 437168 <ferror@plt+0x35428>
  43717c:	cmp	x27, x0
  437180:	b.eq	436770 <ferror@plt+0x34a30>  // b.none
  437184:	ldr	w0, [sp, #228]
  437188:	cbnz	w0, 4371a0 <ferror@plt+0x35460>
  43718c:	ldr	x0, [sp, #232]
  437190:	mov	w19, #0xffffffff            	// #-1
  437194:	ldr	x0, [x0]
  437198:	cmp	x0, x20
  43719c:	b.ls	436f14 <ferror@plt+0x351d4>  // b.plast
  4371a0:	mov	w21, #0xffffffff            	// #-1
  4371a4:	b	436fbc <ferror@plt+0x3527c>
  4371a8:	mov	w24, #0x0                   	// #0
  4371ac:	str	wzr, [sp, #188]
  4371b0:	b	436df8 <ferror@plt+0x350b8>
  4371b4:	mov	w2, #0x5                   	// #5
  4371b8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4371bc:	mov	x0, #0x0                   	// #0
  4371c0:	add	x1, x1, #0x688
  4371c4:	bl	401c70 <dcgettext@plt>
  4371c8:	mov	x20, x0
  4371cc:	mov	x1, x25
  4371d0:	mov	w2, #0x0                   	// #0
  4371d4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4371d8:	add	x0, x0, #0x238
  4371dc:	bl	42c470 <ferror@plt+0x2a730>
  4371e0:	mov	x1, x0
  4371e4:	ldr	w2, [sp, #168]
  4371e8:	mov	x0, x20
  4371ec:	bl	446940 <warn@@Base>
  4371f0:	b	436770 <ferror@plt+0x34a30>
  4371f4:	mov	w20, #0x0                   	// #0
  4371f8:	b	4365e8 <ferror@plt+0x348a8>
  4371fc:	add	x0, x24, #0xc
  437200:	cmp	x28, x0
  437204:	b.hi	437558 <ferror@plt+0x35818>  // b.pmore
  437208:	cmp	x25, x28
  43720c:	b.cs	436364 <ferror@plt+0x34624>  // b.hs, b.nlast
  437210:	sub	x1, x28, x25
  437214:	sub	w0, w1, #0x1
  437218:	cmp	w0, #0x7
  43721c:	b.hi	436364 <ferror@plt+0x34624>  // b.pmore
  437220:	b	43755c <ferror@plt+0x3581c>
  437224:	ldr	w2, [sp, #228]
  437228:	str	wzr, [sp, #248]
  43722c:	ldr	x0, [sp, #192]
  437230:	ldr	x24, [x0, #32]
  437234:	cbz	x24, 43724c <ferror@plt+0x3550c>
  437238:	ldr	x0, [x24]
  43723c:	cmp	x0, x19
  437240:	b.eq	43728c <ferror@plt+0x3554c>  // b.none
  437244:	ldr	x24, [x24, #40]
  437248:	cbnz	x24, 437238 <ferror@plt+0x354f8>
  43724c:	ldr	w0, [sp, #248]
  437250:	mov	x23, x20
  437254:	mov	x24, x19
  437258:	cbnz	w0, 437728 <ferror@plt+0x359e8>
  43725c:	mov	w2, #0x5                   	// #5
  437260:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437264:	mov	x0, #0x0                   	// #0
  437268:	add	x1, x1, #0x8a0
  43726c:	bl	401c70 <dcgettext@plt>
  437270:	mov	x2, x24
  437274:	mov	x1, x23
  437278:	bl	446940 <warn@@Base>
  43727c:	mov	w0, #0x0                   	// #0
  437280:	ldp	x23, x24, [sp, #112]
  437284:	ldp	x25, x26, [sp, #128]
  437288:	b	437140 <ferror@plt+0x35400>
  43728c:	ldr	w1, [sp, #248]
  437290:	ldr	x0, [x24, #8]
  437294:	cbnz	w1, 437534 <ferror@plt+0x357f4>
  437298:	cmp	x0, #0x11
  43729c:	b.eq	43751c <ferror@plt+0x357dc>  // b.none
  4372a0:	cmp	x0, #0x2e
  4372a4:	b.eq	43750c <ferror@plt+0x357cc>  // b.none
  4372a8:	cmp	x0, #0x3
  4372ac:	b.eq	43750c <ferror@plt+0x357cc>  // b.none
  4372b0:	ldr	x0, [sp, #192]
  4372b4:	str	wzr, [x0, #1520]
  4372b8:	ldr	x0, [sp, #192]
  4372bc:	ldr	x20, [x0, #1504]
  4372c0:	cbz	x20, 4372ec <ferror@plt+0x355ac>
  4372c4:	ldr	w0, [x0, #2560]
  4372c8:	ldr	w1, [sp, #224]
  4372cc:	cmp	w0, w1
  4372d0:	b.ls	4374dc <ferror@plt+0x3579c>  // b.plast
  4372d4:	ldr	x0, [sp, #328]
  4372d8:	add	x20, x20, x0
  4372dc:	ldr	w1, [x20, #72]
  4372e0:	ldr	w0, [x20, #80]
  4372e4:	cmp	w1, w0
  4372e8:	b.ne	4377f4 <ferror@plt+0x35ab4>  // b.any
  4372ec:	ldr	x23, [x24, #24]
  4372f0:	cbz	x23, 43748c <ferror@plt+0x3574c>
  4372f4:	ldrb	w19, [sp, #200]
  4372f8:	eor	w2, w2, #0x1
  4372fc:	ldr	w0, [sp, #228]
  437300:	mov	x1, x19
  437304:	mov	x19, x22
  437308:	orr	w0, w2, w0
  43730c:	mov	x22, x1
  437310:	stp	x27, x24, [sp, #296]
  437314:	mov	w27, w0
  437318:	ldr	w24, [sp, #248]
  43731c:	b	43738c <ferror@plt+0x3564c>
  437320:	ldp	x3, x2, [x23, #8]
  437324:	cbz	w27, 4373b0 <ferror@plt+0x35670>
  437328:	ldr	x1, [sp, #176]
  43732c:	str	x1, [sp]
  437330:	ldr	w1, [sp, #168]
  437334:	mov	w5, #0x20                  	// #32
  437338:	str	w1, [sp, #8]
  43733c:	mov	x1, x3
  437340:	ldr	x3, [sp, #208]
  437344:	str	x3, [sp, #32]
  437348:	ldr	x3, [sp, #240]
  43734c:	mov	w0, #0x1                   	// #1
  437350:	str	x20, [sp, #16]
  437354:	mov	x4, x19
  437358:	str	w0, [sp, #24]
  43735c:	mov	x7, x22
  437360:	str	x3, [sp, #40]
  437364:	mov	x6, x25
  437368:	strb	w5, [sp, #48]
  43736c:	mov	x0, x9
  437370:	str	w21, [sp, #56]
  437374:	mov	x5, x28
  437378:	mov	x3, x26
  43737c:	bl	433860 <ferror@plt+0x31b20>
  437380:	mov	x19, x0
  437384:	ldr	x23, [x23, #24]
  437388:	cbz	x23, 437440 <ferror@plt+0x35700>
  43738c:	ldr	x9, [x23]
  437390:	cbz	x9, 437440 <ferror@plt+0x35700>
  437394:	cbz	w24, 437320 <ferror@plt+0x355e0>
  437398:	ldr	x0, [sp, #288]
  43739c:	sub	x1, x19, x26
  4373a0:	bl	401cc0 <printf@plt>
  4373a4:	ldr	x9, [x23]
  4373a8:	ldp	x3, x2, [x23, #8]
  4373ac:	cbnz	w27, 437328 <ferror@plt+0x355e8>
  4373b0:	mov	x0, x9
  4373b4:	stp	x9, x3, [sp, #248]
  4373b8:	str	x2, [sp, #264]
  4373bc:	bl	42e648 <ferror@plt+0x2c908>
  4373c0:	adrp	x5, 47f000 <warn@@Base+0x386c0>
  4373c4:	mov	x1, x0
  4373c8:	add	x0, x5, #0x958
  4373cc:	bl	401cc0 <printf@plt>
  4373d0:	str	x20, [sp, #16]
  4373d4:	ldp	x9, x3, [sp, #248]
  4373d8:	mov	x4, x19
  4373dc:	ldr	x8, [sp, #208]
  4373e0:	str	x8, [sp, #32]
  4373e4:	ldr	x0, [sp, #176]
  4373e8:	str	x0, [sp]
  4373ec:	ldr	x8, [sp, #240]
  4373f0:	mov	x1, x3
  4373f4:	ldr	x2, [sp, #264]
  4373f8:	mov	w10, #0x20                  	// #32
  4373fc:	ldr	w0, [sp, #168]
  437400:	mov	x7, x22
  437404:	mov	x6, x25
  437408:	mov	x5, x28
  43740c:	mov	x3, x26
  437410:	str	w0, [sp, #8]
  437414:	str	wzr, [sp, #24]
  437418:	mov	x0, x9
  43741c:	str	x8, [sp, #40]
  437420:	strb	w10, [sp, #48]
  437424:	str	w21, [sp, #56]
  437428:	bl	433860 <ferror@plt+0x31b20>
  43742c:	mov	x19, x0
  437430:	mov	w0, #0xa                   	// #10
  437434:	bl	401cf0 <putchar@plt>
  437438:	ldr	x23, [x23, #24]
  43743c:	cbnz	x23, 43738c <ferror@plt+0x3564c>
  437440:	mov	x22, x19
  437444:	ldp	x27, x24, [sp, #296]
  437448:	cbz	x20, 43748c <ferror@plt+0x3574c>
  43744c:	ldr	w2, [x20, #72]
  437450:	ldr	w1, [x20, #80]
  437454:	sub	w0, w2, w1
  437458:	cmp	w0, #0x1
  43745c:	b.eq	437650 <ferror@plt+0x35910>  // b.none
  437460:	cmn	w0, #0x1
  437464:	b.ne	43749c <ferror@plt+0x3575c>  // b.any
  437468:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43746c:	add	x1, x1, #0x9a8
  437470:	mov	w2, #0x5                   	// #5
  437474:	mov	x0, #0x0                   	// #0
  437478:	bl	401c70 <dcgettext@plt>
  43747c:	bl	446940 <warn@@Base>
  437480:	ldr	w0, [x20, #80]
  437484:	sub	w0, w0, #0x1
  437488:	str	w0, [x20, #80]
  43748c:	ldr	w0, [x24, #16]
  437490:	cmp	w0, #0x0
  437494:	cinc	w21, w21, ne  // ne = any
  437498:	b	436f68 <ferror@plt+0x35228>
  43749c:	cbz	w0, 43748c <ferror@plt+0x3574c>
  4374a0:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  4374a4:	add	x3, x3, #0x998
  4374a8:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4374ac:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4374b0:	add	x3, x3, #0xa88
  4374b4:	add	x1, x1, #0x980
  4374b8:	add	x0, x0, #0xfc8
  4374bc:	mov	w2, #0xddf                 	// #3551
  4374c0:	bl	401cd0 <__assert_fail@plt>
  4374c4:	mov	x0, #0x8                   	// #8
  4374c8:	mov	x20, x2
  4374cc:	mov	w26, w0
  4374d0:	mov	x21, #0xc                   	// #12
  4374d4:	str	x0, [sp, #176]
  4374d8:	b	43647c <ferror@plt+0x3473c>
  4374dc:	ldr	x23, [x24, #24]
  4374e0:	mov	x20, #0x0                   	// #0
  4374e4:	cbnz	x23, 4372f4 <ferror@plt+0x355b4>
  4374e8:	b	43748c <ferror@plt+0x3574c>
  4374ec:	mov	w2, #0x5                   	// #5
  4374f0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4374f4:	mov	x0, #0x0                   	// #0
  4374f8:	add	x1, x1, #0x710
  4374fc:	bl	401c70 <dcgettext@plt>
  437500:	ldp	x1, x2, [sp, #240]
  437504:	bl	446940 <warn@@Base>
  437508:	b	436e68 <ferror@plt+0x35128>
  43750c:	ldr	x0, [sp, #192]
  437510:	str	wzr, [x0, #1516]
  437514:	str	wzr, [x0, #1520]
  437518:	b	4372b8 <ferror@plt+0x35578>
  43751c:	ldr	x1, [sp, #192]
  437520:	mov	w0, #0x1                   	// #1
  437524:	str	w0, [x1, #1520]
  437528:	ldr	w0, [sp, #228]
  43752c:	str	w0, [x1, #1524]
  437530:	b	4372b8 <ferror@plt+0x35578>
  437534:	str	w2, [sp, #256]
  437538:	bl	42e5b8 <ferror@plt+0x2c878>
  43753c:	adrp	x3, 47f000 <warn@@Base+0x386c0>
  437540:	mov	x1, x0
  437544:	add	x0, x3, #0x8f0
  437548:	bl	401cc0 <printf@plt>
  43754c:	ldr	w2, [sp, #256]
  437550:	ldr	x0, [x24, #8]
  437554:	b	437298 <ferror@plt+0x35558>
  437558:	mov	w1, #0x8                   	// #8
  43755c:	ldr	x2, [x26, #672]
  437560:	mov	x0, x25
  437564:	blr	x2
  437568:	add	x1, x0, #0xc
  43756c:	add	x24, x24, x1
  437570:	cmp	x23, x24
  437574:	cset	w1, hi  // hi = pmore
  437578:	cmp	x0, #0x0
  43757c:	cset	w2, le
  437580:	orr	w1, w1, w2
  437584:	b	436cc8 <ferror@plt+0x34f88>
  437588:	mov	w2, #0x5                   	// #5
  43758c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437590:	mov	x0, #0x0                   	// #0
  437594:	add	x1, x1, #0x538
  437598:	str	x4, [sp, #264]
  43759c:	str	x3, [sp, #280]
  4375a0:	bl	401c70 <dcgettext@plt>
  4375a4:	mov	x26, x0
  4375a8:	add	x2, sp, #0x170
  4375ac:	ldp	x0, x1, [sp, #352]
  4375b0:	bl	42faa0 <ferror@plt+0x2dd60>
  4375b4:	mov	x1, x0
  4375b8:	mov	x0, x26
  4375bc:	bl	401cc0 <printf@plt>
  4375c0:	mov	w2, #0x5                   	// #5
  4375c4:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4375c8:	mov	x0, #0x0                   	// #0
  4375cc:	add	x1, x1, #0x550
  4375d0:	bl	401c70 <dcgettext@plt>
  4375d4:	mov	x26, x0
  4375d8:	ldr	x4, [sp, #264]
  4375dc:	mov	w2, #0x0                   	// #0
  4375e0:	mov	x0, x20
  4375e4:	mov	x1, x4
  4375e8:	bl	42c470 <ferror@plt+0x2a730>
  4375ec:	mov	x1, x0
  4375f0:	mov	x0, x26
  4375f4:	bl	401cc0 <printf@plt>
  4375f8:	ldr	x3, [sp, #280]
  4375fc:	b	436af4 <ferror@plt+0x34db4>
  437600:	ldr	w1, [sp, #320]
  437604:	cmp	w0, w1
  437608:	b.gt	437740 <ferror@plt+0x35a00>
  43760c:	mov	w2, #0x0                   	// #0
  437610:	str	w21, [sp, #320]
  437614:	b	43722c <ferror@plt+0x354ec>
  437618:	mov	w0, #0xa                   	// #10
  43761c:	bl	401cf0 <putchar@plt>
  437620:	mov	w0, #0x1                   	// #1
  437624:	b	437140 <ferror@plt+0x35400>
  437628:	mov	w2, #0x5                   	// #5
  43762c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437630:	mov	x0, #0x0                   	// #0
  437634:	add	x1, x1, #0x768
  437638:	bl	401c70 <dcgettext@plt>
  43763c:	ldr	x1, [sp, #272]
  437640:	ldr	x2, [x1, #48]
  437644:	mov	x1, x20
  437648:	bl	446940 <warn@@Base>
  43764c:	b	436e68 <ferror@plt+0x35128>
  437650:	ldr	x3, [x20, #56]
  437654:	mov	x4, #0xffffffffffffffff    	// #-1
  437658:	add	w0, w1, #0x1
  43765c:	cmp	w0, w2
  437660:	str	x4, [x3, w1, uxtw #3]
  437664:	str	w0, [x20, #80]
  437668:	b.eq	43748c <ferror@plt+0x3574c>  // b.none
  43766c:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  437670:	add	x3, x3, #0x998
  437674:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  437678:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  43767c:	add	x3, x3, #0xa88
  437680:	add	x1, x1, #0x980
  437684:	add	x0, x0, #0x968
  437688:	mov	w2, #0xdd2                 	// #3538
  43768c:	bl	401cd0 <__assert_fail@plt>
  437690:	ldr	x0, [sp, #208]
  437694:	add	x1, x0, #0x18
  437698:	add	x0, x0, #0x10
  43769c:	bl	42edd0 <ferror@plt+0x2d090>
  4376a0:	b	436888 <ferror@plt+0x34b48>
  4376a4:	mov	w2, #0x5                   	// #5
  4376a8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4376ac:	mov	x0, #0x0                   	// #0
  4376b0:	add	x1, x1, #0x648
  4376b4:	bl	401c70 <dcgettext@plt>
  4376b8:	mov	x19, x0
  4376bc:	ldr	x1, [sp, #208]
  4376c0:	mov	w2, #0x0                   	// #0
  4376c4:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4376c8:	add	x0, x0, #0x238
  4376cc:	ldr	x21, [x1, #16]
  4376d0:	ldr	w1, [sp, #224]
  4376d4:	str	w1, [sp, #324]
  4376d8:	mov	x1, x23
  4376dc:	bl	42c470 <ferror@plt+0x2a730>
  4376e0:	mov	x3, x0
  4376e4:	mov	x2, x25
  4376e8:	mov	x1, x21
  4376ec:	mov	x0, x19
  4376f0:	bl	446940 <warn@@Base>
  4376f4:	b	436784 <ferror@plt+0x34a44>
  4376f8:	ldr	x0, [sp, #192]
  4376fc:	ldr	w1, [sp, #188]
  437700:	ldr	w0, [x0, #1512]
  437704:	orr	w0, w1, w0
  437708:	cbz	w0, 4367c8 <ferror@plt+0x34a88>
  43770c:	mov	w0, #0x1                   	// #1
  437710:	b	4367ec <ferror@plt+0x34aac>
  437714:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437718:	mov	x25, x0
  43771c:	add	x1, x1, #0x3e0
  437720:	mov	w2, #0x5                   	// #5
  437724:	b	436374 <ferror@plt+0x34634>
  437728:	mov	w0, #0xa                   	// #10
  43772c:	bl	401cf0 <putchar@plt>
  437730:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  437734:	ldr	x0, [x0, #1040]
  437738:	bl	401c30 <fflush@plt>
  43773c:	b	43725c <ferror@plt+0x3551c>
  437740:	mov	w2, #0x5                   	// #5
  437744:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437748:	mov	x0, #0x0                   	// #0
  43774c:	add	x1, x1, #0x888
  437750:	bl	401c70 <dcgettext@plt>
  437754:	mov	x2, x20
  437758:	mov	w1, w21
  43775c:	bl	401cc0 <printf@plt>
  437760:	str	w21, [sp, #320]
  437764:	mov	w2, #0x0                   	// #0
  437768:	b	43722c <ferror@plt+0x354ec>
  43776c:	ldp	x25, x26, [sp, #128]
  437770:	mov	w2, #0x5                   	// #5
  437774:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437778:	mov	x0, #0x0                   	// #0
  43777c:	add	x1, x1, #0x3c0
  437780:	bl	401c70 <dcgettext@plt>
  437784:	ldr	x1, [sp, #208]
  437788:	ldr	x1, [x1, #16]
  43778c:	bl	446368 <error@@Base>
  437790:	mov	w0, #0x0                   	// #0
  437794:	ldp	x23, x24, [sp, #112]
  437798:	b	437140 <ferror@plt+0x35400>
  43779c:	mov	x25, x0
  4377a0:	b	436368 <ferror@plt+0x34628>
  4377a4:	ldp	x23, x24, [sp, #112]
  4377a8:	ldp	x25, x26, [sp, #128]
  4377ac:	b	436808 <ferror@plt+0x34ac8>
  4377b0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4377b4:	add	x4, x2, #0x2a0
  4377b8:	mov	x0, x3
  4377bc:	add	x3, x20, #0x4
  4377c0:	ldr	x2, [x2, #672]
  4377c4:	str	x3, [sp, #200]
  4377c8:	stp	x4, x5, [sp, #240]
  4377cc:	blr	x2
  4377d0:	cmp	w0, #0x2
  4377d4:	ldr	x3, [sp, #200]
  4377d8:	mov	x24, x0
  4377dc:	cset	w0, eq  // eq = none
  4377e0:	str	w0, [sp, #188]
  4377e4:	cmp	x28, x3
  4377e8:	ldp	x4, x5, [sp, #240]
  4377ec:	b.hi	436554 <ferror@plt+0x34814>  // b.pmore
  4377f0:	b	436df8 <ferror@plt+0x350b8>
  4377f4:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  4377f8:	add	x3, x3, #0x998
  4377fc:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  437800:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  437804:	add	x3, x3, #0xa88
  437808:	add	x1, x1, #0x980
  43780c:	add	x0, x0, #0x8f8
  437810:	mov	w2, #0xdad                 	// #3501
  437814:	bl	401cd0 <__assert_fail@plt>
  437818:	ldr	w2, [x0, #56]
  43781c:	mov	w4, #0x1                   	// #1
  437820:	mov	w3, #0x0                   	// #0
  437824:	b	4362a8 <ferror@plt+0x34568>
  437828:	b	437818 <ferror@plt+0x35ad8>
  43782c:	nop
  437830:	ldr	w2, [x0, #56]
  437834:	mov	w4, #0x0                   	// #0
  437838:	mov	w3, #0x0                   	// #0
  43783c:	b	4362a8 <ferror@plt+0x34568>
  437840:	sub	sp, sp, #0x130
  437844:	stp	x29, x30, [sp, #64]
  437848:	add	x29, sp, #0x40
  43784c:	ldr	x2, [x0, #48]
  437850:	stp	x25, x26, [sp, #128]
  437854:	ldr	x26, [x0, #32]
  437858:	stp	x19, x20, [sp, #80]
  43785c:	mov	x19, x1
  437860:	add	x2, x26, x2
  437864:	add	x1, x0, #0x18
  437868:	mov	x20, x2
  43786c:	stp	x0, x2, [sp, #264]
  437870:	add	x0, x0, #0x10
  437874:	bl	42edd0 <ferror@plt+0x2d090>
  437878:	mov	x1, x19
  43787c:	mov	w0, #0xa                   	// #10
  437880:	bl	42e070 <ferror@plt+0x2c330>
  437884:	cmp	x26, x20
  437888:	b.cs	438b7c <ferror@plt+0x36e3c>  // b.hs, b.nlast
  43788c:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  437890:	add	x0, x0, #0x6a8
  437894:	add	x0, x0, #0xa28
  437898:	stp	x21, x22, [sp, #96]
  43789c:	stp	x23, x24, [sp, #112]
  4378a0:	stp	x27, x28, [sp, #144]
  4378a4:	str	x0, [sp, #200]
  4378a8:	ldr	x0, [sp, #272]
  4378ac:	add	x20, x26, #0x4
  4378b0:	cmp	x20, x0
  4378b4:	b.cc	437960 <ferror@plt+0x35c20>  // b.lo, b.ul, b.last
  4378b8:	sub	x1, x0, x26
  4378bc:	mov	w0, #0x4                   	// #4
  4378c0:	str	w0, [sp, #224]
  4378c4:	sub	w0, w1, #0x1
  4378c8:	cmp	w0, #0x7
  4378cc:	b.ls	437964 <ferror@plt+0x35c24>  // b.plast
  4378d0:	ldr	x0, [sp, #264]
  4378d4:	mov	x27, x20
  4378d8:	mov	x19, #0x0                   	// #0
  4378dc:	ldr	x0, [x0, #32]
  4378e0:	sub	x0, x20, x0
  4378e4:	ldr	x1, [sp, #264]
  4378e8:	ldr	x1, [x1, #48]
  4378ec:	cmp	x1, x0
  4378f0:	b.cc	4379ac <ferror@plt+0x35c6c>  // b.lo, b.ul, b.last
  4378f4:	add	x22, x20, #0x2
  4378f8:	cmp	x22, x27
  4378fc:	b.cc	437a20 <ferror@plt+0x35ce0>  // b.lo, b.ul, b.last
  437900:	cmp	x20, x27
  437904:	b.cc	4389e0 <ferror@plt+0x36ca0>  // b.lo, b.ul, b.last
  437908:	mov	w2, #0x5                   	// #5
  43790c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  437910:	mov	x0, #0x0                   	// #0
  437914:	add	x1, x1, #0x6d0
  437918:	bl	401c70 <dcgettext@plt>
  43791c:	mov	x1, #0x0                   	// #0
  437920:	bl	401cc0 <printf@plt>
  437924:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437928:	add	x1, x1, #0x9d0
  43792c:	mov	w2, #0x5                   	// #5
  437930:	mov	x0, #0x0                   	// #0
  437934:	bl	401c70 <dcgettext@plt>
  437938:	bl	446940 <warn@@Base>
  43793c:	mov	w0, #0x0                   	// #0
  437940:	ldp	x29, x30, [sp, #64]
  437944:	ldp	x19, x20, [sp, #80]
  437948:	ldp	x21, x22, [sp, #96]
  43794c:	ldp	x23, x24, [sp, #112]
  437950:	ldp	x25, x26, [sp, #128]
  437954:	ldp	x27, x28, [sp, #144]
  437958:	add	sp, sp, #0x130
  43795c:	ret
  437960:	mov	w1, #0x4                   	// #4
  437964:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  437968:	add	x0, x2, #0x2a0
  43796c:	mov	w3, #0x4                   	// #4
  437970:	str	x0, [sp, #208]
  437974:	ldr	x2, [x2, #672]
  437978:	mov	x0, x26
  43797c:	str	w3, [sp, #224]
  437980:	blr	x2
  437984:	mov	x19, x0
  437988:	mov	x0, #0xffffffff            	// #4294967295
  43798c:	cmp	x19, x0
  437990:	b.eq	4389f4 <ferror@plt+0x36cb4>  // b.none
  437994:	ldr	x0, [sp, #264]
  437998:	add	x27, x20, x19
  43799c:	ldr	x0, [x0, #32]
  4379a0:	sub	x0, x20, x0
  4379a4:	adds	x0, x19, x0
  4379a8:	b.cc	4378e4 <ferror@plt+0x35ba4>  // b.lo, b.ul, b.last
  4379ac:	mov	w2, #0x5                   	// #5
  4379b0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4379b4:	mov	x0, #0x0                   	// #0
  4379b8:	add	x1, x1, #0x648
  4379bc:	bl	401c70 <dcgettext@plt>
  4379c0:	mov	x20, x0
  4379c4:	ldr	x1, [sp, #264]
  4379c8:	mov	w2, #0x0                   	// #0
  4379cc:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  4379d0:	add	x0, x0, #0x238
  4379d4:	ldr	x3, [x1, #32]
  4379d8:	ldr	x21, [x1, #16]
  4379dc:	sub	x26, x26, x3
  4379e0:	mov	x1, x19
  4379e4:	bl	42c470 <ferror@plt+0x2a730>
  4379e8:	mov	x2, x26
  4379ec:	mov	x3, x0
  4379f0:	mov	x1, x21
  4379f4:	mov	x0, x20
  4379f8:	bl	446940 <warn@@Base>
  4379fc:	mov	w0, #0x0                   	// #0
  437a00:	ldp	x29, x30, [sp, #64]
  437a04:	ldp	x19, x20, [sp, #80]
  437a08:	ldp	x21, x22, [sp, #96]
  437a0c:	ldp	x23, x24, [sp, #112]
  437a10:	ldp	x25, x26, [sp, #128]
  437a14:	ldp	x27, x28, [sp, #144]
  437a18:	add	sp, sp, #0x130
  437a1c:	ret
  437a20:	mov	w1, #0x2                   	// #2
  437a24:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  437a28:	add	x0, x2, #0x2a0
  437a2c:	str	x0, [sp, #208]
  437a30:	mov	x0, x20
  437a34:	ldr	x2, [x2, #672]
  437a38:	blr	x2
  437a3c:	mov	x21, x0
  437a40:	mov	w2, #0x5                   	// #5
  437a44:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  437a48:	mov	x0, #0x0                   	// #0
  437a4c:	add	x1, x1, #0x6d0
  437a50:	bl	401c70 <dcgettext@plt>
  437a54:	and	x1, x21, #0xffff
  437a58:	and	w21, w21, #0xffff
  437a5c:	bl	401cc0 <printf@plt>
  437a60:	cmp	w21, #0x5
  437a64:	b.ne	437924 <ferror@plt+0x35be4>  // b.any
  437a68:	add	x21, x20, #0x4
  437a6c:	cmp	x21, x27
  437a70:	b.cc	43899c <ferror@plt+0x36c5c>  // b.lo, b.ul, b.last
  437a74:	cmp	x22, x27
  437a78:	b.cs	437a8c <ferror@plt+0x35d4c>  // b.hs, b.nlast
  437a7c:	sub	w0, w19, #0x3
  437a80:	sub	x1, x19, #0x2
  437a84:	cmp	w0, #0x7
  437a88:	b.ls	4389a0 <ferror@plt+0x36c60>  // b.plast
  437a8c:	add	x19, x20, #0x8
  437a90:	cmp	x19, x27
  437a94:	b.cc	437c54 <ferror@plt+0x35f14>  // b.lo, b.ul, b.last
  437a98:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437a9c:	add	x1, x1, #0xa48
  437aa0:	mov	w2, #0x5                   	// #5
  437aa4:	add	x21, x20, #0xc
  437aa8:	mov	x0, #0x0                   	// #0
  437aac:	str	wzr, [sp, #256]
  437ab0:	bl	401c70 <dcgettext@plt>
  437ab4:	bl	446940 <warn@@Base>
  437ab8:	cmp	x21, x27
  437abc:	b.cc	437c7c <ferror@plt+0x35f3c>  // b.lo, b.ul, b.last
  437ac0:	cmp	x19, x27
  437ac4:	b.cs	437ad8 <ferror@plt+0x35d98>  // b.hs, b.nlast
  437ac8:	sub	x1, x27, x19
  437acc:	sub	w0, w1, #0x1
  437ad0:	cmp	w0, #0x7
  437ad4:	b.ls	437c80 <ferror@plt+0x35f40>  // b.plast
  437ad8:	str	wzr, [sp, #232]
  437adc:	add	x19, x20, #0x10
  437ae0:	cmp	x27, x19
  437ae4:	b.hi	43895c <ferror@plt+0x36c1c>  // b.pmore
  437ae8:	add	x22, x20, #0x14
  437aec:	mov	w24, #0x0                   	// #0
  437af0:	cmp	x27, x22
  437af4:	b.hi	437cc8 <ferror@plt+0x35f88>  // b.pmore
  437af8:	str	xzr, [sp, #184]
  437afc:	add	x23, x20, #0x18
  437b00:	str	xzr, [sp, #240]
  437b04:	cmp	x27, x23
  437b08:	mov	w21, #0x0                   	// #0
  437b0c:	b.hi	4387a8 <ferror@plt+0x36a68>  // b.pmore
  437b10:	str	xzr, [sp, #160]
  437b14:	add	x19, x20, #0x1c
  437b18:	str	xzr, [sp, #192]
  437b1c:	cmp	x19, x27
  437b20:	str	wzr, [sp, #228]
  437b24:	str	xzr, [sp, #248]
  437b28:	b.cc	437d50 <ferror@plt+0x36010>  // b.lo, b.ul, b.last
  437b2c:	str	xzr, [sp, #176]
  437b30:	add	x20, x20, #0x20
  437b34:	cmp	x20, x27
  437b38:	b.cc	43882c <ferror@plt+0x36aec>  // b.lo, b.ul, b.last
  437b3c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437b40:	add	x1, x1, #0xa80
  437b44:	mov	w2, #0x5                   	// #5
  437b48:	mov	x0, #0x0                   	// #0
  437b4c:	bl	401c70 <dcgettext@plt>
  437b50:	bl	401cc0 <printf@plt>
  437b54:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  437b58:	add	x0, x0, #0xa98
  437b5c:	bl	401cc0 <printf@plt>
  437b60:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  437b64:	add	x0, x0, #0x410
  437b68:	str	x0, [sp, #216]
  437b6c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  437b70:	mov	x19, x20
  437b74:	add	x0, x0, #0xaf8
  437b78:	bl	401cc0 <printf@plt>
  437b7c:	ldr	x0, [sp, #216]
  437b80:	ldr	x1, [x0]
  437b84:	mov	w0, #0xa                   	// #10
  437b88:	bl	401990 <putc@plt>
  437b8c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437b90:	add	x1, x1, #0xb00
  437b94:	mov	w2, #0x5                   	// #5
  437b98:	mov	x0, #0x0                   	// #0
  437b9c:	bl	401c70 <dcgettext@plt>
  437ba0:	bl	401cc0 <printf@plt>
  437ba4:	ldr	w25, [sp, #256]
  437ba8:	cbz	w25, 437dac <ferror@plt+0x3606c>
  437bac:	ldr	w0, [sp, #224]
  437bb0:	adrp	x22, 47f000 <warn@@Base+0x386c0>
  437bb4:	str	w24, [sp, #280]
  437bb8:	add	x22, x22, #0xb10
  437bbc:	mov	w23, w0
  437bc0:	mov	w24, w0
  437bc4:	mov	w0, w21
  437bc8:	mov	x20, #0x0                   	// #0
  437bcc:	mov	x21, x19
  437bd0:	mov	w28, w0
  437bd4:	str	x19, [sp, #168]
  437bd8:	str	x26, [sp, #256]
  437bdc:	ldr	x19, [sp, #208]
  437be0:	b	437c30 <ferror@plt+0x35ef0>
  437be4:	sub	x1, x21, x23
  437be8:	mov	x26, #0x0                   	// #0
  437bec:	cmp	x27, x1
  437bf0:	b.ls	437c04 <ferror@plt+0x35ec4>  // b.plast
  437bf4:	sub	x1, x27, x0
  437bf8:	sub	w2, w1, #0x1
  437bfc:	cmp	w2, #0x7
  437c00:	b.ls	437c44 <ferror@plt+0x35f04>  // b.plast
  437c04:	mov	x1, x22
  437c08:	mov	w2, #0x5                   	// #5
  437c0c:	mov	x0, #0x0                   	// #0
  437c10:	bl	401c70 <dcgettext@plt>
  437c14:	mov	x2, x26
  437c18:	mov	w1, w20
  437c1c:	bl	401cc0 <printf@plt>
  437c20:	add	w0, w20, #0x1
  437c24:	cmp	w25, w0
  437c28:	b.eq	437d94 <ferror@plt+0x36054>  // b.none
  437c2c:	mov	w20, w0
  437c30:	mov	x0, x21
  437c34:	add	x21, x21, x23
  437c38:	cmp	x21, x27
  437c3c:	b.cs	437be4 <ferror@plt+0x35ea4>  // b.hs, b.nlast
  437c40:	mov	w1, w24
  437c44:	ldr	x2, [x19]
  437c48:	blr	x2
  437c4c:	mov	x26, x0
  437c50:	b	437c04 <ferror@plt+0x35ec4>
  437c54:	mov	w1, #0x4                   	// #4
  437c58:	ldr	x0, [sp, #208]
  437c5c:	ldr	x2, [x0]
  437c60:	mov	x0, x21
  437c64:	blr	x2
  437c68:	str	w0, [sp, #256]
  437c6c:	cbz	w0, 437a98 <ferror@plt+0x35d58>
  437c70:	add	x21, x20, #0xc
  437c74:	cmp	x21, x27
  437c78:	b.cs	437ac0 <ferror@plt+0x35d80>  // b.hs, b.nlast
  437c7c:	mov	w1, #0x4                   	// #4
  437c80:	ldr	x0, [sp, #208]
  437c84:	ldr	x2, [x0]
  437c88:	mov	x0, x19
  437c8c:	add	x19, x20, #0x10
  437c90:	blr	x2
  437c94:	str	w0, [sp, #232]
  437c98:	cmp	x19, x27
  437c9c:	b.cc	43895c <ferror@plt+0x36c1c>  // b.lo, b.ul, b.last
  437ca0:	cmp	x21, x27
  437ca4:	b.cs	437ae8 <ferror@plt+0x35da8>  // b.hs, b.nlast
  437ca8:	sub	x1, x27, x21
  437cac:	sub	w0, w1, #0x1
  437cb0:	cmp	w0, #0x7
  437cb4:	b.ls	438960 <ferror@plt+0x36c20>  // b.plast
  437cb8:	add	x22, x20, #0x14
  437cbc:	mov	w24, #0x0                   	// #0
  437cc0:	cmp	x27, x22
  437cc4:	b.ls	437af8 <ferror@plt+0x35db8>  // b.plast
  437cc8:	mov	w1, #0x4                   	// #4
  437ccc:	ldr	x0, [sp, #208]
  437cd0:	add	x23, x20, #0x18
  437cd4:	ldr	x2, [x0]
  437cd8:	mov	x0, x19
  437cdc:	blr	x2
  437ce0:	and	x1, x0, #0xffffffff
  437ce4:	mov	w21, w0
  437ce8:	ubfiz	x0, x0, #2, #32
  437cec:	str	x1, [sp, #184]
  437cf0:	cmp	x23, x27
  437cf4:	str	x0, [sp, #240]
  437cf8:	b.cc	4387a8 <ferror@plt+0x36a68>  // b.lo, b.ul, b.last
  437cfc:	cmp	x27, x22
  437d00:	b.ls	437b10 <ferror@plt+0x35dd0>  // b.plast
  437d04:	sub	x1, x27, x22
  437d08:	sub	w0, w1, #0x1
  437d0c:	cmp	w0, #0x7
  437d10:	b.hi	437b10 <ferror@plt+0x35dd0>  // b.pmore
  437d14:	ldr	x0, [sp, #208]
  437d18:	add	x19, x20, #0x1c
  437d1c:	ldr	x2, [x0]
  437d20:	mov	x0, x22
  437d24:	blr	x2
  437d28:	and	x1, x0, #0xffffffff
  437d2c:	str	x1, [sp, #160]
  437d30:	ubfiz	x1, x0, #2, #32
  437d34:	str	x1, [sp, #192]
  437d38:	cmp	x27, x19
  437d3c:	ldr	w1, [sp, #224]
  437d40:	str	w0, [sp, #228]
  437d44:	mul	w0, w1, w0
  437d48:	str	x0, [sp, #248]
  437d4c:	b.ls	437b2c <ferror@plt+0x35dec>  // b.plast
  437d50:	ldr	x0, [sp, #208]
  437d54:	add	x20, x20, #0x20
  437d58:	mov	w1, #0x4                   	// #4
  437d5c:	ldr	x2, [x0]
  437d60:	mov	x0, x23
  437d64:	blr	x2
  437d68:	mov	x28, x0
  437d6c:	cmp	x20, x27
  437d70:	mov	w0, w0
  437d74:	b.cc	438828 <ferror@plt+0x36ae8>  // b.lo, b.ul, b.last
  437d78:	and	x0, x28, #0xffffffff
  437d7c:	sub	x1, x27, x19
  437d80:	str	x0, [sp, #176]
  437d84:	sub	w0, w1, #0x1
  437d88:	cmp	w0, #0x7
  437d8c:	b.hi	437b3c <ferror@plt+0x35dfc>  // b.pmore
  437d90:	b	438830 <ferror@plt+0x36af0>
  437d94:	ldr	x19, [sp, #168]
  437d98:	madd	x20, x20, x23, x23
  437d9c:	ldr	w24, [sp, #280]
  437da0:	mov	w21, w28
  437da4:	ldr	x26, [sp, #256]
  437da8:	add	x19, x19, x20
  437dac:	ldr	x0, [sp, #216]
  437db0:	ldr	x1, [x0]
  437db4:	mov	w0, #0xa                   	// #10
  437db8:	bl	401990 <putc@plt>
  437dbc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437dc0:	add	x1, x1, #0xb28
  437dc4:	mov	w2, #0x5                   	// #5
  437dc8:	mov	x0, #0x0                   	// #0
  437dcc:	bl	401c70 <dcgettext@plt>
  437dd0:	bl	401cc0 <printf@plt>
  437dd4:	ldr	w28, [sp, #232]
  437dd8:	cbz	w28, 437e90 <ferror@plt+0x36150>
  437ddc:	ldr	w0, [sp, #224]
  437de0:	adrp	x22, 47f000 <warn@@Base+0x386c0>
  437de4:	mov	x20, #0x0                   	// #0
  437de8:	add	x22, x22, #0xb10
  437dec:	mov	w25, w0
  437df0:	mov	w23, w0
  437df4:	str	x19, [sp, #168]
  437df8:	str	w24, [sp, #232]
  437dfc:	str	w21, [sp, #256]
  437e00:	mov	x21, x19
  437e04:	ldr	x19, [sp, #208]
  437e08:	b	437e58 <ferror@plt+0x36118>
  437e0c:	sub	x1, x21, x25
  437e10:	mov	x24, #0x0                   	// #0
  437e14:	cmp	x27, x1
  437e18:	b.ls	437e2c <ferror@plt+0x360ec>  // b.plast
  437e1c:	sub	x1, x27, x0
  437e20:	sub	w2, w1, #0x1
  437e24:	cmp	w2, #0x7
  437e28:	b.ls	437e6c <ferror@plt+0x3612c>  // b.plast
  437e2c:	mov	x1, x22
  437e30:	mov	w2, #0x5                   	// #5
  437e34:	mov	x0, #0x0                   	// #0
  437e38:	bl	401c70 <dcgettext@plt>
  437e3c:	mov	x2, x24
  437e40:	mov	w1, w20
  437e44:	bl	401cc0 <printf@plt>
  437e48:	add	w0, w20, #0x1
  437e4c:	cmp	w0, w28
  437e50:	b.eq	437e7c <ferror@plt+0x3613c>  // b.none
  437e54:	mov	w20, w0
  437e58:	mov	x0, x21
  437e5c:	add	x21, x21, x25
  437e60:	cmp	x21, x27
  437e64:	b.cs	437e0c <ferror@plt+0x360cc>  // b.hs, b.nlast
  437e68:	mov	w1, w23
  437e6c:	ldr	x2, [x19]
  437e70:	blr	x2
  437e74:	mov	x24, x0
  437e78:	b	437e2c <ferror@plt+0x360ec>
  437e7c:	ldr	x19, [sp, #168]
  437e80:	madd	x20, x20, x25, x25
  437e84:	ldr	w24, [sp, #232]
  437e88:	ldr	w21, [sp, #256]
  437e8c:	add	x19, x19, x20
  437e90:	ldr	x25, [sp, #216]
  437e94:	mov	w0, #0xa                   	// #10
  437e98:	ldr	x1, [x25]
  437e9c:	bl	401990 <putc@plt>
  437ea0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437ea4:	add	x1, x1, #0xb20
  437ea8:	mov	w2, #0x5                   	// #5
  437eac:	mov	x0, #0x0                   	// #0
  437eb0:	bl	401c70 <dcgettext@plt>
  437eb4:	bl	401cc0 <printf@plt>
  437eb8:	cbz	w24, 437f6c <ferror@plt+0x3622c>
  437ebc:	adrp	x22, 47f000 <warn@@Base+0x386c0>
  437ec0:	mov	x23, x19
  437ec4:	add	x22, x22, #0xb38
  437ec8:	mov	w20, #0x0                   	// #0
  437ecc:	str	x19, [sp, #168]
  437ed0:	ldr	x28, [sp, #208]
  437ed4:	b	437f38 <ferror@plt+0x361f8>
  437ed8:	sub	x1, x23, #0x8
  437edc:	mov	x19, #0x0                   	// #0
  437ee0:	cmp	x27, x1
  437ee4:	b.ls	437ef8 <ferror@plt+0x361b8>  // b.plast
  437ee8:	sub	x1, x27, x0
  437eec:	sub	w2, w1, #0x1
  437ef0:	cmp	w2, #0x7
  437ef4:	b.ls	437f4c <ferror@plt+0x3620c>  // b.plast
  437ef8:	mov	w2, #0x5                   	// #5
  437efc:	mov	x1, x22
  437f00:	mov	x0, #0x0                   	// #0
  437f04:	bl	401c70 <dcgettext@plt>
  437f08:	mov	w1, w20
  437f0c:	bl	401cc0 <printf@plt>
  437f10:	mov	x0, x19
  437f14:	mov	w1, #0x8                   	// #8
  437f18:	bl	42c788 <ferror@plt+0x2aa48>
  437f1c:	ldr	x1, [x25]
  437f20:	mov	w0, #0xa                   	// #10
  437f24:	bl	401990 <putc@plt>
  437f28:	add	w0, w20, #0x1
  437f2c:	cmp	w0, w24
  437f30:	b.eq	437f5c <ferror@plt+0x3621c>  // b.none
  437f34:	mov	w20, w0
  437f38:	mov	x0, x23
  437f3c:	add	x23, x23, #0x8
  437f40:	cmp	x23, x27
  437f44:	b.cs	437ed8 <ferror@plt+0x36198>  // b.hs, b.nlast
  437f48:	mov	w1, #0x8                   	// #8
  437f4c:	ldr	x2, [x28]
  437f50:	blr	x2
  437f54:	mov	x19, x0
  437f58:	b	437ef8 <ferror@plt+0x361b8>
  437f5c:	ldr	x19, [sp, #168]
  437f60:	ubfiz	x0, x20, #3, #32
  437f64:	add	x0, x0, #0x8
  437f68:	add	x19, x19, x0
  437f6c:	ldr	x0, [sp, #240]
  437f70:	ldr	x3, [sp, #192]
  437f74:	add	x2, x19, x0
  437f78:	str	x2, [sp, #232]
  437f7c:	mov	w0, #0xa                   	// #10
  437f80:	add	x2, x2, x3
  437f84:	str	x2, [sp, #240]
  437f88:	ldr	x1, [sp, #216]
  437f8c:	ldr	x3, [sp, #248]
  437f90:	ldr	x1, [x1]
  437f94:	add	x2, x2, x3
  437f98:	add	x24, x2, x3
  437f9c:	str	x2, [sp, #248]
  437fa0:	ldr	x2, [sp, #176]
  437fa4:	add	x28, x24, x2
  437fa8:	bl	401990 <putc@plt>
  437fac:	cmp	x28, x27
  437fb0:	b.hi	438b20 <ferror@plt+0x36de0>  // b.pmore
  437fb4:	ldr	x0, [sp, #184]
  437fb8:	cbz	x0, 438a4c <ferror@plt+0x36d0c>
  437fbc:	ldr	x0, [sp, #184]
  437fc0:	mov	x20, #0x0                   	// #0
  437fc4:	add	x1, x19, x0, lsl #2
  437fc8:	ldr	w0, [x19], #4
  437fcc:	cmp	w0, #0x0
  437fd0:	cinc	x20, x20, ne  // ne = any
  437fd4:	cmp	x19, x1
  437fd8:	b.ne	437fc8 <ferror@plt+0x36288>  // b.any
  437fdc:	ldr	x19, [sp, #184]
  437fe0:	mov	w4, #0x5                   	// #5
  437fe4:	adrp	x2, 47f000 <warn@@Base+0x386c0>
  437fe8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  437fec:	mov	x3, x19
  437ff0:	add	x2, x2, #0xb98
  437ff4:	add	x1, x1, #0xbb8
  437ff8:	mov	x0, #0x0                   	// #0
  437ffc:	bl	401c20 <dcngettext@plt>
  438000:	mov	x22, #0x0                   	// #0
  438004:	mov	x2, x19
  438008:	mov	x1, x20
  43800c:	bl	401cc0 <printf@plt>
  438010:	mov	x19, #0x0                   	// #0
  438014:	ldr	x0, [sp, #160]
  438018:	cbz	x0, 438088 <ferror@plt+0x36348>
  43801c:	ldr	x0, [sp, #232]
  438020:	mov	x6, #0x0                   	// #0
  438024:	ldr	x1, [sp, #160]
  438028:	mov	x2, x0
  43802c:	mov	x19, #0x0                   	// #0
  438030:	mov	x22, #0x0                   	// #0
  438034:	add	x7, x0, x1, lsl #2
  438038:	ldr	w0, [x2], #4
  43803c:	b	43804c <ferror@plt+0x3630c>
  438040:	mov	x6, #0x0                   	// #0
  438044:	add	x2, x2, #0x4
  438048:	mov	w0, w1
  43804c:	cmp	x7, x2
  438050:	b.eq	438084 <ferror@plt+0x36344>  // b.none
  438054:	udiv	w4, w0, w21
  438058:	ldr	w1, [x2]
  43805c:	udiv	w3, w1, w21
  438060:	msub	w4, w4, w21, w0
  438064:	msub	w0, w3, w21, w1
  438068:	cmp	w4, w0
  43806c:	b.ne	438040 <ferror@plt+0x36300>  // b.any
  438070:	add	x6, x6, #0x1
  438074:	add	x22, x22, #0x1
  438078:	cmp	x19, x6
  43807c:	csel	x19, x19, x6, cs  // cs = hs, nlast
  438080:	b	438044 <ferror@plt+0x36304>
  438084:	add	x20, x20, x22
  438088:	mov	w2, #0x5                   	// #5
  43808c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438090:	mov	x0, #0x0                   	// #0
  438094:	add	x1, x1, #0xbd8
  438098:	bl	401c70 <dcgettext@plt>
  43809c:	mov	x3, x19
  4380a0:	mov	x2, x22
  4380a4:	ldr	x19, [sp, #160]
  4380a8:	mov	x1, x19
  4380ac:	bl	401cc0 <printf@plt>
  4380b0:	cmp	x20, x19
  4380b4:	b.ne	438b94 <ferror@plt+0x36e54>  // b.any
  4380b8:	stp	x26, x27, [sp, #168]
  4380bc:	mov	x27, x24
  4380c0:	adrp	x22, 456000 <warn@@Base+0xf6c0>
  4380c4:	ldr	x24, [sp, #264]
  4380c8:	adrp	x20, 456000 <warn@@Base+0xf6c0>
  4380cc:	add	x22, x22, #0x6e0
  4380d0:	add	x20, x20, #0x6c8
  4380d4:	mov	x23, #0x0                   	// #0
  4380d8:	mov	x21, #0x0                   	// #0
  4380dc:	mov	x25, #0x0                   	// #0
  4380e0:	mov	x1, x28
  4380e4:	mov	x0, x27
  4380e8:	add	x4, sp, #0x12c
  4380ec:	add	x3, sp, #0x128
  4380f0:	mov	w2, #0x0                   	// #0
  4380f4:	bl	42fb50 <ferror@plt+0x2de10>
  4380f8:	ldr	w1, [sp, #300]
  4380fc:	mov	x26, x0
  438100:	ldr	w19, [sp, #296]
  438104:	add	x27, x27, x19
  438108:	tbnz	w1, #0, 438538 <ferror@plt+0x367f8>
  43810c:	tbnz	w1, #1, 438224 <ferror@plt+0x364e4>
  438110:	cbz	x26, 43823c <ferror@plt+0x364fc>
  438114:	cmp	x21, x23
  438118:	b.eq	438550 <ferror@plt+0x36810>  // b.none
  43811c:	cmp	x21, x23
  438120:	b.cs	438b4c <ferror@plt+0x36e0c>  // b.hs, b.nlast
  438124:	add	x19, x25, x21, lsl #4
  438128:	mov	x1, x25
  43812c:	cmp	x25, x19
  438130:	b.cc	438144 <ferror@plt+0x36404>  // b.lo, b.ul, b.last
  438134:	b	438178 <ferror@plt+0x36438>
  438138:	add	x1, x1, #0x10
  43813c:	cmp	x1, x19
  438140:	b.cs	438178 <ferror@plt+0x36438>  // b.hs, b.nlast
  438144:	ldr	x2, [x1]
  438148:	cmp	x2, x26
  43814c:	b.ne	438138 <ferror@plt+0x363f8>  // b.any
  438150:	mov	w2, #0x5                   	// #5
  438154:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438158:	mov	x0, #0x0                   	// #0
  43815c:	add	x1, x1, #0xc88
  438160:	bl	401c70 <dcgettext@plt>
  438164:	ldr	x3, [sp, #168]
  438168:	mov	x1, x26
  43816c:	ldr	x2, [x24, #32]
  438170:	sub	x2, x3, x2
  438174:	bl	446940 <warn@@Base>
  438178:	stp	x26, x27, [x19]
  43817c:	mov	x0, x27
  438180:	add	x3, sp, #0x12c
  438184:	mov	x1, x28
  438188:	mov	x4, #0x0                   	// #0
  43818c:	mov	w2, #0x0                   	// #0
  438190:	bl	42fb50 <ferror@plt+0x2de10>
  438194:	ldr	w5, [sp, #300]
  438198:	add	x21, x21, #0x1
  43819c:	add	x27, x27, x5
  4381a0:	b	4381e0 <ferror@plt+0x364a0>
  4381a4:	tbnz	w1, #1, 438508 <ferror@plt+0x367c8>
  4381a8:	mov	x1, x28
  4381ac:	mov	x0, x27
  4381b0:	mov	w2, #0x0                   	// #0
  4381b4:	add	x4, sp, #0x12c
  4381b8:	add	x3, sp, #0x128
  4381bc:	bl	42fb50 <ferror@plt+0x2de10>
  4381c0:	ldr	w1, [sp, #300]
  4381c4:	mov	x26, x0
  4381c8:	ldr	w2, [sp, #296]
  4381cc:	add	x27, x27, x2
  4381d0:	tbnz	w1, #0, 4384f0 <ferror@plt+0x367b0>
  4381d4:	tbnz	w1, #1, 438520 <ferror@plt+0x367e0>
  4381d8:	orr	x19, x19, x26
  4381dc:	cbz	x19, 4380e0 <ferror@plt+0x363a0>
  4381e0:	mov	x1, x28
  4381e4:	mov	x0, x27
  4381e8:	mov	w2, #0x0                   	// #0
  4381ec:	add	x4, sp, #0x12c
  4381f0:	add	x3, sp, #0x128
  4381f4:	bl	42fb50 <ferror@plt+0x2de10>
  4381f8:	ldr	w1, [sp, #300]
  4381fc:	mov	x19, x0
  438200:	ldr	w2, [sp, #296]
  438204:	add	x27, x27, x2
  438208:	tbz	w1, #0, 4381a4 <ferror@plt+0x36464>
  43820c:	mov	x1, x20
  438210:	mov	w2, #0x5                   	// #5
  438214:	mov	x0, #0x0                   	// #0
  438218:	bl	401c70 <dcgettext@plt>
  43821c:	bl	446368 <error@@Base>
  438220:	b	4381a8 <ferror@plt+0x36468>
  438224:	mov	x1, x22
  438228:	mov	w2, #0x5                   	// #5
  43822c:	mov	x0, #0x0                   	// #0
  438230:	bl	401c70 <dcgettext@plt>
  438234:	bl	446368 <error@@Base>
  438238:	cbnz	x26, 438114 <ferror@plt+0x363d4>
  43823c:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  438240:	add	x1, x1, #0x988
  438244:	mov	w2, #0x5                   	// #5
  438248:	mov	x0, #0x0                   	// #0
  43824c:	str	x25, [sp, #160]
  438250:	ldp	x26, x27, [sp, #168]
  438254:	bl	401c70 <dcgettext@plt>
  438258:	bl	401cc0 <printf@plt>
  43825c:	ldr	w0, [sp, #228]
  438260:	cbz	w0, 43872c <ferror@plt+0x369ec>
  438264:	ldr	x0, [sp, #160]
  438268:	str	xzr, [sp, #184]
  43826c:	ldr	w25, [sp, #224]
  438270:	str	wzr, [sp, #192]
  438274:	add	x24, x0, x21, lsl #4
  438278:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  43827c:	add	x0, x0, #0xcd0
  438280:	str	x0, [sp, #256]
  438284:	nop
  438288:	ldr	w20, [sp, #192]
  43828c:	ldr	x1, [sp, #240]
  438290:	add	x21, x20, x25
  438294:	ldr	w19, [sp, #184]
  438298:	add	x0, x1, x20
  43829c:	add	x1, x1, x21
  4382a0:	cmp	x27, x1
  4382a4:	b.hi	438748 <ferror@plt+0x36a08>  // b.pmore
  4382a8:	cmp	x0, x27
  4382ac:	mov	x23, #0x0                   	// #0
  4382b0:	b.cs	4382c4 <ferror@plt+0x36584>  // b.hs, b.nlast
  4382b4:	sub	x1, x27, x0
  4382b8:	sub	w2, w1, #0x1
  4382bc:	cmp	w2, #0x7
  4382c0:	b.ls	43874c <ferror@plt+0x36a0c>  // b.plast
  4382c4:	ldr	x0, [sp, #248]
  4382c8:	add	x21, x0, x21
  4382cc:	add	x0, x0, x20
  4382d0:	cmp	x27, x21
  4382d4:	b.hi	438770 <ferror@plt+0x36a30>  // b.pmore
  4382d8:	str	x28, [sp, #176]
  4382dc:	cmp	x0, x27
  4382e0:	b.cs	4382f4 <ferror@plt+0x365b4>  // b.hs, b.nlast
  4382e4:	sub	x1, x27, x0
  4382e8:	sub	w2, w1, #0x1
  4382ec:	cmp	w2, #0x7
  4382f0:	b.ls	438774 <ferror@plt+0x36a34>  // b.plast
  4382f4:	ldp	x21, x1, [sp, #176]
  4382f8:	mov	w22, #0xfffffffe            	// #-2
  4382fc:	ldr	x0, [sp, #232]
  438300:	ldr	w20, [x0, x1, lsl #2]
  438304:	mov	x0, #0xffffffffffffffff    	// #-1
  438308:	str	x0, [sp, #168]
  43830c:	mov	x0, x23
  438310:	bl	42e3f8 <ferror@plt+0x2c6b8>
  438314:	mov	x3, x0
  438318:	ldr	x0, [sp, #256]
  43831c:	mov	w2, w20
  438320:	mov	w1, w19
  438324:	bl	401cc0 <printf@plt>
  438328:	adrp	x19, 456000 <warn@@Base+0xf6c0>
  43832c:	add	x19, x19, #0x6c8
  438330:	mov	x1, x27
  438334:	add	x4, sp, #0x12c
  438338:	add	x3, sp, #0x128
  43833c:	mov	x0, x21
  438340:	mov	w2, #0x0                   	// #0
  438344:	bl	42fb50 <ferror@plt+0x2de10>
  438348:	ldr	w1, [sp, #300]
  43834c:	mov	x23, x0
  438350:	ldr	w20, [sp, #296]
  438354:	tbnz	w1, #0, 43862c <ferror@plt+0x368ec>
  438358:	tbnz	w1, #1, 4386a8 <ferror@plt+0x36968>
  43835c:	cmn	w22, #0x1
  438360:	b.eq	438648 <ferror@plt+0x36908>  // b.none
  438364:	cbz	x23, 4386ec <ferror@plt+0x369ac>
  438368:	cmp	w22, #0x0
  43836c:	b.lt	43839c <ferror@plt+0x3665c>  // b.tstop
  438370:	ldr	x0, [sp, #168]
  438374:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  438378:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  43837c:	add	x1, x1, #0x2d8
  438380:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  438384:	add	x2, x2, #0x628
  438388:	csel	x1, x2, x1, eq  // eq = none
  43838c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  438390:	mov	x2, x23
  438394:	add	x0, x0, #0xce0
  438398:	bl	401cc0 <printf@plt>
  43839c:	ldr	x0, [sp, #160]
  4383a0:	cmp	x0, x24
  4383a4:	b.cs	4386c4 <ferror@plt+0x36984>  // b.hs, b.nlast
  4383a8:	mov	x1, x0
  4383ac:	b	4383bc <ferror@plt+0x3667c>
  4383b0:	add	x1, x1, #0x10
  4383b4:	cmp	x1, x24
  4383b8:	b.cs	4386c4 <ferror@plt+0x36984>  // b.hs, b.nlast
  4383bc:	ldr	x0, [x1]
  4383c0:	cmp	x0, x23
  4383c4:	b.ne	4383b0 <ferror@plt+0x36670>  // b.any
  4383c8:	cmp	x1, x24
  4383cc:	b.cs	4386c4 <ferror@plt+0x36984>  // b.hs, b.nlast
  4383d0:	ldr	x19, [x1, #8]
  4383d4:	add	x4, sp, #0x12c
  4383d8:	mov	x1, x28
  4383dc:	add	x3, sp, #0x128
  4383e0:	mov	x0, x19
  4383e4:	mov	w2, #0x0                   	// #0
  4383e8:	bl	42fb50 <ferror@plt+0x2de10>
  4383ec:	mov	x23, x0
  4383f0:	ldr	w1, [sp, #300]
  4383f4:	ldr	w0, [sp, #296]
  4383f8:	add	x19, x19, x0
  4383fc:	tbnz	w1, #0, 438658 <ferror@plt+0x36918>
  438400:	tbnz	w1, #1, 438590 <ferror@plt+0x36850>
  438404:	tbz	w22, #31, 438574 <ferror@plt+0x36834>
  438408:	add	x21, x21, w20, uxtw
  43840c:	b	438464 <ferror@plt+0x36724>
  438410:	lsr	w3, w22, #31
  438414:	mov	w0, #0xffffffff            	// #-1
  438418:	mov	w2, #0x3d                  	// #61
  43841c:	mov	w1, #0x5                   	// #5
  438420:	str	x25, [sp]
  438424:	mov	x4, x21
  438428:	str	w1, [sp, #8]
  43842c:	mov	x5, x27
  438430:	str	xzr, [sp, #16]
  438434:	mov	x1, x23
  438438:	str	w3, [sp, #24]
  43843c:	mov	x7, #0x0                   	// #0
  438440:	stp	xzr, xzr, [sp, #32]
  438444:	mov	x3, x26
  438448:	mov	x6, #0x0                   	// #0
  43844c:	strb	w2, [sp, #48]
  438450:	mov	x2, #0x0                   	// #0
  438454:	str	w0, [sp, #56]
  438458:	mov	x0, #0x0                   	// #0
  43845c:	bl	433860 <ferror@plt+0x31b20>
  438460:	mov	x21, x0
  438464:	mov	x1, x28
  438468:	mov	x0, x19
  43846c:	mov	w2, #0x0                   	// #0
  438470:	add	x4, sp, #0x12c
  438474:	add	x3, sp, #0x128
  438478:	bl	42fb50 <ferror@plt+0x2de10>
  43847c:	ldr	w2, [sp, #300]
  438480:	mov	x20, x0
  438484:	ldr	w1, [sp, #296]
  438488:	add	x19, x19, x1
  43848c:	tbnz	w2, #0, 4385d8 <ferror@plt+0x36898>
  438490:	tbnz	w2, #1, 438610 <ferror@plt+0x368d0>
  438494:	mov	x1, x28
  438498:	mov	x0, x19
  43849c:	mov	w2, #0x0                   	// #0
  4384a0:	add	x4, sp, #0x12c
  4384a4:	add	x3, sp, #0x128
  4384a8:	bl	42fb50 <ferror@plt+0x2de10>
  4384ac:	ldr	w1, [sp, #300]
  4384b0:	mov	x23, x0
  4384b4:	ldr	w2, [sp, #296]
  4384b8:	add	x19, x19, x2
  4384bc:	tbnz	w1, #0, 4385b0 <ferror@plt+0x36870>
  4384c0:	tbnz	w1, #1, 4385f4 <ferror@plt+0x368b4>
  4384c4:	orr	x0, x20, x23
  4384c8:	cbz	x0, 4385d0 <ferror@plt+0x36890>
  4384cc:	tbnz	w22, #31, 438410 <ferror@plt+0x366d0>
  4384d0:	mov	w0, w20
  4384d4:	bl	44a598 <warn@@Base+0x3c58>
  4384d8:	mov	x1, x0
  4384dc:	cbz	x0, 438678 <ferror@plt+0x36938>
  4384e0:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  4384e4:	add	x0, x0, #0xd30
  4384e8:	bl	401cc0 <printf@plt>
  4384ec:	b	438410 <ferror@plt+0x366d0>
  4384f0:	mov	x1, x20
  4384f4:	mov	w2, #0x5                   	// #5
  4384f8:	mov	x0, #0x0                   	// #0
  4384fc:	bl	401c70 <dcgettext@plt>
  438500:	bl	446368 <error@@Base>
  438504:	b	4381d8 <ferror@plt+0x36498>
  438508:	mov	x1, x22
  43850c:	mov	w2, #0x5                   	// #5
  438510:	mov	x0, #0x0                   	// #0
  438514:	bl	401c70 <dcgettext@plt>
  438518:	bl	446368 <error@@Base>
  43851c:	b	4381a8 <ferror@plt+0x36468>
  438520:	mov	x1, x22
  438524:	mov	w2, #0x5                   	// #5
  438528:	mov	x0, #0x0                   	// #0
  43852c:	bl	401c70 <dcgettext@plt>
  438530:	bl	446368 <error@@Base>
  438534:	b	4381d8 <ferror@plt+0x36498>
  438538:	mov	x1, x20
  43853c:	mov	w2, #0x5                   	// #5
  438540:	mov	x0, #0x0                   	// #0
  438544:	bl	401c70 <dcgettext@plt>
  438548:	bl	446368 <error@@Base>
  43854c:	b	438110 <ferror@plt+0x363d0>
  438550:	lsl	x23, x21, #1
  438554:	mov	x1, #0x100                 	// #256
  438558:	cmp	x23, x1
  43855c:	mov	x0, x25
  438560:	csel	x23, x23, x1, cs  // cs = hs, nlast
  438564:	lsl	x1, x23, #4
  438568:	bl	44a8a8 <warn@@Base+0x3f68>
  43856c:	mov	x25, x0
  438570:	b	43811c <ferror@plt+0x363dc>
  438574:	mov	x0, x23
  438578:	bl	42e5b8 <ferror@plt+0x2c878>
  43857c:	adrp	x2, 47f000 <warn@@Base+0x386c0>
  438580:	mov	x1, x0
  438584:	add	x0, x2, #0xd30
  438588:	bl	401cc0 <printf@plt>
  43858c:	b	438408 <ferror@plt+0x366c8>
  438590:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  438594:	add	x1, x0, #0x6e0
  438598:	mov	w2, #0x5                   	// #5
  43859c:	mov	x0, #0x0                   	// #0
  4385a0:	bl	401c70 <dcgettext@plt>
  4385a4:	bl	446368 <error@@Base>
  4385a8:	tbnz	w22, #31, 438408 <ferror@plt+0x366c8>
  4385ac:	b	438574 <ferror@plt+0x36834>
  4385b0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4385b4:	add	x1, x1, #0x6c8
  4385b8:	mov	w2, #0x5                   	// #5
  4385bc:	mov	x0, #0x0                   	// #0
  4385c0:	bl	401c70 <dcgettext@plt>
  4385c4:	bl	446368 <error@@Base>
  4385c8:	orr	x0, x20, x23
  4385cc:	cbnz	x0, 4384cc <ferror@plt+0x3678c>
  4385d0:	add	w22, w22, #0x1
  4385d4:	b	438328 <ferror@plt+0x365e8>
  4385d8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4385dc:	add	x1, x1, #0x6c8
  4385e0:	mov	w2, #0x5                   	// #5
  4385e4:	mov	x0, #0x0                   	// #0
  4385e8:	bl	401c70 <dcgettext@plt>
  4385ec:	bl	446368 <error@@Base>
  4385f0:	b	438494 <ferror@plt+0x36754>
  4385f4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4385f8:	add	x1, x0, #0x6e0
  4385fc:	mov	w2, #0x5                   	// #5
  438600:	mov	x0, #0x0                   	// #0
  438604:	bl	401c70 <dcgettext@plt>
  438608:	bl	446368 <error@@Base>
  43860c:	b	4384c4 <ferror@plt+0x36784>
  438610:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  438614:	add	x1, x0, #0x6e0
  438618:	mov	w2, #0x5                   	// #5
  43861c:	mov	x0, #0x0                   	// #0
  438620:	bl	401c70 <dcgettext@plt>
  438624:	bl	446368 <error@@Base>
  438628:	b	438494 <ferror@plt+0x36754>
  43862c:	mov	x1, x19
  438630:	mov	w2, #0x5                   	// #5
  438634:	mov	x0, #0x0                   	// #0
  438638:	bl	401c70 <dcgettext@plt>
  43863c:	bl	446368 <error@@Base>
  438640:	cmn	w22, #0x1
  438644:	b.ne	438364 <ferror@plt+0x36624>  // b.any
  438648:	mov	w22, #0x0                   	// #0
  43864c:	str	x23, [sp, #168]
  438650:	ldr	x21, [sp, #176]
  438654:	b	438330 <ferror@plt+0x365f0>
  438658:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43865c:	add	x1, x1, #0x6c8
  438660:	mov	w2, #0x5                   	// #5
  438664:	mov	x0, #0x0                   	// #0
  438668:	bl	401c70 <dcgettext@plt>
  43866c:	bl	446368 <error@@Base>
  438670:	tbnz	w22, #31, 438408 <ferror@plt+0x366c8>
  438674:	b	438574 <ferror@plt+0x36834>
  438678:	mov	w2, #0x5                   	// #5
  43867c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438680:	add	x1, x1, #0xd38
  438684:	bl	401c70 <dcgettext@plt>
  438688:	mov	x3, x20
  43868c:	mov	x2, x0
  438690:	ldr	x20, [sp, #200]
  438694:	mov	x1, #0x64                  	// #100
  438698:	mov	x0, x20
  43869c:	bl	4019e0 <snprintf@plt>
  4386a0:	mov	x1, x20
  4386a4:	b	4384e0 <ferror@plt+0x367a0>
  4386a8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  4386ac:	add	x1, x0, #0x6e0
  4386b0:	mov	w2, #0x5                   	// #5
  4386b4:	mov	x0, #0x0                   	// #0
  4386b8:	bl	401c70 <dcgettext@plt>
  4386bc:	bl	446368 <error@@Base>
  4386c0:	b	43835c <ferror@plt+0x3661c>
  4386c4:	mov	w2, #0x5                   	// #5
  4386c8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4386cc:	mov	x0, #0x0                   	// #0
  4386d0:	add	x1, x1, #0xce8
  4386d4:	bl	401c70 <dcgettext@plt>
  4386d8:	ldr	x1, [sp, #264]
  4386dc:	ldr	x2, [x1, #32]
  4386e0:	mov	x1, x23
  4386e4:	sub	x2, x26, x2
  4386e8:	bl	446940 <warn@@Base>
  4386ec:	cmp	w22, #0x0
  4386f0:	b.le	43878c <ferror@plt+0x36a4c>
  4386f4:	ldr	x0, [sp, #216]
  4386f8:	ldr	w2, [sp, #192]
  4386fc:	ldr	w3, [sp, #224]
  438700:	ldr	x1, [x0]
  438704:	add	w2, w2, w3
  438708:	ldr	x0, [sp, #184]
  43870c:	str	w2, [sp, #192]
  438710:	add	x19, x0, #0x1
  438714:	mov	w0, #0xa                   	// #10
  438718:	str	x19, [sp, #184]
  43871c:	bl	401990 <putc@plt>
  438720:	ldr	w0, [sp, #228]
  438724:	cmp	w0, w19
  438728:	b.hi	438288 <ferror@plt+0x36548>  // b.pmore
  43872c:	ldr	x0, [sp, #160]
  438730:	bl	401bc0 <free@plt>
  438734:	ldr	x0, [sp, #272]
  438738:	cmp	x0, x27
  43873c:	b.ls	438b70 <ferror@plt+0x36e30>  // b.plast
  438740:	mov	x26, x27
  438744:	b	4378a8 <ferror@plt+0x35b68>
  438748:	ldr	w1, [sp, #224]
  43874c:	ldr	x2, [sp, #208]
  438750:	ldr	x2, [x2]
  438754:	blr	x2
  438758:	mov	x23, x0
  43875c:	ldr	x0, [sp, #248]
  438760:	add	x21, x0, x21
  438764:	add	x0, x0, x20
  438768:	cmp	x27, x21
  43876c:	b.ls	4382d8 <ferror@plt+0x36598>  // b.plast
  438770:	ldr	w1, [sp, #224]
  438774:	ldr	x2, [sp, #208]
  438778:	ldr	x2, [x2]
  43877c:	blr	x2
  438780:	add	x0, x28, x0
  438784:	str	x0, [sp, #176]
  438788:	b	4382f4 <ferror@plt+0x365b4>
  43878c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438790:	add	x1, x1, #0xd50
  438794:	mov	w2, #0x5                   	// #5
  438798:	mov	x0, #0x0                   	// #0
  43879c:	bl	401c70 <dcgettext@plt>
  4387a0:	bl	401cc0 <printf@plt>
  4387a4:	b	4386f4 <ferror@plt+0x369b4>
  4387a8:	ldr	x0, [sp, #208]
  4387ac:	mov	w1, #0x4                   	// #4
  4387b0:	add	x19, x20, #0x1c
  4387b4:	ldr	x2, [x0]
  4387b8:	mov	x0, x22
  4387bc:	blr	x2
  4387c0:	and	x1, x0, #0xffffffff
  4387c4:	str	x1, [sp, #160]
  4387c8:	ubfiz	x1, x0, #2, #32
  4387cc:	str	x1, [sp, #192]
  4387d0:	cmp	x27, x19
  4387d4:	ldr	w1, [sp, #224]
  4387d8:	str	w0, [sp, #228]
  4387dc:	mul	w0, w1, w0
  4387e0:	str	x0, [sp, #248]
  4387e4:	b.hi	437d50 <ferror@plt+0x36010>  // b.pmore
  4387e8:	sub	x1, x27, x23
  4387ec:	sub	w0, w1, #0x1
  4387f0:	cmp	w0, #0x7
  4387f4:	b.hi	437b2c <ferror@plt+0x35dec>  // b.pmore
  4387f8:	ldr	x0, [sp, #208]
  4387fc:	add	x20, x20, #0x20
  438800:	ldr	x2, [x0]
  438804:	mov	x0, x23
  438808:	blr	x2
  43880c:	mov	x28, x0
  438810:	cmp	x20, x27
  438814:	mov	w0, w0
  438818:	b.cc	438828 <ferror@plt+0x36ae8>  // b.lo, b.ul, b.last
  43881c:	and	x0, x28, #0xffffffff
  438820:	str	x0, [sp, #176]
  438824:	b	437b3c <ferror@plt+0x35dfc>
  438828:	str	x0, [sp, #176]
  43882c:	mov	w1, #0x4                   	// #4
  438830:	ldr	x0, [sp, #208]
  438834:	ldr	x2, [x0]
  438838:	mov	x0, x19
  43883c:	blr	x2
  438840:	mov	x19, x0
  438844:	mov	w22, w0
  438848:	tst	x0, #0x3
  43884c:	b.eq	438878 <ferror@plt+0x36b38>  // b.none
  438850:	neg	w22, w19
  438854:	mov	w2, #0x5                   	// #5
  438858:	and	w22, w22, #0x3
  43885c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438860:	add	w22, w22, w19
  438864:	add	x1, x1, #0xaa0
  438868:	mov	x0, #0x0                   	// #0
  43886c:	bl	401c70 <dcgettext@plt>
  438870:	mov	w1, w19
  438874:	bl	446940 <warn@@Base>
  438878:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43887c:	add	x1, x1, #0xa80
  438880:	mov	w2, #0x5                   	// #5
  438884:	mov	x0, #0x0                   	// #0
  438888:	bl	401c70 <dcgettext@plt>
  43888c:	bl	401cc0 <printf@plt>
  438890:	cbz	w22, 437b54 <ferror@plt+0x35e14>
  438894:	sub	w0, w22, #0x1
  438898:	adrp	x28, 48a000 <warn@@Base+0x436c0>
  43889c:	add	x19, x0, #0x1
  4388a0:	adrp	x22, 47d000 <warn@@Base+0x366c0>
  4388a4:	add	x19, x20, x19
  4388a8:	add	x22, x22, #0x180
  4388ac:	mov	x23, x20
  4388b0:	str	x0, [sp, #216]
  4388b4:	add	x0, x28, #0x7d0
  4388b8:	mov	w28, #0x1                   	// #1
  4388bc:	str	x0, [sp, #168]
  4388c0:	str	x20, [sp, #280]
  4388c4:	ldr	x25, [sp, #208]
  4388c8:	b	4388fc <ferror@plt+0x36bbc>
  4388cc:	sub	x1, x23, #0x1
  4388d0:	cmp	x27, x1
  4388d4:	b.ls	4388e8 <ferror@plt+0x36ba8>  // b.plast
  4388d8:	sub	x1, x27, x0
  4388dc:	sub	w2, w1, #0x1
  4388e0:	cmp	w2, #0x7
  4388e4:	b.ls	438910 <ferror@plt+0x36bd0>  // b.plast
  4388e8:	mov	x0, x22
  4388ec:	mov	w1, #0x0                   	// #0
  4388f0:	bl	401cc0 <printf@plt>
  4388f4:	cmp	x19, x23
  4388f8:	b.eq	438944 <ferror@plt+0x36c04>  // b.none
  4388fc:	mov	x0, x23
  438900:	add	x23, x23, #0x1
  438904:	cmp	x23, x27
  438908:	b.cs	4388cc <ferror@plt+0x36b8c>  // b.hs, b.nlast
  43890c:	mov	w1, #0x1                   	// #1
  438910:	ldr	x2, [x25]
  438914:	blr	x2
  438918:	and	w20, w0, #0xff
  43891c:	mov	w1, w20
  438920:	mov	x0, x22
  438924:	bl	401cc0 <printf@plt>
  438928:	cbz	w20, 4388f4 <ferror@plt+0x36bb4>
  43892c:	ldr	x0, [sp, #168]
  438930:	ldrh	w0, [x0, w20, sxtw #1]
  438934:	tst	x0, #0x10
  438938:	csel	w28, w28, wzr, ne  // ne = any
  43893c:	cmp	x19, x23
  438940:	b.ne	4388fc <ferror@plt+0x36bbc>  // b.any
  438944:	ldr	x20, [sp, #280]
  438948:	cbnz	w28, 438aac <ferror@plt+0x36d6c>
  43894c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  438950:	add	x0, x0, #0x410
  438954:	str	x0, [sp, #216]
  438958:	b	437b7c <ferror@plt+0x35e3c>
  43895c:	mov	w1, #0x4                   	// #4
  438960:	ldr	x0, [sp, #208]
  438964:	add	x22, x20, #0x14
  438968:	ldr	x2, [x0]
  43896c:	mov	x0, x21
  438970:	blr	x2
  438974:	mov	w24, w0
  438978:	cmp	x22, x27
  43897c:	b.cc	437cc8 <ferror@plt+0x35f88>  // b.lo, b.ul, b.last
  438980:	cmp	x27, x19
  438984:	b.ls	437af8 <ferror@plt+0x35db8>  // b.plast
  438988:	sub	x1, x27, x19
  43898c:	sub	w0, w1, #0x1
  438990:	cmp	w0, #0x7
  438994:	b.hi	437af8 <ferror@plt+0x35db8>  // b.pmore
  438998:	b	437ccc <ferror@plt+0x35f8c>
  43899c:	mov	w1, #0x2                   	// #2
  4389a0:	ldr	x0, [sp, #208]
  4389a4:	ldr	x2, [x0]
  4389a8:	mov	x0, x22
  4389ac:	blr	x2
  4389b0:	ands	w19, w0, #0xffff
  4389b4:	b.ne	438a2c <ferror@plt+0x36cec>  // b.any
  4389b8:	add	x19, x20, #0x8
  4389bc:	cmp	x19, x27
  4389c0:	b.cc	437c54 <ferror@plt+0x35f14>  // b.lo, b.ul, b.last
  4389c4:	cmp	x21, x27
  4389c8:	b.cs	437a98 <ferror@plt+0x35d58>  // b.hs, b.nlast
  4389cc:	sub	x1, x27, x21
  4389d0:	sub	w0, w1, #0x1
  4389d4:	cmp	w0, #0x7
  4389d8:	b.ls	437c58 <ferror@plt+0x35f18>  // b.plast
  4389dc:	b	437a98 <ferror@plt+0x35d58>
  4389e0:	sub	w0, w19, #0x1
  4389e4:	cmp	w0, #0x7
  4389e8:	b.hi	437908 <ferror@plt+0x35bc8>  // b.pmore
  4389ec:	mov	w1, w19
  4389f0:	b	437a24 <ferror@plt+0x35ce4>
  4389f4:	ldr	x0, [sp, #272]
  4389f8:	add	x2, x26, #0xc
  4389fc:	cmp	x2, x0
  438a00:	b.cc	438af8 <ferror@plt+0x36db8>  // b.lo, b.ul, b.last
  438a04:	cmp	x20, x0
  438a08:	b.cs	438a1c <ferror@plt+0x36cdc>  // b.hs, b.nlast
  438a0c:	sub	x1, x0, x20
  438a10:	sub	w0, w1, #0x1
  438a14:	cmp	w0, #0x7
  438a18:	b.ls	438afc <ferror@plt+0x36dbc>  // b.plast
  438a1c:	mov	w0, #0x8                   	// #8
  438a20:	mov	x20, x2
  438a24:	str	w0, [sp, #224]
  438a28:	b	4378d0 <ferror@plt+0x35b90>
  438a2c:	mov	w2, #0x5                   	// #5
  438a30:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438a34:	mov	x0, #0x0                   	// #0
  438a38:	add	x1, x1, #0xa10
  438a3c:	bl	401c70 <dcgettext@plt>
  438a40:	mov	w1, w19
  438a44:	bl	446940 <warn@@Base>
  438a48:	b	4389b8 <ferror@plt+0x36c78>
  438a4c:	mov	w4, #0x5                   	// #5
  438a50:	mov	x3, #0x0                   	// #0
  438a54:	adrp	x2, 47f000 <warn@@Base+0x386c0>
  438a58:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438a5c:	add	x2, x2, #0xb98
  438a60:	add	x1, x1, #0xbb8
  438a64:	mov	x0, #0x0                   	// #0
  438a68:	bl	401c20 <dcngettext@plt>
  438a6c:	mov	x2, #0x0                   	// #0
  438a70:	mov	x1, #0x0                   	// #0
  438a74:	bl	401cc0 <printf@plt>
  438a78:	mov	x20, #0x0                   	// #0
  438a7c:	ldr	x0, [sp, #160]
  438a80:	cbnz	x0, 43801c <ferror@plt+0x362dc>
  438a84:	mov	w2, #0x5                   	// #5
  438a88:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438a8c:	mov	x0, #0x0                   	// #0
  438a90:	add	x1, x1, #0xbd8
  438a94:	bl	401c70 <dcgettext@plt>
  438a98:	mov	x3, #0x0                   	// #0
  438a9c:	mov	x2, #0x0                   	// #0
  438aa0:	mov	x1, #0x0                   	// #0
  438aa4:	bl	401cc0 <printf@plt>
  438aa8:	b	4380b8 <ferror@plt+0x36378>
  438aac:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  438ab0:	add	x0, x0, #0xa98
  438ab4:	bl	401cc0 <printf@plt>
  438ab8:	add	x22, x20, #0x1
  438abc:	ldr	x1, [sp, #216]
  438ac0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  438ac4:	add	x23, x0, #0x410
  438ac8:	str	x23, [sp, #216]
  438acc:	add	x22, x22, x1
  438ad0:	b	438ae8 <ferror@plt+0x36da8>
  438ad4:	ldr	x1, [x23]
  438ad8:	add	x20, x20, #0x1
  438adc:	bl	401990 <putc@plt>
  438ae0:	cmp	x22, x20
  438ae4:	b.eq	438af0 <ferror@plt+0x36db0>  // b.none
  438ae8:	ldrb	w0, [x20]
  438aec:	cbnz	w0, 438ad4 <ferror@plt+0x36d94>
  438af0:	mov	x20, x19
  438af4:	b	437b6c <ferror@plt+0x35e2c>
  438af8:	mov	w1, #0x8                   	// #8
  438afc:	ldr	x0, [sp, #208]
  438b00:	ldr	x3, [x0]
  438b04:	mov	x0, x20
  438b08:	mov	x20, x2
  438b0c:	mov	w2, #0x8                   	// #8
  438b10:	str	w2, [sp, #224]
  438b14:	blr	x3
  438b18:	mov	x19, x0
  438b1c:	b	437994 <ferror@plt+0x35c54>
  438b20:	mov	w2, #0x5                   	// #5
  438b24:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438b28:	mov	x0, #0x0                   	// #0
  438b2c:	add	x1, x1, #0xb40
  438b30:	bl	401c70 <dcgettext@plt>
  438b34:	ldr	x1, [sp, #264]
  438b38:	ldr	x1, [x1, #32]
  438b3c:	sub	x3, x26, x1
  438b40:	sub	x2, x27, x1
  438b44:	sub	x1, x28, x1
  438b48:	b	4379f8 <ferror@plt+0x35cb8>
  438b4c:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  438b50:	add	x3, x3, #0x998
  438b54:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  438b58:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  438b5c:	add	x3, x3, #0xaa0
  438b60:	add	x1, x1, #0x980
  438b64:	add	x0, x0, #0xc58
  438b68:	mov	w2, #0x2323                	// #8995
  438b6c:	bl	401cd0 <__assert_fail@plt>
  438b70:	ldp	x21, x22, [sp, #96]
  438b74:	ldp	x23, x24, [sp, #112]
  438b78:	ldp	x27, x28, [sp, #144]
  438b7c:	mov	w0, #0x1                   	// #1
  438b80:	ldp	x29, x30, [sp, #64]
  438b84:	ldp	x19, x20, [sp, #80]
  438b88:	ldp	x25, x26, [sp, #128]
  438b8c:	add	sp, sp, #0x130
  438b90:	ret
  438b94:	adrp	x3, 484000 <warn@@Base+0x3d6c0>
  438b98:	add	x3, x3, #0x998
  438b9c:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  438ba0:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  438ba4:	add	x3, x3, #0xaa0
  438ba8:	add	x1, x1, #0x980
  438bac:	add	x0, x0, #0xc28
  438bb0:	mov	w2, #0x2308                	// #8968
  438bb4:	bl	401cd0 <__assert_fail@plt>
  438bb8:	sub	sp, sp, #0x900
  438bbc:	stp	x29, x30, [sp, #64]
  438bc0:	add	x29, sp, #0x40
  438bc4:	stp	x19, x20, [sp, #80]
  438bc8:	mov	x20, x1
  438bcc:	stp	x23, x24, [sp, #112]
  438bd0:	ldr	x24, [x0, #32]
  438bd4:	stp	x21, x22, [sp, #96]
  438bd8:	mov	x21, x0
  438bdc:	ldr	x19, [x0, #48]
  438be0:	str	x0, [sp, #232]
  438be4:	mov	w0, #0xa                   	// #10
  438be8:	bl	42e070 <ferror@plt+0x2c330>
  438bec:	mov	x1, x20
  438bf0:	mov	w0, #0x4                   	// #4
  438bf4:	bl	42e070 <ferror@plt+0x2c330>
  438bf8:	add	x19, x24, x19
  438bfc:	add	x1, x21, #0x18
  438c00:	add	x0, x21, #0x10
  438c04:	bl	42edd0 <ferror@plt+0x2d090>
  438c08:	cmp	x24, x19
  438c0c:	b.cs	439ed8 <ferror@plt+0x38198>  // b.hs, b.nlast
  438c10:	stp	x27, x28, [sp, #144]
  438c14:	mov	x28, x24
  438c18:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  438c1c:	add	x0, x0, #0x898
  438c20:	stp	x25, x26, [sp, #128]
  438c24:	str	x0, [sp, #224]
  438c28:	add	x21, x28, #0x2
  438c2c:	sub	x25, x28, x24
  438c30:	cmp	x21, x19
  438c34:	b.cc	438c8c <ferror@plt+0x36f4c>  // b.lo, b.ul, b.last
  438c38:	sub	x1, x19, x28
  438c3c:	sub	w0, w1, #0x1
  438c40:	cmp	w0, #0x7
  438c44:	b.ls	438c90 <ferror@plt+0x36f50>  // b.plast
  438c48:	mov	w2, #0x5                   	// #5
  438c4c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438c50:	mov	x0, #0x0                   	// #0
  438c54:	add	x1, x1, #0xd68
  438c58:	bl	401c70 <dcgettext@plt>
  438c5c:	ldr	x1, [sp, #232]
  438c60:	ldr	x1, [x1, #16]
  438c64:	bl	446368 <error@@Base>
  438c68:	ldp	x25, x26, [sp, #128]
  438c6c:	mov	w0, #0x0                   	// #0
  438c70:	ldp	x27, x28, [sp, #144]
  438c74:	ldp	x29, x30, [sp, #64]
  438c78:	ldp	x19, x20, [sp, #80]
  438c7c:	ldp	x21, x22, [sp, #96]
  438c80:	ldp	x23, x24, [sp, #112]
  438c84:	add	sp, sp, #0x900
  438c88:	ret
  438c8c:	mov	w1, #0x2                   	// #2
  438c90:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  438c94:	mov	x0, x28
  438c98:	add	x20, x26, #0x2a0
  438c9c:	ldr	x2, [x26, #672]
  438ca0:	blr	x2
  438ca4:	mov	x23, x0
  438ca8:	sub	w0, w0, #0x4
  438cac:	mov	w22, w23
  438cb0:	cmp	w0, #0x1
  438cb4:	b.hi	438c48 <ferror@plt+0x36f08>  // b.pmore
  438cb8:	add	x27, x28, #0x3
  438cbc:	cmp	x27, x19
  438cc0:	b.cc	438d74 <ferror@plt+0x37034>  // b.lo, b.ul, b.last
  438cc4:	cmp	x21, x19
  438cc8:	b.cs	438cdc <ferror@plt+0x36f9c>  // b.hs, b.nlast
  438ccc:	sub	x1, x19, x21
  438cd0:	sub	w0, w1, #0x1
  438cd4:	cmp	w0, #0x7
  438cd8:	b.ls	438d78 <ferror@plt+0x37038>  // b.plast
  438cdc:	mov	w2, #0x5                   	// #5
  438ce0:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438ce4:	mov	x0, #0x0                   	// #0
  438ce8:	add	x1, x1, #0xdb0
  438cec:	bl	401c70 <dcgettext@plt>
  438cf0:	mov	x1, x25
  438cf4:	bl	401cc0 <printf@plt>
  438cf8:	mov	w2, #0x5                   	// #5
  438cfc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438d00:	mov	x0, #0x0                   	// #0
  438d04:	add	x1, x1, #0xdd8
  438d08:	bl	401c70 <dcgettext@plt>
  438d0c:	mov	w1, w22
  438d10:	bl	401cc0 <printf@plt>
  438d14:	mov	w2, #0x5                   	// #5
  438d18:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438d1c:	mov	x0, #0x0                   	// #0
  438d20:	add	x1, x1, #0xe00
  438d24:	bl	401c70 <dcgettext@plt>
  438d28:	mov	w1, #0x4                   	// #4
  438d2c:	bl	401cc0 <printf@plt>
  438d30:	mov	w0, #0xa                   	// #10
  438d34:	bl	401cf0 <putchar@plt>
  438d38:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438d3c:	add	x1, x1, #0xee0
  438d40:	mov	w2, #0x5                   	// #5
  438d44:	mov	x0, #0x0                   	// #0
  438d48:	bl	401c70 <dcgettext@plt>
  438d4c:	bl	446368 <error@@Base>
  438d50:	mov	w0, #0x0                   	// #0
  438d54:	ldp	x29, x30, [sp, #64]
  438d58:	ldp	x19, x20, [sp, #80]
  438d5c:	ldp	x21, x22, [sp, #96]
  438d60:	ldp	x23, x24, [sp, #112]
  438d64:	ldp	x25, x26, [sp, #128]
  438d68:	ldp	x27, x28, [sp, #144]
  438d6c:	add	sp, sp, #0x900
  438d70:	ret
  438d74:	mov	w1, #0x1                   	// #1
  438d78:	ldr	x2, [x26, #672]
  438d7c:	mov	x0, x21
  438d80:	mov	w21, #0x4                   	// #4
  438d84:	blr	x2
  438d88:	mov	x28, x0
  438d8c:	mov	w2, #0x5                   	// #5
  438d90:	mov	w0, #0x8                   	// #8
  438d94:	tst	x28, #0x1
  438d98:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438d9c:	csel	w21, w21, w0, eq  // eq = none
  438da0:	add	x1, x1, #0xdb0
  438da4:	mov	x0, #0x0                   	// #0
  438da8:	and	w22, w28, #0x4
  438dac:	bl	401c70 <dcgettext@plt>
  438db0:	mov	x1, x25
  438db4:	bl	401cc0 <printf@plt>
  438db8:	mov	w2, #0x5                   	// #5
  438dbc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438dc0:	mov	x0, #0x0                   	// #0
  438dc4:	add	x1, x1, #0xdd8
  438dc8:	bl	401c70 <dcgettext@plt>
  438dcc:	mov	w1, w23
  438dd0:	bl	401cc0 <printf@plt>
  438dd4:	and	w3, w28, #0x2
  438dd8:	mov	w2, #0x5                   	// #5
  438ddc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438de0:	mov	x0, #0x0                   	// #0
  438de4:	add	x1, x1, #0xe00
  438de8:	str	w3, [sp, #204]
  438dec:	bl	401c70 <dcgettext@plt>
  438df0:	mov	w1, w21
  438df4:	bl	401cc0 <printf@plt>
  438df8:	tbz	w28, #1, 439ee0 <ferror@plt+0x381a0>
  438dfc:	add	x25, x27, w21, uxtw
  438e00:	cmp	x25, x19
  438e04:	b.cc	4390cc <ferror@plt+0x3738c>  // b.lo, b.ul, b.last
  438e08:	str	xzr, [sp, #208]
  438e0c:	cmp	x27, x19
  438e10:	b.cs	438e24 <ferror@plt+0x370e4>  // b.hs, b.nlast
  438e14:	sub	x1, x19, x27
  438e18:	sub	w0, w1, #0x1
  438e1c:	cmp	w0, #0x7
  438e20:	b.ls	4390d0 <ferror@plt+0x37390>  // b.plast
  438e24:	mov	w2, #0x5                   	// #5
  438e28:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438e2c:	mov	x0, #0x0                   	// #0
  438e30:	add	x1, x1, #0xe28
  438e34:	bl	401c70 <dcgettext@plt>
  438e38:	ldr	x1, [sp, #208]
  438e3c:	bl	401cc0 <printf@plt>
  438e40:	cbz	w22, 439dc8 <ferror@plt+0x38088>
  438e44:	add	x27, x25, #0x1
  438e48:	cmp	x27, x19
  438e4c:	b.cc	438f64 <ferror@plt+0x37224>  // b.lo, b.ul, b.last
  438e50:	cmp	x25, x19
  438e54:	b.cs	438d30 <ferror@plt+0x36ff0>  // b.hs, b.nlast
  438e58:	sub	x1, x19, x25
  438e5c:	sub	w0, w1, #0x1
  438e60:	cmp	w0, #0x7
  438e64:	b.hi	438d30 <ferror@plt+0x36ff0>  // b.pmore
  438e68:	ldr	x2, [x26, #672]
  438e6c:	mov	x0, x25
  438e70:	blr	x2
  438e74:	mov	x22, x0
  438e78:	mov	x2, #0x800                 	// #2048
  438e7c:	add	x0, sp, #0x100
  438e80:	mov	w1, #0x0                   	// #0
  438e84:	str	w22, [sp, #192]
  438e88:	bl	401a90 <memset@plt>
  438e8c:	cbz	w22, 438d30 <ferror@plt+0x36ff0>
  438e90:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438e94:	add	x1, x1, #0xe50
  438e98:	mov	w2, #0x5                   	// #5
  438e9c:	mov	x0, #0x0                   	// #0
  438ea0:	str	wzr, [sp, #184]
  438ea4:	bl	401c70 <dcgettext@plt>
  438ea8:	bl	401cc0 <printf@plt>
  438eac:	b	438f38 <ferror@plt+0x371f8>
  438eb0:	cmp	x19, x27
  438eb4:	b.ls	438ec8 <ferror@plt+0x37188>  // b.plast
  438eb8:	sub	x1, x19, x27
  438ebc:	sub	w0, w1, #0x1
  438ec0:	cmp	w0, #0x7
  438ec4:	b.ls	438f48 <ferror@plt+0x37208>  // b.plast
  438ec8:	add	x5, sp, #0x100
  438ecc:	mov	w22, #0x0                   	// #0
  438ed0:	str	x25, [x5]
  438ed4:	mov	x1, x19
  438ed8:	add	x4, sp, #0xfc
  438edc:	add	x3, sp, #0xf8
  438ee0:	mov	x0, x25
  438ee4:	mov	w2, #0x0                   	// #0
  438ee8:	bl	42fb50 <ferror@plt+0x2de10>
  438eec:	mov	x28, x0
  438ef0:	ldp	w6, w1, [sp, #248]
  438ef4:	add	x27, x25, x6
  438ef8:	tbnz	w1, #0, 439994 <ferror@plt+0x37c54>
  438efc:	tbnz	w1, #1, 439d48 <ferror@plt+0x38008>
  438f00:	mov	w2, #0x5                   	// #5
  438f04:	cbnz	x28, 4399b4 <ferror@plt+0x37c74>
  438f08:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  438f0c:	mov	x0, #0x0                   	// #0
  438f10:	add	x1, x1, #0xe70
  438f14:	bl	401c70 <dcgettext@plt>
  438f18:	mov	w1, w22
  438f1c:	bl	401cc0 <printf@plt>
  438f20:	ldr	w0, [sp, #184]
  438f24:	ldr	w1, [sp, #192]
  438f28:	add	w0, w0, #0x1
  438f2c:	str	w0, [sp, #184]
  438f30:	cmp	w1, w0
  438f34:	b.ls	439e58 <ferror@plt+0x38118>  // b.plast
  438f38:	add	x25, x27, #0x1
  438f3c:	cmp	x25, x19
  438f40:	b.cs	438eb0 <ferror@plt+0x37170>  // b.hs, b.nlast
  438f44:	mov	w1, #0x1                   	// #1
  438f48:	ldr	x2, [x20]
  438f4c:	mov	x0, x27
  438f50:	blr	x2
  438f54:	mov	w22, w0
  438f58:	add	x1, sp, #0x100
  438f5c:	add	x5, x1, w0, uxtw #3
  438f60:	b	438ed0 <ferror@plt+0x37190>
  438f64:	ldr	x2, [x26, #672]
  438f68:	mov	w1, #0x1                   	// #1
  438f6c:	mov	x0, x25
  438f70:	blr	x2
  438f74:	mov	x22, x0
  438f78:	mov	x2, #0x800                 	// #2048
  438f7c:	add	x0, sp, #0x100
  438f80:	mov	w1, #0x0                   	// #0
  438f84:	str	w22, [sp, #192]
  438f88:	bl	401a90 <memset@plt>
  438f8c:	cbnz	w22, 438e90 <ferror@plt+0x37150>
  438f90:	add	x1, sp, #0x100
  438f94:	mov	w0, #0xa                   	// #10
  438f98:	str	x1, [sp, #216]
  438f9c:	bl	401cf0 <putchar@plt>
  438fa0:	adrp	x26, 480000 <warn@@Base+0x396c0>
  438fa4:	add	x0, x26, #0x28
  438fa8:	str	x0, [sp, #192]
  438fac:	b	43909c <ferror@plt+0x3735c>
  438fb0:	sub	x1, x19, x27
  438fb4:	sub	w0, w1, #0x1
  438fb8:	cmp	w0, #0x7
  438fbc:	b.hi	439ec0 <ferror@plt+0x38180>  // b.pmore
  438fc0:	ldr	x2, [x20]
  438fc4:	mov	x0, x27
  438fc8:	blr	x2
  438fcc:	mov	w26, w0
  438fd0:	cbz	w0, 439ec0 <ferror@plt+0x38180>
  438fd4:	cmp	w26, #0x6
  438fd8:	b.eq	439450 <ferror@plt+0x37710>  // b.none
  438fdc:	b.hi	439198 <ferror@plt+0x37458>  // b.pmore
  438fe0:	cmp	w26, #0x3
  438fe4:	b.eq	43935c <ferror@plt+0x3761c>  // b.none
  438fe8:	b.ls	439100 <ferror@plt+0x373c0>  // b.plast
  438fec:	cmp	w26, #0x4
  438ff0:	b.eq	4394dc <ferror@plt+0x3779c>  // b.none
  438ff4:	mov	x1, x19
  438ff8:	mov	x0, x28
  438ffc:	add	x4, sp, #0xfc
  439000:	add	x3, sp, #0xf8
  439004:	mov	w2, #0x0                   	// #0
  439008:	bl	42fb50 <ferror@plt+0x2de10>
  43900c:	mov	x22, x0
  439010:	tst	x0, #0xffffffff00000000
  439014:	ldp	w1, w0, [sp, #248]
  439018:	add	x28, x28, x1
  43901c:	b.eq	4398fc <ferror@plt+0x37bbc>  // b.none
  439020:	orr	w1, w0, #0x2
  439024:	str	w1, [sp, #252]
  439028:	tbz	w0, #0, 439908 <ferror@plt+0x37bc8>
  43902c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439030:	add	x1, x1, #0x6c8
  439034:	mov	w2, #0x5                   	// #5
  439038:	mov	x0, #0x0                   	// #0
  43903c:	bl	401c70 <dcgettext@plt>
  439040:	bl	446368 <error@@Base>
  439044:	add	x27, x28, w21, uxtw
  439048:	cmp	x27, x19
  43904c:	b.cc	4397d4 <ferror@plt+0x37a94>  // b.lo, b.ul, b.last
  439050:	cmp	x19, x28
  439054:	mov	x0, #0x0                   	// #0
  439058:	b.ls	43906c <ferror@plt+0x3732c>  // b.plast
  43905c:	sub	x1, x19, x28
  439060:	sub	w2, w1, #0x1
  439064:	cmp	w2, #0x7
  439068:	b.ls	4397d8 <ferror@plt+0x37a98>  // b.plast
  43906c:	bl	42e3f8 <ferror@plt+0x2c6b8>
  439070:	mov	x25, x0
  439074:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  439078:	add	x1, x1, #0xff8
  43907c:	mov	w2, #0x5                   	// #5
  439080:	mov	x0, #0x0                   	// #0
  439084:	bl	401c70 <dcgettext@plt>
  439088:	mov	x2, x25
  43908c:	mov	w1, w22
  439090:	bl	401cc0 <printf@plt>
  439094:	cmp	x19, x27
  439098:	b.ls	438d38 <ferror@plt+0x36ff8>  // b.plast
  43909c:	add	x28, x27, #0x1
  4390a0:	cmp	x28, x19
  4390a4:	b.cs	438fb0 <ferror@plt+0x37270>  // b.hs, b.nlast
  4390a8:	ldr	x2, [x20]
  4390ac:	mov	x0, x27
  4390b0:	mov	w1, #0x1                   	// #1
  4390b4:	blr	x2
  4390b8:	mov	w26, w0
  4390bc:	cbnz	w0, 438fd4 <ferror@plt+0x37294>
  4390c0:	mov	w0, #0xa                   	// #10
  4390c4:	bl	401cf0 <putchar@plt>
  4390c8:	b	438c28 <ferror@plt+0x36ee8>
  4390cc:	mov	w1, w21
  4390d0:	ldr	x2, [x26, #672]
  4390d4:	mov	x0, x27
  4390d8:	blr	x2
  4390dc:	str	x0, [sp, #208]
  4390e0:	mov	w2, #0x5                   	// #5
  4390e4:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4390e8:	mov	x0, #0x0                   	// #0
  4390ec:	add	x1, x1, #0xe28
  4390f0:	bl	401c70 <dcgettext@plt>
  4390f4:	ldr	x1, [sp, #208]
  4390f8:	bl	401cc0 <printf@plt>
  4390fc:	b	438e40 <ferror@plt+0x37100>
  439100:	cmp	w26, #0x1
  439104:	b.eq	439678 <ferror@plt+0x37938>  // b.none
  439108:	cmp	w26, #0x2
  43910c:	b.ne	4394fc <ferror@plt+0x377bc>  // b.any
  439110:	mov	x1, x19
  439114:	mov	x0, x28
  439118:	add	x4, sp, #0xfc
  43911c:	add	x3, sp, #0xf8
  439120:	mov	w2, #0x0                   	// #0
  439124:	bl	42fb50 <ferror@plt+0x2de10>
  439128:	mov	x22, x0
  43912c:	tst	x0, #0xffffffff00000000
  439130:	ldp	w1, w0, [sp, #248]
  439134:	add	x28, x28, x1
  439138:	b.eq	4398ac <ferror@plt+0x37b6c>  // b.none
  43913c:	orr	w1, w0, #0x2
  439140:	str	w1, [sp, #252]
  439144:	tbz	w0, #0, 4398b8 <ferror@plt+0x37b78>
  439148:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43914c:	add	x1, x1, #0x6c8
  439150:	mov	w2, #0x5                   	// #5
  439154:	mov	x0, #0x0                   	// #0
  439158:	bl	401c70 <dcgettext@plt>
  43915c:	bl	446368 <error@@Base>
  439160:	sub	x1, x19, x28
  439164:	mov	x0, x28
  439168:	bl	401940 <strnlen@plt>
  43916c:	add	x6, x0, #0x1
  439170:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  439174:	add	x27, x28, x6
  439178:	add	x1, x1, #0xfc8
  43917c:	mov	w2, #0x5                   	// #5
  439180:	mov	x0, #0x0                   	// #0
  439184:	bl	401c70 <dcgettext@plt>
  439188:	mov	x2, x28
  43918c:	mov	w1, w22
  439190:	bl	401cc0 <printf@plt>
  439194:	b	439094 <ferror@plt+0x37354>
  439198:	cmp	w26, #0x9
  43919c:	b.eq	4392d4 <ferror@plt+0x37594>  // b.none
  4391a0:	b.ls	4391f4 <ferror@plt+0x374b4>  // b.plast
  4391a4:	cmp	w26, #0xa
  4391a8:	b.ne	4394fc <ferror@plt+0x377bc>  // b.any
  4391ac:	add	x27, x28, w21, uxtw
  4391b0:	cmp	x27, x19
  4391b4:	b.cc	439714 <ferror@plt+0x379d4>  // b.lo, b.ul, b.last
  4391b8:	cmp	x28, x19
  4391bc:	mov	x22, #0x0                   	// #0
  4391c0:	b.cs	4391d4 <ferror@plt+0x37494>  // b.hs, b.nlast
  4391c4:	sub	x1, x19, x28
  4391c8:	sub	w0, w1, #0x1
  4391cc:	cmp	w0, #0x7
  4391d0:	b.ls	439718 <ferror@plt+0x379d8>  // b.plast
  4391d4:	mov	w2, #0x5                   	// #5
  4391d8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  4391dc:	mov	x0, #0x0                   	// #0
  4391e0:	add	x1, x1, #0xf8
  4391e4:	bl	401c70 <dcgettext@plt>
  4391e8:	mov	x1, x22
  4391ec:	bl	401cc0 <printf@plt>
  4391f0:	b	439094 <ferror@plt+0x37354>
  4391f4:	cmp	w26, #0x7
  4391f8:	b.eq	43928c <ferror@plt+0x3754c>  // b.none
  4391fc:	cmp	w26, #0x8
  439200:	b.ne	4394fc <ferror@plt+0x377bc>  // b.any
  439204:	mov	x1, x19
  439208:	mov	x0, x28
  43920c:	add	x4, sp, #0xfc
  439210:	add	x3, sp, #0xf8
  439214:	mov	w2, #0x0                   	// #0
  439218:	bl	42fb50 <ferror@plt+0x2de10>
  43921c:	mov	x22, x0
  439220:	tst	x0, #0xffffffff00000000
  439224:	ldp	w1, w0, [sp, #248]
  439228:	add	x28, x28, x1
  43922c:	b.eq	4398d4 <ferror@plt+0x37b94>  // b.none
  439230:	orr	w1, w0, #0x2
  439234:	str	w1, [sp, #252]
  439238:	tbz	w0, #0, 4398e0 <ferror@plt+0x37ba0>
  43923c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439240:	add	x1, x1, #0x6c8
  439244:	mov	w2, #0x5                   	// #5
  439248:	mov	x0, #0x0                   	// #0
  43924c:	bl	401c70 <dcgettext@plt>
  439250:	bl	446368 <error@@Base>
  439254:	add	x27, x28, w21, uxtw
  439258:	cmp	x27, x19
  43925c:	b.cc	43972c <ferror@plt+0x379ec>  // b.lo, b.ul, b.last
  439260:	cmp	x19, x28
  439264:	mov	x25, #0x0                   	// #0
  439268:	b.ls	43927c <ferror@plt+0x3753c>  // b.plast
  43926c:	sub	x1, x19, x28
  439270:	sub	w0, w1, #0x1
  439274:	cmp	w0, #0x7
  439278:	b.ls	439730 <ferror@plt+0x379f0>  // b.plast
  43927c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439280:	mov	w2, #0x5                   	// #5
  439284:	add	x1, x1, #0x80
  439288:	b	439080 <ferror@plt+0x37340>
  43928c:	add	x27, x28, w21, uxtw
  439290:	cmp	x27, x19
  439294:	b.cc	4396fc <ferror@plt+0x379bc>  // b.lo, b.ul, b.last
  439298:	cmp	x28, x19
  43929c:	mov	x22, #0x0                   	// #0
  4392a0:	b.cs	4392b4 <ferror@plt+0x37574>  // b.hs, b.nlast
  4392a4:	sub	x1, x19, x28
  4392a8:	sub	w0, w1, #0x1
  4392ac:	cmp	w0, #0x7
  4392b0:	b.ls	439700 <ferror@plt+0x379c0>  // b.plast
  4392b4:	mov	w2, #0x5                   	// #5
  4392b8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  4392bc:	mov	x0, #0x0                   	// #0
  4392c0:	add	x1, x1, #0x58
  4392c4:	bl	401c70 <dcgettext@plt>
  4392c8:	mov	x1, x22
  4392cc:	bl	401cc0 <printf@plt>
  4392d0:	b	439094 <ferror@plt+0x37354>
  4392d4:	mov	x1, x19
  4392d8:	mov	x0, x28
  4392dc:	add	x4, sp, #0xfc
  4392e0:	add	x3, sp, #0xf8
  4392e4:	mov	w2, #0x0                   	// #0
  4392e8:	bl	42fb50 <ferror@plt+0x2de10>
  4392ec:	mov	x22, x0
  4392f0:	tst	x0, #0xffffffff00000000
  4392f4:	ldp	w1, w0, [sp, #248]
  4392f8:	add	x28, x28, x1
  4392fc:	b.eq	439834 <ferror@plt+0x37af4>  // b.none
  439300:	orr	w1, w0, #0x2
  439304:	str	w1, [sp, #252]
  439308:	tbz	w0, #0, 439840 <ferror@plt+0x37b00>
  43930c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439310:	add	x1, x1, #0x6c8
  439314:	mov	w2, #0x5                   	// #5
  439318:	mov	x0, #0x0                   	// #0
  43931c:	bl	401c70 <dcgettext@plt>
  439320:	bl	446368 <error@@Base>
  439324:	add	x27, x28, w21, uxtw
  439328:	cmp	x27, x19
  43932c:	b.cc	4397bc <ferror@plt+0x37a7c>  // b.lo, b.ul, b.last
  439330:	cmp	x19, x28
  439334:	mov	x25, #0x0                   	// #0
  439338:	b.ls	43934c <ferror@plt+0x3760c>  // b.plast
  43933c:	sub	x1, x19, x28
  439340:	sub	w0, w1, #0x1
  439344:	cmp	w0, #0x7
  439348:	b.ls	4397c0 <ferror@plt+0x37a80>  // b.plast
  43934c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439350:	mov	w2, #0x5                   	// #5
  439354:	add	x1, x1, #0xc0
  439358:	b	439080 <ferror@plt+0x37340>
  43935c:	add	x4, sp, #0xfc
  439360:	add	x3, sp, #0xf8
  439364:	mov	x1, x19
  439368:	mov	x0, x28
  43936c:	mov	w2, #0x0                   	// #0
  439370:	bl	42fb50 <ferror@plt+0x2de10>
  439374:	ldr	w6, [sp, #248]
  439378:	tst	x0, #0xffffffff00000000
  43937c:	stp	x0, x0, [sp, #168]
  439380:	add	x27, x28, x6
  439384:	ldr	w0, [sp, #252]
  439388:	b.eq	4397e8 <ferror@plt+0x37aa8>  // b.none
  43938c:	orr	w1, w0, #0x2
  439390:	str	w1, [sp, #252]
  439394:	tbz	w0, #0, 4397f0 <ferror@plt+0x37ab0>
  439398:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43939c:	add	x1, x1, #0x6c8
  4393a0:	mov	w2, #0x5                   	// #5
  4393a4:	mov	x0, #0x0                   	// #0
  4393a8:	bl	401c70 <dcgettext@plt>
  4393ac:	bl	446368 <error@@Base>
  4393b0:	mov	x0, x27
  4393b4:	add	x4, sp, #0xfc
  4393b8:	add	x3, sp, #0xf8
  4393bc:	mov	x1, x19
  4393c0:	mov	w2, #0x0                   	// #0
  4393c4:	bl	42fb50 <ferror@plt+0x2de10>
  4393c8:	str	x0, [sp, #168]
  4393cc:	ldr	w0, [sp, #248]
  4393d0:	ldr	x22, [sp, #168]
  4393d4:	add	x27, x27, x0
  4393d8:	ldr	w0, [sp, #252]
  4393dc:	tst	x22, #0xffffffff00000000
  4393e0:	and	x28, x22, #0xffffffff
  4393e4:	b.eq	43980c <ferror@plt+0x37acc>  // b.none
  4393e8:	orr	w1, w0, #0x2
  4393ec:	str	w1, [sp, #252]
  4393f0:	tbz	w0, #0, 439818 <ferror@plt+0x37ad8>
  4393f4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4393f8:	add	x1, x1, #0x6c8
  4393fc:	mov	w2, #0x5                   	// #5
  439400:	mov	x0, #0x0                   	// #0
  439404:	bl	401c70 <dcgettext@plt>
  439408:	bl	446368 <error@@Base>
  43940c:	ldr	w0, [sp, #204]
  439410:	cbnz	w0, 439744 <ferror@plt+0x37a04>
  439414:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  439418:	add	x1, x1, #0xf10
  43941c:	mov	w2, #0x5                   	// #5
  439420:	mov	x0, #0x0                   	// #0
  439424:	bl	401c70 <dcgettext@plt>
  439428:	bl	446368 <error@@Base>
  43942c:	mov	w2, #0x5                   	// #5
  439430:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  439434:	mov	x0, #0x0                   	// #0
  439438:	add	x1, x1, #0xf50
  43943c:	bl	401c70 <dcgettext@plt>
  439440:	ldr	w1, [sp, #176]
  439444:	mov	w2, w22
  439448:	bl	401cc0 <printf@plt>
  43944c:	b	439094 <ferror@plt+0x37354>
  439450:	mov	x1, x19
  439454:	mov	x0, x28
  439458:	add	x4, sp, #0xfc
  43945c:	add	x3, sp, #0xf8
  439460:	mov	w2, #0x0                   	// #0
  439464:	bl	42fb50 <ferror@plt+0x2de10>
  439468:	mov	x22, x0
  43946c:	tst	x0, #0xffffffff00000000
  439470:	ldp	w1, w0, [sp, #248]
  439474:	add	x28, x28, x1
  439478:	b.eq	439884 <ferror@plt+0x37b44>  // b.none
  43947c:	orr	w1, w0, #0x2
  439480:	str	w1, [sp, #252]
  439484:	tbz	w0, #0, 439890 <ferror@plt+0x37b50>
  439488:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43948c:	add	x1, x1, #0x6c8
  439490:	mov	w2, #0x5                   	// #5
  439494:	mov	x0, #0x0                   	// #0
  439498:	bl	401c70 <dcgettext@plt>
  43949c:	bl	446368 <error@@Base>
  4394a0:	add	x27, x28, w21, uxtw
  4394a4:	cmp	x27, x19
  4394a8:	b.cc	4396e8 <ferror@plt+0x379a8>  // b.lo, b.ul, b.last
  4394ac:	cmp	x19, x28
  4394b0:	mov	x0, #0x0                   	// #0
  4394b4:	b.ls	4394c8 <ferror@plt+0x37788>  // b.plast
  4394b8:	sub	x1, x19, x28
  4394bc:	sub	w2, w1, #0x1
  4394c0:	cmp	w2, #0x7
  4394c4:	b.ls	4396ec <ferror@plt+0x379ac>  // b.plast
  4394c8:	bl	42e3f8 <ferror@plt+0x2c6b8>
  4394cc:	mov	x25, x0
  4394d0:	mov	w2, #0x5                   	// #5
  4394d4:	ldr	x1, [sp, #192]
  4394d8:	b	439080 <ferror@plt+0x37340>
  4394dc:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4394e0:	add	x1, x1, #0xf80
  4394e4:	mov	w2, #0x5                   	// #5
  4394e8:	mov	x27, x28
  4394ec:	mov	x0, #0x0                   	// #0
  4394f0:	bl	401c70 <dcgettext@plt>
  4394f4:	bl	401cc0 <printf@plt>
  4394f8:	b	439094 <ferror@plt+0x37354>
  4394fc:	ldr	x1, [sp, #216]
  439500:	cbz	x1, 439de4 <ferror@plt+0x380a4>
  439504:	ldr	x25, [x1, w0, uxtw #3]
  439508:	cbz	x25, 439de4 <ferror@plt+0x380a4>
  43950c:	mov	x1, x19
  439510:	add	x4, sp, #0xfc
  439514:	add	x3, sp, #0xf8
  439518:	mov	x0, x25
  43951c:	mov	w2, #0x0                   	// #0
  439520:	bl	42fb50 <ferror@plt+0x2de10>
  439524:	ldp	w27, w1, [sp, #248]
  439528:	mov	x22, x0
  43952c:	tbnz	w1, #0, 439924 <ferror@plt+0x37be4>
  439530:	tbnz	w1, #1, 43955c <ferror@plt+0x3781c>
  439534:	cbnz	x22, 439578 <ferror@plt+0x37838>
  439538:	mov	w2, #0x5                   	// #5
  43953c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439540:	mov	x0, #0x0                   	// #0
  439544:	add	x1, x1, #0x148
  439548:	bl	401c70 <dcgettext@plt>
  43954c:	mov	x27, x28
  439550:	mov	w1, w26
  439554:	bl	401cc0 <printf@plt>
  439558:	b	439094 <ferror@plt+0x37354>
  43955c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439560:	add	x1, x1, #0x6e0
  439564:	mov	w2, #0x5                   	// #5
  439568:	mov	x0, #0x0                   	// #0
  43956c:	bl	401c70 <dcgettext@plt>
  439570:	bl	446368 <error@@Base>
  439574:	cbz	x22, 439538 <ferror@plt+0x377f8>
  439578:	add	x25, x25, w27, uxtw
  43957c:	mov	x27, x28
  439580:	mov	x28, x25
  439584:	mov	w2, #0x5                   	// #5
  439588:	mvn	x0, x28
  43958c:	str	x0, [sp, #184]
  439590:	mov	w0, w21
  439594:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439598:	add	x1, x1, #0x158
  43959c:	str	x0, [sp, #168]
  4395a0:	mov	x0, #0x0                   	// #0
  4395a4:	str	w23, [sp, #176]
  4395a8:	bl	401c70 <dcgettext@plt>
  4395ac:	add	x25, x25, x22
  4395b0:	mov	w1, w26
  4395b4:	sub	x22, x22, #0x1
  4395b8:	mov	w26, #0x20                  	// #32
  4395bc:	bl	401cc0 <printf@plt>
  4395c0:	b	439648 <ferror@plt+0x37908>
  4395c4:	sub	x2, x19, x0
  4395c8:	cmp	x19, x3
  4395cc:	sub	w3, w2, #0x1
  4395d0:	b.ls	4395dc <ferror@plt+0x3789c>  // b.plast
  4395d4:	cmp	w3, #0x7
  4395d8:	b.ls	439664 <ferror@plt+0x37924>  // b.plast
  4395dc:	ldr	x0, [sp, #168]
  4395e0:	str	x0, [sp]
  4395e4:	ldr	w0, [sp, #176]
  4395e8:	mov	x4, x27
  4395ec:	str	w0, [sp, #8]
  4395f0:	mov	x5, x19
  4395f4:	mov	w0, #0xffffffff            	// #-1
  4395f8:	str	xzr, [sp, #16]
  4395fc:	str	wzr, [sp, #24]
  439600:	mov	x3, x24
  439604:	stp	xzr, xzr, [sp, #32]
  439608:	mov	x7, #0x0                   	// #0
  43960c:	mov	x6, #0x0                   	// #0
  439610:	strb	w26, [sp, #48]
  439614:	mov	x2, #0x0                   	// #0
  439618:	str	w0, [sp, #56]
  43961c:	mov	x0, #0x0                   	// #0
  439620:	bl	433860 <ferror@plt+0x31b20>
  439624:	mov	x27, x0
  439628:	ldr	x1, [sp, #184]
  43962c:	add	x1, x28, x1
  439630:	cmp	x22, x1
  439634:	b.eq	439640 <ferror@plt+0x37900>  // b.none
  439638:	mov	w0, #0x2c                  	// #44
  43963c:	bl	401cf0 <putchar@plt>
  439640:	cmp	x28, x25
  439644:	b.eq	439940 <ferror@plt+0x37c00>  // b.none
  439648:	mov	x0, x28
  43964c:	add	x28, x28, #0x1
  439650:	sub	x3, x28, #0x1
  439654:	cmp	x28, x19
  439658:	mov	w2, #0x1                   	// #1
  43965c:	mov	x1, #0x0                   	// #0
  439660:	b.cs	4395c4 <ferror@plt+0x37884>  // b.hs, b.nlast
  439664:	ldr	x3, [x20]
  439668:	mov	w1, w2
  43966c:	blr	x3
  439670:	sxtw	x1, w0
  439674:	b	4395dc <ferror@plt+0x3789c>
  439678:	mov	x1, x19
  43967c:	mov	x0, x28
  439680:	add	x4, sp, #0xfc
  439684:	add	x3, sp, #0xf8
  439688:	mov	w2, #0x0                   	// #0
  43968c:	bl	42fb50 <ferror@plt+0x2de10>
  439690:	mov	x22, x0
  439694:	tst	x0, #0xffffffff00000000
  439698:	ldp	w1, w0, [sp, #248]
  43969c:	add	x28, x28, x1
  4396a0:	b.eq	43985c <ferror@plt+0x37b1c>  // b.none
  4396a4:	orr	w1, w0, #0x2
  4396a8:	str	w1, [sp, #252]
  4396ac:	tbz	w0, #0, 439868 <ferror@plt+0x37b28>
  4396b0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4396b4:	add	x1, x1, #0x6c8
  4396b8:	mov	w2, #0x5                   	// #5
  4396bc:	mov	x0, #0x0                   	// #0
  4396c0:	bl	401c70 <dcgettext@plt>
  4396c4:	bl	446368 <error@@Base>
  4396c8:	sub	x1, x19, x28
  4396cc:	mov	x0, x28
  4396d0:	bl	401940 <strnlen@plt>
  4396d4:	add	x6, x0, #0x1
  4396d8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4396dc:	add	x27, x28, x6
  4396e0:	add	x1, x1, #0xf98
  4396e4:	b	43917c <ferror@plt+0x3743c>
  4396e8:	mov	w1, w21
  4396ec:	ldr	x2, [x20]
  4396f0:	mov	x0, x28
  4396f4:	blr	x2
  4396f8:	b	4394c8 <ferror@plt+0x37788>
  4396fc:	mov	w1, w21
  439700:	ldr	x2, [x20]
  439704:	mov	x0, x28
  439708:	blr	x2
  43970c:	mov	x22, x0
  439710:	b	4392b4 <ferror@plt+0x37574>
  439714:	mov	w1, w21
  439718:	ldr	x2, [x20]
  43971c:	mov	x0, x28
  439720:	blr	x2
  439724:	mov	x22, x0
  439728:	b	4391d4 <ferror@plt+0x37494>
  43972c:	mov	w1, w21
  439730:	ldr	x2, [x20]
  439734:	mov	x0, x28
  439738:	blr	x2
  43973c:	mov	x25, x0
  439740:	b	43927c <ferror@plt+0x3753c>
  439744:	adrp	x2, 4a2000 <warn@@Base+0x5b6c0>
  439748:	add	x2, x2, #0x120
  43974c:	ldr	x7, [x2, #480]
  439750:	cbz	x7, 43942c <ferror@plt+0x376ec>
  439754:	ldr	x0, [sp, #208]
  439758:	cmp	x28, #0x0
  43975c:	ldr	x1, [x2, #496]
  439760:	ccmp	x0, x1, #0x2, ne  // ne = any
  439764:	b.cs	43942c <ferror@plt+0x376ec>  // b.hs, b.nlast
  439768:	add	x4, x7, x0
  43976c:	add	x25, x7, x1
  439770:	add	x26, x4, #0x4
  439774:	cmp	x25, x26
  439778:	b.hi	43994c <ferror@plt+0x37c0c>  // b.pmore
  43977c:	cmp	x4, x25
  439780:	b.cc	439d64 <ferror@plt+0x38024>  // b.lo, b.ul, b.last
  439784:	mov	x0, #0x4                   	// #4
  439788:	mov	w3, w0
  43978c:	cmp	x1, x0
  439790:	b.cc	43942c <ferror@plt+0x376ec>  // b.lo, b.ul, b.last
  439794:	add	x0, x26, #0x2
  439798:	cmp	x25, x0
  43979c:	b.hi	439b14 <ferror@plt+0x37dd4>  // b.pmore
  4397a0:	cmp	x25, x26
  4397a4:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  4397a8:	sub	x1, x25, x26
  4397ac:	sub	w0, w1, #0x1
  4397b0:	cmp	w0, #0x7
  4397b4:	b.ls	439b18 <ferror@plt+0x37dd8>  // b.plast
  4397b8:	b	43942c <ferror@plt+0x376ec>
  4397bc:	mov	w1, w21
  4397c0:	ldr	x2, [x20]
  4397c4:	mov	x0, x28
  4397c8:	blr	x2
  4397cc:	mov	x25, x0
  4397d0:	b	43934c <ferror@plt+0x3760c>
  4397d4:	mov	w1, w21
  4397d8:	ldr	x2, [x20]
  4397dc:	mov	x0, x28
  4397e0:	blr	x2
  4397e4:	b	43906c <ferror@plt+0x3732c>
  4397e8:	tbnz	w0, #0, 439398 <ferror@plt+0x37658>
  4397ec:	tbz	w0, #1, 4393b0 <ferror@plt+0x37670>
  4397f0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4397f4:	add	x1, x1, #0x6e0
  4397f8:	mov	w2, #0x5                   	// #5
  4397fc:	mov	x0, #0x0                   	// #0
  439800:	bl	401c70 <dcgettext@plt>
  439804:	bl	446368 <error@@Base>
  439808:	b	4393b0 <ferror@plt+0x37670>
  43980c:	tbnz	w0, #0, 4393f4 <ferror@plt+0x376b4>
  439810:	tbz	w0, #1, 43940c <ferror@plt+0x376cc>
  439814:	nop
  439818:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43981c:	add	x1, x1, #0x6e0
  439820:	mov	w2, #0x5                   	// #5
  439824:	mov	x0, #0x0                   	// #0
  439828:	bl	401c70 <dcgettext@plt>
  43982c:	bl	446368 <error@@Base>
  439830:	b	43940c <ferror@plt+0x376cc>
  439834:	tbnz	w0, #0, 43930c <ferror@plt+0x375cc>
  439838:	tbz	w0, #1, 439324 <ferror@plt+0x375e4>
  43983c:	nop
  439840:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439844:	add	x1, x1, #0x6e0
  439848:	mov	w2, #0x5                   	// #5
  43984c:	mov	x0, #0x0                   	// #0
  439850:	bl	401c70 <dcgettext@plt>
  439854:	bl	446368 <error@@Base>
  439858:	b	439324 <ferror@plt+0x375e4>
  43985c:	tbnz	w0, #0, 4396b0 <ferror@plt+0x37970>
  439860:	tbz	w0, #1, 4396c8 <ferror@plt+0x37988>
  439864:	nop
  439868:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43986c:	add	x1, x1, #0x6e0
  439870:	mov	w2, #0x5                   	// #5
  439874:	mov	x0, #0x0                   	// #0
  439878:	bl	401c70 <dcgettext@plt>
  43987c:	bl	446368 <error@@Base>
  439880:	b	4396c8 <ferror@plt+0x37988>
  439884:	tbnz	w0, #0, 439488 <ferror@plt+0x37748>
  439888:	tbz	w0, #1, 4394a0 <ferror@plt+0x37760>
  43988c:	nop
  439890:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439894:	add	x1, x1, #0x6e0
  439898:	mov	w2, #0x5                   	// #5
  43989c:	mov	x0, #0x0                   	// #0
  4398a0:	bl	401c70 <dcgettext@plt>
  4398a4:	bl	446368 <error@@Base>
  4398a8:	b	4394a0 <ferror@plt+0x37760>
  4398ac:	tbnz	w0, #0, 439148 <ferror@plt+0x37408>
  4398b0:	tbz	w0, #1, 439160 <ferror@plt+0x37420>
  4398b4:	nop
  4398b8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4398bc:	add	x1, x1, #0x6e0
  4398c0:	mov	w2, #0x5                   	// #5
  4398c4:	mov	x0, #0x0                   	// #0
  4398c8:	bl	401c70 <dcgettext@plt>
  4398cc:	bl	446368 <error@@Base>
  4398d0:	b	439160 <ferror@plt+0x37420>
  4398d4:	tbnz	w0, #0, 43923c <ferror@plt+0x374fc>
  4398d8:	tbz	w0, #1, 439254 <ferror@plt+0x37514>
  4398dc:	nop
  4398e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4398e4:	add	x1, x1, #0x6e0
  4398e8:	mov	w2, #0x5                   	// #5
  4398ec:	mov	x0, #0x0                   	// #0
  4398f0:	bl	401c70 <dcgettext@plt>
  4398f4:	bl	446368 <error@@Base>
  4398f8:	b	439254 <ferror@plt+0x37514>
  4398fc:	tbnz	w0, #0, 43902c <ferror@plt+0x372ec>
  439900:	tbz	w0, #1, 439044 <ferror@plt+0x37304>
  439904:	nop
  439908:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43990c:	add	x1, x1, #0x6e0
  439910:	mov	w2, #0x5                   	// #5
  439914:	mov	x0, #0x0                   	// #0
  439918:	bl	401c70 <dcgettext@plt>
  43991c:	bl	446368 <error@@Base>
  439920:	b	439044 <ferror@plt+0x37304>
  439924:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439928:	add	x1, x1, #0x6c8
  43992c:	mov	w2, #0x5                   	// #5
  439930:	mov	x0, #0x0                   	// #0
  439934:	bl	401c70 <dcgettext@plt>
  439938:	bl	446368 <error@@Base>
  43993c:	b	439534 <ferror@plt+0x377f4>
  439940:	mov	w0, #0xa                   	// #10
  439944:	bl	401cf0 <putchar@plt>
  439948:	b	439094 <ferror@plt+0x37354>
  43994c:	mov	w1, #0x4                   	// #4
  439950:	ldr	x3, [x20]
  439954:	mov	x0, x4
  439958:	str	x4, [sp, #184]
  43995c:	blr	x3
  439960:	str	x0, [sp, #168]
  439964:	mov	x3, #0xffffffff            	// #4294967295
  439968:	mov	x1, #0x4                   	// #4
  43996c:	cmp	x0, x3
  439970:	adrp	x2, 4a2000 <warn@@Base+0x5b6c0>
  439974:	mov	w3, w1
  439978:	add	x2, x2, #0x120
  43997c:	ldr	x4, [sp, #184]
  439980:	b.eq	439d90 <ferror@plt+0x38050>  // b.none
  439984:	adds	x0, x0, x1
  439988:	b.cs	43942c <ferror@plt+0x376ec>  // b.hs, b.nlast
  43998c:	ldr	x1, [x2, #496]
  439990:	b	43978c <ferror@plt+0x37a4c>
  439994:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439998:	add	x1, x1, #0x6c8
  43999c:	mov	w2, #0x5                   	// #5
  4399a0:	mov	x0, #0x0                   	// #0
  4399a4:	bl	401c70 <dcgettext@plt>
  4399a8:	bl	446368 <error@@Base>
  4399ac:	mov	w2, #0x5                   	// #5
  4399b0:	cbz	x28, 438f08 <ferror@plt+0x371c8>
  4399b4:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4399b8:	mov	x0, #0x0                   	// #0
  4399bc:	add	x1, x1, #0xe98
  4399c0:	bl	401c70 <dcgettext@plt>
  4399c4:	sub	x2, x28, #0x1
  4399c8:	mov	x26, x27
  4399cc:	mov	w1, w22
  4399d0:	add	x27, x27, x28
  4399d4:	adrp	x25, 480000 <warn@@Base+0x396c0>
  4399d8:	mvn	x28, x26
  4399dc:	add	x25, x25, #0x738
  4399e0:	str	x2, [sp, #168]
  4399e4:	bl	401cc0 <printf@plt>
  4399e8:	adrp	x0, 453000 <warn@@Base+0xc6c0>
  4399ec:	add	x0, x0, #0x7a8
  4399f0:	str	x0, [sp, #216]
  4399f4:	nop
  4399f8:	mov	x0, x26
  4399fc:	add	x26, x26, #0x1
  439a00:	sub	x2, x26, #0x1
  439a04:	cmp	x26, x19
  439a08:	mov	w1, #0x1                   	// #1
  439a0c:	b.cc	439aa8 <ferror@plt+0x37d68>  // b.lo, b.ul, b.last
  439a10:	sub	x1, x19, x0
  439a14:	cmp	x19, x2
  439a18:	sub	w2, w1, #0x1
  439a1c:	b.ls	439a28 <ferror@plt+0x37ce8>  // b.plast
  439a20:	cmp	w2, #0x7
  439a24:	b.ls	439aa8 <ferror@plt+0x37d68>  // b.plast
  439a28:	mov	x0, #0x0                   	// #0
  439a2c:	bl	42e6e8 <ferror@plt+0x2c9a8>
  439a30:	mov	x1, x0
  439a34:	add	x28, x26, x28
  439a38:	ldr	x0, [sp, #168]
  439a3c:	cmp	x0, x28
  439a40:	mov	x0, x25
  439a44:	b.eq	439d7c <ferror@plt+0x3803c>  // b.none
  439a48:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  439a4c:	mov	x22, #0x0                   	// #0
  439a50:	add	x2, x2, #0x7a8
  439a54:	bl	401cc0 <printf@plt>
  439a58:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  439a5c:	add	x1, x1, #0xeb8
  439a60:	mov	w2, #0x5                   	// #5
  439a64:	mov	x0, #0x0                   	// #0
  439a68:	bl	401c70 <dcgettext@plt>
  439a6c:	mov	x19, x0
  439a70:	mov	x0, x22
  439a74:	bl	42e6e8 <ferror@plt+0x2c9a8>
  439a78:	mov	x1, x0
  439a7c:	mov	x0, x19
  439a80:	bl	446368 <error@@Base>
  439a84:	mov	w0, #0x0                   	// #0
  439a88:	ldp	x29, x30, [sp, #64]
  439a8c:	ldp	x19, x20, [sp, #80]
  439a90:	ldp	x21, x22, [sp, #96]
  439a94:	ldp	x23, x24, [sp, #112]
  439a98:	ldp	x25, x26, [sp, #128]
  439a9c:	ldp	x27, x28, [sp, #144]
  439aa0:	add	sp, sp, #0x900
  439aa4:	ret
  439aa8:	ldr	x2, [x20]
  439aac:	blr	x2
  439ab0:	mov	x4, x0
  439ab4:	and	x22, x0, #0xffffffff
  439ab8:	str	x4, [sp, #176]
  439abc:	mov	x0, x22
  439ac0:	bl	42e6e8 <ferror@plt+0x2c9a8>
  439ac4:	ldr	x2, [sp, #168]
  439ac8:	add	x1, x26, x28
  439acc:	cmp	x2, x1
  439ad0:	mov	x1, x0
  439ad4:	ldp	x0, x2, [sp, #216]
  439ad8:	csel	x2, x0, x2, ne  // ne = any
  439adc:	mov	x0, x25
  439ae0:	bl	401cc0 <printf@plt>
  439ae4:	ldr	x4, [sp, #176]
  439ae8:	cmp	w4, #0xf
  439aec:	b.ls	439b08 <ferror@plt+0x37dc8>  // b.plast
  439af0:	cmp	w4, #0x17
  439af4:	b.ne	439a58 <ferror@plt+0x37d18>  // b.any
  439af8:	cmp	x26, x27
  439afc:	b.ne	4399f8 <ferror@plt+0x37cb8>  // b.any
  439b00:	mov	x27, x26
  439b04:	b	438f20 <ferror@plt+0x371e0>
  439b08:	cmp	w4, #0x2
  439b0c:	b.hi	439af8 <ferror@plt+0x37db8>  // b.pmore
  439b10:	b	439a58 <ferror@plt+0x37d18>
  439b14:	mov	w1, #0x2                   	// #2
  439b18:	ldr	x2, [x20]
  439b1c:	mov	x0, x26
  439b20:	str	w3, [sp, #184]
  439b24:	blr	x2
  439b28:	str	x0, [sp, #168]
  439b2c:	mov	x1, x0
  439b30:	sub	w0, w0, #0x2
  439b34:	cmp	w0, #0x2
  439b38:	b.hi	43942c <ferror@plt+0x376ec>  // b.pmore
  439b3c:	ldr	w3, [sp, #184]
  439b40:	cmp	w1, #0x4
  439b44:	add	w0, w3, #0x1
  439b48:	add	x0, x0, #0x2
  439b4c:	add	x0, x26, x0
  439b50:	cinc	x0, x0, eq  // eq = none
  439b54:	add	x26, x0, #0x4
  439b58:	add	x0, x0, #0x3
  439b5c:	cmp	x25, x26
  439b60:	b.ls	439d2c <ferror@plt+0x37fec>  // b.plast
  439b64:	mov	w1, #0x1                   	// #1
  439b68:	ldr	x3, [x20]
  439b6c:	blr	x3
  439b70:	cbz	w0, 43942c <ferror@plt+0x376ec>
  439b74:	sub	w0, w0, #0x1
  439b78:	add	x0, x26, x0
  439b7c:	str	x0, [sp, #184]
  439b80:	cmp	x25, x0
  439b84:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439b88:	mov	x2, x0
  439b8c:	b	439bac <ferror@plt+0x37e6c>
  439b90:	str	x2, [sp, #168]
  439b94:	bl	401940 <strnlen@plt>
  439b98:	ldr	x2, [sp, #168]
  439b9c:	add	x0, x0, #0x1
  439ba0:	add	x2, x2, x0
  439ba4:	cmp	x25, x2
  439ba8:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439bac:	ldrb	w3, [x2]
  439bb0:	sub	x1, x25, x2
  439bb4:	mov	x0, x2
  439bb8:	cbnz	w3, 439b90 <ferror@plt+0x37e50>
  439bbc:	add	x26, x2, #0x1
  439bc0:	cmp	x25, x26
  439bc4:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439bc8:	ldrb	w0, [x2, #1]
  439bcc:	cmp	w0, #0x0
  439bd0:	ccmp	x28, #0x1, #0x4, ne  // ne = any
  439bd4:	b.eq	439c68 <ferror@plt+0x37f28>  // b.none
  439bd8:	sub	x1, x25, x26
  439bdc:	mov	x0, x26
  439be0:	bl	401940 <strnlen@plt>
  439be4:	add	x13, x0, #0x1
  439be8:	add	x13, x26, x13
  439bec:	add	x3, sp, #0xfc
  439bf0:	mov	x0, x13
  439bf4:	mov	x1, x25
  439bf8:	mov	x4, #0x0                   	// #0
  439bfc:	mov	w2, #0x0                   	// #0
  439c00:	bl	42fb50 <ferror@plt+0x2de10>
  439c04:	sub	x28, x28, #0x1
  439c08:	ldr	w0, [sp, #252]
  439c0c:	add	x3, sp, #0xfc
  439c10:	mov	x1, x25
  439c14:	mov	x4, #0x0                   	// #0
  439c18:	add	x13, x13, x0
  439c1c:	mov	w2, #0x0                   	// #0
  439c20:	mov	x0, x13
  439c24:	bl	42fb50 <ferror@plt+0x2de10>
  439c28:	ldr	w0, [sp, #252]
  439c2c:	add	x3, sp, #0xfc
  439c30:	mov	x1, x25
  439c34:	mov	x4, #0x0                   	// #0
  439c38:	add	x13, x13, x0
  439c3c:	mov	w2, #0x0                   	// #0
  439c40:	mov	x0, x13
  439c44:	bl	42fb50 <ferror@plt+0x2de10>
  439c48:	ldr	w0, [sp, #252]
  439c4c:	add	x26, x13, x0
  439c50:	cmp	x25, x26
  439c54:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439c58:	ldrb	w0, [x13, x0]
  439c5c:	cmp	w0, #0x0
  439c60:	ccmp	x28, #0x1, #0x4, ne  // ne = any
  439c64:	b.ne	439bd8 <ferror@plt+0x37e98>  // b.any
  439c68:	cbz	w0, 43942c <ferror@plt+0x376ec>
  439c6c:	sub	x1, x25, x26
  439c70:	mov	x0, x26
  439c74:	bl	401940 <strnlen@plt>
  439c78:	add	x0, x0, #0x1
  439c7c:	add	x0, x26, x0
  439c80:	cmp	x25, x0
  439c84:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439c88:	mov	x1, x25
  439c8c:	add	x4, sp, #0xfc
  439c90:	add	x3, sp, #0xf8
  439c94:	mov	w2, #0x0                   	// #0
  439c98:	bl	42fb50 <ferror@plt+0x2de10>
  439c9c:	mov	x28, x0
  439ca0:	ldr	w1, [sp, #252]
  439ca4:	tbnz	w1, #0, 439e64 <ferror@plt+0x38124>
  439ca8:	tbnz	w1, #1, 439e80 <ferror@plt+0x38140>
  439cac:	cbnz	x28, 439cd4 <ferror@plt+0x37f94>
  439cb0:	b	439e9c <ferror@plt+0x3815c>
  439cb4:	bl	401940 <strnlen@plt>
  439cb8:	add	x0, x0, #0x1
  439cbc:	ldr	x1, [sp, #184]
  439cc0:	sub	x28, x28, #0x1
  439cc4:	add	x0, x1, x0
  439cc8:	str	x0, [sp, #184]
  439ccc:	cmp	x25, x0
  439cd0:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439cd4:	ldr	x0, [sp, #184]
  439cd8:	sub	x1, x25, x0
  439cdc:	ldrb	w2, [x0]
  439ce0:	cmp	w2, #0x0
  439ce4:	ccmp	x28, #0x1, #0x0, ne  // ne = any
  439ce8:	b.hi	439cb4 <ferror@plt+0x37f74>  // b.pmore
  439cec:	cmp	x25, x0
  439cf0:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439cf4:	cbz	w2, 43942c <ferror@plt+0x376ec>
  439cf8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439cfc:	mov	w2, #0x5                   	// #5
  439d00:	add	x1, x1, #0x170
  439d04:	mov	x0, #0x0                   	// #0
  439d08:	bl	401c70 <dcgettext@plt>
  439d0c:	adrp	x4, 47f000 <warn@@Base+0x386c0>
  439d10:	add	x4, x4, #0xd60
  439d14:	ldr	w1, [sp, #176]
  439d18:	mov	x5, x26
  439d1c:	ldr	x3, [sp, #184]
  439d20:	mov	w2, w22
  439d24:	bl	401cc0 <printf@plt>
  439d28:	b	439094 <ferror@plt+0x37354>
  439d2c:	cmp	x25, x0
  439d30:	b.ls	43942c <ferror@plt+0x376ec>  // b.plast
  439d34:	sub	x1, x25, x0
  439d38:	sub	w3, w1, #0x1
  439d3c:	cmp	w3, #0x7
  439d40:	b.ls	439b68 <ferror@plt+0x37e28>  // b.plast
  439d44:	b	43942c <ferror@plt+0x376ec>
  439d48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439d4c:	add	x1, x1, #0x6e0
  439d50:	mov	w2, #0x5                   	// #5
  439d54:	mov	x0, #0x0                   	// #0
  439d58:	bl	401c70 <dcgettext@plt>
  439d5c:	bl	446368 <error@@Base>
  439d60:	b	438f00 <ferror@plt+0x371c0>
  439d64:	sub	x0, x1, x0
  439d68:	sub	w3, w0, #0x1
  439d6c:	cmp	w3, #0x7
  439d70:	b.hi	439784 <ferror@plt+0x37a44>  // b.pmore
  439d74:	mov	w1, w0
  439d78:	b	439950 <ferror@plt+0x37c10>
  439d7c:	adrp	x2, 482000 <warn@@Base+0x3b6c0>
  439d80:	mov	x22, #0x0                   	// #0
  439d84:	add	x2, x2, #0x898
  439d88:	bl	401cc0 <printf@plt>
  439d8c:	b	439a58 <ferror@plt+0x37d18>
  439d90:	add	x4, x4, #0xc
  439d94:	cmp	x25, x4
  439d98:	b.hi	439e24 <ferror@plt+0x380e4>  // b.pmore
  439d9c:	cmp	x25, x26
  439da0:	b.ls	439db4 <ferror@plt+0x38074>  // b.plast
  439da4:	sub	x1, x25, x26
  439da8:	sub	w0, w1, #0x1
  439dac:	cmp	w0, #0x7
  439db0:	b.ls	439e28 <ferror@plt+0x380e8>  // b.plast
  439db4:	mov	x26, x4
  439db8:	mov	x0, #0xc                   	// #12
  439dbc:	mov	w3, #0x8                   	// #8
  439dc0:	ldr	x1, [x2, #496]
  439dc4:	b	43978c <ferror@plt+0x37a4c>
  439dc8:	mov	x27, x25
  439dcc:	str	xzr, [sp, #216]
  439dd0:	mov	w0, #0xa                   	// #10
  439dd4:	bl	401cf0 <putchar@plt>
  439dd8:	cmp	x27, x19
  439ddc:	b.cc	438fa0 <ferror@plt+0x37260>  // b.lo, b.ul, b.last
  439de0:	b	438d38 <ferror@plt+0x36ff8>
  439de4:	mov	w2, #0x5                   	// #5
  439de8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439dec:	mov	x0, #0x0                   	// #0
  439df0:	add	x1, x1, #0x120
  439df4:	bl	401c70 <dcgettext@plt>
  439df8:	mov	w1, w26
  439dfc:	bl	446368 <error@@Base>
  439e00:	mov	w0, #0x0                   	// #0
  439e04:	ldp	x29, x30, [sp, #64]
  439e08:	ldp	x19, x20, [sp, #80]
  439e0c:	ldp	x21, x22, [sp, #96]
  439e10:	ldp	x23, x24, [sp, #112]
  439e14:	ldp	x25, x26, [sp, #128]
  439e18:	ldp	x27, x28, [sp, #144]
  439e1c:	add	sp, sp, #0x900
  439e20:	ret
  439e24:	mov	w1, #0x8                   	// #8
  439e28:	ldr	x8, [x20]
  439e2c:	mov	w3, #0x8                   	// #8
  439e30:	mov	x0, x26
  439e34:	mov	x26, x4
  439e38:	str	w3, [sp, #184]
  439e3c:	blr	x8
  439e40:	str	x0, [sp, #168]
  439e44:	adrp	x2, 4a2000 <warn@@Base+0x5b6c0>
  439e48:	ldr	w3, [sp, #184]
  439e4c:	add	x2, x2, #0x120
  439e50:	mov	x1, #0xc                   	// #12
  439e54:	b	439984 <ferror@plt+0x37c44>
  439e58:	add	x0, sp, #0x100
  439e5c:	str	x0, [sp, #216]
  439e60:	b	439dd0 <ferror@plt+0x38090>
  439e64:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439e68:	add	x1, x1, #0x6c8
  439e6c:	mov	w2, #0x5                   	// #5
  439e70:	mov	x0, #0x0                   	// #0
  439e74:	bl	401c70 <dcgettext@plt>
  439e78:	bl	446368 <error@@Base>
  439e7c:	b	439cac <ferror@plt+0x37f6c>
  439e80:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  439e84:	add	x1, x1, #0x6e0
  439e88:	mov	w2, #0x5                   	// #5
  439e8c:	mov	x0, #0x0                   	// #0
  439e90:	bl	401c70 <dcgettext@plt>
  439e94:	bl	446368 <error@@Base>
  439e98:	b	439cac <ferror@plt+0x37f6c>
  439e9c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439ea0:	mov	w2, #0x5                   	// #5
  439ea4:	add	x1, x1, #0x170
  439ea8:	mov	x0, #0x0                   	// #0
  439eac:	bl	401c70 <dcgettext@plt>
  439eb0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  439eb4:	add	x4, x1, #0xca8
  439eb8:	str	x4, [sp, #184]
  439ebc:	b	439d14 <ferror@plt+0x37fd4>
  439ec0:	mov	w0, #0xa                   	// #10
  439ec4:	bl	401cf0 <putchar@plt>
  439ec8:	mov	w0, #0x1                   	// #1
  439ecc:	ldp	x25, x26, [sp, #128]
  439ed0:	ldp	x27, x28, [sp, #144]
  439ed4:	b	438c74 <ferror@plt+0x36f34>
  439ed8:	mov	w0, #0x1                   	// #1
  439edc:	b	438c74 <ferror@plt+0x36f34>
  439ee0:	mov	x25, x27
  439ee4:	str	xzr, [sp, #208]
  439ee8:	b	438e40 <ferror@plt+0x37100>
  439eec:	nop
  439ef0:	sub	sp, sp, #0x110
  439ef4:	stp	x29, x30, [sp, #64]
  439ef8:	add	x29, sp, #0x40
  439efc:	stp	x19, x20, [sp, #80]
  439f00:	stp	x21, x22, [sp, #96]
  439f04:	mov	x21, x2
  439f08:	add	x2, x0, #0x1
  439f0c:	stp	x23, x24, [sp, #112]
  439f10:	cmp	x2, x21
  439f14:	stp	x25, x26, [sp, #128]
  439f18:	stp	x27, x28, [sp, #144]
  439f1c:	mov	x27, x1
  439f20:	stp	x3, x4, [sp, #160]
  439f24:	str	x5, [sp, #176]
  439f28:	str	x2, [sp, #224]
  439f2c:	str	w6, [sp, #252]
  439f30:	b.cc	43a0d8 <ferror@plt+0x38398>  // b.lo, b.ul, b.last
  439f34:	cmp	x0, x21
  439f38:	b.cc	43a198 <ferror@plt+0x38458>  // b.lo, b.ul, b.last
  439f3c:	ldr	x20, [sp, #224]
  439f40:	add	x23, sp, #0x10c
  439f44:	mov	w25, #0x0                   	// #0
  439f48:	mov	x1, x21
  439f4c:	mov	x4, x23
  439f50:	add	x3, sp, #0x108
  439f54:	mov	x0, x20
  439f58:	mov	w2, #0x0                   	// #0
  439f5c:	bl	42fb50 <ferror@plt+0x2de10>
  439f60:	ldr	w1, [sp, #268]
  439f64:	str	x0, [sp, #232]
  439f68:	ldr	w0, [sp, #264]
  439f6c:	add	x0, x20, x0
  439f70:	str	x0, [sp, #208]
  439f74:	tbnz	w1, #0, 43a1c8 <ferror@plt+0x38488>
  439f78:	tbnz	w1, #1, 43a520 <ferror@plt+0x387e0>
  439f7c:	ldr	x0, [sp, #208]
  439f80:	cmp	x21, x0
  439f84:	b.eq	43a53c <ferror@plt+0x387fc>  // b.none
  439f88:	ldr	x0, [sp, #232]
  439f8c:	cbz	x0, 43a4d4 <ferror@plt+0x38794>
  439f90:	ldr	x0, [sp, #208]
  439f94:	mov	w2, #0x5                   	// #5
  439f98:	sub	x19, x0, x27
  439f9c:	ldr	w0, [sp, #252]
  439fa0:	cbnz	w0, 43a1e4 <ferror@plt+0x384a4>
  439fa4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439fa8:	mov	x0, #0x0                   	// #0
  439fac:	add	x1, x1, #0x2a8
  439fb0:	bl	401c70 <dcgettext@plt>
  439fb4:	mov	x1, x19
  439fb8:	bl	401cc0 <printf@plt>
  439fbc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  439fc0:	add	x1, x1, #0x2d0
  439fc4:	mov	w3, #0x2                   	// #2
  439fc8:	mov	w2, #0x5                   	// #5
  439fcc:	adrp	x26, 456000 <warn@@Base+0xf6c0>
  439fd0:	adrp	x24, 456000 <warn@@Base+0xf6c0>
  439fd4:	add	x26, x26, #0x6e0
  439fd8:	add	x24, x24, #0x6c8
  439fdc:	mov	x0, #0x0                   	// #0
  439fe0:	str	w3, [sp, #184]
  439fe4:	bl	401c70 <dcgettext@plt>
  439fe8:	bl	401cc0 <printf@plt>
  439fec:	str	x27, [sp, #192]
  439ff0:	ldr	w0, [sp, #184]
  439ff4:	mov	w20, #0x0                   	// #0
  439ff8:	ldr	x19, [sp, #224]
  439ffc:	and	w22, w0, #0x1
  43a000:	cbnz	w25, 43a060 <ferror@plt+0x38320>
  43a004:	b	43a230 <ferror@plt+0x384f0>
  43a008:	cmp	x28, #0x1
  43a00c:	b.eq	43a2a0 <ferror@plt+0x38560>  // b.none
  43a010:	cmp	x28, #0x2
  43a014:	b.ne	43a264 <ferror@plt+0x38524>  // b.any
  43a018:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a01c:	add	x1, x1, #0x2e0
  43a020:	mov	w2, #0x5                   	// #5
  43a024:	mov	x0, #0x0                   	// #0
  43a028:	bl	401c70 <dcgettext@plt>
  43a02c:	bl	401cc0 <printf@plt>
  43a030:	mov	x1, x21
  43a034:	mov	x0, x19
  43a038:	mov	x3, x23
  43a03c:	mov	x4, #0x0                   	// #0
  43a040:	mov	w2, #0x0                   	// #0
  43a044:	bl	42fb50 <ferror@plt+0x2de10>
  43a048:	add	w0, w20, #0x1
  43a04c:	ldr	w1, [sp, #268]
  43a050:	and	w20, w0, #0xff
  43a054:	cmp	w25, w0, uxtb
  43a058:	add	x19, x19, x1
  43a05c:	b.eq	43a230 <ferror@plt+0x384f0>  // b.none
  43a060:	mov	x1, x21
  43a064:	mov	x0, x19
  43a068:	mov	w2, #0x0                   	// #0
  43a06c:	mov	x4, x23
  43a070:	add	x3, sp, #0x108
  43a074:	bl	42fb50 <ferror@plt+0x2de10>
  43a078:	ldr	w1, [sp, #268]
  43a07c:	mov	x28, x0
  43a080:	ldr	w2, [sp, #264]
  43a084:	add	x19, x19, x2
  43a088:	tbnz	w1, #0, 43a200 <ferror@plt+0x384c0>
  43a08c:	tbnz	w1, #1, 43a218 <ferror@plt+0x384d8>
  43a090:	cmp	x28, #0x1
  43a094:	cset	w0, ne  // ne = any
  43a098:	cmp	w0, w22
  43a09c:	b.eq	43a030 <ferror@plt+0x382f0>  // b.none
  43a0a0:	cmp	x28, #0x3
  43a0a4:	b.eq	43a248 <ferror@plt+0x38508>  // b.none
  43a0a8:	b.ls	43a008 <ferror@plt+0x382c8>  // b.plast
  43a0ac:	cmp	x28, #0x4
  43a0b0:	b.eq	43a2bc <ferror@plt+0x3857c>  // b.none
  43a0b4:	cmp	x28, #0x5
  43a0b8:	b.ne	43a264 <ferror@plt+0x38524>  // b.any
  43a0bc:	mov	w2, w28
  43a0c0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a0c4:	add	x1, x1, #0x2f8
  43a0c8:	mov	x0, #0x0                   	// #0
  43a0cc:	bl	401c70 <dcgettext@plt>
  43a0d0:	bl	401cc0 <printf@plt>
  43a0d4:	b	43a030 <ferror@plt+0x382f0>
  43a0d8:	mov	w1, #0x1                   	// #1
  43a0dc:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43a0e0:	add	x23, sp, #0x10c
  43a0e4:	mov	w25, #0x0                   	// #0
  43a0e8:	ldr	x2, [x2, #672]
  43a0ec:	blr	x2
  43a0f0:	ands	w13, w0, #0xff
  43a0f4:	ldr	x20, [sp, #224]
  43a0f8:	b.eq	439f48 <ferror@plt+0x38208>  // b.none
  43a0fc:	mov	x3, x23
  43a100:	b	43a10c <ferror@plt+0x383cc>
  43a104:	cmp	w13, w0, uxtb
  43a108:	b.eq	43a598 <ferror@plt+0x38858>  // b.none
  43a10c:	mov	x1, x21
  43a110:	mov	x0, x20
  43a114:	mov	x4, #0x0                   	// #0
  43a118:	mov	w2, #0x0                   	// #0
  43a11c:	bl	42fb50 <ferror@plt+0x2de10>
  43a120:	ldr	w0, [sp, #268]
  43a124:	mov	x1, x21
  43a128:	mov	x4, #0x0                   	// #0
  43a12c:	mov	w2, #0x0                   	// #0
  43a130:	add	x20, x20, x0
  43a134:	mov	x0, x20
  43a138:	bl	42fb50 <ferror@plt+0x2de10>
  43a13c:	ldr	w1, [sp, #268]
  43a140:	add	w0, w25, #0x1
  43a144:	and	w25, w0, #0xff
  43a148:	add	x20, x20, x1
  43a14c:	cmp	x21, x20
  43a150:	b.ne	43a104 <ferror@plt+0x383c4>  // b.any
  43a154:	ldr	w0, [sp, #252]
  43a158:	cbz	w0, 43a1ac <ferror@plt+0x3846c>
  43a15c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a160:	add	x1, x1, #0x1b0
  43a164:	mov	w2, #0x5                   	// #5
  43a168:	mov	x0, #0x0                   	// #0
  43a16c:	bl	401c70 <dcgettext@plt>
  43a170:	bl	446940 <warn@@Base>
  43a174:	mov	x0, x20
  43a178:	ldp	x29, x30, [sp, #64]
  43a17c:	ldp	x19, x20, [sp, #80]
  43a180:	ldp	x21, x22, [sp, #96]
  43a184:	ldp	x23, x24, [sp, #112]
  43a188:	ldp	x25, x26, [sp, #128]
  43a18c:	ldp	x27, x28, [sp, #144]
  43a190:	add	sp, sp, #0x110
  43a194:	ret
  43a198:	sub	x1, x21, x0
  43a19c:	sub	w2, w1, #0x1
  43a1a0:	cmp	w2, #0x7
  43a1a4:	b.hi	439f3c <ferror@plt+0x381fc>  // b.pmore
  43a1a8:	b	43a0dc <ferror@plt+0x3839c>
  43a1ac:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a1b0:	add	x1, x1, #0x1d8
  43a1b4:	mov	w2, #0x5                   	// #5
  43a1b8:	mov	x0, #0x0                   	// #0
  43a1bc:	bl	401c70 <dcgettext@plt>
  43a1c0:	bl	446940 <warn@@Base>
  43a1c4:	b	43a174 <ferror@plt+0x38434>
  43a1c8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43a1cc:	add	x1, x1, #0x6c8
  43a1d0:	mov	w2, #0x5                   	// #5
  43a1d4:	mov	x0, #0x0                   	// #0
  43a1d8:	bl	401c70 <dcgettext@plt>
  43a1dc:	bl	446368 <error@@Base>
  43a1e0:	b	439f7c <ferror@plt+0x3823c>
  43a1e4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a1e8:	mov	x0, #0x0                   	// #0
  43a1ec:	add	x1, x1, #0x280
  43a1f0:	bl	401c70 <dcgettext@plt>
  43a1f4:	mov	x1, x19
  43a1f8:	bl	401cc0 <printf@plt>
  43a1fc:	b	439fbc <ferror@plt+0x3827c>
  43a200:	mov	x1, x24
  43a204:	mov	w2, #0x5                   	// #5
  43a208:	mov	x0, #0x0                   	// #0
  43a20c:	bl	401c70 <dcgettext@plt>
  43a210:	bl	446368 <error@@Base>
  43a214:	b	43a090 <ferror@plt+0x38350>
  43a218:	mov	x1, x26
  43a21c:	mov	w2, #0x5                   	// #5
  43a220:	mov	x0, #0x0                   	// #0
  43a224:	bl	401c70 <dcgettext@plt>
  43a228:	bl	446368 <error@@Base>
  43a22c:	b	43a090 <ferror@plt+0x38350>
  43a230:	ldr	w0, [sp, #184]
  43a234:	cmp	w0, #0x1
  43a238:	b.eq	43a2d8 <ferror@plt+0x38598>  // b.none
  43a23c:	mov	w0, #0x1                   	// #1
  43a240:	str	w0, [sp, #184]
  43a244:	b	439ff0 <ferror@plt+0x382b0>
  43a248:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a24c:	add	x1, x1, #0x2e8
  43a250:	mov	w2, #0x5                   	// #5
  43a254:	mov	x0, #0x0                   	// #0
  43a258:	bl	401c70 <dcgettext@plt>
  43a25c:	bl	401cc0 <printf@plt>
  43a260:	b	43a030 <ferror@plt+0x382f0>
  43a264:	mov	w2, #0x5                   	// #5
  43a268:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a26c:	mov	x0, #0x0                   	// #0
  43a270:	add	x1, x1, #0x300
  43a274:	bl	401c70 <dcgettext@plt>
  43a278:	mov	x27, x0
  43a27c:	mov	w2, #0x0                   	// #0
  43a280:	mov	x1, x28
  43a284:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43a288:	add	x0, x0, #0xcd0
  43a28c:	bl	42c470 <ferror@plt+0x2a730>
  43a290:	mov	x1, x0
  43a294:	mov	x0, x27
  43a298:	bl	401cc0 <printf@plt>
  43a29c:	b	43a030 <ferror@plt+0x382f0>
  43a2a0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a2a4:	add	x1, x1, #0x2d8
  43a2a8:	mov	w2, #0x5                   	// #5
  43a2ac:	mov	x0, #0x0                   	// #0
  43a2b0:	bl	401c70 <dcgettext@plt>
  43a2b4:	bl	401cc0 <printf@plt>
  43a2b8:	b	43a030 <ferror@plt+0x382f0>
  43a2bc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a2c0:	add	x1, x1, #0x2f0
  43a2c4:	mov	w2, #0x5                   	// #5
  43a2c8:	mov	x0, #0x0                   	// #0
  43a2cc:	bl	401c70 <dcgettext@plt>
  43a2d0:	bl	401cc0 <printf@plt>
  43a2d4:	b	43a030 <ferror@plt+0x382f0>
  43a2d8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  43a2dc:	mov	w0, #0xa                   	// #10
  43a2e0:	str	xzr, [sp, #216]
  43a2e4:	ldr	x1, [x1, #1040]
  43a2e8:	ldr	x27, [sp, #192]
  43a2ec:	bl	401990 <putc@plt>
  43a2f0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a2f4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43a2f8:	add	x1, x1, #0x328
  43a2fc:	add	x0, x0, #0x6e0
  43a300:	str	x0, [sp, #192]
  43a304:	str	x1, [sp, #240]
  43a308:	ldr	w1, [sp, #216]
  43a30c:	mov	w2, #0x2                   	// #2
  43a310:	ldr	x0, [sp, #240]
  43a314:	adrp	x28, 456000 <warn@@Base+0xf6c0>
  43a318:	add	x28, x28, #0x6c8
  43a31c:	str	w2, [sp, #200]
  43a320:	bl	401cc0 <printf@plt>
  43a324:	cbz	w25, 43a47c <ferror@plt+0x3873c>
  43a328:	ldp	x0, x20, [sp, #200]
  43a32c:	mov	w24, #0x0                   	// #0
  43a330:	ldr	x19, [sp, #224]
  43a334:	sbfx	x26, x0, #0, #1
  43a338:	and	w26, w26, #0x1
  43a33c:	b	43a3c4 <ferror@plt+0x38684>
  43a340:	tbnz	w1, #1, 43a470 <ferror@plt+0x38730>
  43a344:	ldr	x0, [sp, #160]
  43a348:	cmp	x22, #0x1
  43a34c:	cset	w2, eq  // eq = none
  43a350:	mov	w8, #0x9                   	// #9
  43a354:	eor	w2, w26, w2
  43a358:	mov	x5, x21
  43a35c:	ldrh	w1, [x0]
  43a360:	mov	x7, #0x0                   	// #0
  43a364:	ldr	x0, [sp, #168]
  43a368:	mov	x6, #0x0                   	// #0
  43a36c:	ldr	w4, [x0]
  43a370:	mov	w0, #0xffffffff            	// #-1
  43a374:	str	w2, [sp, #24]
  43a378:	ldr	x2, [sp, #176]
  43a37c:	str	x4, [sp]
  43a380:	str	w1, [sp, #8]
  43a384:	mov	x4, x20
  43a388:	str	xzr, [sp, #16]
  43a38c:	mov	x1, x3
  43a390:	str	x2, [sp, #32]
  43a394:	mov	x3, x27
  43a398:	str	xzr, [sp, #40]
  43a39c:	mov	x2, #0x0                   	// #0
  43a3a0:	strb	w8, [sp, #48]
  43a3a4:	str	w0, [sp, #56]
  43a3a8:	mov	x0, #0x0                   	// #0
  43a3ac:	bl	433860 <ferror@plt+0x31b20>
  43a3b0:	mov	x20, x0
  43a3b4:	add	w1, w24, #0x1
  43a3b8:	and	w24, w1, #0xff
  43a3bc:	cmp	w25, w1, uxtb
  43a3c0:	b.eq	43a480 <ferror@plt+0x38740>  // b.none
  43a3c4:	mov	x1, x21
  43a3c8:	mov	x0, x19
  43a3cc:	mov	w2, #0x0                   	// #0
  43a3d0:	mov	x4, x23
  43a3d4:	add	x3, sp, #0x108
  43a3d8:	bl	42fb50 <ferror@plt+0x2de10>
  43a3dc:	ldr	w2, [sp, #268]
  43a3e0:	mov	x22, x0
  43a3e4:	ldr	w1, [sp, #264]
  43a3e8:	add	x19, x19, x1
  43a3ec:	tbnz	w2, #0, 43a440 <ferror@plt+0x38700>
  43a3f0:	tbnz	w2, #1, 43a458 <ferror@plt+0x38718>
  43a3f4:	add	x3, sp, #0x108
  43a3f8:	mov	x1, x21
  43a3fc:	mov	x0, x19
  43a400:	mov	w2, #0x0                   	// #0
  43a404:	mov	x4, x23
  43a408:	bl	42fb50 <ferror@plt+0x2de10>
  43a40c:	ldr	w1, [sp, #268]
  43a410:	mov	x3, x0
  43a414:	ldr	w2, [sp, #264]
  43a418:	add	x19, x19, x2
  43a41c:	tbz	w1, #0, 43a340 <ferror@plt+0x38600>
  43a420:	mov	x1, x28
  43a424:	str	x0, [sp, #184]
  43a428:	mov	w2, #0x5                   	// #5
  43a42c:	mov	x0, #0x0                   	// #0
  43a430:	bl	401c70 <dcgettext@plt>
  43a434:	bl	446368 <error@@Base>
  43a438:	ldr	x3, [sp, #184]
  43a43c:	b	43a344 <ferror@plt+0x38604>
  43a440:	mov	x1, x28
  43a444:	mov	w2, #0x5                   	// #5
  43a448:	mov	x0, #0x0                   	// #0
  43a44c:	bl	401c70 <dcgettext@plt>
  43a450:	bl	446368 <error@@Base>
  43a454:	b	43a3f4 <ferror@plt+0x386b4>
  43a458:	ldr	x1, [sp, #192]
  43a45c:	mov	w2, #0x5                   	// #5
  43a460:	mov	x0, #0x0                   	// #0
  43a464:	bl	401c70 <dcgettext@plt>
  43a468:	bl	446368 <error@@Base>
  43a46c:	b	43a3f4 <ferror@plt+0x386b4>
  43a470:	str	x0, [sp, #184]
  43a474:	ldr	x1, [sp, #192]
  43a478:	b	43a428 <ferror@plt+0x386e8>
  43a47c:	ldr	x20, [sp, #208]
  43a480:	ldr	w0, [sp, #200]
  43a484:	cmp	w0, #0x1
  43a488:	b.eq	43a498 <ferror@plt+0x38758>  // b.none
  43a48c:	mov	w0, #0x1                   	// #1
  43a490:	str	w0, [sp, #200]
  43a494:	b	43a324 <ferror@plt+0x385e4>
  43a498:	cmp	x21, x20
  43a49c:	b.eq	43a4fc <ferror@plt+0x387bc>  // b.none
  43a4a0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43a4a4:	ldr	x1, [x0, #1040]
  43a4a8:	ldr	x0, [sp, #216]
  43a4ac:	add	x0, x0, #0x1
  43a4b0:	mov	x19, x0
  43a4b4:	mov	w0, #0xa                   	// #10
  43a4b8:	str	x19, [sp, #216]
  43a4bc:	bl	401990 <putc@plt>
  43a4c0:	ldr	x1, [sp, #232]
  43a4c4:	cmp	x1, x19
  43a4c8:	b.eq	43a174 <ferror@plt+0x38434>  // b.none
  43a4cc:	str	x20, [sp, #208]
  43a4d0:	b	43a308 <ferror@plt+0x385c8>
  43a4d4:	ldr	w0, [sp, #252]
  43a4d8:	cbz	w0, 43a564 <ferror@plt+0x38824>
  43a4dc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a4e0:	add	x1, x1, #0x230
  43a4e4:	mov	w2, #0x5                   	// #5
  43a4e8:	mov	x0, #0x0                   	// #0
  43a4ec:	ldr	x20, [sp, #208]
  43a4f0:	bl	401c70 <dcgettext@plt>
  43a4f4:	bl	401cc0 <printf@plt>
  43a4f8:	b	43a174 <ferror@plt+0x38434>
  43a4fc:	ldr	w0, [sp, #252]
  43a500:	cbz	w0, 43a570 <ferror@plt+0x38830>
  43a504:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a508:	add	x1, x1, #0x330
  43a50c:	mov	w2, #0x5                   	// #5
  43a510:	mov	x0, #0x0                   	// #0
  43a514:	bl	401c70 <dcgettext@plt>
  43a518:	bl	446940 <warn@@Base>
  43a51c:	b	43a174 <ferror@plt+0x38434>
  43a520:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43a524:	add	x1, x1, #0x6e0
  43a528:	mov	w2, #0x5                   	// #5
  43a52c:	mov	x0, #0x0                   	// #0
  43a530:	bl	401c70 <dcgettext@plt>
  43a534:	bl	446368 <error@@Base>
  43a538:	b	439f7c <ferror@plt+0x3823c>
  43a53c:	ldr	w0, [sp, #252]
  43a540:	cbnz	w0, 43a58c <ferror@plt+0x3884c>
  43a544:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a548:	add	x1, x1, #0x218
  43a54c:	mov	w2, #0x5                   	// #5
  43a550:	mov	x20, x21
  43a554:	mov	x0, #0x0                   	// #0
  43a558:	bl	401c70 <dcgettext@plt>
  43a55c:	bl	446940 <warn@@Base>
  43a560:	b	43a174 <ferror@plt+0x38434>
  43a564:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a568:	add	x1, x1, #0x258
  43a56c:	b	43a4e4 <ferror@plt+0x387a4>
  43a570:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a574:	add	x1, x1, #0x350
  43a578:	mov	w2, #0x5                   	// #5
  43a57c:	mov	x0, #0x0                   	// #0
  43a580:	bl	401c70 <dcgettext@plt>
  43a584:	bl	446940 <warn@@Base>
  43a588:	b	43a174 <ferror@plt+0x38434>
  43a58c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a590:	add	x1, x1, #0x200
  43a594:	b	43a54c <ferror@plt+0x3880c>
  43a598:	mov	x23, x3
  43a59c:	b	439f48 <ferror@plt+0x38208>
  43a5a0:	stp	x29, x30, [sp, #-240]!
  43a5a4:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43a5a8:	mov	x29, sp
  43a5ac:	ldr	w4, [x4, #604]
  43a5b0:	stp	x21, x22, [sp, #32]
  43a5b4:	mov	x21, x2
  43a5b8:	stp	x23, x24, [sp, #48]
  43a5bc:	mov	x23, x1
  43a5c0:	stp	x25, x26, [sp, #64]
  43a5c4:	stp	x27, x28, [sp, #80]
  43a5c8:	mov	x27, x0
  43a5cc:	str	x3, [sp, #144]
  43a5d0:	ldr	x26, [x0, #32]
  43a5d4:	cbz	w4, 43a600 <ferror@plt+0x388c0>
  43a5d8:	ldr	x0, [x0, #24]
  43a5dc:	cbz	x0, 43a600 <ferror@plt+0x388c0>
  43a5e0:	mov	w2, #0x5                   	// #5
  43a5e4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a5e8:	mov	x0, #0x0                   	// #0
  43a5ec:	add	x1, x1, #0x370
  43a5f0:	bl	401c70 <dcgettext@plt>
  43a5f4:	ldp	x1, x2, [x27, #16]
  43a5f8:	bl	401cc0 <printf@plt>
  43a5fc:	b	43a61c <ferror@plt+0x388dc>
  43a600:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a604:	mov	w2, #0x5                   	// #5
  43a608:	add	x1, x1, #0x3b0
  43a60c:	mov	x0, #0x0                   	// #0
  43a610:	bl	401c70 <dcgettext@plt>
  43a614:	ldr	x1, [x27, #16]
  43a618:	bl	401cc0 <printf@plt>
  43a61c:	cmp	x23, x21
  43a620:	b.cs	43a9f4 <ferror@plt+0x38cb4>  // b.hs, b.nlast
  43a624:	stp	x19, x20, [sp, #16]
  43a628:	adrp	x20, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43a62c:	add	x20, x20, #0x6a8
  43a630:	adrp	x0, 457000 <warn@@Base+0x106c0>
  43a634:	add	x25, x20, #0xa90
  43a638:	add	x0, x0, #0x608
  43a63c:	str	x0, [sp, #112]
  43a640:	b	43a664 <ferror@plt+0x38924>
  43a644:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a648:	add	x1, x1, #0x6b8
  43a64c:	mov	w2, #0x5                   	// #5
  43a650:	mov	x0, #0x0                   	// #0
  43a654:	bl	401c70 <dcgettext@plt>
  43a658:	bl	401cc0 <printf@plt>
  43a65c:	cmp	x23, x21
  43a660:	b.cs	43a9f0 <ferror@plt+0x38cb0>  // b.hs, b.nlast
  43a664:	ldr	x1, [sp, #112]
  43a668:	mov	x2, #0xc                   	// #12
  43a66c:	ldr	x19, [x27, #16]
  43a670:	mov	x0, x19
  43a674:	bl	401a50 <strncmp@plt>
  43a678:	cbnz	w0, 43af94 <ferror@plt+0x39254>
  43a67c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a680:	mov	x0, x19
  43a684:	add	x1, x1, #0x3e0
  43a688:	bl	401ba0 <strcmp@plt>
  43a68c:	cbz	w0, 43af94 <ferror@plt+0x39254>
  43a690:	ldp	x0, x1, [x25]
  43a694:	stp	x0, x1, [sp, #200]
  43a698:	ldp	x2, x3, [x25, #16]
  43a69c:	str	x21, [sp, #192]
  43a6a0:	ldr	x0, [x25, #32]
  43a6a4:	stp	x2, x3, [sp, #216]
  43a6a8:	str	x0, [sp, #232]
  43a6ac:	tst	w0, #0xff
  43a6b0:	b.eq	43b958 <ferror@plt+0x39c18>  // b.none
  43a6b4:	ldrb	w2, [sp, #226]
  43a6b8:	mov	x1, x21
  43a6bc:	mov	x4, #0x100000000           	// #4294967296
  43a6c0:	mov	x3, #0x1                   	// #1
  43a6c4:	mov	x22, #0x0                   	// #0
  43a6c8:	str	xzr, [x20, #2744]
  43a6cc:	str	x4, [x20, #2752]
  43a6d0:	str	x3, [x20, #2760]
  43a6d4:	str	w2, [x20, #2768]
  43a6d8:	str	wzr, [x20, #2772]
  43a6dc:	strh	wzr, [x20, #2776]
  43a6e0:	str	wzr, [x20, #2780]
  43a6e4:	cmp	x23, x1
  43a6e8:	b.cs	43a644 <ferror@plt+0x38904>  // b.hs, b.nlast
  43a6ec:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a6f0:	add	x1, x1, #0x6d8
  43a6f4:	mov	w2, #0x5                   	// #5
  43a6f8:	mov	x0, #0x0                   	// #0
  43a6fc:	bl	401c70 <dcgettext@plt>
  43a700:	bl	401cc0 <printf@plt>
  43a704:	ldr	x0, [sp, #192]
  43a708:	cmp	x23, x0
  43a70c:	b.cs	43a9d8 <ferror@plt+0x38c98>  // b.hs, b.nlast
  43a710:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43a714:	add	x0, x0, #0xbc0
  43a718:	adrp	x19, 480000 <warn@@Base+0x396c0>
  43a71c:	add	x19, x19, #0x6f8
  43a720:	str	x0, [sp, #128]
  43a724:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43a728:	add	x0, x0, #0x6e0
  43a72c:	str	x0, [sp, #120]
  43a730:	b	43a8a4 <ferror@plt+0x38b64>
  43a734:	sub	w24, w24, w0
  43a738:	ldrb	w23, [sp, #232]
  43a73c:	and	w24, w24, #0xff
  43a740:	ldrb	w1, [sp, #225]
  43a744:	ldrb	w0, [sp, #224]
  43a748:	add	x4, x20, #0xab8
  43a74c:	cmp	w1, #0x1
  43a750:	udiv	w23, w24, w23
  43a754:	ldr	x5, [x20, #2744]
  43a758:	and	x6, x23, #0xff
  43a75c:	b.eq	43b1fc <ferror@plt+0x394bc>  // b.none
  43a760:	ldrb	w3, [x4, #32]
  43a764:	and	x1, x1, #0xff
  43a768:	add	x3, x3, x6
  43a76c:	udiv	x2, x3, x1
  43a770:	mul	w0, w0, w2
  43a774:	msub	x1, x2, x1, x3
  43a778:	mov	w2, w0
  43a77c:	strb	w1, [x4, #32]
  43a780:	add	x5, x2, x5
  43a784:	str	x5, [x20, #2744]
  43a788:	cbz	w0, 43a790 <ferror@plt+0x38a50>
  43a78c:	str	wzr, [x4, #8]
  43a790:	mov	w2, #0x5                   	// #5
  43a794:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a798:	mov	x0, #0x0                   	// #0
  43a79c:	add	x1, x1, #0x740
  43a7a0:	str	x6, [sp, #96]
  43a7a4:	bl	401c70 <dcgettext@plt>
  43a7a8:	ldr	x6, [sp, #96]
  43a7ac:	mov	x23, x0
  43a7b0:	mov	w2, #0x0                   	// #0
  43a7b4:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43a7b8:	mov	x1, x6
  43a7bc:	add	x0, x0, #0xcd0
  43a7c0:	bl	42c470 <ferror@plt+0x2a730>
  43a7c4:	mov	x5, x0
  43a7c8:	ldr	x1, [x20, #2744]
  43a7cc:	add	x4, x20, #0xab8
  43a7d0:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43a7d4:	mov	w2, #0x0                   	// #0
  43a7d8:	add	x0, x3, #0x238
  43a7dc:	stp	x5, x4, [sp, #96]
  43a7e0:	bl	42c470 <ferror@plt+0x2a730>
  43a7e4:	ldp	x5, x4, [sp, #96]
  43a7e8:	mov	x3, x0
  43a7ec:	mov	w1, w24
  43a7f0:	mov	x0, x23
  43a7f4:	ldrb	w4, [x4, #32]
  43a7f8:	mov	x2, x5
  43a7fc:	adrp	x5, 47b000 <warn@@Base+0x346c0>
  43a800:	add	x5, x5, #0xca8
  43a804:	bl	401cc0 <printf@plt>
  43a808:	ldrb	w5, [sp, #232]
  43a80c:	mov	w2, #0x5                   	// #5
  43a810:	ldr	w6, [sp, #228]
  43a814:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a818:	ldr	w4, [x20, #2760]
  43a81c:	add	x1, x1, #0x780
  43a820:	mov	x0, #0x0                   	// #0
  43a824:	udiv	w3, w24, w5
  43a828:	msub	w24, w3, w5, w24
  43a82c:	add	w24, w6, w24, uxtb
  43a830:	add	w3, w4, w24
  43a834:	str	w3, [x20, #2760]
  43a838:	bl	401c70 <dcgettext@plt>
  43a83c:	sxtw	x1, w24
  43a840:	mov	w2, #0x0                   	// #0
  43a844:	mov	x24, x0
  43a848:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  43a84c:	add	x0, x0, #0x980
  43a850:	bl	42c470 <ferror@plt+0x2a730>
  43a854:	ldr	w2, [x20, #2760]
  43a858:	mov	x1, x0
  43a85c:	mov	x0, x24
  43a860:	bl	401cc0 <printf@plt>
  43a864:	ldr	w23, [x20, #2752]
  43a868:	cbz	w23, 43af80 <ferror@plt+0x39240>
  43a86c:	mov	w2, #0x5                   	// #5
  43a870:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a874:	mov	x0, #0x0                   	// #0
  43a878:	add	x1, x1, #0x798
  43a87c:	bl	401c70 <dcgettext@plt>
  43a880:	mov	w1, w23
  43a884:	bl	401cc0 <printf@plt>
  43a888:	ldr	w0, [x20, #2752]
  43a88c:	mov	x23, x28
  43a890:	add	w0, w0, #0x1
  43a894:	str	w0, [x20, #2752]
  43a898:	ldr	x0, [sp, #192]
  43a89c:	cmp	x23, x0
  43a8a0:	b.cs	43a9d8 <ferror@plt+0x38c98>  // b.hs, b.nlast
  43a8a4:	mov	x28, x23
  43a8a8:	sub	x1, x23, x26
  43a8ac:	mov	x0, x19
  43a8b0:	bl	401cc0 <printf@plt>
  43a8b4:	ldrb	w0, [sp, #233]
  43a8b8:	ldrb	w24, [x28], #1
  43a8bc:	cmp	w0, w24
  43a8c0:	b.ls	43a734 <ferror@plt+0x389f4>  // b.plast
  43a8c4:	cmp	w24, #0x6
  43a8c8:	b.eq	43b3c8 <ferror@plt+0x39688>  // b.none
  43a8cc:	b.hi	43ae08 <ferror@plt+0x390c8>  // b.pmore
  43a8d0:	cmp	w24, #0x3
  43a8d4:	b.eq	43b344 <ferror@plt+0x39604>  // b.none
  43a8d8:	b.hi	43ad94 <ferror@plt+0x39054>  // b.pmore
  43a8dc:	cmp	w24, #0x1
  43a8e0:	b.eq	43af5c <ferror@plt+0x3921c>  // b.none
  43a8e4:	cmp	w24, #0x2
  43a8e8:	b.ne	43aa10 <ferror@plt+0x38cd0>  // b.any
  43a8ec:	mov	x1, x21
  43a8f0:	add	x4, sp, #0xbc
  43a8f4:	add	x3, sp, #0xb8
  43a8f8:	mov	x0, x28
  43a8fc:	mov	w2, #0x0                   	// #0
  43a900:	bl	42fb50 <ferror@plt+0x2de10>
  43a904:	ldp	w23, w1, [sp, #184]
  43a908:	mov	x24, x0
  43a90c:	add	x23, x28, x23
  43a910:	tbnz	w1, #0, 43badc <ferror@plt+0x39d9c>
  43a914:	tbnz	w1, #1, 43bb6c <ferror@plt+0x39e2c>
  43a918:	ldrb	w2, [sp, #225]
  43a91c:	add	x5, x20, #0xab8
  43a920:	ldrb	w1, [sp, #224]
  43a924:	cmp	w2, #0x1
  43a928:	ldr	x0, [x20, #2744]
  43a92c:	b.eq	43ba24 <ferror@plt+0x39ce4>  // b.none
  43a930:	ldrb	w4, [x5, #32]
  43a934:	and	x2, x2, #0xff
  43a938:	add	x4, x4, x24
  43a93c:	udiv	x3, x4, x2
  43a940:	mul	w1, w1, w3
  43a944:	msub	x2, x3, x2, x4
  43a948:	strb	w2, [x5, #32]
  43a94c:	add	x0, x0, w1, uxtw
  43a950:	str	x0, [x20, #2744]
  43a954:	cbz	w1, 43a95c <ferror@plt+0x38c1c>
  43a958:	str	wzr, [x5, #8]
  43a95c:	mov	w2, #0x5                   	// #5
  43a960:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43a964:	mov	x0, #0x0                   	// #0
  43a968:	add	x1, x1, #0xb28
  43a96c:	bl	401c70 <dcgettext@plt>
  43a970:	mov	x28, x0
  43a974:	mov	x1, x24
  43a978:	mov	w2, #0x0                   	// #0
  43a97c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43a980:	add	x0, x0, #0xcd0
  43a984:	bl	42c470 <ferror@plt+0x2a730>
  43a988:	mov	x24, x0
  43a98c:	ldr	x1, [x20, #2744]
  43a990:	add	x4, x20, #0xab8
  43a994:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43a998:	mov	w2, #0x0                   	// #0
  43a99c:	add	x0, x3, #0x238
  43a9a0:	str	x4, [sp, #96]
  43a9a4:	bl	42c470 <ferror@plt+0x2a730>
  43a9a8:	mov	x2, x0
  43a9ac:	ldr	x4, [sp, #96]
  43a9b0:	mov	x1, x24
  43a9b4:	mov	x0, x28
  43a9b8:	ldrb	w3, [x4, #32]
  43a9bc:	adrp	x4, 47b000 <warn@@Base+0x346c0>
  43a9c0:	add	x4, x4, #0xca8
  43a9c4:	bl	401cc0 <printf@plt>
  43a9c8:	ldr	x0, [sp, #192]
  43a9cc:	cmp	x23, x0
  43a9d0:	b.cc	43a8a4 <ferror@plt+0x38b64>  // b.lo, b.ul, b.last
  43a9d4:	nop
  43a9d8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  43a9dc:	mov	w0, #0xa                   	// #10
  43a9e0:	ldr	x1, [x1, #1040]
  43a9e4:	bl	401990 <putc@plt>
  43a9e8:	cmp	x23, x21
  43a9ec:	b.cc	43a664 <ferror@plt+0x38924>  // b.lo, b.ul, b.last
  43a9f0:	ldp	x19, x20, [sp, #16]
  43a9f4:	mov	w0, #0x1                   	// #1
  43a9f8:	ldp	x21, x22, [sp, #32]
  43a9fc:	ldp	x23, x24, [sp, #48]
  43aa00:	ldp	x25, x26, [sp, #64]
  43aa04:	ldp	x27, x28, [sp, #80]
  43aa08:	ldp	x29, x30, [sp], #240
  43aa0c:	ret
  43aa10:	cbnz	w24, 43b52c <ferror@plt+0x397ec>
  43aa14:	ldrb	w0, [sp, #226]
  43aa18:	add	x3, sp, #0xb8
  43aa1c:	add	x4, sp, #0xbc
  43aa20:	mov	x1, x21
  43aa24:	mov	w2, #0x0                   	// #0
  43aa28:	str	x3, [sp, #96]
  43aa2c:	str	w0, [sp, #136]
  43aa30:	mov	x0, x28
  43aa34:	bl	42fb50 <ferror@plt+0x2de10>
  43aa38:	mov	x24, x0
  43aa3c:	ldp	w4, w1, [sp, #184]
  43aa40:	add	x23, x28, x4
  43aa44:	tbnz	w1, #0, 43bab8 <ferror@plt+0x39d78>
  43aa48:	tbnz	w1, #1, 43bbe4 <ferror@plt+0x39ea4>
  43aa4c:	cmp	x24, #0x0
  43aa50:	ccmp	x21, x23, #0x4, ne  // ne = any
  43aa54:	b.eq	43b830 <ferror@plt+0x39af0>  // b.none
  43aa58:	sub	x0, x21, x23
  43aa5c:	cmp	x24, x0
  43aa60:	b.hi	43b830 <ferror@plt+0x39af0>  // b.pmore
  43aa64:	mov	x3, x23
  43aa68:	add	x4, x24, x4
  43aa6c:	str	x4, [sp, #152]
  43aa70:	mov	w2, #0x5                   	// #5
  43aa74:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43aa78:	mov	x0, #0x0                   	// #0
  43aa7c:	ldrb	w4, [x3], #1
  43aa80:	add	x1, x1, #0x7d8
  43aa84:	str	x3, [sp, #104]
  43aa88:	str	w4, [sp, #160]
  43aa8c:	bl	401c70 <dcgettext@plt>
  43aa90:	ldr	w4, [sp, #160]
  43aa94:	str	w4, [sp, #160]
  43aa98:	mov	w1, w4
  43aa9c:	bl	401cc0 <printf@plt>
  43aaa0:	ldr	w4, [sp, #160]
  43aaa4:	cmp	w4, #0x14
  43aaa8:	b.eq	43bf08 <ferror@plt+0x3a1c8>  // b.none
  43aaac:	b.hi	43aae4 <ferror@plt+0x38da4>  // b.pmore
  43aab0:	cmp	w4, #0x4
  43aab4:	b.eq	43bcd8 <ferror@plt+0x39f98>  // b.none
  43aab8:	b.ls	43abc0 <ferror@plt+0x38e80>  // b.plast
  43aabc:	cmp	w4, #0x12
  43aac0:	b.eq	43bcb8 <ferror@plt+0x39f78>  // b.none
  43aac4:	cmp	w4, #0x13
  43aac8:	b.ne	43ba0c <ferror@plt+0x39ccc>  // b.any
  43aacc:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43aad0:	add	x0, x0, #0x908
  43aad4:	bl	401b70 <puts@plt>
  43aad8:	ldr	x0, [sp, #152]
  43aadc:	add	x23, x28, x0
  43aae0:	b	43a898 <ferror@plt+0x38b58>
  43aae4:	cmp	w4, #0x18
  43aae8:	b.eq	43bd38 <ferror@plt+0x39ff8>  // b.none
  43aaec:	b.ls	43ad74 <ferror@plt+0x39034>  // b.plast
  43aaf0:	cmp	w4, #0x20
  43aaf4:	b.eq	43bcc8 <ferror@plt+0x39f88>  // b.none
  43aaf8:	cmp	w4, #0x80
  43aafc:	b.ne	43b9f4 <ferror@plt+0x39cb4>  // b.any
  43ab00:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ab04:	add	x0, x0, #0x9f8
  43ab08:	bl	401b70 <puts@plt>
  43ab0c:	add	x24, x23, x24
  43ab10:	ldr	x0, [sp, #104]
  43ab14:	cmp	x0, x24
  43ab18:	b.cs	43aad8 <ferror@plt+0x38d98>  // b.hs, b.nlast
  43ab1c:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43ab20:	add	x0, x0, #0x6c8
  43ab24:	str	x0, [sp, #136]
  43ab28:	ldp	x3, x13, [sp, #96]
  43ab2c:	mov	x1, x24
  43ab30:	add	x4, sp, #0xbc
  43ab34:	mov	w2, #0x0                   	// #0
  43ab38:	mov	x0, x13
  43ab3c:	bl	42fb50 <ferror@plt+0x2de10>
  43ab40:	ldr	w1, [sp, #184]
  43ab44:	mov	x3, x0
  43ab48:	tst	x0, #0xffffffff00000000
  43ab4c:	mov	w23, w0
  43ab50:	add	x0, x13, x1
  43ab54:	str	x0, [sp, #104]
  43ab58:	ldr	w0, [sp, #188]
  43ab5c:	b.eq	43bd64 <ferror@plt+0x3a024>  // b.none
  43ab60:	orr	w1, w0, #0x2
  43ab64:	str	w1, [sp, #188]
  43ab68:	tbz	w0, #0, 43bd6c <ferror@plt+0x3a02c>
  43ab6c:	ldr	x1, [sp, #136]
  43ab70:	str	x3, [sp, #160]
  43ab74:	mov	w2, #0x5                   	// #5
  43ab78:	mov	x0, #0x0                   	// #0
  43ab7c:	bl	401c70 <dcgettext@plt>
  43ab80:	bl	446368 <error@@Base>
  43ab84:	ldr	x3, [sp, #160]
  43ab88:	cmp	w3, #0x2
  43ab8c:	b.eq	43bea0 <ferror@plt+0x3a160>  // b.none
  43ab90:	cmp	w3, #0x3
  43ab94:	b.eq	43bd78 <ferror@plt+0x3a038>  // b.none
  43ab98:	cmp	w3, #0x1
  43ab9c:	b.eq	43bef8 <ferror@plt+0x3a1b8>  // b.none
  43aba0:	mov	w2, #0x5                   	// #5
  43aba4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43aba8:	mov	x0, #0x0                   	// #0
  43abac:	add	x1, x1, #0xaa8
  43abb0:	bl	401c70 <dcgettext@plt>
  43abb4:	mov	w1, w23
  43abb8:	bl	401cc0 <printf@plt>
  43abbc:	b	43aad8 <ferror@plt+0x38d98>
  43abc0:	cmp	w4, #0x2
  43abc4:	b.eq	43bc1c <ferror@plt+0x39edc>  // b.none
  43abc8:	cmp	w4, #0x3
  43abcc:	b.ne	43b990 <ferror@plt+0x39c50>  // b.any
  43abd0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43abd4:	add	x1, x1, #0x858
  43abd8:	mov	w2, #0x5                   	// #5
  43abdc:	mov	x0, #0x0                   	// #0
  43abe0:	bl	401c70 <dcgettext@plt>
  43abe4:	bl	401cc0 <printf@plt>
  43abe8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43abec:	add	x1, x1, #0x668
  43abf0:	mov	w2, #0x5                   	// #5
  43abf4:	mov	x0, #0x0                   	// #0
  43abf8:	bl	401c70 <dcgettext@plt>
  43abfc:	bl	401cc0 <printf@plt>
  43ac00:	ldr	w1, [x20, #2780]
  43ac04:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ac08:	add	x0, x0, #0x878
  43ac0c:	add	w1, w1, #0x1
  43ac10:	str	w1, [x20, #2780]
  43ac14:	bl	401cc0 <printf@plt>
  43ac18:	ldr	x23, [sp, #104]
  43ac1c:	sub	x1, x21, x23
  43ac20:	mov	x0, x23
  43ac24:	bl	401940 <strnlen@plt>
  43ac28:	add	x13, x0, #0x1
  43ac2c:	ldr	x3, [sp, #96]
  43ac30:	add	x13, x23, x13
  43ac34:	mov	x1, x21
  43ac38:	add	x4, sp, #0xbc
  43ac3c:	mov	w2, #0x0                   	// #0
  43ac40:	str	x0, [sp, #136]
  43ac44:	mov	x0, x13
  43ac48:	bl	42fb50 <ferror@plt+0x2de10>
  43ac4c:	mov	x24, x0
  43ac50:	ldp	w0, w1, [sp, #184]
  43ac54:	add	x0, x13, x0
  43ac58:	str	x0, [sp, #160]
  43ac5c:	tbnz	w1, #0, 43bd48 <ferror@plt+0x3a008>
  43ac60:	tbnz	w1, #1, 43c100 <ferror@plt+0x3a3c0>
  43ac64:	mov	w2, #0x0                   	// #0
  43ac68:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  43ac6c:	add	x23, x23, #0xcd0
  43ac70:	mov	x1, x24
  43ac74:	mov	x0, x23
  43ac78:	adrp	x24, 480000 <warn@@Base+0x396c0>
  43ac7c:	bl	42c470 <ferror@plt+0x2a730>
  43ac80:	add	x24, x24, #0x690
  43ac84:	mov	x1, x0
  43ac88:	mov	x0, x24
  43ac8c:	bl	401cc0 <printf@plt>
  43ac90:	ldr	x3, [sp, #96]
  43ac94:	mov	x1, x21
  43ac98:	ldr	x13, [sp, #160]
  43ac9c:	mov	w2, #0x0                   	// #0
  43aca0:	add	x4, sp, #0xbc
  43aca4:	mov	x0, x13
  43aca8:	bl	42fb50 <ferror@plt+0x2de10>
  43acac:	str	x0, [sp, #160]
  43acb0:	ldp	w2, w1, [sp, #184]
  43acb4:	add	x0, x13, x2
  43acb8:	str	x0, [sp, #168]
  43acbc:	tbnz	w1, #0, 43c0e4 <ferror@plt+0x3a3a4>
  43acc0:	tbnz	w1, #1, 43c148 <ferror@plt+0x3a408>
  43acc4:	ldr	x1, [sp, #160]
  43acc8:	mov	w2, #0x0                   	// #0
  43accc:	mov	x0, x23
  43acd0:	bl	42c470 <ferror@plt+0x2a730>
  43acd4:	mov	x1, x0
  43acd8:	mov	x0, x24
  43acdc:	bl	401cc0 <printf@plt>
  43ace0:	ldr	x3, [sp, #96]
  43ace4:	mov	x1, x21
  43ace8:	ldr	x13, [sp, #168]
  43acec:	mov	w2, #0x0                   	// #0
  43acf0:	add	x4, sp, #0xbc
  43acf4:	mov	x0, x13
  43acf8:	bl	42fb50 <ferror@plt+0x2de10>
  43acfc:	str	x0, [sp, #96]
  43ad00:	ldp	w2, w1, [sp, #184]
  43ad04:	add	x0, x13, x2
  43ad08:	str	x0, [sp, #160]
  43ad0c:	tbnz	w1, #0, 43c0c8 <ferror@plt+0x3a388>
  43ad10:	tbnz	w1, #1, 43c118 <ferror@plt+0x3a3d8>
  43ad14:	ldr	x1, [sp, #96]
  43ad18:	mov	w2, #0x0                   	// #0
  43ad1c:	mov	x0, x23
  43ad20:	bl	42c470 <ferror@plt+0x2a730>
  43ad24:	mov	x1, x0
  43ad28:	mov	x0, x24
  43ad2c:	bl	401cc0 <printf@plt>
  43ad30:	ldr	w1, [sp, #136]
  43ad34:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ad38:	ldr	x2, [sp, #104]
  43ad3c:	add	x0, x0, #0x880
  43ad40:	bl	401cc0 <printf@plt>
  43ad44:	ldp	x2, x1, [sp, #152]
  43ad48:	sub	x0, x1, x28
  43ad4c:	cmp	x0, x2
  43ad50:	ccmp	x21, x1, #0x4, eq  // eq = none
  43ad54:	b.ne	43aad8 <ferror@plt+0x38d98>  // b.any
  43ad58:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ad5c:	add	x1, x1, #0x888
  43ad60:	mov	w2, #0x5                   	// #5
  43ad64:	mov	x0, #0x0                   	// #0
  43ad68:	bl	401c70 <dcgettext@plt>
  43ad6c:	bl	446940 <warn@@Base>
  43ad70:	b	43aad8 <ferror@plt+0x38d98>
  43ad74:	cmp	w4, #0x16
  43ad78:	b.eq	43bc0c <ferror@plt+0x39ecc>  // b.none
  43ad7c:	cmp	w4, #0x17
  43ad80:	b.ne	43b9dc <ferror@plt+0x39c9c>  // b.any
  43ad84:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ad88:	add	x0, x0, #0x978
  43ad8c:	bl	401b70 <puts@plt>
  43ad90:	b	43aad8 <ferror@plt+0x38d98>
  43ad94:	cmp	w24, #0x4
  43ad98:	b.eq	43b420 <ferror@plt+0x396e0>  // b.none
  43ad9c:	mov	x1, x21
  43ada0:	add	x4, sp, #0xbc
  43ada4:	add	x3, sp, #0xb8
  43ada8:	mov	x0, x28
  43adac:	mov	w2, #0x0                   	// #0
  43adb0:	bl	42fb50 <ferror@plt+0x2de10>
  43adb4:	ldp	w23, w1, [sp, #184]
  43adb8:	mov	x24, x0
  43adbc:	add	x23, x28, x23
  43adc0:	tbnz	w1, #0, 43ba9c <ferror@plt+0x39d5c>
  43adc4:	tbnz	w1, #1, 43bbcc <ferror@plt+0x39e8c>
  43adc8:	mov	w2, #0x5                   	// #5
  43adcc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43add0:	mov	x0, #0x0                   	// #0
  43add4:	add	x1, x1, #0xba8
  43add8:	bl	401c70 <dcgettext@plt>
  43addc:	mov	x28, x0
  43ade0:	mov	w2, #0x0                   	// #0
  43ade4:	mov	x1, x24
  43ade8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43adec:	add	x0, x0, #0xcd0
  43adf0:	bl	42c470 <ferror@plt+0x2a730>
  43adf4:	mov	x1, x0
  43adf8:	mov	x0, x28
  43adfc:	bl	401cc0 <printf@plt>
  43ae00:	str	w24, [x20, #2764]
  43ae04:	b	43a898 <ferror@plt+0x38b58>
  43ae08:	cmp	w24, #0xa
  43ae0c:	b.eq	43b338 <ferror@plt+0x395f8>  // b.none
  43ae10:	b.hi	43aee4 <ferror@plt+0x391a4>  // b.pmore
  43ae14:	cmp	w24, #0x8
  43ae18:	b.eq	43b48c <ferror@plt+0x3974c>  // b.none
  43ae1c:	cmp	w24, #0x9
  43ae20:	b.ne	43aeb4 <ferror@plt+0x39174>  // b.any
  43ae24:	add	x23, x23, #0x3
  43ae28:	cmp	x23, x21
  43ae2c:	b.cc	43b850 <ferror@plt+0x39b10>  // b.lo, b.ul, b.last
  43ae30:	cmp	x21, x28
  43ae34:	mov	x24, #0x0                   	// #0
  43ae38:	b.ls	43ae4c <ferror@plt+0x3910c>  // b.plast
  43ae3c:	sub	x1, x21, x28
  43ae40:	sub	w0, w1, #0x1
  43ae44:	cmp	w0, #0x7
  43ae48:	b.ls	43b854 <ferror@plt+0x39b14>  // b.plast
  43ae4c:	ldr	x3, [x20, #2744]
  43ae50:	mov	w2, #0x5                   	// #5
  43ae54:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ae58:	mov	x0, #0x0                   	// #0
  43ae5c:	add	x3, x3, x24
  43ae60:	add	x1, x1, #0xc18
  43ae64:	str	x3, [x20, #2744]
  43ae68:	strb	wzr, [x20, #2776]
  43ae6c:	bl	401c70 <dcgettext@plt>
  43ae70:	mov	x1, x24
  43ae74:	mov	w2, #0x0                   	// #0
  43ae78:	mov	x24, x0
  43ae7c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43ae80:	add	x0, x0, #0xcd0
  43ae84:	bl	42c470 <ferror@plt+0x2a730>
  43ae88:	ldr	x1, [x20, #2744]
  43ae8c:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43ae90:	mov	x28, x0
  43ae94:	mov	w2, #0x0                   	// #0
  43ae98:	add	x0, x3, #0x238
  43ae9c:	bl	42c470 <ferror@plt+0x2a730>
  43aea0:	mov	x2, x0
  43aea4:	mov	x1, x28
  43aea8:	mov	x0, x24
  43aeac:	bl	401cc0 <printf@plt>
  43aeb0:	b	43a898 <ferror@plt+0x38b58>
  43aeb4:	cmp	w24, #0x7
  43aeb8:	b.ne	43b52c <ferror@plt+0x397ec>  // b.any
  43aebc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43aec0:	add	x1, x1, #0xbd8
  43aec4:	mov	w2, #0x5                   	// #5
  43aec8:	mov	x0, #0x0                   	// #0
  43aecc:	bl	401c70 <dcgettext@plt>
  43aed0:	mov	x23, x28
  43aed4:	bl	401cc0 <printf@plt>
  43aed8:	mov	w0, #0x1                   	// #1
  43aedc:	str	w0, [x20, #2772]
  43aee0:	b	43a898 <ferror@plt+0x38b58>
  43aee4:	cmp	w24, #0xb
  43aee8:	b.eq	43b318 <ferror@plt+0x395d8>  // b.none
  43aeec:	cmp	w24, #0xc
  43aef0:	b.ne	43b52c <ferror@plt+0x397ec>  // b.any
  43aef4:	mov	x1, x21
  43aef8:	add	x4, sp, #0xbc
  43aefc:	add	x3, sp, #0xb8
  43af00:	mov	x0, x28
  43af04:	mov	w2, #0x0                   	// #0
  43af08:	bl	42fb50 <ferror@plt+0x2de10>
  43af0c:	ldp	w23, w1, [sp, #184]
  43af10:	mov	x24, x0
  43af14:	add	x23, x28, x23
  43af18:	tbnz	w1, #0, 43baf8 <ferror@plt+0x39db8>
  43af1c:	tbnz	w1, #1, 43bbb4 <ferror@plt+0x39e74>
  43af20:	mov	w2, #0x5                   	// #5
  43af24:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43af28:	mov	x0, #0x0                   	// #0
  43af2c:	add	x1, x1, #0xc88
  43af30:	bl	401c70 <dcgettext@plt>
  43af34:	mov	x28, x0
  43af38:	mov	w2, #0x0                   	// #0
  43af3c:	mov	x1, x24
  43af40:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43af44:	add	x0, x0, #0xcd0
  43af48:	bl	42c470 <ferror@plt+0x2a730>
  43af4c:	mov	x1, x0
  43af50:	mov	x0, x28
  43af54:	bl	401cc0 <printf@plt>
  43af58:	b	43a898 <ferror@plt+0x38b58>
  43af5c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43af60:	add	x1, x1, #0xb00
  43af64:	mov	w2, #0x5                   	// #5
  43af68:	mov	x0, #0x0                   	// #0
  43af6c:	bl	401c70 <dcgettext@plt>
  43af70:	bl	401cc0 <printf@plt>
  43af74:	ldr	w23, [x20, #2752]
  43af78:	cbnz	w23, 43a86c <ferror@plt+0x38b2c>
  43af7c:	nop
  43af80:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  43af84:	mov	w0, #0xa                   	// #10
  43af88:	ldr	x1, [x1, #1040]
  43af8c:	bl	401990 <putc@plt>
  43af90:	b	43a888 <ferror@plt+0x38b48>
  43af94:	add	x4, sp, #0xc0
  43af98:	add	x3, sp, #0xc8
  43af9c:	mov	x2, x21
  43afa0:	mov	x1, x23
  43afa4:	mov	x0, x27
  43afa8:	bl	42c7b8 <ferror@plt+0x2aa78>
  43afac:	mov	x22, x0
  43afb0:	cbz	x0, 43b970 <ferror@plt+0x39c30>
  43afb4:	mov	w2, #0x5                   	// #5
  43afb8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  43afbc:	mov	x0, #0x0                   	// #0
  43afc0:	add	x1, x1, #0xdb0
  43afc4:	bl	401c70 <dcgettext@plt>
  43afc8:	sub	x1, x23, x26
  43afcc:	bl	401cc0 <printf@plt>
  43afd0:	mov	w2, #0x5                   	// #5
  43afd4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43afd8:	mov	x0, #0x0                   	// #0
  43afdc:	add	x1, x1, #0x448
  43afe0:	bl	401c70 <dcgettext@plt>
  43afe4:	ldr	x1, [sp, #200]
  43afe8:	bl	401cc0 <printf@plt>
  43afec:	mov	w2, #0x5                   	// #5
  43aff0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43aff4:	mov	x0, #0x0                   	// #0
  43aff8:	add	x1, x1, #0x470
  43affc:	bl	401c70 <dcgettext@plt>
  43b000:	ldrh	w1, [sp, #208]
  43b004:	bl	401cc0 <printf@plt>
  43b008:	mov	w2, #0x5                   	// #5
  43b00c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b010:	mov	x0, #0x0                   	// #0
  43b014:	add	x1, x1, #0x498
  43b018:	bl	401c70 <dcgettext@plt>
  43b01c:	ldr	w1, [sp, #216]
  43b020:	bl	401cc0 <printf@plt>
  43b024:	mov	w2, #0x5                   	// #5
  43b028:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b02c:	mov	x0, #0x0                   	// #0
  43b030:	add	x1, x1, #0x4c0
  43b034:	bl	401c70 <dcgettext@plt>
  43b038:	ldrb	w1, [sp, #224]
  43b03c:	bl	401cc0 <printf@plt>
  43b040:	ldrh	w0, [sp, #208]
  43b044:	cmp	w0, #0x3
  43b048:	b.hi	43b2a0 <ferror@plt+0x39560>  // b.pmore
  43b04c:	mov	w2, #0x5                   	// #5
  43b050:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b054:	mov	x0, #0x0                   	// #0
  43b058:	add	x1, x1, #0x510
  43b05c:	bl	401c70 <dcgettext@plt>
  43b060:	ldrb	w1, [sp, #226]
  43b064:	bl	401cc0 <printf@plt>
  43b068:	mov	w2, #0x5                   	// #5
  43b06c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b070:	mov	x0, #0x0                   	// #0
  43b074:	add	x1, x1, #0x538
  43b078:	bl	401c70 <dcgettext@plt>
  43b07c:	ldr	w1, [sp, #228]
  43b080:	bl	401cc0 <printf@plt>
  43b084:	mov	w2, #0x5                   	// #5
  43b088:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b08c:	mov	x0, #0x0                   	// #0
  43b090:	add	x1, x1, #0x560
  43b094:	bl	401c70 <dcgettext@plt>
  43b098:	ldrb	w1, [sp, #232]
  43b09c:	bl	401cc0 <printf@plt>
  43b0a0:	mov	w2, #0x5                   	// #5
  43b0a4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b0a8:	mov	x0, #0x0                   	// #0
  43b0ac:	add	x1, x1, #0x588
  43b0b0:	bl	401c70 <dcgettext@plt>
  43b0b4:	ldrb	w1, [sp, #233]
  43b0b8:	bl	401cc0 <printf@plt>
  43b0bc:	ldrb	w0, [sp, #232]
  43b0c0:	cbz	w0, 43b27c <ferror@plt+0x3953c>
  43b0c4:	ldrb	w1, [sp, #233]
  43b0c8:	mov	x3, #0x100000000           	// #4294967296
  43b0cc:	ldrb	w2, [sp, #226]
  43b0d0:	mov	x28, #0x1                   	// #1
  43b0d4:	str	xzr, [x20, #2744]
  43b0d8:	add	x1, x22, x1
  43b0dc:	str	x3, [x20, #2752]
  43b0e0:	cmp	x21, x1
  43b0e4:	str	x28, [x20, #2760]
  43b0e8:	str	w2, [x20, #2768]
  43b0ec:	str	wzr, [x20, #2772]
  43b0f0:	strh	wzr, [x20, #2776]
  43b0f4:	str	wzr, [x20, #2780]
  43b0f8:	b.ls	43bbf0 <ferror@plt+0x39eb0>  // b.plast
  43b0fc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b100:	add	x1, x1, #0x610
  43b104:	mov	w2, #0x5                   	// #5
  43b108:	mov	x0, #0x0                   	// #0
  43b10c:	bl	401c70 <dcgettext@plt>
  43b110:	bl	401cc0 <printf@plt>
  43b114:	ldrb	w0, [sp, #233]
  43b118:	cmp	w0, #0x1
  43b11c:	b.ls	43b16c <ferror@plt+0x3942c>  // b.plast
  43b120:	adrp	x24, 480000 <warn@@Base+0x396c0>
  43b124:	adrp	x23, 480000 <warn@@Base+0x396c0>
  43b128:	add	x24, x24, #0x620
  43b12c:	add	x23, x23, #0x640
  43b130:	sub	x19, x22, #0x1
  43b134:	nop
  43b138:	ldrb	w3, [x19, x28]
  43b13c:	mov	x2, x24
  43b140:	mov	x1, x23
  43b144:	mov	w4, #0x5                   	// #5
  43b148:	mov	x0, #0x0                   	// #0
  43b14c:	bl	401c20 <dcngettext@plt>
  43b150:	ldrb	w2, [x19, x28]
  43b154:	mov	w1, w28
  43b158:	add	x28, x28, #0x1
  43b15c:	bl	401cc0 <printf@plt>
  43b160:	ldrb	w0, [sp, #233]
  43b164:	cmp	w0, w28
  43b168:	b.gt	43b138 <ferror@plt+0x393f8>
  43b16c:	ldrh	w1, [sp, #208]
  43b170:	and	x0, x0, #0xff
  43b174:	sub	x0, x0, #0x1
  43b178:	add	x19, x22, x0
  43b17c:	cmp	w1, #0x4
  43b180:	b.hi	43b2c0 <ferror@plt+0x39580>  // b.pmore
  43b184:	ldrb	w0, [x22, x0]
  43b188:	cbnz	w0, 43b564 <ferror@plt+0x39824>
  43b18c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b190:	add	x1, x1, #0x230
  43b194:	mov	w2, #0x5                   	// #5
  43b198:	mov	x0, #0x0                   	// #0
  43b19c:	bl	401c70 <dcgettext@plt>
  43b1a0:	bl	401cc0 <printf@plt>
  43b1a4:	ldrb	w0, [x19, #1]
  43b1a8:	add	x19, x19, #0x1
  43b1ac:	cbnz	w0, 43b5f0 <ferror@plt+0x398b0>
  43b1b0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b1b4:	add	x1, x1, #0x258
  43b1b8:	mov	w2, #0x5                   	// #5
  43b1bc:	mov	x0, #0x0                   	// #0
  43b1c0:	bl	401c70 <dcgettext@plt>
  43b1c4:	bl	401cc0 <printf@plt>
  43b1c8:	add	x23, x19, #0x1
  43b1cc:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  43b1d0:	mov	w0, #0xa                   	// #10
  43b1d4:	ldr	x1, [x1, #1040]
  43b1d8:	bl	401990 <putc@plt>
  43b1dc:	ldp	x2, x3, [sp, #200]
  43b1e0:	stp	x2, x3, [x25]
  43b1e4:	ldp	x2, x3, [sp, #216]
  43b1e8:	stp	x2, x3, [x25, #16]
  43b1ec:	ldr	x0, [sp, #232]
  43b1f0:	str	x0, [x25, #32]
  43b1f4:	ldr	x1, [sp, #192]
  43b1f8:	b	43a6e4 <ferror@plt+0x389a4>
  43b1fc:	umull	x23, w0, w23
  43b200:	add	x5, x23, x5
  43b204:	str	x5, [x20, #2744]
  43b208:	cbz	x23, 43b210 <ferror@plt+0x394d0>
  43b20c:	str	wzr, [x4, #8]
  43b210:	mov	w2, #0x5                   	// #5
  43b214:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b218:	mov	x0, #0x0                   	// #0
  43b21c:	add	x1, x1, #0x708
  43b220:	bl	401c70 <dcgettext@plt>
  43b224:	mov	x4, x0
  43b228:	mov	x1, x23
  43b22c:	mov	w2, #0x0                   	// #0
  43b230:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43b234:	add	x0, x0, #0xcd0
  43b238:	str	x4, [sp, #96]
  43b23c:	bl	42c470 <ferror@plt+0x2a730>
  43b240:	ldr	x1, [x20, #2744]
  43b244:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43b248:	mov	x23, x0
  43b24c:	mov	w2, #0x0                   	// #0
  43b250:	add	x0, x3, #0x238
  43b254:	bl	42c470 <ferror@plt+0x2a730>
  43b258:	mov	x3, x0
  43b25c:	ldr	x4, [sp, #96]
  43b260:	mov	x2, x23
  43b264:	mov	w1, w24
  43b268:	mov	x0, x4
  43b26c:	adrp	x4, 47b000 <warn@@Base+0x346c0>
  43b270:	add	x4, x4, #0xca8
  43b274:	bl	401cc0 <printf@plt>
  43b278:	b	43a808 <ferror@plt+0x38ac8>
  43b27c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b280:	add	x1, x1, #0x5b0
  43b284:	mov	w2, #0x5                   	// #5
  43b288:	mov	x0, #0x0                   	// #0
  43b28c:	bl	401c70 <dcgettext@plt>
  43b290:	bl	446940 <warn@@Base>
  43b294:	mov	w0, #0x1                   	// #1
  43b298:	strb	w0, [sp, #232]
  43b29c:	b	43b0c4 <ferror@plt+0x39384>
  43b2a0:	mov	w2, #0x5                   	// #5
  43b2a4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b2a8:	mov	x0, #0x0                   	// #0
  43b2ac:	add	x1, x1, #0x4e8
  43b2b0:	bl	401c70 <dcgettext@plt>
  43b2b4:	ldrb	w1, [sp, #225]
  43b2b8:	bl	401cc0 <printf@plt>
  43b2bc:	b	43b04c <ferror@plt+0x3930c>
  43b2c0:	ldr	x1, [sp, #144]
  43b2c4:	mov	w0, #0xb                   	// #11
  43b2c8:	add	x23, sp, #0xec
  43b2cc:	bl	42e070 <ferror@plt+0x2c330>
  43b2d0:	add	x3, sp, #0xd0
  43b2d4:	mov	x4, x23
  43b2d8:	mov	x0, x19
  43b2dc:	mov	x5, x27
  43b2e0:	mov	x19, x3
  43b2e4:	mov	x2, x21
  43b2e8:	mov	x1, x26
  43b2ec:	mov	w6, #0x1                   	// #1
  43b2f0:	bl	439ef0 <ferror@plt+0x381b0>
  43b2f4:	mov	x4, x23
  43b2f8:	mov	x3, x19
  43b2fc:	mov	x5, x27
  43b300:	mov	x2, x21
  43b304:	mov	x1, x26
  43b308:	mov	w6, #0x0                   	// #0
  43b30c:	bl	439ef0 <ferror@plt+0x381b0>
  43b310:	mov	x23, x0
  43b314:	b	43b1cc <ferror@plt+0x3948c>
  43b318:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b31c:	add	x1, x1, #0xc68
  43b320:	mov	w2, #0x5                   	// #5
  43b324:	mov	x23, x28
  43b328:	mov	x0, #0x0                   	// #0
  43b32c:	bl	401c70 <dcgettext@plt>
  43b330:	bl	401cc0 <printf@plt>
  43b334:	b	43a898 <ferror@plt+0x38b58>
  43b338:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b33c:	add	x1, x1, #0xc48
  43b340:	b	43b320 <ferror@plt+0x395e0>
  43b344:	mov	x1, x21
  43b348:	add	x4, sp, #0xbc
  43b34c:	add	x3, sp, #0xb8
  43b350:	mov	x0, x28
  43b354:	mov	w2, #0x1                   	// #1
  43b358:	bl	42fb50 <ferror@plt+0x2de10>
  43b35c:	ldp	w23, w1, [sp, #184]
  43b360:	mov	x24, x0
  43b364:	add	x23, x28, x23
  43b368:	tbnz	w1, #0, 43bb30 <ferror@plt+0x39df0>
  43b36c:	tbnz	w1, #1, 43bb9c <ferror@plt+0x39e5c>
  43b370:	ldr	w4, [x20, #2760]
  43b374:	add	x3, x20, #0xab8
  43b378:	mov	w2, #0x5                   	// #5
  43b37c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b380:	add	w4, w4, w24
  43b384:	add	x1, x1, #0xb50
  43b388:	mov	x0, #0x0                   	// #0
  43b38c:	str	x3, [sp, #96]
  43b390:	str	w4, [x20, #2760]
  43b394:	bl	401c70 <dcgettext@plt>
  43b398:	mov	x28, x0
  43b39c:	mov	x1, x24
  43b3a0:	mov	w2, #0x0                   	// #0
  43b3a4:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  43b3a8:	add	x0, x0, #0x980
  43b3ac:	bl	42c470 <ferror@plt+0x2a730>
  43b3b0:	mov	x1, x0
  43b3b4:	ldr	x3, [sp, #96]
  43b3b8:	mov	x0, x28
  43b3bc:	ldr	w2, [x3, #16]
  43b3c0:	bl	401cc0 <printf@plt>
  43b3c4:	b	43a898 <ferror@plt+0x38b58>
  43b3c8:	ldr	w4, [x20, #2768]
  43b3cc:	add	x3, x20, #0xab8
  43b3d0:	ldr	x1, [sp, #128]
  43b3d4:	cmp	w4, #0x0
  43b3d8:	cset	w24, eq  // eq = none
  43b3dc:	mov	w2, #0x5                   	// #5
  43b3e0:	mov	x0, #0x0                   	// #0
  43b3e4:	str	x3, [sp, #96]
  43b3e8:	bl	401c70 <dcgettext@plt>
  43b3ec:	mov	x23, x28
  43b3f0:	mov	w2, #0x0                   	// #0
  43b3f4:	mov	x28, x0
  43b3f8:	and	x1, x24, #0x1
  43b3fc:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  43b400:	add	x0, x0, #0x980
  43b404:	bl	42c470 <ferror@plt+0x2a730>
  43b408:	mov	x1, x0
  43b40c:	mov	x0, x28
  43b410:	bl	401cc0 <printf@plt>
  43b414:	ldr	x3, [sp, #96]
  43b418:	str	w24, [x3, #24]
  43b41c:	b	43a898 <ferror@plt+0x38b58>
  43b420:	mov	x1, x21
  43b424:	add	x4, sp, #0xbc
  43b428:	add	x3, sp, #0xb8
  43b42c:	mov	x0, x28
  43b430:	mov	w2, #0x0                   	// #0
  43b434:	bl	42fb50 <ferror@plt+0x2de10>
  43b438:	ldp	w23, w1, [sp, #184]
  43b43c:	mov	x24, x0
  43b440:	add	x23, x28, x23
  43b444:	tbnz	w1, #0, 43bb14 <ferror@plt+0x39dd4>
  43b448:	tbnz	w1, #1, 43bb84 <ferror@plt+0x39e44>
  43b44c:	mov	w2, #0x5                   	// #5
  43b450:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b454:	mov	x0, #0x0                   	// #0
  43b458:	add	x1, x1, #0xb70
  43b45c:	bl	401c70 <dcgettext@plt>
  43b460:	mov	x28, x0
  43b464:	mov	w2, #0x0                   	// #0
  43b468:	mov	x1, x24
  43b46c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43b470:	add	x0, x0, #0xcd0
  43b474:	bl	42c470 <ferror@plt+0x2a730>
  43b478:	mov	x1, x0
  43b47c:	mov	x0, x28
  43b480:	bl	401cc0 <printf@plt>
  43b484:	str	w24, [x20, #2756]
  43b488:	b	43a898 <ferror@plt+0x38b58>
  43b48c:	ldrb	w1, [sp, #225]
  43b490:	cbz	w1, 43b84c <ferror@plt+0x39b0c>
  43b494:	ldrb	w2, [sp, #232]
  43b498:	mov	w23, #0xff                  	// #255
  43b49c:	sub	w23, w23, w0
  43b4a0:	ldrb	w1, [sp, #224]
  43b4a4:	ldr	x0, [x20, #2744]
  43b4a8:	udiv	w23, w23, w2
  43b4ac:	smull	x23, w23, w1
  43b4b0:	add	x0, x0, x23
  43b4b4:	str	x0, [x20, #2744]
  43b4b8:	cbz	x23, 43b4c0 <ferror@plt+0x39780>
  43b4bc:	str	wzr, [x20, #2752]
  43b4c0:	mov	w2, #0x5                   	// #5
  43b4c4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b4c8:	mov	x0, #0x0                   	// #0
  43b4cc:	add	x1, x1, #0xbf0
  43b4d0:	bl	401c70 <dcgettext@plt>
  43b4d4:	mov	x24, x0
  43b4d8:	mov	x1, x23
  43b4dc:	mov	w2, #0x0                   	// #0
  43b4e0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43b4e4:	add	x0, x0, #0xcd0
  43b4e8:	bl	42c470 <ferror@plt+0x2a730>
  43b4ec:	mov	x4, x0
  43b4f0:	ldr	x1, [x20, #2744]
  43b4f4:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43b4f8:	mov	w2, #0x0                   	// #0
  43b4fc:	add	x0, x3, #0x238
  43b500:	str	x4, [sp, #96]
  43b504:	mov	x23, x28
  43b508:	bl	42c470 <ferror@plt+0x2a730>
  43b50c:	mov	x2, x0
  43b510:	ldr	x4, [sp, #96]
  43b514:	mov	x0, x24
  43b518:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  43b51c:	add	x3, x3, #0xca8
  43b520:	mov	x1, x4
  43b524:	bl	401cc0 <printf@plt>
  43b528:	b	43a898 <ferror@plt+0x38b58>
  43b52c:	mov	w2, #0x5                   	// #5
  43b530:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b534:	mov	x0, #0x0                   	// #0
  43b538:	add	x1, x1, #0xca0
  43b53c:	bl	401c70 <dcgettext@plt>
  43b540:	mov	w1, w24
  43b544:	bl	401cc0 <printf@plt>
  43b548:	cbnz	x22, 43b86c <ferror@plt+0x39b2c>
  43b54c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  43b550:	mov	x23, x28
  43b554:	mov	w0, #0xa                   	// #10
  43b558:	ldr	x1, [x1, #1040]
  43b55c:	bl	401990 <putc@plt>
  43b560:	b	43a898 <ferror@plt+0x38b58>
  43b564:	mov	w2, #0x5                   	// #5
  43b568:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b56c:	mov	x0, #0x0                   	// #0
  43b570:	add	x1, x1, #0x280
  43b574:	bl	401c70 <dcgettext@plt>
  43b578:	adrp	x23, 480000 <warn@@Base+0x396c0>
  43b57c:	sub	x1, x19, x26
  43b580:	bl	401cc0 <printf@plt>
  43b584:	cmp	x21, x19
  43b588:	add	x23, x23, #0x658
  43b58c:	mov	w24, #0x0                   	// #0
  43b590:	b.hi	43b5d0 <ferror@plt+0x39890>  // b.pmore
  43b594:	b	43b5d8 <ferror@plt+0x39898>
  43b598:	sub	x28, x21, x19
  43b59c:	mov	x3, x19
  43b5a0:	mov	w2, w28
  43b5a4:	add	w24, w24, #0x1
  43b5a8:	mov	w1, w24
  43b5ac:	mov	x0, x23
  43b5b0:	bl	401cc0 <printf@plt>
  43b5b4:	mov	x0, x19
  43b5b8:	mov	x1, x28
  43b5bc:	bl	401940 <strnlen@plt>
  43b5c0:	add	x0, x0, #0x1
  43b5c4:	add	x19, x19, x0
  43b5c8:	cmp	x21, x19
  43b5cc:	b.ls	43b5d8 <ferror@plt+0x39898>  // b.plast
  43b5d0:	ldrb	w0, [x19]
  43b5d4:	cbnz	w0, 43b598 <ferror@plt+0x39858>
  43b5d8:	sub	x0, x21, #0x1
  43b5dc:	cmp	x19, x0
  43b5e0:	b.cc	43b1a4 <ferror@plt+0x39464>  // b.lo, b.ul, b.last
  43b5e4:	mov	w0, #0x1                   	// #1
  43b5e8:	ldp	x19, x20, [sp, #16]
  43b5ec:	b	43b978 <ferror@plt+0x39c38>
  43b5f0:	mov	w2, #0x5                   	// #5
  43b5f4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b5f8:	mov	x0, #0x0                   	// #0
  43b5fc:	add	x1, x1, #0x2a8
  43b600:	bl	401c70 <dcgettext@plt>
  43b604:	sub	x1, x19, x26
  43b608:	bl	401cc0 <printf@plt>
  43b60c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b610:	add	x1, x1, #0x668
  43b614:	mov	w2, #0x5                   	// #5
  43b618:	mov	x0, #0x0                   	// #0
  43b61c:	bl	401c70 <dcgettext@plt>
  43b620:	bl	401cc0 <printf@plt>
  43b624:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43b628:	add	x0, x0, #0x688
  43b62c:	str	x0, [sp, #104]
  43b630:	b	43b728 <ferror@plt+0x399e8>
  43b634:	tbnz	w1, #1, 43b804 <ferror@plt+0x39ac4>
  43b638:	mov	w2, #0x0                   	// #0
  43b63c:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  43b640:	add	x23, x23, #0xcd0
  43b644:	mov	x1, x24
  43b648:	mov	x0, x23
  43b64c:	adrp	x24, 480000 <warn@@Base+0x396c0>
  43b650:	bl	42c470 <ferror@plt+0x2a730>
  43b654:	add	x24, x24, #0x690
  43b658:	mov	x1, x0
  43b65c:	mov	x0, x24
  43b660:	bl	401cc0 <printf@plt>
  43b664:	ldr	x13, [sp, #96]
  43b668:	add	x3, sp, #0xb8
  43b66c:	mov	x1, x21
  43b670:	mov	w2, #0x0                   	// #0
  43b674:	add	x4, sp, #0xbc
  43b678:	mov	x0, x13
  43b67c:	bl	42fb50 <ferror@plt+0x2de10>
  43b680:	mov	x3, x0
  43b684:	ldp	w2, w1, [sp, #184]
  43b688:	add	x0, x13, x2
  43b68c:	str	x0, [sp, #96]
  43b690:	tbnz	w1, #0, 43b7d0 <ferror@plt+0x39a90>
  43b694:	tbnz	w1, #1, 43b7f4 <ferror@plt+0x39ab4>
  43b698:	mov	w2, #0x0                   	// #0
  43b69c:	mov	x1, x3
  43b6a0:	mov	x0, x23
  43b6a4:	bl	42c470 <ferror@plt+0x2a730>
  43b6a8:	mov	x1, x0
  43b6ac:	mov	x0, x24
  43b6b0:	bl	401cc0 <printf@plt>
  43b6b4:	ldr	x13, [sp, #96]
  43b6b8:	add	x3, sp, #0xb8
  43b6bc:	mov	x1, x21
  43b6c0:	mov	w2, #0x0                   	// #0
  43b6c4:	add	x4, sp, #0xbc
  43b6c8:	mov	x0, x13
  43b6cc:	bl	42fb50 <ferror@plt+0x2de10>
  43b6d0:	mov	x3, x0
  43b6d4:	ldp	w2, w1, [sp, #184]
  43b6d8:	add	x0, x13, x2
  43b6dc:	str	x0, [sp, #96]
  43b6e0:	tbnz	w1, #0, 43b7ac <ferror@plt+0x39a6c>
  43b6e4:	tbnz	w1, #1, 43b820 <ferror@plt+0x39ae0>
  43b6e8:	mov	w2, #0x0                   	// #0
  43b6ec:	mov	x1, x3
  43b6f0:	mov	x0, x23
  43b6f4:	bl	42c470 <ferror@plt+0x2a730>
  43b6f8:	mov	x1, x0
  43b6fc:	mov	x0, x24
  43b700:	bl	401cc0 <printf@plt>
  43b704:	mov	x2, x19
  43b708:	mov	w1, w28
  43b70c:	adrp	x0, 455000 <warn@@Base+0xe6c0>
  43b710:	add	x0, x0, #0xf40
  43b714:	bl	401cc0 <printf@plt>
  43b718:	ldr	x0, [sp, #96]
  43b71c:	cmp	x21, x0
  43b720:	b.eq	43bb4c <ferror@plt+0x39e0c>  // b.none
  43b724:	ldr	x19, [sp, #96]
  43b728:	cmp	x19, x21
  43b72c:	b.cs	43b1c8 <ferror@plt+0x39488>  // b.hs, b.nlast
  43b730:	ldrb	w0, [x19]
  43b734:	cbz	w0, 43b1c8 <ferror@plt+0x39488>
  43b738:	ldr	x0, [sp, #104]
  43b73c:	sub	x28, x21, x19
  43b740:	ldr	w1, [x20, #2780]
  43b744:	add	w1, w1, #0x1
  43b748:	str	w1, [x20, #2780]
  43b74c:	bl	401cc0 <printf@plt>
  43b750:	mov	x1, x28
  43b754:	mov	x0, x19
  43b758:	bl	401940 <strnlen@plt>
  43b75c:	add	x13, x0, #0x1
  43b760:	add	x13, x19, x13
  43b764:	mov	x1, x21
  43b768:	mov	w2, #0x0                   	// #0
  43b76c:	add	x4, sp, #0xbc
  43b770:	add	x3, sp, #0xb8
  43b774:	mov	x0, x13
  43b778:	bl	42fb50 <ferror@plt+0x2de10>
  43b77c:	mov	x24, x0
  43b780:	ldp	w2, w1, [sp, #184]
  43b784:	add	x0, x13, x2
  43b788:	str	x0, [sp, #96]
  43b78c:	tbz	w1, #0, 43b634 <ferror@plt+0x398f4>
  43b790:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43b794:	add	x1, x1, #0x6c8
  43b798:	mov	w2, #0x5                   	// #5
  43b79c:	mov	x0, #0x0                   	// #0
  43b7a0:	bl	401c70 <dcgettext@plt>
  43b7a4:	bl	446368 <error@@Base>
  43b7a8:	b	43b638 <ferror@plt+0x398f8>
  43b7ac:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43b7b0:	add	x1, x1, #0x6c8
  43b7b4:	str	x3, [sp, #120]
  43b7b8:	mov	w2, #0x5                   	// #5
  43b7bc:	mov	x0, #0x0                   	// #0
  43b7c0:	bl	401c70 <dcgettext@plt>
  43b7c4:	bl	446368 <error@@Base>
  43b7c8:	ldr	x3, [sp, #120]
  43b7cc:	b	43b6e8 <ferror@plt+0x399a8>
  43b7d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43b7d4:	add	x1, x1, #0x6c8
  43b7d8:	str	x3, [sp, #120]
  43b7dc:	mov	w2, #0x5                   	// #5
  43b7e0:	mov	x0, #0x0                   	// #0
  43b7e4:	bl	401c70 <dcgettext@plt>
  43b7e8:	bl	446368 <error@@Base>
  43b7ec:	ldr	x3, [sp, #120]
  43b7f0:	b	43b698 <ferror@plt+0x39958>
  43b7f4:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43b7f8:	add	x1, x0, #0x6e0
  43b7fc:	str	x3, [sp, #120]
  43b800:	b	43b7dc <ferror@plt+0x39a9c>
  43b804:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43b808:	add	x1, x0, #0x6e0
  43b80c:	mov	w2, #0x5                   	// #5
  43b810:	mov	x0, #0x0                   	// #0
  43b814:	bl	401c70 <dcgettext@plt>
  43b818:	bl	446368 <error@@Base>
  43b81c:	b	43b638 <ferror@plt+0x398f8>
  43b820:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43b824:	add	x1, x0, #0x6e0
  43b828:	str	x3, [sp, #120]
  43b82c:	b	43b7b8 <ferror@plt+0x39a78>
  43b830:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b834:	add	x1, x1, #0x7a8
  43b838:	mov	w2, #0x5                   	// #5
  43b83c:	mov	x0, #0x0                   	// #0
  43b840:	bl	401c70 <dcgettext@plt>
  43b844:	bl	446940 <warn@@Base>
  43b848:	b	43a898 <ferror@plt+0x38b58>
  43b84c:	brk	#0x3e8
  43b850:	mov	w1, #0x2                   	// #2
  43b854:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43b858:	mov	x0, x28
  43b85c:	ldr	x2, [x2, #672]
  43b860:	blr	x2
  43b864:	mov	x24, x0
  43b868:	b	43ae4c <ferror@plt+0x3910c>
  43b86c:	add	x24, x22, w24, uxtb
  43b870:	ldurb	w23, [x24, #-1]
  43b874:	cbz	w23, 43b54c <ferror@plt+0x3980c>
  43b878:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43b87c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43b880:	add	x24, x3, #0x238
  43b884:	add	x0, x0, #0xcc8
  43b888:	add	x1, sp, #0xb8
  43b88c:	stp	x1, x0, [sp, #96]
  43b890:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43b894:	add	x0, x0, #0x6c8
  43b898:	str	x0, [sp, #152]
  43b89c:	nop
  43b8a0:	ldr	x3, [sp, #96]
  43b8a4:	mov	x1, x21
  43b8a8:	mov	x0, x28
  43b8ac:	mov	w2, #0x0                   	// #0
  43b8b0:	add	x4, sp, #0xbc
  43b8b4:	bl	42fb50 <ferror@plt+0x2de10>
  43b8b8:	mov	x3, x0
  43b8bc:	ldp	w2, w1, [sp, #184]
  43b8c0:	add	x28, x28, x2
  43b8c4:	tbnz	w1, #0, 43b900 <ferror@plt+0x39bc0>
  43b8c8:	tbnz	w1, #1, 43b94c <ferror@plt+0x39c0c>
  43b8cc:	mov	x1, x3
  43b8d0:	mov	x0, x24
  43b8d4:	mov	w2, #0x0                   	// #0
  43b8d8:	bl	42c470 <ferror@plt+0x2a730>
  43b8dc:	cmp	w23, #0x1
  43b8e0:	mov	x1, x0
  43b8e4:	b.eq	43b938 <ferror@plt+0x39bf8>  // b.none
  43b8e8:	ldr	x0, [sp, #104]
  43b8ec:	sub	w23, w23, #0x1
  43b8f0:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  43b8f4:	add	x2, x2, #0x7a8
  43b8f8:	bl	401cc0 <printf@plt>
  43b8fc:	b	43b8a0 <ferror@plt+0x39b60>
  43b900:	ldr	x1, [sp, #152]
  43b904:	str	x0, [sp, #136]
  43b908:	mov	w2, #0x5                   	// #5
  43b90c:	mov	x0, #0x0                   	// #0
  43b910:	bl	401c70 <dcgettext@plt>
  43b914:	bl	446368 <error@@Base>
  43b918:	ldr	x3, [sp, #136]
  43b91c:	mov	x0, x24
  43b920:	mov	w2, #0x0                   	// #0
  43b924:	mov	x1, x3
  43b928:	bl	42c470 <ferror@plt+0x2a730>
  43b92c:	mov	x1, x0
  43b930:	cmp	w23, #0x1
  43b934:	b.ne	43b8e8 <ferror@plt+0x39ba8>  // b.any
  43b938:	ldr	x0, [sp, #104]
  43b93c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  43b940:	add	x2, x2, #0xca8
  43b944:	bl	401cc0 <printf@plt>
  43b948:	b	43b54c <ferror@plt+0x3980c>
  43b94c:	str	x0, [sp, #136]
  43b950:	ldr	x1, [sp, #120]
  43b954:	b	43b908 <ferror@plt+0x39bc8>
  43b958:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b95c:	add	x1, x1, #0x3f0
  43b960:	mov	w2, #0x5                   	// #5
  43b964:	mov	x0, #0x0                   	// #0
  43b968:	bl	401c70 <dcgettext@plt>
  43b96c:	bl	446940 <warn@@Base>
  43b970:	ldp	x19, x20, [sp, #16]
  43b974:	mov	w0, #0x0                   	// #0
  43b978:	ldp	x21, x22, [sp, #32]
  43b97c:	ldp	x23, x24, [sp, #48]
  43b980:	ldp	x25, x26, [sp, #64]
  43b984:	ldp	x27, x28, [sp, #80]
  43b988:	ldp	x29, x30, [sp], #240
  43b98c:	ret
  43b990:	cmp	w4, #0x1
  43b994:	b.ne	43c160 <ferror@plt+0x3a420>  // b.any
  43b998:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43b99c:	add	x1, x1, #0x7f0
  43b9a0:	mov	w2, #0x5                   	// #5
  43b9a4:	mov	x0, #0x0                   	// #0
  43b9a8:	bl	401c70 <dcgettext@plt>
  43b9ac:	bl	401cc0 <printf@plt>
  43b9b0:	str	xzr, [x20, #2744]
  43b9b4:	mov	x1, #0x1                   	// #1
  43b9b8:	str	x1, [x20, #2760]
  43b9bc:	ldr	w1, [sp, #136]
  43b9c0:	mov	x2, #0x100000000           	// #4294967296
  43b9c4:	str	x2, [x20, #2752]
  43b9c8:	str	w1, [x20, #2768]
  43b9cc:	str	wzr, [x20, #2772]
  43b9d0:	strh	wzr, [x20, #2776]
  43b9d4:	str	wzr, [x20, #2780]
  43b9d8:	b	43aad8 <ferror@plt+0x38d98>
  43b9dc:	cmp	w4, #0x15
  43b9e0:	b.ne	43c160 <ferror@plt+0x3a420>  // b.any
  43b9e4:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43b9e8:	add	x0, x0, #0x940
  43b9ec:	bl	401b70 <puts@plt>
  43b9f0:	b	43aad8 <ferror@plt+0x38d98>
  43b9f4:	cmp	w4, #0x19
  43b9f8:	b.ne	43bf18 <ferror@plt+0x3a1d8>  // b.any
  43b9fc:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ba00:	add	x0, x0, #0x9b8
  43ba04:	bl	401b70 <puts@plt>
  43ba08:	b	43aad8 <ferror@plt+0x38d98>
  43ba0c:	cmp	w4, #0x11
  43ba10:	b.ne	43c160 <ferror@plt+0x3a420>  // b.any
  43ba14:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43ba18:	add	x0, x0, #0x8d0
  43ba1c:	bl	401b70 <puts@plt>
  43ba20:	b	43aad8 <ferror@plt+0x38d98>
  43ba24:	and	x1, x1, #0xff
  43ba28:	mul	x24, x1, x24
  43ba2c:	add	x0, x24, x0
  43ba30:	str	x0, [x20, #2744]
  43ba34:	cbz	x24, 43ba3c <ferror@plt+0x39cfc>
  43ba38:	str	wzr, [x5, #8]
  43ba3c:	mov	w2, #0x5                   	// #5
  43ba40:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ba44:	mov	x0, #0x0                   	// #0
  43ba48:	add	x1, x1, #0xb08
  43ba4c:	bl	401c70 <dcgettext@plt>
  43ba50:	mov	x28, x0
  43ba54:	mov	x1, x24
  43ba58:	mov	w2, #0x0                   	// #0
  43ba5c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43ba60:	add	x0, x0, #0xcd0
  43ba64:	bl	42c470 <ferror@plt+0x2a730>
  43ba68:	mov	x24, x0
  43ba6c:	ldr	x1, [x20, #2744]
  43ba70:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43ba74:	mov	w2, #0x0                   	// #0
  43ba78:	add	x0, x3, #0x238
  43ba7c:	bl	42c470 <ferror@plt+0x2a730>
  43ba80:	mov	x2, x0
  43ba84:	mov	x1, x24
  43ba88:	mov	x0, x28
  43ba8c:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  43ba90:	add	x3, x3, #0xca8
  43ba94:	bl	401cc0 <printf@plt>
  43ba98:	b	43a898 <ferror@plt+0x38b58>
  43ba9c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43baa0:	add	x1, x1, #0x6c8
  43baa4:	mov	w2, #0x5                   	// #5
  43baa8:	mov	x0, #0x0                   	// #0
  43baac:	bl	401c70 <dcgettext@plt>
  43bab0:	bl	446368 <error@@Base>
  43bab4:	b	43adc8 <ferror@plt+0x39088>
  43bab8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43babc:	add	x1, x1, #0x6c8
  43bac0:	str	x4, [sp, #104]
  43bac4:	mov	w2, #0x5                   	// #5
  43bac8:	mov	x0, #0x0                   	// #0
  43bacc:	bl	401c70 <dcgettext@plt>
  43bad0:	bl	446368 <error@@Base>
  43bad4:	ldr	x4, [sp, #104]
  43bad8:	b	43aa4c <ferror@plt+0x38d0c>
  43badc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43bae0:	add	x1, x1, #0x6c8
  43bae4:	mov	w2, #0x5                   	// #5
  43bae8:	mov	x0, #0x0                   	// #0
  43baec:	bl	401c70 <dcgettext@plt>
  43baf0:	bl	446368 <error@@Base>
  43baf4:	b	43a918 <ferror@plt+0x38bd8>
  43baf8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43bafc:	add	x1, x1, #0x6c8
  43bb00:	mov	w2, #0x5                   	// #5
  43bb04:	mov	x0, #0x0                   	// #0
  43bb08:	bl	401c70 <dcgettext@plt>
  43bb0c:	bl	446368 <error@@Base>
  43bb10:	b	43af20 <ferror@plt+0x391e0>
  43bb14:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43bb18:	add	x1, x1, #0x6c8
  43bb1c:	mov	w2, #0x5                   	// #5
  43bb20:	mov	x0, #0x0                   	// #0
  43bb24:	bl	401c70 <dcgettext@plt>
  43bb28:	bl	446368 <error@@Base>
  43bb2c:	b	43b44c <ferror@plt+0x3970c>
  43bb30:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43bb34:	add	x1, x1, #0x6c8
  43bb38:	mov	w2, #0x5                   	// #5
  43bb3c:	mov	x0, #0x0                   	// #0
  43bb40:	bl	401c70 <dcgettext@plt>
  43bb44:	bl	446368 <error@@Base>
  43bb48:	b	43b370 <ferror@plt+0x39630>
  43bb4c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bb50:	add	x1, x1, #0x698
  43bb54:	mov	w2, #0x5                   	// #5
  43bb58:	mov	x19, x21
  43bb5c:	mov	x0, #0x0                   	// #0
  43bb60:	bl	401c70 <dcgettext@plt>
  43bb64:	bl	446940 <warn@@Base>
  43bb68:	b	43b1c8 <ferror@plt+0x39488>
  43bb6c:	ldr	x1, [sp, #120]
  43bb70:	mov	w2, #0x5                   	// #5
  43bb74:	mov	x0, #0x0                   	// #0
  43bb78:	bl	401c70 <dcgettext@plt>
  43bb7c:	bl	446368 <error@@Base>
  43bb80:	b	43a918 <ferror@plt+0x38bd8>
  43bb84:	ldr	x1, [sp, #120]
  43bb88:	mov	w2, #0x5                   	// #5
  43bb8c:	mov	x0, #0x0                   	// #0
  43bb90:	bl	401c70 <dcgettext@plt>
  43bb94:	bl	446368 <error@@Base>
  43bb98:	b	43b44c <ferror@plt+0x3970c>
  43bb9c:	ldr	x1, [sp, #120]
  43bba0:	mov	w2, #0x5                   	// #5
  43bba4:	mov	x0, #0x0                   	// #0
  43bba8:	bl	401c70 <dcgettext@plt>
  43bbac:	bl	446368 <error@@Base>
  43bbb0:	b	43b370 <ferror@plt+0x39630>
  43bbb4:	ldr	x1, [sp, #120]
  43bbb8:	mov	w2, #0x5                   	// #5
  43bbbc:	mov	x0, #0x0                   	// #0
  43bbc0:	bl	401c70 <dcgettext@plt>
  43bbc4:	bl	446368 <error@@Base>
  43bbc8:	b	43af20 <ferror@plt+0x391e0>
  43bbcc:	ldr	x1, [sp, #120]
  43bbd0:	mov	w2, #0x5                   	// #5
  43bbd4:	mov	x0, #0x0                   	// #0
  43bbd8:	bl	401c70 <dcgettext@plt>
  43bbdc:	bl	446368 <error@@Base>
  43bbe0:	b	43adc8 <ferror@plt+0x39088>
  43bbe4:	str	x4, [sp, #104]
  43bbe8:	ldr	x1, [sp, #120]
  43bbec:	b	43bac4 <ferror@plt+0x39d84>
  43bbf0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bbf4:	add	x1, x1, #0x5e0
  43bbf8:	mov	w2, #0x5                   	// #5
  43bbfc:	mov	x0, #0x0                   	// #0
  43bc00:	bl	401c70 <dcgettext@plt>
  43bc04:	bl	446940 <warn@@Base>
  43bc08:	b	43b970 <ferror@plt+0x39c30>
  43bc0c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bc10:	add	x0, x0, #0x960
  43bc14:	bl	401b70 <puts@plt>
  43bc18:	b	43aad8 <ferror@plt+0x38d98>
  43bc1c:	sub	x3, x24, #0x1
  43bc20:	cmp	x3, #0x8
  43bc24:	b.hi	43c050 <ferror@plt+0x3a310>  // b.pmore
  43bc28:	ldr	x2, [sp, #104]
  43bc2c:	sub	w1, w24, #0x1
  43bc30:	add	x0, x2, w1, uxtw
  43bc34:	cmp	x21, x0
  43bc38:	b.hi	43bc4c <ferror@plt+0x39f0c>  // b.pmore
  43bc3c:	cmp	x21, x2
  43bc40:	mov	x23, #0x0                   	// #0
  43bc44:	b.ls	43bc70 <ferror@plt+0x39f30>  // b.plast
  43bc48:	sub	w1, w21, w2
  43bc4c:	sub	w0, w1, #0x1
  43bc50:	mov	x23, #0x0                   	// #0
  43bc54:	cmp	w0, #0x7
  43bc58:	b.hi	43bc70 <ferror@plt+0x39f30>  // b.pmore
  43bc5c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43bc60:	ldr	x0, [sp, #104]
  43bc64:	ldr	x2, [x2, #672]
  43bc68:	blr	x2
  43bc6c:	mov	x23, x0
  43bc70:	mov	w2, #0x5                   	// #5
  43bc74:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bc78:	mov	x0, #0x0                   	// #0
  43bc7c:	add	x1, x1, #0x840
  43bc80:	bl	401c70 <dcgettext@plt>
  43bc84:	mov	x24, x0
  43bc88:	adrp	x3, 454000 <warn@@Base+0xd6c0>
  43bc8c:	mov	w2, #0x0                   	// #0
  43bc90:	mov	x1, x23
  43bc94:	add	x0, x3, #0x238
  43bc98:	bl	42c470 <ferror@plt+0x2a730>
  43bc9c:	mov	x1, x0
  43bca0:	mov	x0, x24
  43bca4:	bl	401cc0 <printf@plt>
  43bca8:	str	x23, [x20, #2744]
  43bcac:	str	wzr, [x20, #2752]
  43bcb0:	strb	wzr, [x20, #2776]
  43bcb4:	b	43aad8 <ferror@plt+0x38d98>
  43bcb8:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bcbc:	add	x0, x0, #0x8f0
  43bcc0:	bl	401b70 <puts@plt>
  43bcc4:	b	43aad8 <ferror@plt+0x38d98>
  43bcc8:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bccc:	add	x0, x0, #0x9e0
  43bcd0:	bl	401b70 <puts@plt>
  43bcd4:	b	43aad8 <ferror@plt+0x38d98>
  43bcd8:	ldp	x3, x0, [sp, #96]
  43bcdc:	mov	x1, x21
  43bce0:	add	x4, sp, #0xbc
  43bce4:	mov	w2, #0x0                   	// #0
  43bce8:	bl	42fb50 <ferror@plt+0x2de10>
  43bcec:	mov	x23, x0
  43bcf0:	ldr	w1, [sp, #188]
  43bcf4:	tbnz	w1, #0, 43c0ac <ferror@plt+0x3a36c>
  43bcf8:	tbnz	w1, #1, 43c130 <ferror@plt+0x3a3f0>
  43bcfc:	mov	w2, #0x5                   	// #5
  43bd00:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bd04:	mov	x0, #0x0                   	// #0
  43bd08:	add	x1, x1, #0x8b0
  43bd0c:	bl	401c70 <dcgettext@plt>
  43bd10:	mov	x24, x0
  43bd14:	mov	w2, #0x0                   	// #0
  43bd18:	mov	x1, x23
  43bd1c:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43bd20:	add	x0, x0, #0xcd0
  43bd24:	bl	42c470 <ferror@plt+0x2a730>
  43bd28:	mov	x1, x0
  43bd2c:	mov	x0, x24
  43bd30:	bl	401cc0 <printf@plt>
  43bd34:	b	43aad8 <ferror@plt+0x38d98>
  43bd38:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bd3c:	add	x0, x0, #0x998
  43bd40:	bl	401b70 <puts@plt>
  43bd44:	b	43aad8 <ferror@plt+0x38d98>
  43bd48:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43bd4c:	add	x1, x1, #0x6c8
  43bd50:	mov	w2, #0x5                   	// #5
  43bd54:	mov	x0, #0x0                   	// #0
  43bd58:	bl	401c70 <dcgettext@plt>
  43bd5c:	bl	446368 <error@@Base>
  43bd60:	b	43ac64 <ferror@plt+0x38f24>
  43bd64:	tbnz	w0, #0, 43ab6c <ferror@plt+0x38e2c>
  43bd68:	tbz	w0, #1, 43ab88 <ferror@plt+0x38e48>
  43bd6c:	str	x3, [sp, #160]
  43bd70:	ldr	x1, [sp, #120]
  43bd74:	b	43ab74 <ferror@plt+0x38e34>
  43bd78:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bd7c:	add	x0, x0, #0xa70
  43bd80:	bl	401cc0 <printf@plt>
  43bd84:	ldp	x3, x13, [sp, #96]
  43bd88:	mov	x1, x24
  43bd8c:	add	x4, sp, #0xbc
  43bd90:	mov	w2, #0x0                   	// #0
  43bd94:	mov	x0, x13
  43bd98:	bl	42fb50 <ferror@plt+0x2de10>
  43bd9c:	ldr	w1, [sp, #188]
  43bda0:	str	x0, [sp, #104]
  43bda4:	ldr	w0, [sp, #184]
  43bda8:	add	x0, x13, x0
  43bdac:	str	x0, [sp, #160]
  43bdb0:	tbnz	w1, #0, 43bfd4 <ferror@plt+0x3a294>
  43bdb4:	tbnz	w1, #1, 43c07c <ferror@plt+0x3a33c>
  43bdb8:	ldr	x1, [sp, #104]
  43bdbc:	adrp	x23, 44d000 <warn@@Base+0x66c0>
  43bdc0:	add	x23, x23, #0xcd0
  43bdc4:	mov	w2, #0x0                   	// #0
  43bdc8:	mov	x0, x23
  43bdcc:	bl	42c470 <ferror@plt+0x2a730>
  43bdd0:	mov	x1, x0
  43bdd4:	adrp	x2, 480000 <warn@@Base+0x396c0>
  43bdd8:	add	x0, x2, #0xa90
  43bddc:	bl	401cc0 <printf@plt>
  43bde0:	ldr	x3, [sp, #96]
  43bde4:	mov	x1, x24
  43bde8:	ldr	x13, [sp, #160]
  43bdec:	add	x4, sp, #0xbc
  43bdf0:	mov	w2, #0x0                   	// #0
  43bdf4:	mov	x0, x13
  43bdf8:	bl	42fb50 <ferror@plt+0x2de10>
  43bdfc:	str	x0, [sp, #104]
  43be00:	ldr	w1, [sp, #188]
  43be04:	ldr	w0, [sp, #184]
  43be08:	add	x0, x13, x0
  43be0c:	str	x0, [sp, #160]
  43be10:	tbnz	w1, #0, 43bfbc <ferror@plt+0x3a27c>
  43be14:	tbnz	w1, #1, 43c01c <ferror@plt+0x3a2dc>
  43be18:	ldr	x1, [sp, #104]
  43be1c:	mov	w2, #0x0                   	// #0
  43be20:	mov	x0, x23
  43be24:	bl	42c470 <ferror@plt+0x2a730>
  43be28:	mov	x1, x0
  43be2c:	adrp	x2, 480000 <warn@@Base+0x396c0>
  43be30:	add	x0, x2, #0xa98
  43be34:	bl	401cc0 <printf@plt>
  43be38:	ldr	x3, [sp, #96]
  43be3c:	mov	x1, x24
  43be40:	ldr	x13, [sp, #160]
  43be44:	add	x4, sp, #0xbc
  43be48:	mov	w2, #0x0                   	// #0
  43be4c:	mov	x0, x13
  43be50:	bl	42fb50 <ferror@plt+0x2de10>
  43be54:	str	x0, [sp, #160]
  43be58:	ldr	w1, [sp, #188]
  43be5c:	ldr	w0, [sp, #184]
  43be60:	add	x0, x13, x0
  43be64:	str	x0, [sp, #104]
  43be68:	tbnz	w1, #0, 43bfa4 <ferror@plt+0x3a264>
  43be6c:	tbnz	w1, #1, 43c004 <ferror@plt+0x3a2c4>
  43be70:	ldr	x1, [sp, #160]
  43be74:	mov	w2, #0x0                   	// #0
  43be78:	mov	x0, x23
  43be7c:	bl	42c470 <ferror@plt+0x2a730>
  43be80:	mov	x1, x0
  43be84:	adrp	x2, 480000 <warn@@Base+0x396c0>
  43be88:	add	x0, x2, #0xaa0
  43be8c:	bl	401cc0 <printf@plt>
  43be90:	ldr	x0, [sp, #104]
  43be94:	cmp	x24, x0
  43be98:	b.hi	43ab28 <ferror@plt+0x38de8>  // b.pmore
  43be9c:	b	43aad8 <ferror@plt+0x38d98>
  43bea0:	ldp	x3, x13, [sp, #96]
  43bea4:	mov	x1, x24
  43bea8:	mov	w2, #0x0                   	// #0
  43beac:	add	x4, sp, #0xbc
  43beb0:	mov	x0, x13
  43beb4:	bl	42fb50 <ferror@plt+0x2de10>
  43beb8:	ldp	w2, w1, [sp, #184]
  43bebc:	mov	x23, x0
  43bec0:	add	x0, x13, x2
  43bec4:	str	x0, [sp, #104]
  43bec8:	tbnz	w1, #0, 43bfec <ferror@plt+0x3a2ac>
  43becc:	tbnz	w1, #1, 43c094 <ferror@plt+0x3a354>
  43bed0:	mov	w2, #0x0                   	// #0
  43bed4:	mov	x1, x23
  43bed8:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43bedc:	add	x0, x0, #0xcd0
  43bee0:	bl	42c470 <ferror@plt+0x2a730>
  43bee4:	mov	x1, x0
  43bee8:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43beec:	add	x0, x0, #0xa40
  43bef0:	bl	401cc0 <printf@plt>
  43bef4:	b	43be90 <ferror@plt+0x3a150>
  43bef8:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43befc:	add	x0, x0, #0xa20
  43bf00:	bl	401b70 <puts@plt>
  43bf04:	b	43be90 <ferror@plt+0x3a150>
  43bf08:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43bf0c:	add	x0, x0, #0x920
  43bf10:	bl	401b70 <puts@plt>
  43bf14:	b	43aad8 <ferror@plt+0x38d98>
  43bf18:	str	w24, [sp, #96]
  43bf1c:	sub	w24, w24, #0x1
  43bf20:	tbnz	w4, #7, 43c034 <ferror@plt+0x3a2f4>
  43bf24:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bf28:	add	x1, x1, #0xae0
  43bf2c:	mov	w2, #0x5                   	// #5
  43bf30:	mov	x0, #0x0                   	// #0
  43bf34:	bl	401c70 <dcgettext@plt>
  43bf38:	bl	401cc0 <printf@plt>
  43bf3c:	mov	w2, #0x5                   	// #5
  43bf40:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43bf44:	mov	x0, #0x0                   	// #0
  43bf48:	add	x1, x1, #0xaf0
  43bf4c:	bl	401c70 <dcgettext@plt>
  43bf50:	mov	w1, w24
  43bf54:	bl	401cc0 <printf@plt>
  43bf58:	cbz	w24, 43bf94 <ferror@plt+0x3a254>
  43bf5c:	ldr	w0, [sp, #96]
  43bf60:	adrp	x24, 47d000 <warn@@Base+0x366c0>
  43bf64:	add	x24, x24, #0x180
  43bf68:	sub	w0, w0, #0x2
  43bf6c:	add	x0, x0, #0x2
  43bf70:	add	x23, x23, x0
  43bf74:	ldr	x0, [sp, #104]
  43bf78:	ldrb	w1, [x0], #1
  43bf7c:	str	x0, [sp, #104]
  43bf80:	mov	x0, x24
  43bf84:	bl	401cc0 <printf@plt>
  43bf88:	ldr	x0, [sp, #104]
  43bf8c:	cmp	x0, x23
  43bf90:	b.ne	43bf74 <ferror@plt+0x3a234>  // b.any
  43bf94:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  43bf98:	add	x0, x0, #0x928
  43bf9c:	bl	401b70 <puts@plt>
  43bfa0:	b	43aad8 <ferror@plt+0x38d98>
  43bfa4:	ldr	x1, [sp, #136]
  43bfa8:	mov	w2, #0x5                   	// #5
  43bfac:	mov	x0, #0x0                   	// #0
  43bfb0:	bl	401c70 <dcgettext@plt>
  43bfb4:	bl	446368 <error@@Base>
  43bfb8:	b	43be70 <ferror@plt+0x3a130>
  43bfbc:	ldr	x1, [sp, #136]
  43bfc0:	mov	w2, #0x5                   	// #5
  43bfc4:	mov	x0, #0x0                   	// #0
  43bfc8:	bl	401c70 <dcgettext@plt>
  43bfcc:	bl	446368 <error@@Base>
  43bfd0:	b	43be18 <ferror@plt+0x3a0d8>
  43bfd4:	ldr	x1, [sp, #136]
  43bfd8:	mov	w2, #0x5                   	// #5
  43bfdc:	mov	x0, #0x0                   	// #0
  43bfe0:	bl	401c70 <dcgettext@plt>
  43bfe4:	bl	446368 <error@@Base>
  43bfe8:	b	43bdb8 <ferror@plt+0x3a078>
  43bfec:	ldr	x1, [sp, #136]
  43bff0:	mov	w2, #0x5                   	// #5
  43bff4:	mov	x0, #0x0                   	// #0
  43bff8:	bl	401c70 <dcgettext@plt>
  43bffc:	bl	446368 <error@@Base>
  43c000:	b	43bed0 <ferror@plt+0x3a190>
  43c004:	ldr	x1, [sp, #120]
  43c008:	mov	w2, #0x5                   	// #5
  43c00c:	mov	x0, #0x0                   	// #0
  43c010:	bl	401c70 <dcgettext@plt>
  43c014:	bl	446368 <error@@Base>
  43c018:	b	43be70 <ferror@plt+0x3a130>
  43c01c:	ldr	x1, [sp, #120]
  43c020:	mov	w2, #0x5                   	// #5
  43c024:	mov	x0, #0x0                   	// #0
  43c028:	bl	401c70 <dcgettext@plt>
  43c02c:	bl	446368 <error@@Base>
  43c030:	b	43be18 <ferror@plt+0x3a0d8>
  43c034:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c038:	add	x1, x1, #0xad0
  43c03c:	mov	w2, #0x5                   	// #5
  43c040:	mov	x0, #0x0                   	// #0
  43c044:	bl	401c70 <dcgettext@plt>
  43c048:	bl	401cc0 <printf@plt>
  43c04c:	b	43bf3c <ferror@plt+0x3a1fc>
  43c050:	mov	w2, #0x5                   	// #5
  43c054:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c058:	mov	x0, #0x0                   	// #0
  43c05c:	add	x1, x1, #0x808
  43c060:	str	x3, [sp, #96]
  43c064:	bl	401c70 <dcgettext@plt>
  43c068:	ldr	x3, [sp, #96]
  43c06c:	mov	x23, #0x0                   	// #0
  43c070:	mov	x1, x3
  43c074:	bl	446940 <warn@@Base>
  43c078:	b	43bc70 <ferror@plt+0x39f30>
  43c07c:	ldr	x1, [sp, #120]
  43c080:	mov	w2, #0x5                   	// #5
  43c084:	mov	x0, #0x0                   	// #0
  43c088:	bl	401c70 <dcgettext@plt>
  43c08c:	bl	446368 <error@@Base>
  43c090:	b	43bdb8 <ferror@plt+0x3a078>
  43c094:	ldr	x1, [sp, #120]
  43c098:	mov	w2, #0x5                   	// #5
  43c09c:	mov	x0, #0x0                   	// #0
  43c0a0:	bl	401c70 <dcgettext@plt>
  43c0a4:	bl	446368 <error@@Base>
  43c0a8:	b	43bed0 <ferror@plt+0x3a190>
  43c0ac:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43c0b0:	add	x1, x1, #0x6c8
  43c0b4:	mov	w2, #0x5                   	// #5
  43c0b8:	mov	x0, #0x0                   	// #0
  43c0bc:	bl	401c70 <dcgettext@plt>
  43c0c0:	bl	446368 <error@@Base>
  43c0c4:	b	43bcfc <ferror@plt+0x39fbc>
  43c0c8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43c0cc:	add	x1, x1, #0x6c8
  43c0d0:	mov	w2, #0x5                   	// #5
  43c0d4:	mov	x0, #0x0                   	// #0
  43c0d8:	bl	401c70 <dcgettext@plt>
  43c0dc:	bl	446368 <error@@Base>
  43c0e0:	b	43ad14 <ferror@plt+0x38fd4>
  43c0e4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43c0e8:	add	x1, x1, #0x6c8
  43c0ec:	mov	w2, #0x5                   	// #5
  43c0f0:	mov	x0, #0x0                   	// #0
  43c0f4:	bl	401c70 <dcgettext@plt>
  43c0f8:	bl	446368 <error@@Base>
  43c0fc:	b	43acc4 <ferror@plt+0x38f84>
  43c100:	ldr	x1, [sp, #120]
  43c104:	mov	w2, #0x5                   	// #5
  43c108:	mov	x0, #0x0                   	// #0
  43c10c:	bl	401c70 <dcgettext@plt>
  43c110:	bl	446368 <error@@Base>
  43c114:	b	43ac64 <ferror@plt+0x38f24>
  43c118:	ldr	x1, [sp, #120]
  43c11c:	mov	w2, #0x5                   	// #5
  43c120:	mov	x0, #0x0                   	// #0
  43c124:	bl	401c70 <dcgettext@plt>
  43c128:	bl	446368 <error@@Base>
  43c12c:	b	43ad14 <ferror@plt+0x38fd4>
  43c130:	ldr	x1, [sp, #120]
  43c134:	mov	w2, #0x5                   	// #5
  43c138:	mov	x0, #0x0                   	// #0
  43c13c:	bl	401c70 <dcgettext@plt>
  43c140:	bl	446368 <error@@Base>
  43c144:	b	43bcfc <ferror@plt+0x39fbc>
  43c148:	ldr	x1, [sp, #120]
  43c14c:	mov	w2, #0x5                   	// #5
  43c150:	mov	x0, #0x0                   	// #0
  43c154:	bl	401c70 <dcgettext@plt>
  43c158:	bl	446368 <error@@Base>
  43c15c:	b	43acc4 <ferror@plt+0x38f84>
  43c160:	str	w24, [sp, #96]
  43c164:	sub	w24, w24, #0x1
  43c168:	b	43bf24 <ferror@plt+0x3a1e4>
  43c16c:	nop
  43c170:	sub	sp, sp, #0x160
  43c174:	mov	x2, x0
  43c178:	stp	x29, x30, [sp, #64]
  43c17c:	add	x29, sp, #0x40
  43c180:	stp	x19, x20, [sp, #80]
  43c184:	adrp	x19, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43c188:	str	x0, [sp, #200]
  43c18c:	ldr	w0, [x19, #628]
  43c190:	str	x1, [sp, #168]
  43c194:	str	x1, [sp, #248]
  43c198:	ldr	x1, [x2, #48]
  43c19c:	stp	x23, x24, [sp, #112]
  43c1a0:	ldr	x2, [x2, #32]
  43c1a4:	str	x2, [sp, #216]
  43c1a8:	add	x24, x2, x1
  43c1ac:	cbnz	w0, 43c200 <ferror@plt+0x3a4c0>
  43c1b0:	mov	w0, #0x1                   	// #1
  43c1b4:	str	w0, [x19, #628]
  43c1b8:	ldr	x0, [sp, #200]
  43c1bc:	mov	x2, x24
  43c1c0:	ldr	x1, [sp, #216]
  43c1c4:	ldr	x3, [sp, #248]
  43c1c8:	bl	43a5a0 <ferror@plt+0x38860>
  43c1cc:	str	w0, [sp, #168]
  43c1d0:	ldr	w0, [x19, #628]
  43c1d4:	ldr	w1, [sp, #168]
  43c1d8:	str	w1, [sp, #284]
  43c1dc:	tbnz	w0, #1, 43dde8 <ferror@plt+0x3c0a8>
  43c1e0:	ldr	w0, [sp, #284]
  43c1e4:	ldp	x29, x30, [sp, #64]
  43c1e8:	cmp	w0, #0x0
  43c1ec:	cset	w0, ne  // ne = any
  43c1f0:	ldp	x19, x20, [sp, #80]
  43c1f4:	ldp	x23, x24, [sp, #112]
  43c1f8:	add	sp, sp, #0x160
  43c1fc:	ret
  43c200:	tbnz	w0, #0, 43c1b8 <ferror@plt+0x3a478>
  43c204:	tbnz	w0, #1, 43c220 <ferror@plt+0x3a4e0>
  43c208:	mov	w0, #0x1                   	// #1
  43c20c:	ldp	x29, x30, [sp, #64]
  43c210:	ldp	x19, x20, [sp, #80]
  43c214:	ldp	x23, x24, [sp, #112]
  43c218:	add	sp, sp, #0x160
  43c21c:	ret
  43c220:	mov	w0, #0x1                   	// #1
  43c224:	stp	x21, x22, [sp, #96]
  43c228:	str	w0, [sp, #284]
  43c22c:	ldr	x0, [sp, #200]
  43c230:	add	x1, x0, #0x18
  43c234:	add	x0, x0, #0x10
  43c238:	bl	42edd0 <ferror@plt+0x2d090>
  43c23c:	ldr	x21, [sp, #216]
  43c240:	cmp	x21, x24
  43c244:	b.cs	43deec <ferror@plt+0x3c1ac>  // b.hs, b.nlast
  43c248:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43c24c:	add	x23, x0, #0x6e0
  43c250:	adrp	x1, 457000 <warn@@Base+0x106c0>
  43c254:	add	x1, x1, #0x608
  43c258:	stp	x25, x26, [sp, #128]
  43c25c:	stp	x27, x28, [sp, #144]
  43c260:	str	x1, [sp, #272]
  43c264:	nop
  43c268:	ldr	x0, [sp, #200]
  43c26c:	mov	x2, #0xc                   	// #12
  43c270:	ldr	x1, [sp, #272]
  43c274:	ldr	x19, [x0, #16]
  43c278:	mov	x0, x19
  43c27c:	bl	401a50 <strncmp@plt>
  43c280:	cbnz	w0, 43cb5c <ferror@plt+0x3ae1c>
  43c284:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c288:	mov	x0, x19
  43c28c:	add	x1, x1, #0x3e0
  43c290:	bl	401ba0 <strcmp@plt>
  43c294:	cbz	w0, 43cb5c <ferror@plt+0x3ae1c>
  43c298:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43c29c:	add	x19, x19, #0x6a8
  43c2a0:	add	x0, x19, #0xae0
  43c2a4:	add	x1, sp, #0x200
  43c2a8:	str	x24, [sp, #304]
  43c2ac:	ldp	x2, x3, [x0]
  43c2b0:	stp	x2, x3, [x1, #-200]
  43c2b4:	ldp	x2, x3, [x0, #16]
  43c2b8:	stp	x2, x3, [x1, #-184]
  43c2bc:	ldr	x0, [x19, #2816]
  43c2c0:	str	x0, [sp, #344]
  43c2c4:	tst	w0, #0xff
  43c2c8:	b.eq	43dbd8 <ferror@plt+0x3be98>  // b.none
  43c2cc:	ldrb	w2, [sp, #338]
  43c2d0:	mov	x22, x21
  43c2d4:	mov	x1, x24
  43c2d8:	mov	x4, #0x100000000           	// #4294967296
  43c2dc:	mov	x3, #0x1                   	// #1
  43c2e0:	stp	xzr, xzr, [sp, #168]
  43c2e4:	str	xzr, [sp, #184]
  43c2e8:	str	wzr, [sp, #192]
  43c2ec:	str	xzr, [sp, #208]
  43c2f0:	str	xzr, [x19, #2744]
  43c2f4:	str	x4, [x19, #2752]
  43c2f8:	str	x3, [x19, #2760]
  43c2fc:	str	w2, [x19, #2768]
  43c300:	str	wzr, [x19, #2772]
  43c304:	strh	wzr, [x19, #2776]
  43c308:	str	wzr, [x19, #2780]
  43c30c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43c310:	add	x0, x0, #0xfd8
  43c314:	str	x0, [sp, #224]
  43c318:	mov	x21, x22
  43c31c:	cmp	x1, x22
  43c320:	b.ls	43c518 <ferror@plt+0x3a7d8>  // b.plast
  43c324:	mov	x21, x22
  43c328:	ldrb	w0, [sp, #345]
  43c32c:	ldrb	w20, [x21], #1
  43c330:	cmp	w20, w0
  43c334:	b.cc	43c4b8 <ferror@plt+0x3a778>  // b.lo, b.ul, b.last
  43c338:	sub	w0, w20, w0
  43c33c:	ldrb	w8, [sp, #344]
  43c340:	and	w1, w0, #0xff
  43c344:	ldrb	w3, [sp, #337]
  43c348:	ldrb	w2, [sp, #336]
  43c34c:	add	x9, x19, #0xab8
  43c350:	cmp	w3, #0x1
  43c354:	udiv	w0, w1, w8
  43c358:	ldr	x4, [x19, #2744]
  43c35c:	and	w7, w0, #0xff
  43c360:	and	x5, x0, #0xff
  43c364:	b.eq	43c558 <ferror@plt+0x3a818>  // b.none
  43c368:	ldrb	w6, [x9, #32]
  43c36c:	and	x3, x3, #0xff
  43c370:	add	x6, x6, x5
  43c374:	udiv	x5, x6, x3
  43c378:	mul	w2, w2, w5
  43c37c:	msub	x3, x5, x3, x6
  43c380:	mov	w5, w2
  43c384:	strb	w3, [x9, #32]
  43c388:	add	x4, x5, x4
  43c38c:	str	x4, [x19, #2744]
  43c390:	cbnz	w2, 43c568 <ferror@plt+0x3a828>
  43c394:	msub	w0, w0, w8, w1
  43c398:	ldr	w3, [sp, #340]
  43c39c:	ldr	w1, [x19, #2760]
  43c3a0:	add	w0, w3, w0, uxtb
  43c3a4:	add	w0, w0, w1
  43c3a8:	str	w0, [x19, #2760]
  43c3ac:	ldr	x0, [sp, #168]
  43c3b0:	cbz	x0, 43c908 <ferror@plt+0x3abc8>
  43c3b4:	ldr	w22, [x19, #2756]
  43c3b8:	ldr	w0, [sp, #192]
  43c3bc:	sub	w22, w22, #0x1
  43c3c0:	cmp	w22, w0
  43c3c4:	b.cs	43cb10 <ferror@plt+0x3add0>  // b.hs, b.nlast
  43c3c8:	mov	w0, #0x18                  	// #24
  43c3cc:	umull	x22, w22, w0
  43c3d0:	ldr	x0, [sp, #168]
  43c3d4:	ldr	x26, [x0, x22]
  43c3d8:	mov	x0, x26
  43c3dc:	bl	401900 <strlen@plt>
  43c3e0:	mov	x25, x0
  43c3e4:	cmp	x0, #0x23
  43c3e8:	b.ls	43c938 <ferror@plt+0x3abf8>  // b.plast
  43c3ec:	adrp	x27, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43c3f0:	ldr	w0, [x27, #616]
  43c3f4:	cbz	w0, 43c5e0 <ferror@plt+0x3a8a0>
  43c3f8:	add	x25, x25, #0x1
  43c3fc:	mov	x0, x25
  43c400:	bl	44a820 <warn@@Base+0x3ee0>
  43c404:	mov	x2, x25
  43c408:	mov	x1, x26
  43c40c:	mov	x22, x0
  43c410:	bl	401ca0 <strncpy@plt>
  43c414:	ldr	w0, [x27, #616]
  43c418:	cbnz	w0, 43c604 <ferror@plt+0x3a8c4>
  43c41c:	ldrb	w1, [sp, #337]
  43c420:	add	x0, x19, #0xab8
  43c424:	ldr	w2, [x0, #16]
  43c428:	cmp	w1, #0x1
  43c42c:	ldr	x3, [x19, #2744]
  43c430:	b.eq	43c5cc <ferror@plt+0x3a88c>  // b.none
  43c434:	ldrb	w4, [x0, #32]
  43c438:	mov	x1, x22
  43c43c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43c440:	add	x0, x0, #0xf88
  43c444:	bl	401cc0 <printf@plt>
  43c448:	ldr	w1, [x19, #2752]
  43c44c:	cbz	w1, 43c5bc <ferror@plt+0x3a87c>
  43c450:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43c454:	add	x0, x0, #0xfd0
  43c458:	bl	401cc0 <printf@plt>
  43c45c:	ldr	w0, [x19, #2768]
  43c460:	cbnz	w0, 43c5b0 <ferror@plt+0x3a870>
  43c464:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43c468:	add	x0, x0, #0x410
  43c46c:	ldr	x1, [x0]
  43c470:	mov	w0, #0xa                   	// #10
  43c474:	bl	401990 <putc@plt>
  43c478:	ldr	w0, [x19, #2752]
  43c47c:	cmn	w20, #0x1
  43c480:	add	w0, w0, #0x1
  43c484:	str	w0, [x19, #2752]
  43c488:	b.eq	43c570 <ferror@plt+0x3a830>  // b.none
  43c48c:	mov	x0, x22
  43c490:	bl	401bc0 <free@plt>
  43c494:	ldr	x1, [sp, #304]
  43c498:	cmp	x1, x21
  43c49c:	b.ls	43c518 <ferror@plt+0x3a7d8>  // b.plast
  43c4a0:	mov	x22, x21
  43c4a4:	ldrb	w0, [sp, #345]
  43c4a8:	mov	x21, x22
  43c4ac:	ldrb	w20, [x21], #1
  43c4b0:	cmp	w20, w0
  43c4b4:	b.cs	43c338 <ferror@plt+0x3a5f8>  // b.hs, b.nlast
  43c4b8:	cmp	w20, #0x6
  43c4bc:	b.eq	43ca44 <ferror@plt+0x3ad04>  // b.none
  43c4c0:	b.hi	43c9d8 <ferror@plt+0x3ac98>  // b.pmore
  43c4c4:	cmp	w20, #0x3
  43c4c8:	b.eq	43c974 <ferror@plt+0x3ac34>  // b.none
  43c4cc:	b.ls	43c73c <ferror@plt+0x3a9fc>  // b.plast
  43c4d0:	cmp	w20, #0x4
  43c4d4:	b.eq	43c650 <ferror@plt+0x3a910>  // b.none
  43c4d8:	mov	x1, x24
  43c4dc:	mov	x0, x21
  43c4e0:	mov	w2, #0x0                   	// #0
  43c4e4:	add	x4, sp, #0x12c
  43c4e8:	add	x3, sp, #0x128
  43c4ec:	bl	42fb50 <ferror@plt+0x2de10>
  43c4f0:	ldr	w1, [sp, #300]
  43c4f4:	mov	x20, x0
  43c4f8:	ldr	w2, [sp, #296]
  43c4fc:	add	x21, x21, x2
  43c500:	tbnz	w1, #0, 43ce70 <ferror@plt+0x3b130>
  43c504:	tbnz	w1, #1, 43c634 <ferror@plt+0x3a8f4>
  43c508:	str	w20, [x19, #2764]
  43c50c:	ldr	x1, [sp, #304]
  43c510:	cmp	x1, x21
  43c514:	b.hi	43c4a0 <ferror@plt+0x3a760>  // b.pmore
  43c518:	ldr	x0, [sp, #168]
  43c51c:	cbz	x0, 43c524 <ferror@plt+0x3a7e4>
  43c520:	bl	401bc0 <free@plt>
  43c524:	ldr	x0, [sp, #176]
  43c528:	cbz	x0, 43c530 <ferror@plt+0x3a7f0>
  43c52c:	bl	401bc0 <free@plt>
  43c530:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43c534:	ldr	x1, [x0, #1040]
  43c538:	mov	w0, #0xa                   	// #10
  43c53c:	bl	401990 <putc@plt>
  43c540:	cmp	x24, x21
  43c544:	b.hi	43c268 <ferror@plt+0x3a528>  // b.pmore
  43c548:	ldp	x21, x22, [sp, #96]
  43c54c:	ldp	x25, x26, [sp, #128]
  43c550:	ldp	x27, x28, [sp, #144]
  43c554:	b	43c1e0 <ferror@plt+0x3a4a0>
  43c558:	umull	x2, w7, w2
  43c55c:	add	x4, x4, x2
  43c560:	str	x4, [x19, #2744]
  43c564:	cbz	x2, 43c394 <ferror@plt+0x3a654>
  43c568:	str	wzr, [x19, #2752]
  43c56c:	b	43c394 <ferror@plt+0x3a654>
  43c570:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43c574:	add	x0, x0, #0x410
  43c578:	strh	wzr, [x19, #2776]
  43c57c:	str	xzr, [x19, #2744]
  43c580:	ldr	x1, [x0]
  43c584:	str	wzr, [x19, #2772]
  43c588:	ldrb	w0, [sp, #338]
  43c58c:	str	w0, [x19, #2768]
  43c590:	mov	x0, #0x100000000           	// #4294967296
  43c594:	str	x0, [x19, #2752]
  43c598:	mov	x0, #0x1                   	// #1
  43c59c:	str	x0, [x19, #2760]
  43c5a0:	mov	w0, #0xa                   	// #10
  43c5a4:	str	wzr, [x19, #2780]
  43c5a8:	bl	401990 <putc@plt>
  43c5ac:	b	43c48c <ferror@plt+0x3a74c>
  43c5b0:	ldr	x0, [sp, #224]
  43c5b4:	bl	401cc0 <printf@plt>
  43c5b8:	b	43c464 <ferror@plt+0x3a724>
  43c5bc:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  43c5c0:	add	x0, x0, #0xae0
  43c5c4:	bl	401cc0 <printf@plt>
  43c5c8:	b	43c45c <ferror@plt+0x3a71c>
  43c5cc:	mov	x1, x22
  43c5d0:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43c5d4:	add	x0, x0, #0xf70
  43c5d8:	bl	401cc0 <printf@plt>
  43c5dc:	b	43c448 <ferror@plt+0x3a708>
  43c5e0:	sub	x25, x25, #0x23
  43c5e4:	mov	x0, #0x24                  	// #36
  43c5e8:	bl	44a820 <warn@@Base+0x3ee0>
  43c5ec:	mov	x22, x0
  43c5f0:	add	x1, x26, x25
  43c5f4:	mov	x2, #0x24                  	// #36
  43c5f8:	bl	401ca0 <strncpy@plt>
  43c5fc:	ldr	w0, [x27, #616]
  43c600:	cbz	w0, 43c41c <ferror@plt+0x3a6dc>
  43c604:	ldrb	w1, [sp, #337]
  43c608:	add	x0, x19, #0xab8
  43c60c:	ldr	w2, [x0, #16]
  43c610:	cmp	w1, #0x1
  43c614:	ldr	x3, [x19, #2744]
  43c618:	b.eq	43cb48 <ferror@plt+0x3ae08>  // b.none
  43c61c:	ldrb	w4, [x0, #32]
  43c620:	mov	x1, x22
  43c624:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43c628:	add	x0, x0, #0xfb8
  43c62c:	bl	401cc0 <printf@plt>
  43c630:	b	43c448 <ferror@plt+0x3a708>
  43c634:	mov	x1, x23
  43c638:	mov	w2, #0x5                   	// #5
  43c63c:	mov	x0, #0x0                   	// #0
  43c640:	bl	401c70 <dcgettext@plt>
  43c644:	bl	446368 <error@@Base>
  43c648:	str	w20, [x19, #2764]
  43c64c:	b	43c50c <ferror@plt+0x3a7cc>
  43c650:	mov	x1, x24
  43c654:	mov	x0, x21
  43c658:	mov	w2, #0x0                   	// #0
  43c65c:	add	x4, sp, #0x12c
  43c660:	add	x3, sp, #0x128
  43c664:	bl	42fb50 <ferror@plt+0x2de10>
  43c668:	ldr	w1, [sp, #300]
  43c66c:	mov	x22, x0
  43c670:	ldr	w2, [sp, #296]
  43c674:	add	x21, x21, x2
  43c678:	tbnz	w1, #0, 43ceb0 <ferror@plt+0x3b170>
  43c67c:	tbnz	w1, #1, 43d9f8 <ferror@plt+0x3bcb8>
  43c680:	ldr	x0, [sp, #168]
  43c684:	str	w22, [x19, #2756]
  43c688:	sub	w20, w22, #0x1
  43c68c:	cmp	x0, #0x0
  43c690:	ldr	w0, [sp, #192]
  43c694:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43c698:	b.eq	43ce90 <ferror@plt+0x3b150>  // b.none
  43c69c:	ldr	w0, [sp, #192]
  43c6a0:	cmp	w20, w0
  43c6a4:	b.cs	43d9b8 <ferror@plt+0x3bc78>  // b.hs, b.nlast
  43c6a8:	mov	w0, #0x18                  	// #24
  43c6ac:	umull	x20, w20, w0
  43c6b0:	ldr	x0, [sp, #168]
  43c6b4:	add	x25, x0, x20
  43c6b8:	ldr	w22, [x25, #8]
  43c6bc:	cbz	w22, 43dabc <ferror@plt+0x3bd7c>
  43c6c0:	ldr	x0, [sp, #176]
  43c6c4:	cmp	x0, #0x0
  43c6c8:	ldr	x0, [sp, #184]
  43c6cc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  43c6d0:	b.eq	43dc54 <ferror@plt+0x3bf14>  // b.none
  43c6d4:	ldr	x26, [sp, #184]
  43c6d8:	cmp	x26, w22, uxtw
  43c6dc:	b.cs	43db64 <ferror@plt+0x3be24>  // b.hs, b.nlast
  43c6e0:	mov	w2, #0x5                   	// #5
  43c6e4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c6e8:	mov	x0, #0x0                   	// #0
  43c6ec:	add	x1, x1, #0xd80
  43c6f0:	bl	401c70 <dcgettext@plt>
  43c6f4:	mov	x20, x0
  43c6f8:	mov	x1, x26
  43c6fc:	mov	w2, #0x0                   	// #0
  43c700:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43c704:	add	x0, x0, #0xcd0
  43c708:	bl	42c470 <ferror@plt+0x2a730>
  43c70c:	mov	x2, x0
  43c710:	mov	w1, w22
  43c714:	mov	x0, x20
  43c718:	bl	446940 <warn@@Base>
  43c71c:	mov	w2, #0x5                   	// #5
  43c720:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c724:	mov	x0, #0x0                   	// #0
  43c728:	add	x1, x1, #0xef0
  43c72c:	bl	401c70 <dcgettext@plt>
  43c730:	mov	w1, w22
  43c734:	bl	401cc0 <printf@plt>
  43c738:	b	43c494 <ferror@plt+0x3a754>
  43c73c:	cmp	w20, #0x1
  43c740:	b.eq	43c3ac <ferror@plt+0x3a66c>  // b.none
  43c744:	cmp	w20, #0x2
  43c748:	b.ne	43c7c4 <ferror@plt+0x3aa84>  // b.any
  43c74c:	mov	x1, x24
  43c750:	mov	x0, x21
  43c754:	mov	w2, #0x0                   	// #0
  43c758:	add	x4, sp, #0x12c
  43c75c:	add	x3, sp, #0x128
  43c760:	bl	42fb50 <ferror@plt+0x2de10>
  43c764:	ldr	w1, [sp, #300]
  43c768:	mov	x20, x0
  43c76c:	ldr	w2, [sp, #296]
  43c770:	add	x21, x21, x2
  43c774:	tbnz	w1, #0, 43cee8 <ferror@plt+0x3b1a8>
  43c778:	tbnz	w1, #1, 43d9a0 <ferror@plt+0x3bc60>
  43c77c:	ldrb	w2, [sp, #337]
  43c780:	add	x5, x19, #0xab8
  43c784:	ldrb	w1, [sp, #336]
  43c788:	cmp	w2, #0x1
  43c78c:	ldr	x3, [x19, #2744]
  43c790:	b.eq	43ce3c <ferror@plt+0x3b0fc>  // b.none
  43c794:	ldrb	w4, [x5, #32]
  43c798:	and	x2, x2, #0xff
  43c79c:	add	x0, x4, x20
  43c7a0:	udiv	x4, x0, x2
  43c7a4:	mul	w1, w1, w4
  43c7a8:	msub	x2, x4, x2, x0
  43c7ac:	strb	w2, [x5, #32]
  43c7b0:	add	x3, x3, w1, uxtw
  43c7b4:	str	x3, [x19, #2744]
  43c7b8:	cbz	w1, 43c494 <ferror@plt+0x3a754>
  43c7bc:	str	wzr, [x5, #8]
  43c7c0:	b	43c494 <ferror@plt+0x3a754>
  43c7c4:	cbnz	w20, 43c8bc <ferror@plt+0x3ab7c>
  43c7c8:	add	x26, sp, #0x12c
  43c7cc:	add	x25, sp, #0x128
  43c7d0:	mov	x3, x25
  43c7d4:	mov	x4, x26
  43c7d8:	mov	x0, x21
  43c7dc:	mov	w2, #0x0                   	// #0
  43c7e0:	bl	42fb50 <ferror@plt+0x2de10>
  43c7e4:	mov	x20, x0
  43c7e8:	tst	x0, #0xffffffff00000000
  43c7ec:	and	x27, x0, #0xffffffff
  43c7f0:	ldr	w3, [sp, #296]
  43c7f4:	ldr	w0, [sp, #300]
  43c7f8:	b.eq	43ce28 <ferror@plt+0x3b0e8>  // b.none
  43c7fc:	orr	w1, w0, #0x2
  43c800:	str	w1, [sp, #300]
  43c804:	tbz	w0, #0, 43ce30 <ferror@plt+0x3b0f0>
  43c808:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43c80c:	add	x1, x1, #0x6c8
  43c810:	str	w3, [sp, #232]
  43c814:	mov	w2, #0x5                   	// #5
  43c818:	mov	x0, #0x0                   	// #0
  43c81c:	bl	401c70 <dcgettext@plt>
  43c820:	bl	446368 <error@@Base>
  43c824:	ldr	w3, [sp, #232]
  43c828:	cbz	w20, 43c958 <ferror@plt+0x3ac18>
  43c82c:	ldr	x0, [sp, #304]
  43c830:	add	x28, x21, w3, uxtw
  43c834:	add	x22, x28, x27
  43c838:	cmp	x22, x0
  43c83c:	b.hi	43c958 <ferror@plt+0x3ac18>  // b.pmore
  43c840:	ldrb	w20, [x21, w3, uxtw]
  43c844:	add	x5, x28, #0x1
  43c848:	cmp	w20, #0x3
  43c84c:	b.eq	43dc78 <ferror@plt+0x3bf38>  // b.none
  43c850:	b.hi	43ce58 <ferror@plt+0x3b118>  // b.pmore
  43c854:	cmp	w20, #0x1
  43c858:	b.eq	43ddf0 <ferror@plt+0x3c0b0>  // b.none
  43c85c:	cmp	w20, #0x2
  43c860:	b.ne	43db28 <ferror@plt+0x3bde8>  // b.any
  43c864:	sub	x27, x27, #0x1
  43c868:	cmp	w27, #0x8
  43c86c:	and	x3, x27, #0xffffffff
  43c870:	b.hi	43de1c <ferror@plt+0x3c0dc>  // b.pmore
  43c874:	add	x3, x5, x3
  43c878:	cmp	x22, x3
  43c87c:	b.hi	43c888 <ferror@plt+0x3ab48>  // b.pmore
  43c880:	cmp	x22, x5
  43c884:	b.ls	43dba8 <ferror@plt+0x3be68>  // b.plast
  43c888:	sub	w0, w27, #0x1
  43c88c:	mov	w1, w27
  43c890:	cmp	w0, #0x7
  43c894:	b.hi	43dba8 <ferror@plt+0x3be68>  // b.pmore
  43c898:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43c89c:	mov	x0, x5
  43c8a0:	ldr	x2, [x2, #672]
  43c8a4:	blr	x2
  43c8a8:	str	x0, [x19, #2744]
  43c8ac:	mov	x21, x22
  43c8b0:	str	wzr, [x19, #2752]
  43c8b4:	strb	wzr, [x19, #2776]
  43c8b8:	b	43c494 <ferror@plt+0x3a754>
  43c8bc:	mov	w2, #0x5                   	// #5
  43c8c0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c8c4:	mov	x0, #0x0                   	// #0
  43c8c8:	add	x1, x1, #0xca0
  43c8cc:	bl	401c70 <dcgettext@plt>
  43c8d0:	mov	w1, w20
  43c8d4:	bl	401cc0 <printf@plt>
  43c8d8:	ldr	x0, [sp, #208]
  43c8dc:	cbnz	x0, 43cc84 <ferror@plt+0x3af44>
  43c8e0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43c8e4:	add	x0, x0, #0x410
  43c8e8:	ldr	x1, [x0]
  43c8ec:	mov	w0, #0xa                   	// #10
  43c8f0:	bl	401990 <putc@plt>
  43c8f4:	nop
  43c8f8:	cmp	w20, #0x1
  43c8fc:	b.ne	43c494 <ferror@plt+0x3a754>  // b.any
  43c900:	ldr	x0, [sp, #168]
  43c904:	cbnz	x0, 43c3b4 <ferror@plt+0x3a674>
  43c908:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  43c90c:	add	x1, x1, #0xbe0
  43c910:	mov	w2, #0x5                   	// #5
  43c914:	mov	x0, #0x0                   	// #0
  43c918:	bl	401c70 <dcgettext@plt>
  43c91c:	mov	x26, x0
  43c920:	mov	x0, x26
  43c924:	bl	401900 <strlen@plt>
  43c928:	mov	x25, x0
  43c92c:	cmp	x0, #0x23
  43c930:	b.hi	43c3ec <ferror@plt+0x3a6ac>  // b.pmore
  43c934:	nop
  43c938:	add	x25, x0, #0x1
  43c93c:	mov	x0, x25
  43c940:	bl	44a820 <warn@@Base+0x3ee0>
  43c944:	mov	x2, x25
  43c948:	mov	x1, x26
  43c94c:	mov	x22, x0
  43c950:	bl	401ca0 <strncpy@plt>
  43c954:	b	43c41c <ferror@plt+0x3a6dc>
  43c958:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43c95c:	add	x1, x1, #0x7a8
  43c960:	mov	w2, #0x5                   	// #5
  43c964:	mov	x0, #0x0                   	// #0
  43c968:	bl	401c70 <dcgettext@plt>
  43c96c:	bl	446940 <warn@@Base>
  43c970:	b	43c494 <ferror@plt+0x3a754>
  43c974:	mov	x1, x24
  43c978:	mov	x0, x21
  43c97c:	add	x4, sp, #0x12c
  43c980:	add	x3, sp, #0x128
  43c984:	mov	w2, #0x1                   	// #1
  43c988:	bl	42fb50 <ferror@plt+0x2de10>
  43c98c:	ldr	w1, [sp, #296]
  43c990:	mov	x20, x0
  43c994:	cmp	x0, w0, sxtw
  43c998:	ldr	w0, [sp, #300]
  43c99c:	add	x21, x21, x1
  43c9a0:	b.eq	43cdf0 <ferror@plt+0x3b0b0>  // b.none
  43c9a4:	orr	w1, w0, #0x2
  43c9a8:	str	w1, [sp, #300]
  43c9ac:	tbz	w0, #0, 43cdf8 <ferror@plt+0x3b0b8>
  43c9b0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43c9b4:	add	x1, x1, #0x6c8
  43c9b8:	mov	w2, #0x5                   	// #5
  43c9bc:	mov	x0, #0x0                   	// #0
  43c9c0:	bl	401c70 <dcgettext@plt>
  43c9c4:	bl	446368 <error@@Base>
  43c9c8:	ldr	w0, [x19, #2760]
  43c9cc:	add	w20, w0, w20
  43c9d0:	str	w20, [x19, #2760]
  43c9d4:	b	43c494 <ferror@plt+0x3a754>
  43c9d8:	cmp	w20, #0x9
  43c9dc:	b.eq	43cac4 <ferror@plt+0x3ad84>  // b.none
  43c9e0:	b.ls	43ca58 <ferror@plt+0x3ad18>  // b.plast
  43c9e4:	cmp	w20, #0xb
  43c9e8:	b.ls	43c8f8 <ferror@plt+0x3abb8>  // b.plast
  43c9ec:	cmp	w20, #0xc
  43c9f0:	b.ne	43c8bc <ferror@plt+0x3ab7c>  // b.any
  43c9f4:	mov	x1, x24
  43c9f8:	mov	x0, x21
  43c9fc:	mov	w2, #0x0                   	// #0
  43ca00:	add	x4, sp, #0x12c
  43ca04:	add	x3, sp, #0x128
  43ca08:	bl	42fb50 <ferror@plt+0x2de10>
  43ca0c:	ldr	w1, [sp, #300]
  43ca10:	mov	x20, x0
  43ca14:	ldr	w2, [sp, #296]
  43ca18:	add	x21, x21, x2
  43ca1c:	tbnz	w1, #0, 43cecc <ferror@plt+0x3b18c>
  43ca20:	tbnz	w1, #1, 43da10 <ferror@plt+0x3bcd0>
  43ca24:	mov	w2, #0x5                   	// #5
  43ca28:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ca2c:	mov	x0, #0x0                   	// #0
  43ca30:	add	x1, x1, #0xf30
  43ca34:	bl	401c70 <dcgettext@plt>
  43ca38:	mov	x1, x20
  43ca3c:	bl	401cc0 <printf@plt>
  43ca40:	b	43c494 <ferror@plt+0x3a754>
  43ca44:	ldr	w1, [x19, #2768]
  43ca48:	cmp	w1, #0x0
  43ca4c:	cset	w1, eq  // eq = none
  43ca50:	str	w1, [x19, #2768]
  43ca54:	b	43c494 <ferror@plt+0x3a754>
  43ca58:	cmp	w20, #0x7
  43ca5c:	b.eq	43cb04 <ferror@plt+0x3adc4>  // b.none
  43ca60:	cmp	w20, #0x8
  43ca64:	b.ne	43c8bc <ferror@plt+0x3ab7c>  // b.any
  43ca68:	ldrb	w3, [sp, #344]
  43ca6c:	mov	w1, #0xff                  	// #255
  43ca70:	sub	w1, w1, w0
  43ca74:	ldrb	w2, [sp, #337]
  43ca78:	ldrb	w0, [sp, #336]
  43ca7c:	add	x5, x19, #0xab8
  43ca80:	cmp	w2, #0x1
  43ca84:	udiv	w1, w1, w3
  43ca88:	ldr	x3, [x19, #2744]
  43ca8c:	sxtw	x6, w1
  43ca90:	b.eq	43ce10 <ferror@plt+0x3b0d0>  // b.none
  43ca94:	ldrb	w4, [x5, #32]
  43ca98:	and	x1, x2, #0xff
  43ca9c:	add	x4, x4, x6
  43caa0:	udiv	x2, x4, x1
  43caa4:	mul	w0, w0, w2
  43caa8:	msub	x1, x2, x1, x4
  43caac:	strb	w1, [x5, #32]
  43cab0:	add	x3, x3, w0, uxtw
  43cab4:	str	x3, [x19, #2744]
  43cab8:	cbz	w0, 43c494 <ferror@plt+0x3a754>
  43cabc:	str	wzr, [x5, #8]
  43cac0:	b	43c494 <ferror@plt+0x3a754>
  43cac4:	add	x22, x22, #0x3
  43cac8:	cmp	x24, x22
  43cacc:	b.hi	43cc6c <ferror@plt+0x3af2c>  // b.pmore
  43cad0:	cmp	x24, x21
  43cad4:	mov	x0, #0x0                   	// #0
  43cad8:	b.ls	43caec <ferror@plt+0x3adac>  // b.plast
  43cadc:	sub	x1, x24, x21
  43cae0:	sub	w2, w1, #0x1
  43cae4:	cmp	w2, #0x7
  43cae8:	b.ls	43cc70 <ferror@plt+0x3af30>  // b.plast
  43caec:	ldr	x1, [x19, #2744]
  43caf0:	mov	x21, x22
  43caf4:	strb	wzr, [x19, #2776]
  43caf8:	add	x0, x1, x0
  43cafc:	str	x0, [x19, #2744]
  43cb00:	b	43c494 <ferror@plt+0x3a754>
  43cb04:	mov	w0, #0x1                   	// #1
  43cb08:	str	w0, [x19, #2772]
  43cb0c:	b	43c494 <ferror@plt+0x3a754>
  43cb10:	mov	w2, #0x5                   	// #5
  43cb14:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43cb18:	mov	x0, #0x0                   	// #0
  43cb1c:	add	x1, x1, #0xf48
  43cb20:	bl	401c70 <dcgettext@plt>
  43cb24:	mov	w1, w22
  43cb28:	bl	446940 <warn@@Base>
  43cb2c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  43cb30:	mov	w2, #0x5                   	// #5
  43cb34:	add	x1, x1, #0xc38
  43cb38:	mov	x0, #0x0                   	// #0
  43cb3c:	bl	401c70 <dcgettext@plt>
  43cb40:	mov	x26, x0
  43cb44:	b	43c3d8 <ferror@plt+0x3a698>
  43cb48:	mov	x1, x22
  43cb4c:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43cb50:	add	x0, x0, #0xfa0
  43cb54:	bl	401cc0 <printf@plt>
  43cb58:	b	43c448 <ferror@plt+0x3a708>
  43cb5c:	ldr	x0, [sp, #200]
  43cb60:	mov	x1, x21
  43cb64:	add	x4, sp, #0x130
  43cb68:	add	x3, sp, #0x138
  43cb6c:	mov	x2, x24
  43cb70:	bl	42c7b8 <ferror@plt+0x2aa78>
  43cb74:	str	x0, [sp, #208]
  43cb78:	cbz	x0, 43dbf0 <ferror@plt+0x3beb0>
  43cb7c:	ldrb	w0, [sp, #344]
  43cb80:	cbz	w0, 43cc48 <ferror@plt+0x3af08>
  43cb84:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43cb88:	add	x19, x19, #0x6a8
  43cb8c:	mov	x0, #0x100000000           	// #4294967296
  43cb90:	ldrb	w1, [sp, #345]
  43cb94:	ldrb	w3, [sp, #338]
  43cb98:	mov	x20, #0x1                   	// #1
  43cb9c:	str	x0, [x19, #2752]
  43cba0:	sub	x22, x1, #0x1
  43cba4:	ldr	x0, [sp, #208]
  43cba8:	str	xzr, [x19, #2744]
  43cbac:	str	x20, [x19, #2760]
  43cbb0:	str	w3, [x19, #2768]
  43cbb4:	add	x26, x0, x22
  43cbb8:	str	wzr, [x19, #2772]
  43cbbc:	cmp	x24, x26
  43cbc0:	strh	wzr, [x19, #2776]
  43cbc4:	str	wzr, [x19, #2780]
  43cbc8:	b.ls	43ddfc <ferror@plt+0x3c0bc>  // b.plast
  43cbcc:	ldrh	w0, [sp, #320]
  43cbd0:	cmp	w0, #0x4
  43cbd4:	b.hi	43cf04 <ferror@plt+0x3b1c4>  // b.pmore
  43cbd8:	ldrb	w0, [x26]
  43cbdc:	stp	xzr, xzr, [sp, #176]
  43cbe0:	cbnz	w0, 43cd78 <ferror@plt+0x3b038>
  43cbe4:	add	x28, x26, #0x1
  43cbe8:	cmp	x24, x28
  43cbec:	b.ls	43cbf8 <ferror@plt+0x3aeb8>  // b.plast
  43cbf0:	ldrb	w0, [x26, #1]
  43cbf4:	cbnz	w0, 43d72c <ferror@plt+0x3b9ec>
  43cbf8:	add	x22, x26, #0x2
  43cbfc:	str	xzr, [sp, #168]
  43cc00:	str	wzr, [sp, #192]
  43cc04:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43cc08:	add	x1, x1, #0xdc8
  43cc0c:	mov	w2, #0x5                   	// #5
  43cc10:	mov	x0, #0x0                   	// #0
  43cc14:	bl	401c70 <dcgettext@plt>
  43cc18:	bl	401cc0 <printf@plt>
  43cc1c:	add	x1, sp, #0x200
  43cc20:	add	x0, x19, #0xae0
  43cc24:	ldp	x2, x3, [x1, #-200]
  43cc28:	stp	x2, x3, [x0]
  43cc2c:	add	x2, sp, #0x200
  43cc30:	ldr	x1, [sp, #344]
  43cc34:	str	x1, [x19, #2816]
  43cc38:	ldp	x2, x3, [x2, #-184]
  43cc3c:	stp	x2, x3, [x0, #16]
  43cc40:	ldr	x1, [sp, #304]
  43cc44:	b	43c30c <ferror@plt+0x3a5cc>
  43cc48:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43cc4c:	add	x1, x1, #0x5b0
  43cc50:	mov	w2, #0x5                   	// #5
  43cc54:	mov	x0, #0x0                   	// #0
  43cc58:	bl	401c70 <dcgettext@plt>
  43cc5c:	bl	446940 <warn@@Base>
  43cc60:	mov	w0, #0x1                   	// #1
  43cc64:	strb	w0, [sp, #344]
  43cc68:	b	43cb84 <ferror@plt+0x3ae44>
  43cc6c:	mov	w1, #0x2                   	// #2
  43cc70:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43cc74:	mov	x0, x21
  43cc78:	ldr	x2, [x2, #672]
  43cc7c:	blr	x2
  43cc80:	b	43caec <ferror@plt+0x3adac>
  43cc84:	add	x0, x0, w20, uxtb
  43cc88:	ldurb	w22, [x0, #-1]
  43cc8c:	cbz	w22, 43c8e0 <ferror@plt+0x3aba0>
  43cc90:	adrp	x28, 480000 <warn@@Base+0x396c0>
  43cc94:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  43cc98:	add	x28, x28, #0xcc8
  43cc9c:	add	x0, x0, #0x238
  43cca0:	add	x26, sp, #0x12c
  43cca4:	add	x25, sp, #0x128
  43cca8:	str	x0, [sp, #232]
  43ccac:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43ccb0:	add	x0, x0, #0x6c8
  43ccb4:	str	x0, [sp, #240]
  43ccb8:	mov	x1, x24
  43ccbc:	mov	x0, x21
  43ccc0:	mov	w2, #0x0                   	// #0
  43ccc4:	mov	x4, x26
  43ccc8:	mov	x3, x25
  43cccc:	bl	42fb50 <ferror@plt+0x2de10>
  43ccd0:	ldr	w1, [sp, #300]
  43ccd4:	mov	x27, x0
  43ccd8:	ldr	w2, [sp, #296]
  43ccdc:	add	x21, x21, x2
  43cce0:	tbnz	w1, #0, 43cd1c <ferror@plt+0x3afdc>
  43cce4:	tbnz	w1, #1, 43cd60 <ferror@plt+0x3b020>
  43cce8:	ldr	x0, [sp, #232]
  43ccec:	mov	x1, x27
  43ccf0:	mov	w2, #0x0                   	// #0
  43ccf4:	bl	42c470 <ferror@plt+0x2a730>
  43ccf8:	mov	x1, x0
  43ccfc:	cmp	w22, #0x1
  43cd00:	b.eq	43cd4c <ferror@plt+0x3b00c>  // b.none
  43cd04:	sub	w22, w22, #0x1
  43cd08:	mov	x0, x28
  43cd0c:	adrp	x2, 453000 <warn@@Base+0xc6c0>
  43cd10:	add	x2, x2, #0x7a8
  43cd14:	bl	401cc0 <printf@plt>
  43cd18:	b	43ccb8 <ferror@plt+0x3af78>
  43cd1c:	ldr	x1, [sp, #240]
  43cd20:	mov	w2, #0x5                   	// #5
  43cd24:	mov	x0, #0x0                   	// #0
  43cd28:	bl	401c70 <dcgettext@plt>
  43cd2c:	bl	446368 <error@@Base>
  43cd30:	ldr	x0, [sp, #232]
  43cd34:	mov	x1, x27
  43cd38:	mov	w2, #0x0                   	// #0
  43cd3c:	bl	42c470 <ferror@plt+0x2a730>
  43cd40:	mov	x1, x0
  43cd44:	cmp	w22, #0x1
  43cd48:	b.ne	43cd04 <ferror@plt+0x3afc4>  // b.any
  43cd4c:	mov	x0, x28
  43cd50:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  43cd54:	add	x2, x2, #0xca8
  43cd58:	bl	401cc0 <printf@plt>
  43cd5c:	b	43c8e0 <ferror@plt+0x3aba0>
  43cd60:	mov	x1, x23
  43cd64:	mov	w2, #0x5                   	// #5
  43cd68:	mov	x0, #0x0                   	// #0
  43cd6c:	bl	401c70 <dcgettext@plt>
  43cd70:	bl	446368 <error@@Base>
  43cd74:	b	43cce8 <ferror@plt+0x3afa8>
  43cd78:	mov	x20, x26
  43cd7c:	mov	x21, #0x0                   	// #0
  43cd80:	sub	x1, x24, x20
  43cd84:	mov	x0, x20
  43cd88:	bl	401940 <strnlen@plt>
  43cd8c:	add	x0, x0, #0x1
  43cd90:	add	x20, x20, x0
  43cd94:	add	x21, x21, #0x1
  43cd98:	cmp	x24, x20
  43cd9c:	b.ls	43dec8 <ferror@plt+0x3c188>  // b.plast
  43cda0:	ldrb	w0, [x20]
  43cda4:	cbnz	w0, 43cd80 <ferror@plt+0x3b040>
  43cda8:	lsl	x0, x21, #3
  43cdac:	str	x21, [sp, #184]
  43cdb0:	bl	44a820 <warn@@Base+0x3ee0>
  43cdb4:	str	x0, [sp, #176]
  43cdb8:	ldrb	w1, [x26]
  43cdbc:	cbz	w1, 43cde8 <ferror@plt+0x3b0a8>
  43cdc0:	mov	x21, x0
  43cdc4:	nop
  43cdc8:	str	x26, [x21], #8
  43cdcc:	sub	x1, x26, x24
  43cdd0:	mov	x0, x26
  43cdd4:	bl	401940 <strnlen@plt>
  43cdd8:	add	x0, x0, #0x1
  43cddc:	add	x26, x26, x0
  43cde0:	ldrb	w0, [x26]
  43cde4:	cbnz	w0, 43cdc8 <ferror@plt+0x3b088>
  43cde8:	mov	x26, x20
  43cdec:	b	43cbe4 <ferror@plt+0x3aea4>
  43cdf0:	tbnz	w0, #0, 43c9b0 <ferror@plt+0x3ac70>
  43cdf4:	tbz	w0, #1, 43c9c8 <ferror@plt+0x3ac88>
  43cdf8:	mov	x1, x23
  43cdfc:	mov	w2, #0x5                   	// #5
  43ce00:	mov	x0, #0x0                   	// #0
  43ce04:	bl	401c70 <dcgettext@plt>
  43ce08:	bl	446368 <error@@Base>
  43ce0c:	b	43c9c8 <ferror@plt+0x3ac88>
  43ce10:	smull	x0, w0, w1
  43ce14:	add	x3, x0, x3
  43ce18:	str	x3, [x19, #2744]
  43ce1c:	cbz	x0, 43c494 <ferror@plt+0x3a754>
  43ce20:	str	wzr, [x5, #8]
  43ce24:	b	43c494 <ferror@plt+0x3a754>
  43ce28:	tbnz	w0, #0, 43c808 <ferror@plt+0x3aac8>
  43ce2c:	tbz	w0, #1, 43c828 <ferror@plt+0x3aae8>
  43ce30:	mov	x1, x23
  43ce34:	str	w3, [sp, #232]
  43ce38:	b	43c814 <ferror@plt+0x3aad4>
  43ce3c:	and	x1, x1, #0xff
  43ce40:	mul	x1, x1, x20
  43ce44:	add	x3, x3, x1
  43ce48:	str	x3, [x19, #2744]
  43ce4c:	cbz	x1, 43c494 <ferror@plt+0x3a754>
  43ce50:	str	wzr, [x5, #8]
  43ce54:	b	43c494 <ferror@plt+0x3a754>
  43ce58:	cmp	w20, #0x4
  43ce5c:	b.eq	43ce68 <ferror@plt+0x3b128>  // b.none
  43ce60:	cmp	w20, #0x16
  43ce64:	b.ne	43db28 <ferror@plt+0x3bde8>  // b.any
  43ce68:	mov	x21, x22
  43ce6c:	b	43c494 <ferror@plt+0x3a754>
  43ce70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ce74:	add	x1, x1, #0x6c8
  43ce78:	mov	w2, #0x5                   	// #5
  43ce7c:	mov	x0, #0x0                   	// #0
  43ce80:	bl	401c70 <dcgettext@plt>
  43ce84:	bl	446368 <error@@Base>
  43ce88:	str	w20, [x19, #2764]
  43ce8c:	b	43c50c <ferror@plt+0x3a7cc>
  43ce90:	mov	w2, #0x5                   	// #5
  43ce94:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ce98:	mov	x0, #0x0                   	// #0
  43ce9c:	add	x1, x1, #0xe40
  43cea0:	bl	401c70 <dcgettext@plt>
  43cea4:	mov	w1, w20
  43cea8:	bl	401cc0 <printf@plt>
  43ceac:	b	43c494 <ferror@plt+0x3a754>
  43ceb0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ceb4:	add	x1, x1, #0x6c8
  43ceb8:	mov	w2, #0x5                   	// #5
  43cebc:	mov	x0, #0x0                   	// #0
  43cec0:	bl	401c70 <dcgettext@plt>
  43cec4:	bl	446368 <error@@Base>
  43cec8:	b	43c680 <ferror@plt+0x3a940>
  43cecc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ced0:	add	x1, x1, #0x6c8
  43ced4:	mov	w2, #0x5                   	// #5
  43ced8:	mov	x0, #0x0                   	// #0
  43cedc:	bl	401c70 <dcgettext@plt>
  43cee0:	bl	446368 <error@@Base>
  43cee4:	b	43ca24 <ferror@plt+0x3ace4>
  43cee8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ceec:	add	x1, x1, #0x6c8
  43cef0:	mov	w2, #0x5                   	// #5
  43cef4:	mov	x0, #0x0                   	// #0
  43cef8:	bl	401c70 <dcgettext@plt>
  43cefc:	bl	446368 <error@@Base>
  43cf00:	b	43c77c <ferror@plt+0x3aa3c>
  43cf04:	ldr	x0, [sp, #208]
  43cf08:	add	x0, x0, x1
  43cf0c:	ldr	x1, [sp, #248]
  43cf10:	mov	x21, x0
  43cf14:	mov	w0, #0xb                   	// #11
  43cf18:	str	x21, [sp, #224]
  43cf1c:	bl	42e070 <ferror@plt+0x2c330>
  43cf20:	cmp	x24, x21
  43cf24:	b.hi	43da40 <ferror@plt+0x3bd00>  // b.pmore
  43cf28:	sub	x1, x24, x26
  43cf2c:	sub	w0, w1, #0x1
  43cf30:	cmp	w0, #0x7
  43cf34:	b.ls	43da44 <ferror@plt+0x3bd04>  // b.plast
  43cf38:	ldr	x20, [sp, #224]
  43cf3c:	add	x21, sp, #0x12c
  43cf40:	str	xzr, [sp, #168]
  43cf44:	add	x27, sp, #0x128
  43cf48:	mov	x1, x24
  43cf4c:	mov	x0, x20
  43cf50:	mov	x4, x21
  43cf54:	mov	x3, x27
  43cf58:	mov	w2, #0x0                   	// #0
  43cf5c:	bl	42fb50 <ferror@plt+0x2de10>
  43cf60:	str	x0, [sp, #184]
  43cf64:	ldr	w1, [sp, #300]
  43cf68:	ldr	w0, [sp, #296]
  43cf6c:	add	x20, x20, x0
  43cf70:	tbnz	w1, #0, 43dc38 <ferror@plt+0x3bef8>
  43cf74:	tbnz	w1, #1, 43ddd0 <ferror@plt+0x3c090>
  43cf78:	cmp	x24, x20
  43cf7c:	b.eq	43ded4 <ferror@plt+0x3c194>  // b.none
  43cf80:	ldr	x22, [sp, #184]
  43cf84:	lsl	x0, x22, #3
  43cf88:	bl	44a820 <warn@@Base+0x3ee0>
  43cf8c:	str	x0, [sp, #176]
  43cf90:	cbz	x22, 43d0d8 <ferror@plt+0x3b398>
  43cf94:	adrp	x28, 456000 <warn@@Base+0xf6c0>
  43cf98:	mov	x26, #0x0                   	// #0
  43cf9c:	add	x0, x28, #0x6c8
  43cfa0:	str	x0, [sp, #192]
  43cfa4:	str	x19, [sp, #240]
  43cfa8:	ldr	x0, [sp, #168]
  43cfac:	cbz	x0, 43d0bc <ferror@plt+0x3b37c>
  43cfb0:	mov	x28, #0x0                   	// #0
  43cfb4:	ldr	x22, [sp, #224]
  43cfb8:	b	43d078 <ferror@plt+0x3b338>
  43cfbc:	tbnz	w1, #1, 43d6ec <ferror@plt+0x3b9ac>
  43cfc0:	mov	x1, x24
  43cfc4:	mov	x0, x22
  43cfc8:	mov	w2, #0x0                   	// #0
  43cfcc:	mov	x4, x21
  43cfd0:	mov	x3, x27
  43cfd4:	bl	42fb50 <ferror@plt+0x2de10>
  43cfd8:	ldr	w1, [sp, #300]
  43cfdc:	mov	x25, x0
  43cfe0:	ldr	w2, [sp, #296]
  43cfe4:	add	x22, x22, x2
  43cfe8:	tbnz	w1, #0, 43d6d4 <ferror@plt+0x3b994>
  43cfec:	tbnz	w1, #1, 43d6bc <ferror@plt+0x3b97c>
  43cff0:	cmp	x24, x20
  43cff4:	b.eq	43d668 <ferror@plt+0x3b928>  // b.none
  43cff8:	ldr	x0, [sp, #232]
  43cffc:	ldr	w19, [sp, #348]
  43d000:	cmp	x0, #0x1
  43d004:	mov	w3, w19
  43d008:	b.eq	43d5b4 <ferror@plt+0x3b874>  // b.none
  43d00c:	str	x3, [sp]
  43d010:	mov	w0, #0xffffffff            	// #-1
  43d014:	ldr	x3, [sp, #200]
  43d018:	str	x3, [sp, #32]
  43d01c:	ldr	x3, [sp, #216]
  43d020:	mov	w2, #0x9                   	// #9
  43d024:	ldrh	w1, [sp, #320]
  43d028:	mov	w5, #0x1                   	// #1
  43d02c:	str	w1, [sp, #8]
  43d030:	mov	x4, x20
  43d034:	str	xzr, [sp, #16]
  43d038:	mov	x1, x25
  43d03c:	str	w5, [sp, #24]
  43d040:	mov	x7, #0x0                   	// #0
  43d044:	str	xzr, [sp, #40]
  43d048:	mov	x5, x24
  43d04c:	strb	w2, [sp, #48]
  43d050:	mov	x6, #0x0                   	// #0
  43d054:	str	w0, [sp, #56]
  43d058:	mov	x2, #0x0                   	// #0
  43d05c:	mov	x0, #0x0                   	// #0
  43d060:	add	x28, x28, #0x1
  43d064:	bl	433860 <ferror@plt+0x31b20>
  43d068:	mov	x20, x0
  43d06c:	ldr	x1, [sp, #168]
  43d070:	cmp	x28, x1
  43d074:	b.eq	43d0bc <ferror@plt+0x3b37c>  // b.none
  43d078:	mov	x1, x24
  43d07c:	mov	x0, x22
  43d080:	mov	w2, #0x0                   	// #0
  43d084:	mov	x4, x21
  43d088:	mov	x3, x27
  43d08c:	bl	42fb50 <ferror@plt+0x2de10>
  43d090:	ldr	w1, [sp, #300]
  43d094:	ldr	w2, [sp, #296]
  43d098:	str	x0, [sp, #232]
  43d09c:	add	x22, x22, x2
  43d0a0:	tbz	w1, #0, 43cfbc <ferror@plt+0x3b27c>
  43d0a4:	ldr	x1, [sp, #192]
  43d0a8:	mov	w2, #0x5                   	// #5
  43d0ac:	mov	x0, #0x0                   	// #0
  43d0b0:	bl	401c70 <dcgettext@plt>
  43d0b4:	bl	446368 <error@@Base>
  43d0b8:	b	43cfc0 <ferror@plt+0x3b280>
  43d0bc:	cmp	x24, x20
  43d0c0:	b.eq	43df04 <ferror@plt+0x3c1c4>  // b.none
  43d0c4:	ldr	x0, [sp, #184]
  43d0c8:	add	x26, x26, #0x1
  43d0cc:	cmp	x0, x26
  43d0d0:	b.ne	43cfa8 <ferror@plt+0x3b268>  // b.any
  43d0d4:	ldr	x19, [sp, #240]
  43d0d8:	add	x0, x20, #0x1
  43d0dc:	str	x0, [sp, #240]
  43d0e0:	cmp	x24, x0
  43d0e4:	b.ls	43db84 <ferror@plt+0x3be44>  // b.plast
  43d0e8:	mov	w1, #0x1                   	// #1
  43d0ec:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43d0f0:	mov	x0, x20
  43d0f4:	ldr	x2, [x2, #672]
  43d0f8:	blr	x2
  43d0fc:	ands	x14, x0, #0xff
  43d100:	str	x14, [sp, #232]
  43d104:	ldr	x22, [sp, #240]
  43d108:	b.eq	43d160 <ferror@plt+0x3b420>  // b.none
  43d10c:	mov	x3, x21
  43d110:	mov	x13, #0x0                   	// #0
  43d114:	nop
  43d118:	mov	x1, x24
  43d11c:	mov	x0, x22
  43d120:	mov	x4, #0x0                   	// #0
  43d124:	mov	w2, #0x0                   	// #0
  43d128:	bl	42fb50 <ferror@plt+0x2de10>
  43d12c:	ldr	w0, [sp, #300]
  43d130:	mov	x1, x24
  43d134:	mov	x4, #0x0                   	// #0
  43d138:	mov	w2, #0x0                   	// #0
  43d13c:	add	x22, x22, x0
  43d140:	mov	x0, x22
  43d144:	bl	42fb50 <ferror@plt+0x2de10>
  43d148:	ldr	w0, [sp, #300]
  43d14c:	add	x13, x13, #0x1
  43d150:	cmp	x14, x13
  43d154:	add	x22, x22, x0
  43d158:	b.ne	43d118 <ferror@plt+0x3b3d8>  // b.any
  43d15c:	mov	x21, x3
  43d160:	mov	x1, x24
  43d164:	mov	x0, x22
  43d168:	mov	x4, x21
  43d16c:	mov	x3, x27
  43d170:	mov	w2, #0x0                   	// #0
  43d174:	bl	42fb50 <ferror@plt+0x2de10>
  43d178:	ldr	w1, [sp, #296]
  43d17c:	tst	x0, #0xffffffff00000000
  43d180:	str	w0, [sp, #192]
  43d184:	and	x20, x0, #0xffffffff
  43d188:	add	x22, x22, x1
  43d18c:	ldr	w0, [sp, #300]
  43d190:	b.eq	43dc14 <ferror@plt+0x3bed4>  // b.none
  43d194:	orr	w1, w0, #0x2
  43d198:	str	w1, [sp, #300]
  43d19c:	tbz	w0, #0, 43dc20 <ferror@plt+0x3bee0>
  43d1a0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43d1a4:	add	x1, x1, #0x6c8
  43d1a8:	mov	w2, #0x5                   	// #5
  43d1ac:	mov	x0, #0x0                   	// #0
  43d1b0:	bl	401c70 <dcgettext@plt>
  43d1b4:	bl	446368 <error@@Base>
  43d1b8:	cmp	x24, x22
  43d1bc:	b.eq	43dee0 <ferror@plt+0x3c1a0>  // b.none
  43d1c0:	add	x25, x20, x20, lsl #1
  43d1c4:	mov	x0, #0x1                   	// #1
  43d1c8:	lsl	x25, x25, #3
  43d1cc:	mov	x1, x25
  43d1d0:	bl	44a858 <warn@@Base+0x3f18>
  43d1d4:	str	x0, [sp, #168]
  43d1d8:	mov	x28, x0
  43d1dc:	cbz	x20, 43d350 <ferror@plt+0x3b610>
  43d1e0:	add	x0, x25, x0
  43d1e4:	stp	x19, x0, [sp, #256]
  43d1e8:	adrp	x0, 456000 <warn@@Base+0xf6c0>
  43d1ec:	add	x0, x0, #0x6c8
  43d1f0:	str	x0, [sp, #224]
  43d1f4:	nop
  43d1f8:	ldr	x0, [sp, #232]
  43d1fc:	cbz	x0, 43d334 <ferror@plt+0x3b5f4>
  43d200:	ldr	x25, [sp, #240]
  43d204:	mov	x26, #0x0                   	// #0
  43d208:	mov	x3, x27
  43d20c:	mov	x0, x25
  43d210:	mov	w2, #0x0                   	// #0
  43d214:	mov	x4, x21
  43d218:	mov	x1, x24
  43d21c:	bl	42fb50 <ferror@plt+0x2de10>
  43d220:	ldr	w2, [sp, #300]
  43d224:	mov	x20, x0
  43d228:	ldr	w3, [sp, #296]
  43d22c:	add	x25, x25, x3
  43d230:	tbnz	w2, #0, 43d3b0 <ferror@plt+0x3b670>
  43d234:	tbnz	w2, #1, 43d59c <ferror@plt+0x3b85c>
  43d238:	mov	x1, x24
  43d23c:	mov	x0, x25
  43d240:	mov	w2, #0x0                   	// #0
  43d244:	mov	x4, x21
  43d248:	mov	x3, x27
  43d24c:	bl	42fb50 <ferror@plt+0x2de10>
  43d250:	ldr	w1, [sp, #300]
  43d254:	mov	x19, x0
  43d258:	ldr	w2, [sp, #296]
  43d25c:	add	x25, x25, x2
  43d260:	tbnz	w1, #0, 43d584 <ferror@plt+0x3b844>
  43d264:	tbnz	w1, #1, 43d56c <ferror@plt+0x3b82c>
  43d268:	cmp	x24, x22
  43d26c:	b.eq	43d534 <ferror@plt+0x3b7f4>  // b.none
  43d270:	cmp	x20, #0x1
  43d274:	b.eq	43d41c <ferror@plt+0x3b6dc>  // b.none
  43d278:	cmp	x20, #0x2
  43d27c:	b.ne	43d298 <ferror@plt+0x3b558>  // b.any
  43d280:	cmp	x19, #0xb
  43d284:	b.eq	43d520 <ferror@plt+0x3b7e0>  // b.none
  43d288:	cmp	x19, #0xf
  43d28c:	b.eq	43d4d0 <ferror@plt+0x3b790>  // b.none
  43d290:	cmp	x19, #0x5
  43d294:	b.eq	43d2a0 <ferror@plt+0x3b560>  // b.none
  43d298:	ldr	w3, [sp, #348]
  43d29c:	b	43d2c8 <ferror@plt+0x3b588>
  43d2a0:	add	x0, x22, #0x2
  43d2a4:	cmp	x24, x0
  43d2a8:	b.ls	43d3f8 <ferror@plt+0x3b6b8>  // b.plast
  43d2ac:	mov	w1, w20
  43d2b0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43d2b4:	mov	x0, x22
  43d2b8:	ldr	x2, [x2, #672]
  43d2bc:	blr	x2
  43d2c0:	ldr	w3, [sp, #348]
  43d2c4:	str	w0, [x28, #8]
  43d2c8:	str	x3, [sp]
  43d2cc:	mov	w0, #0xffffffff            	// #-1
  43d2d0:	ldr	x3, [sp, #200]
  43d2d4:	str	x3, [sp, #32]
  43d2d8:	ldr	x3, [sp, #216]
  43d2dc:	mov	w2, #0x9                   	// #9
  43d2e0:	ldrh	w1, [sp, #320]
  43d2e4:	mov	w5, #0x1                   	// #1
  43d2e8:	str	w1, [sp, #8]
  43d2ec:	mov	x4, x22
  43d2f0:	str	xzr, [sp, #16]
  43d2f4:	mov	x1, x19
  43d2f8:	str	w5, [sp, #24]
  43d2fc:	mov	x7, #0x0                   	// #0
  43d300:	str	xzr, [sp, #40]
  43d304:	mov	x5, x24
  43d308:	strb	w2, [sp, #48]
  43d30c:	mov	x6, #0x0                   	// #0
  43d310:	str	w0, [sp, #56]
  43d314:	mov	x2, #0x0                   	// #0
  43d318:	mov	x0, #0x0                   	// #0
  43d31c:	add	x26, x26, #0x1
  43d320:	bl	433860 <ferror@plt+0x31b20>
  43d324:	mov	x22, x0
  43d328:	ldr	x1, [sp, #232]
  43d32c:	cmp	x26, x1
  43d330:	b.ne	43d208 <ferror@plt+0x3b4c8>  // b.any
  43d334:	cmp	x24, x22
  43d338:	b.eq	43def4 <ferror@plt+0x3c1b4>  // b.none
  43d33c:	ldr	x0, [sp, #264]
  43d340:	add	x28, x28, #0x18
  43d344:	cmp	x28, x0
  43d348:	b.ne	43d1f8 <ferror@plt+0x3b4b8>  // b.any
  43d34c:	ldr	x19, [sp, #256]
  43d350:	ldr	x0, [sp, #168]
  43d354:	ldr	w20, [x0, #8]
  43d358:	cbz	w20, 43d3c8 <ferror@plt+0x3b688>
  43d35c:	ldr	x0, [sp, #184]
  43d360:	cbz	x0, 43da28 <ferror@plt+0x3bce8>
  43d364:	ldr	x0, [sp, #184]
  43d368:	cmp	x0, w20, uxtw
  43d36c:	b.cc	43dad0 <ferror@plt+0x3bd90>  // b.lo, b.ul, b.last
  43d370:	ldr	x0, [sp, #176]
  43d374:	sub	w20, w20, #0x1
  43d378:	ldr	x20, [x0, x20, lsl #3]
  43d37c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43d380:	ldr	w0, [x0, #616]
  43d384:	cbnz	w0, 43d3d0 <ferror@plt+0x3b690>
  43d388:	mov	x0, x20
  43d38c:	bl	401900 <strlen@plt>
  43d390:	cmp	x0, #0x4b
  43d394:	b.ls	43d3d0 <ferror@plt+0x3b690>  // b.plast
  43d398:	ldr	x0, [sp, #168]
  43d39c:	ldr	x1, [x0]
  43d3a0:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43d3a4:	add	x0, x0, #0xdc0
  43d3a8:	bl	401cc0 <printf@plt>
  43d3ac:	b	43cc04 <ferror@plt+0x3aec4>
  43d3b0:	ldr	x1, [sp, #224]
  43d3b4:	mov	w2, #0x5                   	// #5
  43d3b8:	mov	x0, #0x0                   	// #0
  43d3bc:	bl	401c70 <dcgettext@plt>
  43d3c0:	bl	446368 <error@@Base>
  43d3c4:	b	43d238 <ferror@plt+0x3b4f8>
  43d3c8:	adrp	x20, 453000 <warn@@Base+0xc6c0>
  43d3cc:	add	x20, x20, #0x180
  43d3d0:	mov	w2, #0x5                   	// #5
  43d3d4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43d3d8:	mov	x0, #0x0                   	// #0
  43d3dc:	add	x1, x1, #0xdb0
  43d3e0:	bl	401c70 <dcgettext@plt>
  43d3e4:	ldr	x1, [sp, #168]
  43d3e8:	ldr	x2, [x1]
  43d3ec:	mov	x1, x20
  43d3f0:	bl	401cc0 <printf@plt>
  43d3f4:	b	43cc04 <ferror@plt+0x3aec4>
  43d3f8:	cmp	x24, x22
  43d3fc:	b.ls	43d410 <ferror@plt+0x3b6d0>  // b.plast
  43d400:	sub	x1, x24, x22
  43d404:	sub	w0, w1, #0x1
  43d408:	cmp	w0, #0x7
  43d40c:	b.ls	43d2b0 <ferror@plt+0x3b570>  // b.plast
  43d410:	ldr	w3, [sp, #348]
  43d414:	str	wzr, [x28, #8]
  43d418:	b	43d2c8 <ferror@plt+0x3b588>
  43d41c:	ldr	w20, [sp, #348]
  43d420:	cmp	x19, #0x8
  43d424:	mov	w3, w20
  43d428:	b.eq	43d4c0 <ferror@plt+0x3b780>  // b.none
  43d42c:	cmp	x19, #0x1f
  43d430:	b.ne	43d2c8 <ferror@plt+0x3b588>  // b.any
  43d434:	cmp	w20, #0x8
  43d438:	b.hi	43d484 <ferror@plt+0x3b744>  // b.pmore
  43d43c:	add	x3, x22, x3
  43d440:	cmp	x24, x3
  43d444:	b.hi	43d454 <ferror@plt+0x3b714>  // b.pmore
  43d448:	cmp	x24, x22
  43d44c:	b.ls	43d4c8 <ferror@plt+0x3b788>  // b.plast
  43d450:	sub	w20, w24, w22
  43d454:	sub	w0, w20, #0x1
  43d458:	mov	w1, w20
  43d45c:	cmp	w0, #0x7
  43d460:	b.hi	43d4c8 <ferror@plt+0x3b788>  // b.pmore
  43d464:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43d468:	mov	x0, x22
  43d46c:	ldr	x2, [x2, #672]
  43d470:	blr	x2
  43d474:	bl	42e4d8 <ferror@plt+0x2c798>
  43d478:	str	x0, [x28]
  43d47c:	ldr	w3, [sp, #348]
  43d480:	b	43d2c8 <ferror@plt+0x3b588>
  43d484:	mov	w4, #0x5                   	// #5
  43d488:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  43d48c:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  43d490:	add	x2, x2, #0x2d8
  43d494:	add	x1, x1, #0x328
  43d498:	mov	x0, #0x0                   	// #0
  43d49c:	bl	401c20 <dcngettext@plt>
  43d4a0:	mov	w1, w20
  43d4a4:	mov	w2, #0x8                   	// #8
  43d4a8:	bl	446368 <error@@Base>
  43d4ac:	add	x0, x22, #0x8
  43d4b0:	cmp	x24, x0
  43d4b4:	b.ls	43d448 <ferror@plt+0x3b708>  // b.plast
  43d4b8:	mov	w1, #0x8                   	// #8
  43d4bc:	b	43d464 <ferror@plt+0x3b724>
  43d4c0:	str	x22, [x28]
  43d4c4:	b	43d2c8 <ferror@plt+0x3b588>
  43d4c8:	mov	x0, #0x0                   	// #0
  43d4cc:	b	43d474 <ferror@plt+0x3b734>
  43d4d0:	mov	x4, x21
  43d4d4:	mov	x3, x27
  43d4d8:	mov	x1, x24
  43d4dc:	mov	x0, x22
  43d4e0:	mov	w2, #0x0                   	// #0
  43d4e4:	bl	42fb50 <ferror@plt+0x2de10>
  43d4e8:	str	w0, [x28, #8]
  43d4ec:	tst	x0, #0xffffffff00000000
  43d4f0:	ldr	w0, [sp, #300]
  43d4f4:	b.eq	43d704 <ferror@plt+0x3b9c4>  // b.none
  43d4f8:	orr	w1, w0, #0x2
  43d4fc:	str	w1, [sp, #300]
  43d500:	tbz	w0, #0, 43d710 <ferror@plt+0x3b9d0>
  43d504:	ldr	x1, [sp, #224]
  43d508:	mov	w2, #0x5                   	// #5
  43d50c:	mov	x0, #0x0                   	// #0
  43d510:	bl	401c70 <dcgettext@plt>
  43d514:	bl	446368 <error@@Base>
  43d518:	ldr	w3, [sp, #348]
  43d51c:	b	43d2c8 <ferror@plt+0x3b588>
  43d520:	add	x0, x22, #0x1
  43d524:	cmp	x24, x0
  43d528:	b.ls	43d3f8 <ferror@plt+0x3b6b8>  // b.plast
  43d52c:	mov	w1, #0x1                   	// #1
  43d530:	b	43d2b0 <ferror@plt+0x3b570>
  43d534:	adrp	x20, 480000 <warn@@Base+0x396c0>
  43d538:	add	x20, x20, #0x218
  43d53c:	mov	x1, x20
  43d540:	mov	w2, #0x5                   	// #5
  43d544:	mov	x0, #0x0                   	// #0
  43d548:	ldr	x19, [sp, #256]
  43d54c:	bl	401c70 <dcgettext@plt>
  43d550:	bl	446940 <warn@@Base>
  43d554:	mov	x1, x20
  43d558:	mov	w2, #0x5                   	// #5
  43d55c:	mov	x0, #0x0                   	// #0
  43d560:	bl	401c70 <dcgettext@plt>
  43d564:	bl	446940 <warn@@Base>
  43d568:	b	43d350 <ferror@plt+0x3b610>
  43d56c:	mov	x1, x23
  43d570:	mov	w2, #0x5                   	// #5
  43d574:	mov	x0, #0x0                   	// #0
  43d578:	bl	401c70 <dcgettext@plt>
  43d57c:	bl	446368 <error@@Base>
  43d580:	b	43d268 <ferror@plt+0x3b528>
  43d584:	ldr	x1, [sp, #224]
  43d588:	mov	w2, #0x5                   	// #5
  43d58c:	mov	x0, #0x0                   	// #0
  43d590:	bl	401c70 <dcgettext@plt>
  43d594:	bl	446368 <error@@Base>
  43d598:	b	43d268 <ferror@plt+0x3b528>
  43d59c:	mov	x1, x23
  43d5a0:	mov	w2, #0x5                   	// #5
  43d5a4:	mov	x0, #0x0                   	// #0
  43d5a8:	bl	401c70 <dcgettext@plt>
  43d5ac:	bl	446368 <error@@Base>
  43d5b0:	b	43d238 <ferror@plt+0x3b4f8>
  43d5b4:	cmp	x25, #0x8
  43d5b8:	b.eq	43d654 <ferror@plt+0x3b914>  // b.none
  43d5bc:	cmp	x25, #0x1f
  43d5c0:	b.ne	43d00c <ferror@plt+0x3b2cc>  // b.any
  43d5c4:	cmp	w19, #0x8
  43d5c8:	b.hi	43d618 <ferror@plt+0x3b8d8>  // b.pmore
  43d5cc:	add	x3, x20, x3
  43d5d0:	cmp	x24, x3
  43d5d4:	b.hi	43d5e4 <ferror@plt+0x3b8a4>  // b.pmore
  43d5d8:	cmp	x24, x20
  43d5dc:	b.ls	43d660 <ferror@plt+0x3b920>  // b.plast
  43d5e0:	sub	w19, w24, w20
  43d5e4:	sub	w0, w19, #0x1
  43d5e8:	mov	w1, w19
  43d5ec:	cmp	w0, #0x7
  43d5f0:	b.hi	43d660 <ferror@plt+0x3b920>  // b.pmore
  43d5f4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43d5f8:	mov	x0, x20
  43d5fc:	ldr	x2, [x2, #672]
  43d600:	blr	x2
  43d604:	bl	42e4d8 <ferror@plt+0x2c798>
  43d608:	ldr	x1, [sp, #176]
  43d60c:	ldr	w3, [sp, #348]
  43d610:	str	x0, [x1, x26, lsl #3]
  43d614:	b	43d00c <ferror@plt+0x3b2cc>
  43d618:	mov	w4, #0x5                   	// #5
  43d61c:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  43d620:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  43d624:	add	x2, x2, #0x2d8
  43d628:	add	x1, x1, #0x328
  43d62c:	mov	x0, #0x0                   	// #0
  43d630:	bl	401c20 <dcngettext@plt>
  43d634:	mov	w1, w19
  43d638:	mov	w2, #0x8                   	// #8
  43d63c:	bl	446368 <error@@Base>
  43d640:	add	x0, x20, #0x8
  43d644:	cmp	x24, x0
  43d648:	b.ls	43d5d8 <ferror@plt+0x3b898>  // b.plast
  43d64c:	mov	w1, #0x8                   	// #8
  43d650:	b	43d5f4 <ferror@plt+0x3b8b4>
  43d654:	ldr	x0, [sp, #176]
  43d658:	str	x20, [x0, x26, lsl #3]
  43d65c:	b	43d00c <ferror@plt+0x3b2cc>
  43d660:	mov	x0, #0x0                   	// #0
  43d664:	b	43d604 <ferror@plt+0x3b8c4>
  43d668:	adrp	x22, 480000 <warn@@Base+0x396c0>
  43d66c:	add	x22, x22, #0xd08
  43d670:	mov	x1, x22
  43d674:	mov	w2, #0x5                   	// #5
  43d678:	mov	x0, #0x0                   	// #0
  43d67c:	ldr	x19, [sp, #240]
  43d680:	bl	401c70 <dcgettext@plt>
  43d684:	bl	446940 <warn@@Base>
  43d688:	add	x3, x20, #0x1
  43d68c:	mov	x1, x22
  43d690:	mov	w2, #0x5                   	// #5
  43d694:	mov	x22, x3
  43d698:	mov	x0, #0x0                   	// #0
  43d69c:	str	x3, [sp, #240]
  43d6a0:	bl	401c70 <dcgettext@plt>
  43d6a4:	bl	446940 <warn@@Base>
  43d6a8:	cmp	x24, x22
  43d6ac:	b.hi	43d0e8 <ferror@plt+0x3b3a8>  // b.pmore
  43d6b0:	str	xzr, [sp, #232]
  43d6b4:	ldr	x22, [sp, #240]
  43d6b8:	b	43d160 <ferror@plt+0x3b420>
  43d6bc:	mov	x1, x23
  43d6c0:	mov	w2, #0x5                   	// #5
  43d6c4:	mov	x0, #0x0                   	// #0
  43d6c8:	bl	401c70 <dcgettext@plt>
  43d6cc:	bl	446368 <error@@Base>
  43d6d0:	b	43cff0 <ferror@plt+0x3b2b0>
  43d6d4:	ldr	x1, [sp, #192]
  43d6d8:	mov	w2, #0x5                   	// #5
  43d6dc:	mov	x0, #0x0                   	// #0
  43d6e0:	bl	401c70 <dcgettext@plt>
  43d6e4:	bl	446368 <error@@Base>
  43d6e8:	b	43cff0 <ferror@plt+0x3b2b0>
  43d6ec:	mov	x1, x23
  43d6f0:	mov	w2, #0x5                   	// #5
  43d6f4:	mov	x0, #0x0                   	// #0
  43d6f8:	bl	401c70 <dcgettext@plt>
  43d6fc:	bl	446368 <error@@Base>
  43d700:	b	43cfc0 <ferror@plt+0x3b280>
  43d704:	tbnz	w0, #0, 43d504 <ferror@plt+0x3b7c4>
  43d708:	tbz	w0, #1, 43d298 <ferror@plt+0x3b558>
  43d70c:	nop
  43d710:	mov	x1, x23
  43d714:	mov	w2, #0x5                   	// #5
  43d718:	mov	x0, #0x0                   	// #0
  43d71c:	bl	401c70 <dcgettext@plt>
  43d720:	bl	446368 <error@@Base>
  43d724:	ldr	w3, [sp, #348]
  43d728:	b	43d2c8 <ferror@plt+0x3b588>
  43d72c:	mov	x25, x28
  43d730:	add	x21, sp, #0x12c
  43d734:	mov	w20, #0x0                   	// #0
  43d738:	sub	x1, x24, x25
  43d73c:	mov	x0, x25
  43d740:	bl	401940 <strnlen@plt>
  43d744:	add	x0, x0, #0x1
  43d748:	add	x25, x25, x0
  43d74c:	mov	x3, x21
  43d750:	mov	x0, x25
  43d754:	mov	x1, x24
  43d758:	mov	x4, #0x0                   	// #0
  43d75c:	mov	w2, #0x0                   	// #0
  43d760:	bl	42fb50 <ferror@plt+0x2de10>
  43d764:	add	w20, w20, #0x1
  43d768:	ldr	w0, [sp, #300]
  43d76c:	mov	x1, x24
  43d770:	mov	x4, #0x0                   	// #0
  43d774:	mov	w2, #0x0                   	// #0
  43d778:	add	x25, x25, x0
  43d77c:	mov	x0, x25
  43d780:	bl	42fb50 <ferror@plt+0x2de10>
  43d784:	ldr	w13, [sp, #300]
  43d788:	mov	x1, x24
  43d78c:	mov	x4, #0x0                   	// #0
  43d790:	mov	w2, #0x0                   	// #0
  43d794:	add	x13, x25, x13
  43d798:	mov	x0, x13
  43d79c:	bl	42fb50 <ferror@plt+0x2de10>
  43d7a0:	ldr	w0, [sp, #300]
  43d7a4:	add	x25, x13, x0
  43d7a8:	cmp	x24, x25
  43d7ac:	b.ls	43dbb0 <ferror@plt+0x3be70>  // b.plast
  43d7b0:	ldrb	w0, [x13, x0]
  43d7b4:	cbnz	w0, 43d738 <ferror@plt+0x3b9f8>
  43d7b8:	mov	w0, #0x18                  	// #24
  43d7bc:	str	w20, [sp, #192]
  43d7c0:	add	x27, sp, #0x128
  43d7c4:	umull	x0, w20, w0
  43d7c8:	bl	44a820 <warn@@Base+0x3ee0>
  43d7cc:	str	x0, [sp, #168]
  43d7d0:	ldrb	w1, [x26, #1]
  43d7d4:	mov	x22, x0
  43d7d8:	adrp	x26, 456000 <warn@@Base+0xf6c0>
  43d7dc:	add	x26, x26, #0x6c8
  43d7e0:	cbz	w1, 43d92c <ferror@plt+0x3bbec>
  43d7e4:	str	x19, [sp, #224]
  43d7e8:	mov	x19, x28
  43d7ec:	mov	x28, x26
  43d7f0:	b	43d8c0 <ferror@plt+0x3bb80>
  43d7f4:	orr	w1, w0, #0x2
  43d7f8:	str	w1, [sp, #300]
  43d7fc:	tbz	w0, #0, 43d910 <ferror@plt+0x3bbd0>
  43d800:	mov	x1, x28
  43d804:	mov	w2, #0x5                   	// #5
  43d808:	mov	x0, #0x0                   	// #0
  43d80c:	bl	401c70 <dcgettext@plt>
  43d810:	bl	446368 <error@@Base>
  43d814:	mov	x1, x24
  43d818:	mov	x0, x20
  43d81c:	mov	x4, x21
  43d820:	mov	x3, x27
  43d824:	mov	w2, #0x0                   	// #0
  43d828:	bl	42fb50 <ferror@plt+0x2de10>
  43d82c:	ldr	w1, [sp, #296]
  43d830:	tst	x0, #0xffffffff00000000
  43d834:	str	w0, [x22, #12]
  43d838:	add	x20, x20, x1
  43d83c:	ldr	w0, [sp, #300]
  43d840:	b.eq	43d980 <ferror@plt+0x3bc40>  // b.none
  43d844:	orr	w1, w0, #0x2
  43d848:	str	w1, [sp, #300]
  43d84c:	tbz	w0, #0, 43d988 <ferror@plt+0x3bc48>
  43d850:	mov	x1, x28
  43d854:	mov	w2, #0x5                   	// #5
  43d858:	mov	x0, #0x0                   	// #0
  43d85c:	bl	401c70 <dcgettext@plt>
  43d860:	bl	446368 <error@@Base>
  43d864:	mov	x4, x21
  43d868:	mov	x3, x27
  43d86c:	mov	x1, x24
  43d870:	mov	x0, x20
  43d874:	mov	w2, #0x0                   	// #0
  43d878:	bl	42fb50 <ferror@plt+0x2de10>
  43d87c:	ldr	w26, [sp, #296]
  43d880:	tst	x0, #0xffffffff00000000
  43d884:	str	w0, [x22, #16]
  43d888:	add	x19, x20, x26
  43d88c:	ldr	w0, [sp, #300]
  43d890:	b.eq	43d95c <ferror@plt+0x3bc1c>  // b.none
  43d894:	orr	w1, w0, #0x2
  43d898:	str	w1, [sp, #300]
  43d89c:	tbz	w0, #0, 43d968 <ferror@plt+0x3bc28>
  43d8a0:	mov	x1, x28
  43d8a4:	mov	w2, #0x5                   	// #5
  43d8a8:	mov	x0, #0x0                   	// #0
  43d8ac:	bl	401c70 <dcgettext@plt>
  43d8b0:	bl	446368 <error@@Base>
  43d8b4:	ldrb	w0, [x20, x26]
  43d8b8:	add	x22, x22, #0x18
  43d8bc:	cbz	w0, 43d928 <ferror@plt+0x3bbe8>
  43d8c0:	str	x19, [x22]
  43d8c4:	sub	x1, x24, x19
  43d8c8:	mov	x0, x19
  43d8cc:	bl	401940 <strnlen@plt>
  43d8d0:	add	x20, x0, #0x1
  43d8d4:	add	x20, x19, x20
  43d8d8:	mov	x3, x27
  43d8dc:	mov	x0, x20
  43d8e0:	mov	x4, x21
  43d8e4:	mov	x1, x24
  43d8e8:	mov	w2, #0x0                   	// #0
  43d8ec:	bl	42fb50 <ferror@plt+0x2de10>
  43d8f0:	str	w0, [x22, #8]
  43d8f4:	ldr	w3, [sp, #296]
  43d8f8:	tst	x0, #0xffffffff00000000
  43d8fc:	ldr	w0, [sp, #300]
  43d900:	add	x20, x20, x3
  43d904:	b.ne	43d7f4 <ferror@plt+0x3bab4>  // b.any
  43d908:	tbnz	w0, #0, 43d800 <ferror@plt+0x3bac0>
  43d90c:	tbz	w0, #1, 43d814 <ferror@plt+0x3bad4>
  43d910:	mov	x1, x23
  43d914:	mov	w2, #0x5                   	// #5
  43d918:	mov	x0, #0x0                   	// #0
  43d91c:	bl	401c70 <dcgettext@plt>
  43d920:	bl	446368 <error@@Base>
  43d924:	b	43d814 <ferror@plt+0x3bad4>
  43d928:	ldr	x19, [sp, #224]
  43d92c:	add	x22, x25, #0x1
  43d930:	ldr	x0, [sp, #176]
  43d934:	cbnz	x0, 43d350 <ferror@plt+0x3b610>
  43d938:	mov	w2, #0x5                   	// #5
  43d93c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43d940:	mov	x0, #0x0                   	// #0
  43d944:	add	x1, x1, #0xd70
  43d948:	bl	401c70 <dcgettext@plt>
  43d94c:	ldr	x1, [sp, #168]
  43d950:	ldr	x1, [x1]
  43d954:	bl	401cc0 <printf@plt>
  43d958:	b	43cc04 <ferror@plt+0x3aec4>
  43d95c:	tbnz	w0, #0, 43d8a0 <ferror@plt+0x3bb60>
  43d960:	tbz	w0, #1, 43d8b4 <ferror@plt+0x3bb74>
  43d964:	nop
  43d968:	mov	x1, x23
  43d96c:	mov	w2, #0x5                   	// #5
  43d970:	mov	x0, #0x0                   	// #0
  43d974:	bl	401c70 <dcgettext@plt>
  43d978:	bl	446368 <error@@Base>
  43d97c:	b	43d8b4 <ferror@plt+0x3bb74>
  43d980:	tbnz	w0, #0, 43d850 <ferror@plt+0x3bb10>
  43d984:	tbz	w0, #1, 43d864 <ferror@plt+0x3bb24>
  43d988:	mov	x1, x23
  43d98c:	mov	w2, #0x5                   	// #5
  43d990:	mov	x0, #0x0                   	// #0
  43d994:	bl	401c70 <dcgettext@plt>
  43d998:	bl	446368 <error@@Base>
  43d99c:	b	43d864 <ferror@plt+0x3bb24>
  43d9a0:	mov	x1, x23
  43d9a4:	mov	w2, #0x5                   	// #5
  43d9a8:	mov	x0, #0x0                   	// #0
  43d9ac:	bl	401c70 <dcgettext@plt>
  43d9b0:	bl	446368 <error@@Base>
  43d9b4:	b	43c77c <ferror@plt+0x3aa3c>
  43d9b8:	mov	w2, #0x5                   	// #5
  43d9bc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43d9c0:	mov	x0, #0x0                   	// #0
  43d9c4:	add	x1, x1, #0xe60
  43d9c8:	bl	401c70 <dcgettext@plt>
  43d9cc:	ldr	w2, [sp, #192]
  43d9d0:	mov	w1, w22
  43d9d4:	bl	446940 <warn@@Base>
  43d9d8:	mov	w2, #0x5                   	// #5
  43d9dc:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43d9e0:	mov	x0, #0x0                   	// #0
  43d9e4:	add	x1, x1, #0xe88
  43d9e8:	bl	401c70 <dcgettext@plt>
  43d9ec:	mov	w1, w20
  43d9f0:	bl	401cc0 <printf@plt>
  43d9f4:	b	43c494 <ferror@plt+0x3a754>
  43d9f8:	mov	x1, x23
  43d9fc:	mov	w2, #0x5                   	// #5
  43da00:	mov	x0, #0x0                   	// #0
  43da04:	bl	401c70 <dcgettext@plt>
  43da08:	bl	446368 <error@@Base>
  43da0c:	b	43c680 <ferror@plt+0x3a940>
  43da10:	mov	x1, x23
  43da14:	mov	w2, #0x5                   	// #5
  43da18:	mov	x0, #0x0                   	// #0
  43da1c:	bl	401c70 <dcgettext@plt>
  43da20:	bl	446368 <error@@Base>
  43da24:	b	43ca24 <ferror@plt+0x3ace4>
  43da28:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  43da2c:	mov	w2, #0x5                   	// #5
  43da30:	add	x1, x1, #0xbe0
  43da34:	bl	401c70 <dcgettext@plt>
  43da38:	mov	x20, x0
  43da3c:	b	43d37c <ferror@plt+0x3b63c>
  43da40:	mov	w1, w20
  43da44:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43da48:	mov	x0, x26
  43da4c:	add	x21, sp, #0x12c
  43da50:	ldr	x2, [x2, #672]
  43da54:	blr	x2
  43da58:	ands	x14, x0, #0xff
  43da5c:	str	x14, [sp, #168]
  43da60:	ldr	x20, [sp, #224]
  43da64:	b.eq	43cf44 <ferror@plt+0x3b204>  // b.none
  43da68:	mov	x3, x21
  43da6c:	mov	x13, #0x0                   	// #0
  43da70:	mov	x1, x24
  43da74:	mov	x0, x20
  43da78:	mov	x4, #0x0                   	// #0
  43da7c:	mov	w2, #0x0                   	// #0
  43da80:	bl	42fb50 <ferror@plt+0x2de10>
  43da84:	ldr	w0, [sp, #300]
  43da88:	mov	x1, x24
  43da8c:	mov	x4, #0x0                   	// #0
  43da90:	mov	w2, #0x0                   	// #0
  43da94:	add	x20, x20, x0
  43da98:	mov	x0, x20
  43da9c:	bl	42fb50 <ferror@plt+0x2de10>
  43daa0:	ldr	w0, [sp, #300]
  43daa4:	add	x13, x13, #0x1
  43daa8:	cmp	x14, x13
  43daac:	add	x20, x20, x0
  43dab0:	b.ne	43da70 <ferror@plt+0x3bd30>  // b.any
  43dab4:	mov	x21, x3
  43dab8:	b	43cf44 <ferror@plt+0x3b204>
  43dabc:	ldr	x1, [x0, x20]
  43dac0:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43dac4:	add	x0, x0, #0xeb0
  43dac8:	bl	401cc0 <printf@plt>
  43dacc:	b	43c494 <ferror@plt+0x3a754>
  43dad0:	mov	w2, #0x5                   	// #5
  43dad4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43dad8:	mov	x0, #0x0                   	// #0
  43dadc:	add	x1, x1, #0xd80
  43dae0:	bl	401c70 <dcgettext@plt>
  43dae4:	mov	x21, x0
  43dae8:	ldr	x1, [sp, #184]
  43daec:	mov	w2, #0x0                   	// #0
  43daf0:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  43daf4:	add	x0, x0, #0xcd0
  43daf8:	bl	42c470 <ferror@plt+0x2a730>
  43dafc:	mov	x2, x0
  43db00:	mov	w1, w20
  43db04:	mov	x0, x21
  43db08:	bl	446940 <warn@@Base>
  43db0c:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  43db10:	mov	w2, #0x5                   	// #5
  43db14:	add	x1, x1, #0xc38
  43db18:	mov	x0, #0x0                   	// #0
  43db1c:	bl	401c70 <dcgettext@plt>
  43db20:	mov	x20, x0
  43db24:	b	43d37c <ferror@plt+0x3b63c>
  43db28:	mov	w2, #0x5                   	// #5
  43db2c:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43db30:	mov	x0, #0x0                   	// #0
  43db34:	add	x1, x1, #0xe20
  43db38:	str	x5, [sp, #232]
  43db3c:	bl	401c70 <dcgettext@plt>
  43db40:	ldr	x5, [sp, #232]
  43db44:	mov	w1, w20
  43db48:	sub	x2, x5, x21
  43db4c:	mov	x21, x22
  43db50:	bl	401cc0 <printf@plt>
  43db54:	cmp	w20, #0x1
  43db58:	b.ne	43c494 <ferror@plt+0x3a754>  // b.any
  43db5c:	mov	w20, #0xffffffff            	// #-1
  43db60:	b	43c3ac <ferror@plt+0x3a66c>
  43db64:	ldr	x1, [sp, #176]
  43db68:	sub	w22, w22, #0x1
  43db6c:	ldr	x2, [x25]
  43db70:	adrp	x0, 480000 <warn@@Base+0x396c0>
  43db74:	ldr	x1, [x1, x22, lsl #3]
  43db78:	add	x0, x0, #0xf20
  43db7c:	bl	401cc0 <printf@plt>
  43db80:	b	43c494 <ferror@plt+0x3a754>
  43db84:	cmp	x24, x20
  43db88:	b.ls	43d6b0 <ferror@plt+0x3b970>  // b.plast
  43db8c:	sub	x1, x24, x20
  43db90:	sub	w0, w1, #0x1
  43db94:	cmp	w0, #0x7
  43db98:	b.ls	43d0ec <ferror@plt+0x3b3ac>  // b.plast
  43db9c:	str	xzr, [sp, #232]
  43dba0:	ldr	x22, [sp, #240]
  43dba4:	b	43d160 <ferror@plt+0x3b420>
  43dba8:	str	xzr, [x19, #2744]
  43dbac:	b	43c8ac <ferror@plt+0x3ab6c>
  43dbb0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43dbb4:	add	x1, x1, #0xd50
  43dbb8:	mov	w2, #0x5                   	// #5
  43dbbc:	mov	x0, #0x0                   	// #0
  43dbc0:	bl	401c70 <dcgettext@plt>
  43dbc4:	bl	446940 <warn@@Base>
  43dbc8:	ldp	x21, x22, [sp, #96]
  43dbcc:	ldp	x25, x26, [sp, #128]
  43dbd0:	ldp	x27, x28, [sp, #144]
  43dbd4:	b	43c1e0 <ferror@plt+0x3a4a0>
  43dbd8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43dbdc:	add	x1, x1, #0x3f0
  43dbe0:	mov	w2, #0x5                   	// #5
  43dbe4:	mov	x0, #0x0                   	// #0
  43dbe8:	bl	401c70 <dcgettext@plt>
  43dbec:	bl	446940 <warn@@Base>
  43dbf0:	mov	w0, #0x0                   	// #0
  43dbf4:	ldp	x29, x30, [sp, #64]
  43dbf8:	ldp	x19, x20, [sp, #80]
  43dbfc:	ldp	x21, x22, [sp, #96]
  43dc00:	ldp	x23, x24, [sp, #112]
  43dc04:	ldp	x25, x26, [sp, #128]
  43dc08:	ldp	x27, x28, [sp, #144]
  43dc0c:	add	sp, sp, #0x160
  43dc10:	ret
  43dc14:	tbnz	w0, #0, 43d1a0 <ferror@plt+0x3b460>
  43dc18:	tbz	w0, #1, 43d1b8 <ferror@plt+0x3b478>
  43dc1c:	nop
  43dc20:	mov	x1, x23
  43dc24:	mov	w2, #0x5                   	// #5
  43dc28:	mov	x0, #0x0                   	// #0
  43dc2c:	bl	401c70 <dcgettext@plt>
  43dc30:	bl	446368 <error@@Base>
  43dc34:	b	43d1b8 <ferror@plt+0x3b478>
  43dc38:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43dc3c:	add	x1, x1, #0x6c8
  43dc40:	mov	w2, #0x5                   	// #5
  43dc44:	mov	x0, #0x0                   	// #0
  43dc48:	bl	401c70 <dcgettext@plt>
  43dc4c:	bl	446368 <error@@Base>
  43dc50:	b	43cf78 <ferror@plt+0x3b238>
  43dc54:	mov	w2, #0x5                   	// #5
  43dc58:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43dc5c:	mov	x0, #0x0                   	// #0
  43dc60:	add	x1, x1, #0xec0
  43dc64:	bl	401c70 <dcgettext@plt>
  43dc68:	ldr	x1, [x25]
  43dc6c:	mov	w2, w22
  43dc70:	bl	401cc0 <printf@plt>
  43dc74:	b	43c494 <ferror@plt+0x3a754>
  43dc78:	ldr	w27, [sp, #192]
  43dc7c:	mov	w21, #0x18                  	// #24
  43dc80:	ldr	x0, [sp, #168]
  43dc84:	add	w20, w27, #0x1
  43dc88:	str	x5, [sp, #232]
  43dc8c:	umull	x1, w20, w21
  43dc90:	bl	44a8a8 <warn@@Base+0x3f68>
  43dc94:	mov	x3, x0
  43dc98:	umull	x1, w27, w21
  43dc9c:	str	x3, [sp, #168]
  43dca0:	ldr	x5, [sp, #232]
  43dca4:	add	x21, x0, x1
  43dca8:	str	x5, [sp, #192]
  43dcac:	str	x5, [x3, x1]
  43dcb0:	mov	x0, x5
  43dcb4:	ldr	w1, [x19, #2780]
  43dcb8:	add	w1, w1, #0x1
  43dcbc:	str	w1, [x19, #2780]
  43dcc0:	bl	401900 <strlen@plt>
  43dcc4:	add	x27, x0, #0x1
  43dcc8:	ldr	x5, [sp, #192]
  43dccc:	mov	x1, x22
  43dcd0:	mov	x4, x26
  43dcd4:	mov	x3, x25
  43dcd8:	add	x27, x5, x27
  43dcdc:	mov	w2, #0x0                   	// #0
  43dce0:	mov	x0, x27
  43dce4:	bl	42fb50 <ferror@plt+0x2de10>
  43dce8:	ldr	w1, [sp, #296]
  43dcec:	tst	x0, #0xffffffff00000000
  43dcf0:	str	w0, [x21, #8]
  43dcf4:	add	x27, x27, x1
  43dcf8:	ldr	w0, [sp, #300]
  43dcfc:	b.eq	43dea8 <ferror@plt+0x3c168>  // b.none
  43dd00:	orr	w1, w0, #0x2
  43dd04:	str	w1, [sp, #300]
  43dd08:	tbz	w0, #0, 43deb0 <ferror@plt+0x3c170>
  43dd0c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43dd10:	add	x1, x1, #0x6c8
  43dd14:	mov	w2, #0x5                   	// #5
  43dd18:	mov	x0, #0x0                   	// #0
  43dd1c:	bl	401c70 <dcgettext@plt>
  43dd20:	bl	446368 <error@@Base>
  43dd24:	mov	x1, x22
  43dd28:	mov	x0, x27
  43dd2c:	mov	x4, x26
  43dd30:	mov	x3, x25
  43dd34:	mov	w2, #0x0                   	// #0
  43dd38:	bl	42fb50 <ferror@plt+0x2de10>
  43dd3c:	ldr	w1, [sp, #296]
  43dd40:	tst	x0, #0xffffffff00000000
  43dd44:	str	w0, [x21, #12]
  43dd48:	add	x27, x27, x1
  43dd4c:	ldr	w0, [sp, #300]
  43dd50:	b.eq	43de84 <ferror@plt+0x3c144>  // b.none
  43dd54:	orr	w1, w0, #0x2
  43dd58:	str	w1, [sp, #300]
  43dd5c:	tbz	w0, #0, 43de90 <ferror@plt+0x3c150>
  43dd60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43dd64:	add	x1, x1, #0x6c8
  43dd68:	mov	w2, #0x5                   	// #5
  43dd6c:	mov	x0, #0x0                   	// #0
  43dd70:	bl	401c70 <dcgettext@plt>
  43dd74:	bl	446368 <error@@Base>
  43dd78:	mov	x4, x26
  43dd7c:	mov	x3, x25
  43dd80:	mov	x0, x27
  43dd84:	mov	x1, x22
  43dd88:	mov	w2, #0x0                   	// #0
  43dd8c:	bl	42fb50 <ferror@plt+0x2de10>
  43dd90:	str	w0, [x21, #16]
  43dd94:	tst	x0, #0xffffffff00000000
  43dd98:	ldr	w0, [sp, #300]
  43dd9c:	b.eq	43de60 <ferror@plt+0x3c120>  // b.none
  43dda0:	orr	w1, w0, #0x2
  43dda4:	str	w1, [sp, #300]
  43dda8:	tbz	w0, #0, 43de68 <ferror@plt+0x3c128>
  43ddac:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ddb0:	add	x1, x1, #0x6c8
  43ddb4:	mov	w2, #0x5                   	// #5
  43ddb8:	mov	x0, #0x0                   	// #0
  43ddbc:	bl	401c70 <dcgettext@plt>
  43ddc0:	bl	446368 <error@@Base>
  43ddc4:	str	w20, [sp, #192]
  43ddc8:	mov	x21, x22
  43ddcc:	b	43c494 <ferror@plt+0x3a754>
  43ddd0:	mov	x1, x23
  43ddd4:	mov	w2, #0x5                   	// #5
  43ddd8:	mov	x0, #0x0                   	// #0
  43dddc:	bl	401c70 <dcgettext@plt>
  43dde0:	bl	446368 <error@@Base>
  43dde4:	b	43cf78 <ferror@plt+0x3b238>
  43dde8:	stp	x21, x22, [sp, #96]
  43ddec:	b	43c22c <ferror@plt+0x3a4ec>
  43ddf0:	mov	x21, x22
  43ddf4:	mov	w20, #0xffffffff            	// #-1
  43ddf8:	b	43c3ac <ferror@plt+0x3a66c>
  43ddfc:	mov	w2, #0x5                   	// #5
  43de00:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43de04:	mov	x0, #0x0                   	// #0
  43de08:	add	x1, x1, #0xcd0
  43de0c:	bl	401c70 <dcgettext@plt>
  43de10:	ldrb	w1, [sp, #345]
  43de14:	bl	446940 <warn@@Base>
  43de18:	b	43dbf0 <ferror@plt+0x3beb0>
  43de1c:	mov	w4, #0x5                   	// #5
  43de20:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  43de24:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  43de28:	add	x2, x2, #0x2d8
  43de2c:	add	x1, x1, #0x328
  43de30:	mov	x0, #0x0                   	// #0
  43de34:	str	x5, [sp, #232]
  43de38:	bl	401c20 <dcngettext@plt>
  43de3c:	add	x28, x28, #0x9
  43de40:	mov	w1, w27
  43de44:	mov	w2, #0x8                   	// #8
  43de48:	bl	446368 <error@@Base>
  43de4c:	cmp	x22, x28
  43de50:	ldr	x5, [sp, #232]
  43de54:	b.ls	43c880 <ferror@plt+0x3ab40>  // b.plast
  43de58:	mov	w1, #0x8                   	// #8
  43de5c:	b	43c898 <ferror@plt+0x3ab58>
  43de60:	tbnz	w0, #0, 43ddac <ferror@plt+0x3c06c>
  43de64:	tbz	w0, #1, 43ddc4 <ferror@plt+0x3c084>
  43de68:	mov	x1, x23
  43de6c:	mov	w2, #0x5                   	// #5
  43de70:	mov	x0, #0x0                   	// #0
  43de74:	bl	401c70 <dcgettext@plt>
  43de78:	bl	446368 <error@@Base>
  43de7c:	str	w20, [sp, #192]
  43de80:	b	43ddc8 <ferror@plt+0x3c088>
  43de84:	tbnz	w0, #0, 43dd60 <ferror@plt+0x3c020>
  43de88:	tbz	w0, #1, 43dd78 <ferror@plt+0x3c038>
  43de8c:	nop
  43de90:	mov	x1, x23
  43de94:	mov	w2, #0x5                   	// #5
  43de98:	mov	x0, #0x0                   	// #0
  43de9c:	bl	401c70 <dcgettext@plt>
  43dea0:	bl	446368 <error@@Base>
  43dea4:	b	43dd78 <ferror@plt+0x3c038>
  43dea8:	tbnz	w0, #0, 43dd0c <ferror@plt+0x3bfcc>
  43deac:	tbz	w0, #1, 43dd24 <ferror@plt+0x3bfe4>
  43deb0:	mov	x1, x23
  43deb4:	mov	w2, #0x5                   	// #5
  43deb8:	mov	x0, #0x0                   	// #0
  43debc:	bl	401c70 <dcgettext@plt>
  43dec0:	bl	446368 <error@@Base>
  43dec4:	b	43dd24 <ferror@plt+0x3bfe4>
  43dec8:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43decc:	add	x1, x1, #0xd28
  43ded0:	b	43dbb8 <ferror@plt+0x3be78>
  43ded4:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43ded8:	add	x1, x1, #0xd08
  43dedc:	b	43dbb8 <ferror@plt+0x3be78>
  43dee0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43dee4:	add	x1, x1, #0x218
  43dee8:	b	43dbb8 <ferror@plt+0x3be78>
  43deec:	ldp	x21, x22, [sp, #96]
  43def0:	b	43c1e0 <ferror@plt+0x3a4a0>
  43def4:	adrp	x20, 480000 <warn@@Base+0x396c0>
  43def8:	add	x20, x20, #0x218
  43defc:	ldr	x19, [sp, #256]
  43df00:	b	43d554 <ferror@plt+0x3b814>
  43df04:	adrp	x22, 480000 <warn@@Base+0x396c0>
  43df08:	add	x22, x22, #0xd08
  43df0c:	ldr	x19, [sp, #240]
  43df10:	b	43d688 <ferror@plt+0x3b948>
  43df14:	nop
  43df18:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43df1c:	add	x1, x1, #0x6a8
  43df20:	cmp	w0, #0x3e
  43df24:	str	xzr, [x1, #1160]
  43df28:	b.eq	43dfd4 <ferror@plt+0x3c294>  // b.none
  43df2c:	b.hi	43df98 <ferror@plt+0x3c258>  // b.pmore
  43df30:	cmp	w0, #0x6
  43df34:	b.eq	43e024 <ferror@plt+0x3c2e4>  // b.none
  43df38:	cmp	w0, #0x16
  43df3c:	b.ne	43df68 <ferror@plt+0x3c228>  // b.any
  43df40:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43df44:	add	x0, x0, #0xa98
  43df48:	add	x0, x0, #0x7f8
  43df4c:	adrp	x2, 42b000 <ferror@plt+0x292c0>
  43df50:	mov	w3, #0x54                  	// #84
  43df54:	add	x2, x2, #0xfe0
  43df58:	str	x0, [x1, #16]
  43df5c:	str	w3, [x1, #24]
  43df60:	str	x2, [x1, #1160]
  43df64:	ret
  43df68:	cmp	w0, #0x3
  43df6c:	b.ne	43df64 <ferror@plt+0x3c224>  // b.any
  43df70:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  43df74:	add	x0, x0, #0x998
  43df78:	add	x0, x0, #0xab8
  43df7c:	adrp	x2, 42b000 <ferror@plt+0x292c0>
  43df80:	mov	w3, #0x65                  	// #101
  43df84:	add	x2, x2, #0xfe0
  43df88:	str	x0, [x1, #16]
  43df8c:	str	w3, [x1, #24]
  43df90:	str	x2, [x1, #1160]
  43df94:	ret
  43df98:	cmp	w0, #0xb7
  43df9c:	b.eq	43dffc <ferror@plt+0x3c2bc>  // b.none
  43dfa0:	b.ls	43dfc8 <ferror@plt+0x3c288>  // b.plast
  43dfa4:	cmp	w0, #0xf3
  43dfa8:	b.ne	43df64 <ferror@plt+0x3c224>  // b.any
  43dfac:	mov	w2, #0x2000                	// #8192
  43dfb0:	adrp	x0, 42c000 <ferror@plt+0x2a2c0>
  43dfb4:	add	x0, x0, #0xfe0
  43dfb8:	str	xzr, [x1, #16]
  43dfbc:	str	w2, [x1, #24]
  43dfc0:	str	x0, [x1, #1160]
  43dfc4:	ret
  43dfc8:	sub	w0, w0, #0xb4
  43dfcc:	cmp	w0, #0x1
  43dfd0:	b.hi	43df64 <ferror@plt+0x3c224>  // b.pmore
  43dfd4:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43dfd8:	add	x0, x0, #0xa98
  43dfdc:	add	x0, x0, #0x8
  43dfe0:	mov	w3, #0x7e                  	// #126
  43dfe4:	adrp	x2, 42b000 <ferror@plt+0x292c0>
  43dfe8:	add	x2, x2, #0xfe0
  43dfec:	str	x0, [x1, #16]
  43dff0:	str	w3, [x1, #24]
  43dff4:	str	x2, [x1, #1160]
  43dff8:	ret
  43dffc:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43e000:	add	x0, x0, #0xa98
  43e004:	add	x0, x0, #0x3f8
  43e008:	mov	w3, #0x80                  	// #128
  43e00c:	adrp	x2, 42b000 <ferror@plt+0x292c0>
  43e010:	add	x2, x2, #0xfe0
  43e014:	str	x0, [x1, #16]
  43e018:	str	w3, [x1, #24]
  43e01c:	str	x2, [x1, #1160]
  43e020:	ret
  43e024:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  43e028:	add	x0, x0, #0x998
  43e02c:	add	x0, x0, #0xde0
  43e030:	adrp	x2, 42b000 <ferror@plt+0x292c0>
  43e034:	mov	w3, #0x65                  	// #101
  43e038:	add	x2, x2, #0xfe0
  43e03c:	str	x0, [x1, #16]
  43e040:	str	w3, [x1, #24]
  43e044:	str	x2, [x1, #1160]
  43e048:	b	43df94 <ferror@plt+0x3c254>
  43e04c:	nop
  43e050:	adrp	x2, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43e054:	add	x2, x2, #0x6a8
  43e058:	cmp	w0, #0x42
  43e05c:	str	xzr, [x2, #1160]
  43e060:	b.eq	43e104 <ferror@plt+0x3c3c4>  // b.none
  43e064:	b.ls	43e0a0 <ferror@plt+0x3c360>  // b.plast
  43e068:	cmp	w0, #0x45
  43e06c:	b.eq	43e120 <ferror@plt+0x3c3e0>  // b.none
  43e070:	cmp	w0, #0x52
  43e074:	b.ne	43e09c <ferror@plt+0x3c35c>  // b.any
  43e078:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43e07c:	add	x0, x0, #0xa98
  43e080:	add	x0, x0, #0x3f8
  43e084:	adrp	x1, 42b000 <ferror@plt+0x292c0>
  43e088:	mov	w3, #0x80                  	// #128
  43e08c:	add	x1, x1, #0xfe0
  43e090:	str	x0, [x2, #16]
  43e094:	str	w3, [x2, #24]
  43e098:	str	x1, [x2, #1160]
  43e09c:	ret
  43e0a0:	cmp	w0, #0x8
  43e0a4:	b.eq	43e0d8 <ferror@plt+0x3c398>  // b.none
  43e0a8:	cmp	w0, #0xb
  43e0ac:	b.ne	43e09c <ferror@plt+0x3c35c>  // b.any
  43e0b0:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  43e0b4:	add	x0, x0, #0x998
  43e0b8:	add	x0, x0, #0xde0
  43e0bc:	mov	w3, #0x65                  	// #101
  43e0c0:	adrp	x1, 42b000 <ferror@plt+0x292c0>
  43e0c4:	add	x1, x1, #0xfe0
  43e0c8:	str	x0, [x2, #16]
  43e0cc:	str	w3, [x2, #24]
  43e0d0:	str	x1, [x2, #1160]
  43e0d4:	ret
  43e0d8:	cmp	x1, #0x88
  43e0dc:	b.eq	43e154 <ferror@plt+0x3c414>  // b.none
  43e0e0:	b.hi	43e17c <ferror@plt+0x3c43c>  // b.pmore
  43e0e4:	cmp	x1, #0x9
  43e0e8:	b.hi	43e148 <ferror@plt+0x3c408>  // b.pmore
  43e0ec:	cmp	x1, #0x7
  43e0f0:	b.hi	43e154 <ferror@plt+0x3c414>  // b.pmore
  43e0f4:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  43e0f8:	add	x0, x0, #0x998
  43e0fc:	add	x0, x0, #0xab8
  43e100:	b	43e0bc <ferror@plt+0x3c37c>
  43e104:	mov	w1, #0x2000                	// #8192
  43e108:	adrp	x0, 42c000 <ferror@plt+0x2a2c0>
  43e10c:	add	x0, x0, #0xfe0
  43e110:	str	xzr, [x2, #16]
  43e114:	str	w1, [x2, #24]
  43e118:	str	x0, [x2, #1160]
  43e11c:	ret
  43e120:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43e124:	add	x0, x0, #0xa98
  43e128:	add	x0, x0, #0x7f8
  43e12c:	mov	w3, #0x54                  	// #84
  43e130:	adrp	x1, 42b000 <ferror@plt+0x292c0>
  43e134:	add	x1, x1, #0xfe0
  43e138:	str	x0, [x2, #16]
  43e13c:	str	w3, [x2, #24]
  43e140:	str	x1, [x2, #1160]
  43e144:	ret
  43e148:	sub	x1, x1, #0x10
  43e14c:	cmp	x1, #0x1
  43e150:	b.hi	43e0f4 <ferror@plt+0x3c3b4>  // b.pmore
  43e154:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  43e158:	add	x0, x0, #0xa98
  43e15c:	add	x0, x0, #0x8
  43e160:	mov	w3, #0x7e                  	// #126
  43e164:	adrp	x1, 42b000 <ferror@plt+0x292c0>
  43e168:	add	x1, x1, #0xfe0
  43e16c:	str	x0, [x2, #16]
  43e170:	str	w3, [x2, #24]
  43e174:	str	x1, [x2, #1160]
  43e178:	ret
  43e17c:	cmp	x1, #0x90
  43e180:	b.ne	43e0f4 <ferror@plt+0x3c3b4>  // b.any
  43e184:	b	43e154 <ferror@plt+0x3c414>
  43e188:	mov	x2, #0xffffffffffffffff    	// #-1
  43e18c:	udiv	x2, x2, x1
  43e190:	cmp	x2, x0
  43e194:	b.ls	43e1a0 <ferror@plt+0x3c460>  // b.plast
  43e198:	mul	x0, x1, x0
  43e19c:	b	44a820 <warn@@Base+0x3ee0>
  43e1a0:	mov	x0, #0x0                   	// #0
  43e1a4:	ret
  43e1a8:	mov	x2, #0xffffffffffffffff    	// #-1
  43e1ac:	stp	x29, x30, [sp, #-32]!
  43e1b0:	udiv	x2, x2, x1
  43e1b4:	mov	x29, sp
  43e1b8:	stp	x19, x20, [sp, #16]
  43e1bc:	mov	x19, x0
  43e1c0:	cmp	x2, x0
  43e1c4:	b.ls	43e1d8 <ferror@plt+0x3c498>  // b.plast
  43e1c8:	ldp	x19, x20, [sp, #16]
  43e1cc:	mul	x0, x1, x0
  43e1d0:	ldp	x29, x30, [sp], #32
  43e1d4:	b	44a820 <warn@@Base+0x3ee0>
  43e1d8:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  43e1dc:	mov	w2, #0x5                   	// #5
  43e1e0:	adrp	x1, 480000 <warn@@Base+0x396c0>
  43e1e4:	add	x1, x1, #0xfe8
  43e1e8:	ldr	x20, [x0, #1016]
  43e1ec:	mov	x0, #0x0                   	// #0
  43e1f0:	bl	401c70 <dcgettext@plt>
  43e1f4:	mov	x1, x0
  43e1f8:	mov	x2, x19
  43e1fc:	mov	x0, x20
  43e200:	bl	401d20 <fprintf@plt>
  43e204:	mov	w0, #0x1                   	// #1
  43e208:	bl	44a720 <warn@@Base+0x3de0>
  43e20c:	nop
  43e210:	stp	x29, x30, [sp, #-240]!
  43e214:	adrp	x1, 453000 <warn@@Base+0xc6c0>
  43e218:	add	x1, x1, #0x188
  43e21c:	mov	x29, sp
  43e220:	stp	x19, x20, [sp, #16]
  43e224:	mov	x19, x0
  43e228:	str	x0, [sp, #168]
  43e22c:	ldr	x2, [x0, #32]
  43e230:	stp	x27, x28, [sp, #80]
  43e234:	ldr	x20, [x0, #48]
  43e238:	str	x2, [sp, #120]
  43e23c:	ldr	x0, [x0, #16]
  43e240:	add	x20, x2, x20
  43e244:	str	x2, [sp, #208]
  43e248:	bl	401ba0 <strcmp@plt>
  43e24c:	str	w0, [sp, #156]
  43e250:	mov	w2, #0x5                   	// #5
  43e254:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43e258:	mov	x0, #0x0                   	// #0
  43e25c:	add	x1, x1, #0x38
  43e260:	str	wzr, [sp, #192]
  43e264:	bl	401c70 <dcgettext@plt>
  43e268:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43e26c:	add	x1, x19, #0x18
  43e270:	str	x0, [sp, #128]
  43e274:	add	x0, x19, #0x10
  43e278:	ldr	w2, [x2, #620]
  43e27c:	str	w2, [sp, #152]
  43e280:	bl	42edd0 <ferror@plt+0x2d090>
  43e284:	ldr	x28, [sp, #208]
  43e288:	cmp	x28, x20
  43e28c:	b.cs	441358 <ferror@plt+0x3f618>  // b.hs, b.nlast
  43e290:	stp	x23, x24, [sp, #48]
  43e294:	adrp	x23, 484000 <warn@@Base+0x3d6c0>
  43e298:	add	x23, x23, #0x660
  43e29c:	stp	x21, x22, [sp, #32]
  43e2a0:	stp	x25, x26, [sp, #64]
  43e2a4:	str	xzr, [sp, #160]
  43e2a8:	stp	xzr, xzr, [sp, #176]
  43e2ac:	nop
  43e2b0:	mov	w0, #0x1                   	// #1
  43e2b4:	str	w0, [sp, #196]
  43e2b8:	add	x0, x28, #0x4
  43e2bc:	stp	xzr, xzr, [sp, #224]
  43e2c0:	cmp	x20, x0
  43e2c4:	b.hi	43e3e8 <ferror@plt+0x3c6a8>  // b.pmore
  43e2c8:	sub	x1, x20, x28
  43e2cc:	sub	w0, w1, #0x1
  43e2d0:	cmp	w0, #0x7
  43e2d4:	b.ls	43e3ec <ferror@plt+0x3c6ac>  // b.plast
  43e2d8:	ldr	x0, [sp, #208]
  43e2dc:	add	x0, x0, #0x4
  43e2e0:	str	x0, [sp, #208]
  43e2e4:	ldr	x0, [sp, #120]
  43e2e8:	sub	x1, x28, x0
  43e2ec:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43e2f0:	add	x0, x0, #0x48
  43e2f4:	bl	401cc0 <printf@plt>
  43e2f8:	ldr	x28, [sp, #208]
  43e2fc:	cmp	x28, x20
  43e300:	b.cc	43e318 <ferror@plt+0x3c5d8>  // b.lo, b.ul, b.last
  43e304:	b	43e328 <ferror@plt+0x3c5e8>
  43e308:	add	x28, x28, #0x1
  43e30c:	str	x28, [sp, #208]
  43e310:	cmp	x28, x20
  43e314:	b.eq	43e328 <ferror@plt+0x3c5e8>  // b.none
  43e318:	ldrb	w0, [x28]
  43e31c:	cbz	w0, 43e308 <ferror@plt+0x3c5c8>
  43e320:	ldr	x28, [sp, #208]
  43e324:	nop
  43e328:	cmp	x20, x28
  43e32c:	b.hi	43e2b0 <ferror@plt+0x3c570>  // b.pmore
  43e330:	mov	w0, #0xa                   	// #10
  43e334:	bl	401cf0 <putchar@plt>
  43e338:	ldr	x0, [sp, #160]
  43e33c:	cbz	x0, 43e368 <ferror@plt+0x3c628>
  43e340:	ldr	x19, [sp, #160]
  43e344:	mov	x20, x19
  43e348:	ldr	x19, [x19]
  43e34c:	ldr	x0, [x20, #24]
  43e350:	bl	401bc0 <free@plt>
  43e354:	ldr	x0, [x20, #32]
  43e358:	bl	401bc0 <free@plt>
  43e35c:	mov	x0, x20
  43e360:	bl	401bc0 <free@plt>
  43e364:	cbnz	x19, 43e344 <ferror@plt+0x3c604>
  43e368:	ldr	x0, [sp, #176]
  43e36c:	cbz	x0, 43e398 <ferror@plt+0x3c658>
  43e370:	ldr	x19, [sp, #176]
  43e374:	mov	x20, x19
  43e378:	ldr	x19, [x19]
  43e37c:	ldr	x0, [x20, #24]
  43e380:	bl	401bc0 <free@plt>
  43e384:	ldr	x0, [x20, #32]
  43e388:	bl	401bc0 <free@plt>
  43e38c:	mov	x0, x20
  43e390:	bl	401bc0 <free@plt>
  43e394:	cbnz	x19, 43e374 <ferror@plt+0x3c634>
  43e398:	ldr	x0, [sp, #184]
  43e39c:	cbz	x0, 43e3c8 <ferror@plt+0x3c688>
  43e3a0:	mov	x19, x0
  43e3a4:	mov	x20, x19
  43e3a8:	ldr	x19, [x19]
  43e3ac:	ldr	x0, [x20, #24]
  43e3b0:	bl	401bc0 <free@plt>
  43e3b4:	ldr	x0, [x20, #32]
  43e3b8:	bl	401bc0 <free@plt>
  43e3bc:	mov	x0, x20
  43e3c0:	bl	401bc0 <free@plt>
  43e3c4:	cbnz	x19, 43e3a4 <ferror@plt+0x3c664>
  43e3c8:	ldp	x21, x22, [sp, #32]
  43e3cc:	ldp	x23, x24, [sp, #48]
  43e3d0:	ldp	x25, x26, [sp, #64]
  43e3d4:	mov	w0, #0x1                   	// #1
  43e3d8:	ldp	x19, x20, [sp, #16]
  43e3dc:	ldp	x27, x28, [sp, #80]
  43e3e0:	ldp	x29, x30, [sp], #240
  43e3e4:	ret
  43e3e8:	mov	w1, #0x4                   	// #4
  43e3ec:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43e3f0:	mov	x0, x28
  43e3f4:	ldr	x2, [x2, #672]
  43e3f8:	blr	x2
  43e3fc:	mov	x22, x0
  43e400:	ldr	x2, [sp, #208]
  43e404:	add	x0, x2, #0x4
  43e408:	str	x0, [sp, #208]
  43e40c:	cbz	x22, 43e2e4 <ferror@plt+0x3c5a4>
  43e410:	mov	x1, #0xffffffff            	// #4294967295
  43e414:	cmp	x22, x1
  43e418:	b.eq	440168 <ferror@plt+0x3e428>  // b.none
  43e41c:	mov	x21, #0x4                   	// #4
  43e420:	add	x19, x22, x21
  43e424:	add	x19, x28, x19
  43e428:	mov	w26, w21
  43e42c:	cmp	x20, x19
  43e430:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  43e434:	b.cc	4401b4 <ferror@plt+0x3e474>  // b.lo, b.ul, b.last
  43e438:	add	x2, x0, x21
  43e43c:	cmp	x2, x20
  43e440:	b.cc	43ff44 <ferror@plt+0x3e204>  // b.lo, b.ul, b.last
  43e444:	cmp	x20, x0
  43e448:	b.ls	43e45c <ferror@plt+0x3c71c>  // b.plast
  43e44c:	sub	x1, x20, x0
  43e450:	sub	w3, w1, #0x1
  43e454:	cmp	w3, #0x7
  43e458:	b.ls	43ff48 <ferror@plt+0x3e208>  // b.plast
  43e45c:	ldr	w0, [sp, #156]
  43e460:	str	x2, [sp, #208]
  43e464:	cbz	w0, 43e7ec <ferror@plt+0x3caac>
  43e468:	mov	x25, #0x0                   	// #0
  43e46c:	ldr	x0, [sp, #120]
  43e470:	add	x24, x0, x25
  43e474:	cmp	x24, x28
  43e478:	b.hi	440084 <ferror@plt+0x3e344>  // b.pmore
  43e47c:	ldr	x0, [sp, #176]
  43e480:	str	x0, [sp, #216]
  43e484:	cbz	x0, 440244 <ferror@plt+0x3e504>
  43e488:	mov	w2, #0x0                   	// #0
  43e48c:	b	43e49c <ferror@plt+0x3c75c>
  43e490:	ldr	x0, [x0]
  43e494:	mov	w2, #0x1                   	// #1
  43e498:	cbz	x0, 440240 <ferror@plt+0x3e500>
  43e49c:	ldr	x1, [x0, #8]
  43e4a0:	cmp	x1, x24
  43e4a4:	b.ne	43e490 <ferror@plt+0x3c750>  // b.any
  43e4a8:	cbz	w2, 43ecc4 <ferror@plt+0x3cf84>
  43e4ac:	str	x0, [sp, #216]
  43e4b0:	ldr	w27, [sp, #152]
  43e4b4:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43e4b8:	add	x1, x1, #0x26c
  43e4bc:	str	x1, [sp, #112]
  43e4c0:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  43e4c4:	add	x24, x24, #0x6a8
  43e4c8:	add	x1, x24, #0xb08
  43e4cc:	stp	xzr, xzr, [x1]
  43e4d0:	stp	xzr, xzr, [x1, #16]
  43e4d4:	stp	xzr, xzr, [x1, #32]
  43e4d8:	stp	xzr, xzr, [x1, #48]
  43e4dc:	stp	xzr, xzr, [x1, #64]
  43e4e0:	stp	xzr, xzr, [x1, #80]
  43e4e4:	ldr	w2, [x0, #16]
  43e4e8:	mov	x1, #0x2                   	// #2
  43e4ec:	str	w2, [x24, #2840]
  43e4f0:	mov	w0, w2
  43e4f4:	add	x21, x24, #0xb08
  43e4f8:	bl	43e1a8 <ferror@plt+0x3c468>
  43e4fc:	mov	x2, x0
  43e500:	ldr	w0, [x21, #16]
  43e504:	mov	x1, #0x4                   	// #4
  43e508:	str	x2, [x21, #24]
  43e50c:	bl	43e1a8 <ferror@plt+0x3c468>
  43e510:	ldr	x1, [sp, #216]
  43e514:	ldr	w2, [x21, #16]
  43e518:	ldr	x1, [x1, #24]
  43e51c:	str	x0, [x21, #32]
  43e520:	ldr	x0, [x21, #24]
  43e524:	lsl	x2, x2, #1
  43e528:	bl	4018d0 <memcpy@plt>
  43e52c:	ldr	x1, [sp, #216]
  43e530:	ldr	x0, [x21, #32]
  43e534:	ldr	x1, [x1, #32]
  43e538:	ldr	w2, [x21, #16]
  43e53c:	lsl	x2, x2, #2
  43e540:	bl	4018d0 <memcpy@plt>
  43e544:	ldr	x2, [sp, #216]
  43e548:	mov	x0, x21
  43e54c:	ldr	w1, [sp, #192]
  43e550:	ldr	x3, [sp, #112]
  43e554:	cmp	w1, #0x0
  43e558:	ldrb	w4, [x2, #94]
  43e55c:	cset	w7, ne  // ne = any
  43e560:	ldr	x9, [x2, #40]
  43e564:	strb	w4, [x21, #94]
  43e568:	ldrb	w5, [x2, #95]
  43e56c:	sub	w1, w1, w7
  43e570:	ldrb	w4, [x2, #94]
  43e574:	strb	w5, [x21, #95]
  43e578:	str	w4, [x3]
  43e57c:	ldp	w8, w7, [x2, #48]
  43e580:	str	x9, [x21, #40]
  43e584:	ldr	w5, [x2, #72]
  43e588:	ldr	x4, [x2, #80]
  43e58c:	stp	w8, w7, [x21, #48]
  43e590:	ldr	w2, [x2, #88]
  43e594:	str	w5, [x21, #72]
  43e598:	str	x4, [x21, #80]
  43e59c:	str	w2, [x21, #88]
  43e5a0:	bl	42c050 <ferror@plt+0x2a310>
  43e5a4:	tbnz	w0, #31, 44129c <ferror@plt+0x3f55c>
  43e5a8:	ldr	x0, [sp, #216]
  43e5ac:	ldr	x1, [sp, #120]
  43e5b0:	ldrb	w0, [x0, #92]
  43e5b4:	sub	x1, x28, x1
  43e5b8:	strb	w0, [x21, #92]
  43e5bc:	str	x1, [sp, #104]
  43e5c0:	ldrb	w1, [x21, #95]
  43e5c4:	cbz	w0, 43e5e8 <ferror@plt+0x3c8a8>
  43e5c8:	and	w0, w0, #0x7
  43e5cc:	sub	w0, w0, #0x2
  43e5d0:	cmp	w0, #0x2
  43e5d4:	b.hi	440338 <ferror@plt+0x3e5f8>  // b.pmore
  43e5d8:	adrp	x2, 484000 <warn@@Base+0x3d6c0>
  43e5dc:	add	x2, x2, #0x998
  43e5e0:	add	x2, x2, #0xa00
  43e5e4:	ldr	w27, [x2, w0, uxtw #2]
  43e5e8:	str	xzr, [sp, #144]
  43e5ec:	cbz	w1, 43e664 <ferror@plt+0x3c924>
  43e5f0:	and	x2, x1, #0xff
  43e5f4:	cmp	w1, #0x8
  43e5f8:	b.ls	43e62c <ferror@plt+0x3c8ec>  // b.plast
  43e5fc:	mov	w2, #0x5                   	// #5
  43e600:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43e604:	mov	x0, #0x0                   	// #0
  43e608:	add	x1, x1, #0x208
  43e60c:	bl	401c70 <dcgettext@plt>
  43e610:	add	x28, x24, #0xb08
  43e614:	ldrb	w1, [x24, #2919]
  43e618:	bl	446940 <warn@@Base>
  43e61c:	mov	x2, #0x4                   	// #4
  43e620:	mov	w1, w2
  43e624:	mov	w0, #0x4                   	// #4
  43e628:	strb	w0, [x28, #95]
  43e62c:	ldr	x0, [sp, #208]
  43e630:	add	x2, x0, x2
  43e634:	cmp	x20, x2
  43e638:	b.hi	44031c <ferror@plt+0x3e5dc>  // b.pmore
  43e63c:	str	xzr, [sp, #144]
  43e640:	cmp	x0, x20
  43e644:	b.cs	43e658 <ferror@plt+0x3c918>  // b.hs, b.nlast
  43e648:	sub	x1, x20, x0
  43e64c:	sub	w2, w1, #0x1
  43e650:	cmp	w2, #0x7
  43e654:	b.ls	44031c <ferror@plt+0x3e5dc>  // b.plast
  43e658:	ldrb	w1, [x24, #2919]
  43e65c:	add	x0, x0, x1
  43e660:	str	x0, [sp, #208]
  43e664:	ldrb	w1, [x24, #2916]
  43e668:	add	x5, x24, #0xb08
  43e66c:	ldr	x0, [sp, #168]
  43e670:	mov	x4, x20
  43e674:	str	x5, [sp, #136]
  43e678:	mov	w28, w27
  43e67c:	add	x3, x0, #0x28
  43e680:	add	x2, x0, #0x20
  43e684:	add	x0, sp, #0xd0
  43e688:	bl	42e760 <ferror@plt+0x2ca20>
  43e68c:	ldr	x5, [sp, #136]
  43e690:	cmp	w27, #0x8
  43e694:	str	x0, [x5, #56]
  43e698:	b.hi	4401fc <ferror@plt+0x3e4bc>  // b.pmore
  43e69c:	ldr	x0, [sp, #208]
  43e6a0:	add	x1, x0, x28
  43e6a4:	cmp	x20, x1
  43e6a8:	b.ls	4400e4 <ferror@plt+0x3e3a4>  // b.plast
  43e6ac:	mov	w1, w27
  43e6b0:	sub	w2, w1, #0x1
  43e6b4:	cmp	w2, #0x7
  43e6b8:	b.hi	4400f0 <ferror@plt+0x3e3b0>  // b.pmore
  43e6bc:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43e6c0:	ldr	x2, [x2, #672]
  43e6c4:	blr	x2
  43e6c8:	mov	x1, x0
  43e6cc:	str	x1, [x24, #2888]
  43e6d0:	ldr	x1, [sp, #216]
  43e6d4:	ldr	x0, [sp, #208]
  43e6d8:	ldr	x1, [x1, #40]
  43e6dc:	add	x0, x0, x28
  43e6e0:	str	x0, [sp, #208]
  43e6e4:	ldrb	w1, [x1]
  43e6e8:	cmp	w1, #0x7a
  43e6ec:	b.eq	440110 <ferror@plt+0x3e3d0>  // b.none
  43e6f0:	ldrb	w2, [x24, #2918]
  43e6f4:	mov	x1, x22
  43e6f8:	mov	x0, #0x0                   	// #0
  43e6fc:	bl	42c470 <ferror@plt+0x2a730>
  43e700:	mov	x28, x0
  43e704:	mov	w2, w26
  43e708:	mov	x1, x25
  43e70c:	mov	x0, #0x0                   	// #0
  43e710:	bl	42c470 <ferror@plt+0x2a730>
  43e714:	ldr	x4, [sp, #216]
  43e718:	mov	x3, x0
  43e71c:	ldr	x1, [sp, #104]
  43e720:	mov	x2, x28
  43e724:	ldr	x5, [sp, #120]
  43e728:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43e72c:	ldr	x4, [x4, #8]
  43e730:	add	x0, x0, #0x240
  43e734:	sub	x4, x4, x5
  43e738:	bl	401cc0 <printf@plt>
  43e73c:	ldrb	w0, [x24, #2919]
  43e740:	cbnz	w0, 4401e8 <ferror@plt+0x3e4a8>
  43e744:	ldrb	w2, [x24, #2918]
  43e748:	mov	x0, #0x0                   	// #0
  43e74c:	ldr	x1, [x24, #2880]
  43e750:	add	x22, x24, #0xb08
  43e754:	mov	x21, x22
  43e758:	bl	42c470 <ferror@plt+0x2a730>
  43e75c:	mov	x25, x0
  43e760:	ldrb	w2, [x24, #2918]
  43e764:	mov	x0, #0x0                   	// #0
  43e768:	ldr	x3, [x24, #2880]
  43e76c:	ldr	x1, [x24, #2888]
  43e770:	add	x1, x3, x1
  43e774:	bl	42c470 <ferror@plt+0x2a730>
  43e778:	mov	x1, x25
  43e77c:	mov	x2, x0
  43e780:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43e784:	add	x0, x0, #0x268
  43e788:	bl	401cc0 <printf@plt>
  43e78c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43e790:	add	x26, x0, #0x288
  43e794:	ldr	w0, [x0, #648]
  43e798:	cbnz	w0, 43e7a4 <ferror@plt+0x3ca64>
  43e79c:	ldr	x1, [sp, #232]
  43e7a0:	cbnz	x1, 4407f0 <ferror@plt+0x3eab0>
  43e7a4:	ldr	x22, [sp, #208]
  43e7a8:	mov	x2, x22
  43e7ac:	nop
  43e7b0:	cmp	x19, x2
  43e7b4:	b.ls	43e800 <ferror@plt+0x3cac0>  // b.plast
  43e7b8:	add	x0, x2, #0x1
  43e7bc:	str	x0, [sp, #208]
  43e7c0:	ldurb	w1, [x0, #-1]
  43e7c4:	ands	w3, w1, #0xc0
  43e7c8:	and	w25, w1, #0x3f
  43e7cc:	csel	w1, w1, w3, eq  // eq = none
  43e7d0:	sub	w1, w1, #0x1
  43e7d4:	cmp	w1, #0xbf
  43e7d8:	b.hi	43e7f4 <ferror@plt+0x3cab4>  // b.pmore
  43e7dc:	ldrh	w1, [x23, w1, uxtw #1]
  43e7e0:	adr	x3, 43e7ec <ferror@plt+0x3caac>
  43e7e4:	add	x1, x3, w1, sxth #2
  43e7e8:	br	x1
  43e7ec:	str	x20, [sp, #208]
  43e7f0:	b	43e330 <ferror@plt+0x3c5f0>
  43e7f4:	mov	x2, x0
  43e7f8:	cmp	x19, x2
  43e7fc:	b.hi	43e7b8 <ferror@plt+0x3ca78>  // b.pmore
  43e800:	str	x22, [sp, #208]
  43e804:	cmp	x19, x22
  43e808:	b.ls	43e8a0 <ferror@plt+0x3cb60>  // b.plast
  43e80c:	adrp	x25, 484000 <warn@@Base+0x3d6c0>
  43e810:	mov	w3, #0x1                   	// #1
  43e814:	add	x25, x25, #0x7e0
  43e818:	b	43e838 <ferror@plt+0x3caf8>
  43e81c:	cbnz	w1, 44132c <ferror@plt+0x3f5ec>
  43e820:	ldr	w1, [x26]
  43e824:	mov	x22, x0
  43e828:	cbz	w1, 440b30 <ferror@plt+0x3edf0>
  43e82c:	nop
  43e830:	cmp	x19, x22
  43e834:	b.ls	43edd0 <ferror@plt+0x3d090>  // b.plast
  43e838:	add	x0, x22, #0x1
  43e83c:	str	x0, [sp, #208]
  43e840:	ldrb	w1, [x22]
  43e844:	and	w28, w1, #0x3f
  43e848:	ands	w2, w1, #0xc0
  43e84c:	b.eq	43e81c <ferror@plt+0x3cadc>  // b.none
  43e850:	mov	w27, w2
  43e854:	sub	w2, w2, #0x1
  43e858:	cmp	w2, #0xbf
  43e85c:	b.ls	43ed2c <ferror@plt+0x3cfec>  // b.plast
  43e860:	sub	w0, w27, #0x1c
  43e864:	mov	w2, #0x5                   	// #5
  43e868:	cmp	w0, #0x23
  43e86c:	b.hi	440654 <ferror@plt+0x3e914>  // b.pmore
  43e870:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43e874:	mov	x0, #0x0                   	// #0
  43e878:	add	x1, x1, #0x7a8
  43e87c:	bl	401c70 <dcgettext@plt>
  43e880:	mov	w1, w27
  43e884:	bl	401cc0 <printf@plt>
  43e888:	ldr	w1, [x26]
  43e88c:	mov	w0, #0x1                   	// #1
  43e890:	str	x19, [sp, #208]
  43e894:	cmp	w1, #0x0
  43e898:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43e89c:	b.ne	43ede8 <ferror@plt+0x3d0a8>  // b.any
  43e8a0:	ldr	x0, [x24, #2848]
  43e8a4:	cbz	x0, 43e8b0 <ferror@plt+0x3cb70>
  43e8a8:	bl	401bc0 <free@plt>
  43e8ac:	str	xzr, [x24, #2848]
  43e8b0:	ldr	x0, [x24, #2856]
  43e8b4:	add	x24, x24, #0xb08
  43e8b8:	cbz	x0, 43e8c4 <ferror@plt+0x3cb84>
  43e8bc:	bl	401bc0 <free@plt>
  43e8c0:	str	xzr, [x24, #32]
  43e8c4:	ldr	x0, [sp, #112]
  43e8c8:	mov	x28, x19
  43e8cc:	ldr	w1, [sp, #152]
  43e8d0:	str	x19, [sp, #208]
  43e8d4:	str	w1, [x0]
  43e8d8:	b	43e328 <ferror@plt+0x3c5e8>
  43e8dc:	mov	x1, x20
  43e8e0:	mov	w2, #0x0                   	// #0
  43e8e4:	add	x4, sp, #0xcc
  43e8e8:	add	x3, sp, #0xc8
  43e8ec:	bl	42fb50 <ferror@plt+0x2de10>
  43e8f0:	mov	x28, x0
  43e8f4:	ldr	x1, [sp, #208]
  43e8f8:	tst	x0, #0xffffffff00000000
  43e8fc:	ldr	w2, [sp, #200]
  43e900:	and	x25, x0, #0xffffffff
  43e904:	add	x0, x1, x2
  43e908:	str	x0, [sp, #208]
  43e90c:	b.eq	43ecf4 <ferror@plt+0x3cfb4>  // b.none
  43e910:	ldr	w0, [sp, #204]
  43e914:	orr	w1, w0, #0x2
  43e918:	str	w1, [sp, #204]
  43e91c:	tbz	w0, #0, 43ed00 <ferror@plt+0x3cfc0>
  43e920:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43e924:	add	x1, x1, #0x6c8
  43e928:	mov	w2, #0x5                   	// #5
  43e92c:	mov	x0, #0x0                   	// #0
  43e930:	bl	401c70 <dcgettext@plt>
  43e934:	bl	446368 <error@@Base>
  43e938:	ldr	x0, [sp, #208]
  43e93c:	add	x3, sp, #0xcc
  43e940:	mov	x4, #0x0                   	// #0
  43e944:	mov	w2, #0x0                   	// #0
  43e948:	mov	x1, x20
  43e94c:	bl	42fb50 <ferror@plt+0x2de10>
  43e950:	ldr	x2, [sp, #208]
  43e954:	mov	w1, w28
  43e958:	ldr	w3, [sp, #204]
  43e95c:	mov	x0, x21
  43e960:	add	x2, x2, x3
  43e964:	str	x2, [sp, #208]
  43e968:	bl	42c050 <ferror@plt+0x2a310>
  43e96c:	tbnz	w0, #31, 43e9ec <ferror@plt+0x3ccac>
  43e970:	ldr	x0, [x21, #24]
  43e974:	mov	w1, #0x7                   	// #7
  43e978:	ldr	x2, [sp, #208]
  43e97c:	strh	w1, [x0, x25, lsl #1]
  43e980:	b	43e7b0 <ferror@plt+0x3ca70>
  43e984:	mov	x1, x20
  43e988:	mov	w2, #0x0                   	// #0
  43e98c:	add	x4, sp, #0xcc
  43e990:	add	x3, sp, #0xc8
  43e994:	bl	42fb50 <ferror@plt+0x2de10>
  43e998:	mov	x28, x0
  43e99c:	tst	x0, #0xffffffff00000000
  43e9a0:	and	x25, x0, #0xffffffff
  43e9a4:	ldp	w2, w0, [sp, #200]
  43e9a8:	ldr	x1, [sp, #208]
  43e9ac:	add	x1, x1, x2
  43e9b0:	str	x1, [sp, #208]
  43e9b4:	b.eq	43eccc <ferror@plt+0x3cf8c>  // b.none
  43e9b8:	orr	w1, w0, #0x2
  43e9bc:	str	w1, [sp, #204]
  43e9c0:	tbz	w0, #0, 43ecd8 <ferror@plt+0x3cf98>
  43e9c4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43e9c8:	add	x1, x1, #0x6c8
  43e9cc:	mov	w2, #0x5                   	// #5
  43e9d0:	mov	x0, #0x0                   	// #0
  43e9d4:	bl	401c70 <dcgettext@plt>
  43e9d8:	bl	446368 <error@@Base>
  43e9dc:	mov	w1, w28
  43e9e0:	mov	x0, x21
  43e9e4:	bl	42c050 <ferror@plt+0x2a310>
  43e9e8:	tbz	w0, #31, 43e970 <ferror@plt+0x3cc30>
  43e9ec:	ldr	x2, [sp, #208]
  43e9f0:	b	43e7b0 <ferror@plt+0x3ca70>
  43e9f4:	add	x3, sp, #0xcc
  43e9f8:	mov	x4, #0x0                   	// #0
  43e9fc:	mov	w2, #0x0                   	// #0
  43ea00:	mov	x1, x20
  43ea04:	bl	42fb50 <ferror@plt+0x2de10>
  43ea08:	ldr	x2, [sp, #208]
  43ea0c:	ldr	w0, [sp, #204]
  43ea10:	add	x2, x2, x0
  43ea14:	b	43e7b0 <ferror@plt+0x3ca70>
  43ea18:	mov	x1, x20
  43ea1c:	mov	w2, #0x0                   	// #0
  43ea20:	add	x4, sp, #0xcc
  43ea24:	add	x3, sp, #0xc8
  43ea28:	bl	42fb50 <ferror@plt+0x2de10>
  43ea2c:	mov	x28, x0
  43ea30:	ldr	x1, [sp, #208]
  43ea34:	tst	x0, #0xffffffff00000000
  43ea38:	ldr	w2, [sp, #200]
  43ea3c:	and	x25, x0, #0xffffffff
  43ea40:	add	x0, x1, x2
  43ea44:	str	x0, [sp, #208]
  43ea48:	b.eq	43febc <ferror@plt+0x3e17c>  // b.none
  43ea4c:	ldr	w0, [sp, #204]
  43ea50:	orr	w1, w0, #0x2
  43ea54:	str	w1, [sp, #204]
  43ea58:	tbz	w0, #0, 43fec8 <ferror@plt+0x3e188>
  43ea5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ea60:	add	x1, x1, #0x6c8
  43ea64:	mov	w2, #0x5                   	// #5
  43ea68:	mov	x0, #0x0                   	// #0
  43ea6c:	bl	401c70 <dcgettext@plt>
  43ea70:	bl	446368 <error@@Base>
  43ea74:	ldr	x0, [sp, #208]
  43ea78:	add	x3, sp, #0xcc
  43ea7c:	mov	x4, #0x0                   	// #0
  43ea80:	mov	w2, #0x1                   	// #1
  43ea84:	b	43e948 <ferror@plt+0x3cc08>
  43ea88:	mov	x1, x20
  43ea8c:	mov	w2, #0x0                   	// #0
  43ea90:	add	x4, sp, #0xcc
  43ea94:	add	x3, sp, #0xc8
  43ea98:	bl	42fb50 <ferror@plt+0x2de10>
  43ea9c:	mov	x28, x0
  43eaa0:	ldr	x1, [sp, #208]
  43eaa4:	tst	x0, #0xffffffff00000000
  43eaa8:	ldr	w2, [sp, #200]
  43eaac:	and	x0, x0, #0xffffffff
  43eab0:	str	x0, [sp, #104]
  43eab4:	add	x0, x1, x2
  43eab8:	str	x0, [sp, #208]
  43eabc:	b.eq	43fed4 <ferror@plt+0x3e194>  // b.none
  43eac0:	ldr	w0, [sp, #204]
  43eac4:	orr	w1, w0, #0x2
  43eac8:	str	w1, [sp, #204]
  43eacc:	tbz	w0, #0, 43fee0 <ferror@plt+0x3e1a0>
  43ead0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ead4:	add	x1, x1, #0x6c8
  43ead8:	mov	w2, #0x5                   	// #5
  43eadc:	mov	x0, #0x0                   	// #0
  43eae0:	bl	401c70 <dcgettext@plt>
  43eae4:	bl	446368 <error@@Base>
  43eae8:	ldr	x0, [sp, #208]
  43eaec:	mov	x1, x20
  43eaf0:	mov	w2, #0x0                   	// #0
  43eaf4:	add	x4, sp, #0xcc
  43eaf8:	add	x3, sp, #0xc8
  43eafc:	bl	42fb50 <ferror@plt+0x2de10>
  43eb00:	mov	x25, x0
  43eb04:	ldp	w2, w0, [sp, #200]
  43eb08:	ldr	x1, [sp, #208]
  43eb0c:	add	x1, x1, x2
  43eb10:	str	x1, [sp, #208]
  43eb14:	tbnz	w0, #0, 43ff10 <ferror@plt+0x3e1d0>
  43eb18:	tbnz	w0, #1, 440078 <ferror@plt+0x3e338>
  43eb1c:	adds	x1, x1, x25
  43eb20:	b.cs	43feec <ferror@plt+0x3e1ac>  // b.hs, b.nlast
  43eb24:	str	x1, [sp, #208]
  43eb28:	mov	w1, w28
  43eb2c:	mov	x0, x21
  43eb30:	bl	42c050 <ferror@plt+0x2a310>
  43eb34:	tbnz	w0, #31, 43e9ec <ferror@plt+0x3ccac>
  43eb38:	ldr	x0, [x21, #24]
  43eb3c:	mov	w1, #0x7                   	// #7
  43eb40:	ldr	x3, [sp, #104]
  43eb44:	ldr	x2, [sp, #208]
  43eb48:	strh	w1, [x0, x3, lsl #1]
  43eb4c:	b	43e7b0 <ferror@plt+0x3ca70>
  43eb50:	add	x3, sp, #0xcc
  43eb54:	mov	x4, #0x0                   	// #0
  43eb58:	mov	w2, #0x0                   	// #0
  43eb5c:	mov	x1, x20
  43eb60:	bl	42fb50 <ferror@plt+0x2de10>
  43eb64:	ldr	w5, [sp, #204]
  43eb68:	add	x3, sp, #0xcc
  43eb6c:	ldr	x0, [sp, #208]
  43eb70:	mov	x4, #0x0                   	// #0
  43eb74:	mov	w2, #0x1                   	// #1
  43eb78:	add	x0, x0, x5
  43eb7c:	mov	x1, x20
  43eb80:	str	x0, [sp, #208]
  43eb84:	bl	42fb50 <ferror@plt+0x2de10>
  43eb88:	ldr	x2, [sp, #208]
  43eb8c:	ldr	w0, [sp, #204]
  43eb90:	add	x2, x2, x0
  43eb94:	b	43e7b0 <ferror@plt+0x3ca70>
  43eb98:	mov	x1, x20
  43eb9c:	mov	w2, #0x0                   	// #0
  43eba0:	add	x4, sp, #0xcc
  43eba4:	add	x3, sp, #0xc8
  43eba8:	bl	42fb50 <ferror@plt+0x2de10>
  43ebac:	mov	x25, x0
  43ebb0:	ldp	w1, w0, [sp, #200]
  43ebb4:	ldr	x2, [sp, #208]
  43ebb8:	add	x2, x2, x1
  43ebbc:	str	x2, [sp, #208]
  43ebc0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ebc4:	add	x1, x1, #0x6c8
  43ebc8:	tbnz	w0, #0, 43ed14 <ferror@plt+0x3cfd4>
  43ebcc:	tbnz	w0, #1, 43ed0c <ferror@plt+0x3cfcc>
  43ebd0:	adds	x2, x2, x25
  43ebd4:	b.cc	43e7b0 <ferror@plt+0x3ca70>  // b.lo, b.ul, b.last
  43ebd8:	mov	w2, #0x5                   	// #5
  43ebdc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43ebe0:	mov	x0, #0x0                   	// #0
  43ebe4:	add	x1, x1, #0x270
  43ebe8:	bl	401c70 <dcgettext@plt>
  43ebec:	mov	x1, x25
  43ebf0:	bl	446940 <warn@@Base>
  43ebf4:	mov	x2, x19
  43ebf8:	b	43e7b0 <ferror@plt+0x3ca70>
  43ebfc:	add	x2, x2, #0x9
  43ec00:	b	43e7b0 <ferror@plt+0x3ca70>
  43ec04:	add	x3, sp, #0xcc
  43ec08:	mov	x1, x20
  43ec0c:	mov	w2, #0x0                   	// #0
  43ec10:	mov	x4, #0x0                   	// #0
  43ec14:	bl	42fb50 <ferror@plt+0x2de10>
  43ec18:	ldr	x2, [sp, #208]
  43ec1c:	mov	w1, w25
  43ec20:	ldr	w3, [sp, #204]
  43ec24:	mov	x0, x21
  43ec28:	add	x2, x2, x3
  43ec2c:	str	x2, [sp, #208]
  43ec30:	bl	42c050 <ferror@plt+0x2a310>
  43ec34:	tbnz	w0, #31, 43e9ec <ferror@plt+0x3ccac>
  43ec38:	ldr	x0, [x21, #24]
  43ec3c:	ubfiz	x25, x25, #1, #6
  43ec40:	mov	w1, #0x7                   	// #7
  43ec44:	ldr	x2, [sp, #208]
  43ec48:	strh	w1, [x0, x25]
  43ec4c:	b	43e7b0 <ferror@plt+0x3ca70>
  43ec50:	mov	w1, w25
  43ec54:	mov	x0, x21
  43ec58:	bl	42c050 <ferror@plt+0x2a310>
  43ec5c:	tbz	w0, #31, 43ec38 <ferror@plt+0x3cef8>
  43ec60:	ldr	x2, [sp, #208]
  43ec64:	b	43e7b0 <ferror@plt+0x3ca70>
  43ec68:	add	x3, sp, #0xcc
  43ec6c:	mov	x4, #0x0                   	// #0
  43ec70:	mov	w2, #0x0                   	// #0
  43ec74:	mov	x1, x20
  43ec78:	bl	42fb50 <ferror@plt+0x2de10>
  43ec7c:	ldr	w5, [sp, #204]
  43ec80:	add	x3, sp, #0xcc
  43ec84:	mov	x4, #0x0                   	// #0
  43ec88:	mov	w2, #0x0                   	// #0
  43ec8c:	ldr	x0, [sp, #208]
  43ec90:	b	43eb78 <ferror@plt+0x3ce38>
  43ec94:	add	x3, sp, #0xcc
  43ec98:	mov	x4, #0x0                   	// #0
  43ec9c:	mov	w2, #0x1                   	// #1
  43eca0:	b	43ea00 <ferror@plt+0x3ccc0>
  43eca4:	add	x2, x2, #0x5
  43eca8:	b	43e7b0 <ferror@plt+0x3ca70>
  43ecac:	add	x2, x2, #0x3
  43ecb0:	b	43e7b0 <ferror@plt+0x3ca70>
  43ecb4:	add	x2, x2, #0x2
  43ecb8:	b	43e7b0 <ferror@plt+0x3ca70>
  43ecbc:	add	x2, x0, w27, uxtw
  43ecc0:	b	43e7b0 <ferror@plt+0x3ca70>
  43ecc4:	ldr	x0, [sp, #176]
  43ecc8:	b	43e4b0 <ferror@plt+0x3c770>
  43eccc:	tbnz	w0, #0, 43e9c4 <ferror@plt+0x3cc84>
  43ecd0:	tbz	w0, #1, 43e9dc <ferror@plt+0x3cc9c>
  43ecd4:	nop
  43ecd8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ecdc:	add	x1, x1, #0x6e0
  43ece0:	mov	w2, #0x5                   	// #5
  43ece4:	mov	x0, #0x0                   	// #0
  43ece8:	bl	401c70 <dcgettext@plt>
  43ecec:	bl	446368 <error@@Base>
  43ecf0:	b	43e9dc <ferror@plt+0x3cc9c>
  43ecf4:	ldr	w1, [sp, #204]
  43ecf8:	tbnz	w1, #0, 43e920 <ferror@plt+0x3cbe0>
  43ecfc:	tbz	w1, #1, 43e93c <ferror@plt+0x3cbfc>
  43ed00:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ed04:	add	x1, x1, #0x6e0
  43ed08:	b	43e928 <ferror@plt+0x3cbe8>
  43ed0c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ed10:	add	x1, x1, #0x6e0
  43ed14:	mov	w2, #0x5                   	// #5
  43ed18:	mov	x0, #0x0                   	// #0
  43ed1c:	bl	401c70 <dcgettext@plt>
  43ed20:	bl	446368 <error@@Base>
  43ed24:	ldr	x2, [sp, #208]
  43ed28:	b	43ebd0 <ferror@plt+0x3ce90>
  43ed2c:	ldrh	w1, [x25, w2, uxtw #1]
  43ed30:	adr	x2, 43ed3c <ferror@plt+0x3cffc>
  43ed34:	add	x1, x2, w1, sxth #2
  43ed38:	br	x1
  43ed3c:	mov	x1, x20
  43ed40:	mov	w2, #0x0                   	// #0
  43ed44:	add	x4, sp, #0xcc
  43ed48:	add	x3, sp, #0xc8
  43ed4c:	bl	42fb50 <ferror@plt+0x2de10>
  43ed50:	mov	x22, x0
  43ed54:	ldp	w2, w0, [sp, #200]
  43ed58:	ldr	x1, [sp, #208]
  43ed5c:	add	x1, x1, x2
  43ed60:	str	x1, [sp, #208]
  43ed64:	tbnz	w0, #0, 440bec <ferror@plt+0x3eeac>
  43ed68:	tbnz	w0, #1, 440e18 <ferror@plt+0x3f0d8>
  43ed6c:	ldr	w0, [x21, #16]
  43ed70:	ldr	w1, [x26]
  43ed74:	cmp	w0, w28
  43ed78:	b.hi	4404f4 <ferror@plt+0x3e7b4>  // b.pmore
  43ed7c:	cbz	w1, 43ed8c <ferror@plt+0x3d04c>
  43ed80:	ldr	x0, [sp, #128]
  43ed84:	ldrb	w0, [x0]
  43ed88:	cbz	w0, 4404f8 <ferror@plt+0x3e7b8>
  43ed8c:	mov	w1, #0x0                   	// #0
  43ed90:	mov	w0, w28
  43ed94:	bl	42dd28 <ferror@plt+0x2bfe8>
  43ed98:	mov	x2, x0
  43ed9c:	ldrsw	x3, [x21, #52]
  43eda0:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43eda4:	ldr	x27, [sp, #128]
  43eda8:	add	x0, x0, #0x2e0
  43edac:	mul	x3, x3, x22
  43edb0:	mov	x1, x27
  43edb4:	bl	401cc0 <printf@plt>
  43edb8:	ldrb	w0, [x27]
  43edbc:	cbz	w0, 4404f8 <ferror@plt+0x3e7b8>
  43edc0:	mov	w3, #0x0                   	// #0
  43edc4:	ldr	x22, [sp, #208]
  43edc8:	cmp	x19, x22
  43edcc:	b.hi	43e838 <ferror@plt+0x3caf8>  // b.pmore
  43edd0:	ldr	w1, [x26]
  43edd4:	eor	w0, w3, #0x1
  43edd8:	and	w0, w0, #0x1
  43eddc:	cmp	w1, #0x0
  43ede0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43ede4:	b.eq	43e8a0 <ferror@plt+0x3cb60>  // b.none
  43ede8:	mov	x0, x21
  43edec:	add	x2, sp, #0xc0
  43edf0:	add	x1, sp, #0xc4
  43edf4:	bl	42ddd0 <ferror@plt+0x2c090>
  43edf8:	b	43e8a0 <ferror@plt+0x3cb60>
  43edfc:	ldr	w0, [x26]
  43ee00:	cbz	w0, 440520 <ferror@plt+0x3e7e0>
  43ee04:	add	x2, sp, #0xc0
  43ee08:	add	x1, sp, #0xc4
  43ee0c:	mov	x0, x21
  43ee10:	bl	42ddd0 <ferror@plt+0x2c090>
  43ee14:	ldr	w1, [x21, #48]
  43ee18:	mov	w3, #0x0                   	// #0
  43ee1c:	ldr	x0, [x21, #56]
  43ee20:	ldr	x22, [sp, #208]
  43ee24:	mul	w28, w28, w1
  43ee28:	add	x0, x0, x28
  43ee2c:	str	x0, [x21, #56]
  43ee30:	b	43e830 <ferror@plt+0x3caf0>
  43ee34:	mov	x1, x20
  43ee38:	mov	w2, #0x0                   	// #0
  43ee3c:	add	x4, sp, #0xcc
  43ee40:	add	x3, sp, #0xc8
  43ee44:	bl	42fb50 <ferror@plt+0x2de10>
  43ee48:	mov	x22, x0
  43ee4c:	ldr	x1, [sp, #208]
  43ee50:	tst	x0, #0xffffffff00000000
  43ee54:	ldr	w2, [sp, #200]
  43ee58:	and	x28, x0, #0xffffffff
  43ee5c:	add	x0, x1, x2
  43ee60:	str	x0, [sp, #208]
  43ee64:	b.eq	4408fc <ferror@plt+0x3ebbc>  // b.none
  43ee68:	ldr	w0, [sp, #204]
  43ee6c:	orr	w1, w0, #0x2
  43ee70:	str	w1, [sp, #204]
  43ee74:	tbz	w0, #0, 440908 <ferror@plt+0x3ebc8>
  43ee78:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ee7c:	add	x1, x1, #0x6c8
  43ee80:	mov	w2, #0x5                   	// #5
  43ee84:	mov	x0, #0x0                   	// #0
  43ee88:	bl	401c70 <dcgettext@plt>
  43ee8c:	bl	446368 <error@@Base>
  43ee90:	ldr	x0, [sp, #208]
  43ee94:	mov	x1, x20
  43ee98:	mov	w2, #0x1                   	// #1
  43ee9c:	add	x4, sp, #0xcc
  43eea0:	add	x3, sp, #0xc8
  43eea4:	bl	42fb50 <ferror@plt+0x2de10>
  43eea8:	mov	x27, x0
  43eeac:	ldp	w2, w0, [sp, #200]
  43eeb0:	ldr	x1, [sp, #208]
  43eeb4:	add	x1, x1, x2
  43eeb8:	str	x1, [sp, #208]
  43eebc:	tbnz	w0, #0, 440bb0 <ferror@plt+0x3ee70>
  43eec0:	tbnz	w0, #1, 440e6c <ferror@plt+0x3f12c>
  43eec4:	neg	x27, x27
  43eec8:	mov	w1, w22
  43eecc:	mov	x0, x21
  43eed0:	bl	42c050 <ferror@plt+0x2a310>
  43eed4:	tbnz	w0, #31, 440870 <ferror@plt+0x3eb30>
  43eed8:	ldr	w0, [x26]
  43eedc:	cbz	w0, 441040 <ferror@plt+0x3f300>
  43eee0:	ldr	x2, [x21, #24]
  43eee4:	mov	w4, #0x80                  	// #128
  43eee8:	ldr	w0, [x21, #52]
  43eeec:	mov	w3, #0x0                   	// #0
  43eef0:	ldr	x1, [x21, #32]
  43eef4:	strh	w4, [x2, x28, lsl #1]
  43eef8:	ldr	x22, [sp, #208]
  43eefc:	mul	w27, w0, w27
  43ef00:	str	w27, [x1, x28, lsl #2]
  43ef04:	b	43e830 <ferror@plt+0x3caf0>
  43ef08:	mov	x1, x20
  43ef0c:	mov	w2, #0x0                   	// #0
  43ef10:	add	x4, sp, #0xcc
  43ef14:	add	x3, sp, #0xc8
  43ef18:	bl	42fb50 <ferror@plt+0x2de10>
  43ef1c:	mov	x27, x0
  43ef20:	ldr	x1, [sp, #208]
  43ef24:	tst	x0, #0xffffffff00000000
  43ef28:	ldr	w2, [sp, #200]
  43ef2c:	and	x0, x0, #0xffffffff
  43ef30:	str	x0, [sp, #104]
  43ef34:	add	x0, x1, x2
  43ef38:	str	x0, [sp, #208]
  43ef3c:	b.eq	440980 <ferror@plt+0x3ec40>  // b.none
  43ef40:	ldr	w0, [sp, #204]
  43ef44:	orr	w1, w0, #0x2
  43ef48:	str	w1, [sp, #204]
  43ef4c:	tbz	w0, #0, 44098c <ferror@plt+0x3ec4c>
  43ef50:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ef54:	add	x1, x1, #0x6c8
  43ef58:	mov	w2, #0x5                   	// #5
  43ef5c:	mov	x0, #0x0                   	// #0
  43ef60:	bl	401c70 <dcgettext@plt>
  43ef64:	bl	446368 <error@@Base>
  43ef68:	ldr	x0, [sp, #208]
  43ef6c:	mov	x1, x20
  43ef70:	mov	w2, #0x0                   	// #0
  43ef74:	add	x4, sp, #0xcc
  43ef78:	add	x3, sp, #0xc8
  43ef7c:	bl	42fb50 <ferror@plt+0x2de10>
  43ef80:	mov	x28, x0
  43ef84:	ldp	w0, w2, [sp, #200]
  43ef88:	ldr	x1, [sp, #208]
  43ef8c:	add	x1, x1, x0
  43ef90:	str	x1, [sp, #208]
  43ef94:	tbnz	w2, #0, 440bcc <ferror@plt+0x3ee8c>
  43ef98:	tbnz	w2, #1, 440e88 <ferror@plt+0x3f148>
  43ef9c:	ldr	w0, [x21, #16]
  43efa0:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  43efa4:	add	x2, x2, #0xca8
  43efa8:	cmp	w0, w27
  43efac:	ldr	x0, [sp, #128]
  43efb0:	csel	x7, x2, x0, hi  // hi = pmore
  43efb4:	adds	x22, x1, x28
  43efb8:	ccmp	x19, x22, #0x0, cc  // cc = lo, ul, last
  43efbc:	ccmp	x19, x1, #0x0, cs  // cs = hs, nlast
  43efc0:	b.hi	440fec <ferror@plt+0x3f2ac>  // b.pmore
  43efc4:	mov	w3, #0x0                   	// #0
  43efc8:	mov	x1, x28
  43efcc:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43efd0:	add	x0, x0, #0x618
  43efd4:	str	w3, [sp, #104]
  43efd8:	bl	401cc0 <printf@plt>
  43efdc:	ldr	w3, [sp, #104]
  43efe0:	ldr	x22, [sp, #208]
  43efe4:	b	43e830 <ferror@plt+0x3caf0>
  43efe8:	mov	x1, x20
  43efec:	mov	w2, #0x0                   	// #0
  43eff0:	add	x4, sp, #0xcc
  43eff4:	add	x3, sp, #0xc8
  43eff8:	bl	42fb50 <ferror@plt+0x2de10>
  43effc:	mov	x22, x0
  43f000:	ldr	x1, [sp, #208]
  43f004:	tst	x0, #0xffffffff00000000
  43f008:	ldr	w2, [sp, #200]
  43f00c:	and	x28, x0, #0xffffffff
  43f010:	add	x0, x1, x2
  43f014:	str	x0, [sp, #208]
  43f018:	b.eq	440950 <ferror@plt+0x3ec10>  // b.none
  43f01c:	ldr	w0, [sp, #204]
  43f020:	orr	w1, w0, #0x2
  43f024:	str	w1, [sp, #204]
  43f028:	tbz	w0, #0, 44095c <ferror@plt+0x3ec1c>
  43f02c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f030:	add	x1, x1, #0x6c8
  43f034:	mov	w2, #0x5                   	// #5
  43f038:	mov	x0, #0x0                   	// #0
  43f03c:	bl	401c70 <dcgettext@plt>
  43f040:	bl	446368 <error@@Base>
  43f044:	ldr	x0, [sp, #208]
  43f048:	mov	x1, x20
  43f04c:	mov	w2, #0x1                   	// #1
  43f050:	add	x4, sp, #0xcc
  43f054:	add	x3, sp, #0xc8
  43f058:	bl	42fb50 <ferror@plt+0x2de10>
  43f05c:	mov	x27, x0
  43f060:	ldp	w2, w0, [sp, #200]
  43f064:	ldr	x1, [sp, #208]
  43f068:	add	x1, x1, x2
  43f06c:	str	x1, [sp, #208]
  43f070:	tbnz	w0, #0, 440b94 <ferror@plt+0x3ee54>
  43f074:	tbnz	w0, #1, 440dfc <ferror@plt+0x3f0bc>
  43f078:	mov	w1, w22
  43f07c:	mov	x0, x21
  43f080:	bl	42c050 <ferror@plt+0x2a310>
  43f084:	tbnz	w0, #31, 4408ac <ferror@plt+0x3eb6c>
  43f088:	ldr	w0, [x26]
  43f08c:	cbz	w0, 441070 <ferror@plt+0x3f330>
  43f090:	mov	w4, #0x14                  	// #20
  43f094:	ldr	x2, [x21, #24]
  43f098:	b	43eee8 <ferror@plt+0x3d1a8>
  43f09c:	ldr	w3, [x26]
  43f0a0:	cbz	w3, 440c24 <ferror@plt+0x3eee4>
  43f0a4:	mov	x22, x0
  43f0a8:	mov	w3, #0x0                   	// #0
  43f0ac:	b	43e830 <ferror@plt+0x3caf0>
  43f0b0:	add	x22, x22, #0x9
  43f0b4:	cmp	x19, x22
  43f0b8:	b.hi	4404d4 <ferror@plt+0x3e794>  // b.pmore
  43f0bc:	cmp	x0, x19
  43f0c0:	mov	x27, #0x0                   	// #0
  43f0c4:	b.cs	43f0d8 <ferror@plt+0x3d398>  // b.hs, b.nlast
  43f0c8:	sub	x1, x19, x0
  43f0cc:	sub	w2, w1, #0x1
  43f0d0:	cmp	w2, #0x7
  43f0d4:	b.ls	4404d8 <ferror@plt+0x3e798>  // b.plast
  43f0d8:	ldr	w1, [x26]
  43f0dc:	add	x0, x0, #0x8
  43f0e0:	str	x0, [sp, #208]
  43f0e4:	cbnz	w1, 43ff30 <ferror@plt+0x3e1f0>
  43f0e8:	ldr	w22, [x21, #48]
  43f0ec:	mov	x0, #0x0                   	// #0
  43f0f0:	ldrb	w2, [x21, #94]
  43f0f4:	ldr	x1, [x21, #56]
  43f0f8:	mul	x22, x22, x27
  43f0fc:	add	x1, x22, x1
  43f100:	bl	42c470 <ferror@plt+0x2a730>
  43f104:	mov	x1, x22
  43f108:	mov	x2, x0
  43f10c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f110:	add	x0, x0, #0x708
  43f114:	bl	401cc0 <printf@plt>
  43f118:	ldr	w0, [x21, #48]
  43f11c:	mov	w3, #0x0                   	// #0
  43f120:	ldr	x1, [x21, #56]
  43f124:	ldr	x22, [sp, #208]
  43f128:	madd	x0, x0, x27, x1
  43f12c:	str	x0, [x21, #56]
  43f130:	b	43e830 <ferror@plt+0x3caf0>
  43f134:	add	x22, x22, #0x2
  43f138:	cmp	x20, x22
  43f13c:	b.hi	44072c <ferror@plt+0x3e9ec>  // b.pmore
  43f140:	cmp	x0, x20
  43f144:	mov	x27, #0x0                   	// #0
  43f148:	b.cs	43f15c <ferror@plt+0x3d41c>  // b.hs, b.nlast
  43f14c:	sub	x1, x20, x0
  43f150:	sub	w2, w1, #0x1
  43f154:	cmp	w2, #0x7
  43f158:	b.ls	440730 <ferror@plt+0x3e9f0>  // b.plast
  43f15c:	ldr	w1, [x26]
  43f160:	add	x0, x0, #0x1
  43f164:	str	x0, [sp, #208]
  43f168:	cbnz	w1, 43ff30 <ferror@plt+0x3e1f0>
  43f16c:	ldr	w22, [x21, #48]
  43f170:	mov	x0, #0x0                   	// #0
  43f174:	ldrb	w2, [x21, #94]
  43f178:	ldr	x1, [x21, #56]
  43f17c:	mul	x22, x22, x27
  43f180:	add	x1, x22, x1
  43f184:	bl	42c470 <ferror@plt+0x2a730>
  43f188:	mov	x1, x22
  43f18c:	mov	x2, x0
  43f190:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f194:	add	x0, x0, #0x338
  43f198:	bl	401cc0 <printf@plt>
  43f19c:	b	43f118 <ferror@plt+0x3d3d8>
  43f1a0:	mov	x1, x20
  43f1a4:	mov	w2, #0x0                   	// #0
  43f1a8:	add	x4, sp, #0xcc
  43f1ac:	add	x3, sp, #0xc8
  43f1b0:	bl	42fb50 <ferror@plt+0x2de10>
  43f1b4:	tst	x0, #0xffffffff00000000
  43f1b8:	ldr	x1, [sp, #208]
  43f1bc:	ldr	w2, [sp, #200]
  43f1c0:	str	w0, [x21, #72]
  43f1c4:	add	x0, x1, x2
  43f1c8:	str	x0, [sp, #208]
  43f1cc:	b.eq	440968 <ferror@plt+0x3ec28>  // b.none
  43f1d0:	ldr	w0, [sp, #204]
  43f1d4:	orr	w1, w0, #0x2
  43f1d8:	str	w1, [sp, #204]
  43f1dc:	tbz	w0, #0, 440974 <ferror@plt+0x3ec34>
  43f1e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f1e4:	add	x1, x1, #0x6c8
  43f1e8:	mov	w2, #0x5                   	// #5
  43f1ec:	mov	x0, #0x0                   	// #0
  43f1f0:	bl	401c70 <dcgettext@plt>
  43f1f4:	bl	446368 <error@@Base>
  43f1f8:	ldr	x0, [sp, #208]
  43f1fc:	add	x3, sp, #0xc8
  43f200:	mov	x1, x20
  43f204:	mov	w2, #0x0                   	// #0
  43f208:	add	x4, sp, #0xcc
  43f20c:	bl	42fb50 <ferror@plt+0x2de10>
  43f210:	ldp	w3, w2, [sp, #200]
  43f214:	str	x0, [x21, #80]
  43f218:	ldr	x1, [sp, #208]
  43f21c:	add	x1, x1, x3
  43f220:	str	x1, [sp, #208]
  43f224:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f228:	add	x1, x1, #0x6c8
  43f22c:	tbnz	w2, #0, 4404bc <ferror@plt+0x3e77c>
  43f230:	tbnz	w2, #1, 4404b4 <ferror@plt+0x3e774>
  43f234:	ldrsw	x1, [x21, #52]
  43f238:	ldr	w3, [x26]
  43f23c:	strb	wzr, [x21, #93]
  43f240:	mul	x0, x1, x0
  43f244:	str	x0, [x21, #80]
  43f248:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43f24c:	ldr	w0, [x21, #72]
  43f250:	mov	w1, #0x0                   	// #0
  43f254:	str	w3, [sp, #104]
  43f258:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f25c:	mov	x1, x0
  43f260:	ldr	w2, [x21, #80]
  43f264:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f268:	add	x0, x0, #0x6c8
  43f26c:	bl	401cc0 <printf@plt>
  43f270:	ldr	w3, [sp, #104]
  43f274:	ldr	x22, [sp, #208]
  43f278:	b	43e830 <ferror@plt+0x3caf0>
  43f27c:	mov	x1, x20
  43f280:	mov	w2, #0x0                   	// #0
  43f284:	add	x4, sp, #0xcc
  43f288:	add	x3, sp, #0xc8
  43f28c:	bl	42fb50 <ferror@plt+0x2de10>
  43f290:	mov	x22, x0
  43f294:	ldr	x1, [sp, #208]
  43f298:	tst	x0, #0xffffffff00000000
  43f29c:	ldr	w2, [sp, #200]
  43f2a0:	and	x28, x0, #0xffffffff
  43f2a4:	add	x0, x1, x2
  43f2a8:	str	x0, [sp, #208]
  43f2ac:	b.eq	440938 <ferror@plt+0x3ebf8>  // b.none
  43f2b0:	ldr	w0, [sp, #204]
  43f2b4:	orr	w1, w0, #0x2
  43f2b8:	str	w1, [sp, #204]
  43f2bc:	tbz	w0, #0, 440944 <ferror@plt+0x3ec04>
  43f2c0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f2c4:	add	x1, x1, #0x6c8
  43f2c8:	mov	w2, #0x5                   	// #5
  43f2cc:	mov	x0, #0x0                   	// #0
  43f2d0:	bl	401c70 <dcgettext@plt>
  43f2d4:	bl	446368 <error@@Base>
  43f2d8:	ldr	x0, [sp, #208]
  43f2dc:	mov	x1, x20
  43f2e0:	mov	w2, #0x1                   	// #1
  43f2e4:	add	x4, sp, #0xcc
  43f2e8:	add	x3, sp, #0xc8
  43f2ec:	bl	42fb50 <ferror@plt+0x2de10>
  43f2f0:	mov	x27, x0
  43f2f4:	ldp	w2, w0, [sp, #200]
  43f2f8:	ldr	x1, [sp, #208]
  43f2fc:	add	x1, x1, x2
  43f300:	str	x1, [sp, #208]
  43f304:	tbnz	w0, #0, 440c08 <ferror@plt+0x3eec8>
  43f308:	tbnz	w0, #1, 440e34 <ferror@plt+0x3f0f4>
  43f30c:	mov	w1, w22
  43f310:	mov	x0, x21
  43f314:	bl	42c050 <ferror@plt+0x2a310>
  43f318:	tbnz	w0, #31, 440820 <ferror@plt+0x3eae0>
  43f31c:	ldr	w0, [x26]
  43f320:	cbnz	w0, 43eee0 <ferror@plt+0x3d1a0>
  43f324:	mov	w0, w22
  43f328:	mov	w1, #0x0                   	// #0
  43f32c:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f330:	mov	x2, x0
  43f334:	ldrsw	x3, [x21, #52]
  43f338:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  43f33c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f340:	add	x1, x1, #0xca8
  43f344:	add	x0, x0, #0x668
  43f348:	mul	x3, x3, x27
  43f34c:	bl	401cc0 <printf@plt>
  43f350:	b	43eee0 <ferror@plt+0x3d1a0>
  43f354:	mov	x1, x20
  43f358:	mov	w2, #0x0                   	// #0
  43f35c:	add	x4, sp, #0xcc
  43f360:	add	x3, sp, #0xc8
  43f364:	bl	42fb50 <ferror@plt+0x2de10>
  43f368:	mov	x27, x0
  43f36c:	ldr	x1, [sp, #208]
  43f370:	tst	x0, #0xffffffff00000000
  43f374:	ldr	w2, [sp, #200]
  43f378:	and	x0, x0, #0xffffffff
  43f37c:	str	x0, [sp, #104]
  43f380:	add	x0, x1, x2
  43f384:	str	x0, [sp, #208]
  43f388:	b.eq	440a64 <ferror@plt+0x3ed24>  // b.none
  43f38c:	ldr	w0, [sp, #204]
  43f390:	orr	w1, w0, #0x2
  43f394:	str	w1, [sp, #204]
  43f398:	tbz	w0, #0, 440a70 <ferror@plt+0x3ed30>
  43f39c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f3a0:	add	x1, x1, #0x6c8
  43f3a4:	mov	w2, #0x5                   	// #5
  43f3a8:	mov	x0, #0x0                   	// #0
  43f3ac:	bl	401c70 <dcgettext@plt>
  43f3b0:	bl	446368 <error@@Base>
  43f3b4:	ldr	x0, [sp, #208]
  43f3b8:	mov	x1, x20
  43f3bc:	mov	w2, #0x0                   	// #0
  43f3c0:	add	x4, sp, #0xcc
  43f3c4:	add	x3, sp, #0xc8
  43f3c8:	bl	42fb50 <ferror@plt+0x2de10>
  43f3cc:	mov	x28, x0
  43f3d0:	ldp	w0, w2, [sp, #200]
  43f3d4:	ldr	x1, [sp, #208]
  43f3d8:	add	x1, x1, x0
  43f3dc:	str	x1, [sp, #208]
  43f3e0:	tbnz	w2, #0, 440ab4 <ferror@plt+0x3ed74>
  43f3e4:	tbnz	w2, #1, 440d30 <ferror@plt+0x3eff0>
  43f3e8:	ldr	w0, [x21, #16]
  43f3ec:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  43f3f0:	add	x2, x2, #0xca8
  43f3f4:	cmp	w0, w27
  43f3f8:	ldr	x0, [sp, #128]
  43f3fc:	csel	x7, x2, x0, hi  // hi = pmore
  43f400:	adds	x22, x1, x28
  43f404:	ccmp	x19, x22, #0x0, cc  // cc = lo, ul, last
  43f408:	ccmp	x1, x19, #0x2, cs  // cs = hs, nlast
  43f40c:	b.cc	440eb0 <ferror@plt+0x3f170>  // b.lo, b.ul, b.last
  43f410:	mov	w3, #0x0                   	// #0
  43f414:	mov	w2, #0x5                   	// #5
  43f418:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43f41c:	mov	x0, #0x0                   	// #0
  43f420:	add	x1, x1, #0x5d0
  43f424:	str	w3, [sp, #104]
  43f428:	bl	401c70 <dcgettext@plt>
  43f42c:	mov	x1, x28
  43f430:	bl	401cc0 <printf@plt>
  43f434:	ldr	w3, [sp, #104]
  43f438:	ldr	x22, [sp, #208]
  43f43c:	b	43e830 <ferror@plt+0x3caf0>
  43f440:	mov	x1, x20
  43f444:	mov	w2, #0x0                   	// #0
  43f448:	add	x4, sp, #0xcc
  43f44c:	add	x3, sp, #0xc8
  43f450:	bl	42fb50 <ferror@plt+0x2de10>
  43f454:	ldr	x1, [sp, #208]
  43f458:	ldr	w2, [sp, #200]
  43f45c:	str	x0, [x21, #80]
  43f460:	ldr	w0, [sp, #204]
  43f464:	add	x1, x1, x2
  43f468:	str	x1, [sp, #208]
  43f46c:	tbnz	w0, #0, 440b4c <ferror@plt+0x3ee0c>
  43f470:	tbnz	w0, #1, 440e50 <ferror@plt+0x3f110>
  43f474:	ldr	w3, [x26]
  43f478:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43f47c:	ldr	w1, [x21, #80]
  43f480:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f484:	add	x0, x0, #0x550
  43f488:	str	w3, [sp, #104]
  43f48c:	bl	401cc0 <printf@plt>
  43f490:	ldr	w3, [sp, #104]
  43f494:	ldr	x22, [sp, #208]
  43f498:	b	43e830 <ferror@plt+0x3caf0>
  43f49c:	mov	x1, x20
  43f4a0:	mov	w2, #0x0                   	// #0
  43f4a4:	add	x4, sp, #0xcc
  43f4a8:	add	x3, sp, #0xc8
  43f4ac:	bl	42fb50 <ferror@plt+0x2de10>
  43f4b0:	tst	x0, #0xffffffff00000000
  43f4b4:	ldr	x1, [sp, #208]
  43f4b8:	ldr	w2, [sp, #200]
  43f4bc:	str	w0, [x21, #72]
  43f4c0:	add	x0, x1, x2
  43f4c4:	str	x0, [sp, #208]
  43f4c8:	b.eq	440a4c <ferror@plt+0x3ed0c>  // b.none
  43f4cc:	ldr	w0, [sp, #204]
  43f4d0:	orr	w1, w0, #0x2
  43f4d4:	str	w1, [sp, #204]
  43f4d8:	tbz	w0, #0, 440a58 <ferror@plt+0x3ed18>
  43f4dc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f4e0:	add	x1, x1, #0x6c8
  43f4e4:	mov	w2, #0x5                   	// #5
  43f4e8:	mov	x0, #0x0                   	// #0
  43f4ec:	bl	401c70 <dcgettext@plt>
  43f4f0:	bl	446368 <error@@Base>
  43f4f4:	ldr	x0, [sp, #208]
  43f4f8:	add	x3, sp, #0xc8
  43f4fc:	mov	x1, x20
  43f500:	mov	w2, #0x0                   	// #0
  43f504:	add	x4, sp, #0xcc
  43f508:	bl	42fb50 <ferror@plt+0x2de10>
  43f50c:	ldp	w3, w2, [sp, #200]
  43f510:	str	x0, [x21, #80]
  43f514:	ldr	x1, [sp, #208]
  43f518:	add	x1, x1, x3
  43f51c:	str	x1, [sp, #208]
  43f520:	tbnz	w2, #0, 440b14 <ferror@plt+0x3edd4>
  43f524:	tbnz	w2, #1, 440d8c <ferror@plt+0x3f04c>
  43f528:	ldr	w3, [x26]
  43f52c:	strb	wzr, [x21, #93]
  43f530:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43f534:	ldr	w0, [x21, #72]
  43f538:	mov	w1, #0x0                   	// #0
  43f53c:	str	w3, [sp, #104]
  43f540:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f544:	mov	x1, x0
  43f548:	ldr	w2, [x21, #80]
  43f54c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f550:	add	x0, x0, #0x510
  43f554:	bl	401cc0 <printf@plt>
  43f558:	ldr	w3, [sp, #104]
  43f55c:	ldr	x22, [sp, #208]
  43f560:	b	43e830 <ferror@plt+0x3caf0>
  43f564:	ldr	w0, [x26]
  43f568:	cbz	w0, 440ad4 <ferror@plt+0x3ed94>
  43f56c:	ldr	x0, [sp, #160]
  43f570:	cbz	x0, 440af0 <ferror@plt+0x3edb0>
  43f574:	ldr	x4, [sp, #160]
  43f578:	mov	x0, x21
  43f57c:	ldr	w1, [x4, #88]
  43f580:	ldr	w3, [x4, #72]
  43f584:	ldr	x2, [x4, #80]
  43f588:	ldr	x22, [x4]
  43f58c:	str	w3, [x21, #72]
  43f590:	str	x2, [x21, #80]
  43f594:	str	w1, [x21, #88]
  43f598:	ldrb	w1, [x4, #93]
  43f59c:	strb	w1, [x21, #93]
  43f5a0:	ldr	w1, [x4, #16]
  43f5a4:	sub	w1, w1, #0x1
  43f5a8:	bl	42c050 <ferror@plt+0x2a310>
  43f5ac:	tbnz	w0, #31, 440d3c <ferror@plt+0x3effc>
  43f5b0:	ldr	x27, [sp, #160]
  43f5b4:	mov	w3, #0x0                   	// #0
  43f5b8:	ldr	x0, [x21, #24]
  43f5bc:	str	w3, [sp, #104]
  43f5c0:	ldr	x1, [x27, #24]
  43f5c4:	ldr	w2, [x27, #16]
  43f5c8:	lsl	x2, x2, #1
  43f5cc:	bl	4018d0 <memcpy@plt>
  43f5d0:	ldr	x1, [x27, #32]
  43f5d4:	ldr	x0, [x21, #32]
  43f5d8:	ldr	w2, [x27, #16]
  43f5dc:	lsl	x2, x2, #2
  43f5e0:	bl	4018d0 <memcpy@plt>
  43f5e4:	ldr	x0, [x27, #24]
  43f5e8:	bl	401bc0 <free@plt>
  43f5ec:	ldr	x0, [x27, #32]
  43f5f0:	bl	401bc0 <free@plt>
  43f5f4:	str	x22, [sp, #160]
  43f5f8:	mov	x0, x27
  43f5fc:	bl	401bc0 <free@plt>
  43f600:	ldr	w3, [sp, #104]
  43f604:	ldr	x22, [sp, #208]
  43f608:	b	43e830 <ferror@plt+0x3caf0>
  43f60c:	mov	x1, x20
  43f610:	mov	w2, #0x0                   	// #0
  43f614:	add	x4, sp, #0xcc
  43f618:	add	x3, sp, #0xc8
  43f61c:	bl	42fb50 <ferror@plt+0x2de10>
  43f620:	tst	x0, #0xffffffff00000000
  43f624:	ldr	x1, [sp, #208]
  43f628:	ldr	w2, [sp, #200]
  43f62c:	str	w0, [x21, #72]
  43f630:	add	x1, x1, x2
  43f634:	str	x1, [sp, #208]
  43f638:	ldr	w0, [sp, #204]
  43f63c:	b.eq	440a28 <ferror@plt+0x3ece8>  // b.none
  43f640:	orr	w1, w0, #0x2
  43f644:	str	w1, [sp, #204]
  43f648:	tbz	w0, #0, 440a30 <ferror@plt+0x3ecf0>
  43f64c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f650:	add	x1, x1, #0x6c8
  43f654:	mov	w2, #0x5                   	// #5
  43f658:	mov	x0, #0x0                   	// #0
  43f65c:	bl	401c70 <dcgettext@plt>
  43f660:	bl	446368 <error@@Base>
  43f664:	ldr	w3, [x26]
  43f668:	strb	wzr, [x21, #93]
  43f66c:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43f670:	ldr	w0, [x21, #72]
  43f674:	mov	w1, #0x0                   	// #0
  43f678:	str	w3, [sp, #104]
  43f67c:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f680:	mov	x1, x0
  43f684:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f688:	add	x0, x0, #0x530
  43f68c:	bl	401cc0 <printf@plt>
  43f690:	ldr	w3, [sp, #104]
  43f694:	ldr	x22, [sp, #208]
  43f698:	b	43e830 <ferror@plt+0x3caf0>
  43f69c:	ldr	w0, [x21, #16]
  43f6a0:	ldr	w1, [x26]
  43f6a4:	cmp	w0, w28
  43f6a8:	b.hi	440600 <ferror@plt+0x3e8c0>  // b.pmore
  43f6ac:	cbz	w1, 43f6bc <ferror@plt+0x3d97c>
  43f6b0:	ldr	x0, [sp, #128]
  43f6b4:	ldrb	w0, [x0]
  43f6b8:	cbz	w0, 440604 <ferror@plt+0x3e8c4>
  43f6bc:	mov	w1, #0x0                   	// #0
  43f6c0:	mov	w0, w28
  43f6c4:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f6c8:	mov	x2, x0
  43f6cc:	ldr	x22, [sp, #128]
  43f6d0:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f6d4:	add	x0, x0, #0x308
  43f6d8:	mov	x1, x22
  43f6dc:	bl	401cc0 <printf@plt>
  43f6e0:	ldrb	w0, [x22]
  43f6e4:	cbz	w0, 440604 <ferror@plt+0x3e8c4>
  43f6e8:	mov	w3, #0x0                   	// #0
  43f6ec:	b	43edc4 <ferror@plt+0x3d084>
  43f6f0:	ldrb	w1, [x21, #92]
  43f6f4:	mov	x4, x19
  43f6f8:	ldr	x0, [sp, #168]
  43f6fc:	add	x3, x0, #0x28
  43f700:	add	x2, x0, #0x20
  43f704:	add	x0, sp, #0xd0
  43f708:	bl	42e760 <ferror@plt+0x2ca20>
  43f70c:	ldr	w1, [x26]
  43f710:	mov	x22, x0
  43f714:	cbz	w1, 440708 <ferror@plt+0x3e9c8>
  43f718:	add	x2, sp, #0xc0
  43f71c:	add	x1, sp, #0xc4
  43f720:	mov	x0, x21
  43f724:	bl	42ddd0 <ferror@plt+0x2c090>
  43f728:	mov	w3, #0x0                   	// #0
  43f72c:	str	x22, [x21, #56]
  43f730:	ldr	x22, [sp, #208]
  43f734:	b	43e830 <ferror@plt+0x3caf0>
  43f738:	mov	x1, x20
  43f73c:	mov	w2, #0x0                   	// #0
  43f740:	add	x4, sp, #0xcc
  43f744:	add	x3, sp, #0xc8
  43f748:	bl	42fb50 <ferror@plt+0x2de10>
  43f74c:	mov	x28, x0
  43f750:	ldr	x1, [sp, #208]
  43f754:	tst	x0, #0xffffffff00000000
  43f758:	ldr	w2, [sp, #200]
  43f75c:	and	x27, x0, #0xffffffff
  43f760:	add	x0, x1, x2
  43f764:	str	x0, [sp, #208]
  43f768:	b.eq	440998 <ferror@plt+0x3ec58>  // b.none
  43f76c:	ldr	w0, [sp, #204]
  43f770:	orr	w1, w0, #0x2
  43f774:	str	w1, [sp, #204]
  43f778:	tbz	w0, #0, 4409a4 <ferror@plt+0x3ec64>
  43f77c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f780:	add	x1, x1, #0x6c8
  43f784:	mov	w2, #0x5                   	// #5
  43f788:	mov	x0, #0x0                   	// #0
  43f78c:	bl	401c70 <dcgettext@plt>
  43f790:	bl	446368 <error@@Base>
  43f794:	ldr	x0, [sp, #208]
  43f798:	mov	x1, x20
  43f79c:	mov	w2, #0x0                   	// #0
  43f7a0:	add	x4, sp, #0xcc
  43f7a4:	add	x3, sp, #0xc8
  43f7a8:	bl	42fb50 <ferror@plt+0x2de10>
  43f7ac:	mov	x22, x0
  43f7b0:	ldp	w2, w0, [sp, #200]
  43f7b4:	ldr	x1, [sp, #208]
  43f7b8:	add	x1, x1, x2
  43f7bc:	str	x1, [sp, #208]
  43f7c0:	tbnz	w0, #0, 440a7c <ferror@plt+0x3ed3c>
  43f7c4:	tbnz	w0, #1, 440da8 <ferror@plt+0x3f068>
  43f7c8:	ldr	w0, [x21, #16]
  43f7cc:	ldr	w1, [x26]
  43f7d0:	cmp	w0, w28
  43f7d4:	b.hi	4407b4 <ferror@plt+0x3ea74>  // b.pmore
  43f7d8:	cbz	w1, 43f7e8 <ferror@plt+0x3daa8>
  43f7dc:	ldr	x0, [sp, #128]
  43f7e0:	ldrb	w0, [x0]
  43f7e4:	cbz	w0, 43f81c <ferror@plt+0x3dadc>
  43f7e8:	mov	w0, w28
  43f7ec:	mov	w1, #0x0                   	// #0
  43f7f0:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f7f4:	mov	x2, x0
  43f7f8:	ldrsw	x3, [x21, #52]
  43f7fc:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f800:	ldr	x28, [sp, #128]
  43f804:	add	x0, x0, #0x3e0
  43f808:	mul	x3, x3, x22
  43f80c:	mov	x1, x28
  43f810:	bl	401cc0 <printf@plt>
  43f814:	ldrb	w0, [x28]
  43f818:	cbnz	w0, 43edc0 <ferror@plt+0x3d080>
  43f81c:	ldrsw	x0, [x21, #52]
  43f820:	mov	w4, #0x14                  	// #20
  43f824:	b	440560 <ferror@plt+0x3e820>
  43f828:	ldr	w0, [x26]
  43f82c:	cbz	w0, 440b68 <ferror@plt+0x3ee28>
  43f830:	mov	x0, #0x60                  	// #96
  43f834:	bl	44a820 <warn@@Base+0x3ee0>
  43f838:	mov	x22, x0
  43f83c:	ldr	w3, [x21, #72]
  43f840:	ldr	w0, [x21, #88]
  43f844:	mov	x1, #0x2                   	// #2
  43f848:	ldr	x2, [x21, #80]
  43f84c:	str	w3, [x22, #72]
  43f850:	str	x2, [x22, #80]
  43f854:	mov	w3, #0x0                   	// #0
  43f858:	str	w0, [x22, #88]
  43f85c:	str	w3, [sp, #104]
  43f860:	ldrb	w0, [x21, #93]
  43f864:	strb	w0, [x22, #93]
  43f868:	ldr	w0, [x21, #16]
  43f86c:	str	w0, [x22, #16]
  43f870:	mov	w0, w0
  43f874:	bl	43e1a8 <ferror@plt+0x3c468>
  43f878:	mov	x2, x0
  43f87c:	ldr	w0, [x22, #16]
  43f880:	mov	x1, #0x4                   	// #4
  43f884:	str	x2, [x22, #24]
  43f888:	bl	43e1a8 <ferror@plt+0x3c468>
  43f88c:	ldr	x1, [x21, #24]
  43f890:	str	x0, [x22, #32]
  43f894:	ldr	x0, [x22, #24]
  43f898:	ldr	w2, [x22, #16]
  43f89c:	lsl	x2, x2, #1
  43f8a0:	bl	4018d0 <memcpy@plt>
  43f8a4:	ldr	x0, [x22, #32]
  43f8a8:	ldr	x1, [x21, #32]
  43f8ac:	ldr	w2, [x22, #16]
  43f8b0:	lsl	x2, x2, #2
  43f8b4:	bl	4018d0 <memcpy@plt>
  43f8b8:	ldr	x0, [sp, #160]
  43f8bc:	str	x0, [x22]
  43f8c0:	ldr	w3, [sp, #104]
  43f8c4:	str	x22, [sp, #160]
  43f8c8:	ldr	x22, [sp, #208]
  43f8cc:	b	43e830 <ferror@plt+0x3caf0>
  43f8d0:	mov	x1, x20
  43f8d4:	mov	w2, #0x0                   	// #0
  43f8d8:	add	x4, sp, #0xcc
  43f8dc:	add	x3, sp, #0xc8
  43f8e0:	bl	42fb50 <ferror@plt+0x2de10>
  43f8e4:	mov	x22, x0
  43f8e8:	ldr	x1, [sp, #208]
  43f8ec:	tst	x0, #0xffffffff00000000
  43f8f0:	ldr	w2, [sp, #200]
  43f8f4:	and	x28, x0, #0xffffffff
  43f8f8:	add	x0, x1, x2
  43f8fc:	str	x0, [sp, #208]
  43f900:	b.eq	4409b0 <ferror@plt+0x3ec70>  // b.none
  43f904:	ldr	w0, [sp, #204]
  43f908:	orr	w1, w0, #0x2
  43f90c:	str	w1, [sp, #204]
  43f910:	tbz	w0, #0, 4409bc <ferror@plt+0x3ec7c>
  43f914:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43f918:	add	x1, x1, #0x6c8
  43f91c:	mov	w2, #0x5                   	// #5
  43f920:	mov	x0, #0x0                   	// #0
  43f924:	bl	401c70 <dcgettext@plt>
  43f928:	bl	446368 <error@@Base>
  43f92c:	ldr	x0, [sp, #208]
  43f930:	add	x3, sp, #0xc8
  43f934:	mov	x1, x20
  43f938:	mov	w2, #0x0                   	// #0
  43f93c:	add	x4, sp, #0xcc
  43f940:	bl	42fb50 <ferror@plt+0x2de10>
  43f944:	ldp	w3, w2, [sp, #200]
  43f948:	mov	x27, x0
  43f94c:	ldr	x1, [sp, #208]
  43f950:	add	x1, x1, x3
  43f954:	str	x1, [sp, #208]
  43f958:	tbnz	w2, #0, 440b78 <ferror@plt+0x3ee38>
  43f95c:	tbnz	w2, #1, 440de0 <ferror@plt+0x3f0a0>
  43f960:	ldr	w1, [x21, #16]
  43f964:	ldr	w0, [x26]
  43f968:	cmp	w1, w22
  43f96c:	b.hi	4405e0 <ferror@plt+0x3e8a0>  // b.pmore
  43f970:	cbz	w0, 43f980 <ferror@plt+0x3dc40>
  43f974:	ldr	x0, [sp, #128]
  43f978:	ldrb	w0, [x0]
  43f97c:	cbz	w0, 4405e4 <ferror@plt+0x3e8a4>
  43f980:	mov	w0, w22
  43f984:	mov	w1, #0x0                   	// #0
  43f988:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f98c:	mov	x2, x0
  43f990:	ldr	x22, [sp, #128]
  43f994:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43f998:	add	x0, x0, #0x470
  43f99c:	mov	x1, x22
  43f9a0:	bl	401cc0 <printf@plt>
  43f9a4:	mov	w1, #0x0                   	// #0
  43f9a8:	mov	w0, w27
  43f9ac:	bl	42dd28 <ferror@plt+0x2bfe8>
  43f9b0:	bl	401b70 <puts@plt>
  43f9b4:	ldrb	w0, [x22]
  43f9b8:	cbz	w0, 4405e4 <ferror@plt+0x3e8a4>
  43f9bc:	mov	w3, #0x0                   	// #0
  43f9c0:	b	43edc4 <ferror@plt+0x3d084>
  43f9c4:	mov	x1, x20
  43f9c8:	mov	w2, #0x0                   	// #0
  43f9cc:	add	x4, sp, #0xcc
  43f9d0:	add	x3, sp, #0xc8
  43f9d4:	bl	42fb50 <ferror@plt+0x2de10>
  43f9d8:	mov	x22, x0
  43f9dc:	tst	x0, #0xffffffff00000000
  43f9e0:	and	x27, x0, #0xffffffff
  43f9e4:	ldp	w2, w0, [sp, #200]
  43f9e8:	ldr	x1, [sp, #208]
  43f9ec:	add	x1, x1, x2
  43f9f0:	str	x1, [sp, #208]
  43f9f4:	b.eq	440a04 <ferror@plt+0x3ecc4>  // b.none
  43f9f8:	orr	w1, w0, #0x2
  43f9fc:	str	w1, [sp, #204]
  43fa00:	tbz	w0, #0, 440a0c <ferror@plt+0x3eccc>
  43fa04:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fa08:	add	x1, x1, #0x6c8
  43fa0c:	mov	w2, #0x5                   	// #5
  43fa10:	mov	x0, #0x0                   	// #0
  43fa14:	bl	401c70 <dcgettext@plt>
  43fa18:	bl	446368 <error@@Base>
  43fa1c:	ldr	w0, [x21, #16]
  43fa20:	ldr	w1, [x26]
  43fa24:	cmp	w0, w22
  43fa28:	b.hi	440780 <ferror@plt+0x3ea40>  // b.pmore
  43fa2c:	cbz	w1, 43fa3c <ferror@plt+0x3dcfc>
  43fa30:	ldr	x0, [sp, #128]
  43fa34:	ldrb	w0, [x0]
  43fa38:	cbz	w0, 43fa68 <ferror@plt+0x3dd28>
  43fa3c:	mov	w0, w22
  43fa40:	mov	w1, #0x0                   	// #0
  43fa44:	bl	42dd28 <ferror@plt+0x2bfe8>
  43fa48:	mov	x2, x0
  43fa4c:	ldr	x22, [sp, #128]
  43fa50:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fa54:	add	x0, x0, #0x450
  43fa58:	mov	x1, x22
  43fa5c:	bl	401cc0 <printf@plt>
  43fa60:	ldrb	w0, [x22]
  43fa64:	cbnz	w0, 43edc0 <ferror@plt+0x3d080>
  43fa68:	mov	w2, #0x8                   	// #8
  43fa6c:	ldr	x1, [x21, #24]
  43fa70:	b	4405c8 <ferror@plt+0x3e888>
  43fa74:	mov	x1, x20
  43fa78:	mov	w2, #0x0                   	// #0
  43fa7c:	add	x4, sp, #0xcc
  43fa80:	add	x3, sp, #0xc8
  43fa84:	bl	42fb50 <ferror@plt+0x2de10>
  43fa88:	mov	x22, x0
  43fa8c:	tst	x0, #0xffffffff00000000
  43fa90:	and	x27, x0, #0xffffffff
  43fa94:	ldp	w2, w0, [sp, #200]
  43fa98:	ldr	x1, [sp, #208]
  43fa9c:	add	x1, x1, x2
  43faa0:	str	x1, [sp, #208]
  43faa4:	b.eq	4409e0 <ferror@plt+0x3eca0>  // b.none
  43faa8:	orr	w1, w0, #0x2
  43faac:	str	w1, [sp, #204]
  43fab0:	tbz	w0, #0, 4409e8 <ferror@plt+0x3eca8>
  43fab4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fab8:	add	x1, x1, #0x6c8
  43fabc:	mov	w2, #0x5                   	// #5
  43fac0:	mov	x0, #0x0                   	// #0
  43fac4:	bl	401c70 <dcgettext@plt>
  43fac8:	bl	446368 <error@@Base>
  43facc:	ldr	w0, [x21, #16]
  43fad0:	ldr	w1, [x26]
  43fad4:	cmp	w0, w22
  43fad8:	b.hi	4405bc <ferror@plt+0x3e87c>  // b.pmore
  43fadc:	cbz	w1, 43faec <ferror@plt+0x3ddac>
  43fae0:	ldr	x0, [sp, #128]
  43fae4:	ldrb	w0, [x0]
  43fae8:	cbz	w0, 4405c0 <ferror@plt+0x3e880>
  43faec:	mov	w0, w22
  43faf0:	mov	w1, #0x0                   	// #0
  43faf4:	bl	42dd28 <ferror@plt+0x2bfe8>
  43faf8:	mov	x2, x0
  43fafc:	ldr	x22, [sp, #128]
  43fb00:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fb04:	add	x0, x0, #0x430
  43fb08:	mov	x1, x22
  43fb0c:	bl	401cc0 <printf@plt>
  43fb10:	ldrb	w0, [x22]
  43fb14:	cbz	w0, 4405c0 <ferror@plt+0x3e880>
  43fb18:	mov	w3, #0x0                   	// #0
  43fb1c:	b	43edc4 <ferror@plt+0x3d084>
  43fb20:	mov	x1, x20
  43fb24:	mov	w2, #0x0                   	// #0
  43fb28:	add	x4, sp, #0xcc
  43fb2c:	add	x3, sp, #0xc8
  43fb30:	bl	42fb50 <ferror@plt+0x2de10>
  43fb34:	mov	x22, x0
  43fb38:	tst	x0, #0xffffffff00000000
  43fb3c:	and	x27, x0, #0xffffffff
  43fb40:	ldp	w2, w0, [sp, #200]
  43fb44:	ldr	x1, [sp, #208]
  43fb48:	add	x1, x1, x2
  43fb4c:	str	x1, [sp, #208]
  43fb50:	b.eq	440914 <ferror@plt+0x3ebd4>  // b.none
  43fb54:	orr	w1, w0, #0x2
  43fb58:	str	w1, [sp, #204]
  43fb5c:	tbz	w0, #0, 44091c <ferror@plt+0x3ebdc>
  43fb60:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fb64:	add	x1, x1, #0x6c8
  43fb68:	mov	w2, #0x5                   	// #5
  43fb6c:	mov	x0, #0x0                   	// #0
  43fb70:	bl	401c70 <dcgettext@plt>
  43fb74:	bl	446368 <error@@Base>
  43fb78:	ldr	w0, [x21, #16]
  43fb7c:	ldr	w1, [x26]
  43fb80:	cmp	w0, w22
  43fb84:	b.hi	44074c <ferror@plt+0x3ea0c>  // b.pmore
  43fb88:	cbz	w1, 43fb98 <ferror@plt+0x3de58>
  43fb8c:	ldr	x0, [sp, #128]
  43fb90:	ldrb	w0, [x0]
  43fb94:	cbz	w0, 440750 <ferror@plt+0x3ea10>
  43fb98:	mov	w1, #0x0                   	// #0
  43fb9c:	mov	w0, w22
  43fba0:	bl	42dd28 <ferror@plt+0x2bfe8>
  43fba4:	mov	x2, x0
  43fba8:	ldr	x28, [sp, #128]
  43fbac:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fbb0:	add	x0, x0, #0x408
  43fbb4:	mov	x1, x28
  43fbb8:	bl	401cc0 <printf@plt>
  43fbbc:	ldrb	w0, [x28]
  43fbc0:	cbz	w0, 440750 <ferror@plt+0x3ea10>
  43fbc4:	mov	w3, #0x0                   	// #0
  43fbc8:	b	43edc4 <ferror@plt+0x3d084>
  43fbcc:	mov	x1, x20
  43fbd0:	mov	w2, #0x0                   	// #0
  43fbd4:	add	x4, sp, #0xcc
  43fbd8:	add	x3, sp, #0xc8
  43fbdc:	bl	42fb50 <ferror@plt+0x2de10>
  43fbe0:	mov	x28, x0
  43fbe4:	ldr	x1, [sp, #208]
  43fbe8:	tst	x0, #0xffffffff00000000
  43fbec:	ldr	w2, [sp, #200]
  43fbf0:	and	x27, x0, #0xffffffff
  43fbf4:	add	x0, x1, x2
  43fbf8:	str	x0, [sp, #208]
  43fbfc:	b.eq	4409c8 <ferror@plt+0x3ec88>  // b.none
  43fc00:	ldr	w0, [sp, #204]
  43fc04:	orr	w1, w0, #0x2
  43fc08:	str	w1, [sp, #204]
  43fc0c:	tbz	w0, #0, 4409d4 <ferror@plt+0x3ec94>
  43fc10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fc14:	add	x1, x1, #0x6c8
  43fc18:	mov	w2, #0x5                   	// #5
  43fc1c:	mov	x0, #0x0                   	// #0
  43fc20:	bl	401c70 <dcgettext@plt>
  43fc24:	bl	446368 <error@@Base>
  43fc28:	ldr	x0, [sp, #208]
  43fc2c:	mov	x1, x20
  43fc30:	mov	w2, #0x0                   	// #0
  43fc34:	add	x4, sp, #0xcc
  43fc38:	add	x3, sp, #0xc8
  43fc3c:	bl	42fb50 <ferror@plt+0x2de10>
  43fc40:	mov	x22, x0
  43fc44:	ldp	w2, w0, [sp, #200]
  43fc48:	ldr	x1, [sp, #208]
  43fc4c:	add	x1, x1, x2
  43fc50:	str	x1, [sp, #208]
  43fc54:	tbnz	w0, #0, 440a98 <ferror@plt+0x3ed58>
  43fc58:	tbnz	w0, #1, 440d70 <ferror@plt+0x3f030>
  43fc5c:	ldr	w0, [x21, #16]
  43fc60:	ldr	w1, [x26]
  43fc64:	cmp	w0, w28
  43fc68:	b.hi	440554 <ferror@plt+0x3e814>  // b.pmore
  43fc6c:	cbz	w1, 43fc7c <ferror@plt+0x3df3c>
  43fc70:	ldr	x0, [sp, #128]
  43fc74:	ldrb	w0, [x0]
  43fc78:	cbz	w0, 440558 <ferror@plt+0x3e818>
  43fc7c:	mov	w0, w28
  43fc80:	mov	w1, #0x0                   	// #0
  43fc84:	bl	42dd28 <ferror@plt+0x2bfe8>
  43fc88:	mov	x2, x0
  43fc8c:	ldrsw	x3, [x21, #52]
  43fc90:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fc94:	ldr	x28, [sp, #128]
  43fc98:	add	x0, x0, #0x3b0
  43fc9c:	mul	x3, x3, x22
  43fca0:	mov	x1, x28
  43fca4:	bl	401cc0 <printf@plt>
  43fca8:	ldrb	w0, [x28]
  43fcac:	cbz	w0, 440558 <ferror@plt+0x3e818>
  43fcb0:	mov	w3, #0x0                   	// #0
  43fcb4:	b	43edc4 <ferror@plt+0x3d084>
  43fcb8:	add	x22, x22, #0x5
  43fcbc:	cmp	x19, x22
  43fcc0:	b.hi	44059c <ferror@plt+0x3e85c>  // b.pmore
  43fcc4:	cmp	x0, x19
  43fcc8:	mov	x27, #0x0                   	// #0
  43fccc:	b.cs	43fce0 <ferror@plt+0x3dfa0>  // b.hs, b.nlast
  43fcd0:	sub	x1, x19, x0
  43fcd4:	sub	w2, w1, #0x1
  43fcd8:	cmp	w2, #0x7
  43fcdc:	b.ls	4405a0 <ferror@plt+0x3e860>  // b.plast
  43fce0:	ldr	w1, [x26]
  43fce4:	add	x0, x0, #0x4
  43fce8:	str	x0, [sp, #208]
  43fcec:	cbnz	w1, 43ff30 <ferror@plt+0x3e1f0>
  43fcf0:	ldr	w22, [x21, #48]
  43fcf4:	mov	x0, #0x0                   	// #0
  43fcf8:	ldrb	w2, [x21, #94]
  43fcfc:	ldr	x1, [x21, #56]
  43fd00:	mul	x22, x22, x27
  43fd04:	add	x1, x22, x1
  43fd08:	bl	42c470 <ferror@plt+0x2a730>
  43fd0c:	mov	x1, x22
  43fd10:	mov	x2, x0
  43fd14:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fd18:	add	x0, x0, #0x388
  43fd1c:	bl	401cc0 <printf@plt>
  43fd20:	b	43f118 <ferror@plt+0x3d3d8>
  43fd24:	add	x22, x22, #0x3
  43fd28:	cmp	x19, x22
  43fd2c:	b.hi	44057c <ferror@plt+0x3e83c>  // b.pmore
  43fd30:	cmp	x0, x19
  43fd34:	mov	x27, #0x0                   	// #0
  43fd38:	b.cs	43fd4c <ferror@plt+0x3e00c>  // b.hs, b.nlast
  43fd3c:	sub	x1, x19, x0
  43fd40:	sub	w2, w1, #0x1
  43fd44:	cmp	w2, #0x7
  43fd48:	b.ls	440580 <ferror@plt+0x3e840>  // b.plast
  43fd4c:	ldr	w1, [x26]
  43fd50:	add	x0, x0, #0x2
  43fd54:	str	x0, [sp, #208]
  43fd58:	cbnz	w1, 43ff30 <ferror@plt+0x3e1f0>
  43fd5c:	ldr	w22, [x21, #48]
  43fd60:	mov	x0, #0x0                   	// #0
  43fd64:	ldrb	w2, [x21, #94]
  43fd68:	ldr	x1, [x21, #56]
  43fd6c:	mul	x22, x22, x27
  43fd70:	add	x1, x22, x1
  43fd74:	bl	42c470 <ferror@plt+0x2a730>
  43fd78:	mov	x1, x22
  43fd7c:	mov	x2, x0
  43fd80:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fd84:	add	x0, x0, #0x360
  43fd88:	bl	401cc0 <printf@plt>
  43fd8c:	b	43f118 <ferror@plt+0x3d3d8>
  43fd90:	mov	x1, x20
  43fd94:	add	x4, sp, #0xcc
  43fd98:	add	x3, sp, #0xc8
  43fd9c:	mov	w2, #0x0                   	// #0
  43fda0:	bl	42fb50 <ferror@plt+0x2de10>
  43fda4:	mov	x27, x0
  43fda8:	ldp	w1, w0, [sp, #200]
  43fdac:	ldr	x22, [sp, #208]
  43fdb0:	add	x22, x22, x1
  43fdb4:	str	x22, [sp, #208]
  43fdb8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fdbc:	add	x1, x1, #0x6c8
  43fdc0:	tbnz	w0, #0, 44049c <ferror@plt+0x3e75c>
  43fdc4:	tbnz	w0, #1, 440494 <ferror@plt+0x3e754>
  43fdc8:	cmp	x19, x22
  43fdcc:	b.ls	440344 <ferror@plt+0x3e604>  // b.plast
  43fdd0:	sub	x0, x19, x22
  43fdd4:	cmp	x0, x27
  43fdd8:	b.cc	440344 <ferror@plt+0x3e604>  // b.lo, b.ul, b.last
  43fddc:	ldr	w0, [x26]
  43fde0:	cbz	w0, 4411a8 <ferror@plt+0x3f468>
  43fde4:	add	x22, x22, x27
  43fde8:	mov	w0, #0x1                   	// #1
  43fdec:	mov	w3, #0x0                   	// #0
  43fdf0:	strb	w0, [x21, #93]
  43fdf4:	str	x22, [sp, #208]
  43fdf8:	b	43e830 <ferror@plt+0x3caf0>
  43fdfc:	mov	x1, x20
  43fe00:	mov	w2, #0x0                   	// #0
  43fe04:	add	x4, sp, #0xcc
  43fe08:	add	x3, sp, #0xc8
  43fe0c:	bl	42fb50 <ferror@plt+0x2de10>
  43fe10:	mov	x22, x0
  43fe14:	ldp	w2, w0, [sp, #200]
  43fe18:	ldr	x1, [sp, #208]
  43fe1c:	add	x1, x1, x2
  43fe20:	str	x1, [sp, #208]
  43fe24:	tbnz	w0, #0, 440c40 <ferror@plt+0x3ef00>
  43fe28:	tbnz	w0, #1, 440dc4 <ferror@plt+0x3f084>
  43fe2c:	ldr	w3, [x26]
  43fe30:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43fe34:	mov	x1, x22
  43fe38:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fe3c:	add	x0, x0, #0x750
  43fe40:	str	w3, [sp, #104]
  43fe44:	bl	401cc0 <printf@plt>
  43fe48:	ldr	w3, [sp, #104]
  43fe4c:	ldr	x22, [sp, #208]
  43fe50:	b	43e830 <ferror@plt+0x3caf0>
  43fe54:	add	x3, sp, #0xc8
  43fe58:	mov	x1, x20
  43fe5c:	mov	w2, #0x0                   	// #0
  43fe60:	add	x4, sp, #0xcc
  43fe64:	bl	42fb50 <ferror@plt+0x2de10>
  43fe68:	ldp	w3, w2, [sp, #200]
  43fe6c:	str	x0, [x21, #80]
  43fe70:	ldr	x1, [sp, #208]
  43fe74:	add	x1, x1, x3
  43fe78:	str	x1, [sp, #208]
  43fe7c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fe80:	add	x1, x1, #0x6c8
  43fe84:	tbnz	w2, #0, 44047c <ferror@plt+0x3e73c>
  43fe88:	tbnz	w2, #1, 440474 <ferror@plt+0x3e734>
  43fe8c:	ldrsw	x1, [x21, #52]
  43fe90:	ldr	w3, [x26]
  43fe94:	mul	x1, x1, x0
  43fe98:	str	x1, [x21, #80]
  43fe9c:	cbnz	w3, 43edc0 <ferror@plt+0x3d080>
  43fea0:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  43fea4:	add	x0, x0, #0x6e8
  43fea8:	str	w3, [sp, #104]
  43feac:	bl	401cc0 <printf@plt>
  43feb0:	ldr	w3, [sp, #104]
  43feb4:	ldr	x22, [sp, #208]
  43feb8:	b	43e830 <ferror@plt+0x3caf0>
  43febc:	ldr	w1, [sp, #204]
  43fec0:	tbnz	w1, #0, 43ea5c <ferror@plt+0x3cd1c>
  43fec4:	tbz	w1, #1, 43ea78 <ferror@plt+0x3cd38>
  43fec8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fecc:	add	x1, x1, #0x6e0
  43fed0:	b	43ea64 <ferror@plt+0x3cd24>
  43fed4:	ldr	w1, [sp, #204]
  43fed8:	tbnz	w1, #0, 43ead0 <ferror@plt+0x3cd90>
  43fedc:	tbz	w1, #1, 43eaec <ferror@plt+0x3cdac>
  43fee0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43fee4:	add	x1, x1, #0x6e0
  43fee8:	b	43ead8 <ferror@plt+0x3cd98>
  43feec:	mov	w2, #0x5                   	// #5
  43fef0:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  43fef4:	mov	x0, #0x0                   	// #0
  43fef8:	add	x1, x1, #0x298
  43fefc:	bl	401c70 <dcgettext@plt>
  43ff00:	mov	x1, x25
  43ff04:	bl	446940 <warn@@Base>
  43ff08:	str	x19, [sp, #208]
  43ff0c:	b	43eb28 <ferror@plt+0x3cde8>
  43ff10:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  43ff14:	add	x1, x1, #0x6c8
  43ff18:	mov	w2, #0x5                   	// #5
  43ff1c:	mov	x0, #0x0                   	// #0
  43ff20:	bl	401c70 <dcgettext@plt>
  43ff24:	bl	446368 <error@@Base>
  43ff28:	ldr	x1, [sp, #208]
  43ff2c:	b	43eb1c <ferror@plt+0x3cddc>
  43ff30:	add	x2, sp, #0xc0
  43ff34:	add	x1, sp, #0xc4
  43ff38:	mov	x0, x21
  43ff3c:	bl	42ddd0 <ferror@plt+0x2c090>
  43ff40:	b	43f118 <ferror@plt+0x3d3d8>
  43ff44:	mov	w1, w26
  43ff48:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  43ff4c:	ldr	x2, [x2, #672]
  43ff50:	blr	x2
  43ff54:	mov	x25, x0
  43ff58:	ldr	x24, [sp, #208]
  43ff5c:	ldr	w1, [sp, #156]
  43ff60:	add	x0, x24, x21
  43ff64:	str	x0, [sp, #208]
  43ff68:	cbz	w1, 4400bc <ferror@plt+0x3e37c>
  43ff6c:	cmp	w26, #0x4
  43ff70:	mov	x1, #0xffffffff            	// #4294967295
  43ff74:	ccmp	x25, x1, #0x0, eq  // eq = none
  43ff78:	b.ne	44080c <ferror@plt+0x3eacc>  // b.any
  43ff7c:	mov	x25, x1
  43ff80:	str	xzr, [sp, #216]
  43ff84:	cmp	x0, x20
  43ff88:	b.cs	43e7ec <ferror@plt+0x3caac>  // b.hs, b.nlast
  43ff8c:	add	x5, sp, #0xe0
  43ff90:	add	x4, sp, #0xe8
  43ff94:	add	x3, sp, #0xcc
  43ff98:	add	x2, sp, #0xd8
  43ff9c:	mov	x1, x20
  43ffa0:	bl	432cc8 <ferror@plt+0x30f88>
  43ffa4:	ldr	x21, [sp, #216]
  43ffa8:	str	x0, [sp, #208]
  43ffac:	cbz	x21, 43e330 <ferror@plt+0x3c5f0>
  43ffb0:	ldr	w1, [sp, #192]
  43ffb4:	mov	x0, x21
  43ffb8:	ldr	x3, [sp, #176]
  43ffbc:	cmp	w1, #0x0
  43ffc0:	ldr	w2, [x21, #88]
  43ffc4:	stp	x3, x28, [x21]
  43ffc8:	cset	w3, ne  // ne = any
  43ffcc:	sub	w1, w1, w3
  43ffd0:	cmp	w2, w1
  43ffd4:	csel	w1, w2, w1, cs  // cs = hs, nlast
  43ffd8:	bl	42c050 <ferror@plt+0x2a310>
  43ffdc:	tbnz	w0, #31, 441324 <ferror@plt+0x3f5e4>
  43ffe0:	ldrb	w0, [x21, #92]
  43ffe4:	cbz	w0, 4406f4 <ferror@plt+0x3e9b4>
  43ffe8:	and	w0, w0, #0x7
  43ffec:	sub	w0, w0, #0x2
  43fff0:	cmp	w0, #0x2
  43fff4:	b.hi	440d18 <ferror@plt+0x3efd8>  // b.pmore
  43fff8:	adrp	x1, 484000 <warn@@Base+0x3d6c0>
  43fffc:	add	x1, x1, #0x998
  440000:	add	x1, x1, #0xa00
  440004:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440008:	add	x2, x2, #0x26c
  44000c:	str	x2, [sp, #112]
  440010:	ldr	w27, [x1, w0, uxtw #2]
  440014:	ldr	x0, [sp, #120]
  440018:	sub	x1, x28, x0
  44001c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440020:	add	x0, x0, #0x90
  440024:	bl	401cc0 <printf@plt>
  440028:	ldrb	w1, [x21, #94]
  44002c:	mov	x0, x22
  440030:	bl	42c788 <ferror@plt+0x2aa48>
  440034:	mov	w1, w26
  440038:	mov	x0, x25
  44003c:	bl	42c788 <ferror@plt+0x2aa48>
  440040:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440044:	add	x26, x0, #0x288
  440048:	ldr	w0, [x0, #648]
  44004c:	cbz	w0, 440670 <ferror@plt+0x3e930>
  440050:	ldp	w2, w3, [x21, #48]
  440054:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440058:	ldr	w4, [x21, #88]
  44005c:	add	x0, x0, #0x98
  440060:	ldr	x1, [x21, #40]
  440064:	bl	401cc0 <printf@plt>
  440068:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  44006c:	add	x24, x24, #0x6a8
  440070:	str	x21, [sp, #176]
  440074:	b	43e7a4 <ferror@plt+0x3ca64>
  440078:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44007c:	add	x1, x1, #0x6e0
  440080:	b	43ff18 <ferror@plt+0x3e1d8>
  440084:	ldr	x0, [sp, #184]
  440088:	str	x0, [sp, #216]
  44008c:	cbz	x0, 440378 <ferror@plt+0x3e638>
  440090:	mov	w2, #0x0                   	// #0
  440094:	b	4400a4 <ferror@plt+0x3e364>
  440098:	ldr	x0, [x0]
  44009c:	mov	w2, #0x1                   	// #1
  4400a0:	cbz	x0, 440374 <ferror@plt+0x3e634>
  4400a4:	ldr	x1, [x0, #8]
  4400a8:	cmp	x1, x24
  4400ac:	b.ne	440098 <ferror@plt+0x3e358>  // b.any
  4400b0:	cbnz	w2, 43e4ac <ferror@plt+0x3c76c>
  4400b4:	ldr	x0, [sp, #184]
  4400b8:	b	43e4b0 <ferror@plt+0x3c770>
  4400bc:	cbz	x25, 43ff80 <ferror@plt+0x3e240>
  4400c0:	lsl	w2, w26, #3
  4400c4:	mov	x1, #0x1                   	// #1
  4400c8:	sub	w2, w2, #0x1
  4400cc:	lsl	x1, x1, x2
  4400d0:	sub	x24, x1, #0x4
  4400d4:	eor	x1, x25, x1
  4400d8:	sub	x1, x24, x1
  4400dc:	add	x24, x0, x1
  4400e0:	b	43e474 <ferror@plt+0x3c734>
  4400e4:	sub	w1, w20, w0
  4400e8:	cmp	x20, x0
  4400ec:	b.hi	43e6b0 <ferror@plt+0x3c970>  // b.pmore
  4400f0:	ldr	x1, [sp, #216]
  4400f4:	add	x0, x0, x28
  4400f8:	str	x0, [sp, #208]
  4400fc:	str	xzr, [x24, #2888]
  440100:	ldr	x1, [x1, #40]
  440104:	ldrb	w1, [x1]
  440108:	cmp	w1, #0x7a
  44010c:	b.ne	43e6f0 <ferror@plt+0x3c9b0>  // b.any
  440110:	add	x4, sp, #0xcc
  440114:	add	x3, sp, #0xc8
  440118:	mov	x1, x20
  44011c:	mov	w2, #0x0                   	// #0
  440120:	bl	42fb50 <ferror@plt+0x2de10>
  440124:	mov	x2, x0
  440128:	ldp	w4, w3, [sp, #200]
  44012c:	str	x2, [sp, #232]
  440130:	ldr	x1, [sp, #208]
  440134:	add	x0, x1, x4
  440138:	str	x0, [sp, #208]
  44013c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440140:	add	x1, x1, #0x6c8
  440144:	tbnz	w3, #0, 440c64 <ferror@plt+0x3ef24>
  440148:	tbnz	w3, #1, 440c5c <ferror@plt+0x3ef1c>
  44014c:	str	x0, [sp, #224]
  440150:	sub	x1, x20, x0
  440154:	cmp	x1, x2
  440158:	b.cc	440c8c <ferror@plt+0x3ef4c>  // b.lo, b.ul, b.last
  44015c:	add	x0, x0, x2
  440160:	str	x0, [sp, #208]
  440164:	b	43e6f0 <ferror@plt+0x3c9b0>
  440168:	add	x2, x2, #0xc
  44016c:	cmp	x20, x2
  440170:	b.hi	440454 <ferror@plt+0x3e714>  // b.pmore
  440174:	cmp	x0, x20
  440178:	b.cs	44018c <ferror@plt+0x3e44c>  // b.hs, b.nlast
  44017c:	sub	x1, x20, x0
  440180:	sub	w2, w1, #0x1
  440184:	cmp	w2, #0x7
  440188:	b.ls	440458 <ferror@plt+0x3e718>  // b.plast
  44018c:	mov	x19, #0xc                   	// #12
  440190:	mov	x22, #0x0                   	// #0
  440194:	add	x19, x28, x19
  440198:	mov	x21, #0x8                   	// #8
  44019c:	add	x0, x0, x21
  4401a0:	str	x0, [sp, #208]
  4401a4:	cmp	x20, x19
  4401a8:	mov	w26, w21
  4401ac:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  4401b0:	b.cs	43e438 <ferror@plt+0x3c6f8>  // b.hs, b.nlast
  4401b4:	mov	w2, w26
  4401b8:	mov	x1, x22
  4401bc:	mov	x0, #0x0                   	// #0
  4401c0:	bl	42c470 <ferror@plt+0x2a730>
  4401c4:	adrp	x2, 481000 <warn@@Base+0x3a6c0>
  4401c8:	mov	x1, x0
  4401cc:	add	x0, x2, #0x68
  4401d0:	mov	x19, x20
  4401d4:	ldr	x2, [sp, #120]
  4401d8:	sub	x2, x28, x2
  4401dc:	bl	446940 <warn@@Base>
  4401e0:	ldr	x0, [sp, #208]
  4401e4:	b	43e438 <ferror@plt+0x3c6f8>
  4401e8:	ldr	x1, [sp, #144]
  4401ec:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4401f0:	add	x0, x0, #0x260
  4401f4:	bl	401cc0 <printf@plt>
  4401f8:	b	43e744 <ferror@plt+0x3ca04>
  4401fc:	mov	x3, x28
  440200:	mov	w4, #0x5                   	// #5
  440204:	adrp	x2, 47c000 <warn@@Base+0x356c0>
  440208:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  44020c:	add	x2, x2, #0x2d8
  440210:	add	x1, x1, #0x328
  440214:	mov	x0, #0x0                   	// #0
  440218:	bl	401c20 <dcngettext@plt>
  44021c:	mov	w1, w27
  440220:	mov	w2, #0x8                   	// #8
  440224:	bl	446368 <error@@Base>
  440228:	ldr	x0, [sp, #208]
  44022c:	add	x1, x0, #0x8
  440230:	cmp	x20, x1
  440234:	b.ls	4400e4 <ferror@plt+0x3e3a4>  // b.plast
  440238:	mov	w1, #0x8                   	// #8
  44023c:	b	43e6bc <ferror@plt+0x3c97c>
  440240:	str	xzr, [sp, #216]
  440244:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  440248:	add	x24, x24, #0x6a8
  44024c:	add	x0, x24, #0xb08
  440250:	stp	xzr, xzr, [x0]
  440254:	stp	xzr, xzr, [x0, #16]
  440258:	stp	xzr, xzr, [x0, #32]
  44025c:	stp	xzr, xzr, [x0, #48]
  440260:	stp	xzr, xzr, [x0, #64]
  440264:	stp	xzr, xzr, [x0, #80]
  440268:	mov	w2, w26
  44026c:	ldr	x0, [sp, #120]
  440270:	mov	x1, x25
  440274:	sub	x0, x28, x0
  440278:	mov	x21, x0
  44027c:	mov	x0, #0x0                   	// #0
  440280:	str	x21, [sp, #104]
  440284:	bl	42c470 <ferror@plt+0x2a730>
  440288:	mov	x2, x21
  44028c:	mov	x1, x0
  440290:	add	x21, x24, #0xb08
  440294:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440298:	add	x0, x0, #0x1d8
  44029c:	bl	446940 <warn@@Base>
  4402a0:	mov	x0, #0x2                   	// #2
  4402a4:	str	wzr, [x21, #16]
  4402a8:	bl	44a820 <warn@@Base+0x3ee0>
  4402ac:	mov	x1, x0
  4402b0:	mov	x0, #0x4                   	// #4
  4402b4:	str	x1, [x21, #24]
  4402b8:	bl	44a820 <warn@@Base+0x3ee0>
  4402bc:	mov	x2, x0
  4402c0:	ldr	w1, [sp, #192]
  4402c4:	mov	x0, x21
  4402c8:	str	x2, [x21, #32]
  4402cc:	cmp	w1, #0x0
  4402d0:	cset	w2, ne  // ne = any
  4402d4:	sub	w1, w1, w2
  4402d8:	bl	42c050 <ferror@plt+0x2a310>
  4402dc:	tbnz	w0, #31, 44129c <ferror@plt+0x3f55c>
  4402e0:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4402e4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4402e8:	ldr	w27, [sp, #152]
  4402ec:	add	x2, x2, #0x26c
  4402f0:	ldr	w1, [x0, #620]
  4402f4:	adrp	x0, 47b000 <warn@@Base+0x346c0>
  4402f8:	add	x0, x0, #0xca8
  4402fc:	str	x0, [x21, #40]
  440300:	strb	wzr, [x21, #92]
  440304:	strb	w1, [x21, #94]
  440308:	strb	wzr, [x21, #95]
  44030c:	str	x2, [sp, #112]
  440310:	str	xzr, [sp, #144]
  440314:	str	x21, [sp, #216]
  440318:	b	43e664 <ferror@plt+0x3c924>
  44031c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440320:	ldr	x2, [x2, #672]
  440324:	blr	x2
  440328:	mov	x1, x0
  44032c:	str	x1, [sp, #144]
  440330:	ldr	x0, [sp, #208]
  440334:	b	43e658 <ferror@plt+0x3c918>
  440338:	ldr	x0, [sp, #112]
  44033c:	ldr	w27, [x0]
  440340:	b	43e5e8 <ferror@plt+0x3c8a8>
  440344:	mov	w3, #0x0                   	// #0
  440348:	mov	w2, #0x5                   	// #5
  44034c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  440350:	mov	x0, #0x0                   	// #0
  440354:	add	x1, x1, #0x580
  440358:	str	w3, [sp, #104]
  44035c:	bl	401c70 <dcgettext@plt>
  440360:	mov	x1, x27
  440364:	bl	401cc0 <printf@plt>
  440368:	ldr	w3, [sp, #104]
  44036c:	ldr	x22, [sp, #208]
  440370:	b	43e830 <ferror@plt+0x3caf0>
  440374:	str	xzr, [sp, #216]
  440378:	add	x21, x24, #0x4
  44037c:	mov	w1, #0x4                   	// #4
  440380:	cmp	x21, x20
  440384:	b.cs	440e94 <ferror@plt+0x3f154>  // b.hs, b.nlast
  440388:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44038c:	mov	w27, #0x4                   	// #4
  440390:	ldr	x2, [x0, #672]
  440394:	mov	x0, x24
  440398:	blr	x2
  44039c:	mov	x22, x0
  4403a0:	mov	x0, #0xffffffff            	// #4294967295
  4403a4:	cmp	x22, x0
  4403a8:	b.eq	4403fc <ferror@plt+0x3e6bc>  // b.none
  4403ac:	cbz	x22, 4411a0 <ferror@plt+0x3f460>
  4403b0:	add	x2, x21, w27, uxtw
  4403b4:	cmp	x2, x20
  4403b8:	b.cc	441170 <ferror@plt+0x3f430>  // b.lo, b.ul, b.last
  4403bc:	cmp	x21, x20
  4403c0:	b.cs	4403d4 <ferror@plt+0x3e694>  // b.hs, b.nlast
  4403c4:	sub	x1, x20, x21
  4403c8:	sub	w0, w1, #0x1
  4403cc:	cmp	w0, #0x7
  4403d0:	b.ls	441174 <ferror@plt+0x3f434>  // b.plast
  4403d4:	ldr	w0, [sp, #156]
  4403d8:	cbnz	w0, 4411a0 <ferror@plt+0x3f460>
  4403dc:	str	xzr, [sp, #216]
  4403e0:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4403e4:	add	x1, x1, #0x1a0
  4403e8:	mov	w2, #0x5                   	// #5
  4403ec:	mov	x0, #0x0                   	// #0
  4403f0:	bl	401c70 <dcgettext@plt>
  4403f4:	bl	446940 <warn@@Base>
  4403f8:	b	43e330 <ferror@plt+0x3c5f0>
  4403fc:	add	x2, x24, #0xc
  440400:	cmp	x2, x20
  440404:	b.cc	4412d0 <ferror@plt+0x3f590>  // b.lo, b.ul, b.last
  440408:	cmp	x21, x20
  44040c:	b.cc	441310 <ferror@plt+0x3f5d0>  // b.lo, b.ul, b.last
  440410:	ldr	x0, [sp, #216]
  440414:	mov	x22, #0x0                   	// #0
  440418:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  44041c:	add	x24, x24, #0x6a8
  440420:	add	x1, x24, #0xb08
  440424:	stp	xzr, xzr, [x1]
  440428:	stp	xzr, xzr, [x1, #16]
  44042c:	stp	xzr, xzr, [x1, #32]
  440430:	stp	xzr, xzr, [x1, #48]
  440434:	stp	xzr, xzr, [x1, #64]
  440438:	stp	xzr, xzr, [x1, #80]
  44043c:	cbz	x0, 440268 <ferror@plt+0x3e528>
  440440:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440444:	ldr	w27, [sp, #152]
  440448:	add	x1, x1, #0x26c
  44044c:	str	x1, [sp, #112]
  440450:	b	43e4e4 <ferror@plt+0x3c7a4>
  440454:	mov	w1, #0x8                   	// #8
  440458:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44045c:	ldr	x2, [x2, #672]
  440460:	blr	x2
  440464:	mov	x22, x0
  440468:	add	x19, x0, #0xc
  44046c:	ldr	x0, [sp, #208]
  440470:	b	440194 <ferror@plt+0x3e454>
  440474:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440478:	add	x1, x1, #0x6e0
  44047c:	mov	w2, #0x5                   	// #5
  440480:	mov	x0, #0x0                   	// #0
  440484:	bl	401c70 <dcgettext@plt>
  440488:	bl	446368 <error@@Base>
  44048c:	ldr	x0, [x21, #80]
  440490:	b	43fe8c <ferror@plt+0x3e14c>
  440494:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440498:	add	x1, x1, #0x6e0
  44049c:	mov	w2, #0x5                   	// #5
  4404a0:	mov	x0, #0x0                   	// #0
  4404a4:	bl	401c70 <dcgettext@plt>
  4404a8:	bl	446368 <error@@Base>
  4404ac:	ldr	x22, [sp, #208]
  4404b0:	b	43fdc8 <ferror@plt+0x3e088>
  4404b4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4404b8:	add	x1, x1, #0x6e0
  4404bc:	mov	w2, #0x5                   	// #5
  4404c0:	mov	x0, #0x0                   	// #0
  4404c4:	bl	401c70 <dcgettext@plt>
  4404c8:	bl	446368 <error@@Base>
  4404cc:	ldr	x0, [x21, #80]
  4404d0:	b	43f234 <ferror@plt+0x3d4f4>
  4404d4:	mov	w1, #0x8                   	// #8
  4404d8:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4404dc:	add	x2, x2, #0x2a0
  4404e0:	ldr	x2, [x2]
  4404e4:	blr	x2
  4404e8:	mov	x27, x0
  4404ec:	ldr	x0, [sp, #208]
  4404f0:	b	43f0d8 <ferror@plt+0x3d398>
  4404f4:	cbz	w1, 440fbc <ferror@plt+0x3f27c>
  4404f8:	ldp	x3, x1, [x21, #24]
  4404fc:	ubfiz	x2, x28, #1, #6
  440500:	ldrsw	x0, [x21, #52]
  440504:	mov	w4, #0x80                  	// #128
  440508:	strh	w4, [x3, x2]
  44050c:	mov	w3, #0x0                   	// #0
  440510:	mul	w22, w0, w22
  440514:	str	w22, [x1, x28, lsl #2]
  440518:	ldr	x22, [sp, #208]
  44051c:	b	43e830 <ferror@plt+0x3caf0>
  440520:	ldr	w22, [x21, #48]
  440524:	mov	x0, #0x0                   	// #0
  440528:	ldrb	w2, [x21, #94]
  44052c:	ldr	x1, [x21, #56]
  440530:	mul	w22, w28, w22
  440534:	add	x1, x1, w22, uxtw
  440538:	bl	42c470 <ferror@plt+0x2a730>
  44053c:	mov	w1, w22
  440540:	mov	x2, x0
  440544:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440548:	add	x0, x0, #0x2c0
  44054c:	bl	401cc0 <printf@plt>
  440550:	b	43ee14 <ferror@plt+0x3d0d4>
  440554:	cbz	w1, 441010 <ferror@plt+0x3f2d0>
  440558:	ldrsw	x0, [x21, #52]
  44055c:	mov	w4, #0x80                  	// #128
  440560:	ldp	x2, x1, [x21, #24]
  440564:	mul	w0, w0, w22
  440568:	strh	w4, [x2, x27, lsl #1]
  44056c:	mov	w3, #0x0                   	// #0
  440570:	ldr	x22, [sp, #208]
  440574:	str	w0, [x1, x27, lsl #2]
  440578:	b	43e830 <ferror@plt+0x3caf0>
  44057c:	mov	w1, #0x2                   	// #2
  440580:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440584:	add	x2, x2, #0x2a0
  440588:	ldr	x2, [x2]
  44058c:	blr	x2
  440590:	mov	x27, x0
  440594:	ldr	x0, [sp, #208]
  440598:	b	43fd4c <ferror@plt+0x3e00c>
  44059c:	mov	w1, #0x4                   	// #4
  4405a0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4405a4:	add	x2, x2, #0x2a0
  4405a8:	ldr	x2, [x2]
  4405ac:	blr	x2
  4405b0:	mov	x27, x0
  4405b4:	ldr	x0, [sp, #208]
  4405b8:	b	43fce0 <ferror@plt+0x3dfa0>
  4405bc:	cbz	w1, 440f5c <ferror@plt+0x3f21c>
  4405c0:	ldr	x1, [x21, #24]
  4405c4:	mov	w2, #0x7                   	// #7
  4405c8:	ldr	x0, [x21, #32]
  4405cc:	strh	w2, [x1, x27, lsl #1]
  4405d0:	mov	w3, #0x0                   	// #0
  4405d4:	ldr	x22, [sp, #208]
  4405d8:	str	wzr, [x0, x27, lsl #2]
  4405dc:	b	43e830 <ferror@plt+0x3caf0>
  4405e0:	cbz	w0, 440f84 <ferror@plt+0x3f244>
  4405e4:	ldp	x1, x0, [x21, #24]
  4405e8:	mov	w2, #0x9                   	// #9
  4405ec:	strh	w2, [x1, x28, lsl #1]
  4405f0:	mov	w3, #0x0                   	// #0
  4405f4:	ldr	x22, [sp, #208]
  4405f8:	str	w27, [x0, x28, lsl #2]
  4405fc:	b	43e830 <ferror@plt+0x3caf0>
  440600:	cbz	w1, 440f04 <ferror@plt+0x3f1c4>
  440604:	ldr	x0, [sp, #216]
  440608:	mov	w1, w28
  44060c:	ubfiz	x2, x28, #1, #6
  440610:	ldr	w3, [x0, #16]
  440614:	cmp	w3, w28
  440618:	b.ls	440cdc <ferror@plt+0x3ef9c>  // b.plast
  44061c:	ldr	w3, [x26]
  440620:	ldr	x4, [x0, #24]
  440624:	ldrsh	w4, [x4, x2]
  440628:	cbz	w3, 440634 <ferror@plt+0x3e8f4>
  44062c:	cmn	w4, #0x1
  440630:	b.eq	440cdc <ferror@plt+0x3ef9c>  // b.none
  440634:	ldr	x5, [x0, #32]
  440638:	mov	w3, #0x0                   	// #0
  44063c:	ldp	x6, x0, [x21, #24]
  440640:	strh	w4, [x6, x2]
  440644:	ldr	w2, [x5, x1, lsl #2]
  440648:	ldr	x22, [sp, #208]
  44064c:	str	w2, [x0, x1, lsl #2]
  440650:	b	43e830 <ferror@plt+0x3caf0>
  440654:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  440658:	mov	x0, #0x0                   	// #0
  44065c:	add	x1, x1, #0x7d8
  440660:	bl	401c70 <dcgettext@plt>
  440664:	mov	w1, w27
  440668:	bl	446940 <warn@@Base>
  44066c:	b	43e888 <ferror@plt+0x3cb48>
  440670:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440674:	add	x0, x0, #0xb8
  440678:	bl	401b70 <puts@plt>
  44067c:	ldr	w1, [sp, #204]
  440680:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440684:	add	x0, x0, #0xc0
  440688:	bl	401cc0 <printf@plt>
  44068c:	ldr	x1, [x21, #40]
  440690:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440694:	add	x0, x0, #0xe0
  440698:	bl	401cc0 <printf@plt>
  44069c:	ldr	w0, [sp, #204]
  4406a0:	cmp	w0, #0x3
  4406a4:	b.gt	440f38 <ferror@plt+0x3f1f8>
  4406a8:	ldr	w1, [x21, #48]
  4406ac:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4406b0:	add	x0, x0, #0x140
  4406b4:	bl	401cc0 <printf@plt>
  4406b8:	ldr	w1, [x21, #52]
  4406bc:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4406c0:	add	x0, x0, #0x160
  4406c4:	bl	401cc0 <printf@plt>
  4406c8:	ldr	w1, [x21, #88]
  4406cc:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4406d0:	add	x0, x0, #0x180
  4406d4:	bl	401cc0 <printf@plt>
  4406d8:	ldr	x1, [sp, #232]
  4406dc:	cbnz	x1, 440f2c <ferror@plt+0x3f1ec>
  4406e0:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4406e4:	mov	w0, #0xa                   	// #10
  4406e8:	ldr	x1, [x1, #1040]
  4406ec:	bl	401990 <putc@plt>
  4406f0:	b	440068 <ferror@plt+0x3e328>
  4406f4:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4406f8:	ldr	w27, [sp, #152]
  4406fc:	add	x0, x0, #0x26c
  440700:	str	x0, [sp, #112]
  440704:	b	440014 <ferror@plt+0x3e2d4>
  440708:	ldrb	w2, [x21, #94]
  44070c:	mov	x1, x0
  440710:	mov	x0, #0x0                   	// #0
  440714:	bl	42c470 <ferror@plt+0x2a730>
  440718:	mov	x1, x0
  44071c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440720:	add	x0, x0, #0x320
  440724:	bl	401cc0 <printf@plt>
  440728:	b	43f728 <ferror@plt+0x3d9e8>
  44072c:	mov	w1, #0x1                   	// #1
  440730:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440734:	add	x2, x2, #0x2a0
  440738:	ldr	x2, [x2]
  44073c:	blr	x2
  440740:	mov	x27, x0
  440744:	ldr	x0, [sp, #208]
  440748:	b	43f15c <ferror@plt+0x3d41c>
  44074c:	cbz	w1, 440edc <ferror@plt+0x3f19c>
  440750:	ldr	x0, [sp, #216]
  440754:	lsl	x1, x27, #1
  440758:	ldp	x4, x2, [x21, #24]
  44075c:	ldr	w3, [x0, #16]
  440760:	cmp	w3, w22
  440764:	b.hi	440cf8 <ferror@plt+0x3efb8>  // b.pmore
  440768:	mov	w0, #0x7                   	// #7
  44076c:	strh	w0, [x4, x1]
  440770:	mov	w3, #0x0                   	// #0
  440774:	str	wzr, [x2, x27, lsl #2]
  440778:	ldr	x22, [sp, #208]
  44077c:	b	43e830 <ferror@plt+0x3caf0>
  440780:	cbnz	w1, 43fa68 <ferror@plt+0x3dd28>
  440784:	mov	w1, #0x0                   	// #0
  440788:	mov	w0, w22
  44078c:	bl	42dd28 <ferror@plt+0x2bfe8>
  440790:	mov	x2, x0
  440794:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440798:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44079c:	add	x1, x1, #0xca8
  4407a0:	add	x0, x0, #0x450
  4407a4:	bl	401cc0 <printf@plt>
  4407a8:	mov	w2, #0x8                   	// #8
  4407ac:	ldr	x1, [x21, #24]
  4407b0:	b	4405c8 <ferror@plt+0x3e888>
  4407b4:	cbnz	w1, 43f81c <ferror@plt+0x3dadc>
  4407b8:	mov	w1, #0x0                   	// #0
  4407bc:	mov	w0, w28
  4407c0:	bl	42dd28 <ferror@plt+0x2bfe8>
  4407c4:	mov	x2, x0
  4407c8:	ldrsw	x3, [x21, #52]
  4407cc:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  4407d0:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4407d4:	add	x1, x1, #0xca8
  4407d8:	add	x0, x0, #0x3e0
  4407dc:	mul	x3, x3, x22
  4407e0:	bl	401cc0 <printf@plt>
  4407e4:	ldrsw	x0, [x21, #52]
  4407e8:	mov	w4, #0x14                  	// #20
  4407ec:	b	440560 <ferror@plt+0x3e820>
  4407f0:	ldr	x0, [sp, #224]
  4407f4:	bl	42e288 <ferror@plt+0x2c548>
  4407f8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4407fc:	mov	w0, #0xa                   	// #10
  440800:	ldr	x1, [x1, #1040]
  440804:	bl	401990 <putc@plt>
  440808:	b	43e7a4 <ferror@plt+0x3ca64>
  44080c:	cmp	w26, #0x8
  440810:	ccmn	x25, #0x1, #0x0, eq  // eq = none
  440814:	b.ne	43e46c <ferror@plt+0x3c72c>  // b.any
  440818:	mov	x25, #0xffffffffffffffff    	// #-1
  44081c:	b	43ff80 <ferror@plt+0x3e240>
  440820:	ldr	w0, [x26]
  440824:	cbz	w0, 440834 <ferror@plt+0x3eaf4>
  440828:	ldr	x0, [sp, #128]
  44082c:	ldrb	w0, [x0]
  440830:	cbz	w0, 43eee0 <ferror@plt+0x3d1a0>
  440834:	mov	w0, w22
  440838:	mov	w1, #0x0                   	// #0
  44083c:	bl	42dd28 <ferror@plt+0x2bfe8>
  440840:	mov	x2, x0
  440844:	ldr	x22, [sp, #128]
  440848:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44084c:	ldrsw	x3, [x21, #52]
  440850:	add	x0, x0, #0x668
  440854:	mov	x1, x22
  440858:	mul	x3, x3, x27
  44085c:	bl	401cc0 <printf@plt>
  440860:	ldrb	w0, [x22]
  440864:	cbz	w0, 43eee0 <ferror@plt+0x3d1a0>
  440868:	mov	w3, #0x0                   	// #0
  44086c:	b	43edc4 <ferror@plt+0x3d084>
  440870:	ldr	w0, [x26]
  440874:	cbz	w0, 440884 <ferror@plt+0x3eb44>
  440878:	ldr	x0, [sp, #128]
  44087c:	ldrb	w0, [x0]
  440880:	cbz	w0, 43eee0 <ferror@plt+0x3d1a0>
  440884:	mov	w0, w22
  440888:	mov	w1, #0x0                   	// #0
  44088c:	bl	42dd28 <ferror@plt+0x2bfe8>
  440890:	mov	x2, x0
  440894:	ldr	x22, [sp, #128]
  440898:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44089c:	ldrsw	x3, [x21, #52]
  4408a0:	add	x0, x0, #0x770
  4408a4:	mov	x1, x22
  4408a8:	b	440858 <ferror@plt+0x3eb18>
  4408ac:	ldr	w0, [x26]
  4408b0:	cbz	w0, 4408c0 <ferror@plt+0x3eb80>
  4408b4:	ldr	x0, [sp, #128]
  4408b8:	ldrb	w0, [x0]
  4408bc:	cbz	w0, 43f090 <ferror@plt+0x3d350>
  4408c0:	mov	w0, w22
  4408c4:	mov	w1, #0x0                   	// #0
  4408c8:	bl	42dd28 <ferror@plt+0x2bfe8>
  4408cc:	mov	x2, x0
  4408d0:	ldrsw	x3, [x21, #52]
  4408d4:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4408d8:	ldr	x22, [sp, #128]
  4408dc:	add	x0, x0, #0x698
  4408e0:	mul	x3, x3, x27
  4408e4:	mov	x1, x22
  4408e8:	bl	401cc0 <printf@plt>
  4408ec:	ldrb	w0, [x22]
  4408f0:	cbz	w0, 43f090 <ferror@plt+0x3d350>
  4408f4:	mov	w3, #0x0                   	// #0
  4408f8:	b	43edc4 <ferror@plt+0x3d084>
  4408fc:	ldr	w1, [sp, #204]
  440900:	tbnz	w1, #0, 43ee78 <ferror@plt+0x3d138>
  440904:	tbz	w1, #1, 43ee94 <ferror@plt+0x3d154>
  440908:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44090c:	add	x1, x1, #0x6e0
  440910:	b	43ee80 <ferror@plt+0x3d140>
  440914:	tbnz	w0, #0, 43fb60 <ferror@plt+0x3de20>
  440918:	tbz	w0, #1, 43fb78 <ferror@plt+0x3de38>
  44091c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440920:	add	x1, x1, #0x6e0
  440924:	mov	w2, #0x5                   	// #5
  440928:	mov	x0, #0x0                   	// #0
  44092c:	bl	401c70 <dcgettext@plt>
  440930:	bl	446368 <error@@Base>
  440934:	b	43fb78 <ferror@plt+0x3de38>
  440938:	ldr	w1, [sp, #204]
  44093c:	tbnz	w1, #0, 43f2c0 <ferror@plt+0x3d580>
  440940:	tbz	w1, #1, 43f2dc <ferror@plt+0x3d59c>
  440944:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440948:	add	x1, x1, #0x6e0
  44094c:	b	43f2c8 <ferror@plt+0x3d588>
  440950:	ldr	w1, [sp, #204]
  440954:	tbnz	w1, #0, 43f02c <ferror@plt+0x3d2ec>
  440958:	tbz	w1, #1, 43f048 <ferror@plt+0x3d308>
  44095c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440960:	add	x1, x1, #0x6e0
  440964:	b	43f034 <ferror@plt+0x3d2f4>
  440968:	ldr	w1, [sp, #204]
  44096c:	tbnz	w1, #0, 43f1e0 <ferror@plt+0x3d4a0>
  440970:	tbz	w1, #1, 43f1fc <ferror@plt+0x3d4bc>
  440974:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440978:	add	x1, x1, #0x6e0
  44097c:	b	43f1e8 <ferror@plt+0x3d4a8>
  440980:	ldr	w1, [sp, #204]
  440984:	tbnz	w1, #0, 43ef50 <ferror@plt+0x3d210>
  440988:	tbz	w1, #1, 43ef6c <ferror@plt+0x3d22c>
  44098c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440990:	add	x1, x1, #0x6e0
  440994:	b	43ef58 <ferror@plt+0x3d218>
  440998:	ldr	w1, [sp, #204]
  44099c:	tbnz	w1, #0, 43f77c <ferror@plt+0x3da3c>
  4409a0:	tbz	w1, #1, 43f798 <ferror@plt+0x3da58>
  4409a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4409a8:	add	x1, x1, #0x6e0
  4409ac:	b	43f784 <ferror@plt+0x3da44>
  4409b0:	ldr	w1, [sp, #204]
  4409b4:	tbnz	w1, #0, 43f914 <ferror@plt+0x3dbd4>
  4409b8:	tbz	w1, #1, 43f930 <ferror@plt+0x3dbf0>
  4409bc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4409c0:	add	x1, x1, #0x6e0
  4409c4:	b	43f91c <ferror@plt+0x3dbdc>
  4409c8:	ldr	w1, [sp, #204]
  4409cc:	tbnz	w1, #0, 43fc10 <ferror@plt+0x3ded0>
  4409d0:	tbz	w1, #1, 43fc2c <ferror@plt+0x3deec>
  4409d4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4409d8:	add	x1, x1, #0x6e0
  4409dc:	b	43fc18 <ferror@plt+0x3ded8>
  4409e0:	tbnz	w0, #0, 43fab4 <ferror@plt+0x3dd74>
  4409e4:	tbz	w0, #1, 43facc <ferror@plt+0x3dd8c>
  4409e8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4409ec:	add	x1, x1, #0x6e0
  4409f0:	mov	w2, #0x5                   	// #5
  4409f4:	mov	x0, #0x0                   	// #0
  4409f8:	bl	401c70 <dcgettext@plt>
  4409fc:	bl	446368 <error@@Base>
  440a00:	b	43facc <ferror@plt+0x3dd8c>
  440a04:	tbnz	w0, #0, 43fa04 <ferror@plt+0x3dcc4>
  440a08:	tbz	w0, #1, 43fa1c <ferror@plt+0x3dcdc>
  440a0c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a10:	add	x1, x1, #0x6e0
  440a14:	mov	w2, #0x5                   	// #5
  440a18:	mov	x0, #0x0                   	// #0
  440a1c:	bl	401c70 <dcgettext@plt>
  440a20:	bl	446368 <error@@Base>
  440a24:	b	43fa1c <ferror@plt+0x3dcdc>
  440a28:	tbnz	w0, #0, 43f64c <ferror@plt+0x3d90c>
  440a2c:	tbz	w0, #1, 43f664 <ferror@plt+0x3d924>
  440a30:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a34:	add	x1, x1, #0x6e0
  440a38:	mov	w2, #0x5                   	// #5
  440a3c:	mov	x0, #0x0                   	// #0
  440a40:	bl	401c70 <dcgettext@plt>
  440a44:	bl	446368 <error@@Base>
  440a48:	b	43f664 <ferror@plt+0x3d924>
  440a4c:	ldr	w1, [sp, #204]
  440a50:	tbnz	w1, #0, 43f4dc <ferror@plt+0x3d79c>
  440a54:	tbz	w1, #1, 43f4f8 <ferror@plt+0x3d7b8>
  440a58:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a5c:	add	x1, x1, #0x6e0
  440a60:	b	43f4e4 <ferror@plt+0x3d7a4>
  440a64:	ldr	w1, [sp, #204]
  440a68:	tbnz	w1, #0, 43f39c <ferror@plt+0x3d65c>
  440a6c:	tbz	w1, #1, 43f3b8 <ferror@plt+0x3d678>
  440a70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a74:	add	x1, x1, #0x6e0
  440a78:	b	43f3a4 <ferror@plt+0x3d664>
  440a7c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a80:	add	x1, x1, #0x6c8
  440a84:	mov	w2, #0x5                   	// #5
  440a88:	mov	x0, #0x0                   	// #0
  440a8c:	bl	401c70 <dcgettext@plt>
  440a90:	bl	446368 <error@@Base>
  440a94:	b	43f7c8 <ferror@plt+0x3da88>
  440a98:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440a9c:	add	x1, x1, #0x6c8
  440aa0:	mov	w2, #0x5                   	// #5
  440aa4:	mov	x0, #0x0                   	// #0
  440aa8:	bl	401c70 <dcgettext@plt>
  440aac:	bl	446368 <error@@Base>
  440ab0:	b	43fc5c <ferror@plt+0x3df1c>
  440ab4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440ab8:	add	x1, x1, #0x6c8
  440abc:	mov	w2, #0x5                   	// #5
  440ac0:	mov	x0, #0x0                   	// #0
  440ac4:	bl	401c70 <dcgettext@plt>
  440ac8:	bl	446368 <error@@Base>
  440acc:	ldr	x1, [sp, #208]
  440ad0:	b	43f3e8 <ferror@plt+0x3d6a8>
  440ad4:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440ad8:	add	x0, x0, #0x4a8
  440adc:	bl	401b70 <puts@plt>
  440ae0:	ldr	x0, [sp, #160]
  440ae4:	cbnz	x0, 43f574 <ferror@plt+0x3d834>
  440ae8:	ldr	w3, [x26]
  440aec:	cbz	w3, 43edc4 <ferror@plt+0x3d084>
  440af0:	mov	w3, #0x0                   	// #0
  440af4:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440af8:	add	x0, x0, #0x4f0
  440afc:	str	w3, [sp, #104]
  440b00:	str	xzr, [sp, #160]
  440b04:	bl	401b70 <puts@plt>
  440b08:	ldr	w3, [sp, #104]
  440b0c:	ldr	x22, [sp, #208]
  440b10:	b	43e830 <ferror@plt+0x3caf0>
  440b14:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440b18:	add	x1, x1, #0x6c8
  440b1c:	mov	w2, #0x5                   	// #5
  440b20:	mov	x0, #0x0                   	// #0
  440b24:	bl	401c70 <dcgettext@plt>
  440b28:	bl	446368 <error@@Base>
  440b2c:	b	43f528 <ferror@plt+0x3d7e8>
  440b30:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440b34:	add	x0, x0, #0x570
  440b38:	str	w3, [sp, #104]
  440b3c:	bl	401b70 <puts@plt>
  440b40:	ldr	w3, [sp, #104]
  440b44:	ldr	x22, [sp, #208]
  440b48:	b	43e830 <ferror@plt+0x3caf0>
  440b4c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440b50:	add	x1, x1, #0x6c8
  440b54:	mov	w2, #0x5                   	// #5
  440b58:	mov	x0, #0x0                   	// #0
  440b5c:	bl	401c70 <dcgettext@plt>
  440b60:	bl	446368 <error@@Base>
  440b64:	b	43f474 <ferror@plt+0x3d734>
  440b68:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440b6c:	add	x0, x0, #0x490
  440b70:	bl	401b70 <puts@plt>
  440b74:	b	43f830 <ferror@plt+0x3daf0>
  440b78:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440b7c:	add	x1, x1, #0x6c8
  440b80:	mov	w2, #0x5                   	// #5
  440b84:	mov	x0, #0x0                   	// #0
  440b88:	bl	401c70 <dcgettext@plt>
  440b8c:	bl	446368 <error@@Base>
  440b90:	b	43f960 <ferror@plt+0x3dc20>
  440b94:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440b98:	add	x1, x1, #0x6c8
  440b9c:	mov	w2, #0x5                   	// #5
  440ba0:	mov	x0, #0x0                   	// #0
  440ba4:	bl	401c70 <dcgettext@plt>
  440ba8:	bl	446368 <error@@Base>
  440bac:	b	43f078 <ferror@plt+0x3d338>
  440bb0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440bb4:	add	x1, x1, #0x6c8
  440bb8:	mov	w2, #0x5                   	// #5
  440bbc:	mov	x0, #0x0                   	// #0
  440bc0:	bl	401c70 <dcgettext@plt>
  440bc4:	bl	446368 <error@@Base>
  440bc8:	b	43eec4 <ferror@plt+0x3d184>
  440bcc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440bd0:	add	x1, x1, #0x6c8
  440bd4:	mov	w2, #0x5                   	// #5
  440bd8:	mov	x0, #0x0                   	// #0
  440bdc:	bl	401c70 <dcgettext@plt>
  440be0:	bl	446368 <error@@Base>
  440be4:	ldr	x1, [sp, #208]
  440be8:	b	43ef9c <ferror@plt+0x3d25c>
  440bec:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440bf0:	add	x1, x1, #0x6c8
  440bf4:	mov	w2, #0x5                   	// #5
  440bf8:	mov	x0, #0x0                   	// #0
  440bfc:	bl	401c70 <dcgettext@plt>
  440c00:	bl	446368 <error@@Base>
  440c04:	b	43ed6c <ferror@plt+0x3d02c>
  440c08:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440c0c:	add	x1, x1, #0x6c8
  440c10:	mov	w2, #0x5                   	// #5
  440c14:	mov	x0, #0x0                   	// #0
  440c18:	bl	401c70 <dcgettext@plt>
  440c1c:	bl	446368 <error@@Base>
  440c20:	b	43f30c <ferror@plt+0x3d5cc>
  440c24:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440c28:	add	x0, x0, #0x730
  440c2c:	str	w3, [sp, #104]
  440c30:	bl	401b70 <puts@plt>
  440c34:	ldr	w3, [sp, #104]
  440c38:	ldr	x22, [sp, #208]
  440c3c:	b	43e830 <ferror@plt+0x3caf0>
  440c40:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440c44:	add	x1, x1, #0x6c8
  440c48:	mov	w2, #0x5                   	// #5
  440c4c:	mov	x0, #0x0                   	// #0
  440c50:	bl	401c70 <dcgettext@plt>
  440c54:	bl	446368 <error@@Base>
  440c58:	b	43fe2c <ferror@plt+0x3e0ec>
  440c5c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440c60:	add	x1, x1, #0x6e0
  440c64:	mov	w2, #0x5                   	// #5
  440c68:	mov	x0, #0x0                   	// #0
  440c6c:	bl	401c70 <dcgettext@plt>
  440c70:	bl	446368 <error@@Base>
  440c74:	ldr	x0, [sp, #208]
  440c78:	str	x0, [sp, #224]
  440c7c:	ldr	x2, [sp, #232]
  440c80:	sub	x1, x20, x0
  440c84:	cmp	x1, x2
  440c88:	b.cs	44015c <ferror@plt+0x3e41c>  // b.hs, b.nlast
  440c8c:	mov	w2, #0x5                   	// #5
  440c90:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  440c94:	mov	x0, #0x0                   	// #0
  440c98:	add	x1, x1, #0x638
  440c9c:	bl	401c70 <dcgettext@plt>
  440ca0:	mov	x28, x0
  440ca4:	ldr	x1, [sp, #232]
  440ca8:	mov	w2, #0x0                   	// #0
  440cac:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  440cb0:	add	x0, x0, #0x238
  440cb4:	bl	42c470 <ferror@plt+0x2a730>
  440cb8:	mov	x1, x0
  440cbc:	ldr	x2, [sp, #208]
  440cc0:	mov	x0, x28
  440cc4:	sub	x2, x20, x2
  440cc8:	bl	446940 <warn@@Base>
  440ccc:	mov	x0, x20
  440cd0:	str	x0, [sp, #208]
  440cd4:	stp	xzr, xzr, [sp, #224]
  440cd8:	b	43e6f0 <ferror@plt+0x3c9b0>
  440cdc:	ldp	x4, x0, [x21, #24]
  440ce0:	mov	w5, #0x7                   	// #7
  440ce4:	strh	w5, [x4, x2]
  440ce8:	mov	w3, #0x0                   	// #0
  440cec:	ldr	x22, [sp, #208]
  440cf0:	str	wzr, [x0, x1, lsl #2]
  440cf4:	b	43e830 <ferror@plt+0x3caf0>
  440cf8:	ldp	x5, x0, [x0, #24]
  440cfc:	mov	w3, #0x0                   	// #0
  440d00:	ldr	x22, [sp, #208]
  440d04:	ldrsh	w5, [x5, x1]
  440d08:	ldr	w0, [x0, x27, lsl #2]
  440d0c:	strh	w5, [x4, x1]
  440d10:	str	w0, [x2, x27, lsl #2]
  440d14:	b	43e830 <ferror@plt+0x3caf0>
  440d18:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440d1c:	add	x0, x0, #0x26c
  440d20:	str	x0, [sp, #112]
  440d24:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  440d28:	ldr	w27, [x0, #620]
  440d2c:	b	440014 <ferror@plt+0x3e2d4>
  440d30:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440d34:	add	x1, x1, #0x6e0
  440d38:	b	440abc <ferror@plt+0x3ed7c>
  440d3c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  440d40:	add	x1, x1, #0x4c0
  440d44:	mov	w3, #0x0                   	// #0
  440d48:	mov	w2, #0x5                   	// #5
  440d4c:	mov	x0, #0x0                   	// #0
  440d50:	str	w3, [sp, #104]
  440d54:	str	x22, [sp, #160]
  440d58:	bl	401c70 <dcgettext@plt>
  440d5c:	bl	446940 <warn@@Base>
  440d60:	str	wzr, [x21, #16]
  440d64:	ldr	w3, [sp, #104]
  440d68:	ldr	x22, [sp, #208]
  440d6c:	b	43e830 <ferror@plt+0x3caf0>
  440d70:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440d74:	add	x1, x1, #0x6e0
  440d78:	mov	w2, #0x5                   	// #5
  440d7c:	mov	x0, #0x0                   	// #0
  440d80:	bl	401c70 <dcgettext@plt>
  440d84:	bl	446368 <error@@Base>
  440d88:	b	43fc5c <ferror@plt+0x3df1c>
  440d8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440d90:	add	x1, x1, #0x6e0
  440d94:	mov	w2, #0x5                   	// #5
  440d98:	mov	x0, #0x0                   	// #0
  440d9c:	bl	401c70 <dcgettext@plt>
  440da0:	bl	446368 <error@@Base>
  440da4:	b	43f528 <ferror@plt+0x3d7e8>
  440da8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440dac:	add	x1, x1, #0x6e0
  440db0:	mov	w2, #0x5                   	// #5
  440db4:	mov	x0, #0x0                   	// #0
  440db8:	bl	401c70 <dcgettext@plt>
  440dbc:	bl	446368 <error@@Base>
  440dc0:	b	43f7c8 <ferror@plt+0x3da88>
  440dc4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440dc8:	add	x1, x1, #0x6e0
  440dcc:	mov	w2, #0x5                   	// #5
  440dd0:	mov	x0, #0x0                   	// #0
  440dd4:	bl	401c70 <dcgettext@plt>
  440dd8:	bl	446368 <error@@Base>
  440ddc:	b	43fe2c <ferror@plt+0x3e0ec>
  440de0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440de4:	add	x1, x1, #0x6e0
  440de8:	mov	w2, #0x5                   	// #5
  440dec:	mov	x0, #0x0                   	// #0
  440df0:	bl	401c70 <dcgettext@plt>
  440df4:	bl	446368 <error@@Base>
  440df8:	b	43f960 <ferror@plt+0x3dc20>
  440dfc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e00:	add	x1, x1, #0x6e0
  440e04:	mov	w2, #0x5                   	// #5
  440e08:	mov	x0, #0x0                   	// #0
  440e0c:	bl	401c70 <dcgettext@plt>
  440e10:	bl	446368 <error@@Base>
  440e14:	b	43f078 <ferror@plt+0x3d338>
  440e18:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e1c:	add	x1, x1, #0x6e0
  440e20:	mov	w2, #0x5                   	// #5
  440e24:	mov	x0, #0x0                   	// #0
  440e28:	bl	401c70 <dcgettext@plt>
  440e2c:	bl	446368 <error@@Base>
  440e30:	b	43ed6c <ferror@plt+0x3d02c>
  440e34:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e38:	add	x1, x1, #0x6e0
  440e3c:	mov	w2, #0x5                   	// #5
  440e40:	mov	x0, #0x0                   	// #0
  440e44:	bl	401c70 <dcgettext@plt>
  440e48:	bl	446368 <error@@Base>
  440e4c:	b	43f30c <ferror@plt+0x3d5cc>
  440e50:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e54:	add	x1, x1, #0x6e0
  440e58:	mov	w2, #0x5                   	// #5
  440e5c:	mov	x0, #0x0                   	// #0
  440e60:	bl	401c70 <dcgettext@plt>
  440e64:	bl	446368 <error@@Base>
  440e68:	b	43f474 <ferror@plt+0x3d734>
  440e6c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e70:	add	x1, x1, #0x6e0
  440e74:	mov	w2, #0x5                   	// #5
  440e78:	mov	x0, #0x0                   	// #0
  440e7c:	bl	401c70 <dcgettext@plt>
  440e80:	bl	446368 <error@@Base>
  440e84:	b	43eec4 <ferror@plt+0x3d184>
  440e88:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  440e8c:	add	x1, x1, #0x6e0
  440e90:	b	440bd4 <ferror@plt+0x3ee94>
  440e94:	cmp	x24, x20
  440e98:	b.cs	440410 <ferror@plt+0x3e6d0>  // b.hs, b.nlast
  440e9c:	sub	x1, x20, x24
  440ea0:	sub	w0, w1, #0x1
  440ea4:	cmp	w0, #0x7
  440ea8:	b.hi	440410 <ferror@plt+0x3e6d0>  // b.pmore
  440eac:	b	440388 <ferror@plt+0x3e648>
  440eb0:	ldr	w0, [x26]
  440eb4:	cbz	w0, 4410a0 <ferror@plt+0x3f360>
  440eb8:	ldrb	w0, [x7]
  440ebc:	cbnz	w0, 4410a0 <ferror@plt+0x3f360>
  440ec0:	ldr	x0, [x21, #24]
  440ec4:	mov	w1, #0x10                  	// #16
  440ec8:	ldr	x2, [sp, #104]
  440ecc:	strh	w1, [x0, x2, lsl #1]
  440ed0:	mov	w3, #0x0                   	// #0
  440ed4:	str	x22, [sp, #208]
  440ed8:	b	43e830 <ferror@plt+0x3caf0>
  440edc:	mov	w0, w22
  440ee0:	mov	w1, #0x0                   	// #0
  440ee4:	bl	42dd28 <ferror@plt+0x2bfe8>
  440ee8:	mov	x2, x0
  440eec:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440ef0:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440ef4:	add	x1, x1, #0xca8
  440ef8:	add	x0, x0, #0x408
  440efc:	bl	401cc0 <printf@plt>
  440f00:	b	440750 <ferror@plt+0x3ea10>
  440f04:	mov	w0, w28
  440f08:	mov	w1, #0x0                   	// #0
  440f0c:	bl	42dd28 <ferror@plt+0x2bfe8>
  440f10:	mov	x2, x0
  440f14:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440f18:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440f1c:	add	x1, x1, #0xca8
  440f20:	add	x0, x0, #0x308
  440f24:	bl	401cc0 <printf@plt>
  440f28:	b	440604 <ferror@plt+0x3e8c4>
  440f2c:	ldr	x0, [sp, #224]
  440f30:	bl	42e288 <ferror@plt+0x2c548>
  440f34:	b	4406e0 <ferror@plt+0x3e9a0>
  440f38:	ldrb	w1, [x21, #94]
  440f3c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440f40:	add	x0, x0, #0x100
  440f44:	bl	401cc0 <printf@plt>
  440f48:	ldrb	w1, [x21, #95]
  440f4c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440f50:	add	x0, x0, #0x120
  440f54:	bl	401cc0 <printf@plt>
  440f58:	b	4406a8 <ferror@plt+0x3e968>
  440f5c:	mov	w0, w22
  440f60:	mov	w1, #0x0                   	// #0
  440f64:	bl	42dd28 <ferror@plt+0x2bfe8>
  440f68:	mov	x2, x0
  440f6c:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440f70:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440f74:	add	x1, x1, #0xca8
  440f78:	add	x0, x0, #0x430
  440f7c:	bl	401cc0 <printf@plt>
  440f80:	b	4405c0 <ferror@plt+0x3e880>
  440f84:	mov	w0, w22
  440f88:	mov	w1, #0x0                   	// #0
  440f8c:	bl	42dd28 <ferror@plt+0x2bfe8>
  440f90:	mov	x2, x0
  440f94:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440f98:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440f9c:	add	x1, x1, #0xca8
  440fa0:	add	x0, x0, #0x470
  440fa4:	bl	401cc0 <printf@plt>
  440fa8:	mov	w1, #0x0                   	// #0
  440fac:	mov	w0, w27
  440fb0:	bl	42dd28 <ferror@plt+0x2bfe8>
  440fb4:	bl	401b70 <puts@plt>
  440fb8:	b	4405e4 <ferror@plt+0x3e8a4>
  440fbc:	mov	w0, w28
  440fc0:	mov	w1, #0x0                   	// #0
  440fc4:	bl	42dd28 <ferror@plt+0x2bfe8>
  440fc8:	mov	x2, x0
  440fcc:	ldrsw	x3, [x21, #52]
  440fd0:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  440fd4:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  440fd8:	add	x1, x1, #0xca8
  440fdc:	add	x0, x0, #0x2e0
  440fe0:	mul	x3, x3, x22
  440fe4:	bl	401cc0 <printf@plt>
  440fe8:	b	4404f8 <ferror@plt+0x3e7b8>
  440fec:	ldr	w0, [x26]
  440ff0:	cbz	w0, 441108 <ferror@plt+0x3f3c8>
  440ff4:	ldrb	w0, [x7]
  440ff8:	cbnz	w0, 441108 <ferror@plt+0x3f3c8>
  440ffc:	ldr	x0, [x21, #24]
  441000:	mov	w1, #0x16                  	// #22
  441004:	ldr	x2, [sp, #104]
  441008:	strh	w1, [x0, x2, lsl #1]
  44100c:	b	440ed0 <ferror@plt+0x3f190>
  441010:	mov	w0, w28
  441014:	mov	w1, #0x0                   	// #0
  441018:	bl	42dd28 <ferror@plt+0x2bfe8>
  44101c:	mov	x2, x0
  441020:	ldrsw	x3, [x21, #52]
  441024:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  441028:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44102c:	add	x1, x1, #0xca8
  441030:	add	x0, x0, #0x3b0
  441034:	mul	x3, x3, x22
  441038:	bl	401cc0 <printf@plt>
  44103c:	b	440558 <ferror@plt+0x3e818>
  441040:	mov	w0, w22
  441044:	mov	w1, #0x0                   	// #0
  441048:	bl	42dd28 <ferror@plt+0x2bfe8>
  44104c:	mov	x2, x0
  441050:	ldrsw	x3, [x21, #52]
  441054:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  441058:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44105c:	add	x1, x1, #0xca8
  441060:	add	x0, x0, #0x770
  441064:	mul	x3, x3, x27
  441068:	bl	401cc0 <printf@plt>
  44106c:	b	43eee0 <ferror@plt+0x3d1a0>
  441070:	mov	w0, w22
  441074:	mov	w1, #0x0                   	// #0
  441078:	bl	42dd28 <ferror@plt+0x2bfe8>
  44107c:	mov	x2, x0
  441080:	ldrsw	x3, [x21, #52]
  441084:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  441088:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44108c:	add	x1, x1, #0xca8
  441090:	add	x0, x0, #0x698
  441094:	mul	x3, x3, x27
  441098:	bl	401cc0 <printf@plt>
  44109c:	b	43f090 <ferror@plt+0x3d350>
  4410a0:	mov	w1, #0x0                   	// #0
  4410a4:	mov	w0, w27
  4410a8:	str	x7, [sp, #136]
  4410ac:	bl	42dd28 <ferror@plt+0x2bfe8>
  4410b0:	ldr	x7, [sp, #136]
  4410b4:	mov	x2, x0
  4410b8:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4410bc:	add	x0, x0, #0x5f8
  4410c0:	mov	x1, x7
  4410c4:	bl	401cc0 <printf@plt>
  4410c8:	ldr	x1, [sp, #112]
  4410cc:	mov	x4, x28
  4410d0:	ldr	x6, [sp, #168]
  4410d4:	mov	x5, #0x0                   	// #0
  4410d8:	ldr	w1, [x1]
  4410dc:	mov	w3, #0xffffffff            	// #-1
  4410e0:	ldr	x0, [sp, #208]
  4410e4:	mov	w2, #0x0                   	// #0
  4410e8:	bl	4301e0 <ferror@plt+0x2e4a0>
  4410ec:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4410f0:	add	x0, x0, #0x9e8
  4410f4:	bl	401b70 <puts@plt>
  4410f8:	ldr	x7, [sp, #136]
  4410fc:	ldrb	w0, [x7]
  441100:	cbnz	w0, 440ed0 <ferror@plt+0x3f190>
  441104:	b	440ec0 <ferror@plt+0x3f180>
  441108:	mov	w1, #0x0                   	// #0
  44110c:	mov	w0, w27
  441110:	str	x7, [sp, #136]
  441114:	bl	42dd28 <ferror@plt+0x2bfe8>
  441118:	ldr	x7, [sp, #136]
  44111c:	mov	x2, x0
  441120:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  441124:	add	x0, x0, #0x648
  441128:	mov	x1, x7
  44112c:	bl	401cc0 <printf@plt>
  441130:	ldr	x1, [sp, #112]
  441134:	mov	x4, x28
  441138:	ldr	x6, [sp, #168]
  44113c:	mov	x5, #0x0                   	// #0
  441140:	ldr	w1, [x1]
  441144:	mov	w3, #0xffffffff            	// #-1
  441148:	ldr	x0, [sp, #208]
  44114c:	mov	w2, #0x0                   	// #0
  441150:	bl	4301e0 <ferror@plt+0x2e4a0>
  441154:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  441158:	add	x0, x0, #0x9e8
  44115c:	bl	401b70 <puts@plt>
  441160:	ldr	x7, [sp, #136]
  441164:	ldrb	w0, [x7]
  441168:	cbnz	w0, 440ed0 <ferror@plt+0x3f190>
  44116c:	b	440ffc <ferror@plt+0x3f2bc>
  441170:	mov	w1, w27
  441174:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441178:	str	x2, [sp, #104]
  44117c:	ldr	x3, [x0, #672]
  441180:	mov	x0, x21
  441184:	blr	x3
  441188:	ldr	w1, [sp, #156]
  44118c:	ldr	x2, [sp, #104]
  441190:	cbnz	w1, 4411ec <ferror@plt+0x3f4ac>
  441194:	cmp	x0, #0x0
  441198:	cset	w0, eq  // eq = none
  44119c:	cbnz	w0, 4411fc <ferror@plt+0x3f4bc>
  4411a0:	ldr	x0, [sp, #216]
  4411a4:	b	440418 <ferror@plt+0x3e6d8>
  4411a8:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4411ac:	add	x0, x0, #0x5b0
  4411b0:	bl	401cc0 <printf@plt>
  4411b4:	ldr	x1, [sp, #112]
  4411b8:	mov	x4, x27
  4411bc:	ldr	x6, [sp, #168]
  4411c0:	mov	x5, #0x0                   	// #0
  4411c4:	ldr	w1, [x1]
  4411c8:	mov	w3, #0xffffffff            	// #-1
  4411cc:	ldr	x0, [sp, #208]
  4411d0:	mov	w2, #0x0                   	// #0
  4411d4:	bl	4301e0 <ferror@plt+0x2e4a0>
  4411d8:	adrp	x0, 44c000 <warn@@Base+0x56c0>
  4411dc:	add	x0, x0, #0x9e8
  4411e0:	bl	401b70 <puts@plt>
  4411e4:	ldr	x22, [sp, #208]
  4411e8:	b	43fde4 <ferror@plt+0x3e0a4>
  4411ec:	cmp	w27, #0x4
  4411f0:	mov	x1, #0xffffffff            	// #4294967295
  4411f4:	ccmp	x0, x1, #0x0, eq  // eq = none
  4411f8:	b.ne	441364 <ferror@plt+0x3f624>  // b.any
  4411fc:	str	xzr, [sp, #216]
  441200:	cmp	x2, x20
  441204:	b.cs	4403e0 <ferror@plt+0x3e6a0>  // b.hs, b.nlast
  441208:	mov	x0, x2
  44120c:	add	x5, sp, #0xe0
  441210:	add	x4, sp, #0xe8
  441214:	add	x3, sp, #0xcc
  441218:	add	x2, sp, #0xd8
  44121c:	mov	x1, x20
  441220:	bl	432cc8 <ferror@plt+0x30f88>
  441224:	ldr	x21, [sp, #216]
  441228:	cbz	x21, 4403e0 <ferror@plt+0x3e6a0>
  44122c:	ldr	w1, [sp, #192]
  441230:	mov	x0, x21
  441234:	ldr	x3, [sp, #184]
  441238:	cmp	w1, #0x0
  44123c:	ldr	w2, [x21, #88]
  441240:	stp	x3, x24, [x21]
  441244:	cset	w3, ne  // ne = any
  441248:	sub	w1, w1, w3
  44124c:	cmp	w2, w1
  441250:	csel	w1, w2, w1, cs  // cs = hs, nlast
  441254:	bl	42c050 <ferror@plt+0x2a310>
  441258:	tbnz	w0, #31, 441338 <ferror@plt+0x3f5f8>
  44125c:	ldr	x0, [sp, #216]
  441260:	ldrb	w1, [x0, #92]
  441264:	cbz	w1, 4412b8 <ferror@plt+0x3f578>
  441268:	and	w1, w1, #0x7
  44126c:	sub	w1, w1, #0x2
  441270:	cmp	w1, #0x2
  441274:	b.hi	4412f4 <ferror@plt+0x3f5b4>  // b.pmore
  441278:	adrp	x2, 484000 <warn@@Base+0x3d6c0>
  44127c:	add	x2, x2, #0x998
  441280:	add	x2, x2, #0xa00
  441284:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441288:	add	x3, x3, #0x26c
  44128c:	str	x3, [sp, #112]
  441290:	str	x21, [sp, #184]
  441294:	ldr	w27, [x2, w1, uxtw #2]
  441298:	b	43e4c0 <ferror@plt+0x3c780>
  44129c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4412a0:	add	x1, x1, #0x1c0
  4412a4:	mov	w2, #0x5                   	// #5
  4412a8:	mov	x0, #0x0                   	// #0
  4412ac:	bl	401c70 <dcgettext@plt>
  4412b0:	bl	446940 <warn@@Base>
  4412b4:	b	43e330 <ferror@plt+0x3c5f0>
  4412b8:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4412bc:	ldr	w27, [sp, #152]
  4412c0:	add	x1, x1, #0x26c
  4412c4:	str	x1, [sp, #112]
  4412c8:	str	x21, [sp, #184]
  4412cc:	b	43e4c0 <ferror@plt+0x3c780>
  4412d0:	mov	w1, #0x8                   	// #8
  4412d4:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4412d8:	mov	w27, #0x8                   	// #8
  4412dc:	ldr	x3, [x0, #672]
  4412e0:	mov	x0, x21
  4412e4:	mov	x21, x2
  4412e8:	blr	x3
  4412ec:	mov	x22, x0
  4412f0:	b	4403ac <ferror@plt+0x3e66c>
  4412f4:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4412f8:	add	x1, x1, #0x26c
  4412fc:	str	x1, [sp, #112]
  441300:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441304:	str	x21, [sp, #184]
  441308:	ldr	w27, [x1, #620]
  44130c:	b	43e4c0 <ferror@plt+0x3c780>
  441310:	sub	x1, x20, x21
  441314:	sub	w0, w1, #0x1
  441318:	cmp	w0, #0x7
  44131c:	b.hi	440410 <ferror@plt+0x3e6d0>  // b.pmore
  441320:	b	4412d4 <ferror@plt+0x3f594>
  441324:	str	x21, [sp, #176]
  441328:	b	43e330 <ferror@plt+0x3c5f0>
  44132c:	mov	w27, w1
  441330:	mov	w2, w1
  441334:	b	43e854 <ferror@plt+0x3cb14>
  441338:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44133c:	add	x1, x1, #0x1c0
  441340:	mov	w2, #0x5                   	// #5
  441344:	mov	x0, #0x0                   	// #0
  441348:	str	x21, [sp, #184]
  44134c:	bl	401c70 <dcgettext@plt>
  441350:	bl	446940 <warn@@Base>
  441354:	b	43e330 <ferror@plt+0x3c5f0>
  441358:	mov	w0, #0xa                   	// #10
  44135c:	bl	401cf0 <putchar@plt>
  441360:	b	43e3d4 <ferror@plt+0x3c694>
  441364:	cmp	w27, #0x8
  441368:	cset	w1, eq  // eq = none
  44136c:	cmn	x0, #0x1
  441370:	csel	w0, w1, wzr, eq  // eq = none
  441374:	cbz	w0, 4411a0 <ferror@plt+0x3f460>
  441378:	b	4411fc <ferror@plt+0x3f4bc>
  44137c:	nop
  441380:	mov	x3, #0xffffffffffffffff    	// #-1
  441384:	stp	x29, x30, [sp, #-32]!
  441388:	udiv	x3, x3, x2
  44138c:	mov	x29, sp
  441390:	str	x19, [sp, #16]
  441394:	mov	x19, x1
  441398:	cmp	x3, x1
  44139c:	b.ls	4413b0 <ferror@plt+0x3f670>  // b.plast
  4413a0:	ldr	x19, [sp, #16]
  4413a4:	mul	x1, x2, x1
  4413a8:	ldp	x29, x30, [sp], #32
  4413ac:	b	44a8a8 <warn@@Base+0x3f68>
  4413b0:	mov	w2, #0x5                   	// #5
  4413b4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4413b8:	mov	x0, #0x0                   	// #0
  4413bc:	add	x1, x1, #0x820
  4413c0:	bl	401c70 <dcgettext@plt>
  4413c4:	mov	x1, x19
  4413c8:	bl	446368 <error@@Base>
  4413cc:	mov	w0, #0x1                   	// #1
  4413d0:	bl	44a720 <warn@@Base+0x3de0>
  4413d4:	nop
  4413d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4413dc:	udiv	x2, x2, x1
  4413e0:	cmp	x2, x0
  4413e4:	b.ls	4413ec <ferror@plt+0x3f6ac>  // b.plast
  4413e8:	b	44a858 <warn@@Base+0x3f18>
  4413ec:	stp	x29, x30, [sp, #-32]!
  4413f0:	mov	w2, #0x5                   	// #5
  4413f4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4413f8:	mov	x29, sp
  4413fc:	add	x1, x1, #0x870
  441400:	str	x19, [sp, #16]
  441404:	mov	x19, x0
  441408:	mov	x0, #0x0                   	// #0
  44140c:	bl	401c70 <dcgettext@plt>
  441410:	mov	x1, x19
  441414:	bl	446368 <error@@Base>
  441418:	mov	w0, #0x1                   	// #1
  44141c:	bl	44a720 <warn@@Base+0x3de0>
  441420:	stp	x29, x30, [sp, #-288]!
  441424:	mov	x29, sp
  441428:	stp	x19, x20, [sp, #16]
  44142c:	ldr	x19, [x0, #32]
  441430:	stp	x21, x22, [sp, #32]
  441434:	stp	x23, x24, [sp, #48]
  441438:	mov	x23, x0
  44143c:	ldr	x21, [x0, #48]
  441440:	cbz	x19, 4418d4 <ferror@plt+0x3fb94>
  441444:	cmp	x21, #0x17
  441448:	b.ls	4417a4 <ferror@plt+0x3fa64>  // b.plast
  44144c:	stp	x25, x26, [sp, #64]
  441450:	add	x22, x19, #0x4
  441454:	add	x26, x19, x21
  441458:	stp	x27, x28, [sp, #80]
  44145c:	mov	w20, w1
  441460:	cmp	x22, x26
  441464:	add	x27, x19, #0x8
  441468:	b.cs	441540 <ferror@plt+0x3f800>  // b.hs, b.nlast
  44146c:	mov	w1, #0x4                   	// #4
  441470:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441474:	mov	x0, x19
  441478:	str	x2, [sp, #104]
  44147c:	ldr	x3, [x2, #672]
  441480:	blr	x3
  441484:	mov	x25, x0
  441488:	cmp	w0, #0x1
  44148c:	b.ls	4417d8 <ferror@plt+0x3fa98>  // b.plast
  441490:	cmp	x26, x27
  441494:	ldr	x2, [sp, #104]
  441498:	b.hi	441714 <ferror@plt+0x3f9d4>  // b.pmore
  44149c:	cmp	x22, x26
  4414a0:	b.cs	4414b4 <ferror@plt+0x3f774>  // b.hs, b.nlast
  4414a4:	sub	w0, w21, #0x5
  4414a8:	sub	x1, x21, #0x4
  4414ac:	cmp	w0, #0x7
  4414b0:	b.ls	441718 <ferror@plt+0x3f9d8>  // b.plast
  4414b4:	add	x22, x19, #0xc
  4414b8:	mov	w24, #0x0                   	// #0
  4414bc:	cmp	x26, x22
  4414c0:	b.hi	441684 <ferror@plt+0x3f944>  // b.pmore
  4414c4:	nop
  4414c8:	add	x19, x19, #0x10
  4414cc:	cmp	x19, x26
  4414d0:	b.cc	4416d4 <ferror@plt+0x3f994>  // b.lo, b.ul, b.last
  4414d4:	mov	x21, x19
  4414d8:	mov	x22, x19
  4414dc:	mov	x27, #0x0                   	// #0
  4414e0:	str	wzr, [sp, #104]
  4414e4:	str	wzr, [sp, #144]
  4414e8:	cbnz	w20, 4415c8 <ferror@plt+0x3f888>
  4414ec:	cmp	x19, x26
  4414f0:	b.hi	441638 <ferror@plt+0x3f8f8>  // b.pmore
  4414f4:	cmp	x19, x22
  4414f8:	ccmp	x22, x26, #0x2, ls  // ls = plast
  4414fc:	b.hi	441638 <ferror@plt+0x3f8f8>  // b.pmore
  441500:	cmp	x21, x22
  441504:	ccmp	x21, x26, #0x2, cs  // cs = hs, nlast
  441508:	b.hi	441638 <ferror@plt+0x3f8f8>  // b.pmore
  44150c:	cmp	w25, #0x1
  441510:	b.eq	44174c <ferror@plt+0x3fa0c>  // b.none
  441514:	cmp	w25, #0x2
  441518:	b.eq	441990 <ferror@plt+0x3fc50>  // b.none
  44151c:	cbnz	w20, 441d14 <ferror@plt+0x3ffd4>
  441520:	mov	w0, #0x1                   	// #1
  441524:	ldp	x19, x20, [sp, #16]
  441528:	ldp	x21, x22, [sp, #32]
  44152c:	ldp	x23, x24, [sp, #48]
  441530:	ldp	x25, x26, [sp, #64]
  441534:	ldp	x27, x28, [sp, #80]
  441538:	ldp	x29, x30, [sp], #288
  44153c:	ret
  441540:	cmp	x19, x26
  441544:	b.cc	441700 <ferror@plt+0x3f9c0>  // b.lo, b.ul, b.last
  441548:	mov	w25, #0x0                   	// #0
  44154c:	mov	w24, #0x0                   	// #0
  441550:	add	x22, x19, #0xc
  441554:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441558:	cmp	x22, x26
  44155c:	b.cc	441684 <ferror@plt+0x3f944>  // b.lo, b.ul, b.last
  441560:	cmp	x26, x27
  441564:	b.ls	4414c8 <ferror@plt+0x3f788>  // b.plast
  441568:	sub	w0, w21, #0x9
  44156c:	sub	x21, x21, #0x8
  441570:	cmp	w0, #0x7
  441574:	b.hi	4414c8 <ferror@plt+0x3f788>  // b.pmore
  441578:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44157c:	mov	w1, w21
  441580:	mov	x0, x27
  441584:	str	x2, [sp, #104]
  441588:	ldr	x3, [x2, #672]
  44158c:	add	x19, x19, #0x10
  441590:	blr	x3
  441594:	str	w0, [sp, #144]
  441598:	cmp	x26, x19
  44159c:	b.ls	4416c0 <ferror@plt+0x3f980>  // b.plast
  4415a0:	ldr	x2, [sp, #104]
  4415a4:	mov	w1, #0x4                   	// #4
  4415a8:	ldr	x2, [x2, #672]
  4415ac:	mov	x0, x22
  4415b0:	blr	x2
  4415b4:	add	x22, x19, w0, uxtw #3
  4415b8:	and	x27, x0, #0xffffffff
  4415bc:	add	x21, x22, w0, uxtw #2
  4415c0:	str	w0, [sp, #104]
  4415c4:	cbz	w20, 4414ec <ferror@plt+0x3f7ac>
  4415c8:	add	x1, x23, #0x18
  4415cc:	add	x0, x23, #0x10
  4415d0:	bl	42edd0 <ferror@plt+0x2d090>
  4415d4:	mov	w2, #0x5                   	// #5
  4415d8:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4415dc:	mov	x0, #0x0                   	// #0
  4415e0:	add	x1, x1, #0x918
  4415e4:	bl	401c70 <dcgettext@plt>
  4415e8:	mov	w1, w25
  4415ec:	bl	401cc0 <printf@plt>
  4415f0:	cmp	w25, #0x1
  4415f4:	b.hi	44172c <ferror@plt+0x3f9ec>  // b.pmore
  4415f8:	mov	w2, #0x5                   	// #5
  4415fc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441600:	mov	x0, #0x0                   	// #0
  441604:	add	x1, x1, #0x958
  441608:	bl	401c70 <dcgettext@plt>
  44160c:	ldr	w1, [sp, #144]
  441610:	bl	401cc0 <printf@plt>
  441614:	mov	w2, #0x5                   	// #5
  441618:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44161c:	mov	x0, #0x0                   	// #0
  441620:	add	x1, x1, #0x978
  441624:	bl	401c70 <dcgettext@plt>
  441628:	ldr	w1, [sp, #104]
  44162c:	bl	401cc0 <printf@plt>
  441630:	cmp	x19, x26
  441634:	b.ls	4414f4 <ferror@plt+0x3f7b4>  // b.plast
  441638:	mov	x3, x27
  44163c:	mov	w4, #0x5                   	// #5
  441640:	adrp	x2, 481000 <warn@@Base+0x3a6c0>
  441644:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441648:	add	x2, x2, #0x998
  44164c:	add	x1, x1, #0x9c0
  441650:	mov	x0, #0x0                   	// #0
  441654:	bl	401c20 <dcngettext@plt>
  441658:	ldr	w2, [sp, #104]
  44165c:	ldr	x1, [x23, #16]
  441660:	bl	446940 <warn@@Base>
  441664:	ldp	x25, x26, [sp, #64]
  441668:	mov	w0, #0x0                   	// #0
  44166c:	ldp	x27, x28, [sp, #80]
  441670:	ldp	x19, x20, [sp, #16]
  441674:	ldp	x21, x22, [sp, #32]
  441678:	ldp	x23, x24, [sp, #48]
  44167c:	ldp	x29, x30, [sp], #288
  441680:	ret
  441684:	ldr	x3, [x2, #672]
  441688:	mov	w1, #0x4                   	// #4
  44168c:	mov	x0, x27
  441690:	str	x2, [sp, #104]
  441694:	add	x19, x19, #0x10
  441698:	blr	x3
  44169c:	str	w0, [sp, #144]
  4416a0:	cmp	x19, x26
  4416a4:	mov	w1, #0x4                   	// #4
  4416a8:	ldr	x2, [sp, #104]
  4416ac:	b.cc	4415a8 <ferror@plt+0x3f868>  // b.lo, b.ul, b.last
  4416b0:	sub	w0, w21, #0xd
  4416b4:	sub	x21, x21, #0xc
  4416b8:	cmp	w0, #0x7
  4416bc:	b.ls	442314 <ferror@plt+0x405d4>  // b.plast
  4416c0:	mov	x21, x19
  4416c4:	mov	x22, x19
  4416c8:	mov	x27, #0x0                   	// #0
  4416cc:	str	wzr, [sp, #104]
  4416d0:	b	4414e8 <ferror@plt+0x3f7a8>
  4416d4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4416d8:	mov	x0, x22
  4416dc:	mov	w1, #0x4                   	// #4
  4416e0:	str	wzr, [sp, #144]
  4416e4:	ldr	x2, [x2, #672]
  4416e8:	blr	x2
  4416ec:	add	x22, x19, w0, uxtw #3
  4416f0:	and	x27, x0, #0xffffffff
  4416f4:	add	x21, x22, w0, uxtw #2
  4416f8:	str	w0, [sp, #104]
  4416fc:	b	4415c4 <ferror@plt+0x3f884>
  441700:	sub	w0, w21, #0x1
  441704:	mov	w1, w21
  441708:	cmp	w0, #0x7
  44170c:	b.hi	441548 <ferror@plt+0x3f808>  // b.pmore
  441710:	b	441470 <ferror@plt+0x3f730>
  441714:	mov	w1, #0x4                   	// #4
  441718:	ldr	x2, [x2, #672]
  44171c:	mov	x0, x22
  441720:	blr	x2
  441724:	mov	w24, w0
  441728:	b	441550 <ferror@plt+0x3f810>
  44172c:	mov	w2, #0x5                   	// #5
  441730:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441734:	mov	x0, #0x0                   	// #0
  441738:	add	x1, x1, #0x938
  44173c:	bl	401c70 <dcgettext@plt>
  441740:	mov	w1, w24
  441744:	bl	401cc0 <printf@plt>
  441748:	b	4415f8 <ferror@plt+0x3f8b8>
  44174c:	cbz	w20, 441d6c <ferror@plt+0x4002c>
  441750:	ldr	w0, [sp, #104]
  441754:	cbz	w0, 441798 <ferror@plt+0x3fa58>
  441758:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  44175c:	add	x24, x24, #0x6a8
  441760:	mov	w25, #0x0                   	// #0
  441764:	mov	x0, x19
  441768:	add	x19, x19, #0x8
  44176c:	mov	x27, x22
  441770:	cmp	x19, x26
  441774:	add	x22, x22, #0x4
  441778:	b.ls	4417e0 <ferror@plt+0x3faa0>  // b.plast
  44177c:	stp	xzr, xzr, [sp, #208]
  441780:	ldr	w0, [sp, #104]
  441784:	add	w25, w25, #0x1
  441788:	cmp	w0, w25
  44178c:	b.hi	441764 <ferror@plt+0x3fa24>  // b.pmore
  441790:	cbz	w20, 441520 <ferror@plt+0x3f7e0>
  441794:	nop
  441798:	mov	w0, #0xa                   	// #10
  44179c:	bl	401cf0 <putchar@plt>
  4417a0:	b	441520 <ferror@plt+0x3f7e0>
  4417a4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4417a8:	add	x1, x1, #0x8e0
  4417ac:	mov	w2, #0x5                   	// #5
  4417b0:	mov	x0, #0x0                   	// #0
  4417b4:	bl	401c70 <dcgettext@plt>
  4417b8:	ldr	x1, [x23, #16]
  4417bc:	bl	446940 <warn@@Base>
  4417c0:	mov	w0, #0x0                   	// #0
  4417c4:	ldp	x19, x20, [sp, #16]
  4417c8:	ldp	x21, x22, [sp, #32]
  4417cc:	ldp	x23, x24, [sp, #48]
  4417d0:	ldp	x29, x30, [sp], #288
  4417d4:	ret
  4417d8:	mov	w24, #0x0                   	// #0
  4417dc:	b	441550 <ferror@plt+0x3f810>
  4417e0:	add	x2, sp, #0xd8
  4417e4:	add	x1, sp, #0xd0
  4417e8:	bl	446dc0 <warn@@Base+0x480>
  4417ec:	ldr	x0, [sp, #208]
  4417f0:	cbz	x0, 441db0 <ferror@plt+0x40070>
  4417f4:	cmp	x26, x22
  4417f8:	mov	w1, #0x4                   	// #4
  4417fc:	b.ls	4418e4 <ferror@plt+0x3fba4>  // b.plast
  441800:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441804:	mov	x0, x27
  441808:	ldr	x2, [x2, #672]
  44180c:	blr	x2
  441810:	lsl	w28, w0, #2
  441814:	adds	x28, x21, x28
  441818:	b.cs	441bec <ferror@plt+0x3feac>  // b.hs, b.nlast
  44181c:	cbnz	w20, 441934 <ferror@plt+0x3fbf4>
  441820:	cmp	x26, x28
  441824:	b.ls	441908 <ferror@plt+0x3fbc8>  // b.plast
  441828:	adrp	x27, 481000 <warn@@Base+0x3a6c0>
  44182c:	add	x27, x27, #0xa70
  441830:	b	44184c <ferror@plt+0x3fb0c>
  441834:	mov	w1, w0
  441838:	adrp	x0, 452000 <warn@@Base+0xb6c0>
  44183c:	add	x0, x0, #0x7e8
  441840:	bl	401cc0 <printf@plt>
  441844:	cmp	x28, x26
  441848:	b.cs	441908 <ferror@plt+0x3fbc8>  // b.hs, b.nlast
  44184c:	mov	x0, x28
  441850:	add	x28, x28, #0x4
  441854:	cmp	x28, x26
  441858:	b.cc	4418a4 <ferror@plt+0x3fb64>  // b.lo, b.ul, b.last
  44185c:	sub	x1, x26, x0
  441860:	sub	w2, w1, #0x1
  441864:	cmp	w2, #0x7
  441868:	b.hi	4418c4 <ferror@plt+0x3fb84>  // b.pmore
  44186c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441870:	ldr	x2, [x2, #672]
  441874:	blr	x2
  441878:	cbz	w0, 4418c4 <ferror@plt+0x3fb84>
  44187c:	cbnz	w20, 441834 <ferror@plt+0x3faf4>
  441880:	ldr	w2, [x24, #2944]
  441884:	ldr	w1, [x24, #2948]
  441888:	cmp	w1, w2
  44188c:	b.cs	4418ac <ferror@plt+0x3fb6c>  // b.hs, b.nlast
  441890:	ldr	x2, [x24, #2936]
  441894:	add	w3, w1, #0x1
  441898:	str	w3, [x24, #2948]
  44189c:	str	w0, [x2, w1, uxtw #2]
  4418a0:	b	441844 <ferror@plt+0x3fb04>
  4418a4:	mov	w1, #0x4                   	// #4
  4418a8:	b	44186c <ferror@plt+0x3fb2c>
  4418ac:	mov	x1, x27
  4418b0:	mov	w2, #0x5                   	// #5
  4418b4:	mov	x0, #0x0                   	// #0
  4418b8:	bl	401c70 <dcgettext@plt>
  4418bc:	bl	446368 <error@@Base>
  4418c0:	b	441844 <ferror@plt+0x3fb04>
  4418c4:	cbz	w20, 44196c <ferror@plt+0x3fc2c>
  4418c8:	mov	w0, #0xa                   	// #10
  4418cc:	bl	401cf0 <putchar@plt>
  4418d0:	b	441780 <ferror@plt+0x3fa40>
  4418d4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4418d8:	mov	w2, #0x5                   	// #5
  4418dc:	add	x1, x1, #0x8c8
  4418e0:	b	4417b0 <ferror@plt+0x3fa70>
  4418e4:	sub	x0, x22, #0x4
  4418e8:	cmp	x26, x0
  4418ec:	b.ls	441b88 <ferror@plt+0x3fe48>  // b.plast
  4418f0:	sub	x1, x26, x27
  4418f4:	mov	x28, x21
  4418f8:	sub	w0, w1, #0x1
  4418fc:	cmp	w0, #0x7
  441900:	b.hi	44181c <ferror@plt+0x3fadc>  // b.pmore
  441904:	b	441800 <ferror@plt+0x3fac0>
  441908:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44190c:	add	x1, x1, #0xa48
  441910:	mov	w2, #0x5                   	// #5
  441914:	mov	x0, #0x0                   	// #0
  441918:	bl	401c70 <dcgettext@plt>
  44191c:	ldr	x1, [x23, #16]
  441920:	bl	446940 <warn@@Base>
  441924:	mov	w0, #0x0                   	// #0
  441928:	ldp	x25, x26, [sp, #64]
  44192c:	ldp	x27, x28, [sp, #80]
  441930:	b	441670 <ferror@plt+0x3f930>
  441934:	mov	w2, #0x5                   	// #5
  441938:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44193c:	mov	x0, #0x0                   	// #0
  441940:	add	x1, x1, #0xa20
  441944:	bl	401c70 <dcgettext@plt>
  441948:	mov	x27, x0
  44194c:	ldp	x0, x1, [sp, #208]
  441950:	add	x2, sp, #0xe0
  441954:	bl	42faa0 <ferror@plt+0x2dd60>
  441958:	mov	x2, x0
  44195c:	mov	w1, w25
  441960:	mov	x0, x27
  441964:	bl	401cc0 <printf@plt>
  441968:	b	441820 <ferror@plt+0x3fae0>
  44196c:	ldr	w1, [x24, #2944]
  441970:	ldr	w0, [x24, #2948]
  441974:	cmp	w0, w1
  441978:	b.cs	441bd0 <ferror@plt+0x3fe90>  // b.hs, b.nlast
  44197c:	ldr	x1, [x24, #2936]
  441980:	add	w2, w0, #0x1
  441984:	str	w2, [x24, #2948]
  441988:	str	wzr, [x1, w0, uxtw #2]
  44198c:	b	441780 <ferror@plt+0x3fa40>
  441990:	ldr	w25, [sp, #144]
  441994:	ubfiz	x0, x24, #2, #32
  441998:	add	x2, x21, x0
  44199c:	str	x2, [sp, #168]
  4419a0:	mul	x1, x0, x25
  4419a4:	add	x3, x2, x1
  4419a8:	str	x3, [sp, #192]
  4419ac:	cbnz	w24, 441b90 <ferror@plt+0x3fe50>
  4419b0:	ldr	x0, [x23, #16]
  4419b4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4419b8:	add	x1, x1, #0xae0
  4419bc:	bl	401ba0 <strcmp@plt>
  4419c0:	str	w0, [sp, #204]
  4419c4:	cbnz	w20, 4420f0 <ferror@plt+0x403b0>
  4419c8:	ldr	w0, [sp, #204]
  4419cc:	adrp	x23, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4419d0:	add	x23, x23, #0x6a8
  4419d4:	cbnz	w0, 4420d0 <ferror@plt+0x40390>
  4419d8:	ldr	w2, [sp, #144]
  4419dc:	mov	x0, x25
  4419e0:	mov	x1, #0x88                  	// #136
  4419e4:	str	w2, [x23, #2576]
  4419e8:	bl	4413d8 <ferror@plt+0x3f698>
  4419ec:	str	x0, [sp, #176]
  4419f0:	str	x0, [x23, #2568]
  4419f4:	ldr	w0, [sp, #104]
  4419f8:	cbz	w0, 441dc0 <ferror@plt+0x40080>
  4419fc:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  441a00:	mov	x28, x22
  441a04:	add	x0, x0, #0xc00
  441a08:	mov	x25, x19
  441a0c:	str	wzr, [sp, #112]
  441a10:	str	x0, [sp, #184]
  441a14:	b	441a4c <ferror@plt+0x3fd0c>
  441a18:	cmp	x26, x28
  441a1c:	b.ls	441a30 <ferror@plt+0x3fcf0>  // b.plast
  441a20:	sub	x1, x26, x28
  441a24:	sub	w0, w1, #0x1
  441a28:	cmp	w0, #0x7
  441a2c:	b.ls	441a74 <ferror@plt+0x3fd34>  // b.plast
  441a30:	ldr	w0, [sp, #112]
  441a34:	ldr	w1, [sp, #104]
  441a38:	add	w0, w0, #0x1
  441a3c:	str	w0, [sp, #112]
  441a40:	cmp	w1, w0
  441a44:	b.ls	441dbc <ferror@plt+0x4007c>  // b.plast
  441a48:	ldr	x28, [sp, #120]
  441a4c:	mov	x23, x25
  441a50:	add	x25, x25, #0x8
  441a54:	cmp	x25, x26
  441a58:	b.ls	441c88 <ferror@plt+0x3ff48>  // b.plast
  441a5c:	stp	xzr, xzr, [sp, #208]
  441a60:	add	x0, x28, #0x4
  441a64:	str	x0, [sp, #120]
  441a68:	cmp	x0, x26
  441a6c:	b.cs	441a18 <ferror@plt+0x3fcd8>  // b.hs, b.nlast
  441a70:	mov	w1, #0x4                   	// #4
  441a74:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441a78:	mov	x0, x28
  441a7c:	add	x28, x2, #0x2a0
  441a80:	ldr	x2, [x2, #672]
  441a84:	blr	x2
  441a88:	mov	x3, x0
  441a8c:	mov	w5, w0
  441a90:	cbz	w0, 441a30 <ferror@plt+0x3fcf0>
  441a94:	ldr	w0, [sp, #144]
  441a98:	cmp	w3, w0
  441a9c:	b.hi	442284 <ferror@plt+0x40544>  // b.pmore
  441aa0:	cbnz	w20, 441ca4 <ferror@plt+0x3ff64>
  441aa4:	cmp	x25, x26
  441aa8:	b.cs	4422d8 <ferror@plt+0x40598>  // b.hs, b.nlast
  441aac:	sub	w3, w3, #0x1
  441ab0:	mov	w0, #0x88                  	// #136
  441ab4:	ldr	x2, [sp, #176]
  441ab8:	umull	x0, w3, w0
  441abc:	mul	w23, w3, w24
  441ac0:	ldur	x1, [x25, #-8]
  441ac4:	add	x3, x2, x0
  441ac8:	str	x1, [x2, x0]
  441acc:	lsl	w23, w23, #2
  441ad0:	ldr	x0, [sp, #168]
  441ad4:	str	x3, [sp, #152]
  441ad8:	adds	x23, x0, x23
  441adc:	ccmp	x26, x23, #0x0, cc  // cc = lo, ul, last
  441ae0:	b.cc	441d34 <ferror@plt+0x3fff4>  // b.lo, b.ul, b.last
  441ae4:	cbz	w24, 441a30 <ferror@plt+0x3fcf0>
  441ae8:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  441aec:	mov	w27, #0x0                   	// #0
  441af0:	add	x0, x0, #0xbf8
  441af4:	str	x0, [sp, #160]
  441af8:	lsl	w2, w27, #2
  441afc:	add	x5, x2, #0x4
  441b00:	add	x0, x23, x2
  441b04:	add	x1, x23, x5
  441b08:	cmp	x26, x1
  441b0c:	b.hi	441c14 <ferror@plt+0x3fed4>  // b.pmore
  441b10:	cmp	x0, x26
  441b14:	mov	w6, #0x0                   	// #0
  441b18:	b.cs	441b2c <ferror@plt+0x3fdec>  // b.hs, b.nlast
  441b1c:	sub	x1, x26, x0
  441b20:	sub	w7, w1, #0x1
  441b24:	cmp	w7, #0x7
  441b28:	b.ls	441c18 <ferror@plt+0x3fed8>  // b.plast
  441b2c:	cbnz	w20, 441c30 <ferror@plt+0x3fef0>
  441b30:	add	x5, x21, x5
  441b34:	add	x0, x21, x2
  441b38:	cmp	x26, x5
  441b3c:	b.hi	441c40 <ferror@plt+0x3ff00>  // b.pmore
  441b40:	cmp	x0, x26
  441b44:	b.cs	441c9c <ferror@plt+0x3ff5c>  // b.hs, b.nlast
  441b48:	sub	x2, x26, x0
  441b4c:	mov	w1, #0x0                   	// #0
  441b50:	sub	w5, w2, #0x1
  441b54:	cmp	w5, #0x7
  441b58:	b.ls	442304 <ferror@plt+0x405c4>  // b.plast
  441b5c:	ldr	x0, [sp, #152]
  441b60:	mov	w6, w6
  441b64:	add	x1, x0, w1, uxtw #3
  441b68:	str	x6, [x1, #8]
  441b6c:	add	w27, w27, #0x1
  441b70:	cmp	w24, w27
  441b74:	b.hi	441af8 <ferror@plt+0x3fdb8>  // b.pmore
  441b78:	cbz	w20, 441a30 <ferror@plt+0x3fcf0>
  441b7c:	mov	w0, #0xa                   	// #10
  441b80:	bl	401cf0 <putchar@plt>
  441b84:	b	441a30 <ferror@plt+0x3fcf0>
  441b88:	mov	x28, x21
  441b8c:	b	44181c <ferror@plt+0x3fadc>
  441b90:	udiv	x0, x1, x0
  441b94:	cmp	x25, x0
  441b98:	b.ne	441bc0 <ferror@plt+0x3fe80>  // b.any
  441b9c:	cmp	x21, x2
  441ba0:	ccmp	x26, x2, #0x0, ls  // ls = plast
  441ba4:	b.cc	441bc0 <ferror@plt+0x3fe80>  // b.lo, b.ul, b.last
  441ba8:	cmp	x2, x3
  441bac:	ccmp	x26, x3, #0x0, ls  // ls = plast
  441bb0:	b.cc	441bc0 <ferror@plt+0x3fe80>  // b.lo, b.ul, b.last
  441bb4:	adds	x1, x3, x1
  441bb8:	ccmp	x26, x1, #0x0, cc  // cc = lo, ul, last
  441bbc:	b.cs	4419b0 <ferror@plt+0x3fc70>  // b.hs, b.nlast
  441bc0:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441bc4:	mov	w2, #0x5                   	// #5
  441bc8:	add	x1, x1, #0xaa8
  441bcc:	b	441914 <ferror@plt+0x3fbd4>
  441bd0:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441bd4:	add	x1, x1, #0xa70
  441bd8:	mov	w2, #0x5                   	// #5
  441bdc:	mov	x0, #0x0                   	// #0
  441be0:	bl	401c70 <dcgettext@plt>
  441be4:	bl	446368 <error@@Base>
  441be8:	b	441780 <ferror@plt+0x3fa40>
  441bec:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441bf0:	add	x1, x1, #0x9e8
  441bf4:	mov	w2, #0x5                   	// #5
  441bf8:	mov	x0, #0x0                   	// #0
  441bfc:	bl	401c70 <dcgettext@plt>
  441c00:	bl	446940 <warn@@Base>
  441c04:	mov	w0, #0x0                   	// #0
  441c08:	ldp	x25, x26, [sp, #64]
  441c0c:	ldp	x27, x28, [sp, #80]
  441c10:	b	441670 <ferror@plt+0x3f930>
  441c14:	mov	w1, #0x4                   	// #4
  441c18:	ldr	x6, [x28]
  441c1c:	stp	x2, x5, [sp, #128]
  441c20:	blr	x6
  441c24:	mov	w6, w0
  441c28:	ldp	x2, x5, [sp, #128]
  441c2c:	cbz	w20, 441b30 <ferror@plt+0x3fdf0>
  441c30:	ldr	x0, [sp, #160]
  441c34:	mov	w1, w6
  441c38:	bl	401cc0 <printf@plt>
  441c3c:	b	441b6c <ferror@plt+0x3fe2c>
  441c40:	mov	w1, #0x4                   	// #4
  441c44:	ldr	x2, [x28]
  441c48:	str	w6, [sp, #128]
  441c4c:	blr	x2
  441c50:	mov	x5, x0
  441c54:	ldr	w6, [sp, #128]
  441c58:	cmp	w0, #0x7
  441c5c:	mov	w1, w0
  441c60:	b.ls	441b5c <ferror@plt+0x3fe1c>  // b.plast
  441c64:	ldr	x1, [sp, #184]
  441c68:	mov	w2, #0x5                   	// #5
  441c6c:	mov	x0, #0x0                   	// #0
  441c70:	str	x5, [sp, #128]
  441c74:	bl	401c70 <dcgettext@plt>
  441c78:	ldr	x5, [sp, #128]
  441c7c:	mov	w1, w5
  441c80:	bl	446940 <warn@@Base>
  441c84:	b	441b6c <ferror@plt+0x3fe2c>
  441c88:	add	x2, sp, #0xd8
  441c8c:	add	x1, sp, #0xd0
  441c90:	mov	x0, x23
  441c94:	bl	446dc0 <warn@@Base+0x480>
  441c98:	b	441a60 <ferror@plt+0x3fd20>
  441c9c:	mov	w1, #0x0                   	// #0
  441ca0:	b	441b5c <ferror@plt+0x3fe1c>
  441ca4:	sub	w3, w3, #0x1
  441ca8:	ldr	x0, [sp, #168]
  441cac:	mul	w23, w24, w3
  441cb0:	lsl	w23, w23, #2
  441cb4:	adds	x23, x0, x23
  441cb8:	ccmp	x26, x23, #0x0, cc  // cc = lo, ul, last
  441cbc:	b.cc	441d34 <ferror@plt+0x3fff4>  // b.lo, b.ul, b.last
  441cc0:	mov	w2, #0x5                   	// #5
  441cc4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441cc8:	mov	x0, #0x0                   	// #0
  441ccc:	add	x1, x1, #0xbe8
  441cd0:	str	w3, [sp, #128]
  441cd4:	bl	401c70 <dcgettext@plt>
  441cd8:	mov	x27, x0
  441cdc:	add	x2, sp, #0xe0
  441ce0:	ldp	x0, x1, [sp, #208]
  441ce4:	bl	42faa0 <ferror@plt+0x2dd60>
  441ce8:	mov	x2, x0
  441cec:	ldr	w1, [sp, #112]
  441cf0:	mov	x0, x27
  441cf4:	bl	401cc0 <printf@plt>
  441cf8:	ldr	w3, [sp, #128]
  441cfc:	cbz	w24, 441b7c <ferror@plt+0x3fe3c>
  441d00:	ldr	x1, [sp, #176]
  441d04:	mov	w0, #0x88                  	// #136
  441d08:	umaddl	x0, w3, w0, x1
  441d0c:	str	x0, [sp, #152]
  441d10:	b	441ae8 <ferror@plt+0x3fda8>
  441d14:	mov	w2, #0x5                   	// #5
  441d18:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441d1c:	mov	x0, #0x0                   	// #0
  441d20:	add	x1, x1, #0xc40
  441d24:	bl	401c70 <dcgettext@plt>
  441d28:	mov	w1, w25
  441d2c:	bl	401cc0 <printf@plt>
  441d30:	b	441798 <ferror@plt+0x3fa58>
  441d34:	mov	w2, #0x5                   	// #5
  441d38:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441d3c:	mov	x0, #0x0                   	// #0
  441d40:	add	x1, x1, #0xba8
  441d44:	str	w5, [sp, #104]
  441d48:	bl	401c70 <dcgettext@plt>
  441d4c:	ldr	w5, [sp, #104]
  441d50:	mov	w2, w24
  441d54:	mov	w1, w5
  441d58:	bl	446940 <warn@@Base>
  441d5c:	mov	w0, #0x0                   	// #0
  441d60:	ldp	x25, x26, [sp, #64]
  441d64:	ldp	x27, x28, [sp, #80]
  441d68:	b	441670 <ferror@plt+0x3f930>
  441d6c:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  441d70:	add	x24, x24, #0x6a8
  441d74:	subs	x1, x26, x21
  441d78:	add	x2, x1, #0x3
  441d7c:	ldr	x0, [x24, #2936]
  441d80:	csel	x2, x2, x1, mi  // mi = first
  441d84:	asr	x2, x2, #2
  441d88:	cbz	x0, 442208 <ferror@plt+0x404c8>
  441d8c:	ldr	w1, [x24, #2948]
  441d90:	add	w1, w1, w2
  441d94:	str	w1, [x24, #2944]
  441d98:	ubfiz	x1, x1, #2, #32
  441d9c:	bl	44a8a8 <warn@@Base+0x3f68>
  441da0:	str	x0, [x24, #2936]
  441da4:	ldr	w0, [sp, #104]
  441da8:	cbnz	w0, 441758 <ferror@plt+0x3fa18>
  441dac:	b	441520 <ferror@plt+0x3f7e0>
  441db0:	ldr	x0, [sp, #216]
  441db4:	cbnz	x0, 4417f4 <ferror@plt+0x3fab4>
  441db8:	b	441780 <ferror@plt+0x3fa40>
  441dbc:	cbnz	w20, 441f78 <ferror@plt+0x40238>
  441dc0:	cbz	w24, 441e24 <ferror@plt+0x400e4>
  441dc4:	adrp	x23, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  441dc8:	add	x23, x23, #0x6a8
  441dcc:	adrp	x25, 481000 <warn@@Base+0x3a6c0>
  441dd0:	add	x23, x23, #0xb68
  441dd4:	add	x25, x25, #0xb28
  441dd8:	mov	w27, #0x0                   	// #0
  441ddc:	nop
  441de0:	lsl	w0, w27, #2
  441de4:	add	x1, x0, #0x4
  441de8:	add	x0, x21, x0
  441dec:	add	x1, x21, x1
  441df0:	cmp	x26, x1
  441df4:	b.hi	442000 <ferror@plt+0x402c0>  // b.pmore
  441df8:	cmp	x0, x26
  441dfc:	b.cs	441e10 <ferror@plt+0x400d0>  // b.hs, b.nlast
  441e00:	sub	x1, x26, x0
  441e04:	sub	w2, w1, #0x1
  441e08:	cmp	w2, #0x7
  441e0c:	b.ls	442004 <ferror@plt+0x402c4>  // b.plast
  441e10:	cbnz	w20, 4420ac <ferror@plt+0x4036c>
  441e14:	add	w27, w27, #0x1
  441e18:	cmp	w24, w27
  441e1c:	b.hi	441de0 <ferror@plt+0x400a0>  // b.pmore
  441e20:	cbnz	w20, 441fd0 <ferror@plt+0x40290>
  441e24:	ldr	w0, [sp, #104]
  441e28:	cbz	w0, 441520 <ferror@plt+0x3f7e0>
  441e2c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  441e30:	mov	w23, #0x0                   	// #0
  441e34:	add	x0, x0, #0xc00
  441e38:	str	x0, [sp, #144]
  441e3c:	b	441e6c <ferror@plt+0x4012c>
  441e40:	cmp	x26, x22
  441e44:	b.ls	441e58 <ferror@plt+0x40118>  // b.plast
  441e48:	sub	x1, x26, x22
  441e4c:	sub	w0, w1, #0x1
  441e50:	cmp	w0, #0x7
  441e54:	b.ls	441e90 <ferror@plt+0x40150>  // b.plast
  441e58:	ldr	w0, [sp, #104]
  441e5c:	add	w23, w23, #0x1
  441e60:	cmp	w0, w23
  441e64:	b.ls	441790 <ferror@plt+0x3fa50>  // b.plast
  441e68:	mov	x22, x25
  441e6c:	mov	x0, x19
  441e70:	add	x19, x19, #0x8
  441e74:	cmp	x19, x26
  441e78:	b.ls	442094 <ferror@plt+0x40354>  // b.plast
  441e7c:	stp	xzr, xzr, [sp, #208]
  441e80:	add	x25, x22, #0x4
  441e84:	cmp	x25, x26
  441e88:	b.cs	441e40 <ferror@plt+0x40100>  // b.hs, b.nlast
  441e8c:	mov	w1, #0x4                   	// #4
  441e90:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  441e94:	add	x28, x2, #0x2a0
  441e98:	mov	x0, x22
  441e9c:	ldr	x2, [x2, #672]
  441ea0:	blr	x2
  441ea4:	cbz	w0, 441e58 <ferror@plt+0x40118>
  441ea8:	sub	w5, w0, #0x1
  441eac:	ldr	x0, [sp, #192]
  441eb0:	mul	w22, w5, w24
  441eb4:	lsl	w22, w22, #2
  441eb8:	add	x22, x0, x22
  441ebc:	cbnz	w20, 442224 <ferror@plt+0x404e4>
  441ec0:	cbz	w24, 441e58 <ferror@plt+0x40118>
  441ec4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441ec8:	add	x1, x1, #0xbf8
  441ecc:	str	x1, [sp, #136]
  441ed0:	mov	w0, #0x88                  	// #136
  441ed4:	ldr	x1, [sp, #176]
  441ed8:	mov	w27, #0x0                   	// #0
  441edc:	umaddl	x0, w5, w0, x1
  441ee0:	str	x0, [sp, #128]
  441ee4:	nop
  441ee8:	lsl	w2, w27, #2
  441eec:	add	x5, x2, #0x4
  441ef0:	add	x0, x22, x2
  441ef4:	add	x1, x22, x5
  441ef8:	cmp	x26, x1
  441efc:	b.hi	441fe4 <ferror@plt+0x402a4>  // b.pmore
  441f00:	cmp	x26, x0
  441f04:	mov	w6, #0x0                   	// #0
  441f08:	b.ls	441f1c <ferror@plt+0x401dc>  // b.plast
  441f0c:	sub	x1, x26, x0
  441f10:	sub	w7, w1, #0x1
  441f14:	cmp	w7, #0x7
  441f18:	b.ls	441fe8 <ferror@plt+0x402a8>  // b.plast
  441f1c:	cbnz	w20, 442084 <ferror@plt+0x40344>
  441f20:	add	x5, x21, x5
  441f24:	add	x0, x21, x2
  441f28:	cmp	x26, x5
  441f2c:	b.hi	44203c <ferror@plt+0x402fc>  // b.pmore
  441f30:	cmp	x26, x0
  441f34:	b.ls	4420a4 <ferror@plt+0x40364>  // b.plast
  441f38:	sub	x2, x26, x0
  441f3c:	mov	w1, #0x0                   	// #0
  441f40:	sub	w5, w2, #0x1
  441f44:	cmp	w5, #0x7
  441f48:	b.ls	44230c <ferror@plt+0x405cc>  // b.plast
  441f4c:	ldr	x0, [sp, #128]
  441f50:	mov	w6, w6
  441f54:	add	x1, x0, w1, uxtw #3
  441f58:	str	x6, [x1, #72]
  441f5c:	add	w27, w27, #0x1
  441f60:	cmp	w24, w27
  441f64:	b.hi	441ee8 <ferror@plt+0x401a8>  // b.pmore
  441f68:	cbz	w20, 441e58 <ferror@plt+0x40118>
  441f6c:	mov	w0, #0xa                   	// #10
  441f70:	bl	401cf0 <putchar@plt>
  441f74:	b	441e58 <ferror@plt+0x40118>
  441f78:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  441f7c:	add	x0, x0, #0xb18
  441f80:	str	x0, [sp, #112]
  441f84:	mov	w0, #0xa                   	// #10
  441f88:	bl	401cf0 <putchar@plt>
  441f8c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441f90:	add	x1, x1, #0xc30
  441f94:	mov	w2, #0x5                   	// #5
  441f98:	mov	x0, #0x0                   	// #0
  441f9c:	bl	401c70 <dcgettext@plt>
  441fa0:	bl	401cc0 <printf@plt>
  441fa4:	ldr	w0, [sp, #204]
  441fa8:	cbnz	w0, 4422bc <ferror@plt+0x4057c>
  441fac:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  441fb0:	add	x1, x1, #0xb00
  441fb4:	mov	w2, #0x5                   	// #5
  441fb8:	mov	x0, #0x0                   	// #0
  441fbc:	bl	401c70 <dcgettext@plt>
  441fc0:	mov	x1, x0
  441fc4:	ldr	x0, [sp, #112]
  441fc8:	bl	401cc0 <printf@plt>
  441fcc:	cbnz	w24, 441dc4 <ferror@plt+0x40084>
  441fd0:	mov	w0, #0xa                   	// #10
  441fd4:	bl	401cf0 <putchar@plt>
  441fd8:	ldr	w0, [sp, #104]
  441fdc:	cbnz	w0, 441e2c <ferror@plt+0x400ec>
  441fe0:	b	441798 <ferror@plt+0x3fa58>
  441fe4:	mov	w1, #0x4                   	// #4
  441fe8:	ldr	x6, [x28]
  441fec:	stp	x2, x5, [sp, #112]
  441ff0:	blr	x6
  441ff4:	mov	w6, w0
  441ff8:	ldp	x2, x5, [sp, #112]
  441ffc:	b	441f1c <ferror@plt+0x401dc>
  442000:	mov	w1, #0x4                   	// #4
  442004:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  442008:	ldr	x2, [x2, #672]
  44200c:	blr	x2
  442010:	cbz	w20, 441e14 <ferror@plt+0x400d4>
  442014:	sub	w1, w0, #0x1
  442018:	cmp	w1, #0x7
  44201c:	b.hi	4420b0 <ferror@plt+0x40370>  // b.pmore
  442020:	adrp	x0, 485000 <warn@@Base+0x3e6c0>
  442024:	add	x0, x0, #0xa98
  442028:	add	x0, x0, #0xa98
  44202c:	ldr	x1, [x0, w1, uxtw #3]
  442030:	mov	x0, x25
  442034:	bl	401cc0 <printf@plt>
  442038:	b	441e14 <ferror@plt+0x400d4>
  44203c:	mov	w1, #0x4                   	// #4
  442040:	ldr	x2, [x28]
  442044:	str	w6, [sp, #112]
  442048:	blr	x2
  44204c:	mov	x5, x0
  442050:	ldr	w6, [sp, #112]
  442054:	cmp	w0, #0x7
  442058:	mov	w1, w0
  44205c:	b.ls	441f4c <ferror@plt+0x4020c>  // b.plast
  442060:	ldr	x1, [sp, #144]
  442064:	mov	w2, #0x5                   	// #5
  442068:	mov	x0, #0x0                   	// #0
  44206c:	str	x5, [sp, #112]
  442070:	bl	401c70 <dcgettext@plt>
  442074:	ldr	x5, [sp, #112]
  442078:	mov	w1, w5
  44207c:	bl	446940 <warn@@Base>
  442080:	b	441f5c <ferror@plt+0x4021c>
  442084:	ldr	x0, [sp, #136]
  442088:	mov	w1, w6
  44208c:	bl	401cc0 <printf@plt>
  442090:	b	441f5c <ferror@plt+0x4021c>
  442094:	add	x2, sp, #0xd8
  442098:	add	x1, sp, #0xd0
  44209c:	bl	446dc0 <warn@@Base+0x480>
  4420a0:	b	441e80 <ferror@plt+0x40140>
  4420a4:	mov	w1, #0x0                   	// #0
  4420a8:	b	441f4c <ferror@plt+0x4020c>
  4420ac:	mov	w0, #0x0                   	// #0
  4420b0:	mov	w3, w0
  4420b4:	mov	x1, #0x10                  	// #16
  4420b8:	mov	x0, x23
  4420bc:	adrp	x2, 450000 <warn@@Base+0x96c0>
  4420c0:	add	x2, x2, #0x318
  4420c4:	bl	4019e0 <snprintf@plt>
  4420c8:	mov	x1, x23
  4420cc:	b	442030 <ferror@plt+0x402f0>
  4420d0:	ldr	w2, [sp, #144]
  4420d4:	mov	x0, x25
  4420d8:	mov	x1, #0x88                  	// #136
  4420dc:	str	w2, [x23, #2592]
  4420e0:	bl	4413d8 <ferror@plt+0x3f698>
  4420e4:	str	x0, [sp, #176]
  4420e8:	str	x0, [x23, #2584]
  4420ec:	b	4419f4 <ferror@plt+0x3fcb4>
  4420f0:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4420f4:	add	x1, x1, #0xaf0
  4420f8:	mov	w2, #0x5                   	// #5
  4420fc:	mov	x0, #0x0                   	// #0
  442100:	bl	401c70 <dcgettext@plt>
  442104:	bl	401cc0 <printf@plt>
  442108:	ldr	w0, [sp, #204]
  44210c:	cbnz	w0, 442268 <ferror@plt+0x40528>
  442110:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442114:	add	x1, x1, #0xb00
  442118:	mov	w2, #0x5                   	// #5
  44211c:	mov	x0, #0x0                   	// #0
  442120:	bl	401c70 <dcgettext@plt>
  442124:	mov	x1, x0
  442128:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  44212c:	adrp	x25, 481000 <warn@@Base+0x3a6c0>
  442130:	add	x0, x0, #0xb18
  442134:	add	x25, x25, #0xb28
  442138:	mov	w23, #0x0                   	// #0
  44213c:	str	x0, [sp, #112]
  442140:	bl	401cc0 <printf@plt>
  442144:	cbz	w24, 4421f0 <ferror@plt+0x404b0>
  442148:	adrp	x27, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  44214c:	add	x27, x27, #0x6a8
  442150:	adrp	x28, 450000 <warn@@Base+0x96c0>
  442154:	add	x27, x27, #0xb68
  442158:	add	x28, x28, #0x318
  44215c:	b	4421a4 <ferror@plt+0x40464>
  442160:	sub	x1, x26, x0
  442164:	cmp	x0, x26
  442168:	sub	w2, w1, #0x1
  44216c:	mov	w3, #0x0                   	// #0
  442170:	b.cs	44217c <ferror@plt+0x4043c>  // b.hs, b.nlast
  442174:	cmp	w2, #0x7
  442178:	b.ls	4421c0 <ferror@plt+0x40480>  // b.plast
  44217c:	mov	x1, #0x10                  	// #16
  442180:	mov	x2, x28
  442184:	mov	x0, x27
  442188:	bl	4019e0 <snprintf@plt>
  44218c:	mov	x1, x27
  442190:	add	w23, w23, #0x1
  442194:	mov	x0, x25
  442198:	bl	401cc0 <printf@plt>
  44219c:	cmp	w24, w23
  4421a0:	b.eq	4421f0 <ferror@plt+0x404b0>  // b.none
  4421a4:	lsl	w0, w23, #2
  4421a8:	mov	w1, #0x4                   	// #4
  4421ac:	add	x2, x0, #0x4
  4421b0:	add	x0, x21, x0
  4421b4:	add	x2, x21, x2
  4421b8:	cmp	x26, x2
  4421bc:	b.ls	442160 <ferror@plt+0x40420>  // b.plast
  4421c0:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4421c4:	ldr	x2, [x2, #672]
  4421c8:	blr	x2
  4421cc:	sub	w2, w0, #0x1
  4421d0:	adrp	x1, 485000 <warn@@Base+0x3e6c0>
  4421d4:	add	x1, x1, #0xa98
  4421d8:	add	x1, x1, #0xa98
  4421dc:	mov	w3, w0
  4421e0:	cmp	w2, #0x7
  4421e4:	b.hi	44217c <ferror@plt+0x4043c>  // b.pmore
  4421e8:	ldr	x1, [x1, w2, uxtw #3]
  4421ec:	b	442190 <ferror@plt+0x40450>
  4421f0:	mov	w0, #0xa                   	// #10
  4421f4:	str	xzr, [sp, #176]
  4421f8:	bl	401cf0 <putchar@plt>
  4421fc:	ldr	w0, [sp, #104]
  442200:	cbnz	w0, 4419fc <ferror@plt+0x3fcbc>
  442204:	b	441f84 <ferror@plt+0x40244>
  442208:	mov	w0, w2
  44220c:	mov	x1, #0x4                   	// #4
  442210:	str	w2, [x24, #2944]
  442214:	str	wzr, [x24, #2948]
  442218:	bl	43e1a8 <ferror@plt+0x3c468>
  44221c:	str	x0, [x24, #2936]
  442220:	b	441da4 <ferror@plt+0x40064>
  442224:	mov	w2, #0x5                   	// #5
  442228:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44222c:	mov	x0, #0x0                   	// #0
  442230:	add	x1, x1, #0xbe8
  442234:	str	w5, [sp, #112]
  442238:	bl	401c70 <dcgettext@plt>
  44223c:	mov	x27, x0
  442240:	add	x2, sp, #0xe0
  442244:	ldp	x0, x1, [sp, #208]
  442248:	bl	42faa0 <ferror@plt+0x2dd60>
  44224c:	mov	x2, x0
  442250:	mov	w1, w23
  442254:	mov	x0, x27
  442258:	bl	401cc0 <printf@plt>
  44225c:	ldr	w5, [sp, #112]
  442260:	cbnz	w24, 441ec4 <ferror@plt+0x40184>
  442264:	b	441f6c <ferror@plt+0x4022c>
  442268:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44226c:	add	x1, x1, #0xb10
  442270:	mov	w2, #0x5                   	// #5
  442274:	mov	x0, #0x0                   	// #0
  442278:	bl	401c70 <dcgettext@plt>
  44227c:	mov	x1, x0
  442280:	b	442128 <ferror@plt+0x403e8>
  442284:	mov	w2, #0x5                   	// #5
  442288:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  44228c:	mov	x0, #0x0                   	// #0
  442290:	add	x1, x1, #0xb30
  442294:	str	x3, [sp, #104]
  442298:	bl	401c70 <dcgettext@plt>
  44229c:	ldr	w2, [sp, #144]
  4422a0:	ldr	x3, [sp, #104]
  4422a4:	mov	w1, w3
  4422a8:	bl	446940 <warn@@Base>
  4422ac:	mov	w0, #0x0                   	// #0
  4422b0:	ldp	x25, x26, [sp, #64]
  4422b4:	ldp	x27, x28, [sp, #80]
  4422b8:	b	441670 <ferror@plt+0x3f930>
  4422bc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4422c0:	add	x1, x1, #0xb10
  4422c4:	mov	w2, #0x5                   	// #5
  4422c8:	mov	x0, #0x0                   	// #0
  4422cc:	bl	401c70 <dcgettext@plt>
  4422d0:	mov	x1, x0
  4422d4:	b	441fc4 <ferror@plt+0x40284>
  4422d8:	mov	w2, #0x5                   	// #5
  4422dc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4422e0:	mov	x0, #0x0                   	// #0
  4422e4:	add	x1, x1, #0xb70
  4422e8:	bl	401c70 <dcgettext@plt>
  4422ec:	mov	x1, x23
  4422f0:	bl	446940 <warn@@Base>
  4422f4:	mov	w0, #0x0                   	// #0
  4422f8:	ldp	x25, x26, [sp, #64]
  4422fc:	ldp	x27, x28, [sp, #80]
  442300:	b	441670 <ferror@plt+0x3f930>
  442304:	mov	w1, w2
  442308:	b	441c44 <ferror@plt+0x3ff04>
  44230c:	mov	w1, w2
  442310:	b	442040 <ferror@plt+0x40300>
  442314:	mov	w1, w21
  442318:	b	4415a8 <ferror@plt+0x3f868>
  44231c:	nop
  442320:	stp	x29, x30, [sp, #-32]!
  442324:	mov	x29, sp
  442328:	stp	x19, x20, [sp, #16]
  44232c:	adrp	x19, 4a2000 <warn@@Base+0x5b6c0>
  442330:	add	x19, x19, #0x118
  442334:	mov	x20, x0
  442338:	ldr	w0, [x19, #4]
  44233c:	cmn	w0, #0x1
  442340:	b.eq	442350 <ferror@plt+0x40610>  // b.none
  442344:	ldp	x19, x20, [sp, #16]
  442348:	ldp	x29, x30, [sp], #32
  44234c:	ret
  442350:	mov	w2, #0x1                   	// #1
  442354:	mov	x1, x20
  442358:	mov	w0, #0x26                  	// #38
  44235c:	str	w2, [x19, #4]
  442360:	bl	42e070 <ferror@plt+0x2c330>
  442364:	cbnz	w0, 4423a4 <ferror@plt+0x40664>
  442368:	mov	x1, x20
  44236c:	mov	w0, #0x27                  	// #39
  442370:	bl	42e070 <ferror@plt+0x2c330>
  442374:	cbnz	w0, 442388 <ferror@plt+0x40648>
  442378:	ldr	w0, [x19, #4]
  44237c:	ldp	x19, x20, [sp, #16]
  442380:	ldp	x29, x30, [sp], #32
  442384:	ret
  442388:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  44238c:	mov	w1, #0x0                   	// #0
  442390:	add	x0, x0, #0x230
  442394:	bl	441420 <ferror@plt+0x3f6e0>
  442398:	cbnz	w0, 442378 <ferror@plt+0x40638>
  44239c:	str	wzr, [x19, #4]
  4423a0:	b	442344 <ferror@plt+0x40604>
  4423a4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4423a8:	mov	w1, #0x0                   	// #0
  4423ac:	add	x0, x0, #0x1c0
  4423b0:	bl	441420 <ferror@plt+0x3f6e0>
  4423b4:	cbnz	w0, 442368 <ferror@plt+0x40628>
  4423b8:	str	wzr, [x19, #4]
  4423bc:	b	442368 <ferror@plt+0x40628>
  4423c0:	stp	x29, x30, [sp, #-32]!
  4423c4:	mov	x29, sp
  4423c8:	str	x19, [sp, #16]
  4423cc:	mov	w19, w1
  4423d0:	bl	442320 <ferror@plt+0x405e0>
  4423d4:	cbz	w0, 442434 <ferror@plt+0x406f4>
  4423d8:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4423dc:	add	x0, x0, #0x6a8
  4423e0:	ldr	w1, [x0, #2948]
  4423e4:	cbz	w1, 442434 <ferror@plt+0x406f4>
  4423e8:	mov	x2, #0x0                   	// #0
  4423ec:	ldr	x0, [x0, #2936]
  4423f0:	b	4423fc <ferror@plt+0x406bc>
  4423f4:	cmp	w1, w2
  4423f8:	b.ls	442434 <ferror@plt+0x406f4>  // b.plast
  4423fc:	ldr	w4, [x0, x2, lsl #2]
  442400:	mov	w3, w2
  442404:	add	x2, x2, #0x1
  442408:	cmp	w4, w19
  44240c:	b.ne	4423f4 <ferror@plt+0x406b4>  // b.any
  442410:	b	442420 <ferror@plt+0x406e0>
  442414:	ldr	w2, [x0, w1, uxtw #2]
  442418:	cbz	w2, 442444 <ferror@plt+0x40704>
  44241c:	mov	w3, w1
  442420:	sub	w1, w3, #0x1
  442424:	cbnz	w3, 442414 <ferror@plt+0x406d4>
  442428:	ldr	x19, [sp, #16]
  44242c:	ldp	x29, x30, [sp], #32
  442430:	ret
  442434:	mov	x0, #0x0                   	// #0
  442438:	ldr	x19, [sp, #16]
  44243c:	ldp	x29, x30, [sp], #32
  442440:	ret
  442444:	add	x0, x0, w3, uxtw #2
  442448:	ldr	x19, [sp, #16]
  44244c:	ldp	x29, x30, [sp], #32
  442450:	ret
  442454:	nop
  442458:	stp	x29, x30, [sp, #-48]!
  44245c:	mov	x29, sp
  442460:	stp	x19, x20, [sp, #16]
  442464:	adrp	x19, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  442468:	add	x19, x19, #0x6a8
  44246c:	ldr	w20, [x19, #1512]
  442470:	cmn	w20, #0x1
  442474:	b.eq	44250c <ferror@plt+0x407cc>  // b.none
  442478:	cbz	w20, 44248c <ferror@plt+0x4074c>
  44247c:	mov	w0, w20
  442480:	ldp	x19, x20, [sp, #16]
  442484:	ldp	x29, x30, [sp], #48
  442488:	ret
  44248c:	str	x21, [sp, #32]
  442490:	mov	x21, x0
  442494:	bl	442320 <ferror@plt+0x405e0>
  442498:	mov	x1, x21
  44249c:	mov	w0, #0x3                   	// #3
  4424a0:	bl	42e070 <ferror@plt+0x2c330>
  4424a4:	cbz	w0, 4424e0 <ferror@plt+0x407a0>
  4424a8:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  4424ac:	mov	x1, x21
  4424b0:	add	x0, x0, #0x270
  4424b4:	mov	w4, #0x0                   	// #0
  4424b8:	mov	w3, #0x1                   	// #1
  4424bc:	mov	w2, #0x0                   	// #0
  4424c0:	bl	4362a8 <ferror@plt+0x34568>
  4424c4:	cbz	w0, 4424e0 <ferror@plt+0x407a0>
  4424c8:	ldr	w20, [x19, #1512]
  4424cc:	ldr	x21, [sp, #32]
  4424d0:	mov	w0, w20
  4424d4:	ldp	x19, x20, [sp, #16]
  4424d8:	ldp	x29, x30, [sp], #48
  4424dc:	ret
  4424e0:	mov	x1, x21
  4424e4:	mov	w0, #0x1b                  	// #27
  4424e8:	bl	42e070 <ferror@plt+0x2c330>
  4424ec:	cbnz	w0, 442520 <ferror@plt+0x407e0>
  4424f0:	mov	w0, #0xffffffff            	// #-1
  4424f4:	str	w0, [x19, #1512]
  4424f8:	mov	w0, w20
  4424fc:	ldp	x19, x20, [sp, #16]
  442500:	ldr	x21, [sp, #32]
  442504:	ldp	x29, x30, [sp], #48
  442508:	ret
  44250c:	mov	w20, #0x0                   	// #0
  442510:	mov	w0, w20
  442514:	ldp	x19, x20, [sp, #16]
  442518:	ldp	x29, x30, [sp], #48
  44251c:	ret
  442520:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  442524:	mov	x1, x21
  442528:	add	x0, x0, #0xcf0
  44252c:	mov	w4, #0x0                   	// #0
  442530:	mov	w3, #0x1                   	// #1
  442534:	mov	w2, #0x1c                  	// #28
  442538:	bl	4362a8 <ferror@plt+0x34568>
  44253c:	cbz	w0, 4424f0 <ferror@plt+0x407b0>
  442540:	b	4424c8 <ferror@plt+0x40788>
  442544:	nop
  442548:	stp	x29, x30, [sp, #-144]!
  44254c:	mov	x29, sp
  442550:	stp	x25, x26, [sp, #64]
  442554:	mov	x26, x0
  442558:	mov	x0, x1
  44255c:	ldr	x1, [x26, #48]
  442560:	cbz	x1, 442804 <ferror@plt+0x40ac4>
  442564:	bl	442458 <ferror@plt+0x40718>
  442568:	cbz	w0, 4427d8 <ferror@plt+0x40a98>
  44256c:	stp	x21, x22, [sp, #32]
  442570:	adrp	x21, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  442574:	add	x21, x21, #0x6a8
  442578:	add	x1, x26, #0x18
  44257c:	add	x0, x26, #0x10
  442580:	bl	42edd0 <ferror@plt+0x2d090>
  442584:	ldr	w0, [x21, #1512]
  442588:	mov	x1, #0x8                   	// #8
  44258c:	add	w0, w0, #0x1
  442590:	bl	44a858 <warn@@Base+0x3f18>
  442594:	ldr	w1, [x21, #1512]
  442598:	str	x0, [sp, #104]
  44259c:	cbz	w1, 442830 <ferror@plt+0x40af0>
  4425a0:	adrp	x3, 481000 <warn@@Base+0x3a6c0>
  4425a4:	mov	w22, #0x0                   	// #0
  4425a8:	add	x3, x3, #0xcb8
  4425ac:	mov	x25, #0xffffffff            	// #4294967295
  4425b0:	stp	x19, x20, [sp, #16]
  4425b4:	mov	w20, #0x0                   	// #0
  4425b8:	stp	x23, x24, [sp, #48]
  4425bc:	mov	x23, #0x0                   	// #0
  4425c0:	stp	x27, x28, [sp, #80]
  4425c4:	mov	w28, #0x68                  	// #104
  4425c8:	b	4425f0 <ferror@plt+0x408b0>
  4425cc:	ldr	x0, [sp, #104]
  4425d0:	add	w23, w22, #0x1
  4425d4:	mov	x22, x23
  4425d8:	add	x24, x0, w23, uxtw #3
  4425dc:	str	x19, [x0, x1]
  4425e0:	ldr	w0, [x21, #1512]
  4425e4:	add	w20, w20, #0x1
  4425e8:	cmp	w20, w0
  4425ec:	b.cs	442650 <ferror@plt+0x40910>  // b.hs, b.nlast
  4425f0:	ldr	x19, [x21, #1504]
  4425f4:	lsl	x1, x23, #3
  4425f8:	ldr	x0, [sp, #104]
  4425fc:	umaddl	x19, w20, w28, x19
  442600:	add	x24, x0, x1
  442604:	ldr	x0, [x19, #32]
  442608:	cmp	x0, x25
  44260c:	b.eq	4425e0 <ferror@plt+0x408a0>  // b.none
  442610:	ldr	x2, [x26, #48]
  442614:	cmp	x0, x2
  442618:	b.cc	4425cc <ferror@plt+0x4088c>  // b.lo, b.ul, b.last
  44261c:	mov	x1, x3
  442620:	mov	w2, #0x5                   	// #5
  442624:	mov	x0, #0x0                   	// #0
  442628:	bl	401c70 <dcgettext@plt>
  44262c:	ldr	x1, [x19, #32]
  442630:	mov	w2, w20
  442634:	add	w20, w20, #0x1
  442638:	bl	446940 <warn@@Base>
  44263c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  442640:	add	x3, x0, #0xcb8
  442644:	ldr	w0, [x21, #1512]
  442648:	cmp	w20, w0
  44264c:	b.cc	4425f0 <ferror@plt+0x408b0>  // b.lo, b.ul, b.last
  442650:	mov	x0, #0x68                  	// #104
  442654:	bl	44a820 <warn@@Base+0x3ee0>
  442658:	mov	x4, x0
  44265c:	str	x4, [x24]
  442660:	ldr	x5, [x26, #48]
  442664:	adrp	x3, 42b000 <ferror@plt+0x292c0>
  442668:	ldr	x25, [sp, #104]
  44266c:	str	x5, [x4, #32]
  442670:	mov	x1, x23
  442674:	add	x3, x3, #0xfb0
  442678:	mov	x0, x25
  44267c:	mov	x2, #0x8                   	// #8
  442680:	bl	4019b0 <qsort@plt>
  442684:	cbz	w22, 4427a8 <ferror@plt+0x40a68>
  442688:	sub	w22, w22, #0x1
  44268c:	add	x0, x25, #0x8
  442690:	adrp	x28, 481000 <warn@@Base+0x3a6c0>
  442694:	adrp	x1, 454000 <warn@@Base+0xd6c0>
  442698:	add	x0, x0, w22, uxtw #3
  44269c:	str	x0, [sp, #112]
  4426a0:	add	x0, x28, #0xcf0
  4426a4:	adrp	x24, 481000 <warn@@Base+0x3a6c0>
  4426a8:	add	x24, x24, #0xd28
  4426ac:	str	x0, [sp, #120]
  4426b0:	add	x0, x1, #0x238
  4426b4:	str	x0, [sp, #136]
  4426b8:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  4426bc:	add	x0, x0, #0xd18
  4426c0:	str	x0, [sp, #128]
  4426c4:	nop
  4426c8:	ldr	x3, [x25]
  4426cc:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4426d0:	ldr	x1, [sp, #120]
  4426d4:	add	x23, x4, #0x2a0
  4426d8:	ldr	w20, [x3]
  4426dc:	mov	w2, #0x5                   	// #5
  4426e0:	mov	x0, #0x0                   	// #0
  4426e4:	mov	w19, #0x0                   	// #0
  4426e8:	bl	401c70 <dcgettext@plt>
  4426ec:	mov	x21, x0
  4426f0:	ldr	x1, [x25]
  4426f4:	mov	w2, #0x0                   	// #0
  4426f8:	ldr	x0, [sp, #136]
  4426fc:	mov	w22, w20
  442700:	ldr	x1, [x1, #16]
  442704:	bl	42c470 <ferror@plt+0x2a730>
  442708:	mov	x1, x0
  44270c:	mov	x0, x21
  442710:	bl	401cc0 <printf@plt>
  442714:	ldr	x1, [sp, #128]
  442718:	mov	w2, #0x5                   	// #5
  44271c:	mov	x0, #0x0                   	// #0
  442720:	bl	401c70 <dcgettext@plt>
  442724:	bl	401cc0 <printf@plt>
  442728:	ldp	x1, x0, [x25]
  44272c:	ldr	x21, [x26, #32]
  442730:	ldr	x0, [x0, #32]
  442734:	ldr	x3, [x1, #32]
  442738:	add	x28, x21, x3
  44273c:	add	x21, x21, x0
  442740:	cmp	x28, x21
  442744:	b.cs	442798 <ferror@plt+0x40a58>  // b.hs, b.nlast
  442748:	ldr	x2, [x23]
  44274c:	mov	w1, w20
  442750:	mov	x0, x28
  442754:	add	x28, x28, x22
  442758:	blr	x2
  44275c:	mov	x27, x0
  442760:	mov	w2, #0x5                   	// #5
  442764:	mov	x1, x24
  442768:	mov	x0, #0x0                   	// #0
  44276c:	bl	401c70 <dcgettext@plt>
  442770:	mov	w1, w19
  442774:	bl	401cc0 <printf@plt>
  442778:	mov	w1, w20
  44277c:	mov	x0, x27
  442780:	bl	42c788 <ferror@plt+0x2aa48>
  442784:	add	w19, w19, #0x1
  442788:	mov	w0, #0xa                   	// #10
  44278c:	bl	401cf0 <putchar@plt>
  442790:	cmp	x21, x28
  442794:	b.hi	442748 <ferror@plt+0x40a08>  // b.pmore
  442798:	ldr	x0, [sp, #112]
  44279c:	add	x25, x25, #0x8
  4427a0:	cmp	x0, x25
  4427a4:	b.ne	4426c8 <ferror@plt+0x40988>  // b.any
  4427a8:	ldp	x19, x20, [sp, #16]
  4427ac:	ldp	x23, x24, [sp, #48]
  4427b0:	ldp	x27, x28, [sp, #80]
  4427b4:	mov	w0, #0xa                   	// #10
  4427b8:	bl	401cf0 <putchar@plt>
  4427bc:	ldr	x0, [sp, #104]
  4427c0:	bl	401bc0 <free@plt>
  4427c4:	mov	w0, #0x1                   	// #1
  4427c8:	ldp	x21, x22, [sp, #32]
  4427cc:	ldp	x25, x26, [sp, #64]
  4427d0:	ldp	x29, x30, [sp], #144
  4427d4:	ret
  4427d8:	mov	w2, #0x5                   	// #5
  4427dc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4427e0:	mov	x0, #0x0                   	// #0
  4427e4:	add	x1, x1, #0xc60
  4427e8:	bl	401c70 <dcgettext@plt>
  4427ec:	ldr	x1, [x26, #16]
  4427f0:	bl	446940 <warn@@Base>
  4427f4:	mov	w0, #0x0                   	// #0
  4427f8:	ldp	x25, x26, [sp, #64]
  4427fc:	ldp	x29, x30, [sp], #144
  442800:	ret
  442804:	mov	w2, #0x5                   	// #5
  442808:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  44280c:	mov	x0, #0x0                   	// #0
  442810:	add	x1, x1, #0x1a8
  442814:	bl	401c70 <dcgettext@plt>
  442818:	ldr	x1, [x26, #16]
  44281c:	bl	401cc0 <printf@plt>
  442820:	mov	w0, #0x0                   	// #0
  442824:	ldp	x25, x26, [sp, #64]
  442828:	ldp	x29, x30, [sp], #144
  44282c:	ret
  442830:	mov	x0, #0x68                  	// #104
  442834:	bl	44a820 <warn@@Base+0x3ee0>
  442838:	mov	x4, x0
  44283c:	adrp	x3, 42b000 <ferror@plt+0x292c0>
  442840:	ldr	x0, [sp, #104]
  442844:	add	x3, x3, #0xfb0
  442848:	ldr	x5, [x26, #48]
  44284c:	str	x5, [x4, #32]
  442850:	str	x4, [x0]
  442854:	mov	x2, #0x8                   	// #8
  442858:	mov	x1, #0x0                   	// #0
  44285c:	bl	4019b0 <qsort@plt>
  442860:	b	4427b4 <ferror@plt+0x40a74>
  442864:	nop
  442868:	stp	x29, x30, [sp, #-176]!
  44286c:	mov	x29, sp
  442870:	stp	x23, x24, [sp, #48]
  442874:	ldr	x24, [x0, #48]
  442878:	stp	x19, x20, [sp, #16]
  44287c:	mov	x19, x0
  442880:	ldr	x20, [x0, #32]
  442884:	stp	x21, x22, [sp, #32]
  442888:	add	x21, x20, x24
  44288c:	cbz	x24, 442a4c <ferror@plt+0x40d0c>
  442890:	ldr	x0, [x0, #16]
  442894:	stp	x25, x26, [sp, #64]
  442898:	mov	x25, x1
  44289c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4428a0:	add	x1, x1, #0xd30
  4428a4:	stp	x27, x28, [sp, #80]
  4428a8:	bl	401c60 <strstr@plt>
  4428ac:	mov	x23, x0
  4428b0:	cbz	x0, 442de4 <ferror@plt+0x410a4>
  4428b4:	add	x22, x20, #0x4
  4428b8:	cmp	x22, x21
  4428bc:	b.cs	442948 <ferror@plt+0x40c08>  // b.hs, b.nlast
  4428c0:	mov	w1, #0x4                   	// #4
  4428c4:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4428c8:	mov	x0, x20
  4428cc:	ldr	x2, [x28, #672]
  4428d0:	blr	x2
  4428d4:	mov	x26, x0
  4428d8:	mov	x0, #0xffffffff            	// #4294967295
  4428dc:	cmp	x26, x0
  4428e0:	b.eq	442df0 <ferror@plt+0x410b0>  // b.none
  4428e4:	ldr	x24, [x19, #48]
  4428e8:	add	x0, x26, #0x4
  4428ec:	mov	w1, #0x4                   	// #4
  4428f0:	cmp	x0, x24
  4428f4:	b.hi	442974 <ferror@plt+0x40c34>  // b.pmore
  4428f8:	add	x24, x22, #0x2
  4428fc:	cmp	x24, x21
  442900:	b.cc	4429b8 <ferror@plt+0x40c78>  // b.lo, b.ul, b.last
  442904:	cmp	x22, x21
  442908:	b.cc	442a90 <ferror@plt+0x40d50>  // b.lo, b.ul, b.last
  44290c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442910:	add	x1, x1, #0xda0
  442914:	mov	w2, #0x5                   	// #5
  442918:	mov	x0, #0x0                   	// #0
  44291c:	bl	401c70 <dcgettext@plt>
  442920:	mov	w24, #0x0                   	// #0
  442924:	bl	446940 <warn@@Base>
  442928:	ldp	x25, x26, [sp, #64]
  44292c:	ldp	x27, x28, [sp, #80]
  442930:	mov	w0, w24
  442934:	ldp	x19, x20, [sp, #16]
  442938:	ldp	x21, x22, [sp, #32]
  44293c:	ldp	x23, x24, [sp, #48]
  442940:	ldp	x29, x30, [sp], #176
  442944:	ret
  442948:	cmp	x20, x21
  44294c:	b.cs	442a80 <ferror@plt+0x40d40>  // b.hs, b.nlast
  442950:	sub	w0, w24, #0x1
  442954:	mov	w1, w24
  442958:	cmp	w0, #0x7
  44295c:	b.ls	4428c4 <ferror@plt+0x40b84>  // b.plast
  442960:	mov	x0, #0x4                   	// #4
  442964:	mov	x26, #0x0                   	// #0
  442968:	mov	w1, w0
  44296c:	cmp	x0, x24
  442970:	b.ls	4428f8 <ferror@plt+0x40bb8>  // b.plast
  442974:	ldr	x2, [x19, #32]
  442978:	mov	x0, x19
  44297c:	sub	x2, x22, x2
  442980:	sub	x1, x2, w1, uxtw
  442984:	bl	4251e8 <ferror@plt+0x234a8>
  442988:	mov	w24, w0
  44298c:	cbnz	w0, 4428f8 <ferror@plt+0x40bb8>
  442990:	mov	w2, #0x5                   	// #5
  442994:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442998:	mov	x0, #0x0                   	// #0
  44299c:	add	x1, x1, #0xd40
  4429a0:	bl	401c70 <dcgettext@plt>
  4429a4:	mov	x1, x26
  4429a8:	bl	446940 <warn@@Base>
  4429ac:	ldp	x25, x26, [sp, #64]
  4429b0:	ldp	x27, x28, [sp, #80]
  4429b4:	b	442930 <ferror@plt+0x40bf0>
  4429b8:	mov	w1, #0x2                   	// #2
  4429bc:	adrp	x28, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4429c0:	mov	x0, x22
  4429c4:	ldr	x2, [x28, #672]
  4429c8:	blr	x2
  4429cc:	and	w0, w0, #0xffff
  4429d0:	cmp	w0, #0x5
  4429d4:	b.ne	44290c <ferror@plt+0x40bcc>  // b.any
  4429d8:	add	x26, x22, #0x3
  4429dc:	cmp	x26, x21
  4429e0:	b.cc	442aa4 <ferror@plt+0x40d64>  // b.lo, b.ul, b.last
  4429e4:	cmp	x24, x21
  4429e8:	b.cs	4429fc <ferror@plt+0x40cbc>  // b.hs, b.nlast
  4429ec:	sub	x1, x21, x24
  4429f0:	sub	w0, w1, #0x1
  4429f4:	cmp	w0, #0x7
  4429f8:	b.ls	442f64 <ferror@plt+0x41224>  // b.plast
  4429fc:	str	wzr, [sp, #108]
  442a00:	add	x24, x22, #0x4
  442a04:	cmp	x21, x24
  442a08:	b.ls	442ad8 <ferror@plt+0x40d98>  // b.plast
  442a0c:	mov	w1, #0x1                   	// #1
  442a10:	ldr	x2, [x28, #672]
  442a14:	mov	x0, x26
  442a18:	blr	x2
  442a1c:	ands	w26, w0, #0xff
  442a20:	b.ne	442f10 <ferror@plt+0x411d0>  // b.any
  442a24:	add	x22, x22, #0x8
  442a28:	cmp	x22, x21
  442a2c:	b.cc	442ae4 <ferror@plt+0x40da4>  // b.lo, b.ul, b.last
  442a30:	cmp	x24, x21
  442a34:	b.cs	442afc <ferror@plt+0x40dbc>  // b.hs, b.nlast
  442a38:	sub	x1, x21, x24
  442a3c:	sub	w0, w1, #0x1
  442a40:	cmp	w0, #0x7
  442a44:	b.hi	442afc <ferror@plt+0x40dbc>  // b.pmore
  442a48:	b	442ae8 <ferror@plt+0x40da8>
  442a4c:	mov	w2, #0x5                   	// #5
  442a50:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  442a54:	mov	x0, #0x0                   	// #0
  442a58:	add	x1, x1, #0x1a8
  442a5c:	bl	401c70 <dcgettext@plt>
  442a60:	ldr	x1, [x19, #16]
  442a64:	bl	401cc0 <printf@plt>
  442a68:	mov	w0, w24
  442a6c:	ldp	x19, x20, [sp, #16]
  442a70:	ldp	x21, x22, [sp, #32]
  442a74:	ldp	x23, x24, [sp, #48]
  442a78:	ldp	x29, x30, [sp], #176
  442a7c:	ret
  442a80:	mov	x0, #0x4                   	// #4
  442a84:	mov	x26, #0x0                   	// #0
  442a88:	mov	w1, w0
  442a8c:	b	4428f0 <ferror@plt+0x40bb0>
  442a90:	sub	x1, x21, x22
  442a94:	sub	w0, w1, #0x1
  442a98:	cmp	w0, #0x7
  442a9c:	b.ls	4429bc <ferror@plt+0x40c7c>  // b.plast
  442aa0:	b	44290c <ferror@plt+0x40bcc>
  442aa4:	ldr	x2, [x28, #672]
  442aa8:	mov	x0, x24
  442aac:	mov	w1, #0x1                   	// #1
  442ab0:	add	x24, x22, #0x4
  442ab4:	blr	x2
  442ab8:	and	w0, w0, #0xff
  442abc:	str	w0, [sp, #108]
  442ac0:	cmp	x21, x24
  442ac4:	b.hi	442a0c <ferror@plt+0x40ccc>  // b.pmore
  442ac8:	sub	x1, x21, x26
  442acc:	sub	w0, w1, #0x1
  442ad0:	cmp	w0, #0x7
  442ad4:	b.ls	442a10 <ferror@plt+0x40cd0>  // b.plast
  442ad8:	add	x22, x22, #0x8
  442adc:	cmp	x22, x21
  442ae0:	b.cs	442afc <ferror@plt+0x40dbc>  // b.hs, b.nlast
  442ae4:	mov	w1, #0x4                   	// #4
  442ae8:	ldr	x2, [x28, #672]
  442aec:	mov	x0, x24
  442af0:	blr	x2
  442af4:	mov	x24, x0
  442af8:	cbnz	w0, 442f40 <ferror@plt+0x41200>
  442afc:	mov	x0, x25
  442b00:	bl	442458 <ferror@plt+0x40718>
  442b04:	cbz	w0, 442e94 <ferror@plt+0x41154>
  442b08:	adrp	x24, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  442b0c:	add	x24, x24, #0x6a8
  442b10:	ldr	w1, [x24, #1512]
  442b14:	cbz	w1, 442e6c <ferror@plt+0x4112c>
  442b18:	ldr	x0, [x24, #1504]
  442b1c:	sub	w1, w1, #0x1
  442b20:	mov	w3, #0x68                  	// #104
  442b24:	mov	w27, #0x0                   	// #0
  442b28:	add	x2, x0, #0xc8
  442b2c:	add	x0, x0, #0x60
  442b30:	umaddl	x2, w1, w3, x2
  442b34:	nop
  442b38:	ldr	w1, [x0], #104
  442b3c:	add	w27, w27, w1
  442b40:	cmp	x0, x2
  442b44:	b.ne	442b38 <ferror@plt+0x40df8>  // b.any
  442b48:	cbz	w27, 442e6c <ferror@plt+0x4112c>
  442b4c:	ubfiz	x0, x27, #4, #32
  442b50:	bl	44a820 <warn@@Base+0x3ee0>
  442b54:	ldr	w2, [x24, #1512]
  442b58:	mov	w1, w27
  442b5c:	str	x0, [sp, #120]
  442b60:	cbz	w2, 442bd0 <ferror@plt+0x40e90>
  442b64:	ldr	x5, [x24, #1504]
  442b68:	sub	w2, w2, #0x1
  442b6c:	mov	w10, #0x68                  	// #104
  442b70:	add	x8, x5, #0x68
  442b74:	ldr	x9, [sp, #120]
  442b78:	umaddl	x10, w2, w10, x8
  442b7c:	nop
  442b80:	ldr	w4, [x5, #96]
  442b84:	cbz	w4, 442bbc <ferror@plt+0x40e7c>
  442b88:	ldr	x6, [x5, #88]
  442b8c:	mov	x2, x9
  442b90:	mov	x0, #0x0                   	// #0
  442b94:	nop
  442b98:	ldr	x3, [x6, x0, lsl #3]
  442b9c:	stp	x3, x5, [x2]
  442ba0:	add	x0, x0, #0x1
  442ba4:	cmp	w4, w0
  442ba8:	add	x2, x2, #0x10
  442bac:	b.hi	442b98 <ferror@plt+0x40e58>  // b.pmore
  442bb0:	sub	w4, w4, #0x1
  442bb4:	add	x4, x4, #0x1
  442bb8:	add	x9, x9, x4, lsl #4
  442bbc:	cmp	x10, x8
  442bc0:	mov	x5, x8
  442bc4:	b.eq	442bd0 <ferror@plt+0x40e90>  // b.none
  442bc8:	add	x8, x8, #0x68
  442bcc:	b	442b80 <ferror@plt+0x40e40>
  442bd0:	ldr	x0, [sp, #120]
  442bd4:	adrp	x3, 42b000 <ferror@plt+0x292c0>
  442bd8:	mov	x2, #0x10                  	// #16
  442bdc:	add	x3, x3, #0xfc8
  442be0:	bl	4019b0 <qsort@plt>
  442be4:	ldr	w0, [x24, #2952]
  442be8:	cbz	w0, 442bf8 <ferror@plt+0x40eb8>
  442bec:	ldr	x0, [sp, #120]
  442bf0:	ldr	x0, [x0]
  442bf4:	cbnz	x0, 442ee8 <ferror@plt+0x411a8>
  442bf8:	add	x1, x19, #0x18
  442bfc:	add	x0, x19, #0x10
  442c00:	bl	42edd0 <ferror@plt+0x2d090>
  442c04:	adrp	x26, 432000 <ferror@plt+0x302c0>
  442c08:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442c0c:	add	x1, x1, #0xe80
  442c10:	mov	w2, #0x5                   	// #5
  442c14:	mov	x0, #0x0                   	// #0
  442c18:	bl	401c70 <dcgettext@plt>
  442c1c:	add	x26, x26, #0xa8
  442c20:	ldr	x28, [sp, #120]
  442c24:	bl	401cc0 <printf@plt>
  442c28:	cmp	x23, #0x0
  442c2c:	adrp	x0, 42c000 <ferror@plt+0x2a2c0>
  442c30:	add	x0, x0, #0xd70
  442c34:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442c38:	csel	x0, x26, x0, ne  // ne = any
  442c3c:	add	x1, x1, #0xf40
  442c40:	mov	x25, x20
  442c44:	mov	w26, #0x0                   	// #0
  442c48:	str	x0, [sp, #112]
  442c4c:	adrp	x0, 481000 <warn@@Base+0x3a6c0>
  442c50:	add	x0, x0, #0xf10
  442c54:	str	x0, [sp, #144]
  442c58:	str	x1, [sp, #152]
  442c5c:	b	442cc8 <ferror@plt+0x40f88>
  442c60:	ldr	w10, [sp, #108]
  442c64:	ldr	x9, [x28]
  442c68:	sub	w0, w10, #0x2
  442c6c:	cmp	w0, #0x6
  442c70:	add	x6, x20, x9
  442c74:	b.hi	442ce8 <ferror@plt+0x40fa8>  // b.pmore
  442c78:	cmp	x20, x6
  442c7c:	ccmp	x21, x6, #0x0, ls  // ls = plast
  442c80:	b.ls	442db8 <ferror@plt+0x41078>  // b.plast
  442c84:	ldr	w0, [x24, #2952]
  442c88:	ldr	x4, [x1, #24]
  442c8c:	cmp	w0, #0x0
  442c90:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  442c94:	b.ne	442d64 <ferror@plt+0x41024>  // b.any
  442c98:	ldr	x5, [sp, #112]
  442c9c:	mov	x25, x6
  442ca0:	mov	x22, x6
  442ca4:	mov	x3, x9
  442ca8:	mov	w2, w10
  442cac:	mov	x1, x21
  442cb0:	mov	x0, x6
  442cb4:	blr	x5
  442cb8:	add	w26, w26, #0x1
  442cbc:	add	x28, x28, #0x10
  442cc0:	cmp	w26, w27
  442cc4:	b.eq	442d28 <ferror@plt+0x40fe8>  // b.none
  442cc8:	ldr	x1, [x28, #8]
  442ccc:	cbnz	x23, 442c60 <ferror@plt+0x40f20>
  442cd0:	ldr	w10, [x1]
  442cd4:	ldr	x9, [x28]
  442cd8:	sub	w0, w10, #0x2
  442cdc:	cmp	w0, #0x6
  442ce0:	add	x6, x20, x9
  442ce4:	b.ls	442c78 <ferror@plt+0x40f38>  // b.plast
  442ce8:	mov	w2, #0x5                   	// #5
  442cec:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442cf0:	mov	x0, #0x0                   	// #0
  442cf4:	add	x1, x1, #0xea0
  442cf8:	str	w10, [sp, #128]
  442cfc:	add	w26, w26, #0x1
  442d00:	str	x9, [sp, #136]
  442d04:	bl	401c70 <dcgettext@plt>
  442d08:	ldr	w10, [sp, #128]
  442d0c:	add	x28, x28, #0x10
  442d10:	ldr	x9, [sp, #136]
  442d14:	mov	w1, w10
  442d18:	mov	x2, x9
  442d1c:	bl	446940 <warn@@Base>
  442d20:	cmp	w26, w27
  442d24:	b.ne	442cc8 <ferror@plt+0x40f88>  // b.any
  442d28:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  442d2c:	mov	w0, #0xa                   	// #10
  442d30:	mov	w24, #0x1                   	// #1
  442d34:	ldr	x1, [x1, #1040]
  442d38:	bl	401990 <putc@plt>
  442d3c:	ldr	x0, [sp, #120]
  442d40:	bl	401bc0 <free@plt>
  442d44:	mov	w0, w24
  442d48:	ldp	x19, x20, [sp, #16]
  442d4c:	ldp	x21, x22, [sp, #32]
  442d50:	ldp	x23, x24, [sp, #48]
  442d54:	ldp	x25, x26, [sp, #64]
  442d58:	ldp	x27, x28, [sp, #80]
  442d5c:	ldp	x29, x30, [sp], #176
  442d60:	ret
  442d64:	cmp	x6, x22
  442d68:	b.hi	442e2c <ferror@plt+0x410ec>  // b.pmore
  442d6c:	b.cs	442c98 <ferror@plt+0x40f58>  // b.hs, b.nlast
  442d70:	str	x6, [sp, #128]
  442d74:	cmp	x6, x25
  442d78:	str	w10, [sp, #136]
  442d7c:	stp	x9, x4, [sp, #160]
  442d80:	b.eq	442cb8 <ferror@plt+0x40f78>  // b.none
  442d84:	ldr	x1, [sp, #152]
  442d88:	mov	w2, #0x5                   	// #5
  442d8c:	mov	x0, #0x0                   	// #0
  442d90:	bl	401c70 <dcgettext@plt>
  442d94:	ldr	x3, [x19, #16]
  442d98:	sub	x1, x22, x20
  442d9c:	ldr	x9, [sp, #160]
  442da0:	mov	x2, x9
  442da4:	bl	446940 <warn@@Base>
  442da8:	ldr	w10, [sp, #136]
  442dac:	ldr	x6, [sp, #128]
  442db0:	ldp	x9, x4, [sp, #160]
  442db4:	b	442c98 <ferror@plt+0x40f58>
  442db8:	mov	w2, #0x5                   	// #5
  442dbc:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442dc0:	mov	x0, #0x0                   	// #0
  442dc4:	add	x1, x1, #0xee0
  442dc8:	str	x9, [sp, #128]
  442dcc:	bl	401c70 <dcgettext@plt>
  442dd0:	ldr	x9, [sp, #128]
  442dd4:	mov	w2, w26
  442dd8:	mov	x1, x9
  442ddc:	bl	446940 <warn@@Base>
  442de0:	b	442cb8 <ferror@plt+0x40f78>
  442de4:	mov	x22, x20
  442de8:	str	wzr, [sp, #108]
  442dec:	b	442afc <ferror@plt+0x40dbc>
  442df0:	add	x2, x20, #0xc
  442df4:	cmp	x2, x21
  442df8:	b.cc	442ec0 <ferror@plt+0x41180>  // b.lo, b.ul, b.last
  442dfc:	cmp	x22, x21
  442e00:	b.cs	442e14 <ferror@plt+0x410d4>  // b.hs, b.nlast
  442e04:	sub	w1, w24, #0x5
  442e08:	sub	x0, x24, #0x4
  442e0c:	cmp	w1, #0x7
  442e10:	b.ls	442f5c <ferror@plt+0x4121c>  // b.plast
  442e14:	mov	x22, x2
  442e18:	mov	x0, #0xc                   	// #12
  442e1c:	mov	w1, #0x8                   	// #8
  442e20:	mov	x26, #0x0                   	// #0
  442e24:	ldr	x24, [x19, #48]
  442e28:	b	4428f0 <ferror@plt+0x40bb0>
  442e2c:	ldr	x1, [sp, #144]
  442e30:	mov	w2, #0x5                   	// #5
  442e34:	mov	x0, #0x0                   	// #0
  442e38:	str	x9, [sp, #128]
  442e3c:	str	w10, [sp, #136]
  442e40:	stp	x6, x4, [sp, #160]
  442e44:	bl	401c70 <dcgettext@plt>
  442e48:	sub	x1, x22, x20
  442e4c:	ldr	x3, [x19, #16]
  442e50:	ldr	x9, [sp, #128]
  442e54:	mov	x2, x9
  442e58:	bl	446940 <warn@@Base>
  442e5c:	ldr	w10, [sp, #136]
  442e60:	ldr	x9, [sp, #128]
  442e64:	ldp	x6, x4, [sp, #160]
  442e68:	b	442c98 <ferror@plt+0x40f58>
  442e6c:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442e70:	add	x1, x1, #0xe28
  442e74:	mov	w2, #0x5                   	// #5
  442e78:	mov	x0, #0x0                   	// #0
  442e7c:	mov	w24, #0x1                   	// #1
  442e80:	bl	401c70 <dcgettext@plt>
  442e84:	bl	401cc0 <printf@plt>
  442e88:	ldp	x25, x26, [sp, #64]
  442e8c:	ldp	x27, x28, [sp, #80]
  442e90:	b	442930 <ferror@plt+0x40bf0>
  442e94:	mov	w2, #0x5                   	// #5
  442e98:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442e9c:	mov	x0, #0x0                   	// #0
  442ea0:	add	x1, x1, #0xc60
  442ea4:	bl	401c70 <dcgettext@plt>
  442ea8:	mov	w24, #0x0                   	// #0
  442eac:	ldr	x1, [x19, #16]
  442eb0:	bl	446940 <warn@@Base>
  442eb4:	ldp	x25, x26, [sp, #64]
  442eb8:	ldp	x27, x28, [sp, #80]
  442ebc:	b	442930 <ferror@plt+0x40bf0>
  442ec0:	mov	w1, #0x8                   	// #8
  442ec4:	ldr	x3, [x28, #672]
  442ec8:	mov	x0, x22
  442ecc:	mov	x22, x2
  442ed0:	blr	x3
  442ed4:	mov	x26, x0
  442ed8:	mov	w1, #0x8                   	// #8
  442edc:	add	x0, x0, #0xc
  442ee0:	ldr	x24, [x19, #48]
  442ee4:	b	4428f0 <ferror@plt+0x40bb0>
  442ee8:	mov	w2, #0x5                   	// #5
  442eec:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442ef0:	mov	x0, #0x0                   	// #0
  442ef4:	add	x1, x1, #0xe50
  442ef8:	bl	401c70 <dcgettext@plt>
  442efc:	ldr	x1, [sp, #120]
  442f00:	ldr	x2, [x1]
  442f04:	ldr	x1, [x19, #16]
  442f08:	bl	446940 <warn@@Base>
  442f0c:	b	442bf8 <ferror@plt+0x40eb8>
  442f10:	mov	w2, #0x5                   	// #5
  442f14:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  442f18:	mov	x0, #0x0                   	// #0
  442f1c:	add	x1, x1, #0x298
  442f20:	bl	401c70 <dcgettext@plt>
  442f24:	mov	w2, w26
  442f28:	ldr	x1, [x19, #16]
  442f2c:	mov	w24, #0x0                   	// #0
  442f30:	bl	446940 <warn@@Base>
  442f34:	ldp	x25, x26, [sp, #64]
  442f38:	ldp	x27, x28, [sp, #80]
  442f3c:	b	442930 <ferror@plt+0x40bf0>
  442f40:	mov	w2, #0x5                   	// #5
  442f44:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442f48:	mov	x0, #0x0                   	// #0
  442f4c:	add	x1, x1, #0xde8
  442f50:	bl	401c70 <dcgettext@plt>
  442f54:	mov	w2, w24
  442f58:	b	442f28 <ferror@plt+0x411e8>
  442f5c:	mov	w1, w0
  442f60:	b	442ec4 <ferror@plt+0x41184>
  442f64:	ldr	x2, [x28, #672]
  442f68:	mov	x0, x24
  442f6c:	add	x24, x22, #0x4
  442f70:	blr	x2
  442f74:	and	w0, w0, #0xff
  442f78:	str	w0, [sp, #108]
  442f7c:	cmp	x21, x24
  442f80:	b.ls	442ad8 <ferror@plt+0x40d98>  // b.plast
  442f84:	b	442a0c <ferror@plt+0x40ccc>
  442f88:	stp	x29, x30, [sp, #-320]!
  442f8c:	mov	x29, sp
  442f90:	stp	x19, x20, [sp, #16]
  442f94:	mov	x20, x1
  442f98:	mov	w1, #0x2e                  	// #46
  442f9c:	ldr	x19, [x0, #16]
  442fa0:	stp	x25, x26, [sp, #64]
  442fa4:	mov	x26, x0
  442fa8:	ldr	x0, [x0, #32]
  442fac:	str	x0, [sp, #176]
  442fb0:	str	wzr, [sp, #228]
  442fb4:	stp	x0, xzr, [sp, #304]
  442fb8:	mov	x0, x19
  442fbc:	bl	401b10 <strrchr@plt>
  442fc0:	cbz	x0, 442fdc <ferror@plt+0x4129c>
  442fc4:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  442fc8:	add	x1, x1, #0x7b0
  442fcc:	bl	401ba0 <strcmp@plt>
  442fd0:	cmp	w0, #0x0
  442fd4:	cset	w0, eq  // eq = none
  442fd8:	str	w0, [sp, #228]
  442fdc:	ldr	x0, [x26, #48]
  442fe0:	str	x0, [sp, #152]
  442fe4:	cbz	x0, 443150 <ferror@plt+0x41410>
  442fe8:	mov	x0, x19
  442fec:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  442ff0:	add	x1, x1, #0xf78
  442ff4:	stp	x21, x22, [sp, #32]
  442ff8:	stp	x23, x24, [sp, #48]
  442ffc:	bl	401c60 <strstr@plt>
  443000:	str	x0, [sp, #256]
  443004:	cbz	x0, 444b10 <ferror@plt+0x42dd0>
  443008:	ldr	x1, [sp, #152]
  44300c:	ldr	x0, [sp, #176]
  443010:	add	x22, x0, x1
  443014:	add	x19, x0, #0x4
  443018:	cmp	x19, x22
  44301c:	b.cs	44306c <ferror@plt+0x4132c>  // b.hs, b.nlast
  443020:	mov	w1, #0x4                   	// #4
  443024:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  443028:	ldr	x0, [sp, #176]
  44302c:	ldr	x2, [x23, #672]
  443030:	blr	x2
  443034:	mov	x1, #0xffffffff            	// #4294967295
  443038:	cmp	x0, x1
  44303c:	b.eq	444b18 <ferror@plt+0x42dd8>  // b.none
  443040:	add	x21, x19, #0x2
  443044:	cmp	x21, x22
  443048:	b.cc	443594 <ferror@plt+0x41854>  // b.lo, b.ul, b.last
  44304c:	cmp	x19, x22
  443050:	b.cs	443064 <ferror@plt+0x41324>  // b.hs, b.nlast
  443054:	sub	x1, x22, x19
  443058:	sub	w0, w1, #0x1
  44305c:	cmp	w0, #0x7
  443060:	b.ls	443088 <ferror@plt+0x41348>  // b.plast
  443064:	mov	w19, #0x0                   	// #0
  443068:	b	4430a4 <ferror@plt+0x41364>
  44306c:	cmp	x0, x22
  443070:	b.cc	44317c <ferror@plt+0x4143c>  // b.lo, b.ul, b.last
  443074:	add	x21, x19, #0x2
  443078:	cmp	x22, x21
  44307c:	b.ls	443064 <ferror@plt+0x41324>  // b.plast
  443080:	mov	w1, #0x2                   	// #2
  443084:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  443088:	ldr	x2, [x23, #672]
  44308c:	mov	x0, x19
  443090:	blr	x2
  443094:	and	w2, w0, #0xffff
  443098:	cmp	w2, #0x5
  44309c:	b.eq	4430e0 <ferror@plt+0x413a0>  // b.none
  4430a0:	mov	w19, w2
  4430a4:	mov	w2, #0x5                   	// #5
  4430a8:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  4430ac:	mov	x0, #0x0                   	// #0
  4430b0:	add	x1, x1, #0xf88
  4430b4:	bl	401c70 <dcgettext@plt>
  4430b8:	mov	w2, w19
  4430bc:	ldr	x1, [x26, #16]
  4430c0:	bl	446940 <warn@@Base>
  4430c4:	ldp	x21, x22, [sp, #32]
  4430c8:	mov	w0, #0x0                   	// #0
  4430cc:	ldp	x23, x24, [sp, #48]
  4430d0:	ldp	x19, x20, [sp, #16]
  4430d4:	ldp	x25, x26, [sp, #64]
  4430d8:	ldp	x29, x30, [sp], #320
  4430dc:	ret
  4430e0:	add	x24, x19, #0x3
  4430e4:	cmp	x24, x22
  4430e8:	b.cc	443190 <ferror@plt+0x41450>  // b.lo, b.ul, b.last
  4430ec:	cmp	x22, x21
  4430f0:	b.ls	443104 <ferror@plt+0x413c4>  // b.plast
  4430f4:	sub	x1, x22, x21
  4430f8:	sub	w0, w1, #0x1
  4430fc:	cmp	w0, #0x7
  443100:	b.ls	444cfc <ferror@plt+0x42fbc>  // b.plast
  443104:	add	x21, x19, #0x4
  443108:	cmp	x22, x21
  44310c:	b.ls	4431bc <ferror@plt+0x4147c>  // b.plast
  443110:	mov	w1, #0x1                   	// #1
  443114:	ldr	x2, [x23, #672]
  443118:	mov	x0, x24
  44311c:	blr	x2
  443120:	ands	w24, w0, #0xff
  443124:	b.ne	444cc4 <ferror@plt+0x42f84>  // b.any
  443128:	add	x19, x19, #0x8
  44312c:	cmp	x19, x22
  443130:	b.cc	4431c8 <ferror@plt+0x41488>  // b.lo, b.ul, b.last
  443134:	cmp	x22, x21
  443138:	b.ls	4431e0 <ferror@plt+0x414a0>  // b.plast
  44313c:	sub	x1, x22, x21
  443140:	sub	w0, w1, #0x1
  443144:	cmp	w0, #0x7
  443148:	b.hi	4431e0 <ferror@plt+0x414a0>  // b.pmore
  44314c:	b	4431cc <ferror@plt+0x4148c>
  443150:	mov	w2, #0x5                   	// #5
  443154:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  443158:	add	x1, x1, #0x1a8
  44315c:	bl	401c70 <dcgettext@plt>
  443160:	ldr	x1, [x26, #16]
  443164:	bl	401cc0 <printf@plt>
  443168:	mov	w0, #0x0                   	// #0
  44316c:	ldp	x19, x20, [sp, #16]
  443170:	ldp	x25, x26, [sp, #64]
  443174:	ldp	x29, x30, [sp], #320
  443178:	ret
  44317c:	sub	w0, w1, #0x1
  443180:	ldr	w1, [sp, #152]
  443184:	cmp	w0, #0x7
  443188:	b.hi	443074 <ferror@plt+0x41334>  // b.pmore
  44318c:	b	443024 <ferror@plt+0x412e4>
  443190:	ldr	x2, [x23, #672]
  443194:	mov	x0, x21
  443198:	mov	w1, #0x1                   	// #1
  44319c:	add	x21, x19, #0x4
  4431a0:	blr	x2
  4431a4:	cmp	x22, x21
  4431a8:	b.hi	443110 <ferror@plt+0x413d0>  // b.pmore
  4431ac:	sub	x1, x22, x24
  4431b0:	sub	w0, w1, #0x1
  4431b4:	cmp	w0, #0x7
  4431b8:	b.ls	443114 <ferror@plt+0x413d4>  // b.plast
  4431bc:	add	x19, x19, #0x8
  4431c0:	cmp	x22, x19
  4431c4:	b.ls	4431e0 <ferror@plt+0x414a0>  // b.plast
  4431c8:	mov	w1, #0x4                   	// #4
  4431cc:	ldr	x2, [x23, #672]
  4431d0:	mov	x0, x21
  4431d4:	blr	x2
  4431d8:	mov	x21, x0
  4431dc:	cbnz	w0, 444ce0 <ferror@plt+0x42fa0>
  4431e0:	ldr	x0, [sp, #176]
  4431e4:	sub	x19, x19, x0
  4431e8:	mov	x0, x20
  4431ec:	bl	442458 <ferror@plt+0x40718>
  4431f0:	cbz	w0, 444c1c <ferror@plt+0x42edc>
  4431f4:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  4431f8:	add	x0, x0, #0x6a8
  4431fc:	str	x0, [sp, #128]
  443200:	ldr	w9, [x0, #1512]
  443204:	cbz	w9, 444b74 <ferror@plt+0x42e34>
  443208:	ldr	x0, [sp, #128]
  44320c:	mov	w3, #0x1                   	// #1
  443210:	mov	w2, #0x0                   	// #0
  443214:	mov	w8, #0x0                   	// #0
  443218:	mov	x6, #0x0                   	// #0
  44321c:	mov	x4, #0x0                   	// #0
  443220:	ldr	x21, [x0, #1504]
  443224:	mov	w20, #0x0                   	// #0
  443228:	str	wzr, [sp, #172]
  44322c:	add	x5, x21, #0x30
  443230:	b	443244 <ferror@plt+0x41504>
  443234:	add	w8, w8, #0x1
  443238:	add	x5, x5, #0x68
  44323c:	cmp	w8, w9
  443240:	b.eq	443300 <ferror@plt+0x415c0>  // b.none
  443244:	ldr	w0, [x5, #24]
  443248:	cmp	w20, w0
  44324c:	csel	w20, w20, w0, cs  // cs = hs, nlast
  443250:	cmp	w0, #0x0
  443254:	csel	w1, w3, wzr, ne  // ne = any
  443258:	cbz	w1, 443234 <ferror@plt+0x414f4>
  44325c:	mov	w1, #0x0                   	// #0
  443260:	cbnz	w2, 443278 <ferror@plt+0x41538>
  443264:	ldp	x3, x2, [x5]
  443268:	mov	w1, #0x1                   	// #1
  44326c:	str	w8, [sp, #172]
  443270:	ldr	x6, [x2]
  443274:	ldr	x4, [x3]
  443278:	mov	w3, #0x1                   	// #1
  44327c:	cmp	w0, w1
  443280:	mov	w2, w3
  443284:	b.ls	443234 <ferror@plt+0x414f4>  // b.plast
  443288:	sub	w2, w0, #0x1
  44328c:	mov	w0, w1
  443290:	sub	w2, w2, w1
  443294:	add	x1, x0, #0x1
  443298:	add	x2, x2, x1
  44329c:	lsl	x0, x0, #3
  4432a0:	mov	x1, x4
  4432a4:	lsl	x2, x2, #3
  4432a8:	ldr	x7, [x5]
  4432ac:	b	4432bc <ferror@plt+0x4157c>
  4432b0:	mov	x6, x3
  4432b4:	cmp	x2, x0
  4432b8:	b.eq	4449a0 <ferror@plt+0x42c60>  // b.none
  4432bc:	mov	x4, x1
  4432c0:	ldr	x1, [x7, x0]
  4432c4:	cmp	x1, x4
  4432c8:	b.cc	4432e4 <ferror@plt+0x415a4>  // b.lo, b.ul, b.last
  4432cc:	ldr	x3, [x5, #8]
  4432d0:	ldr	x3, [x3, x0]
  4432d4:	add	x0, x0, #0x8
  4432d8:	b.ne	4432b0 <ferror@plt+0x41570>  // b.any
  4432dc:	cmp	x3, x6
  4432e0:	b.cs	4432b0 <ferror@plt+0x41570>  // b.hs, b.nlast
  4432e4:	add	w8, w8, #0x1
  4432e8:	add	x5, x5, #0x68
  4432ec:	cmp	w8, w9
  4432f0:	mov	w3, #0x0                   	// #0
  4432f4:	mov	w2, #0x1                   	// #1
  4432f8:	b.ne	443244 <ferror@plt+0x41504>  // b.any
  4432fc:	nop
  443300:	ldr	w0, [sp, #172]
  443304:	mov	w22, #0x68                  	// #104
  443308:	str	w3, [sp, #224]
  44330c:	umull	x22, w0, w22
  443310:	cbz	w2, 444b88 <ferror@plt+0x42e48>
  443314:	add	x21, x21, x22
  443318:	ldr	w0, [x21, #72]
  44331c:	cbz	w0, 443340 <ferror@plt+0x41600>
  443320:	ldr	x0, [x21, #48]
  443324:	ldr	x0, [x0]
  443328:	cmp	x0, x19
  44332c:	b.eq	443340 <ferror@plt+0x41600>  // b.none
  443330:	ldr	x0, [x21, #56]
  443334:	ldr	x0, [x0]
  443338:	cmp	x0, x19
  44333c:	b.ne	444c74 <ferror@plt+0x42f34>  // b.any
  443340:	ldr	w0, [sp, #224]
  443344:	str	xzr, [sp, #208]
  443348:	cbz	w0, 444bac <ferror@plt+0x42e6c>
  44334c:	add	x1, x26, #0x18
  443350:	add	x0, x26, #0x10
  443354:	bl	42edd0 <ferror@plt+0x2d090>
  443358:	mov	x0, x26
  44335c:	mov	x1, #0x0                   	// #0
  443360:	bl	4251e8 <ferror@plt+0x234a8>
  443364:	cbnz	w0, 444bc0 <ferror@plt+0x42e80>
  443368:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44336c:	add	x1, x1, #0xc8
  443370:	mov	w2, #0x5                   	// #5
  443374:	mov	x0, #0x0                   	// #0
  443378:	bl	401c70 <dcgettext@plt>
  44337c:	mov	w19, #0x0                   	// #0
  443380:	bl	401cc0 <printf@plt>
  443384:	ldr	x0, [sp, #128]
  443388:	ldr	w1, [sp, #172]
  44338c:	ldr	w0, [x0, #1512]
  443390:	cmp	w1, w0
  443394:	b.cs	4435fc <ferror@plt+0x418bc>  // b.hs, b.nlast
  443398:	stp	x27, x28, [sp, #80]
  44339c:	str	x26, [sp, #144]
  4433a0:	ldr	x0, [sp, #128]
  4433a4:	mov	w1, #0x68                  	// #104
  4433a8:	ldr	w2, [sp, #172]
  4433ac:	ldr	x0, [x0, #1504]
  4433b0:	umull	x1, w2, w1
  4433b4:	ldr	w2, [sp, #224]
  4433b8:	str	x1, [sp, #160]
  4433bc:	add	x0, x0, x1
  4433c0:	ldr	w1, [x0, #72]
  4433c4:	cbz	w2, 4446e4 <ferror@plt+0x429a4>
  4433c8:	mov	w2, #0x1                   	// #1
  4433cc:	str	w2, [sp, #140]
  4433d0:	mov	w26, #0x0                   	// #0
  4433d4:	mov	w28, w26
  4433d8:	cbnz	w1, 443578 <ferror@plt+0x41838>
  4433dc:	b	4435d8 <ferror@plt+0x41898>
  4433e0:	ldr	x1, [sp, #208]
  4433e4:	ldr	w1, [x1, w28, uxtw #2]
  4433e8:	lsl	x2, x1, #3
  4433ec:	cbnz	w28, 443648 <ferror@plt+0x41908>
  4433f0:	ldp	x3, x5, [x0, #48]
  4433f4:	lsl	x1, x1, #2
  4433f8:	ldr	x4, [x0, #64]
  4433fc:	ldr	x20, [x3, x2]
  443400:	ldr	x3, [sp, #176]
  443404:	ldr	w1, [x4, x1]
  443408:	ldr	x21, [x5, x2]
  44340c:	add	x2, x3, x20
  443410:	ldr	x0, [x0, #24]
  443414:	str	x2, [sp, #104]
  443418:	str	x0, [sp, #120]
  44341c:	cmn	x21, #0x1
  443420:	str	w1, [sp, #168]
  443424:	b.eq	44359c <ferror@plt+0x4185c>  // b.none
  443428:	adds	x5, x3, x21
  44342c:	str	x5, [sp, #112]
  443430:	cset	w1, ne  // ne = any
  443434:	cmp	x2, x5
  443438:	str	w1, [sp, #136]
  44343c:	cset	w0, hi  // hi = pmore
  443440:	mov	x23, x5
  443444:	ands	w22, w1, w0
  443448:	b.eq	44347c <ferror@plt+0x4173c>  // b.none
  44344c:	ldr	x0, [sp, #144]
  443450:	mov	x4, x2
  443454:	ldr	w3, [sp, #172]
  443458:	add	x2, sp, #0x138
  44345c:	add	x0, x0, #0x20
  443460:	str	x5, [sp, #312]
  443464:	ldr	x1, [x0, #16]
  443468:	bl	432750 <ferror@plt+0x30a10>
  44346c:	str	w22, [sp, #136]
  443470:	ldr	x0, [sp, #304]
  443474:	cmp	x0, x23
  443478:	b.eq	443d20 <ferror@plt+0x41fe0>  // b.none
  44347c:	ldr	w0, [sp, #140]
  443480:	eor	w19, w19, #0x1
  443484:	eor	w0, w0, #0x1
  443488:	orr	w19, w19, w0
  44348c:	cbnz	w19, 4434a4 <ferror@plt+0x41764>
  443490:	ldr	x1, [sp, #104]
  443494:	ldr	x0, [sp, #304]
  443498:	cmp	x0, x1
  44349c:	b.cc	443c4c <ferror@plt+0x41f0c>  // b.lo, b.ul, b.last
  4434a0:	b.hi	443d00 <ferror@plt+0x41fc0>  // b.pmore
  4434a4:	ldr	x0, [sp, #104]
  4434a8:	str	x0, [sp, #304]
  4434ac:	ldr	x0, [sp, #152]
  4434b0:	cmp	x0, x20
  4434b4:	ldr	x0, [sp, #112]
  4434b8:	str	x0, [sp, #312]
  4434bc:	b.ls	443b48 <ferror@plt+0x41e08>  // b.plast
  4434c0:	ldr	w0, [sp, #136]
  4434c4:	cmp	w0, #0x0
  4434c8:	ldr	x0, [sp, #152]
  4434cc:	ccmp	x0, x21, #0x2, ne  // ne = any
  4434d0:	b.ls	443c78 <ferror@plt+0x41f38>  // b.plast
  4434d4:	ldr	x0, [sp, #256]
  4434d8:	cbz	x0, 443b6c <ferror@plt+0x41e2c>
  4434dc:	ldr	w0, [sp, #228]
  4434e0:	cbz	w0, 4436b8 <ferror@plt+0x41978>
  4434e4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4434e8:	add	x1, x1, #0x378
  4434ec:	mov	w2, #0x5                   	// #5
  4434f0:	mov	x0, #0x0                   	// #0
  4434f4:	bl	401c70 <dcgettext@plt>
  4434f8:	bl	446940 <warn@@Base>
  4434fc:	ldp	w0, w1, [sp, #136]
  443500:	tst	w0, w1
  443504:	b.eq	4435a8 <ferror@plt+0x41868>  // b.none
  443508:	ldp	x0, x4, [sp, #304]
  44350c:	ldr	x1, [sp, #112]
  443510:	cmp	x0, x1
  443514:	b.eq	443d2c <ferror@plt+0x41fec>  // b.none
  443518:	ldr	x0, [sp, #104]
  44351c:	cmp	x0, x4
  443520:	b.eq	443d10 <ferror@plt+0x41fd0>  // b.none
  443524:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443528:	add	x1, x1, #0x470
  44352c:	mov	w2, #0x5                   	// #5
  443530:	mov	x0, #0x0                   	// #0
  443534:	str	wzr, [sp, #140]
  443538:	bl	401c70 <dcgettext@plt>
  44353c:	bl	446940 <warn@@Base>
  443540:	ldr	x1, [sp, #112]
  443544:	mov	w19, #0x1                   	// #1
  443548:	ldr	x0, [sp, #304]
  44354c:	ldr	x4, [sp, #312]
  443550:	cmp	x0, x1
  443554:	b.eq	443d34 <ferror@plt+0x41ff4>  // b.none
  443558:	ldr	x0, [sp, #128]
  44355c:	add	w28, w28, #0x1
  443560:	ldr	x1, [sp, #160]
  443564:	ldr	x0, [x0, #1504]
  443568:	add	x0, x0, x1
  44356c:	ldr	w1, [x0, #72]
  443570:	cmp	w1, w28
  443574:	b.ls	4435d8 <ferror@plt+0x41898>  // b.plast
  443578:	ldr	w1, [sp, #224]
  44357c:	cbz	w1, 4433e0 <ferror@plt+0x416a0>
  443580:	cbnz	w28, 443678 <ferror@plt+0x41938>
  443584:	mov	x2, #0x0                   	// #0
  443588:	mov	x1, #0x0                   	// #0
  44358c:	ldp	x3, x5, [x0, #48]
  443590:	b	4433f8 <ferror@plt+0x416b8>
  443594:	mov	w1, #0x2                   	// #2
  443598:	b	443088 <ferror@plt+0x41348>
  44359c:	str	xzr, [sp, #112]
  4435a0:	str	wzr, [sp, #136]
  4435a4:	b	44347c <ferror@plt+0x4173c>
  4435a8:	ldr	x0, [sp, #112]
  4435ac:	mov	w19, #0x1                   	// #1
  4435b0:	cbnz	x0, 443540 <ferror@plt+0x41800>
  4435b4:	ldr	x0, [sp, #128]
  4435b8:	add	w28, w28, #0x1
  4435bc:	ldr	x1, [sp, #160]
  4435c0:	ldr	x0, [x0, #1504]
  4435c4:	add	x0, x0, x1
  4435c8:	ldr	w1, [x0, #72]
  4435cc:	cmp	w1, w28
  4435d0:	b.hi	443578 <ferror@plt+0x41838>  // b.pmore
  4435d4:	nop
  4435d8:	ldr	x0, [sp, #128]
  4435dc:	ldr	w1, [sp, #172]
  4435e0:	ldr	w0, [x0, #1512]
  4435e4:	add	w1, w1, #0x1
  4435e8:	str	w1, [sp, #172]
  4435ec:	cmp	w0, w1
  4435f0:	b.hi	4433a0 <ferror@plt+0x41660>  // b.pmore
  4435f4:	ldp	x27, x28, [sp, #80]
  4435f8:	ldr	x26, [sp, #144]
  4435fc:	ldr	x0, [x26, #32]
  443600:	ldr	x1, [x26, #48]
  443604:	ldr	x3, [sp, #304]
  443608:	add	x0, x0, x1
  44360c:	cmp	x0, x3
  443610:	b.hi	444bdc <ferror@plt+0x42e9c>  // b.pmore
  443614:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  443618:	ldr	x1, [x0, #1040]
  44361c:	mov	w0, #0xa                   	// #10
  443620:	bl	401990 <putc@plt>
  443624:	ldr	x0, [sp, #208]
  443628:	bl	401bc0 <free@plt>
  44362c:	mov	w0, #0x1                   	// #1
  443630:	ldp	x19, x20, [sp, #16]
  443634:	ldp	x21, x22, [sp, #32]
  443638:	ldp	x23, x24, [sp, #48]
  44363c:	ldp	x25, x26, [sp, #64]
  443640:	ldp	x29, x30, [sp], #320
  443644:	ret
  443648:	ldr	x4, [sp, #208]
  44364c:	sub	w3, w28, #0x1
  443650:	ldr	w4, [x4, x3, lsl #2]
  443654:	ldr	x3, [x0, #48]
  443658:	lsl	x4, x4, #3
  44365c:	ldr	x5, [x3, x2]
  443660:	ldr	x6, [x3, x4]
  443664:	cmp	x6, x5
  443668:	b.eq	44369c <ferror@plt+0x4195c>  // b.none
  44366c:	lsl	x1, x1, #2
  443670:	ldr	x5, [x0, #56]
  443674:	b	4433f8 <ferror@plt+0x416b8>
  443678:	sub	w4, w28, #0x1
  44367c:	ubfiz	x2, x28, #3, #32
  443680:	ldr	x3, [x0, #48]
  443684:	lsl	x4, x4, #3
  443688:	mov	w1, w28
  44368c:	ldr	x6, [x3, x4]
  443690:	ldr	x5, [x3, x2]
  443694:	cmp	x6, x5
  443698:	b.ne	44366c <ferror@plt+0x4192c>  // b.any
  44369c:	ldr	x5, [x0, #56]
  4436a0:	ldr	x6, [x5, x4]
  4436a4:	ldr	x4, [x5, x2]
  4436a8:	cmp	x6, x4
  4436ac:	b.eq	443558 <ferror@plt+0x41818>  // b.none
  4436b0:	lsl	x1, x1, #2
  4436b4:	b	4433f8 <ferror@plt+0x416b8>
  4436b8:	ldr	x0, [sp, #128]
  4436bc:	ldr	w1, [sp, #172]
  4436c0:	ldr	w0, [x0, #1512]
  4436c4:	cmp	w0, w1
  4436c8:	b.ls	444594 <ferror@plt+0x42854>  // b.plast
  4436cc:	ldr	x0, [sp, #128]
  4436d0:	ldr	x2, [sp, #160]
  4436d4:	ldr	x1, [x0, #1504]
  4436d8:	add	x0, x1, x2
  4436dc:	ldr	w23, [x1, x2]
  4436e0:	sub	w1, w23, #0x2
  4436e4:	cmp	w1, #0x6
  4436e8:	b.hi	4446c0 <ferror@plt+0x42980>  // b.pmore
  4436ec:	ldr	x1, [sp, #144]
  4436f0:	ldr	x2, [sp, #104]
  4436f4:	ldr	x21, [x1, #32]
  4436f8:	add	x19, x2, #0x1
  4436fc:	ldr	x1, [x1, #48]
  443700:	add	x21, x21, x1
  443704:	cmp	x19, x21
  443708:	b.hi	444c48 <ferror@plt+0x42f08>  // b.pmore
  44370c:	ldr	w1, [x0, #4]
  443710:	mov	x22, #0xffffffffffffffff    	// #-1
  443714:	str	w1, [sp, #232]
  443718:	mov	x26, x22
  44371c:	ldr	w1, [x0, #8]
  443720:	ldr	x0, [x0, #16]
  443724:	str	x0, [sp, #216]
  443728:	ldp	x24, x27, [sp, #104]
  44372c:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  443730:	add	x0, x0, #0x3c8
  443734:	str	w1, [sp, #240]
  443738:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44373c:	add	x1, x1, #0x368
  443740:	str	w28, [sp, #184]
  443744:	mov	x28, x0
  443748:	str	x1, [sp, #248]
  44374c:	mov	x1, x20
  443750:	mov	x0, x28
  443754:	bl	401cc0 <printf@plt>
  443758:	cmp	x21, x19
  44375c:	b.hi	4437b0 <ferror@plt+0x41a70>  // b.pmore
  443760:	cmp	x21, x24
  443764:	b.hi	443c9c <ferror@plt+0x41f5c>  // b.pmore
  443768:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  44376c:	add	x1, x1, #0x3d8
  443770:	mov	w2, #0x5                   	// #5
  443774:	ldr	w28, [sp, #184]
  443778:	and	x22, x22, x26
  44377c:	mov	x0, #0x0                   	// #0
  443780:	bl	401c70 <dcgettext@plt>
  443784:	bl	401cc0 <printf@plt>
  443788:	cmn	x22, #0x1
  44378c:	b.eq	4437a8 <ferror@plt+0x41a68>  // b.none
  443790:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443794:	add	x1, x1, #0x448
  443798:	mov	w2, #0x5                   	// #5
  44379c:	mov	x0, #0x0                   	// #0
  4437a0:	bl	401c70 <dcgettext@plt>
  4437a4:	bl	401cc0 <printf@plt>
  4437a8:	stp	x19, x27, [sp, #304]
  4437ac:	b	4434fc <ferror@plt+0x417bc>
  4437b0:	mov	w1, #0x1                   	// #1
  4437b4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4437b8:	add	x25, x2, #0x2a0
  4437bc:	mov	x0, x24
  4437c0:	ldr	x2, [x2, #672]
  4437c4:	blr	x2
  4437c8:	mov	w24, w0
  4437cc:	cmp	x27, #0x0
  4437d0:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  4437d4:	b.ne	443a50 <ferror@plt+0x41d10>  // b.any
  4437d8:	add	x24, sp, #0x128
  4437dc:	mov	x1, x21
  4437e0:	mov	x0, x27
  4437e4:	mov	w2, #0x0                   	// #0
  4437e8:	mov	x3, x24
  4437ec:	add	x4, sp, #0x12c
  4437f0:	ldr	x25, [sp, #304]
  4437f4:	bl	42fb50 <ferror@plt+0x2de10>
  4437f8:	ldr	w1, [sp, #300]
  4437fc:	mov	x26, x0
  443800:	ldr	w2, [sp, #296]
  443804:	sub	x25, x27, x25
  443808:	add	x25, x25, x20
  44380c:	add	x27, x27, x2
  443810:	tbnz	w1, #0, 444518 <ferror@plt+0x427d8>
  443814:	tbnz	w1, #1, 4445b4 <ferror@plt+0x42874>
  443818:	mov	w1, w23
  44381c:	mov	x0, x26
  443820:	bl	42fb28 <ferror@plt+0x2dde8>
  443824:	mov	x1, x21
  443828:	mov	x0, x27
  44382c:	add	x4, sp, #0x12c
  443830:	mov	x3, x24
  443834:	mov	w2, #0x0                   	// #0
  443838:	bl	42fb50 <ferror@plt+0x2de10>
  44383c:	ldr	w1, [sp, #300]
  443840:	mov	x22, x0
  443844:	ldr	w0, [sp, #296]
  443848:	add	x27, x27, x0
  44384c:	tbnz	w1, #0, 4444fc <ferror@plt+0x427bc>
  443850:	tbnz	w1, #1, 4445d0 <ferror@plt+0x42890>
  443854:	mov	w1, w23
  443858:	mov	x0, x22
  44385c:	bl	42fb28 <ferror@plt+0x2dde8>
  443860:	mov	w2, #0x5                   	// #5
  443864:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443868:	mov	x0, #0x0                   	// #0
  44386c:	add	x1, x1, #0x2a8
  443870:	bl	401c70 <dcgettext@plt>
  443874:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  443878:	mov	x1, x25
  44387c:	add	x3, x3, #0xca8
  443880:	mov	w2, #0x8                   	// #8
  443884:	bl	401cc0 <printf@plt>
  443888:	mov	x1, x21
  44388c:	mov	x0, x19
  443890:	mov	w2, #0x0                   	// #0
  443894:	add	x4, sp, #0x12c
  443898:	mov	x3, x24
  44389c:	bl	42fb50 <ferror@plt+0x2de10>
  4438a0:	ldr	w2, [sp, #300]
  4438a4:	ldr	w1, [sp, #296]
  4438a8:	str	x0, [sp, #192]
  4438ac:	add	x19, x19, x1
  4438b0:	tbnz	w2, #0, 444650 <ferror@plt+0x42910>
  4438b4:	tbnz	w2, #1, 4448c4 <ferror@plt+0x42b84>
  4438b8:	mov	x1, x21
  4438bc:	mov	x0, x19
  4438c0:	mov	w2, #0x0                   	// #0
  4438c4:	add	x4, sp, #0x12c
  4438c8:	mov	x3, x24
  4438cc:	bl	42fb50 <ferror@plt+0x2de10>
  4438d0:	ldr	w1, [sp, #300]
  4438d4:	mov	x25, x0
  4438d8:	ldr	w2, [sp, #296]
  4438dc:	add	x19, x19, x2
  4438e0:	tbnz	w1, #0, 44461c <ferror@plt+0x428dc>
  4438e4:	tbnz	w1, #1, 4448a8 <ferror@plt+0x42b68>
  4438e8:	add	x0, x19, #0x2
  4438ec:	cmp	x21, x0
  4438f0:	b.cc	444640 <ferror@plt+0x42900>  // b.lo, b.ul, b.last
  4438f4:	mov	x3, x24
  4438f8:	mov	x1, x21
  4438fc:	mov	x0, x19
  443900:	mov	w2, #0x0                   	// #0
  443904:	add	x4, sp, #0x12c
  443908:	bl	42fb50 <ferror@plt+0x2de10>
  44390c:	ldr	w1, [sp, #300]
  443910:	mov	x24, x0
  443914:	ldr	w2, [sp, #296]
  443918:	add	x19, x19, x2
  44391c:	tbnz	w1, #0, 444578 <ferror@plt+0x42838>
  443920:	tbnz	w1, #1, 4446a4 <ferror@plt+0x42964>
  443924:	ldr	x2, [sp, #192]
  443928:	mov	w1, w23
  44392c:	ldr	x0, [sp, #120]
  443930:	add	x0, x2, x0
  443934:	bl	42c788 <ferror@plt+0x2aa48>
  443938:	ldr	x0, [sp, #120]
  44393c:	mov	w1, w23
  443940:	add	x0, x25, x0
  443944:	bl	42c788 <ferror@plt+0x2aa48>
  443948:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  44394c:	ldr	x1, [x0, #1040]
  443950:	mov	w0, #0x28                  	// #40
  443954:	bl	401990 <putc@plt>
  443958:	ldr	w2, [sp, #232]
  44395c:	mov	x4, x24
  443960:	ldr	w3, [sp, #240]
  443964:	mov	w1, w23
  443968:	ldr	x6, [sp, #144]
  44396c:	mov	x0, x19
  443970:	ldr	x5, [sp, #216]
  443974:	bl	4301e0 <ferror@plt+0x2e4a0>
  443978:	mov	w2, w0
  44397c:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  443980:	mov	w0, #0x29                  	// #41
  443984:	str	w2, [sp, #200]
  443988:	ldr	x1, [x1, #1040]
  44398c:	bl	401990 <putc@plt>
  443990:	ldr	w2, [sp, #200]
  443994:	ldr	w0, [sp, #168]
  443998:	cmp	w2, #0x0
  44399c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4439a0:	b.eq	44455c <ferror@plt+0x4281c>  // b.none
  4439a4:	ldr	x0, [sp, #192]
  4439a8:	cmp	x0, x25
  4439ac:	cset	w0, eq  // eq = none
  4439b0:	cmp	w0, #0x0
  4439b4:	ccmp	x26, x22, #0x0, ne  // ne = any
  4439b8:	b.eq	44454c <ferror@plt+0x4280c>  // b.none
  4439bc:	ldr	x1, [sp, #192]
  4439c0:	cmp	x1, x25
  4439c4:	b.hi	4439d4 <ferror@plt+0x41c94>  // b.pmore
  4439c8:	cmp	w0, #0x0
  4439cc:	ccmp	x26, x22, #0x0, ne  // ne = any
  4439d0:	b.ls	4439f0 <ferror@plt+0x41cb0>  // b.plast
  4439d4:	ldr	x1, [sp, #248]
  4439d8:	mov	w2, #0x5                   	// #5
  4439dc:	mov	x0, #0x0                   	// #0
  4439e0:	bl	401c70 <dcgettext@plt>
  4439e4:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4439e8:	ldr	x1, [x1, #1040]
  4439ec:	bl	401910 <fputs@plt>
  4439f0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4439f4:	mov	x22, #0xffffffffffffffff    	// #-1
  4439f8:	add	x24, x19, x24
  4439fc:	mov	x26, x22
  443a00:	ldr	x1, [x0, #1040]
  443a04:	mov	w0, #0xa                   	// #10
  443a08:	bl	401990 <putc@plt>
  443a0c:	ldr	x1, [sp, #304]
  443a10:	add	x19, x24, #0x1
  443a14:	cmp	x21, x19
  443a18:	sub	x1, x24, x1
  443a1c:	add	x1, x1, x20
  443a20:	b.cs	443750 <ferror@plt+0x41a10>  // b.hs, b.nlast
  443a24:	ldr	w28, [sp, #184]
  443a28:	and	x22, x22, x26
  443a2c:	mov	x19, x24
  443a30:	mov	w2, #0x5                   	// #5
  443a34:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443a38:	mov	x0, #0x0                   	// #0
  443a3c:	add	x1, x1, #0x268
  443a40:	bl	401c70 <dcgettext@plt>
  443a44:	mov	x1, x20
  443a48:	bl	446940 <warn@@Base>
  443a4c:	b	443788 <ferror@plt+0x41a48>
  443a50:	cmp	w0, #0x6
  443a54:	b.eq	443cb0 <ferror@plt+0x41f70>  // b.none
  443a58:	b.ls	443b18 <ferror@plt+0x41dd8>  // b.plast
  443a5c:	cmp	w0, #0x9
  443a60:	b.ne	443b24 <ferror@plt+0x41de4>  // b.any
  443a64:	cbz	x27, 443a80 <ferror@plt+0x41d40>
  443a68:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443a6c:	add	x1, x1, #0x3d8
  443a70:	mov	w2, #0x5                   	// #5
  443a74:	mov	x0, #0x0                   	// #0
  443a78:	bl	401c70 <dcgettext@plt>
  443a7c:	bl	401cc0 <printf@plt>
  443a80:	add	x24, sp, #0x128
  443a84:	mov	x1, x21
  443a88:	mov	x0, x19
  443a8c:	add	x4, sp, #0x12c
  443a90:	mov	x3, x24
  443a94:	mov	w2, #0x0                   	// #0
  443a98:	bl	42fb50 <ferror@plt+0x2de10>
  443a9c:	mov	x26, x0
  443aa0:	ldr	w1, [sp, #300]
  443aa4:	ldr	w0, [sp, #296]
  443aa8:	add	x19, x19, x0
  443aac:	tbnz	w1, #0, 444688 <ferror@plt+0x42948>
  443ab0:	tbnz	w1, #1, 4448fc <ferror@plt+0x42bbc>
  443ab4:	mov	w1, w23
  443ab8:	mov	x0, x26
  443abc:	bl	42fb28 <ferror@plt+0x2dde8>
  443ac0:	mov	x3, x24
  443ac4:	mov	x1, x21
  443ac8:	add	x4, sp, #0x12c
  443acc:	mov	x0, x19
  443ad0:	mov	w2, #0x0                   	// #0
  443ad4:	bl	42fb50 <ferror@plt+0x2de10>
  443ad8:	ldr	w1, [sp, #300]
  443adc:	mov	x22, x0
  443ae0:	ldr	w24, [sp, #296]
  443ae4:	add	x24, x19, x24
  443ae8:	tbnz	w1, #0, 44466c <ferror@plt+0x4292c>
  443aec:	tbnz	w1, #1, 4448e0 <ferror@plt+0x42ba0>
  443af0:	mov	w1, w23
  443af4:	mov	x0, x22
  443af8:	bl	42fb28 <ferror@plt+0x2dde8>
  443afc:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443b00:	add	x1, x1, #0x410
  443b04:	mov	w2, #0x5                   	// #5
  443b08:	mov	x0, #0x0                   	// #0
  443b0c:	bl	401c70 <dcgettext@plt>
  443b10:	bl	401cc0 <printf@plt>
  443b14:	b	443a0c <ferror@plt+0x41ccc>
  443b18:	cbz	w0, 443768 <ferror@plt+0x41a28>
  443b1c:	cmp	w0, #0x4
  443b20:	b.eq	444d18 <ferror@plt+0x42fd8>  // b.none
  443b24:	mov	w2, #0x5                   	// #5
  443b28:	ldr	w28, [sp, #184]
  443b2c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443b30:	mov	x0, #0x0                   	// #0
  443b34:	add	x1, x1, #0x420
  443b38:	bl	401c70 <dcgettext@plt>
  443b3c:	mov	w1, w24
  443b40:	bl	446368 <error@@Base>
  443b44:	b	4434fc <ferror@plt+0x417bc>
  443b48:	mov	w2, #0x5                   	// #5
  443b4c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443b50:	mov	x0, #0x0                   	// #0
  443b54:	add	x1, x1, #0x180
  443b58:	bl	401c70 <dcgettext@plt>
  443b5c:	mov	w19, #0x1                   	// #1
  443b60:	mov	x1, x20
  443b64:	bl	446940 <warn@@Base>
  443b68:	b	443558 <ferror@plt+0x41818>
  443b6c:	ldr	x0, [sp, #144]
  443b70:	ldr	x1, [sp, #128]
  443b74:	ldr	x19, [x0, #32]
  443b78:	ldr	x0, [x0, #48]
  443b7c:	ldr	w1, [x1, #1512]
  443b80:	add	x19, x19, x0
  443b84:	ldr	w0, [sp, #228]
  443b88:	cbz	w0, 443d54 <ferror@plt+0x42014>
  443b8c:	ldr	w0, [sp, #172]
  443b90:	cmp	w1, w0
  443b94:	b.ls	444938 <ferror@plt+0x42bf8>  // b.plast
  443b98:	ldr	x0, [sp, #128]
  443b9c:	ldr	x1, [sp, #160]
  443ba0:	ldr	x0, [x0, #1504]
  443ba4:	add	x2, x0, x1
  443ba8:	ldr	w26, [x0, x1]
  443bac:	sub	w0, w26, #0x2
  443bb0:	cmp	w0, #0x6
  443bb4:	b.hi	44497c <ferror@plt+0x42c3c>  // b.pmore
  443bb8:	ldp	x21, x24, [sp, #104]
  443bbc:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  443bc0:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443bc4:	add	x25, x0, #0x3c8
  443bc8:	add	x0, x1, #0x2a8
  443bcc:	str	x0, [sp, #216]
  443bd0:	ldr	w0, [x2, #4]
  443bd4:	mov	w22, w26
  443bd8:	str	w0, [sp, #184]
  443bdc:	ldr	w0, [x2, #8]
  443be0:	mov	x1, x21
  443be4:	str	w0, [sp, #192]
  443be8:	ldr	x0, [x2, #16]
  443bec:	str	x0, [sp, #120]
  443bf0:	str	w28, [sp, #232]
  443bf4:	sub	x1, x21, x1
  443bf8:	mov	x0, x25
  443bfc:	add	x1, x1, x20
  443c00:	bl	401cc0 <printf@plt>
  443c04:	cmp	x21, x19
  443c08:	b.cs	444b4c <ferror@plt+0x42e0c>  // b.hs, b.nlast
  443c0c:	add	x26, x21, #0x1
  443c10:	cmp	x26, x19
  443c14:	b.cc	444218 <ferror@plt+0x424d8>  // b.lo, b.ul, b.last
  443c18:	sub	x1, x19, x21
  443c1c:	sub	w0, w1, #0x1
  443c20:	cmp	w0, #0x7
  443c24:	b.ls	44421c <ferror@plt+0x424dc>  // b.plast
  443c28:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  443c2c:	add	x1, x1, #0x3d8
  443c30:	mov	w2, #0x5                   	// #5
  443c34:	ldr	w28, [sp, #232]
  443c38:	mov	x0, #0x0                   	// #0
  443c3c:	stp	x26, x24, [sp, #304]
  443c40:	bl	401c70 <dcgettext@plt>
  443c44:	bl	401cc0 <printf@plt>
  443c48:	b	4434fc <ferror@plt+0x417bc>
  443c4c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443c50:	add	x1, x1, #0x108
  443c54:	mov	w2, #0x5                   	// #5
  443c58:	mov	x0, #0x0                   	// #0
  443c5c:	bl	401c70 <dcgettext@plt>
  443c60:	ldr	x3, [sp, #176]
  443c64:	mov	x2, x20
  443c68:	ldr	x1, [sp, #304]
  443c6c:	sub	x1, x1, x3
  443c70:	bl	446940 <warn@@Base>
  443c74:	b	4434a4 <ferror@plt+0x41764>
  443c78:	mov	w2, #0x5                   	// #5
  443c7c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443c80:	mov	x0, #0x0                   	// #0
  443c84:	add	x1, x1, #0x1b8
  443c88:	bl	401c70 <dcgettext@plt>
  443c8c:	mov	w19, #0x1                   	// #1
  443c90:	mov	x1, x21
  443c94:	bl	446940 <warn@@Base>
  443c98:	b	443558 <ferror@plt+0x41818>
  443c9c:	sub	x1, x21, x24
  443ca0:	sub	w0, w1, #0x1
  443ca4:	cmp	w0, #0x7
  443ca8:	b.ls	4437b4 <ferror@plt+0x41a74>  // b.plast
  443cac:	b	443768 <ferror@plt+0x41a28>
  443cb0:	add	x24, x19, w23, uxtw
  443cb4:	cmp	x21, x24
  443cb8:	b.hi	444534 <ferror@plt+0x427f4>  // b.pmore
  443cbc:	str	xzr, [sp, #120]
  443cc0:	cmp	x21, x19
  443cc4:	b.ls	443cd8 <ferror@plt+0x41f98>  // b.plast
  443cc8:	sub	x1, x21, x19
  443ccc:	sub	w0, w1, #0x1
  443cd0:	cmp	w0, #0x7
  443cd4:	b.ls	444538 <ferror@plt+0x427f8>  // b.plast
  443cd8:	ldr	x0, [sp, #120]
  443cdc:	mov	w1, w23
  443ce0:	bl	42c788 <ferror@plt+0x2aa48>
  443ce4:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  443ce8:	add	x1, x1, #0x488
  443cec:	mov	w2, #0x5                   	// #5
  443cf0:	mov	x0, #0x0                   	// #0
  443cf4:	bl	401c70 <dcgettext@plt>
  443cf8:	bl	401cc0 <printf@plt>
  443cfc:	b	443a0c <ferror@plt+0x41ccc>
  443d00:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443d04:	mov	w2, #0x5                   	// #5
  443d08:	add	x1, x1, #0x140
  443d0c:	b	443c58 <ferror@plt+0x41f18>
  443d10:	mov	w0, #0x1                   	// #1
  443d14:	mov	w19, w0
  443d18:	str	w0, [sp, #140]
  443d1c:	b	443558 <ferror@plt+0x41818>
  443d20:	ldr	x0, [sp, #312]
  443d24:	str	x0, [sp, #304]
  443d28:	b	44347c <ferror@plt+0x4173c>
  443d2c:	mov	w0, #0x1                   	// #1
  443d30:	str	w0, [sp, #140]
  443d34:	ldr	x0, [sp, #144]
  443d38:	add	x2, sp, #0x130
  443d3c:	ldr	w3, [sp, #172]
  443d40:	mov	w19, #0x1                   	// #1
  443d44:	add	x0, x0, #0x20
  443d48:	ldr	x1, [x0, #16]
  443d4c:	bl	432750 <ferror@plt+0x30a10>
  443d50:	b	443558 <ferror@plt+0x41818>
  443d54:	ldr	w0, [sp, #172]
  443d58:	cmp	w1, w0
  443d5c:	b.ls	444918 <ferror@plt+0x42bd8>  // b.plast
  443d60:	ldr	x0, [sp, #128]
  443d64:	ldr	x1, [sp, #160]
  443d68:	ldr	x0, [x0, #1504]
  443d6c:	add	x2, x0, x1
  443d70:	ldr	w25, [x0, x1]
  443d74:	sub	w0, w25, #0x2
  443d78:	cmp	w0, #0x6
  443d7c:	b.hi	444958 <ferror@plt+0x42c18>  // b.pmore
  443d80:	ldr	x1, [sp, #104]
  443d84:	lsl	w0, w25, #1
  443d88:	str	x0, [sp, #232]
  443d8c:	add	x0, x1, x0
  443d90:	cmp	x19, x0
  443d94:	b.cc	444cbc <ferror@plt+0x42f7c>  // b.lo, b.ul, b.last
  443d98:	ldr	w0, [x2, #4]
  443d9c:	lsl	w1, w25, #3
  443da0:	str	w0, [sp, #248]
  443da4:	sub	w1, w1, #0x1
  443da8:	ldr	w0, [x2, #8]
  443dac:	mov	x3, #0xfffffffffffffffe    	// #-2
  443db0:	ldp	x21, x23, [sp, #104]
  443db4:	str	w0, [sp, #280]
  443db8:	adrp	x0, 47c000 <warn@@Base+0x356c0>
  443dbc:	add	x0, x0, #0x3c8
  443dc0:	lsl	x1, x3, x1
  443dc4:	str	x0, [sp, #216]
  443dc8:	mvn	x0, x1
  443dcc:	mov	x27, x20
  443dd0:	str	x0, [sp, #192]
  443dd4:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  443dd8:	add	x0, x0, #0x358
  443ddc:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443de0:	ldr	x2, [x2, #16]
  443de4:	add	x1, x1, #0x368
  443de8:	str	x20, [sp, #184]
  443dec:	str	x2, [sp, #240]
  443df0:	str	x1, [sp, #264]
  443df4:	str	x0, [sp, #272]
  443df8:	mov	w0, w25
  443dfc:	str	x0, [sp, #200]
  443e00:	str	w28, [sp, #284]
  443e04:	nop
  443e08:	ldr	x0, [sp, #216]
  443e0c:	mov	x1, x27
  443e10:	bl	401cc0 <printf@plt>
  443e14:	ldr	x0, [sp, #200]
  443e18:	add	x22, x21, x0
  443e1c:	cmp	x22, x19
  443e20:	add	x26, x22, x0
  443e24:	b.cc	4440bc <ferror@plt+0x4237c>  // b.lo, b.ul, b.last
  443e28:	cmp	x19, x21
  443e2c:	b.ls	443e40 <ferror@plt+0x42100>  // b.plast
  443e30:	sub	x1, x19, x21
  443e34:	sub	w0, w1, #0x1
  443e38:	cmp	w0, #0x7
  443e3c:	b.ls	444d20 <ferror@plt+0x42fe0>  // b.plast
  443e40:	cmp	x26, x19
  443e44:	b.cs	4441d4 <ferror@plt+0x42494>  // b.hs, b.nlast
  443e48:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  443e4c:	add	x21, x21, #0x2a0
  443e50:	mov	x20, #0x0                   	// #0
  443e54:	mov	w1, w25
  443e58:	ldr	x2, [x21]
  443e5c:	mov	x0, x22
  443e60:	blr	x2
  443e64:	mov	x22, x0
  443e68:	orr	x0, x20, x0
  443e6c:	cbz	x0, 444100 <ferror@plt+0x423c0>
  443e70:	ldr	x0, [sp, #192]
  443e74:	bics	xzr, x0, x20
  443e78:	b.eq	444078 <ferror@plt+0x42338>  // b.none
  443e7c:	cbz	x23, 444184 <ferror@plt+0x42444>
  443e80:	ldr	x21, [sp, #304]
  443e84:	add	x24, sp, #0x128
  443e88:	ldr	x0, [sp, #184]
  443e8c:	sub	x21, x23, x21
  443e90:	mov	x1, x19
  443e94:	mov	w2, #0x0                   	// #0
  443e98:	mov	x3, x24
  443e9c:	add	x4, sp, #0x12c
  443ea0:	add	x21, x21, x0
  443ea4:	mov	x0, x23
  443ea8:	bl	42fb50 <ferror@plt+0x2de10>
  443eac:	mov	x27, x0
  443eb0:	ldr	w1, [sp, #300]
  443eb4:	ldr	w2, [sp, #296]
  443eb8:	add	x23, x23, x2
  443ebc:	tbnz	w1, #0, 4441e0 <ferror@plt+0x424a0>
  443ec0:	tbnz	w1, #1, 4444c4 <ferror@plt+0x42784>
  443ec4:	mov	w1, w25
  443ec8:	mov	x0, x27
  443ecc:	bl	42fb28 <ferror@plt+0x2dde8>
  443ed0:	mov	x3, x24
  443ed4:	mov	x1, x19
  443ed8:	mov	x0, x23
  443edc:	add	x4, sp, #0x12c
  443ee0:	mov	w2, #0x0                   	// #0
  443ee4:	bl	42fb50 <ferror@plt+0x2de10>
  443ee8:	ldr	w1, [sp, #300]
  443eec:	mov	x24, x0
  443ef0:	ldr	w0, [sp, #296]
  443ef4:	add	x23, x23, x0
  443ef8:	tbnz	w1, #0, 4441fc <ferror@plt+0x424bc>
  443efc:	tbnz	w1, #1, 4444e0 <ferror@plt+0x427a0>
  443f00:	mov	w1, w25
  443f04:	mov	x0, x24
  443f08:	bl	42fb28 <ferror@plt+0x2dde8>
  443f0c:	add	x28, x26, #0x2
  443f10:	mov	w2, #0x5                   	// #5
  443f14:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  443f18:	mov	x0, #0x0                   	// #0
  443f1c:	add	x1, x1, #0x2a8
  443f20:	bl	401c70 <dcgettext@plt>
  443f24:	mov	x1, x21
  443f28:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  443f2c:	mov	w2, #0x8                   	// #8
  443f30:	add	x3, x3, #0xca8
  443f34:	bl	401cc0 <printf@plt>
  443f38:	cmp	x28, x19
  443f3c:	b.hi	444198 <ferror@plt+0x42458>  // b.pmore
  443f40:	b.ne	44414c <ferror@plt+0x4240c>  // b.any
  443f44:	cmp	x26, x19
  443f48:	b.cs	443f5c <ferror@plt+0x4221c>  // b.hs, b.nlast
  443f4c:	sub	x1, x19, x26
  443f50:	sub	w0, w1, #0x1
  443f54:	cmp	w0, #0x7
  443f58:	b.ls	444150 <ferror@plt+0x42410>  // b.plast
  443f5c:	mov	x21, x19
  443f60:	mov	x26, #0x0                   	// #0
  443f64:	ldr	x0, [sp, #120]
  443f68:	mov	w1, w25
  443f6c:	add	x0, x20, x0
  443f70:	bl	42c788 <ferror@plt+0x2aa48>
  443f74:	ldr	x0, [sp, #120]
  443f78:	mov	w1, w25
  443f7c:	add	x0, x22, x0
  443f80:	bl	42c788 <ferror@plt+0x2aa48>
  443f84:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  443f88:	ldr	x1, [x0, #1040]
  443f8c:	mov	w0, #0x28                  	// #40
  443f90:	bl	401990 <putc@plt>
  443f94:	ldr	w2, [sp, #248]
  443f98:	mov	x4, x26
  443f9c:	ldr	w3, [sp, #280]
  443fa0:	mov	w1, w25
  443fa4:	ldr	x6, [sp, #144]
  443fa8:	mov	x0, x28
  443fac:	ldr	x5, [sp, #240]
  443fb0:	bl	4301e0 <ferror@plt+0x2e4a0>
  443fb4:	mov	w26, w0
  443fb8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  443fbc:	mov	w0, #0x29                  	// #41
  443fc0:	ldr	x1, [x1, #1040]
  443fc4:	bl	401990 <putc@plt>
  443fc8:	ldr	w0, [sp, #168]
  443fcc:	cmp	w26, #0x0
  443fd0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  443fd4:	b.eq	4441b8 <ferror@plt+0x42478>  // b.none
  443fd8:	cmp	x20, x22
  443fdc:	cset	w0, eq  // eq = none
  443fe0:	cmp	w0, #0x0
  443fe4:	ccmp	x27, x24, #0x0, ne  // ne = any
  443fe8:	b.eq	4441ac <ferror@plt+0x4246c>  // b.none
  443fec:	cmp	x20, x22
  443ff0:	b.hi	444000 <ferror@plt+0x422c0>  // b.pmore
  443ff4:	cmp	w0, #0x0
  443ff8:	ccmp	x27, x24, #0x0, ne  // ne = any
  443ffc:	b.ls	44401c <ferror@plt+0x422dc>  // b.plast
  444000:	ldr	x1, [sp, #264]
  444004:	mov	w2, #0x5                   	// #5
  444008:	mov	x0, #0x0                   	// #0
  44400c:	bl	401c70 <dcgettext@plt>
  444010:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  444014:	ldr	x1, [x1, #1040]
  444018:	bl	401910 <fputs@plt>
  44401c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  444020:	ldr	x1, [x0, #1040]
  444024:	mov	w0, #0xa                   	// #10
  444028:	bl	401990 <putc@plt>
  44402c:	ldr	x0, [sp, #232]
  444030:	ldr	x27, [sp, #304]
  444034:	add	x0, x21, x0
  444038:	cmp	x19, x0
  44403c:	ldr	x0, [sp, #184]
  444040:	sub	x27, x21, x27
  444044:	add	x27, x27, x0
  444048:	b.cs	443e08 <ferror@plt+0x420c8>  // b.hs, b.nlast
  44404c:	ldr	w28, [sp, #284]
  444050:	mov	x20, x0
  444054:	mov	w2, #0x5                   	// #5
  444058:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44405c:	mov	x0, #0x0                   	// #0
  444060:	add	x1, x1, #0x268
  444064:	bl	401c70 <dcgettext@plt>
  444068:	mov	x1, x20
  44406c:	bl	446940 <warn@@Base>
  444070:	stp	x21, x23, [sp, #304]
  444074:	b	4434fc <ferror@plt+0x417bc>
  444078:	bics	xzr, x0, x22
  44407c:	b.eq	443e7c <ferror@plt+0x4213c>  // b.none
  444080:	mov	x0, x20
  444084:	mov	w1, w25
  444088:	bl	42c788 <ferror@plt+0x2aa48>
  44408c:	mov	x21, x26
  444090:	mov	w1, w25
  444094:	mov	x0, x22
  444098:	bl	42c788 <ferror@plt+0x2aa48>
  44409c:	str	x22, [sp, #120]
  4440a0:	adrp	x1, 47e000 <warn@@Base+0x376c0>
  4440a4:	add	x1, x1, #0x488
  4440a8:	mov	w2, #0x5                   	// #5
  4440ac:	mov	x0, #0x0                   	// #0
  4440b0:	bl	401c70 <dcgettext@plt>
  4440b4:	bl	401cc0 <printf@plt>
  4440b8:	b	44402c <ferror@plt+0x422ec>
  4440bc:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4440c0:	mov	x0, x21
  4440c4:	add	x21, x2, #0x2a0
  4440c8:	mov	w1, w25
  4440cc:	ldr	x2, [x2, #672]
  4440d0:	blr	x2
  4440d4:	mov	x20, x0
  4440d8:	cmp	x26, x19
  4440dc:	b.cc	443e54 <ferror@plt+0x42114>  // b.lo, b.ul, b.last
  4440e0:	sub	x1, x19, x22
  4440e4:	sub	w0, w1, #0x1
  4440e8:	cmp	w0, #0x7
  4440ec:	b.ls	443e58 <ferror@plt+0x42118>  // b.plast
  4440f0:	mov	x0, x20
  4440f4:	mov	x22, #0x0                   	// #0
  4440f8:	cbnz	x0, 443e70 <ferror@plt+0x42130>
  4440fc:	nop
  444100:	ldr	x0, [sp, #144]
  444104:	mov	x1, x27
  444108:	bl	4251e8 <ferror@plt+0x234a8>
  44410c:	cbnz	w0, 443e70 <ferror@plt+0x42130>
  444110:	ldr	x0, [sp, #200]
  444114:	add	x1, x0, x27
  444118:	ldr	x0, [sp, #144]
  44411c:	bl	4251e8 <ferror@plt+0x234a8>
  444120:	cbnz	w0, 443e70 <ferror@plt+0x42130>
  444124:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  444128:	add	x1, x1, #0x3d8
  44412c:	mov	w2, #0x5                   	// #5
  444130:	ldr	w28, [sp, #284]
  444134:	mov	x21, x26
  444138:	mov	x0, #0x0                   	// #0
  44413c:	bl	401c70 <dcgettext@plt>
  444140:	bl	401cc0 <printf@plt>
  444144:	stp	x21, x23, [sp, #304]
  444148:	b	4434fc <ferror@plt+0x417bc>
  44414c:	mov	w1, #0x2                   	// #2
  444150:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  444154:	mov	x0, x26
  444158:	ldr	x2, [x2, #672]
  44415c:	blr	x2
  444160:	add	x21, x28, w0, uxth
  444164:	and	x26, x0, #0xffff
  444168:	cmp	x21, x19
  44416c:	b.ls	443f64 <ferror@plt+0x42224>  // b.plast
  444170:	mov	x21, x28
  444174:	mov	w2, #0x5                   	// #5
  444178:	ldr	w28, [sp, #284]
  44417c:	ldr	x20, [sp, #184]
  444180:	b	444058 <ferror@plt+0x42318>
  444184:	add	x28, x26, #0x2
  444188:	mov	x24, #0xffffffffffffffff    	// #-1
  44418c:	cmp	x28, x19
  444190:	mov	x27, x24
  444194:	b.ls	443f40 <ferror@plt+0x42200>  // b.plast
  444198:	ldr	w28, [sp, #284]
  44419c:	mov	x21, x26
  4441a0:	mov	w2, #0x5                   	// #5
  4441a4:	ldr	x20, [sp, #184]
  4441a8:	b	444058 <ferror@plt+0x42318>
  4441ac:	mov	w2, #0x5                   	// #5
  4441b0:	ldr	x1, [sp, #272]
  4441b4:	b	444008 <ferror@plt+0x422c8>
  4441b8:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  4441bc:	add	x1, x1, #0x308
  4441c0:	mov	w2, #0x5                   	// #5
  4441c4:	mov	x0, #0x0                   	// #0
  4441c8:	bl	401c70 <dcgettext@plt>
  4441cc:	bl	401cc0 <printf@plt>
  4441d0:	b	443fd8 <ferror@plt+0x42298>
  4441d4:	mov	x20, #0x0                   	// #0
  4441d8:	mov	x22, #0x0                   	// #0
  4441dc:	b	444100 <ferror@plt+0x423c0>
  4441e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4441e4:	add	x1, x1, #0x6c8
  4441e8:	mov	w2, #0x5                   	// #5
  4441ec:	mov	x0, #0x0                   	// #0
  4441f0:	bl	401c70 <dcgettext@plt>
  4441f4:	bl	446368 <error@@Base>
  4441f8:	b	443ec4 <ferror@plt+0x42184>
  4441fc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444200:	add	x1, x1, #0x6c8
  444204:	mov	w2, #0x5                   	// #5
  444208:	mov	x0, #0x0                   	// #0
  44420c:	bl	401c70 <dcgettext@plt>
  444210:	bl	446368 <error@@Base>
  444214:	b	443f00 <ferror@plt+0x421c0>
  444218:	ldr	w1, [sp, #228]
  44421c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  444220:	add	x27, x2, #0x2a0
  444224:	mov	x0, x21
  444228:	ldr	x2, [x2, #672]
  44422c:	blr	x2
  444230:	str	w0, [sp, #200]
  444234:	mov	x28, x0
  444238:	cbz	x24, 4442f0 <ferror@plt+0x425b0>
  44423c:	sub	w0, w0, #0x2
  444240:	cmp	w0, #0x2
  444244:	b.hi	4442f0 <ferror@plt+0x425b0>  // b.pmore
  444248:	add	x3, sp, #0x128
  44424c:	mov	x1, x19
  444250:	mov	x0, x24
  444254:	add	x4, sp, #0x12c
  444258:	mov	w2, #0x0                   	// #0
  44425c:	ldr	x23, [sp, #304]
  444260:	bl	42fb50 <ferror@plt+0x2de10>
  444264:	ldr	w1, [sp, #300]
  444268:	mov	x3, x0
  44426c:	ldr	w0, [sp, #296]
  444270:	sub	x23, x24, x23
  444274:	add	x23, x23, x20
  444278:	add	x24, x24, x0
  44427c:	tbnz	w1, #0, 444a3c <ferror@plt+0x42cfc>
  444280:	tbnz	w1, #1, 444b00 <ferror@plt+0x42dc0>
  444284:	mov	x0, x3
  444288:	mov	w1, #0x8                   	// #8
  44428c:	bl	42fb28 <ferror@plt+0x2dde8>
  444290:	add	x3, sp, #0x128
  444294:	mov	x1, x19
  444298:	mov	x0, x24
  44429c:	add	x4, sp, #0x12c
  4442a0:	mov	w2, #0x0                   	// #0
  4442a4:	bl	42fb50 <ferror@plt+0x2de10>
  4442a8:	ldr	w1, [sp, #300]
  4442ac:	mov	x3, x0
  4442b0:	ldr	w0, [sp, #296]
  4442b4:	add	x24, x24, x0
  4442b8:	tbnz	w1, #0, 444a18 <ferror@plt+0x42cd8>
  4442bc:	tbnz	w1, #1, 444af0 <ferror@plt+0x42db0>
  4442c0:	mov	x0, x3
  4442c4:	mov	w1, #0x8                   	// #8
  4442c8:	bl	42fb28 <ferror@plt+0x2dde8>
  4442cc:	ldr	x1, [sp, #216]
  4442d0:	mov	w2, #0x5                   	// #5
  4442d4:	mov	x0, #0x0                   	// #0
  4442d8:	bl	401c70 <dcgettext@plt>
  4442dc:	adrp	x3, 47b000 <warn@@Base+0x346c0>
  4442e0:	mov	x1, x23
  4442e4:	add	x3, x3, #0xca8
  4442e8:	mov	w2, #0x8                   	// #8
  4442ec:	bl	401cc0 <printf@plt>
  4442f0:	cmp	w28, #0x2
  4442f4:	b.eq	4447d0 <ferror@plt+0x42a90>  // b.none
  4442f8:	b.le	444418 <ferror@plt+0x426d8>
  4442fc:	cmp	w28, #0x3
  444300:	b.eq	44473c <ferror@plt+0x429fc>  // b.none
  444304:	cmp	w28, #0x4
  444308:	b.ne	444d80 <ferror@plt+0x43040>  // b.any
  44430c:	add	x2, x21, #0x5
  444310:	str	x2, [sp, #240]
  444314:	cmp	x2, x19
  444318:	b.cc	4449b0 <ferror@plt+0x42c70>  // b.lo, b.ul, b.last
  44431c:	cmp	x26, x19
  444320:	b.cs	444334 <ferror@plt+0x425f4>  // b.hs, b.nlast
  444324:	sub	x1, x19, x26
  444328:	sub	w0, w1, #0x1
  44432c:	cmp	w0, #0x7
  444330:	b.ls	444d4c <ferror@plt+0x4300c>  // b.plast
  444334:	adrp	x23, 482000 <warn@@Base+0x3b6c0>
  444338:	add	x23, x23, #0x2e8
  44433c:	mov	w1, #0x0                   	// #0
  444340:	add	x21, x21, #0x9
  444344:	mov	x0, x23
  444348:	bl	401cc0 <printf@plt>
  44434c:	cmp	x21, x19
  444350:	mov	w1, #0x0                   	// #0
  444354:	b.cc	4443fc <ferror@plt+0x426bc>  // b.lo, b.ul, b.last
  444358:	mov	x0, x23
  44435c:	bl	401cc0 <printf@plt>
  444360:	add	x23, x21, #0x2
  444364:	cmp	x23, x19
  444368:	b.hi	444b4c <ferror@plt+0x42e0c>  // b.pmore
  44436c:	b.ne	4445ec <ferror@plt+0x428ac>  // b.any
  444370:	cmp	x21, x19
  444374:	b.cs	444388 <ferror@plt+0x42648>  // b.hs, b.nlast
  444378:	sub	x1, x19, x21
  44437c:	sub	w0, w1, #0x1
  444380:	cmp	w0, #0x7
  444384:	b.ls	4445f0 <ferror@plt+0x428b0>  // b.plast
  444388:	mov	x21, x19
  44438c:	mov	x26, #0x0                   	// #0
  444390:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  444394:	ldr	x1, [x0, #1040]
  444398:	mov	w0, #0x28                  	// #40
  44439c:	bl	401990 <putc@plt>
  4443a0:	ldr	w2, [sp, #184]
  4443a4:	mov	x4, x26
  4443a8:	ldr	w3, [sp, #192]
  4443ac:	mov	w1, w22
  4443b0:	ldr	x5, [sp, #120]
  4443b4:	mov	x0, x23
  4443b8:	ldr	x6, [sp, #144]
  4443bc:	bl	4301e0 <ferror@plt+0x2e4a0>
  4443c0:	mov	w23, w0
  4443c4:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  4443c8:	mov	w0, #0x29                  	// #41
  4443cc:	ldr	x1, [x1, #1040]
  4443d0:	bl	401990 <putc@plt>
  4443d4:	ldr	w0, [sp, #168]
  4443d8:	cmp	w23, #0x0
  4443dc:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  4443e0:	b.eq	44488c <ferror@plt+0x42b4c>  // b.none
  4443e4:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  4443e8:	ldr	x1, [x0, #1040]
  4443ec:	mov	w0, #0xa                   	// #10
  4443f0:	bl	401990 <putc@plt>
  4443f4:	ldr	x1, [sp, #304]
  4443f8:	b	443bf4 <ferror@plt+0x41eb4>
  4443fc:	ldr	x2, [sp, #240]
  444400:	mov	x0, x2
  444404:	ldr	w1, [sp, #200]
  444408:	ldr	x3, [x27]
  44440c:	blr	x3
  444410:	mov	w1, w0
  444414:	b	444358 <ferror@plt+0x42618>
  444418:	cbz	w28, 443c28 <ferror@plt+0x41ee8>
  44441c:	cmp	w28, #0x1
  444420:	b.ne	444d80 <ferror@plt+0x43040>  // b.any
  444424:	add	x4, sp, #0x12c
  444428:	add	x3, sp, #0x128
  44442c:	mov	x1, x19
  444430:	mov	x0, x26
  444434:	mov	w2, #0x0                   	// #0
  444438:	bl	42fb50 <ferror@plt+0x2de10>
  44443c:	ldr	w21, [sp, #296]
  444440:	mov	x23, x0
  444444:	tst	x0, #0xffffffff00000000
  444448:	ldr	w0, [sp, #300]
  44444c:	add	x21, x26, x21
  444450:	b.eq	444a84 <ferror@plt+0x42d44>  // b.none
  444454:	orr	w1, w0, #0x2
  444458:	str	w1, [sp, #300]
  44445c:	tbz	w0, #0, 444a8c <ferror@plt+0x42d4c>
  444460:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444464:	add	x1, x1, #0x6c8
  444468:	mov	w2, #0x5                   	// #5
  44446c:	mov	x0, #0x0                   	// #0
  444470:	bl	401c70 <dcgettext@plt>
  444474:	bl	446368 <error@@Base>
  444478:	mov	w0, w23
  44447c:	bl	42ed80 <ferror@plt+0x2d040>
  444480:	cmp	x24, #0x0
  444484:	mov	w0, #0x9                   	// #9
  444488:	mov	w1, #0x15                  	// #21
  44448c:	adrp	x2, 47b000 <warn@@Base+0x346c0>
  444490:	csel	w1, w1, w0, ne  // ne = any
  444494:	add	x2, x2, #0xca8
  444498:	adrp	x0, 44d000 <warn@@Base+0x66c0>
  44449c:	add	x0, x0, #0xbf0
  4444a0:	bl	401cc0 <printf@plt>
  4444a4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4444a8:	add	x1, x1, #0x2c8
  4444ac:	mov	w2, #0x5                   	// #5
  4444b0:	mov	x0, #0x0                   	// #0
  4444b4:	bl	401c70 <dcgettext@plt>
  4444b8:	bl	401cc0 <printf@plt>
  4444bc:	ldr	x1, [sp, #304]
  4444c0:	b	443bf4 <ferror@plt+0x41eb4>
  4444c4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4444c8:	add	x1, x1, #0x6e0
  4444cc:	mov	w2, #0x5                   	// #5
  4444d0:	mov	x0, #0x0                   	// #0
  4444d4:	bl	401c70 <dcgettext@plt>
  4444d8:	bl	446368 <error@@Base>
  4444dc:	b	443ec4 <ferror@plt+0x42184>
  4444e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4444e4:	add	x1, x1, #0x6e0
  4444e8:	mov	w2, #0x5                   	// #5
  4444ec:	mov	x0, #0x0                   	// #0
  4444f0:	bl	401c70 <dcgettext@plt>
  4444f4:	bl	446368 <error@@Base>
  4444f8:	b	443f00 <ferror@plt+0x421c0>
  4444fc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444500:	add	x1, x1, #0x6c8
  444504:	mov	w2, #0x5                   	// #5
  444508:	mov	x0, #0x0                   	// #0
  44450c:	bl	401c70 <dcgettext@plt>
  444510:	bl	446368 <error@@Base>
  444514:	b	443854 <ferror@plt+0x41b14>
  444518:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44451c:	add	x1, x1, #0x6c8
  444520:	mov	w2, #0x5                   	// #5
  444524:	mov	x0, #0x0                   	// #0
  444528:	bl	401c70 <dcgettext@plt>
  44452c:	bl	446368 <error@@Base>
  444530:	b	443818 <ferror@plt+0x41ad8>
  444534:	mov	w1, w23
  444538:	ldr	x2, [x25]
  44453c:	mov	x0, x19
  444540:	blr	x2
  444544:	str	x0, [sp, #120]
  444548:	b	443cd8 <ferror@plt+0x41f98>
  44454c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444550:	mov	w2, #0x5                   	// #5
  444554:	add	x1, x1, #0x358
  444558:	b	4439dc <ferror@plt+0x41c9c>
  44455c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  444560:	add	x1, x1, #0x308
  444564:	mov	w2, #0x5                   	// #5
  444568:	mov	x0, #0x0                   	// #0
  44456c:	bl	401c70 <dcgettext@plt>
  444570:	bl	401cc0 <printf@plt>
  444574:	b	4439a4 <ferror@plt+0x41c64>
  444578:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44457c:	add	x1, x1, #0x6c8
  444580:	mov	w2, #0x5                   	// #5
  444584:	mov	x0, #0x0                   	// #0
  444588:	bl	401c70 <dcgettext@plt>
  44458c:	bl	446368 <error@@Base>
  444590:	b	443924 <ferror@plt+0x41be4>
  444594:	mov	w2, #0x5                   	// #5
  444598:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44459c:	mov	x0, #0x0                   	// #0
  4445a0:	add	x1, x1, #0x398
  4445a4:	bl	401c70 <dcgettext@plt>
  4445a8:	ldr	w1, [sp, #172]
  4445ac:	bl	446940 <warn@@Base>
  4445b0:	b	4434fc <ferror@plt+0x417bc>
  4445b4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4445b8:	add	x1, x1, #0x6e0
  4445bc:	mov	w2, #0x5                   	// #5
  4445c0:	mov	x0, #0x0                   	// #0
  4445c4:	bl	401c70 <dcgettext@plt>
  4445c8:	bl	446368 <error@@Base>
  4445cc:	b	443818 <ferror@plt+0x41ad8>
  4445d0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4445d4:	add	x1, x1, #0x6e0
  4445d8:	mov	w2, #0x5                   	// #5
  4445dc:	mov	x0, #0x0                   	// #0
  4445e0:	bl	401c70 <dcgettext@plt>
  4445e4:	bl	446368 <error@@Base>
  4445e8:	b	443854 <ferror@plt+0x41b14>
  4445ec:	mov	w1, #0x2                   	// #2
  4445f0:	ldr	x2, [x27]
  4445f4:	mov	x0, x21
  4445f8:	blr	x2
  4445fc:	add	x21, x23, w0, uxth
  444600:	and	x26, x0, #0xffff
  444604:	cmp	x21, x19
  444608:	b.ls	444390 <ferror@plt+0x42650>  // b.plast
  44460c:	ldr	w28, [sp, #232]
  444610:	mov	x21, x23
  444614:	mov	w2, #0x5                   	// #5
  444618:	b	444b54 <ferror@plt+0x42e14>
  44461c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444620:	add	x1, x1, #0x6c8
  444624:	mov	w2, #0x5                   	// #5
  444628:	mov	x0, #0x0                   	// #0
  44462c:	bl	401c70 <dcgettext@plt>
  444630:	bl	446368 <error@@Base>
  444634:	add	x0, x19, #0x2
  444638:	cmp	x21, x0
  44463c:	b.cs	4438f4 <ferror@plt+0x41bb4>  // b.hs, b.nlast
  444640:	ldr	w28, [sp, #184]
  444644:	and	x22, x26, x22
  444648:	mov	w2, #0x5                   	// #5
  44464c:	b	443a34 <ferror@plt+0x41cf4>
  444650:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444654:	add	x1, x1, #0x6c8
  444658:	mov	w2, #0x5                   	// #5
  44465c:	mov	x0, #0x0                   	// #0
  444660:	bl	401c70 <dcgettext@plt>
  444664:	bl	446368 <error@@Base>
  444668:	b	4438b8 <ferror@plt+0x41b78>
  44466c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444670:	add	x1, x1, #0x6c8
  444674:	mov	w2, #0x5                   	// #5
  444678:	mov	x0, #0x0                   	// #0
  44467c:	bl	401c70 <dcgettext@plt>
  444680:	bl	446368 <error@@Base>
  444684:	b	443af0 <ferror@plt+0x41db0>
  444688:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44468c:	add	x1, x1, #0x6c8
  444690:	mov	w2, #0x5                   	// #5
  444694:	mov	x0, #0x0                   	// #0
  444698:	bl	401c70 <dcgettext@plt>
  44469c:	bl	446368 <error@@Base>
  4446a0:	b	443ab4 <ferror@plt+0x41d74>
  4446a4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4446a8:	add	x1, x1, #0x6e0
  4446ac:	mov	w2, #0x5                   	// #5
  4446b0:	mov	x0, #0x0                   	// #0
  4446b4:	bl	401c70 <dcgettext@plt>
  4446b8:	bl	446368 <error@@Base>
  4446bc:	b	443924 <ferror@plt+0x41be4>
  4446c0:	mov	w2, #0x5                   	// #5
  4446c4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4446c8:	mov	x0, #0x0                   	// #0
  4446cc:	add	x1, x1, #0x230
  4446d0:	bl	401c70 <dcgettext@plt>
  4446d4:	ldr	w2, [sp, #172]
  4446d8:	mov	w1, w23
  4446dc:	bl	446940 <warn@@Base>
  4446e0:	b	4434fc <ferror@plt+0x417bc>
  4446e4:	cbz	w1, 444c54 <ferror@plt+0x42f14>
  4446e8:	ldr	x3, [sp, #208]
  4446ec:	mov	w1, #0x0                   	// #0
  4446f0:	str	w1, [x3, w1, uxtw #2]
  4446f4:	add	w1, w1, #0x1
  4446f8:	ldr	w2, [x0, #72]
  4446fc:	cmp	w2, w1
  444700:	b.hi	4446f0 <ferror@plt+0x429b0>  // b.pmore
  444704:	mov	w1, w2
  444708:	ldp	x5, x4, [x0, #48]
  44470c:	adrp	x3, 42b000 <ferror@plt+0x292c0>
  444710:	ldr	x20, [sp, #128]
  444714:	add	x3, x3, #0xf68
  444718:	ldr	x0, [sp, #208]
  44471c:	mov	x2, #0x4                   	// #4
  444720:	stp	x5, x4, [x20]
  444724:	bl	4019b0 <qsort@plt>
  444728:	ldr	x1, [sp, #160]
  44472c:	ldr	x0, [x20, #1504]
  444730:	add	x0, x0, x1
  444734:	ldr	w1, [x0, #72]
  444738:	b	4433c8 <ferror@plt+0x41688>
  44473c:	add	x4, sp, #0x12c
  444740:	add	x3, sp, #0x128
  444744:	mov	x1, x19
  444748:	mov	x0, x26
  44474c:	mov	w2, #0x0                   	// #0
  444750:	bl	42fb50 <ferror@plt+0x2de10>
  444754:	ldr	w23, [sp, #296]
  444758:	mov	x21, x0
  44475c:	tst	x0, #0xffffffff00000000
  444760:	ldr	w0, [sp, #300]
  444764:	add	x23, x26, x23
  444768:	b.eq	444a60 <ferror@plt+0x42d20>  // b.none
  44476c:	orr	w1, w0, #0x2
  444770:	str	w1, [sp, #300]
  444774:	tbz	w0, #0, 444a68 <ferror@plt+0x42d28>
  444778:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44477c:	add	x1, x1, #0x6c8
  444780:	mov	w2, #0x5                   	// #5
  444784:	mov	x0, #0x0                   	// #0
  444788:	bl	401c70 <dcgettext@plt>
  44478c:	bl	446368 <error@@Base>
  444790:	mov	w0, w21
  444794:	add	x21, x23, #0x4
  444798:	bl	42ed80 <ferror@plt+0x2d040>
  44479c:	cmp	x21, x19
  4447a0:	b.cc	444a00 <ferror@plt+0x42cc0>  // b.lo, b.ul, b.last
  4447a4:	cmp	x23, x19
  4447a8:	mov	w1, #0x0                   	// #0
  4447ac:	b.cs	4447c0 <ferror@plt+0x42a80>  // b.hs, b.nlast
  4447b0:	sub	x0, x19, x23
  4447b4:	sub	w2, w0, #0x1
  4447b8:	cmp	w2, #0x7
  4447bc:	b.ls	444d44 <ferror@plt+0x43004>  // b.plast
  4447c0:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  4447c4:	add	x0, x0, #0x2e8
  4447c8:	bl	401cc0 <printf@plt>
  4447cc:	b	444360 <ferror@plt+0x42620>
  4447d0:	add	x4, sp, #0x12c
  4447d4:	add	x3, sp, #0x128
  4447d8:	mov	x1, x19
  4447dc:	mov	x0, x26
  4447e0:	mov	w2, #0x0                   	// #0
  4447e4:	bl	42fb50 <ferror@plt+0x2de10>
  4447e8:	ldr	w21, [sp, #296]
  4447ec:	mov	x23, x0
  4447f0:	tst	x0, #0xffffffff00000000
  4447f4:	ldr	w0, [sp, #300]
  4447f8:	add	x21, x26, x21
  4447fc:	b.eq	444acc <ferror@plt+0x42d8c>  // b.none
  444800:	orr	w1, w0, #0x2
  444804:	str	w1, [sp, #300]
  444808:	tbz	w0, #0, 444ad4 <ferror@plt+0x42d94>
  44480c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444810:	add	x1, x1, #0x6c8
  444814:	mov	w2, #0x5                   	// #5
  444818:	mov	x0, #0x0                   	// #0
  44481c:	bl	401c70 <dcgettext@plt>
  444820:	bl	446368 <error@@Base>
  444824:	mov	w0, w23
  444828:	bl	42ed80 <ferror@plt+0x2d040>
  44482c:	mov	x1, x19
  444830:	mov	x0, x21
  444834:	add	x4, sp, #0x12c
  444838:	add	x3, sp, #0x128
  44483c:	mov	w2, #0x0                   	// #0
  444840:	bl	42fb50 <ferror@plt+0x2de10>
  444844:	ldr	w1, [sp, #296]
  444848:	mov	x23, x0
  44484c:	tst	x0, #0xffffffff00000000
  444850:	ldr	w0, [sp, #300]
  444854:	add	x21, x21, x1
  444858:	b.eq	444aa8 <ferror@plt+0x42d68>  // b.none
  44485c:	orr	w1, w0, #0x2
  444860:	str	w1, [sp, #300]
  444864:	tbz	w0, #0, 444ab0 <ferror@plt+0x42d70>
  444868:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  44486c:	add	x1, x1, #0x6c8
  444870:	mov	w2, #0x5                   	// #5
  444874:	mov	x0, #0x0                   	// #0
  444878:	bl	401c70 <dcgettext@plt>
  44487c:	bl	446368 <error@@Base>
  444880:	mov	w0, w23
  444884:	bl	42ed80 <ferror@plt+0x2d040>
  444888:	b	444360 <ferror@plt+0x42620>
  44488c:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  444890:	add	x1, x1, #0x308
  444894:	mov	w2, #0x5                   	// #5
  444898:	mov	x0, #0x0                   	// #0
  44489c:	bl	401c70 <dcgettext@plt>
  4448a0:	bl	401cc0 <printf@plt>
  4448a4:	b	4443e4 <ferror@plt+0x426a4>
  4448a8:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4448ac:	add	x1, x1, #0x6e0
  4448b0:	mov	w2, #0x5                   	// #5
  4448b4:	mov	x0, #0x0                   	// #0
  4448b8:	bl	401c70 <dcgettext@plt>
  4448bc:	bl	446368 <error@@Base>
  4448c0:	b	4438e8 <ferror@plt+0x41ba8>
  4448c4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4448c8:	add	x1, x1, #0x6e0
  4448cc:	mov	w2, #0x5                   	// #5
  4448d0:	mov	x0, #0x0                   	// #0
  4448d4:	bl	401c70 <dcgettext@plt>
  4448d8:	bl	446368 <error@@Base>
  4448dc:	b	4438b8 <ferror@plt+0x41b78>
  4448e0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  4448e4:	add	x1, x1, #0x6e0
  4448e8:	mov	w2, #0x5                   	// #5
  4448ec:	mov	x0, #0x0                   	// #0
  4448f0:	bl	401c70 <dcgettext@plt>
  4448f4:	bl	446368 <error@@Base>
  4448f8:	b	443af0 <ferror@plt+0x41db0>
  4448fc:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444900:	add	x1, x1, #0x6e0
  444904:	mov	w2, #0x5                   	// #5
  444908:	mov	x0, #0x0                   	// #0
  44490c:	bl	401c70 <dcgettext@plt>
  444910:	bl	446368 <error@@Base>
  444914:	b	443ab4 <ferror@plt+0x41d74>
  444918:	mov	w2, #0x5                   	// #5
  44491c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444920:	mov	x0, #0x0                   	// #0
  444924:	add	x1, x1, #0x318
  444928:	bl	401c70 <dcgettext@plt>
  44492c:	ldr	w1, [sp, #172]
  444930:	bl	446940 <warn@@Base>
  444934:	b	4434fc <ferror@plt+0x417bc>
  444938:	mov	w2, #0x5                   	// #5
  44493c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444940:	mov	x0, #0x0                   	// #0
  444944:	add	x1, x1, #0x1f8
  444948:	bl	401c70 <dcgettext@plt>
  44494c:	ldr	w1, [sp, #172]
  444950:	bl	446940 <warn@@Base>
  444954:	b	4434fc <ferror@plt+0x417bc>
  444958:	mov	w2, #0x5                   	// #5
  44495c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444960:	mov	x0, #0x0                   	// #0
  444964:	add	x1, x1, #0x230
  444968:	bl	401c70 <dcgettext@plt>
  44496c:	ldr	w2, [sp, #172]
  444970:	mov	w1, w25
  444974:	bl	446940 <warn@@Base>
  444978:	b	4434fc <ferror@plt+0x417bc>
  44497c:	mov	w2, #0x5                   	// #5
  444980:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444984:	mov	x0, #0x0                   	// #0
  444988:	add	x1, x1, #0x230
  44498c:	bl	401c70 <dcgettext@plt>
  444990:	ldr	w2, [sp, #172]
  444994:	mov	w1, w26
  444998:	bl	446940 <warn@@Base>
  44499c:	b	4434fc <ferror@plt+0x417bc>
  4449a0:	mov	w3, #0x1                   	// #1
  4449a4:	mov	x4, x1
  4449a8:	mov	w2, w3
  4449ac:	b	443234 <ferror@plt+0x414f4>
  4449b0:	ldr	x3, [x27]
  4449b4:	mov	w1, w28
  4449b8:	mov	x0, x26
  4449bc:	adrp	x23, 482000 <warn@@Base+0x3b6c0>
  4449c0:	add	x23, x23, #0x2e8
  4449c4:	add	x21, x21, #0x9
  4449c8:	blr	x3
  4449cc:	mov	w1, w0
  4449d0:	mov	x0, x23
  4449d4:	bl	401cc0 <printf@plt>
  4449d8:	cmp	x21, x19
  4449dc:	ldr	x2, [sp, #240]
  4449e0:	b.cc	444400 <ferror@plt+0x426c0>  // b.lo, b.ul, b.last
  4449e4:	sub	x26, x19, x2
  4449e8:	mov	w1, #0x0                   	// #0
  4449ec:	sub	w0, w26, #0x1
  4449f0:	cmp	w0, #0x7
  4449f4:	b.hi	444358 <ferror@plt+0x42618>  // b.pmore
  4449f8:	str	w26, [sp, #200]
  4449fc:	b	444400 <ferror@plt+0x426c0>
  444a00:	mov	w1, #0x4                   	// #4
  444a04:	ldr	x2, [x27]
  444a08:	mov	x0, x23
  444a0c:	blr	x2
  444a10:	mov	w1, w0
  444a14:	b	4447c0 <ferror@plt+0x42a80>
  444a18:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444a1c:	add	x1, x1, #0x6c8
  444a20:	str	x3, [sp, #240]
  444a24:	mov	w2, #0x5                   	// #5
  444a28:	mov	x0, #0x0                   	// #0
  444a2c:	bl	401c70 <dcgettext@plt>
  444a30:	bl	446368 <error@@Base>
  444a34:	ldr	x3, [sp, #240]
  444a38:	b	4442c0 <ferror@plt+0x42580>
  444a3c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444a40:	add	x1, x1, #0x6c8
  444a44:	str	x3, [sp, #240]
  444a48:	mov	w2, #0x5                   	// #5
  444a4c:	mov	x0, #0x0                   	// #0
  444a50:	bl	401c70 <dcgettext@plt>
  444a54:	bl	446368 <error@@Base>
  444a58:	ldr	x3, [sp, #240]
  444a5c:	b	444284 <ferror@plt+0x42544>
  444a60:	tbnz	w0, #0, 444778 <ferror@plt+0x42a38>
  444a64:	tbz	w0, #1, 444790 <ferror@plt+0x42a50>
  444a68:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444a6c:	add	x1, x1, #0x6e0
  444a70:	mov	w2, #0x5                   	// #5
  444a74:	mov	x0, #0x0                   	// #0
  444a78:	bl	401c70 <dcgettext@plt>
  444a7c:	bl	446368 <error@@Base>
  444a80:	b	444790 <ferror@plt+0x42a50>
  444a84:	tbnz	w0, #0, 444460 <ferror@plt+0x42720>
  444a88:	tbz	w0, #1, 444478 <ferror@plt+0x42738>
  444a8c:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444a90:	add	x1, x1, #0x6e0
  444a94:	mov	w2, #0x5                   	// #5
  444a98:	mov	x0, #0x0                   	// #0
  444a9c:	bl	401c70 <dcgettext@plt>
  444aa0:	bl	446368 <error@@Base>
  444aa4:	b	444478 <ferror@plt+0x42738>
  444aa8:	tbnz	w0, #0, 444868 <ferror@plt+0x42b28>
  444aac:	tbz	w0, #1, 444880 <ferror@plt+0x42b40>
  444ab0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444ab4:	add	x1, x1, #0x6e0
  444ab8:	mov	w2, #0x5                   	// #5
  444abc:	mov	x0, #0x0                   	// #0
  444ac0:	bl	401c70 <dcgettext@plt>
  444ac4:	bl	446368 <error@@Base>
  444ac8:	b	444880 <ferror@plt+0x42b40>
  444acc:	tbnz	w0, #0, 44480c <ferror@plt+0x42acc>
  444ad0:	tbz	w0, #1, 444824 <ferror@plt+0x42ae4>
  444ad4:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444ad8:	add	x1, x1, #0x6e0
  444adc:	mov	w2, #0x5                   	// #5
  444ae0:	mov	x0, #0x0                   	// #0
  444ae4:	bl	401c70 <dcgettext@plt>
  444ae8:	bl	446368 <error@@Base>
  444aec:	b	444824 <ferror@plt+0x42ae4>
  444af0:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444af4:	add	x1, x1, #0x6e0
  444af8:	str	x3, [sp, #240]
  444afc:	b	444a24 <ferror@plt+0x42ce4>
  444b00:	adrp	x1, 456000 <warn@@Base+0xf6c0>
  444b04:	add	x1, x1, #0x6e0
  444b08:	str	x3, [sp, #240]
  444b0c:	b	444a48 <ferror@plt+0x42d08>
  444b10:	mov	x19, #0x0                   	// #0
  444b14:	b	4431e8 <ferror@plt+0x414a8>
  444b18:	ldr	x0, [sp, #176]
  444b1c:	add	x2, x0, #0xc
  444b20:	cmp	x2, x22
  444b24:	b.cc	444c5c <ferror@plt+0x42f1c>  // b.lo, b.ul, b.last
  444b28:	cmp	x19, x22
  444b2c:	b.cs	444b44 <ferror@plt+0x42e04>  // b.hs, b.nlast
  444b30:	ldr	x1, [sp, #152]
  444b34:	sub	w0, w1, #0x5
  444b38:	sub	x1, x1, #0x4
  444b3c:	cmp	w0, #0x7
  444b40:	b.ls	444c60 <ferror@plt+0x42f20>  // b.plast
  444b44:	mov	x19, x2
  444b48:	b	443074 <ferror@plt+0x41334>
  444b4c:	ldr	w28, [sp, #232]
  444b50:	mov	w2, #0x5                   	// #5
  444b54:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444b58:	mov	x0, #0x0                   	// #0
  444b5c:	add	x1, x1, #0x268
  444b60:	bl	401c70 <dcgettext@plt>
  444b64:	mov	x1, x20
  444b68:	bl	446940 <warn@@Base>
  444b6c:	stp	x21, x24, [sp, #304]
  444b70:	b	4434fc <ferror@plt+0x417bc>
  444b74:	mov	w0, #0x1                   	// #1
  444b78:	mov	w20, #0x0                   	// #0
  444b7c:	mov	x22, #0x0                   	// #0
  444b80:	str	wzr, [sp, #172]
  444b84:	str	w0, [sp, #224]
  444b88:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444b8c:	add	x1, x1, #0x10
  444b90:	mov	w2, #0x5                   	// #5
  444b94:	mov	x0, #0x0                   	// #0
  444b98:	bl	401c70 <dcgettext@plt>
  444b9c:	bl	446368 <error@@Base>
  444ba0:	ldr	x0, [sp, #128]
  444ba4:	ldr	x21, [x0, #1504]
  444ba8:	b	443314 <ferror@plt+0x415d4>
  444bac:	mov	w0, w20
  444bb0:	mov	x1, #0x4                   	// #4
  444bb4:	bl	43e1a8 <ferror@plt+0x3c468>
  444bb8:	str	x0, [sp, #208]
  444bbc:	b	44334c <ferror@plt+0x4160c>
  444bc0:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444bc4:	add	x1, x1, #0x70
  444bc8:	mov	w2, #0x5                   	// #5
  444bcc:	mov	x0, #0x0                   	// #0
  444bd0:	bl	401c70 <dcgettext@plt>
  444bd4:	bl	401cc0 <printf@plt>
  444bd8:	b	443368 <ferror@plt+0x41628>
  444bdc:	sub	x3, x0, x3
  444be0:	mov	w4, #0x5                   	// #5
  444be4:	adrp	x2, 482000 <warn@@Base+0x3b6c0>
  444be8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444bec:	add	x2, x2, #0x4b8
  444bf0:	add	x1, x1, #0x4f0
  444bf4:	mov	x0, #0x0                   	// #0
  444bf8:	bl	401c20 <dcngettext@plt>
  444bfc:	ldr	x2, [x26, #16]
  444c00:	ldr	x1, [x26, #32]
  444c04:	ldr	x4, [x26, #48]
  444c08:	ldr	x3, [sp, #304]
  444c0c:	add	x1, x1, x4
  444c10:	sub	x1, x1, x3
  444c14:	bl	446940 <warn@@Base>
  444c18:	b	443614 <ferror@plt+0x418d4>
  444c1c:	mov	w2, #0x5                   	// #5
  444c20:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  444c24:	mov	x0, #0x0                   	// #0
  444c28:	add	x1, x1, #0xc60
  444c2c:	bl	401c70 <dcgettext@plt>
  444c30:	ldr	x1, [x26, #16]
  444c34:	bl	446940 <warn@@Base>
  444c38:	mov	w0, #0x0                   	// #0
  444c3c:	ldp	x21, x22, [sp, #32]
  444c40:	ldp	x23, x24, [sp, #48]
  444c44:	b	4430d0 <ferror@plt+0x41390>
  444c48:	mov	x22, #0xffffffffffffffff    	// #-1
  444c4c:	ldp	x19, x27, [sp, #104]
  444c50:	b	443a30 <ferror@plt+0x41cf0>
  444c54:	mov	x1, #0x0                   	// #0
  444c58:	b	444708 <ferror@plt+0x429c8>
  444c5c:	mov	w1, #0x8                   	// #8
  444c60:	ldr	x3, [x23, #672]
  444c64:	mov	x0, x19
  444c68:	mov	x19, x2
  444c6c:	blr	x3
  444c70:	b	443040 <ferror@plt+0x41300>
  444c74:	mov	w2, #0x5                   	// #5
  444c78:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444c7c:	mov	x0, #0x0                   	// #0
  444c80:	add	x1, x1, #0x40
  444c84:	bl	401c70 <dcgettext@plt>
  444c88:	mov	x19, x0
  444c8c:	ldr	x1, [x21, #48]
  444c90:	mov	w2, #0x0                   	// #0
  444c94:	ldr	x21, [x26, #16]
  444c98:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  444c9c:	ldr	x1, [x1]
  444ca0:	add	x0, x0, #0x238
  444ca4:	bl	42c470 <ferror@plt+0x2a730>
  444ca8:	mov	x2, x0
  444cac:	mov	x1, x21
  444cb0:	mov	x0, x19
  444cb4:	bl	446940 <warn@@Base>
  444cb8:	b	443340 <ferror@plt+0x41600>
  444cbc:	ldp	x21, x23, [sp, #104]
  444cc0:	b	444054 <ferror@plt+0x42314>
  444cc4:	mov	w2, #0x5                   	// #5
  444cc8:	adrp	x1, 47c000 <warn@@Base+0x356c0>
  444ccc:	mov	x0, #0x0                   	// #0
  444cd0:	add	x1, x1, #0x298
  444cd4:	bl	401c70 <dcgettext@plt>
  444cd8:	mov	w2, w24
  444cdc:	b	4430bc <ferror@plt+0x4137c>
  444ce0:	mov	w2, #0x5                   	// #5
  444ce4:	adrp	x1, 481000 <warn@@Base+0x3a6c0>
  444ce8:	mov	x0, #0x0                   	// #0
  444cec:	add	x1, x1, #0xfd0
  444cf0:	bl	401c70 <dcgettext@plt>
  444cf4:	mov	w2, w21
  444cf8:	b	4430bc <ferror@plt+0x4137c>
  444cfc:	ldr	x2, [x23, #672]
  444d00:	mov	x0, x21
  444d04:	add	x21, x19, #0x4
  444d08:	blr	x2
  444d0c:	cmp	x22, x21
  444d10:	b.ls	4431bc <ferror@plt+0x4147c>  // b.plast
  444d14:	b	443110 <ferror@plt+0x413d0>
  444d18:	add	x24, sp, #0x128
  444d1c:	b	443888 <ferror@plt+0x41b48>
  444d20:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  444d24:	mov	x0, x21
  444d28:	add	x21, x2, #0x2a0
  444d2c:	ldr	x2, [x2, #672]
  444d30:	blr	x2
  444d34:	mov	x20, x0
  444d38:	cmp	x26, x19
  444d3c:	b.cs	4440f0 <ferror@plt+0x423b0>  // b.hs, b.nlast
  444d40:	b	443e54 <ferror@plt+0x42114>
  444d44:	mov	w1, w0
  444d48:	b	444a04 <ferror@plt+0x42cc4>
  444d4c:	ldr	x3, [x27]
  444d50:	mov	x0, x26
  444d54:	adrp	x23, 482000 <warn@@Base+0x3b6c0>
  444d58:	add	x23, x23, #0x2e8
  444d5c:	add	x21, x21, #0x9
  444d60:	blr	x3
  444d64:	mov	w1, w0
  444d68:	mov	x0, x23
  444d6c:	bl	401cc0 <printf@plt>
  444d70:	cmp	x21, x19
  444d74:	b.cc	4443fc <ferror@plt+0x426bc>  // b.lo, b.ul, b.last
  444d78:	mov	w1, #0x0                   	// #0
  444d7c:	b	444358 <ferror@plt+0x42618>
  444d80:	mov	w2, #0x5                   	// #5
  444d84:	ldr	w28, [sp, #232]
  444d88:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444d8c:	mov	x0, #0x0                   	// #0
  444d90:	add	x1, x1, #0x2f0
  444d94:	bl	401c70 <dcgettext@plt>
  444d98:	ldr	w1, [sp, #200]
  444d9c:	bl	446940 <warn@@Base>
  444da0:	stp	x26, x24, [sp, #304]
  444da4:	b	4434fc <ferror@plt+0x417bc>
  444da8:	stp	x29, x30, [sp, #-128]!
  444dac:	mov	x29, sp
  444db0:	stp	x27, x28, [sp, #80]
  444db4:	mov	x27, x0
  444db8:	mov	x0, x1
  444dbc:	stp	x19, x20, [sp, #16]
  444dc0:	stp	x21, x22, [sp, #32]
  444dc4:	str	w2, [sp, #100]
  444dc8:	ldr	x22, [x27, #32]
  444dcc:	ldr	x19, [x27, #48]
  444dd0:	bl	442458 <ferror@plt+0x40718>
  444dd4:	add	x0, x27, #0x10
  444dd8:	add	x1, x27, #0x18
  444ddc:	bl	42edd0 <ferror@plt+0x2d090>
  444de0:	add	x19, x22, x19
  444de4:	adrp	x0, 484000 <warn@@Base+0x3d6c0>
  444de8:	add	x0, x0, #0x998
  444dec:	add	x0, x0, #0xa10
  444df0:	str	x0, [sp, #120]
  444df4:	cmp	x22, x19
  444df8:	b.cs	444f84 <ferror@plt+0x43244>  // b.hs, b.nlast
  444dfc:	stp	x23, x24, [sp, #48]
  444e00:	stp	x25, x26, [sp, #64]
  444e04:	nop
  444e08:	add	x20, x22, #0x4
  444e0c:	cmp	x20, x19
  444e10:	b.cc	444fa4 <ferror@plt+0x43264>  // b.lo, b.ul, b.last
  444e14:	sub	x1, x19, x22
  444e18:	sub	w0, w1, #0x1
  444e1c:	cmp	w0, #0x7
  444e20:	b.ls	444fa8 <ferror@plt+0x43268>  // b.plast
  444e24:	mov	w23, #0x4                   	// #4
  444e28:	mov	w25, w23
  444e2c:	ldr	x0, [x27, #32]
  444e30:	mov	x21, #0x0                   	// #0
  444e34:	sub	x0, x20, x0
  444e38:	mov	x22, x0
  444e3c:	ldr	x1, [x27, #48]
  444e40:	cmp	x1, x0
  444e44:	b.cc	44531c <ferror@plt+0x435dc>  // b.lo, b.ul, b.last
  444e48:	add	x4, x20, #0x2
  444e4c:	add	x22, x20, x21
  444e50:	cmp	x4, x19
  444e54:	b.cc	44501c <ferror@plt+0x432dc>  // b.lo, b.ul, b.last
  444e58:	cmp	x19, x20
  444e5c:	b.ls	444e70 <ferror@plt+0x43130>  // b.plast
  444e60:	sub	x1, x19, x20
  444e64:	sub	w0, w1, #0x1
  444e68:	cmp	w0, #0x7
  444e6c:	b.ls	445288 <ferror@plt+0x43548>  // b.plast
  444e70:	mov	w24, w25
  444e74:	add	x5, x4, x24
  444e78:	cmp	x19, x5
  444e7c:	b.ls	445278 <ferror@plt+0x43538>  // b.plast
  444e80:	adrp	x23, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  444e84:	add	x23, x23, #0x2a0
  444e88:	mov	w26, #0xfffe                	// #65534
  444e8c:	str	wzr, [sp, #104]
  444e90:	mov	w1, w25
  444e94:	ldr	x2, [x23]
  444e98:	mov	x0, x4
  444e9c:	str	x5, [sp, #112]
  444ea0:	blr	x2
  444ea4:	mov	x20, x0
  444ea8:	ldr	x5, [sp, #112]
  444eac:	adrp	x4, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  444eb0:	add	x28, x4, #0x6a8
  444eb4:	ldr	w2, [x28, #1512]
  444eb8:	sub	w2, w2, #0x1
  444ebc:	cmn	w2, #0x3
  444ec0:	b.ls	445088 <ferror@plt+0x43348>  // b.plast
  444ec4:	add	x23, x5, x24
  444ec8:	cmp	x23, x19
  444ecc:	b.cc	445000 <ferror@plt+0x432c0>  // b.lo, b.ul, b.last
  444ed0:	cmp	x19, x5
  444ed4:	mov	x6, #0x0                   	// #0
  444ed8:	b.ls	444eec <ferror@plt+0x431ac>  // b.plast
  444edc:	sub	x1, x19, x5
  444ee0:	sub	w0, w1, #0x1
  444ee4:	cmp	w0, #0x7
  444ee8:	b.ls	445004 <ferror@plt+0x432c4>  // b.plast
  444eec:	mov	w2, #0x5                   	// #5
  444ef0:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444ef4:	mov	x0, #0x0                   	// #0
  444ef8:	add	x1, x1, #0x528
  444efc:	str	x6, [sp, #112]
  444f00:	bl	401c70 <dcgettext@plt>
  444f04:	mov	x1, x21
  444f08:	bl	401cc0 <printf@plt>
  444f0c:	mov	w2, #0x5                   	// #5
  444f10:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444f14:	mov	x0, #0x0                   	// #0
  444f18:	add	x1, x1, #0x558
  444f1c:	bl	401c70 <dcgettext@plt>
  444f20:	ldr	w1, [sp, #104]
  444f24:	bl	401cc0 <printf@plt>
  444f28:	mov	w2, #0x5                   	// #5
  444f2c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444f30:	mov	x0, #0x0                   	// #0
  444f34:	add	x1, x1, #0x588
  444f38:	bl	401c70 <dcgettext@plt>
  444f3c:	mov	x1, x20
  444f40:	bl	401cc0 <printf@plt>
  444f44:	mov	w2, #0x5                   	// #5
  444f48:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  444f4c:	mov	x0, #0x0                   	// #0
  444f50:	add	x1, x1, #0x5b8
  444f54:	bl	401c70 <dcgettext@plt>
  444f58:	ldr	x6, [sp, #112]
  444f5c:	mov	x1, x6
  444f60:	bl	401cc0 <printf@plt>
  444f64:	cmp	w26, #0x1
  444f68:	b.ls	4450e4 <ferror@plt+0x433a4>  // b.plast
  444f6c:	ldr	w0, [x28, #2956]
  444f70:	cbz	w0, 4452c8 <ferror@plt+0x43588>
  444f74:	cmp	x19, x22
  444f78:	b.hi	444e08 <ferror@plt+0x430c8>  // b.pmore
  444f7c:	ldp	x23, x24, [sp, #48]
  444f80:	ldp	x25, x26, [sp, #64]
  444f84:	mov	w0, #0xa                   	// #10
  444f88:	bl	401cf0 <putchar@plt>
  444f8c:	mov	w0, #0x1                   	// #1
  444f90:	ldp	x19, x20, [sp, #16]
  444f94:	ldp	x21, x22, [sp, #32]
  444f98:	ldp	x27, x28, [sp, #80]
  444f9c:	ldp	x29, x30, [sp], #128
  444fa0:	ret
  444fa4:	mov	w1, #0x4                   	// #4
  444fa8:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  444fac:	add	x23, x2, #0x2a0
  444fb0:	mov	x0, x22
  444fb4:	ldr	x2, [x2, #672]
  444fb8:	blr	x2
  444fbc:	mov	x21, x0
  444fc0:	mov	x0, #0xffffffff            	// #4294967295
  444fc4:	cmp	x21, x0
  444fc8:	b.ne	44538c <ferror@plt+0x4364c>  // b.any
  444fcc:	add	x22, x22, #0xc
  444fd0:	cmp	x22, x19
  444fd4:	b.cc	4452ec <ferror@plt+0x435ac>  // b.lo, b.ul, b.last
  444fd8:	cmp	x20, x19
  444fdc:	b.cs	444ff0 <ferror@plt+0x432b0>  // b.hs, b.nlast
  444fe0:	sub	x1, x19, x20
  444fe4:	sub	w0, w1, #0x1
  444fe8:	cmp	w0, #0x7
  444fec:	b.ls	4452f0 <ferror@plt+0x435b0>  // b.plast
  444ff0:	mov	x20, x22
  444ff4:	mov	w23, #0xc                   	// #12
  444ff8:	mov	w25, #0x8                   	// #8
  444ffc:	b	444e2c <ferror@plt+0x430ec>
  445000:	mov	w1, w25
  445004:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445008:	mov	x0, x5
  44500c:	ldr	x2, [x2, #672]
  445010:	blr	x2
  445014:	mov	x6, x0
  445018:	b	444eec <ferror@plt+0x431ac>
  44501c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445020:	mov	w24, w25
  445024:	add	x23, x2, #0x2a0
  445028:	add	x5, x4, x24
  44502c:	ldr	x2, [x2, #672]
  445030:	mov	x0, x20
  445034:	mov	w1, #0x2                   	// #2
  445038:	stp	x5, x4, [sp, #104]
  44503c:	blr	x2
  445040:	and	w28, w0, #0xffff
  445044:	ldp	x5, x4, [sp, #104]
  445048:	cmp	x5, x19
  44504c:	b.cc	4452b8 <ferror@plt+0x43578>  // b.lo, b.ul, b.last
  445050:	sub	x1, x19, x4
  445054:	str	w28, [sp, #104]
  445058:	sub	w20, w28, #0x2
  44505c:	sub	w0, w1, #0x1
  445060:	and	w26, w20, #0xffff
  445064:	cmp	w0, #0x7
  445068:	mov	x20, #0x0                   	// #0
  44506c:	b.ls	444e94 <ferror@plt+0x43154>  // b.plast
  445070:	adrp	x4, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  445074:	add	x28, x4, #0x6a8
  445078:	ldr	w2, [x28, #1512]
  44507c:	sub	w2, w2, #0x1
  445080:	cmn	w2, #0x3
  445084:	b.hi	444ec4 <ferror@plt+0x43184>  // b.pmore
  445088:	ldr	x1, [x28, #1504]
  44508c:	mov	w6, #0x68                  	// #104
  445090:	add	x0, x1, #0x78
  445094:	add	x1, x1, #0x10
  445098:	umaddl	x2, w2, w6, x0
  44509c:	nop
  4450a0:	ldr	x0, [x1]
  4450a4:	add	x1, x1, #0x68
  4450a8:	cmp	x20, x0
  4450ac:	b.eq	444ec4 <ferror@plt+0x43184>  // b.none
  4450b0:	cmp	x1, x2
  4450b4:	b.ne	4450a0 <ferror@plt+0x43360>  // b.any
  4450b8:	mov	w2, #0x5                   	// #5
  4450bc:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4450c0:	mov	x0, #0x0                   	// #0
  4450c4:	add	x1, x1, #0x698
  4450c8:	str	x5, [sp, #112]
  4450cc:	bl	401c70 <dcgettext@plt>
  4450d0:	ldr	x2, [x27, #16]
  4450d4:	mov	x1, x20
  4450d8:	bl	446940 <warn@@Base>
  4450dc:	ldr	x5, [sp, #112]
  4450e0:	b	444ec4 <ferror@plt+0x43184>
  4450e4:	ldr	w0, [sp, #100]
  4450e8:	cbz	w0, 445398 <ferror@plt+0x43658>
  4450ec:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4450f0:	add	x1, x1, #0x620
  4450f4:	mov	w2, #0x5                   	// #5
  4450f8:	mov	x0, #0x0                   	// #0
  4450fc:	bl	401c70 <dcgettext@plt>
  445100:	bl	401cc0 <printf@plt>
  445104:	adrp	x28, 482000 <warn@@Base+0x3b6c0>
  445108:	add	x0, x28, #0x680
  44510c:	str	x0, [sp, #104]
  445110:	add	x26, x23, x24
  445114:	cmp	x26, x19
  445118:	b.cc	445148 <ferror@plt+0x43408>  // b.lo, b.ul, b.last
  44511c:	cmp	x23, x19
  445120:	b.cs	444f74 <ferror@plt+0x43234>  // b.hs, b.nlast
  445124:	sub	x1, x19, x23
  445128:	sub	w0, w1, #0x1
  44512c:	cmp	w0, #0x7
  445130:	b.hi	444f74 <ferror@plt+0x43234>  // b.pmore
  445134:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445138:	mov	x0, x23
  44513c:	ldr	x2, [x2, #672]
  445140:	blr	x2
  445144:	b	444f74 <ferror@plt+0x43234>
  445148:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44514c:	mov	x0, x23
  445150:	add	x23, x2, #0x2a0
  445154:	mov	w1, w25
  445158:	ldr	x2, [x2, #672]
  44515c:	blr	x2
  445160:	cmp	x0, #0x0
  445164:	mov	x28, x0
  445168:	ccmp	x26, x19, #0x2, ne  // ne = any
  44516c:	b.cs	444f74 <ferror@plt+0x43234>  // b.hs, b.nlast
  445170:	ldr	w1, [sp, #100]
  445174:	sub	x0, x19, x26
  445178:	cbz	w1, 445258 <ferror@plt+0x43518>
  44517c:	add	x20, x26, #0x1
  445180:	sub	x21, x0, #0x2
  445184:	cmp	x20, x19
  445188:	b.cc	445204 <ferror@plt+0x434c4>  // b.lo, b.ul, b.last
  44518c:	sub	w1, w0, #0x1
  445190:	cmp	w1, #0x7
  445194:	b.ls	4453b4 <ferror@plt+0x43674>  // b.plast
  445198:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44519c:	mov	w2, #0x5                   	// #5
  4451a0:	add	x1, x1, #0x690
  4451a4:	mov	x0, #0x0                   	// #0
  4451a8:	bl	401c70 <dcgettext@plt>
  4451ac:	mov	x23, x0
  4451b0:	mov	w2, #0x5                   	// #5
  4451b4:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  4451b8:	mov	x0, #0x0                   	// #0
  4451bc:	add	x1, x1, #0xed0
  4451c0:	bl	401c70 <dcgettext@plt>
  4451c4:	mov	x2, x0
  4451c8:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  4451cc:	mov	x3, x23
  4451d0:	mov	x1, x28
  4451d4:	mov	x5, x20
  4451d8:	add	x0, x0, #0x660
  4451dc:	mov	w4, w21
  4451e0:	bl	401cc0 <printf@plt>
  4451e4:	mov	x1, x21
  4451e8:	mov	x0, x20
  4451ec:	bl	401940 <strnlen@plt>
  4451f0:	add	x23, x0, #0x1
  4451f4:	add	x23, x20, x23
  4451f8:	cmp	x19, x23
  4451fc:	b.hi	445110 <ferror@plt+0x433d0>  // b.pmore
  445200:	b	444f74 <ferror@plt+0x43234>
  445204:	ldr	w1, [sp, #100]
  445208:	ldr	x2, [x23]
  44520c:	mov	x0, x26
  445210:	blr	x2
  445214:	mov	x26, x0
  445218:	ldr	x1, [sp, #120]
  44521c:	ubfx	x5, x26, #4, #3
  445220:	mov	w2, #0x5                   	// #5
  445224:	mov	x0, #0x0                   	// #0
  445228:	lsl	w26, w26, #24
  44522c:	ldr	x1, [x1, x5, lsl #3]
  445230:	bl	401c70 <dcgettext@plt>
  445234:	mov	x23, x0
  445238:	tbz	w26, #31, 4451b0 <ferror@plt+0x43470>
  44523c:	mov	w2, #0x5                   	// #5
  445240:	adrp	x1, 47d000 <warn@@Base+0x366c0>
  445244:	mov	x0, #0x0                   	// #0
  445248:	add	x1, x1, #0x440
  44524c:	bl	401c70 <dcgettext@plt>
  445250:	mov	x2, x0
  445254:	b	4451c8 <ferror@plt+0x43488>
  445258:	sub	x21, x0, #0x1
  44525c:	mov	x20, x26
  445260:	ldr	x0, [sp, #104]
  445264:	mov	x1, x28
  445268:	mov	w2, w21
  44526c:	mov	x3, x26
  445270:	bl	401cc0 <printf@plt>
  445274:	b	4451e4 <ferror@plt+0x434a4>
  445278:	mov	w26, #0xfffe                	// #65534
  44527c:	mov	x20, #0x0                   	// #0
  445280:	str	wzr, [sp, #104]
  445284:	b	444eac <ferror@plt+0x4316c>
  445288:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44528c:	add	x23, x2, #0x2a0
  445290:	add	x5, x4, w25, uxtw
  445294:	mov	x0, x20
  445298:	ldr	x2, [x2, #672]
  44529c:	stp	x5, x4, [sp, #104]
  4452a0:	mov	w24, w25
  4452a4:	blr	x2
  4452a8:	and	w28, w0, #0xffff
  4452ac:	ldp	x5, x4, [sp, #104]
  4452b0:	cmp	x19, x5
  4452b4:	b.ls	4453bc <ferror@plt+0x4367c>  // b.plast
  4452b8:	sub	w20, w28, #0x2
  4452bc:	str	w28, [sp, #104]
  4452c0:	and	w26, w20, #0xffff
  4452c4:	b	444e90 <ferror@plt+0x43150>
  4452c8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4452cc:	add	x1, x1, #0x5e8
  4452d0:	mov	w2, #0x5                   	// #5
  4452d4:	mov	x0, #0x0                   	// #0
  4452d8:	bl	401c70 <dcgettext@plt>
  4452dc:	bl	446940 <warn@@Base>
  4452e0:	mov	w0, #0x1                   	// #1
  4452e4:	str	w0, [x28, #2956]
  4452e8:	b	444f74 <ferror@plt+0x43234>
  4452ec:	mov	w1, #0x8                   	// #8
  4452f0:	ldr	x2, [x23]
  4452f4:	mov	x0, x20
  4452f8:	mov	x20, x22
  4452fc:	mov	w25, #0x8                   	// #8
  445300:	mov	w23, #0xc                   	// #12
  445304:	blr	x2
  445308:	mov	x21, x0
  44530c:	ldr	x22, [x27, #32]
  445310:	sub	x22, x20, x22
  445314:	adds	x0, x22, x21
  445318:	b.cc	444e3c <ferror@plt+0x430fc>  // b.lo, b.ul, b.last
  44531c:	mov	w2, #0x5                   	// #5
  445320:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  445324:	mov	x0, #0x0                   	// #0
  445328:	add	x1, x1, #0x648
  44532c:	bl	401c70 <dcgettext@plt>
  445330:	sub	x22, x22, w23, uxtw
  445334:	ldr	x20, [x27, #16]
  445338:	mov	x19, x0
  44533c:	mov	x1, x21
  445340:	mov	w2, #0x0                   	// #0
  445344:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  445348:	add	x0, x0, #0x238
  44534c:	bl	42c470 <ferror@plt+0x2a730>
  445350:	mov	x3, x0
  445354:	mov	x2, x22
  445358:	mov	x1, x20
  44535c:	mov	x0, x19
  445360:	bl	446940 <warn@@Base>
  445364:	mov	w0, #0xa                   	// #10
  445368:	ldp	x23, x24, [sp, #48]
  44536c:	ldp	x25, x26, [sp, #64]
  445370:	bl	401cf0 <putchar@plt>
  445374:	mov	w0, #0x1                   	// #1
  445378:	ldp	x19, x20, [sp, #16]
  44537c:	ldp	x21, x22, [sp, #32]
  445380:	ldp	x27, x28, [sp, #80]
  445384:	ldp	x29, x30, [sp], #128
  445388:	ret
  44538c:	mov	w23, #0x4                   	// #4
  445390:	mov	w25, w23
  445394:	b	44530c <ferror@plt+0x435cc>
  445398:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44539c:	add	x1, x1, #0x648
  4453a0:	mov	w2, #0x5                   	// #5
  4453a4:	mov	x0, #0x0                   	// #0
  4453a8:	bl	401c70 <dcgettext@plt>
  4453ac:	bl	401cc0 <printf@plt>
  4453b0:	b	445104 <ferror@plt+0x433c4>
  4453b4:	mov	w1, w0
  4453b8:	b	445208 <ferror@plt+0x434c8>
  4453bc:	sub	w0, w28, #0x2
  4453c0:	mov	x20, #0x0                   	// #0
  4453c4:	and	w26, w0, #0xffff
  4453c8:	str	w28, [sp, #104]
  4453cc:	b	444eac <ferror@plt+0x4316c>
  4453d0:	mov	w2, #0x1                   	// #1
  4453d4:	b	444da8 <ferror@plt+0x43068>
  4453d8:	mov	w2, #0x0                   	// #0
  4453dc:	b	444da8 <ferror@plt+0x43068>
  4453e0:	stp	x29, x30, [sp, #-144]!
  4453e4:	mov	x29, sp
  4453e8:	stp	x19, x20, [sp, #16]
  4453ec:	mov	x19, x1
  4453f0:	add	x1, x0, #0x18
  4453f4:	stp	x21, x22, [sp, #32]
  4453f8:	stp	x23, x24, [sp, #48]
  4453fc:	ldr	x24, [x0, #32]
  445400:	str	x0, [sp, #128]
  445404:	ldr	x21, [x0, #48]
  445408:	add	x0, x0, #0x10
  44540c:	bl	42edd0 <ferror@plt+0x2d090>
  445410:	add	x21, x24, x21
  445414:	mov	x0, x19
  445418:	bl	442458 <ferror@plt+0x40718>
  44541c:	cmp	x24, x21
  445420:	b.cs	445734 <ferror@plt+0x439f4>  // b.hs, b.nlast
  445424:	adrp	x0, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  445428:	add	x0, x0, #0x6a8
  44542c:	stp	x25, x26, [sp, #64]
  445430:	stp	x27, x28, [sp, #80]
  445434:	str	x0, [sp, #136]
  445438:	add	x20, x24, #0x4
  44543c:	cmp	x20, x21
  445440:	b.cc	4457a0 <ferror@plt+0x43a60>  // b.lo, b.ul, b.last
  445444:	sub	x1, x21, x24
  445448:	sub	w0, w1, #0x1
  44544c:	cmp	w0, #0x7
  445450:	b.ls	4457a4 <ferror@plt+0x43a64>  // b.plast
  445454:	mov	w26, #0x4                   	// #4
  445458:	mov	w22, w26
  44545c:	ldr	x0, [sp, #128]
  445460:	mov	x19, #0x0                   	// #0
  445464:	ldr	x0, [x0, #32]
  445468:	sub	x0, x20, x0
  44546c:	mov	x23, x0
  445470:	ldr	x1, [sp, #128]
  445474:	ldr	x1, [x1, #48]
  445478:	cmp	x1, x0
  44547c:	b.cc	445a00 <ferror@plt+0x43cc0>  // b.lo, b.ul, b.last
  445480:	add	x28, x20, #0x2
  445484:	cmp	x28, x21
  445488:	b.cc	445898 <ferror@plt+0x43b58>  // b.lo, b.ul, b.last
  44548c:	cmp	x21, x20
  445490:	b.ls	4454a4 <ferror@plt+0x43764>  // b.plast
  445494:	sub	x1, x21, x20
  445498:	sub	w0, w1, #0x1
  44549c:	cmp	w0, #0x7
  4454a0:	b.ls	445994 <ferror@plt+0x43c54>  // b.plast
  4454a4:	add	x20, x28, w22, uxtw
  4454a8:	cmp	x21, x20
  4454ac:	b.ls	445978 <ferror@plt+0x43c38>  // b.plast
  4454b0:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4454b4:	add	x4, x4, #0x2a0
  4454b8:	mov	w23, #0xfffe                	// #65534
  4454bc:	mov	w25, #0x0                   	// #0
  4454c0:	ldr	x2, [x4]
  4454c4:	mov	w1, w22
  4454c8:	mov	x0, x28
  4454cc:	blr	x2
  4454d0:	mov	x5, x0
  4454d4:	ldr	x0, [sp, #136]
  4454d8:	ldr	w2, [x0, #1512]
  4454dc:	sub	w2, w2, #0x1
  4454e0:	cmn	w2, #0x3
  4454e4:	b.ls	4458f8 <ferror@plt+0x43bb8>  // b.plast
  4454e8:	add	x28, x20, #0x1
  4454ec:	cmp	x28, x21
  4454f0:	b.cc	445804 <ferror@plt+0x43ac4>  // b.lo, b.ul, b.last
  4454f4:	cmp	x21, x20
  4454f8:	b.ls	44550c <ferror@plt+0x437cc>  // b.plast
  4454fc:	sub	x1, x21, x20
  445500:	sub	w0, w1, #0x1
  445504:	cmp	w0, #0x7
  445508:	b.ls	445ad4 <ferror@plt+0x43d94>  // b.plast
  44550c:	add	x27, x20, #0x2
  445510:	cmp	x21, x27
  445514:	b.ls	445988 <ferror@plt+0x43c48>  // b.plast
  445518:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44551c:	add	x4, x4, #0x2a0
  445520:	mov	w1, #0x1                   	// #1
  445524:	mov	w22, #0x0                   	// #0
  445528:	ldr	x2, [x4]
  44552c:	mov	x0, x28
  445530:	str	x5, [sp, #96]
  445534:	blr	x2
  445538:	and	w20, w0, #0xff
  44553c:	ldr	x5, [sp, #96]
  445540:	cmp	w23, #0x1
  445544:	b.hi	445854 <ferror@plt+0x43b14>  // b.pmore
  445548:	mov	w2, #0x5                   	// #5
  44554c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445550:	mov	x0, #0x0                   	// #0
  445554:	add	x1, x1, #0x720
  445558:	str	x5, [sp, #96]
  44555c:	bl	401c70 <dcgettext@plt>
  445560:	mov	x1, x19
  445564:	bl	401cc0 <printf@plt>
  445568:	mov	w2, #0x5                   	// #5
  44556c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445570:	mov	x0, #0x0                   	// #0
  445574:	add	x1, x1, #0x748
  445578:	bl	401c70 <dcgettext@plt>
  44557c:	mov	w1, w25
  445580:	bl	401cc0 <printf@plt>
  445584:	mov	w2, #0x5                   	// #5
  445588:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  44558c:	mov	x0, #0x0                   	// #0
  445590:	add	x1, x1, #0x768
  445594:	bl	401c70 <dcgettext@plt>
  445598:	ldr	x5, [sp, #96]
  44559c:	mov	x1, x5
  4455a0:	bl	401cc0 <printf@plt>
  4455a4:	mov	w2, #0x5                   	// #5
  4455a8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4455ac:	mov	x0, #0x0                   	// #0
  4455b0:	add	x1, x1, #0x790
  4455b4:	bl	401c70 <dcgettext@plt>
  4455b8:	mov	w1, w22
  4455bc:	bl	401cc0 <printf@plt>
  4455c0:	mov	w2, #0x5                   	// #5
  4455c4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  4455c8:	mov	x0, #0x0                   	// #0
  4455cc:	add	x1, x1, #0x7b0
  4455d0:	bl	401c70 <dcgettext@plt>
  4455d4:	mov	w1, w20
  4455d8:	add	w20, w20, w22
  4455dc:	bl	401cc0 <printf@plt>
  4455e0:	and	w20, w20, #0xff
  4455e4:	sub	w0, w20, #0x1
  4455e8:	and	w1, w0, #0xff
  4455ec:	cmp	w1, #0x7
  4455f0:	b.hi	445a80 <ferror@plt+0x43d40>  // b.pmore
  4455f4:	tst	w0, w20
  4455f8:	b.ne	445ac8 <ferror@plt+0x43d88>  // b.any
  4455fc:	cmp	w20, #0x4
  445600:	b.ls	44595c <ferror@plt+0x43c1c>  // b.plast
  445604:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445608:	add	x1, x1, #0x830
  44560c:	mov	w2, #0x5                   	// #5
  445610:	mov	x0, #0x0                   	// #0
  445614:	bl	401c70 <dcgettext@plt>
  445618:	bl	401cc0 <printf@plt>
  44561c:	sub	x2, x27, x24
  445620:	ubfiz	x25, x20, #1, #8
  445624:	lsl	w0, w20, #1
  445628:	add	x19, x19, w26, uxtw
  44562c:	add	x24, x24, x19
  445630:	sdiv	x1, x2, x25
  445634:	msub	x1, x1, x25, x2
  445638:	sub	w0, w0, w1
  44563c:	cmp	x1, #0x0
  445640:	add	x0, x27, w0, sxtw
  445644:	csel	x27, x0, x27, ne  // ne = any
  445648:	add	x0, x27, x25
  44564c:	cmp	x24, x0
  445650:	b.cc	445724 <ferror@plt+0x439e4>  // b.lo, b.ul, b.last
  445654:	and	x0, x20, #0xff
  445658:	adrp	x28, 453000 <warn@@Base+0xc6c0>
  44565c:	sub	x1, x25, x0
  445660:	add	x28, x28, #0x720
  445664:	neg	x0, x0, lsl #1
  445668:	ubfiz	x23, x20, #1, #8
  44566c:	add	x19, x27, w20, uxtb
  445670:	adrp	x26, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445674:	str	x1, [sp, #96]
  445678:	str	x0, [sp, #120]
  44567c:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  445680:	add	x0, x0, #0x410
  445684:	str	x0, [sp, #104]
  445688:	add	x25, x27, x23
  44568c:	mov	x0, x27
  445690:	cmp	x19, x21
  445694:	mov	x27, x25
  445698:	b.cc	44575c <ferror@plt+0x43a1c>  // b.lo, b.ul, b.last
  44569c:	ldr	x1, [sp, #120]
  4456a0:	add	x1, x25, x1
  4456a4:	cmp	x21, x1
  4456a8:	b.ls	4456bc <ferror@plt+0x4397c>  // b.plast
  4456ac:	sub	x1, x21, x0
  4456b0:	sub	w4, w1, #0x1
  4456b4:	cmp	w4, #0x7
  4456b8:	b.ls	445760 <ferror@plt+0x43a20>  // b.plast
  4456bc:	add	x4, x26, #0x2a0
  4456c0:	cmp	x27, x21
  4456c4:	mov	x22, #0x0                   	// #0
  4456c8:	b.cs	445754 <ferror@plt+0x43a14>  // b.hs, b.nlast
  4456cc:	mov	w1, w20
  4456d0:	ldr	x2, [x4]
  4456d4:	mov	x0, x19
  4456d8:	blr	x2
  4456dc:	mov	x25, x0
  4456e0:	mov	x0, x28
  4456e4:	bl	401cc0 <printf@plt>
  4456e8:	mov	w1, w20
  4456ec:	mov	x0, x22
  4456f0:	bl	42c788 <ferror@plt+0x2aa48>
  4456f4:	add	x19, x19, x23
  4456f8:	mov	w1, w20
  4456fc:	mov	x0, x25
  445700:	bl	42c788 <ferror@plt+0x2aa48>
  445704:	ldr	x0, [sp, #104]
  445708:	ldr	x1, [x0]
  44570c:	mov	w0, #0xa                   	// #10
  445710:	bl	401990 <putc@plt>
  445714:	ldr	x0, [sp, #96]
  445718:	add	x0, x0, x19
  44571c:	cmp	x24, x0
  445720:	b.cs	445688 <ferror@plt+0x43948>  // b.hs, b.nlast
  445724:	cmp	x21, x24
  445728:	b.hi	445438 <ferror@plt+0x436f8>  // b.pmore
  44572c:	ldp	x25, x26, [sp, #64]
  445730:	ldp	x27, x28, [sp, #80]
  445734:	mov	w0, #0xa                   	// #10
  445738:	bl	401cf0 <putchar@plt>
  44573c:	mov	w0, #0x1                   	// #1
  445740:	ldp	x19, x20, [sp, #16]
  445744:	ldp	x21, x22, [sp, #32]
  445748:	ldp	x23, x24, [sp, #48]
  44574c:	ldp	x29, x30, [sp], #144
  445750:	ret
  445754:	mov	x25, #0x0                   	// #0
  445758:	b	4456e0 <ferror@plt+0x439a0>
  44575c:	mov	w1, w20
  445760:	ldr	x5, [x26, #672]
  445764:	add	x4, x26, #0x2a0
  445768:	str	x4, [sp, #112]
  44576c:	blr	x5
  445770:	mov	x22, x0
  445774:	cmp	x25, x21
  445778:	ldr	x4, [sp, #112]
  44577c:	b.cc	4456cc <ferror@plt+0x4398c>  // b.lo, b.ul, b.last
  445780:	cmp	x19, x21
  445784:	b.cs	445754 <ferror@plt+0x43a14>  // b.hs, b.nlast
  445788:	sub	x1, x21, x19
  44578c:	mov	x25, #0x0                   	// #0
  445790:	sub	w0, w1, #0x1
  445794:	cmp	w0, #0x7
  445798:	b.hi	4456e0 <ferror@plt+0x439a0>  // b.pmore
  44579c:	b	4456d0 <ferror@plt+0x43990>
  4457a0:	mov	w1, #0x4                   	// #4
  4457a4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4457a8:	add	x4, x2, #0x2a0
  4457ac:	mov	x0, x24
  4457b0:	str	x4, [sp, #96]
  4457b4:	ldr	x2, [x2, #672]
  4457b8:	blr	x2
  4457bc:	mov	x19, x0
  4457c0:	mov	x0, #0xffffffff            	// #4294967295
  4457c4:	cmp	x19, x0
  4457c8:	b.ne	445a74 <ferror@plt+0x43d34>  // b.any
  4457cc:	add	x2, x24, #0xc
  4457d0:	cmp	x2, x21
  4457d4:	ldr	x4, [sp, #96]
  4457d8:	b.cc	4459cc <ferror@plt+0x43c8c>  // b.lo, b.ul, b.last
  4457dc:	cmp	x20, x21
  4457e0:	b.cs	4457f4 <ferror@plt+0x43ab4>  // b.hs, b.nlast
  4457e4:	sub	x1, x21, x20
  4457e8:	sub	w0, w1, #0x1
  4457ec:	cmp	w0, #0x7
  4457f0:	b.ls	4459d0 <ferror@plt+0x43c90>  // b.plast
  4457f4:	mov	x20, x2
  4457f8:	mov	w26, #0xc                   	// #12
  4457fc:	mov	w22, #0x8                   	// #8
  445800:	b	44545c <ferror@plt+0x4371c>
  445804:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445808:	add	x4, x2, #0x2a0
  44580c:	mov	w1, #0x1                   	// #1
  445810:	mov	x0, x20
  445814:	ldr	x2, [x2, #672]
  445818:	add	x27, x20, #0x2
  44581c:	stp	x4, x5, [sp, #96]
  445820:	blr	x2
  445824:	and	w22, w0, #0xff
  445828:	cmp	x27, x21
  44582c:	mov	w1, #0x1                   	// #1
  445830:	ldp	x4, x5, [sp, #96]
  445834:	b.cc	445528 <ferror@plt+0x437e8>  // b.lo, b.ul, b.last
  445838:	sub	x1, x21, x28
  44583c:	mov	w20, #0x0                   	// #0
  445840:	sub	w0, w1, #0x1
  445844:	cmp	w0, #0x7
  445848:	b.ls	445528 <ferror@plt+0x437e8>  // b.plast
  44584c:	cmp	w23, #0x1
  445850:	b.ls	445548 <ferror@plt+0x43808>  // b.plast
  445854:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445858:	add	x1, x1, #0x6e8
  44585c:	cbz	w25, 44572c <ferror@plt+0x439ec>
  445860:	mov	w2, #0x5                   	// #5
  445864:	mov	x0, #0x0                   	// #0
  445868:	bl	401c70 <dcgettext@plt>
  44586c:	bl	446940 <warn@@Base>
  445870:	mov	w0, #0xa                   	// #10
  445874:	ldp	x25, x26, [sp, #64]
  445878:	ldp	x27, x28, [sp, #80]
  44587c:	bl	401cf0 <putchar@plt>
  445880:	mov	w0, #0x1                   	// #1
  445884:	ldp	x19, x20, [sp, #16]
  445888:	ldp	x21, x22, [sp, #32]
  44588c:	ldp	x23, x24, [sp, #48]
  445890:	ldp	x29, x30, [sp], #144
  445894:	ret
  445898:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44589c:	add	x4, x2, #0x2a0
  4458a0:	mov	x0, x20
  4458a4:	mov	w1, #0x2                   	// #2
  4458a8:	ldr	x2, [x2, #672]
  4458ac:	add	x20, x28, w22, uxtw
  4458b0:	str	x4, [sp, #96]
  4458b4:	blr	x2
  4458b8:	and	w25, w0, #0xffff
  4458bc:	cmp	x21, x20
  4458c0:	ldr	x4, [sp, #96]
  4458c4:	b.hi	4459c0 <ferror@plt+0x43c80>  // b.pmore
  4458c8:	sub	x22, x21, x28
  4458cc:	sub	w23, w25, #0x2
  4458d0:	sub	w0, w22, #0x1
  4458d4:	and	w23, w23, #0xffff
  4458d8:	cmp	w0, #0x7
  4458dc:	mov	x5, #0x0                   	// #0
  4458e0:	b.ls	4454c0 <ferror@plt+0x43780>  // b.plast
  4458e4:	ldr	x0, [sp, #136]
  4458e8:	ldr	w2, [x0, #1512]
  4458ec:	sub	w2, w2, #0x1
  4458f0:	cmn	w2, #0x3
  4458f4:	b.hi	4454e8 <ferror@plt+0x437a8>  // b.pmore
  4458f8:	ldr	x1, [x0, #1504]
  4458fc:	mov	w3, #0x68                  	// #104
  445900:	add	x0, x1, #0x78
  445904:	add	x1, x1, #0x10
  445908:	umaddl	x2, w2, w3, x0
  44590c:	nop
  445910:	ldr	x0, [x1]
  445914:	add	x1, x1, #0x68
  445918:	cmp	x5, x0
  44591c:	b.eq	4454e8 <ferror@plt+0x437a8>  // b.none
  445920:	cmp	x1, x2
  445924:	b.ne	445910 <ferror@plt+0x43bd0>  // b.any
  445928:	mov	w2, #0x5                   	// #5
  44592c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445930:	mov	x0, #0x0                   	// #0
  445934:	add	x1, x1, #0x698
  445938:	str	x5, [sp, #96]
  44593c:	bl	401c70 <dcgettext@plt>
  445940:	ldr	x1, [sp, #128]
  445944:	ldr	x5, [sp, #96]
  445948:	ldr	x2, [x1, #16]
  44594c:	mov	x1, x5
  445950:	bl	446940 <warn@@Base>
  445954:	ldr	x5, [sp, #96]
  445958:	b	4454e8 <ferror@plt+0x437a8>
  44595c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445960:	add	x1, x1, #0x850
  445964:	mov	w2, #0x5                   	// #5
  445968:	mov	x0, #0x0                   	// #0
  44596c:	bl	401c70 <dcgettext@plt>
  445970:	bl	401cc0 <printf@plt>
  445974:	b	44561c <ferror@plt+0x438dc>
  445978:	mov	w23, #0xfffe                	// #65534
  44597c:	mov	w25, #0x0                   	// #0
  445980:	mov	x5, #0x0                   	// #0
  445984:	b	4454d4 <ferror@plt+0x43794>
  445988:	mov	w22, #0x0                   	// #0
  44598c:	mov	w20, #0x0                   	// #0
  445990:	b	445540 <ferror@plt+0x43800>
  445994:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445998:	add	x4, x2, #0x2a0
  44599c:	mov	x0, x20
  4459a0:	add	x20, x28, w22, uxtw
  4459a4:	ldr	x2, [x2, #672]
  4459a8:	str	x4, [sp, #96]
  4459ac:	blr	x2
  4459b0:	and	w25, w0, #0xffff
  4459b4:	cmp	x21, x20
  4459b8:	b.ls	445b0c <ferror@plt+0x43dcc>  // b.plast
  4459bc:	ldr	x4, [sp, #96]
  4459c0:	sub	w23, w25, #0x2
  4459c4:	and	w23, w23, #0xffff
  4459c8:	b	4454c0 <ferror@plt+0x43780>
  4459cc:	mov	w1, #0x8                   	// #8
  4459d0:	ldr	x3, [x4]
  4459d4:	mov	x0, x20
  4459d8:	mov	x20, x2
  4459dc:	mov	w26, #0xc                   	// #12
  4459e0:	mov	w22, #0x8                   	// #8
  4459e4:	blr	x3
  4459e8:	mov	x19, x0
  4459ec:	ldr	x0, [sp, #128]
  4459f0:	ldr	x23, [x0, #32]
  4459f4:	sub	x23, x20, x23
  4459f8:	adds	x0, x19, x23
  4459fc:	b.cc	445470 <ferror@plt+0x43730>  // b.lo, b.ul, b.last
  445a00:	mov	w2, #0x5                   	// #5
  445a04:	adrp	x1, 47f000 <warn@@Base+0x386c0>
  445a08:	mov	x0, #0x0                   	// #0
  445a0c:	add	x1, x1, #0x648
  445a10:	bl	401c70 <dcgettext@plt>
  445a14:	sub	x23, x23, w26, uxtw
  445a18:	ldr	x1, [sp, #128]
  445a1c:	mov	x20, x0
  445a20:	mov	w2, #0x0                   	// #0
  445a24:	adrp	x0, 454000 <warn@@Base+0xd6c0>
  445a28:	add	x0, x0, #0x238
  445a2c:	ldr	x21, [x1, #16]
  445a30:	mov	x1, x19
  445a34:	bl	42c470 <ferror@plt+0x2a730>
  445a38:	mov	x3, x0
  445a3c:	mov	x2, x23
  445a40:	mov	x1, x21
  445a44:	mov	x0, x20
  445a48:	bl	446940 <warn@@Base>
  445a4c:	mov	w0, #0xa                   	// #10
  445a50:	ldp	x25, x26, [sp, #64]
  445a54:	ldp	x27, x28, [sp, #80]
  445a58:	bl	401cf0 <putchar@plt>
  445a5c:	mov	w0, #0x1                   	// #1
  445a60:	ldp	x19, x20, [sp, #16]
  445a64:	ldp	x21, x22, [sp, #32]
  445a68:	ldp	x23, x24, [sp, #48]
  445a6c:	ldp	x29, x30, [sp], #144
  445a70:	ret
  445a74:	mov	w26, #0x4                   	// #4
  445a78:	mov	w22, w26
  445a7c:	b	4459ec <ferror@plt+0x43cac>
  445a80:	mov	w2, #0x5                   	// #5
  445a84:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445a88:	mov	x0, #0x0                   	// #0
  445a8c:	add	x1, x1, #0x7d0
  445a90:	bl	401c70 <dcgettext@plt>
  445a94:	ldr	x1, [sp, #128]
  445a98:	ldr	x1, [x1, #16]
  445a9c:	bl	446368 <error@@Base>
  445aa0:	mov	w0, #0xa                   	// #10
  445aa4:	ldp	x25, x26, [sp, #64]
  445aa8:	ldp	x27, x28, [sp, #80]
  445aac:	bl	401cf0 <putchar@plt>
  445ab0:	mov	w0, #0x1                   	// #1
  445ab4:	ldp	x19, x20, [sp, #16]
  445ab8:	ldp	x21, x22, [sp, #32]
  445abc:	ldp	x23, x24, [sp, #48]
  445ac0:	ldp	x29, x30, [sp], #144
  445ac4:	ret
  445ac8:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445acc:	add	x1, x1, #0x7f8
  445ad0:	b	445860 <ferror@plt+0x43b20>
  445ad4:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445ad8:	add	x4, x2, #0x2a0
  445adc:	mov	x0, x20
  445ae0:	add	x27, x20, #0x2
  445ae4:	ldr	x2, [x2, #672]
  445ae8:	stp	x4, x5, [sp, #96]
  445aec:	blr	x2
  445af0:	and	w22, w0, #0xff
  445af4:	cmp	x27, x21
  445af8:	ldr	x5, [sp, #104]
  445afc:	b.cs	44598c <ferror@plt+0x43c4c>  // b.hs, b.nlast
  445b00:	mov	w1, #0x1                   	// #1
  445b04:	ldr	x4, [sp, #96]
  445b08:	b	445528 <ferror@plt+0x437e8>
  445b0c:	sub	w23, w25, #0x2
  445b10:	mov	x5, #0x0                   	// #0
  445b14:	and	w23, w23, #0xffff
  445b18:	b	4454d4 <ferror@plt+0x43794>
  445b1c:	nop
  445b20:	mov	w1, #0x1                   	// #1
  445b24:	b	441420 <ferror@plt+0x3f6e0>
  445b28:	stp	x29, x30, [sp, #-144]!
  445b2c:	mov	x29, sp
  445b30:	stp	x19, x20, [sp, #16]
  445b34:	adrp	x20, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445b38:	stp	x21, x22, [sp, #32]
  445b3c:	adrp	x21, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445b40:	ldr	w2, [x20, #604]
  445b44:	stp	x27, x28, [sp, #80]
  445b48:	mov	x28, x0
  445b4c:	ldr	w0, [x21, #652]
  445b50:	orr	w2, w2, w0
  445b54:	cbz	w2, 445b74 <ferror@plt+0x43e34>
  445b58:	mov	x19, x1
  445b5c:	mov	w0, #0xa                   	// #10
  445b60:	mov	x1, x28
  445b64:	bl	425280 <ferror@plt+0x23540>
  445b68:	cbnz	w0, 445bc4 <ferror@plt+0x43e84>
  445b6c:	ldr	w0, [x20, #604]
  445b70:	cbnz	w0, 445b8c <ferror@plt+0x43e4c>
  445b74:	mov	w0, #0x0                   	// #0
  445b78:	ldp	x19, x20, [sp, #16]
  445b7c:	ldp	x21, x22, [sp, #32]
  445b80:	ldp	x27, x28, [sp, #80]
  445b84:	ldp	x29, x30, [sp], #144
  445b88:	ret
  445b8c:	mov	x1, x28
  445b90:	mov	w0, #0x29                  	// #41
  445b94:	bl	425280 <ferror@plt+0x23540>
  445b98:	cbnz	w0, 445cc0 <ferror@plt+0x43f80>
  445b9c:	mov	x1, x28
  445ba0:	mov	w0, #0x28                  	// #40
  445ba4:	bl	425280 <ferror@plt+0x23540>
  445ba8:	cbnz	w0, 445c98 <ferror@plt+0x43f58>
  445bac:	adrp	x1, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  445bb0:	mov	w0, #0x1                   	// #1
  445bb4:	ldr	x1, [x1, #2872]
  445bb8:	cbnz	x1, 445b78 <ferror@plt+0x43e38>
  445bbc:	str	wzr, [x20, #604]
  445bc0:	b	445b74 <ferror@plt+0x43e34>
  445bc4:	mov	x1, x28
  445bc8:	mov	w0, #0x0                   	// #0
  445bcc:	bl	425280 <ferror@plt+0x23540>
  445bd0:	cbz	w0, 445b6c <ferror@plt+0x43e2c>
  445bd4:	mov	x1, x28
  445bd8:	mov	w0, #0x3                   	// #3
  445bdc:	bl	425280 <ferror@plt+0x23540>
  445be0:	cbz	w0, 445b6c <ferror@plt+0x43e2c>
  445be4:	adrp	x22, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  445be8:	add	x22, x22, #0x6a8
  445bec:	stp	x23, x24, [sp, #48]
  445bf0:	ldr	x23, [x22, #1528]
  445bf4:	cbz	x23, 445c08 <ferror@plt+0x43ec8>
  445bf8:	mov	x0, x23
  445bfc:	ldr	x23, [x23, #16]
  445c00:	bl	401bc0 <free@plt>
  445c04:	cbnz	x23, 445bf8 <ferror@plt+0x43eb8>
  445c08:	adrp	x0, 4a2000 <warn@@Base+0x5b6c0>
  445c0c:	mov	x1, x28
  445c10:	add	x0, x0, #0x270
  445c14:	mov	w4, #0x0                   	// #0
  445c18:	mov	w3, #0x1                   	// #1
  445c1c:	mov	w2, #0x0                   	// #0
  445c20:	str	xzr, [x22, #1528]
  445c24:	bl	4362a8 <ferror@plt+0x34568>
  445c28:	cbz	w0, 445e00 <ferror@plt+0x440c0>
  445c2c:	stp	x25, x26, [sp, #64]
  445c30:	ldr	x26, [x22, #1528]
  445c34:	cbz	x26, 445df4 <ferror@plt+0x440b4>
  445c38:	adrp	x24, 482000 <warn@@Base+0x3b6c0>
  445c3c:	adrp	x0, 47f000 <warn@@Base+0x386c0>
  445c40:	add	x24, x24, #0x958
  445c44:	add	x0, x0, #0xd60
  445c48:	mov	x25, #0x0                   	// #0
  445c4c:	mov	x23, #0x0                   	// #0
  445c50:	str	wzr, [sp, #108]
  445c54:	str	x0, [sp, #112]
  445c58:	b	445c7c <ferror@plt+0x43f3c>
  445c5c:	cbz	w0, 445cf0 <ferror@plt+0x43fb0>
  445c60:	mov	x1, x24
  445c64:	mov	w2, #0x5                   	// #5
  445c68:	mov	x0, #0x0                   	// #0
  445c6c:	bl	401c70 <dcgettext@plt>
  445c70:	bl	446368 <error@@Base>
  445c74:	ldr	x26, [x26, #16]
  445c78:	cbz	x26, 445df4 <ferror@plt+0x440b4>
  445c7c:	ldr	w0, [x26]
  445c80:	cmp	w0, #0x1
  445c84:	b.eq	445ce8 <ferror@plt+0x43fa8>  // b.none
  445c88:	cmp	w0, #0x2
  445c8c:	b.ne	445c5c <ferror@plt+0x43f1c>  // b.any
  445c90:	ldr	x25, [x26, #8]
  445c94:	b	445c74 <ferror@plt+0x43f34>
  445c98:	mov	x0, x19
  445c9c:	add	x4, sp, #0x88
  445ca0:	adrp	x3, 42c000 <ferror@plt+0x2a2c0>
  445ca4:	adrp	x2, 42c000 <ferror@plt+0x2a2c0>
  445ca8:	add	x3, x3, #0x1a8
  445cac:	add	x2, x2, #0x308
  445cb0:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  445cb4:	add	x1, x1, #0x2a0
  445cb8:	bl	42e8e8 <ferror@plt+0x2cba8>
  445cbc:	b	445bac <ferror@plt+0x43e6c>
  445cc0:	add	x4, sp, #0x88
  445cc4:	mov	x0, x19
  445cc8:	adrp	x3, 42c000 <ferror@plt+0x2a2c0>
  445ccc:	adrp	x2, 42c000 <ferror@plt+0x2a2c0>
  445cd0:	add	x3, x3, #0x188
  445cd4:	add	x2, x2, #0x388
  445cd8:	adrp	x1, 4a3000 <warn@@Base+0x5c6c0>
  445cdc:	add	x1, x1, #0x310
  445ce0:	bl	42e8e8 <ferror@plt+0x2cba8>
  445ce4:	b	445b9c <ferror@plt+0x43e5c>
  445ce8:	ldr	x23, [x26, #8]
  445cec:	b	445c74 <ferror@plt+0x43f34>
  445cf0:	ldr	w0, [x21, #652]
  445cf4:	cbz	w0, 445d84 <ferror@plt+0x44044>
  445cf8:	ldr	w0, [sp, #108]
  445cfc:	cbz	w0, 445e08 <ferror@plt+0x440c8>
  445d00:	mov	w2, #0x5                   	// #5
  445d04:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445d08:	mov	x0, #0x0                   	// #0
  445d0c:	add	x1, x1, #0x8a0
  445d10:	bl	401c70 <dcgettext@plt>
  445d14:	ldr	x1, [x26, #8]
  445d18:	bl	401cc0 <printf@plt>
  445d1c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445d20:	mov	w2, #0x5                   	// #5
  445d24:	add	x1, x1, #0x8b8
  445d28:	mov	x0, #0x0                   	// #0
  445d2c:	bl	401c70 <dcgettext@plt>
  445d30:	mov	x27, x0
  445d34:	mov	x1, x23
  445d38:	cbz	x23, 445e48 <ferror@plt+0x44108>
  445d3c:	mov	x0, x27
  445d40:	bl	401cc0 <printf@plt>
  445d44:	cbz	x25, 445e2c <ferror@plt+0x440ec>
  445d48:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445d4c:	add	x1, x1, #0x8e0
  445d50:	mov	w2, #0x5                   	// #5
  445d54:	mov	x0, #0x0                   	// #0
  445d58:	bl	401c70 <dcgettext@plt>
  445d5c:	bl	401cc0 <printf@plt>
  445d60:	sxtw	x0, w0
  445d64:	mov	x1, x25
  445d68:	mov	x2, #0x8                   	// #8
  445d6c:	bl	42e168 <ferror@plt+0x2c428>
  445d70:	mov	w0, #0x1                   	// #1
  445d74:	str	w0, [sp, #108]
  445d78:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  445d7c:	add	x0, x0, #0x898
  445d80:	bl	401b70 <puts@plt>
  445d84:	ldr	w0, [x20, #604]
  445d88:	cbz	w0, 445c74 <ferror@plt+0x43f34>
  445d8c:	ldr	x2, [x26, #8]
  445d90:	mov	x3, #0x0                   	// #0
  445d94:	ldr	x1, [sp, #112]
  445d98:	mov	x0, x23
  445d9c:	bl	448250 <warn@@Base+0x1910>
  445da0:	mov	x27, x0
  445da4:	bl	42a308 <ferror@plt+0x285c8>
  445da8:	mov	x3, x0
  445dac:	cbz	x0, 445e64 <ferror@plt+0x44124>
  445db0:	mov	w2, #0x5                   	// #5
  445db4:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445db8:	mov	x0, #0x0                   	// #0
  445dbc:	add	x1, x1, #0x928
  445dc0:	str	x3, [sp, #120]
  445dc4:	bl	401c70 <dcgettext@plt>
  445dc8:	mov	x1, x19
  445dcc:	mov	x2, x27
  445dd0:	bl	401cc0 <printf@plt>
  445dd4:	mov	x0, #0x18                  	// #24
  445dd8:	bl	44a820 <warn@@Base+0x3ee0>
  445ddc:	ldr	x3, [sp, #120]
  445de0:	stp	x3, x27, [x0]
  445de4:	ldr	x1, [x22, #1168]
  445de8:	str	x1, [x0, #16]
  445dec:	str	x0, [x22, #1168]
  445df0:	b	445c74 <ferror@plt+0x43f34>
  445df4:	ldp	x23, x24, [sp, #48]
  445df8:	ldp	x25, x26, [sp, #64]
  445dfc:	b	445b6c <ferror@plt+0x43e2c>
  445e00:	ldp	x23, x24, [sp, #48]
  445e04:	b	445b6c <ferror@plt+0x43e2c>
  445e08:	mov	w2, #0x5                   	// #5
  445e0c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445e10:	mov	x0, #0x0                   	// #0
  445e14:	add	x1, x1, #0x868
  445e18:	bl	401c70 <dcgettext@plt>
  445e1c:	adrp	x1, 4a2000 <warn@@Base+0x5b6c0>
  445e20:	ldr	x1, [x1, #624]
  445e24:	bl	401cc0 <printf@plt>
  445e28:	b	445d00 <ferror@plt+0x43fc0>
  445e2c:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445e30:	add	x1, x1, #0x8f0
  445e34:	mov	w2, #0x5                   	// #5
  445e38:	mov	x0, #0x0                   	// #0
  445e3c:	bl	401c70 <dcgettext@plt>
  445e40:	bl	401cc0 <printf@plt>
  445e44:	b	445d70 <ferror@plt+0x44030>
  445e48:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445e4c:	add	x1, x1, #0x8d0
  445e50:	mov	w2, #0x5                   	// #5
  445e54:	mov	x0, #0x0                   	// #0
  445e58:	bl	401c70 <dcgettext@plt>
  445e5c:	mov	x1, x0
  445e60:	b	445d3c <ferror@plt+0x43ffc>
  445e64:	mov	w2, #0x5                   	// #5
  445e68:	adrp	x1, 482000 <warn@@Base+0x3b6c0>
  445e6c:	add	x1, x1, #0x908
  445e70:	bl	401c70 <dcgettext@plt>
  445e74:	mov	x1, x27
  445e78:	bl	446940 <warn@@Base>
  445e7c:	mov	x0, x27
  445e80:	bl	401bc0 <free@plt>
  445e84:	b	445c74 <ferror@plt+0x43f34>
  445e88:	stp	x29, x30, [sp, #-48]!
  445e8c:	mov	x29, sp
  445e90:	stp	x19, x20, [sp, #16]
  445e94:	mov	w19, #0x0                   	// #0
  445e98:	stp	x21, x22, [sp, #32]
  445e9c:	bl	42c410 <ferror@plt+0x2a6d0>
  445ea0:	mov	w0, w19
  445ea4:	add	w19, w19, #0x1
  445ea8:	bl	425230 <ferror@plt+0x234f0>
  445eac:	cmp	w19, #0x2b
  445eb0:	b.ne	445ea0 <ferror@plt+0x44160>  // b.any
  445eb4:	adrp	x20, 4a5000 <stdout@@GLIBC_2.17+0x1bf0>
  445eb8:	add	x20, x20, #0x6a8
  445ebc:	ldr	x22, [x20, #1504]
  445ec0:	cbz	x22, 445f44 <ferror@plt+0x44204>
  445ec4:	ldr	w21, [x20, #1512]
  445ec8:	sub	w21, w21, #0x1
  445ecc:	cmn	w21, #0x3
  445ed0:	b.hi	445f30 <ferror@plt+0x441f0>  // b.pmore
  445ed4:	add	x0, x22, #0x98
  445ed8:	mov	w1, #0x68                  	// #104
  445edc:	add	x19, x22, #0x30
  445ee0:	umaddl	x21, w21, w1, x0
  445ee4:	b	445efc <ferror@plt+0x441bc>
  445ee8:	ldr	w0, [x19, #52]
  445eec:	cbz	w0, 445f1c <ferror@plt+0x441dc>
  445ef0:	add	x19, x19, #0x68
  445ef4:	cmp	x19, x21
  445ef8:	b.eq	445f30 <ferror@plt+0x441f0>  // b.none
  445efc:	ldr	w0, [x19, #28]
  445f00:	cbnz	w0, 445ee8 <ferror@plt+0x441a8>
  445f04:	ldr	x0, [x19]
  445f08:	bl	401bc0 <free@plt>
  445f0c:	ldr	x0, [x19, #16]
  445f10:	bl	401bc0 <free@plt>
  445f14:	ldr	w0, [x19, #52]
  445f18:	cbnz	w0, 445ef0 <ferror@plt+0x441b0>
  445f1c:	ldr	x0, [x19, #40]
  445f20:	add	x19, x19, #0x68
  445f24:	bl	401bc0 <free@plt>
  445f28:	cmp	x19, x21
  445f2c:	b.ne	445efc <ferror@plt+0x441bc>  // b.any
  445f30:	mov	x0, x22
  445f34:	bl	401bc0 <free@plt>
  445f38:	str	xzr, [x20, #1504]
  445f3c:	str	wzr, [x20, #1512]
  445f40:	str	wzr, [x20, #2560]
  445f44:	ldr	x19, [x20, #1168]
  445f48:	cbz	x19, 445f70 <ferror@plt+0x44230>
  445f4c:	nop
  445f50:	ldr	x0, [x19]
  445f54:	bl	42a300 <ferror@plt+0x285c0>
  445f58:	ldr	x0, [x19, #8]
  445f5c:	bl	401bc0 <free@plt>
  445f60:	mov	x0, x19
  445f64:	ldr	x19, [x19, #16]
  445f68:	bl	401bc0 <free@plt>
  445f6c:	cbnz	x19, 445f50 <ferror@plt+0x44210>
  445f70:	ldr	x19, [x20, #1528]
  445f74:	str	xzr, [x20, #1168]
  445f78:	cbz	x19, 445f90 <ferror@plt+0x44250>
  445f7c:	nop
  445f80:	mov	x0, x19
  445f84:	ldr	x19, [x19, #16]
  445f88:	bl	401bc0 <free@plt>
  445f8c:	cbnz	x19, 445f80 <ferror@plt+0x44240>
  445f90:	str	xzr, [x20, #1528]
  445f94:	ldp	x19, x20, [sp, #16]
  445f98:	ldp	x21, x22, [sp, #32]
  445f9c:	ldp	x29, x30, [sp], #48
  445fa0:	ret
  445fa4:	nop
  445fa8:	stp	x29, x30, [sp, #-80]!
  445fac:	mov	x29, sp
  445fb0:	stp	x21, x22, [sp, #32]
  445fb4:	mov	x21, x0
  445fb8:	ldrb	w0, [x0]
  445fbc:	cbz	w0, 446084 <ferror@plt+0x44344>
  445fc0:	stp	x23, x24, [sp, #48]
  445fc4:	adrp	x24, 485000 <warn@@Base+0x3e6c0>
  445fc8:	adrp	x23, 482000 <warn@@Base+0x3b6c0>
  445fcc:	add	x24, x24, #0xa98
  445fd0:	add	x23, x23, #0x978
  445fd4:	stp	x25, x26, [sp, #64]
  445fd8:	adrp	x26, 482000 <warn@@Base+0x3b6c0>
  445fdc:	adrp	x25, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  445fe0:	add	x26, x26, #0x980
  445fe4:	add	x25, x25, #0x288
  445fe8:	stp	x19, x20, [sp, #16]
  445fec:	nop
  445ff0:	add	x22, x24, #0xad8
  445ff4:	mov	x20, x23
  445ff8:	mov	x19, #0x6                   	// #6
  445ffc:	b	446008 <ferror@plt+0x442c8>
  446000:	bl	401900 <strlen@plt>
  446004:	mov	x19, x0
  446008:	mov	x1, x20
  44600c:	mov	x2, x19
  446010:	mov	x0, x21
  446014:	bl	401a50 <strncmp@plt>
  446018:	cbnz	w0, 446030 <ferror@plt+0x442f0>
  44601c:	ldrb	w0, [x21, x19]
  446020:	add	x19, x21, x19
  446024:	cmp	w0, #0x2c
  446028:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  44602c:	b.eq	4460a0 <ferror@plt+0x44360>  // b.none
  446030:	ldr	x20, [x22, #24]!
  446034:	mov	x0, x20
  446038:	cbnz	x20, 446000 <ferror@plt+0x442c0>
  44603c:	mov	w2, #0x5                   	// #5
  446040:	mov	x1, x26
  446044:	mov	x0, #0x0                   	// #0
  446048:	bl	401c70 <dcgettext@plt>
  44604c:	mov	x1, x21
  446050:	bl	446940 <warn@@Base>
  446054:	mov	x0, x21
  446058:	mov	w1, #0x2c                  	// #44
  44605c:	bl	401bf0 <strchr@plt>
  446060:	mov	x21, x0
  446064:	cbz	x0, 446078 <ferror@plt+0x44338>
  446068:	ldrb	w0, [x21]
  44606c:	cmp	w0, #0x2c
  446070:	b.eq	446090 <ferror@plt+0x44350>  // b.none
  446074:	cbnz	w0, 445ff0 <ferror@plt+0x442b0>
  446078:	ldp	x19, x20, [sp, #16]
  44607c:	ldp	x23, x24, [sp, #48]
  446080:	ldp	x25, x26, [sp, #64]
  446084:	ldp	x21, x22, [sp, #32]
  446088:	ldp	x29, x30, [sp], #80
  44608c:	ret
  446090:	ldrb	w0, [x21, #1]
  446094:	add	x21, x21, #0x1
  446098:	cbnz	w0, 445ff0 <ferror@plt+0x442b0>
  44609c:	b	446078 <ferror@plt+0x44338>
  4460a0:	ldr	x1, [x22, #8]
  4460a4:	mov	x21, x19
  4460a8:	ldr	w2, [x22, #16]
  4460ac:	ldr	w0, [x1]
  4460b0:	orr	w0, w0, w2
  4460b4:	str	w0, [x1]
  4460b8:	ldr	w0, [x25]
  4460bc:	cbz	w0, 446068 <ferror@plt+0x44328>
  4460c0:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4460c4:	mov	w1, #0x1                   	// #1
  4460c8:	str	w1, [x0, #588]
  4460cc:	b	446068 <ferror@plt+0x44328>
  4460d0:	ldrb	w1, [x0]
  4460d4:	cbz	w1, 4462b0 <ferror@plt+0x44570>
  4460d8:	stp	x29, x30, [sp, #-48]!
  4460dc:	mov	x29, sp
  4460e0:	stp	x19, x20, [sp, #16]
  4460e4:	mov	x20, x0
  4460e8:	mov	w19, #0x0                   	// #0
  4460ec:	adrp	x0, 482000 <warn@@Base+0x3b6c0>
  4460f0:	stp	x21, x22, [sp, #32]
  4460f4:	adrp	x21, 484000 <warn@@Base+0x3d6c0>
  4460f8:	add	x22, x0, #0x980
  4460fc:	add	x21, x21, #0x960
  446100:	b	446128 <ferror@plt+0x443e8>
  446104:	mov	w2, #0x5                   	// #5
  446108:	mov	x1, x22
  44610c:	mov	x0, #0x0                   	// #0
  446110:	bl	401c70 <dcgettext@plt>
  446114:	mov	x1, x20
  446118:	bl	446940 <warn@@Base>
  44611c:	nop
  446120:	ldrb	w1, [x20, w19, uxtw]
  446124:	cbz	w1, 446168 <ferror@plt+0x44428>
  446128:	sub	w1, w1, #0x41
  44612c:	add	w19, w19, #0x1
  446130:	cmp	w1, #0x34
  446134:	b.hi	446104 <ferror@plt+0x443c4>  // b.pmore
  446138:	ldrb	w0, [x21, w1, uxtw]
  44613c:	adr	x1, 446148 <ferror@plt+0x44408>
  446140:	add	x0, x1, w0, sxtb #2
  446144:	br	x0
  446148:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44614c:	mov	w1, #0x1                   	// #1
  446150:	str	w1, [x0, #648]
  446154:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446158:	mov	w1, #0x1                   	// #1
  44615c:	str	w1, [x0, #588]
  446160:	ldrb	w1, [x20, w19, uxtw]
  446164:	cbnz	w1, 446128 <ferror@plt+0x443e8>
  446168:	ldp	x19, x20, [sp, #16]
  44616c:	ldp	x21, x22, [sp, #32]
  446170:	ldp	x29, x30, [sp], #48
  446174:	ret
  446178:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44617c:	mov	w1, #0x1                   	// #1
  446180:	str	w1, [x0, #624]
  446184:	b	446120 <ferror@plt+0x443e0>
  446188:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44618c:	mov	w1, #0x1                   	// #1
  446190:	str	w1, [x0, #640]
  446194:	b	446120 <ferror@plt+0x443e0>
  446198:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44619c:	mov	w1, #0x1                   	// #1
  4461a0:	str	w1, [x0, #576]
  4461a4:	b	446120 <ferror@plt+0x443e0>
  4461a8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4461ac:	mov	w1, #0x1                   	// #1
  4461b0:	str	w1, [x0, #584]
  4461b4:	b	446120 <ferror@plt+0x443e0>
  4461b8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4461bc:	mov	w1, #0x1                   	// #1
  4461c0:	str	w1, [x0, #592]
  4461c4:	b	446120 <ferror@plt+0x443e0>
  4461c8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4461cc:	mov	w1, #0x1                   	// #1
  4461d0:	str	w1, [x0, #596]
  4461d4:	b	446120 <ferror@plt+0x443e0>
  4461d8:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4461dc:	mov	w1, #0x1                   	// #1
  4461e0:	str	w1, [x0, #644]
  4461e4:	b	446120 <ferror@plt+0x443e0>
  4461e8:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4461ec:	ldr	w0, [x1, #628]
  4461f0:	orr	w0, w0, #0x1
  4461f4:	str	w0, [x1, #628]
  4461f8:	b	446120 <ferror@plt+0x443e0>
  4461fc:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446200:	mov	w1, #0x1                   	// #1
  446204:	str	w1, [x0, #652]
  446208:	b	446120 <ferror@plt+0x443e0>
  44620c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446210:	mov	w1, #0x1                   	// #1
  446214:	str	w1, [x0, #580]
  446218:	b	446120 <ferror@plt+0x443e0>
  44621c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446220:	mov	w1, #0x1                   	// #1
  446224:	str	w1, [x0, #656]
  446228:	b	446120 <ferror@plt+0x443e0>
  44622c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446230:	mov	w1, #0x1                   	// #1
  446234:	str	w1, [x0, #660]
  446238:	b	446120 <ferror@plt+0x443e0>
  44623c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446240:	mov	w1, #0x1                   	// #1
  446244:	str	w1, [x0, #600]
  446248:	b	446120 <ferror@plt+0x443e0>
  44624c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446250:	mov	w1, #0x1                   	// #1
  446254:	str	w1, [x0, #636]
  446258:	b	446120 <ferror@plt+0x443e0>
  44625c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446260:	mov	w1, #0x1                   	// #1
  446264:	str	w1, [x0, #612]
  446268:	b	446120 <ferror@plt+0x443e0>
  44626c:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446270:	mov	w1, #0x1                   	// #1
  446274:	str	w1, [x0, #632]
  446278:	b	446120 <ferror@plt+0x443e0>
  44627c:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446280:	ldr	w0, [x1, #628]
  446284:	orr	w0, w0, #0x2
  446288:	str	w0, [x1, #628]
  44628c:	b	446120 <ferror@plt+0x443e0>
  446290:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446294:	mov	w1, #0x1                   	// #1
  446298:	str	w1, [x0, #604]
  44629c:	b	446120 <ferror@plt+0x443e0>
  4462a0:	adrp	x0, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462a4:	mov	w1, #0x1                   	// #1
  4462a8:	str	w1, [x0, #608]
  4462ac:	b	446120 <ferror@plt+0x443e0>
  4462b0:	ret
  4462b4:	nop
  4462b8:	stp	x29, x30, [sp, #-16]!
  4462bc:	adrp	x18, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462c0:	adrp	x30, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462c4:	adrp	x17, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462c8:	adrp	x16, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462cc:	adrp	x15, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462d0:	adrp	x14, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462d4:	adrp	x13, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462d8:	adrp	x12, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462dc:	adrp	x11, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462e0:	adrp	x10, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462e4:	adrp	x9, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462e8:	adrp	x8, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462ec:	adrp	x7, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462f0:	adrp	x6, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462f4:	adrp	x5, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462f8:	adrp	x4, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  4462fc:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446300:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446304:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446308:	mov	x29, sp
  44630c:	mov	w0, #0x1                   	// #1
  446310:	str	w0, [x30, #580]
  446314:	str	w0, [x18, #600]
  446318:	ldp	x29, x30, [sp], #16
  44631c:	str	w0, [x17, #628]
  446320:	str	w0, [x16, #592]
  446324:	str	w0, [x15, #640]
  446328:	str	w0, [x14, #584]
  44632c:	str	w0, [x13, #632]
  446330:	str	w0, [x12, #588]
  446334:	str	w0, [x11, #644]
  446338:	str	w0, [x10, #576]
  44633c:	str	w0, [x9, #596]
  446340:	str	w0, [x8, #656]
  446344:	str	w0, [x7, #636]
  446348:	str	w0, [x6, #624]
  44634c:	str	w0, [x5, #612]
  446350:	str	w0, [x4, #608]
  446354:	str	w0, [x3, #660]
  446358:	str	w0, [x2, #604]
  44635c:	str	w0, [x1, #652]
  446360:	ret
  446364:	nop

0000000000446368 <error@@Base>:
  446368:	stp	x29, x30, [sp, #-304]!
  44636c:	adrp	x8, 4a3000 <warn@@Base+0x5c6c0>
  446370:	mov	x29, sp
  446374:	stp	x19, x20, [sp, #16]
  446378:	mov	x19, x0
  44637c:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  446380:	ldr	x0, [x8, #1040]
  446384:	str	x21, [sp, #32]
  446388:	str	q0, [sp, #112]
  44638c:	str	q1, [sp, #128]
  446390:	str	q2, [sp, #144]
  446394:	str	q3, [sp, #160]
  446398:	str	q4, [sp, #176]
  44639c:	str	q5, [sp, #192]
  4463a0:	str	q6, [sp, #208]
  4463a4:	str	q7, [sp, #224]
  4463a8:	stp	x1, x2, [sp, #248]
  4463ac:	stp	x3, x4, [sp, #264]
  4463b0:	stp	x5, x6, [sp, #280]
  4463b4:	str	x7, [sp, #296]
  4463b8:	bl	401c30 <fflush@plt>
  4463bc:	add	x5, sp, #0xf0
  4463c0:	add	x6, sp, #0x130
  4463c4:	mov	w3, #0xffffff80            	// #-128
  4463c8:	mov	w4, #0xffffffc8            	// #-56
  4463cc:	ldr	x21, [x20, #1016]
  4463d0:	mov	w2, #0x5                   	// #5
  4463d4:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4463d8:	mov	x0, #0x0                   	// #0
  4463dc:	add	x1, x1, #0x7b0
  4463e0:	stp	x6, x6, [sp, #80]
  4463e4:	str	x5, [sp, #96]
  4463e8:	stp	w4, w3, [sp, #104]
  4463ec:	bl	401c70 <dcgettext@plt>
  4463f0:	adrp	x2, 4a1000 <warn@@Base+0x5a6c0>
  4463f4:	mov	x1, x0
  4463f8:	mov	x0, x21
  4463fc:	ldr	x2, [x2, #2216]
  446400:	bl	401d20 <fprintf@plt>
  446404:	ldp	x6, x7, [sp, #80]
  446408:	mov	x1, x19
  44640c:	ldp	x4, x5, [sp, #96]
  446410:	add	x2, sp, #0x30
  446414:	ldr	x0, [x20, #1016]
  446418:	stp	x6, x7, [sp, #48]
  44641c:	stp	x4, x5, [sp, #64]
  446420:	bl	401cb0 <vfprintf@plt>
  446424:	ldp	x19, x20, [sp, #16]
  446428:	ldr	x21, [sp, #32]
  44642c:	ldp	x29, x30, [sp], #304
  446430:	ret
  446434:	nop
  446438:	cmp	w1, #0x5
  44643c:	b.eq	4464f8 <error@@Base+0x190>  // b.none
  446440:	stp	x29, x30, [sp, #-32]!
  446444:	mov	x29, sp
  446448:	str	x19, [sp, #16]
  44644c:	mov	w19, w1
  446450:	b.gt	44648c <error@@Base+0x124>
  446454:	cmp	w1, #0x3
  446458:	b.eq	446528 <error@@Base+0x1c0>  // b.none
  44645c:	cmp	w1, #0x4
  446460:	b.eq	44654c <error@@Base+0x1e4>  // b.none
  446464:	cmp	w1, #0x1
  446468:	b.eq	446560 <error@@Base+0x1f8>  // b.none
  44646c:	cmp	w1, #0x2
  446470:	b.ne	4465bc <error@@Base+0x254>  // b.any
  446474:	ldrh	w0, [x0]
  446478:	ldr	x19, [sp, #16]
  44647c:	rev16	w0, w0
  446480:	and	x0, x0, #0xffff
  446484:	ldp	x29, x30, [sp], #32
  446488:	ret
  44648c:	cmp	w1, #0x7
  446490:	b.eq	446570 <error@@Base+0x208>  // b.none
  446494:	cmp	w1, #0x8
  446498:	b.ne	4464b0 <error@@Base+0x148>  // b.any
  44649c:	ldr	x0, [x0]
  4464a0:	ldr	x19, [sp, #16]
  4464a4:	rev	x0, x0
  4464a8:	ldp	x29, x30, [sp], #32
  4464ac:	ret
  4464b0:	cmp	w1, #0x6
  4464b4:	b.ne	4465bc <error@@Base+0x254>  // b.any
  4464b8:	ldrb	w5, [x0, #3]
  4464bc:	ldrb	w4, [x0, #1]
  4464c0:	ldrb	w1, [x0, #4]
  4464c4:	ldrb	w3, [x0, #2]
  4464c8:	lsl	x5, x5, #16
  4464cc:	ldrb	w2, [x0]
  4464d0:	lsl	x4, x4, #32
  4464d4:	ldrb	w6, [x0, #5]
  4464d8:	orr	x0, x5, x1, lsl #8
  4464dc:	orr	x3, x4, x3, lsl #24
  4464e0:	orr	x0, x0, x3
  4464e4:	orr	x1, x6, x2, lsl #40
  4464e8:	orr	x0, x0, x1
  4464ec:	ldr	x19, [sp, #16]
  4464f0:	ldp	x29, x30, [sp], #32
  4464f4:	ret
  4464f8:	ldrb	w4, [x0, #2]
  4464fc:	ldrb	w3, [x0]
  446500:	ldrb	w1, [x0, #3]
  446504:	ldrb	w2, [x0, #1]
  446508:	lsl	x4, x4, #16
  44650c:	lsl	x3, x3, #32
  446510:	ldrb	w5, [x0, #4]
  446514:	orr	x0, x4, x1, lsl #8
  446518:	orr	x1, x3, x2, lsl #24
  44651c:	orr	x0, x0, x1
  446520:	orr	x0, x0, x5
  446524:	ret
  446528:	ldrb	w2, [x0]
  44652c:	ldrb	w1, [x0, #1]
  446530:	ldrb	w3, [x0, #2]
  446534:	lsl	x0, x2, #16
  446538:	orr	x0, x0, x1, lsl #8
  44653c:	orr	x0, x0, x3
  446540:	ldr	x19, [sp, #16]
  446544:	ldp	x29, x30, [sp], #32
  446548:	ret
  44654c:	ldr	w0, [x0]
  446550:	ldr	x19, [sp, #16]
  446554:	rev	w0, w0
  446558:	ldp	x29, x30, [sp], #32
  44655c:	ret
  446560:	ldrb	w0, [x0]
  446564:	ldr	x19, [sp, #16]
  446568:	ldp	x29, x30, [sp], #32
  44656c:	ret
  446570:	ldrb	w6, [x0, #4]
  446574:	ldrb	w5, [x0, #2]
  446578:	ldrb	w1, [x0, #5]
  44657c:	ldrb	w4, [x0, #3]
  446580:	lsl	x6, x6, #16
  446584:	ldrb	w3, [x0]
  446588:	lsl	x5, x5, #32
  44658c:	ldrb	w2, [x0, #1]
  446590:	orr	x1, x6, x1, lsl #8
  446594:	orr	x4, x5, x4, lsl #24
  446598:	ldrb	w5, [x0, #6]
  44659c:	lsl	x3, x3, #48
  4465a0:	orr	x0, x1, x4
  4465a4:	orr	x1, x3, x2, lsl #40
  4465a8:	orr	x0, x0, x1
  4465ac:	orr	x0, x0, x5
  4465b0:	ldr	x19, [sp, #16]
  4465b4:	ldp	x29, x30, [sp], #32
  4465b8:	ret
  4465bc:	mov	w2, #0x5                   	// #5
  4465c0:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4465c4:	mov	x0, #0x0                   	// #0
  4465c8:	add	x1, x1, #0x7c0
  4465cc:	bl	401c70 <dcgettext@plt>
  4465d0:	mov	w1, w19
  4465d4:	bl	446368 <error@@Base>
  4465d8:	bl	401b40 <abort@plt>
  4465dc:	nop
  4465e0:	stp	x29, x30, [sp, #-96]!
  4465e4:	mov	x29, sp
  4465e8:	stp	x19, x20, [sp, #16]
  4465ec:	mov	x19, x0
  4465f0:	add	x0, x0, #0x88
  4465f4:	stp	x21, x22, [sp, #32]
  4465f8:	mov	w21, w1
  4465fc:	mov	w22, w2
  446600:	ldrb	w20, [x19, #146]
  446604:	mov	w2, #0xa                   	// #10
  446608:	strb	wzr, [x19, #146]
  44660c:	mov	x1, #0x0                   	// #0
  446610:	bl	4018f0 <strtoul@plt>
  446614:	strb	w20, [x19, #146]
  446618:	mov	x20, x0
  44661c:	tbnz	x0, #63, 446768 <error@@Base+0x400>
  446620:	add	x20, x0, #0x1
  446624:	ldr	x0, [x19, #72]
  446628:	and	x20, x20, #0xfffffffffffffffe
  44662c:	add	x0, x0, #0x3c
  446630:	add	x0, x0, x20
  446634:	str	x0, [x19, #72]
  446638:	cbz	w22, 4466d4 <error@@Base+0x36c>
  44663c:	cmp	x20, w21, uxtw
  446640:	mov	w22, w21
  446644:	b.cc	446720 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  446648:	ldr	x3, [x19, #8]
  44664c:	add	x0, sp, #0x58
  446650:	mov	x2, x22
  446654:	mov	x1, #0x1                   	// #1
  446658:	bl	401bb0 <fread@plt>
  44665c:	cmp	x22, x0
  446660:	b.ne	446744 <error@@Base+0x3dc>  // b.any
  446664:	mov	w1, w21
  446668:	add	x0, sp, #0x58
  44666c:	stp	x23, x24, [sp, #48]
  446670:	bl	446438 <error@@Base+0xd0>
  446674:	mov	x23, x0
  446678:	mul	x0, x22, x0
  44667c:	str	x23, [x19, #16]
  446680:	sub	x20, x20, x22
  446684:	cmp	x23, x0
  446688:	csel	x1, x23, x0, cs  // cs = hs, nlast
  44668c:	cmp	x1, x20
  446690:	b.ls	44679c <error@@Base+0x434>  // b.plast
  446694:	mov	w2, #0x5                   	// #5
  446698:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  44669c:	mov	x0, #0x0                   	// #0
  4466a0:	add	x1, x1, #0x880
  4466a4:	bl	401c70 <dcgettext@plt>
  4466a8:	ldr	x1, [x19]
  4466ac:	mov	x4, x20
  4466b0:	ldr	x2, [x19, #16]
  4466b4:	mov	w3, w21
  4466b8:	bl	446368 <error@@Base>
  4466bc:	ldp	x23, x24, [sp, #48]
  4466c0:	mov	w0, #0x0                   	// #0
  4466c4:	ldp	x19, x20, [sp, #16]
  4466c8:	ldp	x21, x22, [sp, #32]
  4466cc:	ldp	x29, x30, [sp], #96
  4466d0:	ret
  4466d4:	ldr	x0, [x19, #8]
  4466d8:	mov	x1, x20
  4466dc:	mov	w2, #0x1                   	// #1
  4466e0:	bl	401b30 <fseek@plt>
  4466e4:	cbnz	w0, 44685c <error@@Base+0x4f4>
  4466e8:	ldr	x3, [x19, #8]
  4466ec:	mov	x1, #0x1                   	// #1
  4466f0:	add	x0, x19, #0x58
  4466f4:	mov	x2, #0x3c                  	// #60
  4466f8:	bl	401bb0 <fread@plt>
  4466fc:	mov	x1, x0
  446700:	cmp	x1, #0x3c
  446704:	mov	w0, #0x1                   	// #1
  446708:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  44670c:	b.eq	4466c4 <error@@Base+0x35c>  // b.none
  446710:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446714:	mov	w2, #0x5                   	// #5
  446718:	add	x1, x1, #0xa10
  44671c:	b	446868 <error@@Base+0x500>
  446720:	mov	w2, #0x5                   	// #5
  446724:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446728:	mov	x0, #0x0                   	// #0
  44672c:	add	x1, x1, #0x838
  446730:	bl	401c70 <dcgettext@plt>
  446734:	ldr	x1, [x19]
  446738:	bl	446368 <error@@Base>
  44673c:	mov	w0, #0x0                   	// #0
  446740:	b	4466c4 <error@@Base+0x35c>
  446744:	mov	w2, #0x5                   	// #5
  446748:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  44674c:	mov	x0, #0x0                   	// #0
  446750:	add	x1, x1, #0x858
  446754:	bl	401c70 <dcgettext@plt>
  446758:	ldr	x1, [x19]
  44675c:	bl	446368 <error@@Base>
  446760:	mov	w0, #0x0                   	// #0
  446764:	b	4466c4 <error@@Base+0x35c>
  446768:	mov	w2, #0x5                   	// #5
  44676c:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446770:	mov	x0, #0x0                   	// #0
  446774:	add	x1, x1, #0x7e0
  446778:	bl	401c70 <dcgettext@plt>
  44677c:	ldr	x1, [x19]
  446780:	mov	x2, x20
  446784:	bl	446368 <error@@Base>
  446788:	mov	w0, #0x0                   	// #0
  44678c:	ldp	x19, x20, [sp, #16]
  446790:	ldp	x21, x22, [sp, #32]
  446794:	ldp	x29, x30, [sp], #96
  446798:	ret
  44679c:	stp	x25, x26, [sp, #64]
  4467a0:	bl	401a30 <malloc@plt>
  4467a4:	mov	x26, x0
  4467a8:	cbz	x0, 446900 <error@@Base+0x598>
  4467ac:	ldr	x3, [x19, #8]
  4467b0:	mov	x2, x23
  4467b4:	mov	x1, x22
  4467b8:	bl	401bb0 <fread@plt>
  4467bc:	ldr	x23, [x19, #16]
  4467c0:	cmp	x23, x0
  4467c4:	b.ne	446880 <error@@Base+0x518>  // b.any
  4467c8:	lsl	x0, x23, #3
  4467cc:	bl	401a30 <malloc@plt>
  4467d0:	str	x0, [x19, #24]
  4467d4:	msub	x20, x22, x23, x20
  4467d8:	mov	x25, x0
  4467dc:	cbz	x0, 44690c <error@@Base+0x5a4>
  4467e0:	cbz	x23, 446818 <error@@Base+0x4b0>
  4467e4:	mov	x24, x26
  4467e8:	mov	x23, #0x0                   	// #0
  4467ec:	b	4467f4 <error@@Base+0x48c>
  4467f0:	ldr	x25, [x19, #24]
  4467f4:	mov	x0, x24
  4467f8:	mov	w1, w21
  4467fc:	bl	446438 <error@@Base+0xd0>
  446800:	str	x0, [x25, x23, lsl #3]
  446804:	add	x23, x23, #0x1
  446808:	add	x24, x24, x22
  44680c:	ldr	x0, [x19, #16]
  446810:	cmp	x0, x23
  446814:	b.hi	4467f0 <error@@Base+0x488>  // b.pmore
  446818:	mov	x0, x26
  44681c:	bl	401bc0 <free@plt>
  446820:	cbz	x20, 4468b4 <error@@Base+0x54c>
  446824:	mov	x0, x20
  446828:	bl	401a30 <malloc@plt>
  44682c:	str	x0, [x19, #32]
  446830:	cbz	x0, 4468dc <error@@Base+0x574>
  446834:	ldr	x3, [x19, #8]
  446838:	str	x20, [x19, #40]
  44683c:	mov	x2, x20
  446840:	mov	x1, #0x1                   	// #1
  446844:	bl	401bb0 <fread@plt>
  446848:	cmp	x20, x0
  44684c:	b.ne	4468c8 <error@@Base+0x560>  // b.any
  446850:	ldp	x23, x24, [sp, #48]
  446854:	ldp	x25, x26, [sp, #64]
  446858:	b	4466e8 <error@@Base+0x380>
  44685c:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446860:	add	x1, x1, #0x808
  446864:	mov	w2, #0x5                   	// #5
  446868:	mov	x0, #0x0                   	// #0
  44686c:	bl	401c70 <dcgettext@plt>
  446870:	ldr	x1, [x19]
  446874:	bl	446368 <error@@Base>
  446878:	mov	w0, #0x0                   	// #0
  44687c:	b	4466c4 <error@@Base+0x35c>
  446880:	mov	x0, x26
  446884:	bl	401bc0 <free@plt>
  446888:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  44688c:	add	x1, x1, #0x858
  446890:	mov	w2, #0x5                   	// #5
  446894:	mov	x0, #0x0                   	// #0
  446898:	bl	401c70 <dcgettext@plt>
  44689c:	ldr	x1, [x19]
  4468a0:	bl	446368 <error@@Base>
  4468a4:	mov	w0, #0x0                   	// #0
  4468a8:	ldp	x23, x24, [sp, #48]
  4468ac:	ldp	x25, x26, [sp, #64]
  4468b0:	b	4466c4 <error@@Base+0x35c>
  4468b4:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4468b8:	mov	w2, #0x5                   	// #5
  4468bc:	add	x1, x1, #0x970
  4468c0:	mov	x0, #0x0                   	// #0
  4468c4:	b	446898 <error@@Base+0x530>
  4468c8:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4468cc:	mov	w2, #0x5                   	// #5
  4468d0:	add	x1, x1, #0x9e0
  4468d4:	mov	x0, #0x0                   	// #0
  4468d8:	b	446898 <error@@Base+0x530>
  4468dc:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4468e0:	add	x1, x1, #0x9a0
  4468e4:	mov	w2, #0x5                   	// #5
  4468e8:	bl	401c70 <dcgettext@plt>
  4468ec:	bl	446368 <error@@Base>
  4468f0:	mov	w0, #0x0                   	// #0
  4468f4:	ldp	x23, x24, [sp, #48]
  4468f8:	ldp	x25, x26, [sp, #64]
  4468fc:	b	4466c4 <error@@Base+0x35c>
  446900:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446904:	add	x1, x1, #0x8e8
  446908:	b	4468e4 <error@@Base+0x57c>
  44690c:	mov	x0, x26
  446910:	bl	401bc0 <free@plt>
  446914:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446918:	add	x1, x1, #0x928
  44691c:	mov	w2, #0x5                   	// #5
  446920:	mov	x0, #0x0                   	// #0
  446924:	bl	401c70 <dcgettext@plt>
  446928:	bl	446368 <error@@Base>
  44692c:	mov	w0, #0x0                   	// #0
  446930:	ldp	x23, x24, [sp, #48]
  446934:	ldp	x25, x26, [sp, #64]
  446938:	b	4466c4 <error@@Base+0x35c>
  44693c:	nop

0000000000446940 <warn@@Base>:
  446940:	stp	x29, x30, [sp, #-304]!
  446944:	adrp	x8, 4a3000 <warn@@Base+0x5c6c0>
  446948:	mov	x29, sp
  44694c:	stp	x19, x20, [sp, #16]
  446950:	mov	x19, x0
  446954:	adrp	x20, 4a3000 <warn@@Base+0x5c6c0>
  446958:	ldr	x0, [x8, #1040]
  44695c:	str	x21, [sp, #32]
  446960:	str	q0, [sp, #112]
  446964:	str	q1, [sp, #128]
  446968:	str	q2, [sp, #144]
  44696c:	str	q3, [sp, #160]
  446970:	str	q4, [sp, #176]
  446974:	str	q5, [sp, #192]
  446978:	str	q6, [sp, #208]
  44697c:	str	q7, [sp, #224]
  446980:	stp	x1, x2, [sp, #248]
  446984:	stp	x3, x4, [sp, #264]
  446988:	stp	x5, x6, [sp, #280]
  44698c:	str	x7, [sp, #296]
  446990:	bl	401c30 <fflush@plt>
  446994:	add	x5, sp, #0xf0
  446998:	add	x6, sp, #0x130
  44699c:	mov	w3, #0xffffff80            	// #-128
  4469a0:	mov	w4, #0xffffffc8            	// #-56
  4469a4:	ldr	x21, [x20, #1016]
  4469a8:	mov	w2, #0x5                   	// #5
  4469ac:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4469b0:	mov	x0, #0x0                   	// #0
  4469b4:	add	x1, x1, #0xa50
  4469b8:	stp	x6, x6, [sp, #80]
  4469bc:	str	x5, [sp, #96]
  4469c0:	stp	w4, w3, [sp, #104]
  4469c4:	bl	401c70 <dcgettext@plt>
  4469c8:	adrp	x2, 4a1000 <warn@@Base+0x5a6c0>
  4469cc:	mov	x1, x0
  4469d0:	mov	x0, x21
  4469d4:	ldr	x2, [x2, #2216]
  4469d8:	bl	401d20 <fprintf@plt>
  4469dc:	ldp	x6, x7, [sp, #80]
  4469e0:	mov	x1, x19
  4469e4:	ldp	x4, x5, [sp, #96]
  4469e8:	add	x2, sp, #0x30
  4469ec:	ldr	x0, [x20, #1016]
  4469f0:	stp	x6, x7, [sp, #48]
  4469f4:	stp	x4, x5, [sp, #64]
  4469f8:	bl	401cb0 <vfprintf@plt>
  4469fc:	ldp	x19, x20, [sp, #16]
  446a00:	ldr	x21, [sp, #32]
  446a04:	ldp	x29, x30, [sp], #304
  446a08:	ret
  446a0c:	nop
  446a10:	cmp	w2, #0x3
  446a14:	b.eq	446a98 <warn@@Base+0x158>  // b.none
  446a18:	stp	x29, x30, [sp, #-32]!
  446a1c:	mov	x29, sp
  446a20:	str	x19, [sp, #16]
  446a24:	mov	w19, w2
  446a28:	b.gt	446a54 <warn@@Base+0x114>
  446a2c:	cmp	w2, #0x1
  446a30:	b.eq	446a44 <warn@@Base+0x104>  // b.none
  446a34:	cmp	w2, #0x2
  446a38:	b.ne	446ab0 <warn@@Base+0x170>  // b.any
  446a3c:	lsr	x2, x1, #8
  446a40:	strb	w2, [x0, #1]
  446a44:	strb	w1, [x0]
  446a48:	ldr	x19, [sp, #16]
  446a4c:	ldp	x29, x30, [sp], #32
  446a50:	ret
  446a54:	cmp	w2, #0x4
  446a58:	b.eq	446a84 <warn@@Base+0x144>  // b.none
  446a5c:	cmp	w2, #0x8
  446a60:	b.ne	446ab0 <warn@@Base+0x170>  // b.any
  446a64:	lsr	x2, x1, #56
  446a68:	lsr	x3, x1, #48
  446a6c:	lsr	x4, x1, #40
  446a70:	lsr	x5, x1, #32
  446a74:	strb	w5, [x0, #4]
  446a78:	strb	w4, [x0, #5]
  446a7c:	strb	w3, [x0, #6]
  446a80:	strb	w2, [x0, #7]
  446a84:	lsr	x2, x1, #24
  446a88:	strb	w2, [x0, #3]
  446a8c:	lsr	x2, x1, #16
  446a90:	strb	w2, [x0, #2]
  446a94:	b	446a3c <warn@@Base+0xfc>
  446a98:	lsr	x2, x1, #16
  446a9c:	strb	w1, [x0]
  446aa0:	strb	w2, [x0, #2]
  446aa4:	lsr	x2, x1, #8
  446aa8:	strb	w2, [x0, #1]
  446aac:	ret
  446ab0:	mov	w2, #0x5                   	// #5
  446ab4:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446ab8:	mov	x0, #0x0                   	// #0
  446abc:	add	x1, x1, #0x7c0
  446ac0:	bl	401c70 <dcgettext@plt>
  446ac4:	mov	w1, w19
  446ac8:	bl	446368 <error@@Base>
  446acc:	bl	401b40 <abort@plt>
  446ad0:	cmp	w2, #0x3
  446ad4:	b.eq	446b44 <warn@@Base+0x204>  // b.none
  446ad8:	stp	x29, x30, [sp, #-32]!
  446adc:	mov	x29, sp
  446ae0:	str	x19, [sp, #16]
  446ae4:	mov	w19, w2
  446ae8:	b.gt	446b14 <warn@@Base+0x1d4>
  446aec:	cmp	w2, #0x1
  446af0:	b.eq	446b04 <warn@@Base+0x1c4>  // b.none
  446af4:	cmp	w2, #0x2
  446af8:	b.ne	446b5c <warn@@Base+0x21c>  // b.any
  446afc:	strb	w1, [x0, #1]
  446b00:	lsr	x1, x1, #8
  446b04:	strb	w1, [x0]
  446b08:	ldr	x19, [sp, #16]
  446b0c:	ldp	x29, x30, [sp], #32
  446b10:	ret
  446b14:	cmp	w2, #0x4
  446b18:	b.eq	446b30 <warn@@Base+0x1f0>  // b.none
  446b1c:	cmp	w2, #0x8
  446b20:	b.ne	446b5c <warn@@Base+0x21c>  // b.any
  446b24:	rev	w2, w1
  446b28:	lsr	x1, x1, #32
  446b2c:	str	w2, [x0, #4]
  446b30:	strb	w1, [x0, #3]
  446b34:	lsr	x1, x1, #8
  446b38:	strb	w1, [x0, #2]
  446b3c:	lsr	x1, x1, #8
  446b40:	b	446afc <warn@@Base+0x1bc>
  446b44:	strb	w1, [x0, #2]
  446b48:	lsr	x1, x1, #8
  446b4c:	strb	w1, [x0, #1]
  446b50:	lsr	x1, x1, #8
  446b54:	strb	w1, [x0]
  446b58:	ret
  446b5c:	mov	w2, #0x5                   	// #5
  446b60:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446b64:	mov	x0, #0x0                   	// #0
  446b68:	add	x1, x1, #0x7c0
  446b6c:	bl	401c70 <dcgettext@plt>
  446b70:	mov	w1, w19
  446b74:	bl	446368 <error@@Base>
  446b78:	bl	401b40 <abort@plt>
  446b7c:	nop
  446b80:	cmp	w1, #0x5
  446b84:	b.eq	446c34 <warn@@Base+0x2f4>  // b.none
  446b88:	stp	x29, x30, [sp, #-32]!
  446b8c:	mov	x29, sp
  446b90:	str	x19, [sp, #16]
  446b94:	mov	w19, w1
  446b98:	b.gt	446bcc <warn@@Base+0x28c>
  446b9c:	cmp	w1, #0x3
  446ba0:	b.eq	446c64 <warn@@Base+0x324>  // b.none
  446ba4:	cmp	w1, #0x4
  446ba8:	b.eq	446c88 <warn@@Base+0x348>  // b.none
  446bac:	cmp	w1, #0x1
  446bb0:	b.eq	446c98 <warn@@Base+0x358>  // b.none
  446bb4:	cmp	w1, #0x2
  446bb8:	b.ne	446cf4 <warn@@Base+0x3b4>  // b.any
  446bbc:	ldrh	w0, [x0]
  446bc0:	ldr	x19, [sp, #16]
  446bc4:	ldp	x29, x30, [sp], #32
  446bc8:	ret
  446bcc:	cmp	w1, #0x7
  446bd0:	b.eq	446ca8 <warn@@Base+0x368>  // b.none
  446bd4:	cmp	w1, #0x8
  446bd8:	b.ne	446bec <warn@@Base+0x2ac>  // b.any
  446bdc:	ldr	x0, [x0]
  446be0:	ldr	x19, [sp, #16]
  446be4:	ldp	x29, x30, [sp], #32
  446be8:	ret
  446bec:	cmp	w1, #0x6
  446bf0:	b.ne	446cf4 <warn@@Base+0x3b4>  // b.any
  446bf4:	ldrb	w5, [x0, #2]
  446bf8:	ldrb	w4, [x0, #4]
  446bfc:	ldrb	w1, [x0, #1]
  446c00:	ldrb	w3, [x0, #3]
  446c04:	lsl	x5, x5, #16
  446c08:	ldrb	w2, [x0, #5]
  446c0c:	lsl	x4, x4, #32
  446c10:	ldrb	w6, [x0]
  446c14:	orr	x0, x5, x1, lsl #8
  446c18:	orr	x3, x4, x3, lsl #24
  446c1c:	orr	x0, x0, x3
  446c20:	orr	x1, x6, x2, lsl #40
  446c24:	orr	x0, x0, x1
  446c28:	ldr	x19, [sp, #16]
  446c2c:	ldp	x29, x30, [sp], #32
  446c30:	ret
  446c34:	ldrb	w4, [x0, #2]
  446c38:	ldrb	w3, [x0, #4]
  446c3c:	ldrb	w1, [x0, #1]
  446c40:	ldrb	w2, [x0, #3]
  446c44:	lsl	x4, x4, #16
  446c48:	lsl	x3, x3, #32
  446c4c:	ldrb	w5, [x0]
  446c50:	orr	x0, x4, x1, lsl #8
  446c54:	orr	x1, x3, x2, lsl #24
  446c58:	orr	x0, x0, x1
  446c5c:	orr	x0, x0, x5
  446c60:	ret
  446c64:	ldrb	w2, [x0, #2]
  446c68:	ldrb	w1, [x0, #1]
  446c6c:	ldrb	w3, [x0]
  446c70:	lsl	x0, x2, #16
  446c74:	orr	x0, x0, x1, lsl #8
  446c78:	orr	x0, x0, x3
  446c7c:	ldr	x19, [sp, #16]
  446c80:	ldp	x29, x30, [sp], #32
  446c84:	ret
  446c88:	ldr	w0, [x0]
  446c8c:	ldr	x19, [sp, #16]
  446c90:	ldp	x29, x30, [sp], #32
  446c94:	ret
  446c98:	ldrb	w0, [x0]
  446c9c:	ldr	x19, [sp, #16]
  446ca0:	ldp	x29, x30, [sp], #32
  446ca4:	ret
  446ca8:	ldrb	w6, [x0, #2]
  446cac:	ldrb	w5, [x0, #4]
  446cb0:	ldrb	w1, [x0, #1]
  446cb4:	ldrb	w4, [x0, #3]
  446cb8:	lsl	x6, x6, #16
  446cbc:	ldrb	w3, [x0, #6]
  446cc0:	lsl	x5, x5, #32
  446cc4:	ldrb	w2, [x0, #5]
  446cc8:	orr	x1, x6, x1, lsl #8
  446ccc:	orr	x4, x5, x4, lsl #24
  446cd0:	ldrb	w5, [x0]
  446cd4:	lsl	x3, x3, #48
  446cd8:	orr	x0, x1, x4
  446cdc:	orr	x1, x3, x2, lsl #40
  446ce0:	orr	x0, x0, x1
  446ce4:	orr	x0, x0, x5
  446ce8:	ldr	x19, [sp, #16]
  446cec:	ldp	x29, x30, [sp], #32
  446cf0:	ret
  446cf4:	mov	w2, #0x5                   	// #5
  446cf8:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446cfc:	mov	x0, #0x0                   	// #0
  446d00:	add	x1, x1, #0x7c0
  446d04:	bl	401c70 <dcgettext@plt>
  446d08:	mov	w1, w19
  446d0c:	bl	446368 <error@@Base>
  446d10:	bl	401b40 <abort@plt>
  446d14:	nop
  446d18:	stp	x29, x30, [sp, #-32]!
  446d1c:	adrp	x2, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446d20:	mov	x29, sp
  446d24:	ldr	x2, [x2, #672]
  446d28:	str	x19, [sp, #16]
  446d2c:	mov	w19, w1
  446d30:	blr	x2
  446d34:	cmp	w19, #0x3
  446d38:	b.eq	446da8 <warn@@Base+0x468>  // b.none
  446d3c:	b.le	446d70 <warn@@Base+0x430>
  446d40:	cmp	w19, #0x4
  446d44:	b.ne	446d60 <warn@@Base+0x420>  // b.any
  446d48:	eor	x0, x0, #0x80000000
  446d4c:	mov	x1, #0xffffffff80000000    	// #-2147483648
  446d50:	add	x0, x0, x1
  446d54:	ldr	x19, [sp, #16]
  446d58:	ldp	x29, x30, [sp], #32
  446d5c:	ret
  446d60:	sub	w19, w19, #0x5
  446d64:	cmp	w19, #0x3
  446d68:	b.ls	446d54 <warn@@Base+0x414>  // b.plast
  446d6c:	bl	401b40 <abort@plt>
  446d70:	cmp	w19, #0x1
  446d74:	b.ne	446d8c <warn@@Base+0x44c>  // b.any
  446d78:	eor	x0, x0, #0x80
  446d7c:	sub	x0, x0, #0x80
  446d80:	ldr	x19, [sp, #16]
  446d84:	ldp	x29, x30, [sp], #32
  446d88:	ret
  446d8c:	cmp	w19, #0x2
  446d90:	b.ne	446d6c <warn@@Base+0x42c>  // b.any
  446d94:	eor	x0, x0, #0x8000
  446d98:	sub	x0, x0, #0x8, lsl #12
  446d9c:	ldr	x19, [sp, #16]
  446da0:	ldp	x29, x30, [sp], #32
  446da4:	ret
  446da8:	eor	x0, x0, #0x800000
  446dac:	sub	x0, x0, #0x800, lsl #12
  446db0:	ldr	x19, [sp, #16]
  446db4:	ldp	x29, x30, [sp], #32
  446db8:	ret
  446dbc:	nop
  446dc0:	stp	x29, x30, [sp, #-48]!
  446dc4:	adrp	x3, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  446dc8:	mov	x29, sp
  446dcc:	ldr	x4, [x3, #672]
  446dd0:	stp	x19, x20, [sp, #16]
  446dd4:	adrp	x3, 446000 <ferror@plt+0x442c0>
  446dd8:	stp	x21, x22, [sp, #32]
  446ddc:	add	x3, x3, #0x438
  446de0:	mov	x21, x1
  446de4:	mov	x20, x2
  446de8:	cmp	x4, x3
  446dec:	add	x22, x0, #0x4
  446df0:	b.eq	446e28 <warn@@Base+0x4e8>  // b.none
  446df4:	mov	x19, x0
  446df8:	mov	w1, #0x4                   	// #4
  446dfc:	mov	x0, x22
  446e00:	bl	446b80 <warn@@Base+0x240>
  446e04:	str	x0, [x21]
  446e08:	mov	w1, #0x4                   	// #4
  446e0c:	mov	x0, x19
  446e10:	bl	446b80 <warn@@Base+0x240>
  446e14:	str	x0, [x20]
  446e18:	ldp	x19, x20, [sp, #16]
  446e1c:	ldp	x21, x22, [sp, #32]
  446e20:	ldp	x29, x30, [sp], #48
  446e24:	ret
  446e28:	mov	w1, #0x4                   	// #4
  446e2c:	bl	446438 <error@@Base+0xd0>
  446e30:	str	x0, [x21]
  446e34:	mov	w1, #0x4                   	// #4
  446e38:	mov	x0, x22
  446e3c:	bl	446438 <error@@Base+0xd0>
  446e40:	str	x0, [x20]
  446e44:	ldp	x19, x20, [sp, #16]
  446e48:	ldp	x21, x22, [sp, #32]
  446e4c:	ldp	x29, x30, [sp], #48
  446e50:	ret
  446e54:	nop
  446e58:	stp	x29, x30, [sp, #-64]!
  446e5c:	mov	x29, sp
  446e60:	stp	x23, x24, [sp, #48]
  446e64:	mov	x23, x1
  446e68:	stp	x19, x20, [sp, #16]
  446e6c:	mov	x20, x2
  446e70:	stp	x21, x22, [sp, #32]
  446e74:	mov	x22, x0
  446e78:	bl	44a6d8 <warn@@Base+0x3d98>
  446e7c:	ldrb	w1, [x23]
  446e80:	cmp	w1, #0x2f
  446e84:	ccmp	x22, x0, #0x4, ne  // ne = any
  446e88:	b.ne	446ecc <warn@@Base+0x58c>  // b.any
  446e8c:	adds	x0, x20, #0x1
  446e90:	mov	x21, #0x0                   	// #0
  446e94:	b.eq	446eb4 <warn@@Base+0x574>  // b.none
  446e98:	bl	401a30 <malloc@plt>
  446e9c:	mov	x21, x0
  446ea0:	cbz	x0, 446f50 <warn@@Base+0x610>
  446ea4:	mov	x1, x23
  446ea8:	mov	x2, x20
  446eac:	bl	4018d0 <memcpy@plt>
  446eb0:	strb	wzr, [x21, x20]
  446eb4:	mov	x0, x21
  446eb8:	ldp	x19, x20, [sp, #16]
  446ebc:	ldp	x21, x22, [sp, #32]
  446ec0:	ldp	x23, x24, [sp, #48]
  446ec4:	ldp	x29, x30, [sp], #64
  446ec8:	ret
  446ecc:	sub	x19, x0, x22
  446ed0:	cmp	x19, x20
  446ed4:	add	x24, x19, x20
  446ed8:	csel	x1, x19, x20, cs  // cs = hs, nlast
  446edc:	add	x0, x24, #0x1
  446ee0:	cmp	x0, x1
  446ee4:	b.cc	446f2c <warn@@Base+0x5ec>  // b.lo, b.ul, b.last
  446ee8:	bl	401a30 <malloc@plt>
  446eec:	mov	x21, x0
  446ef0:	cbz	x0, 446f50 <warn@@Base+0x610>
  446ef4:	mov	x1, x22
  446ef8:	mov	x2, x19
  446efc:	bl	4018d0 <memcpy@plt>
  446f00:	mov	x2, x20
  446f04:	mov	x1, x23
  446f08:	add	x0, x21, x19
  446f0c:	bl	4018d0 <memcpy@plt>
  446f10:	strb	wzr, [x21, x24]
  446f14:	mov	x0, x21
  446f18:	ldp	x19, x20, [sp, #16]
  446f1c:	ldp	x21, x22, [sp, #32]
  446f20:	ldp	x23, x24, [sp, #48]
  446f24:	ldp	x29, x30, [sp], #64
  446f28:	ret
  446f2c:	mov	w2, #0x5                   	// #5
  446f30:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446f34:	mov	x0, #0x0                   	// #0
  446f38:	add	x1, x1, #0xa70
  446f3c:	bl	401c70 <dcgettext@plt>
  446f40:	mov	x21, #0x0                   	// #0
  446f44:	mov	x1, x20
  446f48:	bl	446368 <error@@Base>
  446f4c:	b	446eb4 <warn@@Base+0x574>
  446f50:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  446f54:	add	x1, x1, #0xa60
  446f58:	mov	w2, #0x5                   	// #5
  446f5c:	bl	401c70 <dcgettext@plt>
  446f60:	bl	446368 <error@@Base>
  446f64:	b	446eb4 <warn@@Base+0x574>
  446f68:	stp	x29, x30, [sp, #-80]!
  446f6c:	mov	x29, sp
  446f70:	stp	x19, x20, [sp, #16]
  446f74:	mov	x19, x0
  446f78:	mov	x20, x2
  446f7c:	mov	x0, x1
  446f80:	stp	x21, x22, [sp, #32]
  446f84:	mov	x22, x1
  446f88:	mov	w21, w3
  446f8c:	stp	x23, x24, [sp, #48]
  446f90:	mov	x24, #0x8                   	// #8
  446f94:	mov	w23, w4
  446f98:	bl	401af0 <strdup@plt>
  446f9c:	stp	x0, x20, [x19]
  446fa0:	mov	x1, x24
  446fa4:	mov	x0, x20
  446fa8:	stp	xzr, xzr, [x19, #16]
  446fac:	mov	w2, #0x0                   	// #0
  446fb0:	stp	xzr, xzr, [x19, #32]
  446fb4:	stp	xzr, xzr, [x19, #48]
  446fb8:	stp	xzr, x24, [x19, #64]
  446fbc:	stp	w21, wzr, [x19, #80]
  446fc0:	bl	401b30 <fseek@plt>
  446fc4:	cbnz	w0, 4470e0 <warn@@Base+0x7a0>
  446fc8:	str	x25, [sp, #64]
  446fcc:	add	x25, x19, #0x58
  446fd0:	mov	w21, w0
  446fd4:	mov	x3, x20
  446fd8:	mov	x0, x25
  446fdc:	mov	x2, #0x3c                  	// #60
  446fe0:	mov	x1, #0x1                   	// #1
  446fe4:	bl	401bb0 <fread@plt>
  446fe8:	cmp	x0, #0x3c
  446fec:	b.eq	447010 <warn@@Base+0x6d0>  // b.none
  446ff0:	cbnz	x0, 447118 <warn@@Base+0x7d8>
  446ff4:	ldr	x25, [sp, #64]
  446ff8:	mov	w0, w21
  446ffc:	ldp	x19, x20, [sp, #16]
  447000:	ldp	x21, x22, [sp, #32]
  447004:	ldp	x23, x24, [sp, #48]
  447008:	ldp	x29, x30, [sp], #80
  44700c:	ret
  447010:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447014:	mov	x0, x25
  447018:	add	x1, x1, #0xad8
  44701c:	mov	x2, #0x10                  	// #16
  447020:	bl	401a50 <strncmp@plt>
  447024:	cbz	w0, 447154 <warn@@Base+0x814>
  447028:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  44702c:	mov	x0, x25
  447030:	add	x1, x1, #0xaf0
  447034:	mov	x2, #0x10                  	// #16
  447038:	bl	401a50 <strncmp@plt>
  44703c:	cbz	w0, 4471a0 <warn@@Base+0x860>
  447040:	cbnz	w23, 4471c0 <warn@@Base+0x880>
  447044:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447048:	mov	x0, x25
  44704c:	add	x1, x1, #0xb28
  447050:	mov	x2, #0x10                  	// #16
  447054:	bl	401a50 <strncmp@plt>
  447058:	cbnz	w0, 446ff4 <warn@@Base+0x6b4>
  44705c:	ldrb	w23, [x19, #146]
  447060:	add	x0, x19, #0x88
  447064:	strb	wzr, [x19, #146]
  447068:	mov	w2, #0xa                   	// #10
  44706c:	mov	x1, #0x0                   	// #0
  447070:	bl	4018f0 <strtoul@plt>
  447074:	str	x0, [x19, #56]
  447078:	strb	w23, [x19, #146]
  44707c:	mov	x21, x0
  447080:	cmp	x0, #0x7
  447084:	b.ls	447174 <warn@@Base+0x834>  // b.plast
  447088:	tbnz	x0, #63, 4471e0 <warn@@Base+0x8a0>
  44708c:	ldr	x1, [x19, #72]
  447090:	add	x0, x0, #0x1
  447094:	add	x1, x1, #0x3c
  447098:	add	x1, x1, x21
  44709c:	str	x1, [x19, #72]
  4470a0:	bl	401a30 <malloc@plt>
  4470a4:	str	x0, [x19, #48]
  4470a8:	cbz	x0, 447234 <warn@@Base+0x8f4>
  4470ac:	mov	x1, x21
  4470b0:	mov	x3, x20
  4470b4:	mov	x2, #0x1                   	// #1
  4470b8:	bl	401bb0 <fread@plt>
  4470bc:	cmp	x0, #0x1
  4470c0:	b.ne	4471f0 <warn@@Base+0x8b0>  // b.any
  4470c4:	ldr	x0, [x19, #56]
  4470c8:	tbnz	w0, #0, 447224 <warn@@Base+0x8e4>
  4470cc:	ldr	x1, [x19, #48]
  4470d0:	mov	w21, #0x0                   	// #0
  4470d4:	strb	wzr, [x1, x0]
  4470d8:	ldr	x25, [sp, #64]
  4470dc:	b	446ff8 <warn@@Base+0x6b8>
  4470e0:	mov	w2, #0x5                   	// #5
  4470e4:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4470e8:	mov	x0, #0x0                   	// #0
  4470ec:	add	x1, x1, #0xaa8
  4470f0:	bl	401c70 <dcgettext@plt>
  4470f4:	mov	w21, #0x1                   	// #1
  4470f8:	mov	x1, x22
  4470fc:	bl	446368 <error@@Base>
  447100:	mov	w0, w21
  447104:	ldp	x19, x20, [sp, #16]
  447108:	ldp	x21, x22, [sp, #32]
  44710c:	ldp	x23, x24, [sp, #48]
  447110:	ldp	x29, x30, [sp], #80
  447114:	ret
  447118:	mov	w2, #0x5                   	// #5
  44711c:	adrp	x1, 458000 <warn@@Base+0x116c0>
  447120:	mov	x0, #0x0                   	// #0
  447124:	add	x1, x1, #0xca0
  447128:	bl	401c70 <dcgettext@plt>
  44712c:	mov	w21, #0x1                   	// #1
  447130:	mov	x1, x22
  447134:	bl	446368 <error@@Base>
  447138:	mov	w0, w21
  44713c:	ldp	x19, x20, [sp, #16]
  447140:	ldp	x21, x22, [sp, #32]
  447144:	ldp	x23, x24, [sp, #48]
  447148:	ldr	x25, [sp, #64]
  44714c:	ldp	x29, x30, [sp], #80
  447150:	ret
  447154:	mov	w2, w23
  447158:	mov	x0, x19
  44715c:	mov	w1, #0x4                   	// #4
  447160:	bl	4465e0 <error@@Base+0x278>
  447164:	cbnz	w0, 447044 <warn@@Base+0x704>
  447168:	mov	w21, #0x1                   	// #1
  44716c:	ldr	x25, [sp, #64]
  447170:	b	446ff8 <warn@@Base+0x6b8>
  447174:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447178:	add	x1, x1, #0xb40
  44717c:	mov	w2, #0x5                   	// #5
  447180:	mov	x0, #0x0                   	// #0
  447184:	bl	401c70 <dcgettext@plt>
  447188:	ldr	x2, [x19, #56]
  44718c:	mov	x1, x22
  447190:	mov	w21, #0x1                   	// #1
  447194:	bl	446368 <error@@Base>
  447198:	ldr	x25, [sp, #64]
  44719c:	b	446ff8 <warn@@Base+0x6b8>
  4471a0:	mov	w0, #0x1                   	// #1
  4471a4:	str	w0, [x19, #84]
  4471a8:	mov	w2, w23
  4471ac:	mov	w1, w24
  4471b0:	mov	x0, x19
  4471b4:	bl	4465e0 <error@@Base+0x278>
  4471b8:	cbnz	w0, 447044 <warn@@Base+0x704>
  4471bc:	b	447168 <warn@@Base+0x828>
  4471c0:	mov	w2, #0x5                   	// #5
  4471c4:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4471c8:	mov	x0, #0x0                   	// #0
  4471cc:	add	x1, x1, #0xb08
  4471d0:	bl	401c70 <dcgettext@plt>
  4471d4:	mov	x1, x22
  4471d8:	bl	401cc0 <printf@plt>
  4471dc:	b	447044 <warn@@Base+0x704>
  4471e0:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4471e4:	mov	w2, #0x5                   	// #5
  4471e8:	add	x1, x1, #0xb70
  4471ec:	b	447180 <warn@@Base+0x840>
  4471f0:	ldr	x0, [x19, #48]
  4471f4:	mov	w21, #0x1                   	// #1
  4471f8:	bl	401bc0 <free@plt>
  4471fc:	str	xzr, [x19, #48]
  447200:	mov	w2, #0x5                   	// #5
  447204:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447208:	mov	x0, #0x0                   	// #0
  44720c:	add	x1, x1, #0xbd8
  447210:	bl	401c70 <dcgettext@plt>
  447214:	mov	x1, x22
  447218:	bl	446368 <error@@Base>
  44721c:	ldr	x25, [sp, #64]
  447220:	b	446ff8 <warn@@Base+0x6b8>
  447224:	mov	x0, x20
  447228:	bl	401ae0 <getc@plt>
  44722c:	ldr	x0, [x19, #56]
  447230:	b	4470cc <warn@@Base+0x78c>
  447234:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447238:	add	x1, x1, #0xba0
  44723c:	mov	w2, #0x5                   	// #5
  447240:	mov	w21, #0x1                   	// #1
  447244:	bl	401c70 <dcgettext@plt>
  447248:	bl	446368 <error@@Base>
  44724c:	ldr	x25, [sp, #64]
  447250:	b	446ff8 <warn@@Base+0x6b8>
  447254:	nop
  447258:	stp	x29, x30, [sp, #-32]!
  44725c:	mov	x29, sp
  447260:	str	x19, [sp, #16]
  447264:	mov	x19, x0
  447268:	ldr	x0, [x0]
  44726c:	cbz	x0, 447274 <warn@@Base+0x934>
  447270:	bl	401bc0 <free@plt>
  447274:	ldr	x0, [x19, #24]
  447278:	cbz	x0, 447280 <warn@@Base+0x940>
  44727c:	bl	401bc0 <free@plt>
  447280:	ldr	x0, [x19, #32]
  447284:	cbz	x0, 44728c <warn@@Base+0x94c>
  447288:	bl	401bc0 <free@plt>
  44728c:	ldr	x0, [x19, #48]
  447290:	cbz	x0, 4472a0 <warn@@Base+0x960>
  447294:	ldr	x19, [sp, #16]
  447298:	ldp	x29, x30, [sp], #32
  44729c:	b	401bc0 <free@plt>
  4472a0:	ldr	x19, [sp, #16]
  4472a4:	ldp	x29, x30, [sp], #32
  4472a8:	ret
  4472ac:	nop
  4472b0:	stp	x29, x30, [sp, #-32]!
  4472b4:	mov	x29, sp
  4472b8:	stp	x19, x20, [sp, #16]
  4472bc:	mov	x19, x0
  4472c0:	mov	x20, x1
  4472c4:	ldr	x0, [x0]
  4472c8:	cbz	x0, 4472d4 <warn@@Base+0x994>
  4472cc:	bl	401ba0 <strcmp@plt>
  4472d0:	cbz	w0, 447320 <warn@@Base+0x9e0>
  4472d4:	ldr	x0, [x19, #8]
  4472d8:	cbz	x0, 4472e0 <warn@@Base+0x9a0>
  4472dc:	bl	401a10 <fclose@plt>
  4472e0:	mov	x0, x19
  4472e4:	bl	447258 <warn@@Base+0x918>
  4472e8:	mov	x0, x20
  4472ec:	adrp	x1, 44f000 <warn@@Base+0x86c0>
  4472f0:	add	x1, x1, #0x3e0
  4472f4:	bl	401a20 <fopen@plt>
  4472f8:	mov	x2, x0
  4472fc:	cbz	x0, 44731c <warn@@Base+0x9dc>
  447300:	mov	x1, x20
  447304:	mov	x0, x19
  447308:	ldp	x19, x20, [sp, #16]
  44730c:	mov	w4, #0x0                   	// #0
  447310:	ldp	x29, x30, [sp], #32
  447314:	mov	w3, #0x0                   	// #0
  447318:	b	446f68 <warn@@Base+0x628>
  44731c:	mov	w0, #0x1                   	// #1
  447320:	ldp	x19, x20, [sp, #16]
  447324:	ldp	x29, x30, [sp], #32
  447328:	ret
  44732c:	nop
  447330:	stp	x29, x30, [sp, #-32]!
  447334:	mov	x29, sp
  447338:	stp	x19, x20, [sp, #16]
  44733c:	mov	x19, x0
  447340:	mov	x20, x2
  447344:	ldr	x0, [x0, #8]
  447348:	mov	w2, #0x0                   	// #0
  44734c:	bl	401b30 <fseek@plt>
  447350:	cbnz	w0, 447390 <warn@@Base+0xa50>
  447354:	ldr	x3, [x19, #8]
  447358:	add	x0, x19, #0x58
  44735c:	mov	x2, #0x3c                  	// #60
  447360:	mov	x1, #0x1                   	// #1
  447364:	bl	401bb0 <fread@plt>
  447368:	cmp	x0, #0x3c
  44736c:	b.ne	4473bc <warn@@Base+0xa7c>  // b.any
  447370:	ldrh	w0, [x19, #146]
  447374:	cmp	w0, #0xa60
  447378:	b.ne	4473e8 <warn@@Base+0xaa8>  // b.any
  44737c:	mov	x1, x20
  447380:	mov	x0, x19
  447384:	ldp	x19, x20, [sp, #16]
  447388:	ldp	x29, x30, [sp], #32
  44738c:	b	447418 <warn@@Base+0xad8>
  447390:	mov	w2, #0x5                   	// #5
  447394:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447398:	mov	x0, #0x0                   	// #0
  44739c:	add	x1, x1, #0xc10
  4473a0:	bl	401c70 <dcgettext@plt>
  4473a4:	ldr	x1, [x19]
  4473a8:	bl	446368 <error@@Base>
  4473ac:	mov	x0, #0x0                   	// #0
  4473b0:	ldp	x19, x20, [sp, #16]
  4473b4:	ldp	x29, x30, [sp], #32
  4473b8:	ret
  4473bc:	mov	w2, #0x5                   	// #5
  4473c0:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4473c4:	mov	x0, #0x0                   	// #0
  4473c8:	add	x1, x1, #0xca0
  4473cc:	bl	401c70 <dcgettext@plt>
  4473d0:	ldr	x1, [x19]
  4473d4:	bl	446368 <error@@Base>
  4473d8:	mov	x0, #0x0                   	// #0
  4473dc:	ldp	x19, x20, [sp, #16]
  4473e0:	ldp	x29, x30, [sp], #32
  4473e4:	ret
  4473e8:	mov	w2, #0x5                   	// #5
  4473ec:	adrp	x1, 458000 <warn@@Base+0x116c0>
  4473f0:	mov	x0, #0x0                   	// #0
  4473f4:	add	x1, x1, #0xcc8
  4473f8:	bl	401c70 <dcgettext@plt>
  4473fc:	ldr	x1, [x19]
  447400:	bl	446368 <error@@Base>
  447404:	mov	x0, #0x0                   	// #0
  447408:	ldp	x19, x20, [sp, #16]
  44740c:	ldp	x29, x30, [sp], #32
  447410:	ret
  447414:	nop
  447418:	stp	x29, x30, [sp, #-64]!
  44741c:	add	x3, x0, #0x58
  447420:	mov	x2, #0x0                   	// #0
  447424:	mov	x29, sp
  447428:	stp	x19, x20, [sp, #16]
  44742c:	mov	x20, x0
  447430:	ldrb	w0, [x0, #88]
  447434:	cmp	w0, #0x2f
  447438:	b.ne	44744c <warn@@Base+0xb0c>  // b.any
  44743c:	b	447480 <warn@@Base+0xb40>
  447440:	ldrb	w1, [x3, x2]
  447444:	cmp	w1, #0x2f
  447448:	b.eq	4474c0 <warn@@Base+0xb80>  // b.none
  44744c:	add	x2, x2, #0x1
  447450:	cmp	x2, #0x10
  447454:	b.ne	447440 <warn@@Base+0xb00>  // b.any
  447458:	mov	x0, #0x11                  	// #17
  44745c:	bl	44a820 <warn@@Base+0x3ee0>
  447460:	mov	x19, x0
  447464:	ldp	x0, x1, [x20, #88]
  447468:	stp	x0, x1, [x19]
  44746c:	strb	wzr, [x19, #16]
  447470:	mov	x0, x19
  447474:	ldp	x19, x20, [sp, #16]
  447478:	ldp	x29, x30, [sp], #64
  44747c:	ret
  447480:	ldr	x0, [x20, #48]
  447484:	mov	x19, x1
  447488:	cbz	x0, 447494 <warn@@Base+0xb54>
  44748c:	ldr	x0, [x20, #56]
  447490:	cbnz	x0, 4474dc <warn@@Base+0xb9c>
  447494:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447498:	add	x1, x1, #0xc38
  44749c:	mov	w2, #0x5                   	// #5
  4474a0:	mov	x19, #0x0                   	// #0
  4474a4:	mov	x0, #0x0                   	// #0
  4474a8:	bl	401c70 <dcgettext@plt>
  4474ac:	bl	446368 <error@@Base>
  4474b0:	mov	x0, x19
  4474b4:	ldp	x19, x20, [sp, #16]
  4474b8:	ldp	x29, x30, [sp], #64
  4474bc:	ret
  4474c0:	add	x2, x20, x2
  4474c4:	mov	x19, x3
  4474c8:	mov	x0, x19
  4474cc:	strb	wzr, [x2, #88]
  4474d0:	ldp	x19, x20, [sp, #16]
  4474d4:	ldp	x29, x30, [sp], #64
  4474d8:	ret
  4474dc:	stp	x21, x22, [sp, #32]
  4474e0:	add	x1, sp, #0x38
  4474e4:	add	x0, x20, #0x59
  4474e8:	ldrb	w22, [x20, #146]
  4474ec:	mov	w2, #0xa                   	// #10
  4474f0:	str	xzr, [x20, #64]
  4474f4:	strb	wzr, [x20, #146]
  4474f8:	bl	4018f0 <strtoul@plt>
  4474fc:	mov	x21, x0
  447500:	ldr	w1, [x20, #80]
  447504:	cbz	w1, 44751c <warn@@Base+0xbdc>
  447508:	ldr	x0, [sp, #56]
  44750c:	cbz	x0, 44751c <warn@@Base+0xbdc>
  447510:	ldrb	w1, [x0]
  447514:	cmp	w1, #0x3a
  447518:	b.eq	447634 <warn@@Base+0xcf4>  // b.none
  44751c:	ldr	x4, [x20, #56]
  447520:	strb	w22, [x20, #146]
  447524:	cmp	x21, x4
  447528:	b.hi	447654 <warn@@Base+0xd14>  // b.pmore
  44752c:	mov	x2, x21
  447530:	ldr	x1, [x20, #48]
  447534:	b.cc	447548 <warn@@Base+0xc08>  // b.lo, b.ul, b.last
  447538:	b	447558 <warn@@Base+0xc18>
  44753c:	add	x2, x2, #0x1
  447540:	cmp	x4, x2
  447544:	b.eq	44764c <warn@@Base+0xd0c>  // b.none
  447548:	ldrb	w3, [x1, x2]
  44754c:	cmp	w3, #0x0
  447550:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  447554:	b.ne	44753c <warn@@Base+0xbfc>  // b.any
  447558:	cbz	x2, 447578 <warn@@Base+0xc38>
  44755c:	sub	x0, x2, #0x1
  447560:	ldrb	w3, [x1, x0]
  447564:	cmp	w3, #0x2f
  447568:	b.eq	447600 <warn@@Base+0xcc0>  // b.none
  44756c:	cmp	x2, x4
  447570:	csel	x2, x2, x4, ls  // ls = plast
  447574:	add	x1, x1, x2
  447578:	strb	wzr, [x1]
  44757c:	ldr	w0, [x20, #80]
  447580:	cbz	w0, 4475f0 <warn@@Base+0xcb0>
  447584:	ldr	x0, [x20, #64]
  447588:	cbz	x0, 4475f0 <warn@@Base+0xcb0>
  44758c:	cmp	x21, x2
  447590:	b.cs	447610 <warn@@Base+0xcd0>  // b.hs, b.nlast
  447594:	ldr	x0, [x20]
  447598:	sub	x2, x2, x21
  44759c:	ldr	x1, [x20, #48]
  4475a0:	add	x1, x1, x21
  4475a4:	bl	446e58 <warn@@Base+0x518>
  4475a8:	mov	x22, x0
  4475ac:	cbz	x0, 4475e8 <warn@@Base+0xca8>
  4475b0:	mov	x1, x0
  4475b4:	mov	x0, x19
  4475b8:	bl	4472b0 <warn@@Base+0x970>
  4475bc:	cbnz	w0, 4475e8 <warn@@Base+0xca8>
  4475c0:	ldr	x1, [x20, #64]
  4475c4:	mov	x0, x19
  4475c8:	mov	x2, #0x0                   	// #0
  4475cc:	bl	447330 <warn@@Base+0x9f0>
  4475d0:	mov	x19, x0
  4475d4:	cbz	x0, 4475e8 <warn@@Base+0xca8>
  4475d8:	mov	x0, x22
  4475dc:	bl	401bc0 <free@plt>
  4475e0:	ldp	x21, x22, [sp, #32]
  4475e4:	b	447470 <warn@@Base+0xb30>
  4475e8:	mov	x0, x22
  4475ec:	bl	401bc0 <free@plt>
  4475f0:	ldr	x3, [x20, #48]
  4475f4:	add	x19, x3, x21
  4475f8:	ldp	x21, x22, [sp, #32]
  4475fc:	b	447470 <warn@@Base+0xb30>
  447600:	cmp	x4, x0
  447604:	csel	x2, x4, x0, ls  // ls = plast
  447608:	add	x1, x1, x2
  44760c:	b	447578 <warn@@Base+0xc38>
  447610:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447614:	add	x1, x1, #0xcb8
  447618:	mov	w2, #0x5                   	// #5
  44761c:	mov	x0, #0x0                   	// #0
  447620:	mov	x19, #0x0                   	// #0
  447624:	bl	401c70 <dcgettext@plt>
  447628:	bl	446368 <error@@Base>
  44762c:	ldp	x21, x22, [sp, #32]
  447630:	b	447470 <warn@@Base+0xb30>
  447634:	add	x0, x0, #0x1
  447638:	mov	w2, #0xa                   	// #10
  44763c:	mov	x1, #0x0                   	// #0
  447640:	bl	4018f0 <strtoul@plt>
  447644:	str	x0, [x20, #64]
  447648:	b	44751c <warn@@Base+0xbdc>
  44764c:	mov	x2, x4
  447650:	b	447558 <warn@@Base+0xc18>
  447654:	mov	w2, #0x5                   	// #5
  447658:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  44765c:	mov	x0, #0x0                   	// #0
  447660:	add	x1, x1, #0xc78
  447664:	bl	401c70 <dcgettext@plt>
  447668:	mov	x19, #0x0                   	// #0
  44766c:	mov	x1, x21
  447670:	bl	446368 <error@@Base>
  447674:	ldp	x21, x22, [sp, #32]
  447678:	b	447470 <warn@@Base+0xb30>
  44767c:	nop
  447680:	stp	x29, x30, [sp, #-64]!
  447684:	mov	x29, sp
  447688:	stp	x19, x20, [sp, #16]
  44768c:	mov	x20, x0
  447690:	mov	x0, #0x0                   	// #0
  447694:	stp	x21, x22, [sp, #32]
  447698:	mov	x21, x2
  44769c:	mov	w2, #0x5                   	// #5
  4476a0:	stp	x23, x24, [sp, #48]
  4476a4:	mov	x23, x1
  4476a8:	adrp	x1, 44d000 <warn@@Base+0x66c0>
  4476ac:	add	x1, x1, #0xc38
  4476b0:	bl	401c70 <dcgettext@plt>
  4476b4:	ldr	x24, [x20]
  4476b8:	mov	x22, x0
  4476bc:	mov	x0, x24
  4476c0:	bl	401900 <strlen@plt>
  4476c4:	mov	x19, x0
  4476c8:	mov	x0, x21
  4476cc:	bl	401900 <strlen@plt>
  4476d0:	add	x5, x19, x0
  4476d4:	ldr	w2, [x20, #80]
  4476d8:	add	x19, x5, #0x3
  4476dc:	cbz	w2, 447728 <warn@@Base+0xde8>
  4476e0:	ldr	x0, [x20, #64]
  4476e4:	cbnz	x0, 447768 <warn@@Base+0xe28>
  4476e8:	mov	x0, x19
  4476ec:	bl	401a30 <malloc@plt>
  4476f0:	mov	x20, x0
  4476f4:	cbz	x0, 4477ec <warn@@Base+0xeac>
  4476f8:	mov	x4, x21
  4476fc:	mov	x3, x24
  447700:	mov	x1, x19
  447704:	adrp	x2, 486000 <warn@@Base+0x3f6c0>
  447708:	add	x2, x2, #0xcf8
  44770c:	bl	4019e0 <snprintf@plt>
  447710:	mov	x0, x20
  447714:	ldp	x19, x20, [sp, #16]
  447718:	ldp	x21, x22, [sp, #32]
  44771c:	ldp	x23, x24, [sp, #48]
  447720:	ldp	x29, x30, [sp], #64
  447724:	ret
  447728:	mov	x0, x19
  44772c:	bl	401a30 <malloc@plt>
  447730:	mov	x20, x0
  447734:	cbz	x0, 4477ec <warn@@Base+0xeac>
  447738:	adrp	x2, 486000 <warn@@Base+0x3f6c0>
  44773c:	mov	x4, x21
  447740:	mov	x3, x24
  447744:	mov	x1, x19
  447748:	add	x2, x2, #0xcf0
  44774c:	bl	4019e0 <snprintf@plt>
  447750:	mov	x0, x20
  447754:	ldp	x19, x20, [sp, #16]
  447758:	ldp	x21, x22, [sp, #32]
  44775c:	ldp	x23, x24, [sp, #48]
  447760:	ldp	x29, x30, [sp], #64
  447764:	ret
  447768:	ldr	x23, [x23]
  44776c:	add	x19, x5, #0x5
  447770:	cbz	x23, 4477c4 <warn@@Base+0xe84>
  447774:	mov	x0, x23
  447778:	bl	401900 <strlen@plt>
  44777c:	add	x19, x0, x19
  447780:	mov	x0, x19
  447784:	bl	401a30 <malloc@plt>
  447788:	mov	x20, x0
  44778c:	cbz	x0, 4477ec <warn@@Base+0xeac>
  447790:	mov	x5, x21
  447794:	mov	x4, x23
  447798:	mov	x3, x24
  44779c:	mov	x1, x19
  4477a0:	adrp	x2, 486000 <warn@@Base+0x3f6c0>
  4477a4:	add	x2, x2, #0xce0
  4477a8:	bl	4019e0 <snprintf@plt>
  4477ac:	mov	x0, x20
  4477b0:	ldp	x19, x20, [sp, #16]
  4477b4:	ldp	x21, x22, [sp, #32]
  4477b8:	ldp	x23, x24, [sp, #48]
  4477bc:	ldp	x29, x30, [sp], #64
  4477c0:	ret
  4477c4:	mov	x0, x22
  4477c8:	bl	401900 <strlen@plt>
  4477cc:	add	x19, x19, x0
  4477d0:	mov	x0, x19
  4477d4:	bl	401a30 <malloc@plt>
  4477d8:	mov	x20, x0
  4477dc:	cbz	x0, 4477ec <warn@@Base+0xeac>
  4477e0:	mov	x5, x21
  4477e4:	mov	x4, x22
  4477e8:	b	447798 <warn@@Base+0xe58>
  4477ec:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  4477f0:	add	x1, x1, #0xa60
  4477f4:	mov	w2, #0x5                   	// #5
  4477f8:	mov	x20, #0x0                   	// #0
  4477fc:	mov	x0, #0x0                   	// #0
  447800:	bl	401c70 <dcgettext@plt>
  447804:	bl	446368 <error@@Base>
  447808:	b	447750 <warn@@Base+0xe10>
  44780c:	nop
  447810:	stp	x29, x30, [sp, #-48]!
  447814:	mov	x29, sp
  447818:	str	x21, [sp, #32]
  44781c:	cbz	x0, 4478b8 <warn@@Base+0xf78>
  447820:	stp	x19, x20, [sp, #16]
  447824:	mov	x20, x0
  447828:	ldr	x0, [x0]
  44782c:	cbz	x0, 447898 <warn@@Base+0xf58>
  447830:	sub	x3, x20, #0x8
  447834:	mov	x1, #0x1                   	// #1
  447838:	mov	w0, w1
  44783c:	add	x1, x1, #0x1
  447840:	ldr	x2, [x3, x1, lsl #3]
  447844:	cbnz	x2, 447838 <warn@@Base+0xef8>
  447848:	add	w0, w0, #0x1
  44784c:	sbfiz	x0, x0, #3, #32
  447850:	bl	44a820 <warn@@Base+0x3ee0>
  447854:	mov	x21, x0
  447858:	ldr	x0, [x20]
  44785c:	cbz	x0, 4478b0 <warn@@Base+0xf70>
  447860:	mov	x19, #0x0                   	// #0
  447864:	nop
  447868:	bl	44a8f0 <warn@@Base+0x3fb0>
  44786c:	str	x0, [x21, x19]
  447870:	add	x19, x19, #0x8
  447874:	ldr	x0, [x20, x19]
  447878:	cbnz	x0, 447868 <warn@@Base+0xf28>
  44787c:	add	x19, x21, x19
  447880:	str	xzr, [x19]
  447884:	ldp	x19, x20, [sp, #16]
  447888:	mov	x0, x21
  44788c:	ldr	x21, [sp, #32]
  447890:	ldp	x29, x30, [sp], #48
  447894:	ret
  447898:	mov	x0, #0x8                   	// #8
  44789c:	bl	44a820 <warn@@Base+0x3ee0>
  4478a0:	mov	x21, x0
  4478a4:	ldr	x0, [x20]
  4478a8:	cbnz	x0, 447860 <warn@@Base+0xf20>
  4478ac:	nop
  4478b0:	mov	x19, x21
  4478b4:	b	447880 <warn@@Base+0xf40>
  4478b8:	mov	x21, #0x0                   	// #0
  4478bc:	b	447888 <warn@@Base+0xf48>
  4478c0:	cbz	x0, 4478fc <warn@@Base+0xfbc>
  4478c4:	stp	x29, x30, [sp, #-32]!
  4478c8:	mov	x29, sp
  4478cc:	stp	x19, x20, [sp, #16]
  4478d0:	mov	x20, x0
  4478d4:	ldr	x0, [x0]
  4478d8:	cbz	x0, 4478ec <warn@@Base+0xfac>
  4478dc:	mov	x19, x20
  4478e0:	bl	401bc0 <free@plt>
  4478e4:	ldr	x0, [x19, #8]!
  4478e8:	cbnz	x0, 4478e0 <warn@@Base+0xfa0>
  4478ec:	mov	x0, x20
  4478f0:	ldp	x19, x20, [sp, #16]
  4478f4:	ldp	x29, x30, [sp], #32
  4478f8:	b	401bc0 <free@plt>
  4478fc:	ret
  447900:	stp	x29, x30, [sp, #-112]!
  447904:	mov	x29, sp
  447908:	stp	x27, x28, [sp, #80]
  44790c:	mov	x27, #0x0                   	// #0
  447910:	cbz	x0, 447a3c <warn@@Base+0x10fc>
  447914:	stp	x19, x20, [sp, #16]
  447918:	mov	x19, x0
  44791c:	mov	x27, #0x0                   	// #0
  447920:	stp	x21, x22, [sp, #32]
  447924:	mov	w20, #0x0                   	// #0
  447928:	adrp	x21, 4a0000 <warn@@Base+0x596c0>
  44792c:	stp	x23, x24, [sp, #48]
  447930:	mov	w24, #0x0                   	// #0
  447934:	mov	w23, #0x0                   	// #0
  447938:	stp	x25, x26, [sp, #64]
  44793c:	bl	401900 <strlen@plt>
  447940:	add	x0, x0, #0x1
  447944:	bl	44a820 <warn@@Base+0x3ee0>
  447948:	mov	x22, x0
  44794c:	mov	x25, #0x0                   	// #0
  447950:	mov	w26, #0x0                   	// #0
  447954:	nop
  447958:	ldr	x2, [x21, #4032]
  44795c:	ldrb	w0, [x19]
  447960:	ldrh	w0, [x2, x0, lsl #1]
  447964:	tbz	w0, #6, 447974 <warn@@Base+0x1034>
  447968:	ldrb	w1, [x19, #1]!
  44796c:	ldrh	w1, [x2, x1, lsl #1]
  447970:	tbnz	w1, #6, 447968 <warn@@Base+0x1028>
  447974:	lsl	x2, x25, #3
  447978:	cbz	w26, 44798c <warn@@Base+0x104c>
  44797c:	sub	w0, w26, #0x1
  447980:	add	x28, x27, x2
  447984:	cmp	w0, w25
  447988:	b.gt	4479b4 <warn@@Base+0x1074>
  44798c:	str	x2, [sp, #104]
  447990:	cbz	x27, 447ac4 <warn@@Base+0x1184>
  447994:	lsl	w26, w26, #1
  447998:	mov	x0, x27
  44799c:	sbfiz	x1, x26, #3, #32
  4479a0:	bl	44a8a8 <warn@@Base+0x3f68>
  4479a4:	ldr	x2, [sp, #104]
  4479a8:	mov	x27, x0
  4479ac:	add	x28, x27, x2
  4479b0:	str	xzr, [x27, x2]
  4479b4:	ldrb	w1, [x19]
  4479b8:	cbz	w1, 447ae8 <warn@@Base+0x11a8>
  4479bc:	ldr	x4, [x21, #4032]
  4479c0:	mov	x2, x22
  4479c4:	nop
  4479c8:	ldrh	w3, [x4, w1, sxtw #1]
  4479cc:	tbz	w3, #6, 4479dc <warn@@Base+0x109c>
  4479d0:	orr	w3, w24, w23
  4479d4:	orr	w3, w3, w20
  4479d8:	cbz	w3, 447a4c <warn@@Base+0x110c>
  4479dc:	cbz	w20, 447a5c <warn@@Base+0x111c>
  4479e0:	mov	w20, #0x0                   	// #0
  4479e4:	strb	w1, [x2], #1
  4479e8:	ldrb	w1, [x19, #1]!
  4479ec:	cbnz	w1, 4479c8 <warn@@Base+0x1088>
  4479f0:	strb	wzr, [x2]
  4479f4:	mov	x0, x22
  4479f8:	bl	44a8f0 <warn@@Base+0x3fb0>
  4479fc:	stp	x0, xzr, [x28]
  447a00:	ldr	x3, [x21, #4032]
  447a04:	ldrb	w1, [x19]
  447a08:	ldrh	w0, [x3, w1, sxtw #1]
  447a0c:	tbz	w0, #6, 447a1c <warn@@Base+0x10dc>
  447a10:	ldrb	w1, [x19, #1]!
  447a14:	ldrh	w2, [x3, w1, sxtw #1]
  447a18:	tbnz	w2, #6, 447a10 <warn@@Base+0x10d0>
  447a1c:	add	x25, x25, #0x1
  447a20:	cbnz	w1, 447958 <warn@@Base+0x1018>
  447a24:	mov	x0, x22
  447a28:	bl	401bc0 <free@plt>
  447a2c:	ldp	x19, x20, [sp, #16]
  447a30:	ldp	x21, x22, [sp, #32]
  447a34:	ldp	x23, x24, [sp, #48]
  447a38:	ldp	x25, x26, [sp, #64]
  447a3c:	mov	x0, x27
  447a40:	ldp	x27, x28, [sp, #80]
  447a44:	ldp	x29, x30, [sp], #112
  447a48:	ret
  447a4c:	mov	w24, #0x0                   	// #0
  447a50:	mov	w23, #0x0                   	// #0
  447a54:	mov	w20, #0x0                   	// #0
  447a58:	b	4479f0 <warn@@Base+0x10b0>
  447a5c:	cmp	w1, #0x5c
  447a60:	b.eq	447a80 <warn@@Base+0x1140>  // b.none
  447a64:	cbz	w23, 447a88 <warn@@Base+0x1148>
  447a68:	cmp	w1, #0x27
  447a6c:	b.eq	447a78 <warn@@Base+0x1138>  // b.none
  447a70:	strb	w1, [x2], #1
  447a74:	b	4479e8 <warn@@Base+0x10a8>
  447a78:	mov	w23, #0x0                   	// #0
  447a7c:	b	4479e8 <warn@@Base+0x10a8>
  447a80:	mov	w20, #0x1                   	// #1
  447a84:	b	4479e8 <warn@@Base+0x10a8>
  447a88:	cbz	w24, 447aa0 <warn@@Base+0x1160>
  447a8c:	mov	w20, w23
  447a90:	cmp	w1, #0x22
  447a94:	b.ne	447a70 <warn@@Base+0x1130>  // b.any
  447a98:	mov	w24, #0x0                   	// #0
  447a9c:	b	4479e8 <warn@@Base+0x10a8>
  447aa0:	mov	w20, w24
  447aa4:	cmp	w1, #0x27
  447aa8:	mov	w23, #0x1                   	// #1
  447aac:	b.eq	4479e8 <warn@@Base+0x10a8>  // b.none
  447ab0:	cmp	w1, #0x22
  447ab4:	b.eq	447adc <warn@@Base+0x119c>  // b.none
  447ab8:	mov	w23, w24
  447abc:	strb	w1, [x2], #1
  447ac0:	b	4479e8 <warn@@Base+0x10a8>
  447ac4:	mov	x0, #0x40                  	// #64
  447ac8:	bl	44a820 <warn@@Base+0x3ee0>
  447acc:	mov	w26, #0x8                   	// #8
  447ad0:	mov	x27, x0
  447ad4:	ldr	x2, [sp, #104]
  447ad8:	b	4479ac <warn@@Base+0x106c>
  447adc:	mov	w23, w24
  447ae0:	mov	w24, #0x1                   	// #1
  447ae4:	b	4479e8 <warn@@Base+0x10a8>
  447ae8:	mov	x2, x22
  447aec:	b	4479f0 <warn@@Base+0x10b0>
  447af0:	cbz	x1, 447bc8 <warn@@Base+0x1288>
  447af4:	stp	x29, x30, [sp, #-80]!
  447af8:	mov	x29, sp
  447afc:	stp	x21, x22, [sp, #32]
  447b00:	ldr	x21, [x0]
  447b04:	stp	x23, x24, [sp, #48]
  447b08:	mov	x24, x0
  447b0c:	cbz	x21, 447bc0 <warn@@Base+0x1280>
  447b10:	adrp	x22, 4a0000 <warn@@Base+0x596c0>
  447b14:	stp	x19, x20, [sp, #16]
  447b18:	mov	x20, x1
  447b1c:	ldr	x22, [x22, #4032]
  447b20:	mov	w23, #0x22                  	// #34
  447b24:	str	x25, [sp, #64]
  447b28:	mov	w25, #0x27                  	// #39
  447b2c:	ldrb	w19, [x21]
  447b30:	cbnz	w19, 447b40 <warn@@Base+0x1200>
  447b34:	b	447b9c <warn@@Base+0x125c>
  447b38:	ldrb	w19, [x21, #1]!
  447b3c:	cbz	w19, 447b9c <warn@@Base+0x125c>
  447b40:	ldrh	w2, [x22, w19, sxtw #1]
  447b44:	mov	x1, x20
  447b48:	mov	w0, #0x5c                  	// #92
  447b4c:	tbnz	w2, #6, 447b60 <warn@@Base+0x1220>
  447b50:	cmp	w19, w0
  447b54:	ccmp	w19, w25, #0x4, ne  // ne = any
  447b58:	ccmp	w19, w23, #0x4, ne  // ne = any
  447b5c:	b.ne	447b6c <warn@@Base+0x122c>  // b.any
  447b60:	bl	4019a0 <fputc@plt>
  447b64:	cmn	w0, #0x1
  447b68:	b.eq	447b80 <warn@@Base+0x1240>  // b.none
  447b6c:	mov	w0, w19
  447b70:	mov	x1, x20
  447b74:	bl	4019a0 <fputc@plt>
  447b78:	cmn	w0, #0x1
  447b7c:	b.ne	447b38 <warn@@Base+0x11f8>  // b.any
  447b80:	ldp	x19, x20, [sp, #16]
  447b84:	mov	w0, #0x1                   	// #1
  447b88:	ldr	x25, [sp, #64]
  447b8c:	ldp	x21, x22, [sp, #32]
  447b90:	ldp	x23, x24, [sp, #48]
  447b94:	ldp	x29, x30, [sp], #80
  447b98:	ret
  447b9c:	mov	x1, x20
  447ba0:	mov	w0, #0xa                   	// #10
  447ba4:	bl	4019a0 <fputc@plt>
  447ba8:	cmn	w0, #0x1
  447bac:	b.eq	447b80 <warn@@Base+0x1240>  // b.none
  447bb0:	ldr	x21, [x24, #8]!
  447bb4:	cbnz	x21, 447b2c <warn@@Base+0x11ec>
  447bb8:	ldp	x19, x20, [sp, #16]
  447bbc:	ldr	x25, [sp, #64]
  447bc0:	mov	w0, #0x0                   	// #0
  447bc4:	b	447b8c <warn@@Base+0x124c>
  447bc8:	mov	w0, #0x1                   	// #1
  447bcc:	ret
  447bd0:	stp	x29, x30, [sp, #-288]!
  447bd4:	mov	x29, sp
  447bd8:	ldr	w3, [x0]
  447bdc:	stp	x23, x24, [sp, #48]
  447be0:	mov	x24, x0
  447be4:	cmp	w3, #0x1
  447be8:	ldr	x0, [x1]
  447bec:	str	x0, [sp, #152]
  447bf0:	b.le	447d58 <warn@@Base+0x1418>
  447bf4:	stp	x27, x28, [sp, #80]
  447bf8:	adrp	x27, 4a0000 <warn@@Base+0x596c0>
  447bfc:	mov	w23, #0x0                   	// #0
  447c00:	stp	x21, x22, [sp, #32]
  447c04:	mov	x21, x1
  447c08:	ldr	x1, [x27, #4032]
  447c0c:	mov	w27, #0x1                   	// #1
  447c10:	stp	x19, x20, [sp, #16]
  447c14:	mov	w20, #0x7d0                 	// #2000
  447c18:	stp	x25, x26, [sp, #64]
  447c1c:	adrp	x26, 487000 <warn@@Base+0x406c0>
  447c20:	add	x25, sp, #0xa0
  447c24:	add	x26, x26, #0xb98
  447c28:	str	x1, [sp, #96]
  447c2c:	b	447d20 <warn@@Base+0x13e0>
  447c30:	subs	w20, w20, #0x1
  447c34:	b.eq	447ee4 <warn@@Base+0x15a4>  // b.none
  447c38:	add	x28, x1, #0x1
  447c3c:	mov	x2, x25
  447c40:	mov	x1, x28
  447c44:	mov	w0, #0x0                   	// #0
  447c48:	bl	401d00 <__xstat@plt>
  447c4c:	tbnz	w0, #31, 447d64 <warn@@Base+0x1424>
  447c50:	ldr	w0, [sp, #176]
  447c54:	and	w0, w0, #0xf000
  447c58:	cmp	w0, #0x4, lsl #12
  447c5c:	b.eq	447f08 <warn@@Base+0x15c8>  // b.none
  447c60:	mov	x0, x28
  447c64:	mov	x1, x26
  447c68:	bl	401a20 <fopen@plt>
  447c6c:	mov	x28, x0
  447c70:	cbz	x0, 447d64 <warn@@Base+0x1424>
  447c74:	mov	w2, #0x2                   	// #2
  447c78:	mov	x1, #0x0                   	// #0
  447c7c:	bl	401b30 <fseek@plt>
  447c80:	cmn	w0, #0x1
  447c84:	b.eq	447d00 <warn@@Base+0x13c0>  // b.none
  447c88:	mov	x0, x28
  447c8c:	bl	401970 <ftell@plt>
  447c90:	str	x0, [sp, #104]
  447c94:	cmn	x0, #0x1
  447c98:	b.eq	447d00 <warn@@Base+0x13c0>  // b.none
  447c9c:	mov	x0, x28
  447ca0:	mov	w2, #0x0                   	// #0
  447ca4:	mov	x1, #0x0                   	// #0
  447ca8:	bl	401b30 <fseek@plt>
  447cac:	cmn	w0, #0x1
  447cb0:	b.eq	447d00 <warn@@Base+0x13c0>  // b.none
  447cb4:	ldr	x5, [sp, #104]
  447cb8:	str	x5, [sp, #112]
  447cbc:	add	x0, x5, #0x1
  447cc0:	bl	44a820 <warn@@Base+0x3ee0>
  447cc4:	str	x0, [sp, #104]
  447cc8:	ldr	x5, [sp, #112]
  447ccc:	mov	x1, #0x1                   	// #1
  447cd0:	mov	x3, x28
  447cd4:	mov	x2, x5
  447cd8:	bl	401bb0 <fread@plt>
  447cdc:	mov	x1, x0
  447ce0:	ldr	x5, [sp, #112]
  447ce4:	cmp	x5, x0
  447ce8:	b.eq	447d74 <warn@@Base+0x1434>  // b.none
  447cec:	mov	x0, x28
  447cf0:	str	x1, [sp, #112]
  447cf4:	bl	401d40 <ferror@plt>
  447cf8:	cbz	w0, 447d70 <warn@@Base+0x1430>
  447cfc:	nop
  447d00:	mov	x0, x28
  447d04:	bl	401a10 <fclose@plt>
  447d08:	ldr	w3, [x24]
  447d0c:	mov	w23, w27
  447d10:	add	w27, w27, #0x1
  447d14:	cmp	w3, w27
  447d18:	b.le	447d48 <warn@@Base+0x1408>
  447d1c:	ldr	x0, [x21]
  447d20:	sxtw	x19, w27
  447d24:	sbfiz	x22, x27, #3, #32
  447d28:	ldr	x1, [x0, x19, lsl #3]
  447d2c:	ldrb	w2, [x1]
  447d30:	cmp	w2, #0x40
  447d34:	b.eq	447c30 <warn@@Base+0x12f0>  // b.none
  447d38:	mov	w23, w27
  447d3c:	add	w27, w27, #0x1
  447d40:	cmp	w3, w27
  447d44:	b.gt	447d1c <warn@@Base+0x13dc>
  447d48:	ldp	x19, x20, [sp, #16]
  447d4c:	ldp	x21, x22, [sp, #32]
  447d50:	ldp	x25, x26, [sp, #64]
  447d54:	ldp	x27, x28, [sp, #80]
  447d58:	ldp	x23, x24, [sp, #48]
  447d5c:	ldp	x29, x30, [sp], #288
  447d60:	ret
  447d64:	ldr	w3, [x24]
  447d68:	mov	w23, w27
  447d6c:	b	447d3c <warn@@Base+0x13fc>
  447d70:	ldr	x1, [sp, #112]
  447d74:	ldr	x0, [sp, #104]
  447d78:	strb	wzr, [x0, x1]
  447d7c:	mov	x1, x0
  447d80:	ldrb	w0, [x0]
  447d84:	cbnz	w0, 447d94 <warn@@Base+0x1454>
  447d88:	b	447e88 <warn@@Base+0x1548>
  447d8c:	ldrb	w0, [x1, #1]!
  447d90:	cbz	w0, 447e88 <warn@@Base+0x1548>
  447d94:	ldr	x2, [sp, #96]
  447d98:	ldrh	w0, [x2, w0, sxtw #1]
  447d9c:	tbnz	w0, #6, 447d8c <warn@@Base+0x144c>
  447da0:	ldr	x0, [sp, #104]
  447da4:	bl	447900 <warn@@Base+0xfc0>
  447da8:	mov	x5, x0
  447dac:	ldr	x9, [x21]
  447db0:	ldr	x0, [sp, #152]
  447db4:	cmp	x9, x0
  447db8:	b.eq	447f30 <warn@@Base+0x15f0>  // b.none
  447dbc:	ldr	x1, [x5]
  447dc0:	cbz	x1, 447ed0 <warn@@Base+0x1590>
  447dc4:	mov	x1, #0x0                   	// #0
  447dc8:	add	x1, x1, #0x1
  447dcc:	lsl	x6, x1, #3
  447dd0:	ldr	x2, [x5, x1, lsl #3]
  447dd4:	cbnz	x2, 447dc8 <warn@@Base+0x1488>
  447dd8:	add	x7, x19, x1
  447ddc:	mov	w8, w1
  447de0:	lsl	x7, x7, #3
  447de4:	ldr	x0, [x9, x19, lsl #3]
  447de8:	stp	x5, x1, [sp, #112]
  447dec:	stp	x6, x7, [sp, #128]
  447df0:	str	w8, [sp, #148]
  447df4:	bl	401bc0 <free@plt>
  447df8:	ldrsw	x2, [x24]
  447dfc:	ldr	x1, [sp, #120]
  447e00:	add	x2, x2, #0x1
  447e04:	ldr	x0, [x21]
  447e08:	add	x1, x2, x1
  447e0c:	lsl	x1, x1, #3
  447e10:	bl	44a8a8 <warn@@Base+0x3f68>
  447e14:	mov	x1, x0
  447e18:	ldr	w2, [x24]
  447e1c:	add	x4, x22, #0x8
  447e20:	ldr	x7, [sp, #136]
  447e24:	sub	w2, w2, w27
  447e28:	str	x1, [x21]
  447e2c:	add	x1, x1, x4
  447e30:	add	x0, x0, x7
  447e34:	sbfiz	x2, x2, #3, #32
  447e38:	bl	4018e0 <memmove@plt>
  447e3c:	mov	w27, w23
  447e40:	ldr	x5, [sp, #112]
  447e44:	ldr	x6, [sp, #128]
  447e48:	mov	x1, x5
  447e4c:	ldr	x0, [x21]
  447e50:	mov	x2, x6
  447e54:	add	x0, x0, x22
  447e58:	bl	4018d0 <memcpy@plt>
  447e5c:	ldr	w1, [x24]
  447e60:	ldr	w8, [sp, #148]
  447e64:	sub	w1, w1, #0x1
  447e68:	ldr	x5, [sp, #112]
  447e6c:	add	w1, w1, w8
  447e70:	str	w1, [x24]
  447e74:	mov	x0, x5
  447e78:	bl	401bc0 <free@plt>
  447e7c:	ldr	x0, [sp, #104]
  447e80:	bl	401bc0 <free@plt>
  447e84:	b	447d00 <warn@@Base+0x13c0>
  447e88:	mov	x0, #0x8                   	// #8
  447e8c:	bl	44a820 <warn@@Base+0x3ee0>
  447e90:	mov	x5, x0
  447e94:	ldr	x9, [x21]
  447e98:	ldr	x0, [sp, #152]
  447e9c:	str	xzr, [x5]
  447ea0:	cmp	x0, x9
  447ea4:	b.ne	447ed0 <warn@@Base+0x1590>  // b.any
  447ea8:	str	x5, [sp, #112]
  447eac:	bl	447810 <warn@@Base+0xed0>
  447eb0:	mov	x7, x22
  447eb4:	mov	x9, x0
  447eb8:	mov	w8, #0x0                   	// #0
  447ebc:	mov	x1, #0x0                   	// #0
  447ec0:	mov	x6, #0x0                   	// #0
  447ec4:	str	x0, [x21]
  447ec8:	ldr	x5, [sp, #112]
  447ecc:	b	447de4 <warn@@Base+0x14a4>
  447ed0:	mov	x7, x22
  447ed4:	mov	w8, #0x0                   	// #0
  447ed8:	mov	x1, #0x0                   	// #0
  447edc:	mov	x6, #0x0                   	// #0
  447ee0:	b	447de4 <warn@@Base+0x14a4>
  447ee4:	adrp	x3, 4a0000 <warn@@Base+0x596c0>
  447ee8:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447eec:	ldr	x2, [x0]
  447ef0:	add	x1, x1, #0xd00
  447ef4:	ldr	x3, [x3, #4024]
  447ef8:	ldr	x0, [x3]
  447efc:	bl	401d20 <fprintf@plt>
  447f00:	mov	w0, #0x1                   	// #1
  447f04:	bl	44a720 <warn@@Base+0x3de0>
  447f08:	adrp	x0, 4a0000 <warn@@Base+0x596c0>
  447f0c:	adrp	x1, 486000 <warn@@Base+0x3f6c0>
  447f10:	ldr	x2, [x21]
  447f14:	add	x1, x1, #0xd30
  447f18:	ldr	x0, [x0, #4024]
  447f1c:	ldr	x2, [x2]
  447f20:	ldr	x0, [x0]
  447f24:	bl	401d20 <fprintf@plt>
  447f28:	mov	w0, #0x1                   	// #1
  447f2c:	bl	44a720 <warn@@Base+0x3de0>
  447f30:	ldr	x1, [x5]
  447f34:	stp	x1, x5, [sp, #112]
  447f38:	ldr	x0, [sp, #152]
  447f3c:	bl	447810 <warn@@Base+0xed0>
  447f40:	mov	x9, x0
  447f44:	str	x0, [x21]
  447f48:	ldp	x1, x5, [sp, #112]
  447f4c:	b	447dc0 <warn@@Base+0x1480>
  447f50:	mov	x1, x0
  447f54:	cbz	x0, 447f80 <warn@@Base+0x1640>
  447f58:	ldr	x2, [x1]
  447f5c:	mov	w0, #0x0                   	// #0
  447f60:	cbz	x2, 447f7c <warn@@Base+0x163c>
  447f64:	sub	x1, x1, #0x8
  447f68:	mov	x2, #0x1                   	// #1
  447f6c:	mov	w0, w2
  447f70:	add	x2, x2, #0x1
  447f74:	ldr	x3, [x1, x2, lsl #3]
  447f78:	cbnz	x3, 447f6c <warn@@Base+0x162c>
  447f7c:	ret
  447f80:	mov	w0, #0x0                   	// #0
  447f84:	ret
  447f88:	stp	x29, x30, [sp, #-272]!
  447f8c:	mov	w8, #0xffffffc8            	// #-56
  447f90:	mov	w9, #0xffffff80            	// #-128
  447f94:	mov	x29, sp
  447f98:	add	x10, sp, #0xd0
  447f9c:	stp	x19, x20, [sp, #16]
  447fa0:	add	x20, sp, #0x110
  447fa4:	stp	x21, x22, [sp, #32]
  447fa8:	stp	x20, x20, [sp, #48]
  447fac:	str	x10, [sp, #64]
  447fb0:	stp	w8, w9, [sp, #72]
  447fb4:	str	q0, [sp, #80]
  447fb8:	str	q1, [sp, #96]
  447fbc:	str	q2, [sp, #112]
  447fc0:	str	q3, [sp, #128]
  447fc4:	str	q4, [sp, #144]
  447fc8:	str	q5, [sp, #160]
  447fcc:	str	q6, [sp, #176]
  447fd0:	str	q7, [sp, #192]
  447fd4:	stp	x1, x2, [sp, #216]
  447fd8:	stp	x3, x4, [sp, #232]
  447fdc:	stp	x5, x6, [sp, #248]
  447fe0:	str	x7, [sp, #264]
  447fe4:	cbz	x0, 448044 <warn@@Base+0x1704>
  447fe8:	mov	w19, w8
  447fec:	mov	x22, x20
  447ff0:	mov	x21, #0x0                   	// #0
  447ff4:	b	448008 <warn@@Base+0x16c8>
  447ff8:	mov	x0, x20
  447ffc:	add	x20, x20, #0x8
  448000:	ldr	x0, [x0]
  448004:	cbz	x0, 448030 <warn@@Base+0x16f0>
  448008:	bl	401900 <strlen@plt>
  44800c:	add	x21, x21, x0
  448010:	add	w1, w19, #0x8
  448014:	tbz	w19, #31, 447ff8 <warn@@Base+0x16b8>
  448018:	add	x0, x22, w19, sxtw
  44801c:	cmp	w1, #0x0
  448020:	mov	w19, w1
  448024:	b.gt	447ff8 <warn@@Base+0x16b8>
  448028:	ldr	x0, [x0]
  44802c:	cbnz	x0, 448008 <warn@@Base+0x16c8>
  448030:	mov	x0, x21
  448034:	ldp	x19, x20, [sp, #16]
  448038:	ldp	x21, x22, [sp, #32]
  44803c:	ldp	x29, x30, [sp], #272
  448040:	ret
  448044:	mov	x21, #0x0                   	// #0
  448048:	mov	x0, x21
  44804c:	ldp	x19, x20, [sp, #16]
  448050:	ldp	x21, x22, [sp, #32]
  448054:	ldp	x29, x30, [sp], #272
  448058:	ret
  44805c:	nop
  448060:	stp	x29, x30, [sp, #-272]!
  448064:	mov	w8, #0xffffffd0            	// #-48
  448068:	mov	w9, #0xffffff80            	// #-128
  44806c:	mov	x29, sp
  448070:	add	x10, sp, #0xe0
  448074:	stp	x19, x20, [sp, #16]
  448078:	add	x20, sp, #0x110
  44807c:	stp	x21, x22, [sp, #32]
  448080:	stp	x23, x24, [sp, #48]
  448084:	mov	x23, x0
  448088:	stp	x20, x20, [sp, #64]
  44808c:	str	x10, [sp, #80]
  448090:	stp	w8, w9, [sp, #88]
  448094:	str	q0, [sp, #96]
  448098:	str	q1, [sp, #112]
  44809c:	str	q2, [sp, #128]
  4480a0:	str	q3, [sp, #144]
  4480a4:	str	q4, [sp, #160]
  4480a8:	str	q5, [sp, #176]
  4480ac:	str	q6, [sp, #192]
  4480b0:	str	q7, [sp, #208]
  4480b4:	stp	x2, x3, [sp, #224]
  4480b8:	stp	x4, x5, [sp, #240]
  4480bc:	stp	x6, x7, [sp, #256]
  4480c0:	cbz	x1, 448140 <warn@@Base+0x1800>
  4480c4:	mov	x19, x1
  4480c8:	mov	w21, w8
  4480cc:	mov	x24, x20
  4480d0:	mov	x22, x0
  4480d4:	b	4480e8 <warn@@Base+0x17a8>
  4480d8:	mov	x0, x20
  4480dc:	add	x20, x20, #0x8
  4480e0:	ldr	x19, [x0]
  4480e4:	cbz	x19, 448124 <warn@@Base+0x17e4>
  4480e8:	mov	x0, x19
  4480ec:	bl	401900 <strlen@plt>
  4480f0:	mov	x2, x0
  4480f4:	mov	x1, x19
  4480f8:	mov	x0, x22
  4480fc:	add	x22, x22, x2
  448100:	bl	4018d0 <memcpy@plt>
  448104:	add	w1, w21, #0x8
  448108:	tbz	w21, #31, 4480d8 <warn@@Base+0x1798>
  44810c:	add	x0, x24, w21, sxtw
  448110:	cmp	w1, #0x0
  448114:	mov	w21, w1
  448118:	b.gt	4480d8 <warn@@Base+0x1798>
  44811c:	ldr	x19, [x0]
  448120:	cbnz	x19, 4480e8 <warn@@Base+0x17a8>
  448124:	strb	wzr, [x22]
  448128:	mov	x0, x23
  44812c:	ldp	x19, x20, [sp, #16]
  448130:	ldp	x21, x22, [sp, #32]
  448134:	ldp	x23, x24, [sp, #48]
  448138:	ldp	x29, x30, [sp], #272
  44813c:	ret
  448140:	mov	x22, x0
  448144:	mov	x0, x23
  448148:	strb	wzr, [x22]
  44814c:	ldp	x19, x20, [sp, #16]
  448150:	ldp	x21, x22, [sp, #32]
  448154:	ldp	x23, x24, [sp, #48]
  448158:	ldp	x29, x30, [sp], #272
  44815c:	ret
  448160:	stp	x29, x30, [sp, #-288]!
  448164:	mov	w8, #0xffffffc8            	// #-56
  448168:	mov	w10, #0xffffff80            	// #-128
  44816c:	mov	x29, sp
  448170:	stp	x21, x22, [sp, #32]
  448174:	adrp	x22, 4a0000 <warn@@Base+0x596c0>
  448178:	add	x11, sp, #0xe0
  44817c:	ldr	x9, [x22, #4040]
  448180:	stp	x19, x20, [sp, #16]
  448184:	add	x20, sp, #0x120
  448188:	stp	x23, x24, [sp, #48]
  44818c:	mov	x19, x0
  448190:	stp	x20, x20, [sp, #64]
  448194:	str	x11, [sp, #80]
  448198:	stp	w8, w10, [sp, #88]
  44819c:	str	q0, [sp, #96]
  4481a0:	str	q1, [sp, #112]
  4481a4:	str	q2, [sp, #128]
  4481a8:	str	q3, [sp, #144]
  4481ac:	str	q4, [sp, #160]
  4481b0:	str	q5, [sp, #176]
  4481b4:	str	q6, [sp, #192]
  4481b8:	str	q7, [sp, #208]
  4481bc:	stp	x1, x2, [sp, #232]
  4481c0:	stp	x3, x4, [sp, #248]
  4481c4:	stp	x5, x6, [sp, #264]
  4481c8:	str	x7, [sp, #280]
  4481cc:	ldr	x23, [x9]
  4481d0:	cbz	x0, 44822c <warn@@Base+0x18ec>
  4481d4:	mov	w21, w8
  4481d8:	mov	x24, x20
  4481dc:	b	4481f0 <warn@@Base+0x18b0>
  4481e0:	mov	x0, x20
  4481e4:	add	x20, x20, #0x8
  4481e8:	ldr	x19, [x0]
  4481ec:	cbz	x19, 44822c <warn@@Base+0x18ec>
  4481f0:	mov	x0, x19
  4481f4:	bl	401900 <strlen@plt>
  4481f8:	mov	x2, x0
  4481fc:	mov	x1, x19
  448200:	mov	x0, x23
  448204:	add	x23, x23, x2
  448208:	bl	4018d0 <memcpy@plt>
  44820c:	add	w1, w21, #0x8
  448210:	tbz	w21, #31, 4481e0 <warn@@Base+0x18a0>
  448214:	add	x0, x24, w21, sxtw
  448218:	cmp	w1, #0x0
  44821c:	mov	w21, w1
  448220:	b.gt	4481e0 <warn@@Base+0x18a0>
  448224:	ldr	x19, [x0]
  448228:	cbnz	x19, 4481f0 <warn@@Base+0x18b0>
  44822c:	ldr	x22, [x22, #4040]
  448230:	strb	wzr, [x23]
  448234:	ldp	x19, x20, [sp, #16]
  448238:	ldr	x0, [x22]
  44823c:	ldp	x21, x22, [sp, #32]
  448240:	ldp	x23, x24, [sp, #48]
  448244:	ldp	x29, x30, [sp], #288
  448248:	ret
  44824c:	nop
  448250:	stp	x29, x30, [sp, #-304]!
  448254:	mov	x29, sp
  448258:	stp	x19, x20, [sp, #16]
  44825c:	mov	x19, x0
  448260:	stp	x21, x22, [sp, #32]
  448264:	add	x21, sp, #0x130
  448268:	mov	w22, #0xffffffc8            	// #-56
  44826c:	stp	x23, x24, [sp, #48]
  448270:	add	x23, sp, #0xf0
  448274:	str	x25, [sp, #64]
  448278:	mov	w25, #0xffffff80            	// #-128
  44827c:	stp	x21, x21, [sp, #80]
  448280:	str	x23, [sp, #96]
  448284:	str	w22, [sp, #104]
  448288:	str	w25, [sp, #108]
  44828c:	str	q0, [sp, #112]
  448290:	str	q1, [sp, #128]
  448294:	str	q2, [sp, #144]
  448298:	str	q3, [sp, #160]
  44829c:	str	q4, [sp, #176]
  4482a0:	str	q5, [sp, #192]
  4482a4:	str	q6, [sp, #208]
  4482a8:	str	q7, [sp, #224]
  4482ac:	stp	x1, x2, [sp, #248]
  4482b0:	stp	x3, x4, [sp, #264]
  4482b4:	stp	x5, x6, [sp, #280]
  4482b8:	str	x7, [sp, #296]
  4482bc:	cbz	x0, 4483a8 <warn@@Base+0x1a68>
  4482c0:	mov	w20, w22
  4482c4:	mov	x24, x21
  4482c8:	mov	x22, #0x0                   	// #0
  4482cc:	b	4482e0 <warn@@Base+0x19a0>
  4482d0:	mov	x0, x21
  4482d4:	add	x21, x21, #0x8
  4482d8:	ldr	x0, [x0]
  4482dc:	cbz	x0, 448308 <warn@@Base+0x19c8>
  4482e0:	bl	401900 <strlen@plt>
  4482e4:	add	x22, x22, x0
  4482e8:	add	w1, w20, #0x8
  4482ec:	tbz	w20, #31, 4482d0 <warn@@Base+0x1990>
  4482f0:	add	x0, x24, w20, sxtw
  4482f4:	cmp	w1, #0x0
  4482f8:	mov	w20, w1
  4482fc:	b.gt	4482d0 <warn@@Base+0x1990>
  448300:	ldr	x0, [x0]
  448304:	cbnz	x0, 4482e0 <warn@@Base+0x19a0>
  448308:	add	x0, x22, #0x1
  44830c:	add	x22, sp, #0x130
  448310:	bl	44a820 <warn@@Base+0x3ee0>
  448314:	mov	x25, x22
  448318:	mov	w1, #0xffffffc8            	// #-56
  44831c:	mov	x24, x0
  448320:	mov	x20, x0
  448324:	mov	w21, w1
  448328:	mov	w0, #0xffffff80            	// #-128
  44832c:	stp	x22, x22, [sp, #80]
  448330:	str	x23, [sp, #96]
  448334:	stp	w1, w0, [sp, #104]
  448338:	b	44834c <warn@@Base+0x1a0c>
  44833c:	mov	x1, x22
  448340:	add	x22, x22, #0x8
  448344:	ldr	x19, [x1]
  448348:	cbz	x19, 448388 <warn@@Base+0x1a48>
  44834c:	mov	x0, x19
  448350:	bl	401900 <strlen@plt>
  448354:	mov	x2, x0
  448358:	mov	x1, x19
  44835c:	mov	x0, x20
  448360:	add	x20, x20, x2
  448364:	bl	4018d0 <memcpy@plt>
  448368:	add	w0, w21, #0x8
  44836c:	tbz	w21, #31, 44833c <warn@@Base+0x19fc>
  448370:	add	x1, x25, w21, sxtw
  448374:	cmp	w0, #0x0
  448378:	mov	w21, w0
  44837c:	b.gt	44833c <warn@@Base+0x19fc>
  448380:	ldr	x19, [x1]
  448384:	cbnz	x19, 44834c <warn@@Base+0x1a0c>
  448388:	strb	wzr, [x20]
  44838c:	mov	x0, x24
  448390:	ldp	x19, x20, [sp, #16]
  448394:	ldp	x21, x22, [sp, #32]
  448398:	ldp	x23, x24, [sp, #48]
  44839c:	ldr	x25, [sp, #64]
  4483a0:	ldp	x29, x30, [sp], #304
  4483a4:	ret
  4483a8:	mov	x0, #0x1                   	// #1
  4483ac:	bl	44a820 <warn@@Base+0x3ee0>
  4483b0:	mov	x20, x0
  4483b4:	add	x1, sp, #0x130
  4483b8:	stp	x1, x1, [sp, #80]
  4483bc:	mov	x24, x0
  4483c0:	mov	x0, x24
  4483c4:	strb	wzr, [x20]
  4483c8:	str	x23, [sp, #96]
  4483cc:	stp	w22, w25, [sp, #104]
  4483d0:	ldp	x19, x20, [sp, #16]
  4483d4:	ldp	x21, x22, [sp, #32]
  4483d8:	ldp	x23, x24, [sp, #48]
  4483dc:	ldr	x25, [sp, #64]
  4483e0:	ldp	x29, x30, [sp], #304
  4483e4:	ret
  4483e8:	stp	x29, x30, [sp, #-288]!
  4483ec:	mov	x29, sp
  4483f0:	stp	x19, x20, [sp, #16]
  4483f4:	stp	x21, x22, [sp, #32]
  4483f8:	add	x21, sp, #0x120
  4483fc:	mov	x22, x0
  448400:	stp	x23, x24, [sp, #48]
  448404:	add	x24, sp, #0xf0
  448408:	mov	w23, #0xffffffd0            	// #-48
  44840c:	stp	x25, x26, [sp, #64]
  448410:	mov	w26, #0xffffff80            	// #-128
  448414:	stp	x21, x21, [sp, #80]
  448418:	str	x24, [sp, #96]
  44841c:	stp	w23, w26, [sp, #104]
  448420:	str	q0, [sp, #112]
  448424:	str	q1, [sp, #128]
  448428:	str	q2, [sp, #144]
  44842c:	str	q3, [sp, #160]
  448430:	str	q4, [sp, #176]
  448434:	str	q5, [sp, #192]
  448438:	str	q6, [sp, #208]
  44843c:	str	q7, [sp, #224]
  448440:	stp	x2, x3, [sp, #240]
  448444:	stp	x4, x5, [sp, #256]
  448448:	stp	x6, x7, [sp, #272]
  44844c:	cbz	x1, 44854c <warn@@Base+0x1c0c>
  448450:	mov	w20, w23
  448454:	mov	x19, x1
  448458:	mov	x25, x21
  44845c:	mov	x0, x1
  448460:	mov	x23, #0x0                   	// #0
  448464:	b	448478 <warn@@Base+0x1b38>
  448468:	mov	x0, x21
  44846c:	add	x21, x21, #0x8
  448470:	ldr	x0, [x0]
  448474:	cbz	x0, 4484a0 <warn@@Base+0x1b60>
  448478:	bl	401900 <strlen@plt>
  44847c:	add	x23, x23, x0
  448480:	add	w1, w20, #0x8
  448484:	tbz	w20, #31, 448468 <warn@@Base+0x1b28>
  448488:	add	x0, x25, w20, sxtw
  44848c:	cmp	w1, #0x0
  448490:	mov	w20, w1
  448494:	b.gt	448468 <warn@@Base+0x1b28>
  448498:	ldr	x0, [x0]
  44849c:	cbnz	x0, 448478 <warn@@Base+0x1b38>
  4484a0:	add	x0, x23, #0x1
  4484a4:	add	x23, sp, #0x120
  4484a8:	bl	44a820 <warn@@Base+0x3ee0>
  4484ac:	mov	x26, x23
  4484b0:	mov	w1, #0xffffffd0            	// #-48
  4484b4:	mov	x25, x0
  4484b8:	mov	x20, x0
  4484bc:	mov	w21, w1
  4484c0:	mov	w0, #0xffffff80            	// #-128
  4484c4:	stp	x23, x23, [sp, #80]
  4484c8:	str	x24, [sp, #96]
  4484cc:	stp	w1, w0, [sp, #104]
  4484d0:	b	4484e4 <warn@@Base+0x1ba4>
  4484d4:	mov	x0, x23
  4484d8:	add	x23, x23, #0x8
  4484dc:	ldr	x19, [x0]
  4484e0:	cbz	x19, 448520 <warn@@Base+0x1be0>
  4484e4:	mov	x0, x19
  4484e8:	bl	401900 <strlen@plt>
  4484ec:	mov	x2, x0
  4484f0:	mov	x1, x19
  4484f4:	mov	x0, x20
  4484f8:	add	x20, x20, x2
  4484fc:	bl	4018d0 <memcpy@plt>
  448500:	add	w1, w21, #0x8
  448504:	tbz	w21, #31, 4484d4 <warn@@Base+0x1b94>
  448508:	add	x0, x26, w21, sxtw
  44850c:	cmp	w1, #0x0
  448510:	mov	w21, w1
  448514:	b.gt	4484d4 <warn@@Base+0x1b94>
  448518:	ldr	x19, [x0]
  44851c:	cbnz	x19, 4484e4 <warn@@Base+0x1ba4>
  448520:	strb	wzr, [x20]
  448524:	cbz	x22, 448530 <warn@@Base+0x1bf0>
  448528:	mov	x0, x22
  44852c:	bl	401bc0 <free@plt>
  448530:	mov	x0, x25
  448534:	ldp	x19, x20, [sp, #16]
  448538:	ldp	x21, x22, [sp, #32]
  44853c:	ldp	x23, x24, [sp, #48]
  448540:	ldp	x25, x26, [sp, #64]
  448544:	ldp	x29, x30, [sp], #288
  448548:	ret
  44854c:	mov	x0, #0x1                   	// #1
  448550:	bl	44a820 <warn@@Base+0x3ee0>
  448554:	add	x1, sp, #0x120
  448558:	mov	x20, x0
  44855c:	mov	x25, x0
  448560:	stp	x1, x1, [sp, #80]
  448564:	str	x24, [sp, #96]
  448568:	stp	w23, w26, [sp, #104]
  44856c:	b	448520 <warn@@Base+0x1be0>
  448570:	mov	w1, w0
  448574:	cmp	w0, #0x4b
  448578:	b.hi	4485b4 <warn@@Base+0x1c74>  // b.pmore
  44857c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  448580:	add	x0, x0, #0xc74
  448584:	ldrh	w0, [x0, w1, uxtw #1]
  448588:	adr	x1, 448594 <warn@@Base+0x1c54>
  44858c:	add	x0, x1, w0, sxth #2
  448590:	br	x0
  448594:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448598:	add	x0, x0, #0x4b0
  44859c:	ret
  4485a0:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4485a4:	add	x0, x0, #0xd60
  4485a8:	ret
  4485ac:	mov	x0, #0x0                   	// #0
  4485b0:	ret
  4485b4:	mov	w0, #0x4106                	// #16646
  4485b8:	cmp	w1, w0
  4485bc:	b.eq	448788 <warn@@Base+0x1e48>  // b.none
  4485c0:	b.ls	4485f8 <warn@@Base+0x1cb8>  // b.plast
  4485c4:	mov	w0, #0x8765                	// #34661
  4485c8:	cmp	w1, w0
  4485cc:	b.eq	448770 <warn@@Base+0x1e30>  // b.none
  4485d0:	b.ls	448654 <warn@@Base+0x1d14>  // b.plast
  4485d4:	cmp	w1, #0xa, lsl #12
  4485d8:	b.eq	448764 <warn@@Base+0x1e24>  // b.none
  4485dc:	b.ls	448630 <warn@@Base+0x1cf0>  // b.plast
  4485e0:	mov	w2, #0xa020                	// #40992
  4485e4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4485e8:	cmp	w1, w2
  4485ec:	add	x0, x0, #0x5c8
  4485f0:	csel	x0, x0, xzr, eq  // eq = none
  4485f4:	ret
  4485f8:	mov	w0, #0x4101                	// #16641
  4485fc:	cmp	w1, w0
  448600:	b.eq	44877c <warn@@Base+0x1e3c>  // b.none
  448604:	b.ls	4486a0 <warn@@Base+0x1d60>  // b.plast
  448608:	mov	w0, #0x4104                	// #16644
  44860c:	cmp	w1, w0
  448610:	b.eq	448740 <warn@@Base+0x1e00>  // b.none
  448614:	b.ls	44867c <warn@@Base+0x1d3c>  // b.plast
  448618:	mov	w2, #0x4105                	// #16645
  44861c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448620:	cmp	w1, w2
  448624:	add	x0, x0, #0x548
  448628:	csel	x0, x0, xzr, eq  // eq = none
  44862c:	ret
  448630:	mov	w0, #0x8766                	// #34662
  448634:	cmp	w1, w0
  448638:	b.eq	448734 <warn@@Base+0x1df4>  // b.none
  44863c:	mov	w0, #0x8767                	// #34663
  448640:	cmp	w1, w0
  448644:	b.ne	4485ac <warn@@Base+0x1c6c>  // b.any
  448648:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44864c:	add	x0, x0, #0x5b0
  448650:	ret
  448654:	mov	w0, #0x4109                	// #16649
  448658:	cmp	w1, w0
  44865c:	b.eq	448758 <warn@@Base+0x1e18>  // b.none
  448660:	b.ls	4486c8 <warn@@Base+0x1d88>  // b.plast
  448664:	mov	w2, #0x410a                	// #16650
  448668:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44866c:	cmp	w1, w2
  448670:	add	x0, x0, #0x590
  448674:	csel	x0, x0, xzr, eq  // eq = none
  448678:	ret
  44867c:	mov	w0, #0x4102                	// #16642
  448680:	cmp	w1, w0
  448684:	b.eq	448728 <warn@@Base+0x1de8>  // b.none
  448688:	mov	w0, #0x4103                	// #16643
  44868c:	cmp	w1, w0
  448690:	b.ne	4485ac <warn@@Base+0x1c6c>  // b.any
  448694:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448698:	add	x0, x0, #0x498
  44869c:	ret
  4486a0:	mov	w0, #0x4091                	// #16529
  4486a4:	cmp	w1, w0
  4486a8:	b.eq	44874c <warn@@Base+0x1e0c>  // b.none
  4486ac:	b.ls	4486ec <warn@@Base+0x1dac>  // b.plast
  4486b0:	mov	w2, #0x4092                	// #16530
  4486b4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4486b8:	cmp	w1, w2
  4486bc:	add	x0, x0, #0x478
  4486c0:	csel	x0, x0, xzr, eq  // eq = none
  4486c4:	ret
  4486c8:	mov	w0, #0x4107                	// #16647
  4486cc:	cmp	w1, w0
  4486d0:	b.eq	44871c <warn@@Base+0x1ddc>  // b.none
  4486d4:	mov	w0, #0x4108                	// #16648
  4486d8:	cmp	w1, w0
  4486dc:	b.ne	4485ac <warn@@Base+0x1c6c>  // b.any
  4486e0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4486e4:	add	x0, x0, #0x520
  4486e8:	ret
  4486ec:	mov	w0, #0x4081                	// #16513
  4486f0:	cmp	w1, w0
  4486f4:	b.eq	448710 <warn@@Base+0x1dd0>  // b.none
  4486f8:	mov	w0, #0x4090                	// #16528
  4486fc:	cmp	w1, w0
  448700:	b.ne	4485ac <warn@@Base+0x1c6c>  // b.any
  448704:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448708:	add	x0, x0, #0x3f8
  44870c:	ret
  448710:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448714:	add	x0, x0, #0x3c8
  448718:	ret
  44871c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448720:	add	x0, x0, #0x4e0
  448724:	ret
  448728:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44872c:	add	x0, x0, #0x458
  448730:	ret
  448734:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448738:	add	x0, x0, #0x578
  44873c:	ret
  448740:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448744:	add	x0, x0, #0x440
  448748:	ret
  44874c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448750:	add	x0, x0, #0x3b0
  448754:	ret
  448758:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44875c:	add	x0, x0, #0x4c8
  448760:	ret
  448764:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448768:	add	x0, x0, #0x560
  44876c:	ret
  448770:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448774:	add	x0, x0, #0x508
  448778:	ret
  44877c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448780:	add	x0, x0, #0x3e0
  448784:	ret
  448788:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44878c:	add	x0, x0, #0x418
  448790:	ret
  448794:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448798:	add	x0, x0, #0x398
  44879c:	ret
  4487a0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487a4:	add	x0, x0, #0x380
  4487a8:	ret
  4487ac:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487b0:	add	x0, x0, #0x360
  4487b4:	ret
  4487b8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487bc:	add	x0, x0, #0x348
  4487c0:	ret
  4487c4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487c8:	add	x0, x0, #0x330
  4487cc:	ret
  4487d0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487d4:	add	x0, x0, #0x318
  4487d8:	ret
  4487dc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487e0:	add	x0, x0, #0x300
  4487e4:	ret
  4487e8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487ec:	add	x0, x0, #0x2e8
  4487f0:	ret
  4487f4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4487f8:	add	x0, x0, #0x2d0
  4487fc:	ret
  448800:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448804:	add	x0, x0, #0x2b0
  448808:	ret
  44880c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448810:	add	x0, x0, #0x298
  448814:	ret
  448818:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44881c:	add	x0, x0, #0x280
  448820:	ret
  448824:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448828:	add	x0, x0, #0x268
  44882c:	ret
  448830:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448834:	add	x0, x0, #0x250
  448838:	ret
  44883c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448840:	add	x0, x0, #0x238
  448844:	ret
  448848:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44884c:	add	x0, x0, #0x220
  448850:	ret
  448854:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448858:	add	x0, x0, #0x208
  44885c:	ret
  448860:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448864:	add	x0, x0, #0x1f0
  448868:	ret
  44886c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448870:	add	x0, x0, #0x1d8
  448874:	ret
  448878:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44887c:	add	x0, x0, #0x1c0
  448880:	ret
  448884:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448888:	add	x0, x0, #0x1a8
  44888c:	ret
  448890:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448894:	add	x0, x0, #0x190
  448898:	ret
  44889c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488a0:	add	x0, x0, #0x180
  4488a4:	ret
  4488a8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488ac:	add	x0, x0, #0x168
  4488b0:	ret
  4488b4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488b8:	add	x0, x0, #0x150
  4488bc:	ret
  4488c0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488c4:	add	x0, x0, #0x138
  4488c8:	ret
  4488cc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488d0:	add	x0, x0, #0x118
  4488d4:	ret
  4488d8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488dc:	add	x0, x0, #0xf8
  4488e0:	ret
  4488e4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488e8:	add	x0, x0, #0xe0
  4488ec:	ret
  4488f0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4488f4:	add	x0, x0, #0xc8
  4488f8:	ret
  4488fc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448900:	add	x0, x0, #0xb0
  448904:	ret
  448908:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44890c:	add	x0, x0, #0xa0
  448910:	ret
  448914:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448918:	add	x0, x0, #0x90
  44891c:	ret
  448920:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448924:	add	x0, x0, #0x78
  448928:	ret
  44892c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448930:	add	x0, x0, #0x60
  448934:	ret
  448938:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44893c:	add	x0, x0, #0x50
  448940:	ret
  448944:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448948:	add	x0, x0, #0x38
  44894c:	ret
  448950:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448954:	add	x0, x0, #0x20
  448958:	ret
  44895c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448960:	add	x0, x0, #0x8
  448964:	ret
  448968:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  44896c:	add	x0, x0, #0xfe8
  448970:	ret
  448974:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448978:	add	x0, x0, #0xfd0
  44897c:	ret
  448980:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448984:	add	x0, x0, #0xfb8
  448988:	ret
  44898c:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448990:	add	x0, x0, #0xfa8
  448994:	ret
  448998:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  44899c:	add	x0, x0, #0xf88
  4489a0:	ret
  4489a4:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489a8:	add	x0, x0, #0xf78
  4489ac:	ret
  4489b0:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489b4:	add	x0, x0, #0xf58
  4489b8:	ret
  4489bc:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489c0:	add	x0, x0, #0xf40
  4489c4:	ret
  4489c8:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489cc:	add	x0, x0, #0xf28
  4489d0:	ret
  4489d4:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489d8:	add	x0, x0, #0xf10
  4489dc:	ret
  4489e0:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489e4:	add	x0, x0, #0xf00
  4489e8:	ret
  4489ec:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489f0:	add	x0, x0, #0xee0
  4489f4:	ret
  4489f8:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  4489fc:	add	x0, x0, #0xec8
  448a00:	ret
  448a04:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a08:	add	x0, x0, #0xeb8
  448a0c:	ret
  448a10:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a14:	add	x0, x0, #0xea0
  448a18:	ret
  448a1c:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a20:	add	x0, x0, #0xe88
  448a24:	ret
  448a28:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a2c:	add	x0, x0, #0xe70
  448a30:	ret
  448a34:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a38:	add	x0, x0, #0xe58
  448a3c:	ret
  448a40:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a44:	add	x0, x0, #0xe40
  448a48:	ret
  448a4c:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a50:	add	x0, x0, #0xe28
  448a54:	ret
  448a58:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a5c:	add	x0, x0, #0xe18
  448a60:	ret
  448a64:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a68:	add	x0, x0, #0xe00
  448a6c:	ret
  448a70:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a74:	add	x0, x0, #0xdf0
  448a78:	ret
  448a7c:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a80:	add	x0, x0, #0xdd0
  448a84:	ret
  448a88:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a8c:	add	x0, x0, #0xdb8
  448a90:	ret
  448a94:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448a98:	add	x0, x0, #0xda0
  448a9c:	ret
  448aa0:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448aa4:	add	x0, x0, #0xd88
  448aa8:	ret
  448aac:	adrp	x0, 486000 <warn@@Base+0x3f6c0>
  448ab0:	add	x0, x0, #0xd70
  448ab4:	ret
  448ab8:	mov	w1, w0
  448abc:	cmp	w0, #0x2c
  448ac0:	b.hi	448b0c <warn@@Base+0x21cc>  // b.pmore
  448ac4:	cbz	w0, 448b04 <warn@@Base+0x21c4>
  448ac8:	sub	w1, w0, #0x1
  448acc:	cmp	w1, #0x2b
  448ad0:	b.hi	448b04 <warn@@Base+0x21c4>  // b.pmore
  448ad4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  448ad8:	add	x0, x0, #0xd0c
  448adc:	ldrh	w0, [x0, w1, uxtw #1]
  448ae0:	adr	x1, 448aec <warn@@Base+0x21ac>
  448ae4:	add	x0, x1, w0, sxth #2
  448ae8:	br	x0
  448aec:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448af0:	add	x0, x0, #0x920
  448af4:	ret
  448af8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448afc:	add	x0, x0, #0x5e8
  448b00:	ret
  448b04:	mov	x0, #0x0                   	// #0
  448b08:	ret
  448b0c:	mov	w0, #0x1f20                	// #7968
  448b10:	cmp	w1, w0
  448b14:	b.eq	448b64 <warn@@Base+0x2224>  // b.none
  448b18:	b.ls	448b34 <warn@@Base+0x21f4>  // b.plast
  448b1c:	mov	w2, #0x1f21                	// #7969
  448b20:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b24:	cmp	w1, w2
  448b28:	add	x0, x0, #0x948
  448b2c:	csel	x0, x0, xzr, eq  // eq = none
  448b30:	ret
  448b34:	mov	w0, #0x1f01                	// #7937
  448b38:	cmp	w1, w0
  448b3c:	b.eq	448b58 <warn@@Base+0x2218>  // b.none
  448b40:	mov	w0, #0x1f02                	// #7938
  448b44:	cmp	w1, w0
  448b48:	b.ne	448b04 <warn@@Base+0x21c4>  // b.any
  448b4c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b50:	add	x0, x0, #0x930
  448b54:	ret
  448b58:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b5c:	add	x0, x0, #0x908
  448b60:	ret
  448b64:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b68:	add	x0, x0, #0x8f0
  448b6c:	ret
  448b70:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b74:	add	x0, x0, #0x8e0
  448b78:	ret
  448b7c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b80:	add	x0, x0, #0x8d0
  448b84:	ret
  448b88:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b8c:	add	x0, x0, #0x8c0
  448b90:	ret
  448b94:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448b98:	add	x0, x0, #0x8b0
  448b9c:	ret
  448ba0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448ba4:	add	x0, x0, #0x8a0
  448ba8:	ret
  448bac:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bb0:	add	x0, x0, #0x890
  448bb4:	ret
  448bb8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bbc:	add	x0, x0, #0x880
  448bc0:	ret
  448bc4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bc8:	add	x0, x0, #0x870
  448bcc:	ret
  448bd0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bd4:	add	x0, x0, #0x858
  448bd8:	ret
  448bdc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448be0:	add	x0, x0, #0x840
  448be4:	ret
  448be8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bec:	add	x0, x0, #0x828
  448bf0:	ret
  448bf4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448bf8:	add	x0, x0, #0x810
  448bfc:	ret
  448c00:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c04:	add	x0, x0, #0x780
  448c08:	ret
  448c0c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c10:	add	x0, x0, #0x7f8
  448c14:	ret
  448c18:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c1c:	add	x0, x0, #0x7e8
  448c20:	ret
  448c24:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c28:	add	x0, x0, #0x7d0
  448c2c:	ret
  448c30:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c34:	add	x0, x0, #0x7b8
  448c38:	ret
  448c3c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c40:	add	x0, x0, #0x7a8
  448c44:	ret
  448c48:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c4c:	add	x0, x0, #0x798
  448c50:	ret
  448c54:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c58:	add	x0, x0, #0x768
  448c5c:	ret
  448c60:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c64:	add	x0, x0, #0x758
  448c68:	ret
  448c6c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c70:	add	x0, x0, #0x740
  448c74:	ret
  448c78:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c7c:	add	x0, x0, #0x728
  448c80:	ret
  448c84:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c88:	add	x0, x0, #0x710
  448c8c:	ret
  448c90:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448c94:	add	x0, x0, #0x700
  448c98:	ret
  448c9c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448ca0:	add	x0, x0, #0x6f0
  448ca4:	ret
  448ca8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cac:	add	x0, x0, #0x6e0
  448cb0:	ret
  448cb4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cb8:	add	x0, x0, #0x6d0
  448cbc:	ret
  448cc0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cc4:	add	x0, x0, #0x6b8
  448cc8:	ret
  448ccc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cd0:	add	x0, x0, #0x6a8
  448cd4:	ret
  448cd8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cdc:	add	x0, x0, #0x698
  448ce0:	ret
  448ce4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448ce8:	add	x0, x0, #0x688
  448cec:	ret
  448cf0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448cf4:	add	x0, x0, #0x678
  448cf8:	ret
  448cfc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d00:	add	x0, x0, #0x668
  448d04:	ret
  448d08:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d0c:	add	x0, x0, #0x658
  448d10:	ret
  448d14:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d18:	add	x0, x0, #0x648
  448d1c:	ret
  448d20:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d24:	add	x0, x0, #0x638
  448d28:	ret
  448d2c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d30:	add	x0, x0, #0x628
  448d34:	ret
  448d38:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d3c:	add	x0, x0, #0x618
  448d40:	ret
  448d44:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d48:	add	x0, x0, #0x608
  448d4c:	ret
  448d50:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448d54:	add	x0, x0, #0x5f8
  448d58:	ret
  448d5c:	nop
  448d60:	mov	w1, w0
  448d64:	cmp	w0, #0x8c
  448d68:	b.hi	448db8 <warn@@Base+0x2478>  // b.pmore
  448d6c:	mov	x0, #0x0                   	// #0
  448d70:	cbz	w1, 448da0 <warn@@Base+0x2460>
  448d74:	sub	w1, w1, #0x1
  448d78:	cmp	w1, #0x8b
  448d7c:	b.hi	448db0 <warn@@Base+0x2470>  // b.pmore
  448d80:	adrp	x0, 489000 <warn@@Base+0x426c0>
  448d84:	add	x0, x0, #0xd64
  448d88:	ldrh	w0, [x0, w1, uxtw #1]
  448d8c:	adr	x1, 448d98 <warn@@Base+0x2458>
  448d90:	add	x0, x1, w0, sxth #2
  448d94:	br	x0
  448d98:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448d9c:	add	x0, x0, #0xbb0
  448da0:	ret
  448da4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  448da8:	add	x0, x0, #0x960
  448dac:	ret
  448db0:	mov	x0, #0x0                   	// #0
  448db4:	ret
  448db8:	mov	w0, #0x2201                	// #8705
  448dbc:	cmp	w1, w0
  448dc0:	b.hi	448e14 <warn@@Base+0x24d4>  // b.pmore
  448dc4:	mov	w0, #0x1fff                	// #8191
  448dc8:	cmp	w1, w0
  448dcc:	b.ls	448fec <warn@@Base+0x26ac>  // b.plast
  448dd0:	sub	w1, w1, #0x2, lsl #12
  448dd4:	cmp	w1, #0x201
  448dd8:	b.hi	448e0c <warn@@Base+0x24cc>  // b.pmore
  448ddc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  448de0:	add	x0, x0, #0xe7c
  448de4:	ldrh	w0, [x0, w1, uxtw #1]
  448de8:	adr	x1, 448df4 <warn@@Base+0x24b4>
  448dec:	add	x0, x1, w0, sxth #2
  448df0:	br	x0
  448df4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448df8:	add	x0, x0, #0x3c0
  448dfc:	ret
  448e00:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448e04:	add	x0, x0, #0x3b0
  448e08:	ret
  448e0c:	mov	x0, #0x0                   	// #0
  448e10:	ret
  448e14:	mov	w0, #0x3fe3                	// #16355
  448e18:	cmp	w1, w0
  448e1c:	b.eq	4498f4 <warn@@Base+0x2fb4>  // b.none
  448e20:	b.ls	448e5c <warn@@Base+0x251c>  // b.plast
  448e24:	mov	w0, #0x3fe9                	// #16361
  448e28:	cmp	w1, w0
  448e2c:	b.eq	449024 <warn@@Base+0x26e4>  // b.none
  448e30:	b.ls	448ec4 <warn@@Base+0x2584>  // b.plast
  448e34:	mov	w0, #0x3fec                	// #16364
  448e38:	cmp	w1, w0
  448e3c:	b.eq	448ff4 <warn@@Base+0x26b4>  // b.none
  448e40:	b.ls	448ea0 <warn@@Base+0x2560>  // b.plast
  448e44:	mov	w2, #0x3fed                	// #16365
  448e48:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448e4c:	cmp	w1, w2
  448e50:	add	x0, x0, #0xcf0
  448e54:	csel	x0, x0, xzr, eq  // eq = none
  448e58:	ret
  448e5c:	mov	w0, #0x3210                	// #12816
  448e60:	cmp	w1, w0
  448e64:	b.eq	449030 <warn@@Base+0x26f0>  // b.none
  448e68:	b.ls	448f1c <warn@@Base+0x25dc>  // b.plast
  448e6c:	mov	w0, #0x3a02                	// #14850
  448e70:	cmp	w1, w0
  448e74:	b.eq	449000 <warn@@Base+0x26c0>  // b.none
  448e78:	b.ls	448ef8 <warn@@Base+0x25b8>  // b.plast
  448e7c:	mov	w0, #0x3fe1                	// #16353
  448e80:	cmp	w1, w0
  448e84:	b.eq	448fe0 <warn@@Base+0x26a0>  // b.none
  448e88:	mov	w0, #0x3fe2                	// #16354
  448e8c:	cmp	w1, w0
  448e90:	b.ne	449908 <warn@@Base+0x2fc8>  // b.any
  448e94:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448e98:	add	x0, x0, #0xc58
  448e9c:	ret
  448ea0:	mov	w0, #0x3fea                	// #16362
  448ea4:	cmp	w1, w0
  448ea8:	b.eq	448fd4 <warn@@Base+0x2694>  // b.none
  448eac:	mov	w0, #0x3feb                	// #16363
  448eb0:	cmp	w1, w0
  448eb4:	b.ne	449928 <warn@@Base+0x2fe8>  // b.any
  448eb8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448ebc:	add	x0, x0, #0xcd0
  448ec0:	ret
  448ec4:	mov	w0, #0x3fe6                	// #16358
  448ec8:	cmp	w1, w0
  448ecc:	b.eq	44900c <warn@@Base+0x26cc>  // b.none
  448ed0:	b.ls	448f50 <warn@@Base+0x2610>  // b.plast
  448ed4:	mov	w0, #0x3fe7                	// #16359
  448ed8:	cmp	w1, w0
  448edc:	b.eq	448fc8 <warn@@Base+0x2688>  // b.none
  448ee0:	mov	w0, #0x3fe8                	// #16360
  448ee4:	cmp	w1, w0
  448ee8:	b.ne	449930 <warn@@Base+0x2ff0>  // b.any
  448eec:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448ef0:	add	x0, x0, #0xcb0
  448ef4:	ret
  448ef8:	mov	w0, #0x3a00                	// #14848
  448efc:	cmp	w1, w0
  448f00:	b.eq	448fbc <warn@@Base+0x267c>  // b.none
  448f04:	mov	w0, #0x3a01                	// #14849
  448f08:	cmp	w1, w0
  448f0c:	b.ne	449920 <warn@@Base+0x2fe0>  // b.any
  448f10:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448f14:	add	x0, x0, #0xb80
  448f18:	ret
  448f1c:	mov	w0, #0x2303                	// #8963
  448f20:	cmp	w1, w0
  448f24:	b.eq	449018 <warn@@Base+0x26d8>  // b.none
  448f28:	b.ls	448f74 <warn@@Base+0x2634>  // b.plast
  448f2c:	mov	w0, #0x2304                	// #8964
  448f30:	cmp	w1, w0
  448f34:	b.eq	448fb0 <warn@@Base+0x2670>  // b.none
  448f38:	mov	w0, #0x2305                	// #8965
  448f3c:	cmp	w1, w0
  448f40:	b.ne	449918 <warn@@Base+0x2fd8>  // b.any
  448f44:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448f48:	add	x0, x0, #0xb70
  448f4c:	ret
  448f50:	mov	w0, #0x3fe4                	// #16356
  448f54:	cmp	w1, w0
  448f58:	b.eq	448fa4 <warn@@Base+0x2664>  // b.none
  448f5c:	mov	w0, #0x3fe5                	// #16357
  448f60:	cmp	w1, w0
  448f64:	b.ne	449900 <warn@@Base+0x2fc0>  // b.any
  448f68:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448f6c:	add	x0, x0, #0xc18
  448f70:	ret
  448f74:	mov	w0, #0x2301                	// #8961
  448f78:	cmp	w1, w0
  448f7c:	b.eq	448f98 <warn@@Base+0x2658>  // b.none
  448f80:	mov	w0, #0x2302                	// #8962
  448f84:	cmp	w1, w0
  448f88:	b.ne	449910 <warn@@Base+0x2fd0>  // b.any
  448f8c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448f90:	add	x0, x0, #0xb00
  448f94:	ret
  448f98:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448f9c:	add	x0, x0, #0xac0
  448fa0:	ret
  448fa4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fa8:	add	x0, x0, #0xbe0
  448fac:	ret
  448fb0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fb4:	add	x0, x0, #0xb20
  448fb8:	ret
  448fbc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fc0:	add	x0, x0, #0xb60
  448fc4:	ret
  448fc8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fcc:	add	x0, x0, #0xc38
  448fd0:	ret
  448fd4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fd8:	add	x0, x0, #0xc90
  448fdc:	ret
  448fe0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448fe4:	add	x0, x0, #0xb98
  448fe8:	ret
  448fec:	mov	x0, #0x0                   	// #0
  448ff0:	ret
  448ff4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  448ff8:	add	x0, x0, #0xc70
  448ffc:	ret
  449000:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449004:	add	x0, x0, #0xb48
  449008:	ret
  44900c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449010:	add	x0, x0, #0xbc0
  449014:	ret
  449018:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44901c:	add	x0, x0, #0xaa8
  449020:	ret
  449024:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449028:	add	x0, x0, #0xbf8
  44902c:	ret
  449030:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449034:	add	x0, x0, #0xae0
  449038:	ret
  44903c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449040:	add	x0, x0, #0xa88
  449044:	ret
  449048:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44904c:	add	x0, x0, #0xa70
  449050:	ret
  449054:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449058:	add	x0, x0, #0xa58
  44905c:	ret
  449060:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449064:	add	x0, x0, #0xa40
  449068:	ret
  44906c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449070:	add	x0, x0, #0xa28
  449074:	ret
  449078:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44907c:	add	x0, x0, #0xa10
  449080:	ret
  449084:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449088:	add	x0, x0, #0x9f8
  44908c:	ret
  449090:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449094:	add	x0, x0, #0x9e0
  449098:	ret
  44909c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490a0:	add	x0, x0, #0x9c8
  4490a4:	ret
  4490a8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490ac:	add	x0, x0, #0x9b0
  4490b0:	ret
  4490b4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490b8:	add	x0, x0, #0x998
  4490bc:	ret
  4490c0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490c4:	add	x0, x0, #0x980
  4490c8:	ret
  4490cc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490d0:	add	x0, x0, #0x960
  4490d4:	ret
  4490d8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490dc:	add	x0, x0, #0x940
  4490e0:	ret
  4490e4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490e8:	add	x0, x0, #0x920
  4490ec:	ret
  4490f0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4490f4:	add	x0, x0, #0x908
  4490f8:	ret
  4490fc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449100:	add	x0, x0, #0x8e0
  449104:	ret
  449108:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44910c:	add	x0, x0, #0x8c0
  449110:	ret
  449114:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449118:	add	x0, x0, #0x8a0
  44911c:	ret
  449120:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449124:	add	x0, x0, #0x880
  449128:	ret
  44912c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449130:	add	x0, x0, #0x868
  449134:	ret
  449138:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44913c:	add	x0, x0, #0x850
  449140:	ret
  449144:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449148:	add	x0, x0, #0x830
  44914c:	ret
  449150:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449154:	add	x0, x0, #0x808
  449158:	ret
  44915c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449160:	add	x0, x0, #0x7e8
  449164:	ret
  449168:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44916c:	add	x0, x0, #0x7d0
  449170:	ret
  449174:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449178:	add	x0, x0, #0x7b8
  44917c:	ret
  449180:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449184:	add	x0, x0, #0x7a0
  449188:	ret
  44918c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449190:	add	x0, x0, #0x788
  449194:	ret
  449198:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44919c:	add	x0, x0, #0x770
  4491a0:	ret
  4491a4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491a8:	add	x0, x0, #0x760
  4491ac:	ret
  4491b0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491b4:	add	x0, x0, #0x748
  4491b8:	ret
  4491bc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491c0:	add	x0, x0, #0x730
  4491c4:	ret
  4491c8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491cc:	add	x0, x0, #0x720
  4491d0:	ret
  4491d4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491d8:	add	x0, x0, #0x710
  4491dc:	ret
  4491e0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491e4:	add	x0, x0, #0x700
  4491e8:	ret
  4491ec:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491f0:	add	x0, x0, #0x6e0
  4491f4:	ret
  4491f8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4491fc:	add	x0, x0, #0x6c0
  449200:	ret
  449204:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449208:	add	x0, x0, #0x6a0
  44920c:	ret
  449210:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449214:	add	x0, x0, #0x680
  449218:	ret
  44921c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449220:	add	x0, x0, #0x668
  449224:	ret
  449228:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44922c:	add	x0, x0, #0x650
  449230:	ret
  449234:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449238:	add	x0, x0, #0x638
  44923c:	ret
  449240:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449244:	add	x0, x0, #0x620
  449248:	ret
  44924c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449250:	add	x0, x0, #0x5f8
  449254:	ret
  449258:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44925c:	add	x0, x0, #0x5d8
  449260:	ret
  449264:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449268:	add	x0, x0, #0x5b8
  44926c:	ret
  449270:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449274:	add	x0, x0, #0x5a0
  449278:	ret
  44927c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449280:	add	x0, x0, #0x580
  449284:	ret
  449288:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44928c:	add	x0, x0, #0x568
  449290:	ret
  449294:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449298:	add	x0, x0, #0x548
  44929c:	ret
  4492a0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492a4:	add	x0, x0, #0x530
  4492a8:	ret
  4492ac:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492b0:	add	x0, x0, #0x510
  4492b4:	ret
  4492b8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492bc:	add	x0, x0, #0x4f0
  4492c0:	ret
  4492c4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492c8:	add	x0, x0, #0x4c0
  4492cc:	ret
  4492d0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492d4:	add	x0, x0, #0x4a8
  4492d8:	ret
  4492dc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492e0:	add	x0, x0, #0x488
  4492e4:	ret
  4492e8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492ec:	add	x0, x0, #0x470
  4492f0:	ret
  4492f4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4492f8:	add	x0, x0, #0x458
  4492fc:	ret
  449300:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449304:	add	x0, x0, #0x430
  449308:	ret
  44930c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449310:	add	x0, x0, #0x410
  449314:	ret
  449318:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44931c:	add	x0, x0, #0x3f8
  449320:	ret
  449324:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449328:	add	x0, x0, #0x3d8
  44932c:	ret
  449330:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449334:	add	x0, x0, #0x4d8
  449338:	ret
  44933c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449340:	add	x0, x0, #0x398
  449344:	ret
  449348:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44934c:	add	x0, x0, #0x388
  449350:	ret
  449354:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449358:	add	x0, x0, #0x378
  44935c:	ret
  449360:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449364:	add	x0, x0, #0x360
  449368:	ret
  44936c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449370:	add	x0, x0, #0x350
  449374:	ret
  449378:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44937c:	add	x0, x0, #0x340
  449380:	ret
  449384:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449388:	add	x0, x0, #0x328
  44938c:	ret
  449390:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449394:	add	x0, x0, #0x308
  449398:	ret
  44939c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493a0:	add	x0, x0, #0x2e8
  4493a4:	ret
  4493a8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493ac:	add	x0, x0, #0x2d0
  4493b0:	ret
  4493b4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493b8:	add	x0, x0, #0x2b8
  4493bc:	ret
  4493c0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493c4:	add	x0, x0, #0x2a8
  4493c8:	ret
  4493cc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493d0:	add	x0, x0, #0x290
  4493d4:	ret
  4493d8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493dc:	add	x0, x0, #0x278
  4493e0:	ret
  4493e4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493e8:	add	x0, x0, #0x260
  4493ec:	ret
  4493f0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4493f4:	add	x0, x0, #0x248
  4493f8:	ret
  4493fc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449400:	add	x0, x0, #0x228
  449404:	ret
  449408:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44940c:	add	x0, x0, #0x208
  449410:	ret
  449414:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449418:	add	x0, x0, #0x1f0
  44941c:	ret
  449420:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449424:	add	x0, x0, #0x1e0
  449428:	ret
  44942c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449430:	add	x0, x0, #0x1c8
  449434:	ret
  449438:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44943c:	add	x0, x0, #0x1b8
  449440:	ret
  449444:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449448:	add	x0, x0, #0x1a8
  44944c:	ret
  449450:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449454:	add	x0, x0, #0x190
  449458:	ret
  44945c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449460:	add	x0, x0, #0x180
  449464:	ret
  449468:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44946c:	add	x0, x0, #0x168
  449470:	ret
  449474:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449478:	add	x0, x0, #0x158
  44947c:	ret
  449480:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449484:	add	x0, x0, #0x138
  449488:	ret
  44948c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449490:	add	x0, x0, #0x118
  449494:	ret
  449498:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44949c:	add	x0, x0, #0x100
  4494a0:	ret
  4494a4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494a8:	add	x0, x0, #0xe8
  4494ac:	ret
  4494b0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494b4:	add	x0, x0, #0xd0
  4494b8:	ret
  4494bc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494c0:	add	x0, x0, #0xb8
  4494c4:	ret
  4494c8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494cc:	add	x0, x0, #0xa0
  4494d0:	ret
  4494d4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494d8:	add	x0, x0, #0x90
  4494dc:	ret
  4494e0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494e4:	add	x0, x0, #0x80
  4494e8:	ret
  4494ec:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494f0:	add	x0, x0, #0x70
  4494f4:	ret
  4494f8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4494fc:	add	x0, x0, #0x60
  449500:	ret
  449504:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449508:	add	x0, x0, #0x50
  44950c:	ret
  449510:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449514:	add	x0, x0, #0x38
  449518:	ret
  44951c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449520:	add	x0, x0, #0x28
  449524:	ret
  449528:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44952c:	add	x0, x0, #0x10
  449530:	ret
  449534:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449538:	add	x0, x0, #0x0
  44953c:	ret
  449540:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449544:	add	x0, x0, #0xfe8
  449548:	ret
  44954c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449550:	add	x0, x0, #0xfd0
  449554:	ret
  449558:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44955c:	add	x0, x0, #0xfb8
  449560:	ret
  449564:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449568:	add	x0, x0, #0xfa8
  44956c:	ret
  449570:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449574:	add	x0, x0, #0xf90
  449578:	ret
  44957c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449580:	add	x0, x0, #0xf78
  449584:	ret
  449588:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44958c:	add	x0, x0, #0xf60
  449590:	ret
  449594:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449598:	add	x0, x0, #0xf50
  44959c:	ret
  4495a0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495a4:	add	x0, x0, #0xf40
  4495a8:	ret
  4495ac:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495b0:	add	x0, x0, #0xf28
  4495b4:	ret
  4495b8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495bc:	add	x0, x0, #0xf10
  4495c0:	ret
  4495c4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495c8:	add	x0, x0, #0xf00
  4495cc:	ret
  4495d0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495d4:	add	x0, x0, #0xef0
  4495d8:	ret
  4495dc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495e0:	add	x0, x0, #0xee0
  4495e4:	ret
  4495e8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495ec:	add	x0, x0, #0xed0
  4495f0:	ret
  4495f4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4495f8:	add	x0, x0, #0xeb8
  4495fc:	ret
  449600:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449604:	add	x0, x0, #0xea0
  449608:	ret
  44960c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449610:	add	x0, x0, #0xe88
  449614:	ret
  449618:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44961c:	add	x0, x0, #0xe78
  449620:	ret
  449624:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449628:	add	x0, x0, #0xe58
  44962c:	ret
  449630:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449634:	add	x0, x0, #0xe40
  449638:	ret
  44963c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449640:	add	x0, x0, #0xe20
  449644:	ret
  449648:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44964c:	add	x0, x0, #0xe08
  449650:	ret
  449654:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449658:	add	x0, x0, #0xdf8
  44965c:	ret
  449660:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449664:	add	x0, x0, #0xde0
  449668:	ret
  44966c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449670:	add	x0, x0, #0xdc8
  449674:	ret
  449678:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44967c:	add	x0, x0, #0xdb8
  449680:	ret
  449684:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449688:	add	x0, x0, #0xda8
  44968c:	ret
  449690:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449694:	add	x0, x0, #0xd90
  449698:	ret
  44969c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496a0:	add	x0, x0, #0xd78
  4496a4:	ret
  4496a8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496ac:	add	x0, x0, #0xd60
  4496b0:	ret
  4496b4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496b8:	add	x0, x0, #0xd50
  4496bc:	ret
  4496c0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496c4:	add	x0, x0, #0xd38
  4496c8:	ret
  4496cc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496d0:	add	x0, x0, #0xd28
  4496d4:	ret
  4496d8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496dc:	add	x0, x0, #0xd18
  4496e0:	ret
  4496e4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496e8:	add	x0, x0, #0xd00
  4496ec:	ret
  4496f0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4496f4:	add	x0, x0, #0xce8
  4496f8:	ret
  4496fc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449700:	add	x0, x0, #0xcd8
  449704:	ret
  449708:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44970c:	add	x0, x0, #0xcc8
  449710:	ret
  449714:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449718:	add	x0, x0, #0xcb0
  44971c:	ret
  449720:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449724:	add	x0, x0, #0xc90
  449728:	ret
  44972c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449730:	add	x0, x0, #0xc80
  449734:	ret
  449738:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44973c:	add	x0, x0, #0xc60
  449740:	ret
  449744:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449748:	add	x0, x0, #0xc48
  44974c:	ret
  449750:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449754:	add	x0, x0, #0xc30
  449758:	ret
  44975c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449760:	add	x0, x0, #0xc18
  449764:	ret
  449768:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44976c:	add	x0, x0, #0xc00
  449770:	ret
  449774:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449778:	add	x0, x0, #0xbe8
  44977c:	ret
  449780:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449784:	add	x0, x0, #0xbd0
  449788:	ret
  44978c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449790:	add	x0, x0, #0xbb8
  449794:	ret
  449798:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44979c:	add	x0, x0, #0xba0
  4497a0:	ret
  4497a4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497a8:	add	x0, x0, #0xb88
  4497ac:	ret
  4497b0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497b4:	add	x0, x0, #0xb70
  4497b8:	ret
  4497bc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497c0:	add	x0, x0, #0xb60
  4497c4:	ret
  4497c8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497cc:	add	x0, x0, #0xb48
  4497d0:	ret
  4497d4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497d8:	add	x0, x0, #0xb30
  4497dc:	ret
  4497e0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497e4:	add	x0, x0, #0xb20
  4497e8:	ret
  4497ec:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497f0:	add	x0, x0, #0xb08
  4497f4:	ret
  4497f8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4497fc:	add	x0, x0, #0xaf0
  449800:	ret
  449804:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449808:	add	x0, x0, #0xad8
  44980c:	ret
  449810:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449814:	add	x0, x0, #0xac8
  449818:	ret
  44981c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449820:	add	x0, x0, #0xab0
  449824:	ret
  449828:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44982c:	add	x0, x0, #0xa98
  449830:	ret
  449834:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449838:	add	x0, x0, #0xa88
  44983c:	ret
  449840:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449844:	add	x0, x0, #0xa70
  449848:	ret
  44984c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449850:	add	x0, x0, #0xa58
  449854:	ret
  449858:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44985c:	add	x0, x0, #0xa48
  449860:	ret
  449864:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449868:	add	x0, x0, #0xa38
  44986c:	ret
  449870:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449874:	add	x0, x0, #0xa28
  449878:	ret
  44987c:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449880:	add	x0, x0, #0xa18
  449884:	ret
  449888:	adrp	x0, 487000 <warn@@Base+0x406c0>
  44988c:	add	x0, x0, #0xa08
  449890:	ret
  449894:	adrp	x0, 487000 <warn@@Base+0x406c0>
  449898:	add	x0, x0, #0x9f8
  44989c:	ret
  4498a0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498a4:	add	x0, x0, #0x9e0
  4498a8:	ret
  4498ac:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498b0:	add	x0, x0, #0x9d0
  4498b4:	ret
  4498b8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498bc:	add	x0, x0, #0x9b8
  4498c0:	ret
  4498c4:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498c8:	add	x0, x0, #0x9a8
  4498cc:	ret
  4498d0:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498d4:	add	x0, x0, #0x990
  4498d8:	ret
  4498dc:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498e0:	add	x0, x0, #0x980
  4498e4:	ret
  4498e8:	adrp	x0, 487000 <warn@@Base+0x406c0>
  4498ec:	add	x0, x0, #0x970
  4498f0:	ret
  4498f4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  4498f8:	add	x0, x0, #0xb38
  4498fc:	ret
  449900:	mov	x0, #0x0                   	// #0
  449904:	ret
  449908:	mov	x0, #0x0                   	// #0
  44990c:	ret
  449910:	mov	x0, #0x0                   	// #0
  449914:	ret
  449918:	mov	x0, #0x0                   	// #0
  44991c:	ret
  449920:	mov	x0, #0x0                   	// #0
  449924:	ret
  449928:	mov	x0, #0x0                   	// #0
  44992c:	ret
  449930:	mov	x0, #0x0                   	// #0
  449934:	ret
  449938:	sub	w0, w0, #0x3
  44993c:	cmp	w0, #0xfa
  449940:	b.ls	44994c <warn@@Base+0x300c>  // b.plast
  449944:	mov	x0, #0x0                   	// #0
  449948:	ret
  44994c:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  449950:	add	x1, x1, #0x280
  449954:	ldrh	w0, [x1, w0, uxtw #1]
  449958:	adr	x1, 449964 <warn@@Base+0x3024>
  44995c:	add	x0, x1, w0, sxth #2
  449960:	br	x0
  449964:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449968:	add	x0, x0, #0x568
  44996c:	ret
  449970:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449974:	add	x0, x0, #0x550
  449978:	ret
  44997c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449980:	add	x0, x0, #0x538
  449984:	ret
  449988:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44998c:	add	x0, x0, #0x520
  449990:	ret
  449994:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449998:	add	x0, x0, #0xcd0
  44999c:	ret
  4499a0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  4499a4:	add	x0, x0, #0x3e8
  4499a8:	ret
  4499ac:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499b0:	add	x0, x0, #0xca0
  4499b4:	ret
  4499b8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499bc:	add	x0, x0, #0xc78
  4499c0:	ret
  4499c4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499c8:	add	x0, x0, #0xc48
  4499cc:	ret
  4499d0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499d4:	add	x0, x0, #0xc18
  4499d8:	ret
  4499dc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499e0:	add	x0, x0, #0xbe8
  4499e4:	ret
  4499e8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  4499ec:	add	x0, x0, #0xbb0
  4499f0:	ret
  4499f4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  4499f8:	add	x0, x0, #0x508
  4499fc:	ret
  449a00:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a04:	add	x0, x0, #0x200
  449a08:	ret
  449a0c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449a10:	add	x0, x0, #0x588
  449a14:	ret
  449a18:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a1c:	add	x0, x0, #0x3d8
  449a20:	ret
  449a24:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a28:	add	x0, x0, #0x3c0
  449a2c:	ret
  449a30:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a34:	add	x0, x0, #0x3a8
  449a38:	ret
  449a3c:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a40:	add	x0, x0, #0x390
  449a44:	ret
  449a48:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a4c:	add	x0, x0, #0x378
  449a50:	ret
  449a54:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449a58:	add	x0, x0, #0x360
  449a5c:	ret
  449a60:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449a64:	add	x0, x0, #0x4e8
  449a68:	ret
  449a6c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449a70:	add	x0, x0, #0xcb8
  449a74:	ret
  449a78:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449a7c:	add	x0, x0, #0xc90
  449a80:	ret
  449a84:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449a88:	add	x0, x0, #0x4d0
  449a8c:	ret
  449a90:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449a94:	add	x0, x0, #0xc60
  449a98:	ret
  449a9c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449aa0:	add	x0, x0, #0xc30
  449aa4:	ret
  449aa8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449aac:	add	x0, x0, #0xc00
  449ab0:	ret
  449ab4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449ab8:	add	x0, x0, #0xbd0
  449abc:	ret
  449ac0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ac4:	add	x0, x0, #0x4c0
  449ac8:	ret
  449acc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ad0:	add	x0, x0, #0x4b0
  449ad4:	ret
  449ad8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  449adc:	add	x0, x0, #0xb98
  449ae0:	ret
  449ae4:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449ae8:	add	x0, x0, #0x1a0
  449aec:	ret
  449af0:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449af4:	add	x0, x0, #0x1b8
  449af8:	ret
  449afc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b00:	add	x0, x0, #0x4a0
  449b04:	ret
  449b08:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449b0c:	add	x0, x0, #0x150
  449b10:	ret
  449b14:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449b18:	add	x0, x0, #0x138
  449b1c:	ret
  449b20:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b24:	add	x0, x0, #0x490
  449b28:	ret
  449b2c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b30:	add	x0, x0, #0x480
  449b34:	ret
  449b38:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b3c:	add	x0, x0, #0x470
  449b40:	ret
  449b44:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449b48:	add	x0, x0, #0xb0
  449b4c:	ret
  449b50:	adrp	x0, 47e000 <warn@@Base+0x376c0>
  449b54:	add	x0, x0, #0xa0
  449b58:	ret
  449b5c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b60:	add	x0, x0, #0x458
  449b64:	ret
  449b68:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b6c:	add	x0, x0, #0x440
  449b70:	ret
  449b74:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b78:	add	x0, x0, #0x430
  449b7c:	ret
  449b80:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b84:	add	x0, x0, #0x420
  449b88:	ret
  449b8c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b90:	add	x0, x0, #0x410
  449b94:	ret
  449b98:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449b9c:	add	x0, x0, #0x400
  449ba0:	ret
  449ba4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ba8:	add	x0, x0, #0x3f0
  449bac:	ret
  449bb0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bb4:	add	x0, x0, #0x3e0
  449bb8:	ret
  449bbc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bc0:	add	x0, x0, #0x3d0
  449bc4:	ret
  449bc8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bcc:	add	x0, x0, #0x3c0
  449bd0:	ret
  449bd4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bd8:	add	x0, x0, #0x3b0
  449bdc:	ret
  449be0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449be4:	add	x0, x0, #0x3a0
  449be8:	ret
  449bec:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bf0:	add	x0, x0, #0x390
  449bf4:	ret
  449bf8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449bfc:	add	x0, x0, #0x380
  449c00:	ret
  449c04:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c08:	add	x0, x0, #0x370
  449c0c:	ret
  449c10:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c14:	add	x0, x0, #0x360
  449c18:	ret
  449c1c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c20:	add	x0, x0, #0x350
  449c24:	ret
  449c28:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c2c:	add	x0, x0, #0x340
  449c30:	ret
  449c34:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c38:	add	x0, x0, #0x330
  449c3c:	ret
  449c40:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c44:	add	x0, x0, #0x320
  449c48:	ret
  449c4c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c50:	add	x0, x0, #0x310
  449c54:	ret
  449c58:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c5c:	add	x0, x0, #0x300
  449c60:	ret
  449c64:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c68:	add	x0, x0, #0x2f0
  449c6c:	ret
  449c70:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c74:	add	x0, x0, #0x2e0
  449c78:	ret
  449c7c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c80:	add	x0, x0, #0x2d0
  449c84:	ret
  449c88:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c8c:	add	x0, x0, #0x2c0
  449c90:	ret
  449c94:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449c98:	add	x0, x0, #0x2b0
  449c9c:	ret
  449ca0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ca4:	add	x0, x0, #0x2a0
  449ca8:	ret
  449cac:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cb0:	add	x0, x0, #0x290
  449cb4:	ret
  449cb8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cbc:	add	x0, x0, #0x280
  449cc0:	ret
  449cc4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cc8:	add	x0, x0, #0x270
  449ccc:	ret
  449cd0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cd4:	add	x0, x0, #0x260
  449cd8:	ret
  449cdc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ce0:	add	x0, x0, #0x250
  449ce4:	ret
  449ce8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cec:	add	x0, x0, #0x240
  449cf0:	ret
  449cf4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449cf8:	add	x0, x0, #0x230
  449cfc:	ret
  449d00:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d04:	add	x0, x0, #0x220
  449d08:	ret
  449d0c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d10:	add	x0, x0, #0x210
  449d14:	ret
  449d18:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d1c:	add	x0, x0, #0x200
  449d20:	ret
  449d24:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d28:	add	x0, x0, #0x1f0
  449d2c:	ret
  449d30:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d34:	add	x0, x0, #0x1e0
  449d38:	ret
  449d3c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d40:	add	x0, x0, #0x1d0
  449d44:	ret
  449d48:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d4c:	add	x0, x0, #0x1c0
  449d50:	ret
  449d54:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d58:	add	x0, x0, #0x1b0
  449d5c:	ret
  449d60:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d64:	add	x0, x0, #0x1a0
  449d68:	ret
  449d6c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d70:	add	x0, x0, #0x190
  449d74:	ret
  449d78:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d7c:	add	x0, x0, #0x180
  449d80:	ret
  449d84:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d88:	add	x0, x0, #0x170
  449d8c:	ret
  449d90:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449d94:	add	x0, x0, #0x160
  449d98:	ret
  449d9c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449da0:	add	x0, x0, #0x150
  449da4:	ret
  449da8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449dac:	add	x0, x0, #0x140
  449db0:	ret
  449db4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449db8:	add	x0, x0, #0x130
  449dbc:	ret
  449dc0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449dc4:	add	x0, x0, #0x120
  449dc8:	ret
  449dcc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449dd0:	add	x0, x0, #0x110
  449dd4:	ret
  449dd8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449ddc:	add	x0, x0, #0x100
  449de0:	ret
  449de4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449de8:	add	x0, x0, #0xf0
  449dec:	ret
  449df0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449df4:	add	x0, x0, #0xe0
  449df8:	ret
  449dfc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e00:	add	x0, x0, #0xd0
  449e04:	ret
  449e08:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e0c:	add	x0, x0, #0xc0
  449e10:	ret
  449e14:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e18:	add	x0, x0, #0xb0
  449e1c:	ret
  449e20:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e24:	add	x0, x0, #0xa0
  449e28:	ret
  449e2c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e30:	add	x0, x0, #0x90
  449e34:	ret
  449e38:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e3c:	add	x0, x0, #0x80
  449e40:	ret
  449e44:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e48:	add	x0, x0, #0x70
  449e4c:	ret
  449e50:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e54:	add	x0, x0, #0x60
  449e58:	ret
  449e5c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e60:	add	x0, x0, #0x50
  449e64:	ret
  449e68:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e6c:	add	x0, x0, #0x40
  449e70:	ret
  449e74:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e78:	add	x0, x0, #0x30
  449e7c:	ret
  449e80:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e84:	add	x0, x0, #0x20
  449e88:	ret
  449e8c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e90:	add	x0, x0, #0x10
  449e94:	ret
  449e98:	adrp	x0, 489000 <warn@@Base+0x426c0>
  449e9c:	add	x0, x0, #0x0
  449ea0:	ret
  449ea4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ea8:	add	x0, x0, #0xff0
  449eac:	ret
  449eb0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449eb4:	add	x0, x0, #0xfe0
  449eb8:	ret
  449ebc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ec0:	add	x0, x0, #0xfd0
  449ec4:	ret
  449ec8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ecc:	add	x0, x0, #0xfc0
  449ed0:	ret
  449ed4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ed8:	add	x0, x0, #0xfb0
  449edc:	ret
  449ee0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ee4:	add	x0, x0, #0xfa0
  449ee8:	ret
  449eec:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ef0:	add	x0, x0, #0xf90
  449ef4:	ret
  449ef8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449efc:	add	x0, x0, #0xf80
  449f00:	ret
  449f04:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f08:	add	x0, x0, #0xf70
  449f0c:	ret
  449f10:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f14:	add	x0, x0, #0xf60
  449f18:	ret
  449f1c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f20:	add	x0, x0, #0xf50
  449f24:	ret
  449f28:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f2c:	add	x0, x0, #0xf40
  449f30:	ret
  449f34:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f38:	add	x0, x0, #0xf30
  449f3c:	ret
  449f40:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f44:	add	x0, x0, #0xf20
  449f48:	ret
  449f4c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f50:	add	x0, x0, #0xf10
  449f54:	ret
  449f58:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f5c:	add	x0, x0, #0xf00
  449f60:	ret
  449f64:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f68:	add	x0, x0, #0xef0
  449f6c:	ret
  449f70:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f74:	add	x0, x0, #0xee0
  449f78:	ret
  449f7c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f80:	add	x0, x0, #0xed0
  449f84:	ret
  449f88:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f8c:	add	x0, x0, #0xec0
  449f90:	ret
  449f94:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449f98:	add	x0, x0, #0xeb0
  449f9c:	ret
  449fa0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fa4:	add	x0, x0, #0xea0
  449fa8:	ret
  449fac:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fb0:	add	x0, x0, #0xe90
  449fb4:	ret
  449fb8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fbc:	add	x0, x0, #0xe80
  449fc0:	ret
  449fc4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fc8:	add	x0, x0, #0xe70
  449fcc:	ret
  449fd0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fd4:	add	x0, x0, #0xe60
  449fd8:	ret
  449fdc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fe0:	add	x0, x0, #0xe50
  449fe4:	ret
  449fe8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449fec:	add	x0, x0, #0xe40
  449ff0:	ret
  449ff4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  449ff8:	add	x0, x0, #0xe30
  449ffc:	ret
  44a000:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a004:	add	x0, x0, #0xe20
  44a008:	ret
  44a00c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a010:	add	x0, x0, #0xe10
  44a014:	ret
  44a018:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a01c:	add	x0, x0, #0xe00
  44a020:	ret
  44a024:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a028:	add	x0, x0, #0xdf0
  44a02c:	ret
  44a030:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a034:	add	x0, x0, #0xfc0
  44a038:	ret
  44a03c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a040:	add	x0, x0, #0xfb0
  44a044:	ret
  44a048:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a04c:	add	x0, x0, #0xfa0
  44a050:	ret
  44a054:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a058:	add	x0, x0, #0xf90
  44a05c:	ret
  44a060:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a064:	add	x0, x0, #0xf80
  44a068:	ret
  44a06c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a070:	add	x0, x0, #0xf70
  44a074:	ret
  44a078:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a07c:	add	x0, x0, #0xde0
  44a080:	ret
  44a084:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a088:	add	x0, x0, #0xf50
  44a08c:	ret
  44a090:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a094:	add	x0, x0, #0xf40
  44a098:	ret
  44a09c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0a0:	add	x0, x0, #0xf30
  44a0a4:	ret
  44a0a8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0ac:	add	x0, x0, #0xf20
  44a0b0:	ret
  44a0b4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a0b8:	add	x0, x0, #0xdc8
  44a0bc:	ret
  44a0c0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0c4:	add	x0, x0, #0xef8
  44a0c8:	ret
  44a0cc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0d0:	add	x0, x0, #0xee8
  44a0d4:	ret
  44a0d8:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0dc:	add	x0, x0, #0xed8
  44a0e0:	ret
  44a0e4:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0e8:	add	x0, x0, #0xec8
  44a0ec:	ret
  44a0f0:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a0f4:	add	x0, x0, #0xeb8
  44a0f8:	ret
  44a0fc:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a100:	add	x0, x0, #0xea8
  44a104:	ret
  44a108:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a10c:	add	x0, x0, #0xe98
  44a110:	ret
  44a114:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a118:	add	x0, x0, #0xe88
  44a11c:	ret
  44a120:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a124:	add	x0, x0, #0xe78
  44a128:	ret
  44a12c:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a130:	add	x0, x0, #0xe68
  44a134:	ret
  44a138:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a13c:	add	x0, x0, #0xe58
  44a140:	ret
  44a144:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a148:	add	x0, x0, #0xe48
  44a14c:	ret
  44a150:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a154:	add	x0, x0, #0xe38
  44a158:	ret
  44a15c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a160:	add	x0, x0, #0xdb8
  44a164:	ret
  44a168:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a16c:	add	x0, x0, #0xe18
  44a170:	ret
  44a174:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a178:	add	x0, x0, #0xe08
  44a17c:	ret
  44a180:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a184:	add	x0, x0, #0xdf8
  44a188:	ret
  44a18c:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a190:	add	x0, x0, #0xda8
  44a194:	ret
  44a198:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a19c:	add	x0, x0, #0xd98
  44a1a0:	ret
  44a1a4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1a8:	add	x0, x0, #0xd88
  44a1ac:	ret
  44a1b0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1b4:	add	x0, x0, #0xd78
  44a1b8:	ret
  44a1bc:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1c0:	add	x0, x0, #0xd68
  44a1c4:	ret
  44a1c8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1cc:	add	x0, x0, #0xd58
  44a1d0:	ret
  44a1d4:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1d8:	add	x0, x0, #0xd48
  44a1dc:	ret
  44a1e0:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1e4:	add	x0, x0, #0xd38
  44a1e8:	ret
  44a1ec:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1f0:	add	x0, x0, #0xd28
  44a1f4:	ret
  44a1f8:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a1fc:	add	x0, x0, #0xd18
  44a200:	ret
  44a204:	adrp	x0, 488000 <warn@@Base+0x416c0>
  44a208:	add	x0, x0, #0xd08
  44a20c:	ret
  44a210:	adrp	x0, 47d000 <warn@@Base+0x366c0>
  44a214:	add	x0, x0, #0xcf8
  44a218:	ret
  44a21c:	nop
  44a220:	cmp	w0, #0x90
  44a224:	b.ls	44a230 <warn@@Base+0x38f0>  // b.plast
  44a228:	mov	x0, #0x0                   	// #0
  44a22c:	ret
  44a230:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  44a234:	add	x1, x1, #0x478
  44a238:	ldrb	w0, [x1, w0, uxtw]
  44a23c:	adr	x1, 44a248 <warn@@Base+0x3908>
  44a240:	add	x0, x1, w0, sxtb #2
  44a244:	br	x0
  44a248:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a24c:	add	x0, x0, #0x8a8
  44a250:	ret
  44a254:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a258:	add	x0, x0, #0x888
  44a25c:	ret
  44a260:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a264:	add	x0, x0, #0x868
  44a268:	ret
  44a26c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a270:	add	x0, x0, #0x850
  44a274:	ret
  44a278:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a27c:	add	x0, x0, #0x838
  44a280:	ret
  44a284:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a288:	add	x0, x0, #0x820
  44a28c:	ret
  44a290:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a294:	add	x0, x0, #0x800
  44a298:	ret
  44a29c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2a0:	add	x0, x0, #0x7e8
  44a2a4:	ret
  44a2a8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2ac:	add	x0, x0, #0x7d0
  44a2b0:	ret
  44a2b4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2b8:	add	x0, x0, #0x7b0
  44a2bc:	ret
  44a2c0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2c4:	add	x0, x0, #0x790
  44a2c8:	ret
  44a2cc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2d0:	add	x0, x0, #0x778
  44a2d4:	ret
  44a2d8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2dc:	add	x0, x0, #0x758
  44a2e0:	ret
  44a2e4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2e8:	add	x0, x0, #0x740
  44a2ec:	ret
  44a2f0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a2f4:	add	x0, x0, #0x720
  44a2f8:	ret
  44a2fc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a300:	add	x0, x0, #0x708
  44a304:	ret
  44a308:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a30c:	add	x0, x0, #0x6f8
  44a310:	ret
  44a314:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a318:	add	x0, x0, #0x6e8
  44a31c:	ret
  44a320:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a324:	add	x0, x0, #0x6d8
  44a328:	ret
  44a32c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a330:	add	x0, x0, #0x6c0
  44a334:	ret
  44a338:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a33c:	add	x0, x0, #0x6a8
  44a340:	ret
  44a344:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a348:	add	x0, x0, #0x690
  44a34c:	ret
  44a350:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a354:	add	x0, x0, #0x680
  44a358:	ret
  44a35c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a360:	add	x0, x0, #0x668
  44a364:	ret
  44a368:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a36c:	add	x0, x0, #0x650
  44a370:	ret
  44a374:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a378:	add	x0, x0, #0x638
  44a37c:	ret
  44a380:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a384:	add	x0, x0, #0x620
  44a388:	ret
  44a38c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a390:	add	x0, x0, #0x610
  44a394:	ret
  44a398:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a39c:	add	x0, x0, #0x5f8
  44a3a0:	ret
  44a3a4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3a8:	add	x0, x0, #0x5e8
  44a3ac:	ret
  44a3b0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3b4:	add	x0, x0, #0x5d8
  44a3b8:	ret
  44a3bc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3c0:	add	x0, x0, #0x5c0
  44a3c4:	ret
  44a3c8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3cc:	add	x0, x0, #0x5b0
  44a3d0:	ret
  44a3d4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3d8:	add	x0, x0, #0x5a0
  44a3dc:	ret
  44a3e0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a3e4:	add	x0, x0, #0x8c8
  44a3e8:	ret
  44a3ec:	nop
  44a3f0:	cmp	w0, #0xc0
  44a3f4:	b.ls	44a400 <warn@@Base+0x3ac0>  // b.plast
  44a3f8:	mov	x0, #0x0                   	// #0
  44a3fc:	ret
  44a400:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  44a404:	add	x1, x1, #0x50c
  44a408:	ldrb	w0, [x1, w0, uxtw]
  44a40c:	adr	x1, 44a418 <warn@@Base+0x3ad8>
  44a410:	add	x0, x1, w0, sxtb #2
  44a414:	br	x0
  44a418:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a41c:	add	x0, x0, #0x8f0
  44a420:	ret
  44a424:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a428:	add	x0, x0, #0xb30
  44a42c:	ret
  44a430:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a434:	add	x0, x0, #0xb90
  44a438:	ret
  44a43c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a440:	add	x0, x0, #0xb78
  44a444:	ret
  44a448:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a44c:	add	x0, x0, #0xb60
  44a450:	ret
  44a454:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a458:	add	x0, x0, #0xb40
  44a45c:	ret
  44a460:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a464:	add	x0, x0, #0xb20
  44a468:	ret
  44a46c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a470:	add	x0, x0, #0xb08
  44a474:	ret
  44a478:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a47c:	add	x0, x0, #0xaf0
  44a480:	ret
  44a484:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a488:	add	x0, x0, #0xad8
  44a48c:	ret
  44a490:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a494:	add	x0, x0, #0xab8
  44a498:	ret
  44a49c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4a0:	add	x0, x0, #0xaa0
  44a4a4:	ret
  44a4a8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4ac:	add	x0, x0, #0xa80
  44a4b0:	ret
  44a4b4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4b8:	add	x0, x0, #0xa68
  44a4bc:	ret
  44a4c0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4c4:	add	x0, x0, #0xa48
  44a4c8:	ret
  44a4cc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4d0:	add	x0, x0, #0xa30
  44a4d4:	ret
  44a4d8:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4dc:	add	x0, x0, #0xa18
  44a4e0:	ret
  44a4e4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4e8:	add	x0, x0, #0xa08
  44a4ec:	ret
  44a4f0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a4f4:	add	x0, x0, #0x9f0
  44a4f8:	ret
  44a4fc:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a500:	add	x0, x0, #0x9d8
  44a504:	ret
  44a508:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a50c:	add	x0, x0, #0x9c8
  44a510:	ret
  44a514:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a518:	add	x0, x0, #0x9b0
  44a51c:	ret
  44a520:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a524:	add	x0, x0, #0x998
  44a528:	ret
  44a52c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a530:	add	x0, x0, #0x980
  44a534:	ret
  44a538:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a53c:	add	x0, x0, #0x968
  44a540:	ret
  44a544:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a548:	add	x0, x0, #0x950
  44a54c:	ret
  44a550:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a554:	add	x0, x0, #0x938
  44a558:	ret
  44a55c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a560:	add	x0, x0, #0x920
  44a564:	ret
  44a568:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a56c:	add	x0, x0, #0x910
  44a570:	ret
  44a574:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a578:	add	x0, x0, #0x900
  44a57c:	ret
  44a580:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a584:	add	x0, x0, #0x8d8
  44a588:	ret
  44a58c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a590:	add	x0, x0, #0xbb8
  44a594:	ret
  44a598:	cmp	w0, #0x5
  44a59c:	b.eq	44a638 <warn@@Base+0x3cf8>  // b.none
  44a5a0:	b.hi	44a5dc <warn@@Base+0x3c9c>  // b.pmore
  44a5a4:	cmp	w0, #0x3
  44a5a8:	b.eq	44a62c <warn@@Base+0x3cec>  // b.none
  44a5ac:	cmp	w0, #0x4
  44a5b0:	b.ne	44a5c0 <warn@@Base+0x3c80>  // b.any
  44a5b4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a5b8:	add	x0, x0, #0xc50
  44a5bc:	ret
  44a5c0:	cmp	w0, #0x1
  44a5c4:	b.eq	44a614 <warn@@Base+0x3cd4>  // b.none
  44a5c8:	cmp	w0, #0x2
  44a5cc:	b.ne	44a644 <warn@@Base+0x3d04>  // b.any
  44a5d0:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a5d4:	add	x0, x0, #0xc38
  44a5d8:	ret
  44a5dc:	mov	w1, #0x2001                	// #8193
  44a5e0:	cmp	w0, w1
  44a5e4:	b.eq	44a620 <warn@@Base+0x3ce0>  // b.none
  44a5e8:	mov	w1, #0x3fff                	// #16383
  44a5ec:	cmp	w0, w1
  44a5f0:	b.ne	44a600 <warn@@Base+0x3cc0>  // b.any
  44a5f4:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a5f8:	add	x0, x0, #0xc28
  44a5fc:	ret
  44a600:	cmp	w0, #0x2, lsl #12
  44a604:	b.ne	44a644 <warn@@Base+0x3d04>  // b.any
  44a608:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a60c:	add	x0, x0, #0xc60
  44a610:	ret
  44a614:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a618:	add	x0, x0, #0xbc8
  44a61c:	ret
  44a620:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a624:	add	x0, x0, #0xc10
  44a628:	ret
  44a62c:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a630:	add	x0, x0, #0xbf8
  44a634:	ret
  44a638:	adrp	x0, 489000 <warn@@Base+0x426c0>
  44a63c:	add	x0, x0, #0xbe0
  44a640:	ret
  44a644:	mov	x0, #0x0                   	// #0
  44a648:	ret
  44a64c:	nop
  44a650:	ldrb	w2, [x0]
  44a654:	mov	x1, x0
  44a658:	cbz	w2, 44a674 <warn@@Base+0x3d34>
  44a65c:	nop
  44a660:	add	x1, x1, #0x1
  44a664:	cmp	w2, #0x2f
  44a668:	csel	x0, x0, x1, ne  // ne = any
  44a66c:	ldrb	w2, [x1]
  44a670:	cbnz	w2, 44a660 <warn@@Base+0x3d20>
  44a674:	ret
  44a678:	mov	x1, x0
  44a67c:	adrp	x2, 4a0000 <warn@@Base+0x596c0>
  44a680:	mov	w3, #0x88                  	// #136
  44a684:	ldr	x0, [x2, #4032]
  44a688:	ldrb	w2, [x1]
  44a68c:	ldrh	w0, [x0, w2, sxtw #1]
  44a690:	tst	w3, w0
  44a694:	b.eq	44a6a4 <warn@@Base+0x3d64>  // b.none
  44a698:	ldrb	w0, [x1, #1]
  44a69c:	cmp	w0, #0x3a
  44a6a0:	b.eq	44a6cc <warn@@Base+0x3d8c>  // b.none
  44a6a4:	mov	x0, x1
  44a6a8:	cbz	w2, 44a6c8 <warn@@Base+0x3d88>
  44a6ac:	mov	w3, #0x5c                  	// #92
  44a6b0:	add	x1, x1, #0x1
  44a6b4:	cmp	w2, #0x2f
  44a6b8:	ccmp	w2, w3, #0x4, ne  // ne = any
  44a6bc:	csel	x0, x0, x1, ne  // ne = any
  44a6c0:	ldrb	w2, [x1]
  44a6c4:	cbnz	w2, 44a6b0 <warn@@Base+0x3d70>
  44a6c8:	ret
  44a6cc:	ldrb	w2, [x1, #2]
  44a6d0:	add	x1, x1, #0x2
  44a6d4:	b	44a6a4 <warn@@Base+0x3d64>
  44a6d8:	b	44a650 <warn@@Base+0x3d10>
  44a6dc:	nop
  44a6e0:	mov	x12, #0x1020                	// #4128
  44a6e4:	sub	sp, sp, x12
  44a6e8:	add	x1, sp, #0x20
  44a6ec:	stp	x29, x30, [sp]
  44a6f0:	mov	x29, sp
  44a6f4:	str	x19, [sp, #16]
  44a6f8:	mov	x19, x0
  44a6fc:	bl	401c90 <realpath@plt>
  44a700:	cmp	x0, #0x0
  44a704:	csel	x0, x0, x19, ne  // ne = any
  44a708:	bl	401af0 <strdup@plt>
  44a70c:	mov	x12, #0x1020                	// #4128
  44a710:	ldp	x29, x30, [sp]
  44a714:	ldr	x19, [sp, #16]
  44a718:	add	sp, sp, x12
  44a71c:	ret
  44a720:	stp	x29, x30, [sp, #-32]!
  44a724:	adrp	x1, 4a0000 <warn@@Base+0x596c0>
  44a728:	mov	x29, sp
  44a72c:	ldr	x1, [x1, #4056]
  44a730:	str	x19, [sp, #16]
  44a734:	mov	w19, w0
  44a738:	ldr	x0, [x1]
  44a73c:	cbz	x0, 44a744 <warn@@Base+0x3e04>
  44a740:	blr	x0
  44a744:	mov	w0, w19
  44a748:	bl	401920 <exit@plt>
  44a74c:	nop
  44a750:	stp	x29, x30, [sp, #-32]!
  44a754:	adrp	x2, 4a3000 <warn@@Base+0x5c6c0>
  44a758:	mov	x29, sp
  44a75c:	str	x19, [sp, #16]
  44a760:	adrp	x19, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44a764:	str	x0, [x2, #1008]
  44a768:	ldr	x1, [x19, #568]
  44a76c:	cbz	x1, 44a77c <warn@@Base+0x3e3c>
  44a770:	ldr	x19, [sp, #16]
  44a774:	ldp	x29, x30, [sp], #32
  44a778:	ret
  44a77c:	mov	x0, #0x0                   	// #0
  44a780:	bl	401930 <sbrk@plt>
  44a784:	str	x0, [x19, #568]
  44a788:	ldr	x19, [sp, #16]
  44a78c:	ldp	x29, x30, [sp], #32
  44a790:	ret
  44a794:	nop
  44a798:	stp	x29, x30, [sp, #-32]!
  44a79c:	adrp	x1, 4a8000 <stdout@@GLIBC_2.17+0x4bf0>
  44a7a0:	mov	x29, sp
  44a7a4:	stp	x19, x20, [sp, #16]
  44a7a8:	mov	x19, x0
  44a7ac:	mov	x0, #0x0                   	// #0
  44a7b0:	ldr	x20, [x1, #568]
  44a7b4:	cbz	x20, 44a808 <warn@@Base+0x3ec8>
  44a7b8:	bl	401930 <sbrk@plt>
  44a7bc:	sub	x5, x0, x20
  44a7c0:	adrp	x0, 4a3000 <warn@@Base+0x5c6c0>
  44a7c4:	adrp	x6, 4a0000 <warn@@Base+0x596c0>
  44a7c8:	adrp	x1, 47b000 <warn@@Base+0x346c0>
  44a7cc:	adrp	x3, 455000 <warn@@Base+0xe6c0>
  44a7d0:	ldr	x2, [x0, #1008]
  44a7d4:	add	x1, x1, #0xca8
  44a7d8:	ldr	x6, [x6, #4024]
  44a7dc:	add	x3, x3, #0xef0
  44a7e0:	ldrb	w7, [x2]
  44a7e4:	mov	x4, x19
  44a7e8:	ldr	x0, [x6]
  44a7ec:	cmp	w7, #0x0
  44a7f0:	csel	x3, x3, x1, ne  // ne = any
  44a7f4:	adrp	x1, 48a000 <warn@@Base+0x436c0>
  44a7f8:	add	x1, x1, #0x9d0
  44a7fc:	bl	401d20 <fprintf@plt>
  44a800:	mov	w0, #0x1                   	// #1
  44a804:	bl	44a720 <warn@@Base+0x3de0>
  44a808:	bl	401930 <sbrk@plt>
  44a80c:	adrp	x5, 4a0000 <warn@@Base+0x596c0>
  44a810:	ldr	x5, [x5, #4064]
  44a814:	sub	x5, x0, x5
  44a818:	b	44a7c0 <warn@@Base+0x3e80>
  44a81c:	nop
  44a820:	stp	x29, x30, [sp, #-32]!
  44a824:	cmp	x0, #0x0
  44a828:	mov	x29, sp
  44a82c:	str	x19, [sp, #16]
  44a830:	csinc	x19, x0, xzr, ne  // ne = any
  44a834:	mov	x0, x19
  44a838:	bl	401a30 <malloc@plt>
  44a83c:	cbz	x0, 44a84c <warn@@Base+0x3f0c>
  44a840:	ldr	x19, [sp, #16]
  44a844:	ldp	x29, x30, [sp], #32
  44a848:	ret
  44a84c:	mov	x0, x19
  44a850:	bl	44a798 <warn@@Base+0x3e58>
  44a854:	nop
  44a858:	stp	x29, x30, [sp, #-32]!
  44a85c:	cmp	x0, #0x0
  44a860:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  44a864:	mov	x29, sp
  44a868:	stp	x19, x20, [sp, #16]
  44a86c:	b.ne	44a894 <warn@@Base+0x3f54>  // b.any
  44a870:	mov	x19, #0x1                   	// #1
  44a874:	mov	x20, x19
  44a878:	mov	x1, x19
  44a87c:	mov	x0, x20
  44a880:	bl	401aa0 <calloc@plt>
  44a884:	cbz	x0, 44a8a0 <warn@@Base+0x3f60>
  44a888:	ldp	x19, x20, [sp, #16]
  44a88c:	ldp	x29, x30, [sp], #32
  44a890:	ret
  44a894:	mov	x20, x0
  44a898:	mov	x19, x1
  44a89c:	b	44a878 <warn@@Base+0x3f38>
  44a8a0:	mul	x0, x20, x19
  44a8a4:	bl	44a798 <warn@@Base+0x3e58>
  44a8a8:	stp	x29, x30, [sp, #-32]!
  44a8ac:	cmp	x1, #0x0
  44a8b0:	mov	x29, sp
  44a8b4:	str	x19, [sp, #16]
  44a8b8:	csinc	x19, x1, xzr, ne  // ne = any
  44a8bc:	cbz	x0, 44a8d8 <warn@@Base+0x3f98>
  44a8c0:	mov	x1, x19
  44a8c4:	bl	401ac0 <realloc@plt>
  44a8c8:	cbz	x0, 44a8e4 <warn@@Base+0x3fa4>
  44a8cc:	ldr	x19, [sp, #16]
  44a8d0:	ldp	x29, x30, [sp], #32
  44a8d4:	ret
  44a8d8:	mov	x0, x19
  44a8dc:	bl	401a30 <malloc@plt>
  44a8e0:	b	44a8c8 <warn@@Base+0x3f88>
  44a8e4:	mov	x0, x19
  44a8e8:	bl	44a798 <warn@@Base+0x3e58>
  44a8ec:	nop
  44a8f0:	stp	x29, x30, [sp, #-32]!
  44a8f4:	mov	x29, sp
  44a8f8:	stp	x19, x20, [sp, #16]
  44a8fc:	mov	x20, x0
  44a900:	bl	401900 <strlen@plt>
  44a904:	add	x19, x0, #0x1
  44a908:	mov	x0, x19
  44a90c:	bl	44a820 <warn@@Base+0x3ee0>
  44a910:	mov	x2, x19
  44a914:	mov	x1, x20
  44a918:	ldp	x19, x20, [sp, #16]
  44a91c:	ldp	x29, x30, [sp], #32
  44a920:	b	4018d0 <memcpy@plt>
  44a924:	nop
  44a928:	stp	x29, x30, [sp, #-64]!
  44a92c:	mov	x29, sp
  44a930:	stp	x19, x20, [sp, #16]
  44a934:	adrp	x20, 4a0000 <warn@@Base+0x596c0>
  44a938:	add	x20, x20, #0xd98
  44a93c:	stp	x21, x22, [sp, #32]
  44a940:	adrp	x21, 4a0000 <warn@@Base+0x596c0>
  44a944:	add	x21, x21, #0xd90
  44a948:	sub	x20, x20, x21
  44a94c:	mov	w22, w0
  44a950:	stp	x23, x24, [sp, #48]
  44a954:	mov	x23, x1
  44a958:	mov	x24, x2
  44a95c:	bl	401880 <mbrtowc@plt-0x40>
  44a960:	cmp	xzr, x20, asr #3
  44a964:	b.eq	44a990 <warn@@Base+0x4050>  // b.none
  44a968:	asr	x20, x20, #3
  44a96c:	mov	x19, #0x0                   	// #0
  44a970:	ldr	x3, [x21, x19, lsl #3]
  44a974:	mov	x2, x24
  44a978:	add	x19, x19, #0x1
  44a97c:	mov	x1, x23
  44a980:	mov	w0, w22
  44a984:	blr	x3
  44a988:	cmp	x20, x19
  44a98c:	b.ne	44a970 <warn@@Base+0x4030>  // b.any
  44a990:	ldp	x19, x20, [sp, #16]
  44a994:	ldp	x21, x22, [sp, #32]
  44a998:	ldp	x23, x24, [sp, #48]
  44a99c:	ldp	x29, x30, [sp], #64
  44a9a0:	ret
  44a9a4:	nop
  44a9a8:	ret

Disassembly of section .fini:

000000000044a9ac <.fini>:
  44a9ac:	stp	x29, x30, [sp, #-16]!
  44a9b0:	mov	x29, sp
  44a9b4:	ldp	x29, x30, [sp], #16
  44a9b8:	ret
