------------------------------------------------------------------------
-- IF/ID Pipeline Register
-- IF ë‹¨ê³„ì—ì„œ ë‚˜ì˜¨ PCì™€ Instructionì„ ID ë‹¨ê³„ë¡œ ì „ë‹¬í•˜ëŠ” ë ˆì§€ìŠ¤í„°
-- ğŸ‘‰ Part 1ì—ì„œëŠ” Hazard / Stall / Flush ì—†ìŒ
-- ğŸ‘‰ ë”°ë¼ì„œ í´ëŸ­ ìƒìŠ¹ì—£ì§€ë§ˆë‹¤ ë‹¨ìˆœíˆ ê°’ë§Œ ì €ì¥í•˜ë©´ ë¨
------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity if_id_reg is
    generic(N : integer := 32);
    port(
        i_CLK     : in  std_logic;
        i_RST     : in  std_logic;

        -- IF ë‹¨ê³„ì—ì„œ ë“¤ì–´ì˜¤ëŠ” ê°’ë“¤
        -- i_PC   : í˜„ì¬ instructionì˜ PC ê°’
        -- i_Inst : Instruction Memoryì—ì„œ ì½ì€ ëª…ë ¹ì–´
        i_PC      : in  std_logic_vector(N-1 downto 0);
        i_Inst    : in  std_logic_vector(N-1 downto 0);

        -- ID ë‹¨ê³„ë¡œ ì „ë‹¬í•  ê°’ë“¤
        o_PC      : out std_logic_vector(N-1 downto 0);
        o_Inst    : out std_logic_vector(N-1 downto 0)
    );
end if_id_reg;

architecture behavior of if_id_reg is

    -- ë‚´ë¶€ ë ˆì§€ìŠ¤í„° (PCì™€ Instë¥¼ ì €ì¥í•¨)
    -- Reset ì‹œ 0ìœ¼ë¡œ ì´ˆê¸°í™” â†’ pipeline bubble (NOP íš¨ê³¼)
    signal s_PC_reg   : std_logic_vector(N-1 downto 0) := (others => '0');
    signal s_Inst_reg : std_logic_vector(N-1 downto 0) := (others => '0');

begin

    process(i_CLK, i_RST)
    begin
        -- ğŸ”¹ Reset ì²˜ë¦¬
        -- Reset = 1ì´ë©´ pipelineì„ ê¹¨ë—í•˜ê²Œ ì§€ì›Œì•¼ í•˜ë¯€ë¡œ
        -- PC=0, Inst=0ìœ¼ë¡œ ì´ˆê¸°í™” (Inst=0ì€ ì‹¤ì§ˆì ìœ¼ë¡œ NOP)
        if (i_RST = '1') then
            s_PC_reg   <= (others => '0');
            s_Inst_reg <= (others => '0');

        -- ğŸ”¹ í´ëŸ­ ìƒìŠ¹ì—£ì§€ì—ì„œ ìƒˆë¡œìš´ IF-stage ê²°ê³¼ë¥¼ ì €ì¥
        -- Part 1ì—ì„œëŠ” Stall/Flushê°€ ì—†ìœ¼ë¯€ë¡œ ë§¤ ì‚¬ì´í´ ê°’ì´ ê°±ì‹ ë¨
        elsif rising_edge(i_CLK) then
            s_PC_reg   <= i_PC;     -- PCë¥¼ ID ë‹¨ê³„ë¡œ ì „ë‹¬í•˜ê¸° ìœ„í•´ ì €ì¥
            s_Inst_reg <= i_Inst;   -- Instructionì„ ID ë‹¨ê³„ë¡œ ì „ë‹¬í•˜ê¸° ìœ„í•´ ì €ì¥
        end if;
    end process;

    -- ğŸ”¹ ì €ì¥ëœ ê°’ì„ ID ë‹¨ê³„ë¡œ ì¶œë ¥
    o_PC   <= s_PC_reg;
    o_Inst <= s_Inst_reg;

end behavior;