{-# LANGUAGE DataKinds #-}

module Register where

import Adders (fullAdder)
import Bit (Bit (..))
import FixedVector (FixedVector (..), fromNumList, toList, tryFromList)
import Prelude hiding (sum)

type Register = FixedVector 32 Bit

(+) :: Register -> Register -> (Register, Bit)
r1 + r2 = (FixedVector{elements = sum}, overflow)
  where
    (overflow : sum) = reverse $ addBits O (toList r1) (toList r2)

addBits :: Bit -> [Bit] -> [Bit] -> [Bit]
addBits c [] [] = [c]
addBits c as [] = addBits O as [c]
addBits c [] bs = addBits O [c] bs
addBits c (a : as) (b : bs) = sum : addBits carry as bs
  where
    (sum, carry) = fullAdder a b c
