## I/O Mapping
 - Port E0h: FDC TC Signal Off
 - Port E2h: FDC TC Signal On
 - Port E4h: Main Status Register (Input only)
 - Port E5h: Data Register (Read/Write)
 - Port E6h: FDC Control Port
## Assembly code
### First code related to FDC
```asm
D1D6: ld a, (0xD00E)
D1D9: dec a
D1DA: cp 0x10
D1DC: jr nc, -18
D1DE: ld a, (0xD00F)
D1E1: cp 0x02
D1E3: jr nc, -25
D1E5: ld a, (0xD00D)
D1E8: cp 0x23
D1EA: jr nc, -32
D1EC: ld a, (0xD007)
D1EF: ld (0xD011), a
D1F2: call 0xD47A
D1F5: ld a, (0xD017)
D1F8: or a
D1F9: jr z, 8
D1FB: in a, (0xE4)      ; <-- First call
D1FD: or a
D1FE: jr z, 3           ; If zero, jump to D203
D200: inc a
D201: jr nz, 63         ; Skip to 0xD242 if A not 0xFF
D203: out (0xE6), a     
D205: dec a
D206: ld (0xD018), a    ; Write 4 consecutive bytes
D209: ld (0xD019), a    ; Each byte have value of A
D20C: ld (0xD01A), a
D20F: ld (0xD01B), a
D212: in a, (0xE4)
D214: inc a
D215: jr nz, 9          ; If response is valid, jump to 0xD220
D217: call 0xD46A       ; HL = 0xD018 + [0xD008]
D21A: ld (hl), 0xFF     ; Set bytes at HL to 0xFF 
D21C: ld a, 0x30    
D21E: jr -82            ; Jump to D1CE
D220: dec a
D221: jr nz, 27         ; Jump to D22E
D223: call 0xD755
D226: out (0xE6), a
D228: in a, (0xE4)
D22A: or a
D22B: jr nz, 17         ; Jump to D22E
D22D: ld a, 0x80
D22F: out (0xE6), a
D231: call 0xD755
D234: out (0xE6), a
D236: in a, (0xE4)
D238: inc a
D239: jr z, -36
D23B: dec a
D23C: jr z, -39
D23E: xor a             ; Clear a byte
D23F: ld (0xD017), a    ;
D242: ld a, (0xD017)    ;
D245: or a
D246: jr nz, 10         ; Jump to D252
D248: call 0xD49C
    D49C: call D65B     ; See the code block below for their functionality
```

### Unknown
```asm
D252: cp 0x01
D254: jr nz, 12         ; If A != 0x01, skip to D262
D256: ld a, 0x40
D258: out (0xE6), a
D25A: call 0xD755
D25D: ld a, 0x02
D25F: ld (0xD017), a
D262: ld a, (0xD029)    ;
D265: dec a
D266: jr z, 7
D268: call 0xD46A
D26B: ld a, (hl)
D26C: inc a
D26D: jr nz, 5
D26F: call 0xD505       ; 
D272: jr c, 112
D274: ld hl, 0xD2E1
D277: push hl
D278: ld a, (0xD011)
D27B: ld b, a
D27C: cp 0x07
D27E: jp z, 0xD505
D281: cp 0x0F
D283: jr z, 52
D285: cp 0x04
D287: jp z, 0xD52C
D28A: ld a, (0xD028)
D28D: dec a
D28E: jr z, 41
D290: ld a, (0xD02B)
D293: dec a
D294: jp z, 0xD590
D297: ld a, b
D298: rlca 
D299: jr c, 30
D29B: ld a, (0xD029)
D29E: dec a
D29F: jr z, 24
D2A1: ld a, b
D2A2: cp 0x06
D2A4: jp z, 0xD53C
D2A7: cp 0x05
D2A9: jp z, 0xD5D1
D2AC: cp 0x45
D2AE: jp z, 0xD5D1
D2B1: cp 0x0D
D2B3: jp z, 0xD614
D2B6: jp 0xD2B6
D2B9: pop hl
D2BA: call 0xD4B0
D2BD: jp c, 0xD217
D2C0: ld b, 0x00
D2C2: ld hl, 0xD028
D2C5: ld a, (hl)
D2C6: dec a
D2C7: jr z, 20
D2C9: ld hl, 0xD011
D2CC: ld a, (hl)
D2CD: and 0x7F
D2CF: ld b, a
D2D0: ld a, (hl)
D2D1: rlca 
D2D2: jr c, 9
D2D4: ld b, 0x00
D2D6: ld hl, 0xD029
D2D9: ld a, (hl)
D2DA: dec a
D2DB: jr nz, 51
D2DD: ld (hl), b
D2DE: jp 0xD262
```

### Unknown
```asm
D505: ld a, (0xD011)
D508: cp 0x07
D50A: jr nz, 5
D50C: call 0xD46A
D50F: ld (hl), 0x00
D511: ld a, (0xD029)
D514: dec a
D515: jr nz, -72
D517: call 0xD4CF
D51A: ret c
D51B: ld b, 0x0F
D51D: call 0xD671
D520: ret c
D521: ld b, 0x18
D523: call 0xD68B
D526: call 0xD4D7
D529: ret c
D52A: jr -93
D52C: call 0xD65B
D52F: ld b, 0x04
D531: call 0xD671
D534: ret c
D535: call 0xD6A2
D538: ld (0xD01F), a
D53B: ret 
```

### Unknown
```asm
   D755: ld hl, 0xDC0
-> D758: ld a, 0x01
|  D75A: call 0xD470   ; HL += 1
|  D75D: in a, (0xE4)
|  D75F: inc a         ; Overflow trigger
|  D760: ret z         ; Return if failure? (response with 0xFF)
|  D761: ld a, h       ; A = (0xDC1 & 0xFF00) = 0xD00
|  D762: or l          ; A = H | L;
---D763: jp nz, 0xD758 ; HL != 0, Jump to 0xD758
   D766: ret 
```

### Construct address/offset from A
```asm
D46A: ld hl, 0xD018     ; Base offset
D46D: ld a, (0xD008)
D470: push de           ; Save DE value
D471: ld e, a           ; E = A
D472: ld d, 0x00        ; D = 0; DE = 0x00XX (zero-extended A)
D474: add hl, de        ; HL points to 0xD018 + A
D475: pop de            ; Restore DE value
D476: ret 
```

### Clear Interrupt Queue
```asm
D65B: ld b, 0x08    ; Sense Interrupt Status opcode
D65D: call 0xD68B   ; Send "Status Register Status" command
D660: ret c         ; Error: no FDC Present
D661: call 0xD6A2   ; Read first response byte
D664: ret c         ; Error
D665: and 0xC0      
D667: cp 0x80
D669: ret z         ; If (A & 0xC0) == 0x80, return (real exit)
D66A: call 0xD6A2   ; Read second response byte
D66D: ret c         ; Error
D66E: jp 0xD65B     ; Loop again if more interrupts
```
### Unknown
```asm
D671: call 0xD67B
D674: ret c
D675: ld a, (0xD008)
D678: ld b, a
D679: jr 16
D67B: ld a, b
D67C: ld (0xD012), a
D67F: jr 10
```

### Send command with polling
```asm
D68B: in a, (0xE4)
D68D: cp 0xFF   ; Maybe no FDC present
D68F: jr z, 8   ; If yes, go to 0xD699 (Reset FDC)
D691: and 0xC0  ; Mask 0b11000000
D693: cp 0x80   ; If RQM = 1, DIO = 0
D695: jr z, 7   ; If yes, go to 0xD69E (send command)
D697: jr c, -14 ; If no, loop back and try again

D699: call 0xD746
D69C: scf       ; This was used like a flag to indicate error
D69D: ret 
```

### Reset FDC
```asm
D746: ld a, 0x80    ; 1000 0000
D748: out (0xE6), a ; Send to FDC Control port
D74A: xor a
D74B: ld (0xD017), a
D74E: nop 
D74F: nop 
D750: nop 
D751: nop 
D752: nop 
D753: nop 
D754: ret 
```

### Send Command
```asm
D69E: ld a, b       ; Load reg A with a command opcode
D69F: out (0xE5), a ; Send command
D6A1: ret 
```
### Read a byte from Data Register
```asm
D6A2: in a, (0xE4)
D6A4: cp 0xFF
D6A6: jr z, -15     ; Not ready, go reset FDC (0xD699)

D6A8: cp 0xC0       ; If status < 0xC0
D6AA: jr c, -10     ; If not ready, poll again (jump to 0xD6A2)
D6AC: in a, (0xE5)  ; If ready (RQM = 1, DIO = 1), read a byte
D6AE: ret 
```
