# Reading E:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Project_Fase1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:39 on May 28,2020
# vcom -reportprogress 300 -93 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# ** Error: (vcom-11) Could not find work.imemory_16_16.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(31): (vcom-1195) Cannot find expanded name "work.IMemory_16_16".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(31): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(54): (vcom-1195) Cannot find expanded name "work.Mux2_1_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(54): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.programcounter_12.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(69): (vcom-1195) Cannot find expanded name "work.ProgramCounter_12".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(69): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(77): (vcom-1195) Cannot find expanded name "work.Mux2_1_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(77): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux2_1_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(85): (vcom-1195) Cannot find expanded name "work.Mux2_1_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(85): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dmemory_256_8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(93): (vcom-1195) Cannot find expanded name "work.DMemory_256_8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(93): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.alu8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(102): (vcom-1195) Cannot find expanded name "work.ALU8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(102): Unknown expanded name.
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:23:39 on May 28,2020, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# ** Error: E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Project_Fase1_run_msim_rtl_vhdl.do line 8
# E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd}"
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:12 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU8
# -- Compiling architecture Behavioral of ALU8
# End time: 11:24:12 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:14 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory_256_8
# -- Compiling architecture Behavioral of DMemory_256_8
# End time: 11:24:14 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:15 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory_16_16
# -- Compiling architecture Behavioral of IMemory_16_16
# End time: 11:24:15 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:16 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1_8b
# -- Compiling architecture Behavioral of Mux2_1_8b
# End time: 11:24:16 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:17 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter_12
# -- Compiling architecture Behavioral of ProgramCounter_12
# End time: 11:24:17 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:20 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:20 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:21 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:21 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:21 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:22 on May 28,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:22 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:22 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:22 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:23 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:23 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:23 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:23 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# ** Error: (vcom-11) Could not find work.registers8.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): (vcom-1195) Cannot find expanded name "work.Registers8".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(40): Unknown expanded name.
# -- Loading entity Mux2_1_8b
# ** Error: (vcom-11) Could not find work.signextend_7b_to_8b.
# ** Error (suppressible): C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): (vcom-1195) Cannot find expanded name "work.SignExtend_7b_to_8b".
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(62): Unknown expanded name.
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# ** Error: C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd(110): VHDL Compiler exiting
# End time: 11:24:24 on May 28,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:24 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegisterN
# -- Compiling architecture Behavioral of RegisterN
# End time: 11:24:25 on May 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:26 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers8
# -- Compiling architecture Behavioral of Registers8
# End time: 11:24:26 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:27 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtend_7b_to_8b
# -- Compiling architecture Behavioral of SignExtend_7b_to_8b
# End time: 11:24:27 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:28 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1
# -- Compiling architecture Structural of Project_Fase1
# -- Loading package NUMERIC_STD
# -- Loading entity IMemory_16_16
# -- Loading entity Registers8
# -- Loading entity Mux2_1_8b
# -- Loading entity SignExtend_7b_to_8b
# -- Loading entity ProgramCounter_12
# -- Loading entity DMemory_256_8
# -- Loading entity ALU8
# End time: 11:24:28 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:24:38 on May 28,2020
# vcom -reportprogress 300 -work work C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Project_Fase1_Tb
# -- Compiling architecture Stimulus of Project_Fase1_Tb
# -- Loading entity Project_Fase1
# End time: 11:24:38 on May 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.project_fase1_tb(stimulus)
# vsim work.project_fase1_tb(stimulus) 
# Start time: 11:25:08 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.project_fase1_tb(stimulus)
# Loading ieee.numeric_std(body)
# Loading work.project_fase1(structural)
# Loading work.imemory_16_16(behavioral)
# Loading work.registers8(behavioral)
# Loading work.mux2_1_8b(behavioral)
# Loading work.signextend_7b_to_8b(behavioral)
# Loading work.programcounter_12(behavioral)
# Loading work.dmemory_256_8(behavioral)
# Loading work.alu8(behavioral)
add wave -position end  sim:/project_fase1_tb/s_ALUOp
add wave -position end  sim:/project_fase1_tb/s_ALUSrc
add wave -position end  sim:/project_fase1_tb/s_EnPC
add wave -position end  sim:/project_fase1_tb/s_MemToReg
add wave -position end  sim:/project_fase1_tb/s_MemWr
add wave -position end  sim:/project_fase1_tb/s_RI
add wave -position end  sim:/project_fase1_tb/s_RegDst
add wave -position end  sim:/project_fase1_tb/s_RegWr
add wave -position end  sim:/project_fase1_tb/s_clk
add wave -position end  sim:/project_fase1_tb/s_reset
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /project_fase1_tb/uut/alu8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /project_fase1_tb/uut/dmemory_256_8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /project_fase1_tb/uut/registers8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /project_fase1_tb/uut/registers8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /project_fase1_tb/uut/alu8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ns  Iteration: 2  Instance: /project_fase1_tb/uut/dmemory_256_8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 150 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 250 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 250 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 350 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 350 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 450 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 450 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 550 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 550 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 650 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 650 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 750 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 750 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 850 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 850 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 950 ns  Iteration: 1  Instance: /project_fase1_tb/uut/imemory
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 950 ns  Iteration: 1  Instance: /project_fase1_tb/uut/programcounter_12
# End time: 11:26:45 on May 28,2020, Elapsed time: 0:01:37
# Errors: 0, Warnings: 24
