[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ShiftX/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 53
LIB: work
FILE: ${SURELOG_DIR}/tests/ShiftX/dut.sv
n<> u<52> t<Top_level_rule> c<1> l<2:1> el<7:10>
  n<> u<1> t<Null_rule> p<52> s<51> l<2:1> el<2:1>
  n<> u<51> t<Source_text> p<52> c<50> l<2:1> el<7:10>
    n<> u<50> t<Description> p<51> c<49> l<2:1> el<7:10>
      n<> u<49> t<Module_declaration> p<50> c<4> l<2:1> el<7:10>
        n<> u<4> t<Module_ansi_header> p<49> c<2> s<26> l<2:1> el<2:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<4> l<2:8> el<2:11>
        n<> u<26> t<Non_port_module_item> p<49> c<25> s<47> l<3:5> el<3:22>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<3:5> el<3:22>
            n<> u<24> t<Module_common_item> p<25> c<23> l<3:5> el<3:22>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:5> el<3:22>
                n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:5> el<3:22>
                  n<> u<21> t<Data_declaration> p<22> c<20> l<3:5> el<3:22>
                    n<> u<20> t<Variable_declaration> p<21> c<16> l<3:5> el<3:22>
                      n<> u<16> t<Data_type> p<20> c<5> s<19> l<3:5> el<3:17>
                        n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:5> el<3:10>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<3:11> el<3:17>
                          n<> u<14> t<Constant_range> p<15> c<9> l<3:12> el<3:16>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:12> el<3:14>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<3:12> el<3:14>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<3:12> el<3:14>
                                  n<63> u<6> t<INT_CONST> p<7> l<3:12> el<3:14>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<3:15> el<3:16>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<3:15> el<3:16>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<3:15> el<3:16>
                                  n<0> u<10> t<INT_CONST> p<11> l<3:15> el<3:16>
                      n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<3:18> el<3:21>
                        n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<3:18> el<3:21>
                          n<sxc> u<17> t<STRING_CONST> p<18> l<3:18> el<3:21>
        n<> u<47> t<Non_port_module_item> p<49> c<46> s<48> l<5:5> el<5:26>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<5:5> el<5:26>
            n<> u<45> t<Module_common_item> p<46> c<44> l<5:5> el<5:26>
              n<> u<44> t<Continuous_assign> p<45> c<43> l<5:5> el<5:26>
                n<> u<43> t<List_of_net_assignments> p<44> c<42> l<5:12> el<5:25>
                  n<> u<42> t<Net_assignment> p<43> c<31> l<5:12> el<5:25>
                    n<> u<31> t<Net_lvalue> p<42> c<28> s<41> l<5:12> el<5:15>
                      n<> u<28> t<Ps_or_hierarchical_identifier> p<31> c<27> s<30> l<5:12> el<5:15>
                        n<sxc> u<27> t<STRING_CONST> p<28> l<5:12> el<5:15>
                      n<> u<30> t<Constant_select> p<31> c<29> l<5:16> el<5:16>
                        n<> u<29> t<Constant_bit_select> p<30> l<5:16> el<5:16>
                    n<> u<41> t<Expression> p<42> c<35> l<5:18> el<5:25>
                      n<> u<35> t<Expression> p<41> c<34> s<40> l<5:18> el<5:20>
                        n<> u<34> t<Primary> p<35> c<33> l<5:18> el<5:20>
                          n<> u<33> t<Primary_literal> p<34> c<32> l<5:18> el<5:20>
                            n<x> u<32> t<X> p<33> l<5:18> el<5:20>
                      n<> u<40> t<BinOp_ShiftLeft> p<41> s<39> l<5:21> el<5:23>
                      n<> u<39> t<Expression> p<41> c<38> l<5:24> el<5:25>
                        n<> u<38> t<Primary> p<39> c<37> l<5:24> el<5:25>
                          n<> u<37> t<Primary_literal> p<38> c<36> l<5:24> el<5:25>
                            n<8> u<36> t<INT_CONST> p<37> l<5:24> el<5:25>
        n<> u<48> t<ENDMODULE> p<49> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ShiftX/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ShiftX/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
ContAssign                                             1
Design                                                 1
LogicTypespec                                          1
LogicVar                                               1
Module                                                 1
Operation                                              1
Range                                                  2
RefObj                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ShiftX/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ShiftX/dut.sv, line:2:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_LogicVar: (work@top.sxc), line:3:18, endln:3:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ShiftX/dut.sv, line:2:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.sxc), line:3:5, endln:3:17
      |vpiParent:
      \_LogicVar: (work@top.sxc), line:3:18, endln:3:21
      |vpiFullName:work@top.sxc
      |vpiActual:
      \_LogicTypespec: , line:3:5, endln:3:17
    |vpiName:sxc
    |vpiFullName:work@top.sxc
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@top.sxc), line:3:18, endln:3:21
  |vpiTypedef:
  \_LogicTypespec: , line:3:5, endln:3:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ShiftX/dut.sv, line:2:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:11, endln:3:17
      |vpiParent:
      \_LogicTypespec: , line:3:5, endln:3:17
      |vpiLeftRange:
      \_Constant: , line:3:12, endln:3:14
        |vpiParent:
        \_Range: , line:3:11, endln:3:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:15, endln:3:16
        |vpiParent:
        \_Range: , line:3:11, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:17
  |vpiImportTypespec:
  \_LogicVar: (work@top.sxc), line:3:18, endln:3:21
  |vpiDefName:work@top
  |vpiContAssign:
  \_ContAssign: , line:5:12, endln:5:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ShiftX/dut.sv, line:2:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:5:18, endln:5:25
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:25
      |vpiOpType:22
      |vpiOperand:
      \_Constant: , line:5:18, endln:5:20
        |vpiParent:
        \_Operation: , line:5:18, endln:5:25
        |vpiDecompile:'X
        |vpiSize:-1
        |BIN:X
        |vpiConstType:3
      |vpiOperand:
      \_Constant: , line:5:24, endln:5:25
        |vpiParent:
        \_Operation: , line:5:18, endln:5:25
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top.sxc), line:5:12, endln:5:15
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:25
      |vpiName:sxc
      |vpiFullName:work@top.sxc
      |vpiActual:
      \_LogicVar: (work@top.sxc), line:3:18, endln:3:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
