
stm32l476rg_violin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a10  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08006ba0  08006ba0  00016ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ca4  08006ca4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006ca4  08006ca4  00016ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006cac  08006cac  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cac  08006cac  00016cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006cb0  08006cb0  00016cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006cb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a18  20000074  08006d28  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a8c  08006d28  00021a8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df56  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038cb  00000000  00000000  0003dffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  000418c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b0  00000000  00000000  00042fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f87  00000000  00000000  00044570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179e7  00000000  00000000  000494f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff9c8  00000000  00000000  00060ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001608a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006720  00000000  00000000  001608fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b88 	.word	0x08006b88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006b88 	.word	0x08006b88

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e4:	f000 b96e 	b.w	80004c4 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468c      	mov	ip, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	f040 8083 	bne.w	8000316 <__udivmoddi4+0x116>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d947      	bls.n	80002a6 <__udivmoddi4+0xa6>
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	b142      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021c:	f1c2 0020 	rsb	r0, r2, #32
 8000220:	fa24 f000 	lsr.w	r0, r4, r0
 8000224:	4091      	lsls	r1, r2
 8000226:	4097      	lsls	r7, r2
 8000228:	ea40 0c01 	orr.w	ip, r0, r1
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbbc f6f8 	udiv	r6, ip, r8
 8000238:	fa1f fe87 	uxth.w	lr, r7
 800023c:	fb08 c116 	mls	r1, r8, r6, ip
 8000240:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000244:	fb06 f10e 	mul.w	r1, r6, lr
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000252:	f080 8119 	bcs.w	8000488 <__udivmoddi4+0x288>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8116 	bls.w	8000488 <__udivmoddi4+0x288>
 800025c:	3e02      	subs	r6, #2
 800025e:	443b      	add	r3, r7
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fe0e 	mul.w	lr, r0, lr
 8000274:	45a6      	cmp	lr, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	193c      	adds	r4, r7, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027e:	f080 8105 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000282:	45a6      	cmp	lr, r4
 8000284:	f240 8102 	bls.w	800048c <__udivmoddi4+0x28c>
 8000288:	3802      	subs	r0, #2
 800028a:	443c      	add	r4, r7
 800028c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000290:	eba4 040e 	sub.w	r4, r4, lr
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	b902      	cbnz	r2, 80002aa <__udivmoddi4+0xaa>
 80002a8:	deff      	udf	#255	; 0xff
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	2a00      	cmp	r2, #0
 80002b0:	d150      	bne.n	8000354 <__udivmoddi4+0x154>
 80002b2:	1bcb      	subs	r3, r1, r7
 80002b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b8:	fa1f f887 	uxth.w	r8, r7
 80002bc:	2601      	movs	r6, #1
 80002be:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c2:	0c21      	lsrs	r1, r4, #16
 80002c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002cc:	fb08 f30c 	mul.w	r3, r8, ip
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xe4>
 80002d4:	1879      	adds	r1, r7, r1
 80002d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002da:	d202      	bcs.n	80002e2 <__udivmoddi4+0xe2>
 80002dc:	428b      	cmp	r3, r1
 80002de:	f200 80e9 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 80002e2:	4684      	mov	ip, r0
 80002e4:	1ac9      	subs	r1, r1, r3
 80002e6:	b2a3      	uxth	r3, r4
 80002e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002ec:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f4:	fb08 f800 	mul.w	r8, r8, r0
 80002f8:	45a0      	cmp	r8, r4
 80002fa:	d907      	bls.n	800030c <__udivmoddi4+0x10c>
 80002fc:	193c      	adds	r4, r7, r4
 80002fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000302:	d202      	bcs.n	800030a <__udivmoddi4+0x10a>
 8000304:	45a0      	cmp	r8, r4
 8000306:	f200 80d9 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 800030a:	4618      	mov	r0, r3
 800030c:	eba4 0408 	sub.w	r4, r4, r8
 8000310:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000314:	e7bf      	b.n	8000296 <__udivmoddi4+0x96>
 8000316:	428b      	cmp	r3, r1
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x12e>
 800031a:	2d00      	cmp	r5, #0
 800031c:	f000 80b1 	beq.w	8000482 <__udivmoddi4+0x282>
 8000320:	2600      	movs	r6, #0
 8000322:	e9c5 0100 	strd	r0, r1, [r5]
 8000326:	4630      	mov	r0, r6
 8000328:	4631      	mov	r1, r6
 800032a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032e:	fab3 f683 	clz	r6, r3
 8000332:	2e00      	cmp	r6, #0
 8000334:	d14a      	bne.n	80003cc <__udivmoddi4+0x1cc>
 8000336:	428b      	cmp	r3, r1
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0x140>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 80b8 	bhi.w	80004b0 <__udivmoddi4+0x2b0>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb61 0103 	sbc.w	r1, r1, r3
 8000346:	2001      	movs	r0, #1
 8000348:	468c      	mov	ip, r1
 800034a:	2d00      	cmp	r5, #0
 800034c:	d0a8      	beq.n	80002a0 <__udivmoddi4+0xa0>
 800034e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000354:	f1c2 0320 	rsb	r3, r2, #32
 8000358:	fa20 f603 	lsr.w	r6, r0, r3
 800035c:	4097      	lsls	r7, r2
 800035e:	fa01 f002 	lsl.w	r0, r1, r2
 8000362:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000366:	40d9      	lsrs	r1, r3
 8000368:	4330      	orrs	r0, r6
 800036a:	0c03      	lsrs	r3, r0, #16
 800036c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000370:	fa1f f887 	uxth.w	r8, r7
 8000374:	fb0e 1116 	mls	r1, lr, r6, r1
 8000378:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037c:	fb06 f108 	mul.w	r1, r6, r8
 8000380:	4299      	cmp	r1, r3
 8000382:	fa04 f402 	lsl.w	r4, r4, r2
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x19c>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800038e:	f080 808d 	bcs.w	80004ac <__udivmoddi4+0x2ac>
 8000392:	4299      	cmp	r1, r3
 8000394:	f240 808a 	bls.w	80004ac <__udivmoddi4+0x2ac>
 8000398:	3e02      	subs	r6, #2
 800039a:	443b      	add	r3, r7
 800039c:	1a5b      	subs	r3, r3, r1
 800039e:	b281      	uxth	r1, r0
 80003a0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb00 f308 	mul.w	r3, r0, r8
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x1c4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003ba:	d273      	bcs.n	80004a4 <__udivmoddi4+0x2a4>
 80003bc:	428b      	cmp	r3, r1
 80003be:	d971      	bls.n	80004a4 <__udivmoddi4+0x2a4>
 80003c0:	3802      	subs	r0, #2
 80003c2:	4439      	add	r1, r7
 80003c4:	1acb      	subs	r3, r1, r3
 80003c6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003ca:	e778      	b.n	80002be <__udivmoddi4+0xbe>
 80003cc:	f1c6 0c20 	rsb	ip, r6, #32
 80003d0:	fa03 f406 	lsl.w	r4, r3, r6
 80003d4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d8:	431c      	orrs	r4, r3
 80003da:	fa20 f70c 	lsr.w	r7, r0, ip
 80003de:	fa01 f306 	lsl.w	r3, r1, r6
 80003e2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003e6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003ea:	431f      	orrs	r7, r3
 80003ec:	0c3b      	lsrs	r3, r7, #16
 80003ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80003f2:	fa1f f884 	uxth.w	r8, r4
 80003f6:	fb0e 1119 	mls	r1, lr, r9, r1
 80003fa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003fe:	fb09 fa08 	mul.w	sl, r9, r8
 8000402:	458a      	cmp	sl, r1
 8000404:	fa02 f206 	lsl.w	r2, r2, r6
 8000408:	fa00 f306 	lsl.w	r3, r0, r6
 800040c:	d908      	bls.n	8000420 <__udivmoddi4+0x220>
 800040e:	1861      	adds	r1, r4, r1
 8000410:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000414:	d248      	bcs.n	80004a8 <__udivmoddi4+0x2a8>
 8000416:	458a      	cmp	sl, r1
 8000418:	d946      	bls.n	80004a8 <__udivmoddi4+0x2a8>
 800041a:	f1a9 0902 	sub.w	r9, r9, #2
 800041e:	4421      	add	r1, r4
 8000420:	eba1 010a 	sub.w	r1, r1, sl
 8000424:	b2bf      	uxth	r7, r7
 8000426:	fbb1 f0fe 	udiv	r0, r1, lr
 800042a:	fb0e 1110 	mls	r1, lr, r0, r1
 800042e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000432:	fb00 f808 	mul.w	r8, r0, r8
 8000436:	45b8      	cmp	r8, r7
 8000438:	d907      	bls.n	800044a <__udivmoddi4+0x24a>
 800043a:	19e7      	adds	r7, r4, r7
 800043c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000440:	d22e      	bcs.n	80004a0 <__udivmoddi4+0x2a0>
 8000442:	45b8      	cmp	r8, r7
 8000444:	d92c      	bls.n	80004a0 <__udivmoddi4+0x2a0>
 8000446:	3802      	subs	r0, #2
 8000448:	4427      	add	r7, r4
 800044a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044e:	eba7 0708 	sub.w	r7, r7, r8
 8000452:	fba0 8902 	umull	r8, r9, r0, r2
 8000456:	454f      	cmp	r7, r9
 8000458:	46c6      	mov	lr, r8
 800045a:	4649      	mov	r1, r9
 800045c:	d31a      	bcc.n	8000494 <__udivmoddi4+0x294>
 800045e:	d017      	beq.n	8000490 <__udivmoddi4+0x290>
 8000460:	b15d      	cbz	r5, 800047a <__udivmoddi4+0x27a>
 8000462:	ebb3 020e 	subs.w	r2, r3, lr
 8000466:	eb67 0701 	sbc.w	r7, r7, r1
 800046a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046e:	40f2      	lsrs	r2, r6
 8000470:	ea4c 0202 	orr.w	r2, ip, r2
 8000474:	40f7      	lsrs	r7, r6
 8000476:	e9c5 2700 	strd	r2, r7, [r5]
 800047a:	2600      	movs	r6, #0
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	462e      	mov	r6, r5
 8000484:	4628      	mov	r0, r5
 8000486:	e70b      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000488:	4606      	mov	r6, r0
 800048a:	e6e9      	b.n	8000260 <__udivmoddi4+0x60>
 800048c:	4618      	mov	r0, r3
 800048e:	e6fd      	b.n	800028c <__udivmoddi4+0x8c>
 8000490:	4543      	cmp	r3, r8
 8000492:	d2e5      	bcs.n	8000460 <__udivmoddi4+0x260>
 8000494:	ebb8 0e02 	subs.w	lr, r8, r2
 8000498:	eb69 0104 	sbc.w	r1, r9, r4
 800049c:	3801      	subs	r0, #1
 800049e:	e7df      	b.n	8000460 <__udivmoddi4+0x260>
 80004a0:	4608      	mov	r0, r1
 80004a2:	e7d2      	b.n	800044a <__udivmoddi4+0x24a>
 80004a4:	4660      	mov	r0, ip
 80004a6:	e78d      	b.n	80003c4 <__udivmoddi4+0x1c4>
 80004a8:	4681      	mov	r9, r0
 80004aa:	e7b9      	b.n	8000420 <__udivmoddi4+0x220>
 80004ac:	4666      	mov	r6, ip
 80004ae:	e775      	b.n	800039c <__udivmoddi4+0x19c>
 80004b0:	4630      	mov	r0, r6
 80004b2:	e74a      	b.n	800034a <__udivmoddi4+0x14a>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	4439      	add	r1, r7
 80004ba:	e713      	b.n	80002e4 <__udivmoddi4+0xe4>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	e724      	b.n	800030c <__udivmoddi4+0x10c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80004d0:	1d39      	adds	r1, r7, #4
 80004d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d6:	2201      	movs	r2, #1
 80004d8:	4803      	ldr	r0, [pc, #12]	; (80004e8 <__io_putchar+0x20>)
 80004da:	f002 fc37 	bl	8002d4c <HAL_UART_Transmit>
	return ch;
 80004de:	687b      	ldr	r3, [r7, #4]
}
 80004e0:	4618      	mov	r0, r3
 80004e2:	3708      	adds	r7, #8
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20001968 	.word	0x20001968

080004ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f0:	f000 fb02 	bl	8000af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f4:	f000 f818 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f8:	f000 f8bc 	bl	8000674 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004fc:	f000 f88a 	bl	8000614 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000500:	f003 f8ee 	bl	80036e0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of transDataTask */
  transDataTaskHandle = osThreadNew(StartTransferDataTask, NULL, &transDataTask_attributes);
 8000504:	4a05      	ldr	r2, [pc, #20]	; (800051c <main+0x30>)
 8000506:	2100      	movs	r1, #0
 8000508:	4805      	ldr	r0, [pc, #20]	; (8000520 <main+0x34>)
 800050a:	f003 f933 	bl	8003774 <osThreadNew>
 800050e:	4603      	mov	r3, r0
 8000510:	4a04      	ldr	r2, [pc, #16]	; (8000524 <main+0x38>)
 8000512:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000514:	f003 f908 	bl	8003728 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000518:	e7fe      	b.n	8000518 <main+0x2c>
 800051a:	bf00      	nop
 800051c:	08006bd4 	.word	0x08006bd4
 8000520:	080006ed 	.word	0x080006ed
 8000524:	20001964 	.word	0x20001964

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b0b8      	sub	sp, #224	; 0xe0
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000532:	2244      	movs	r2, #68	; 0x44
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f005 fe58 	bl	80061ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800054c:	463b      	mov	r3, r7
 800054e:	2288      	movs	r2, #136	; 0x88
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f005 fe4a 	bl	80061ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000558:	2302      	movs	r3, #2
 800055a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800055e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000562:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000566:	2310      	movs	r3, #16
 8000568:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056c:	2302      	movs	r3, #2
 800056e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000572:	2302      	movs	r3, #2
 8000574:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000578:	2301      	movs	r3, #1
 800057a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800057e:	230a      	movs	r3, #10
 8000580:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000584:	2307      	movs	r3, #7
 8000586:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800058a:	2302      	movs	r3, #2
 800058c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000590:	2302      	movs	r3, #2
 8000592:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000596:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800059a:	4618      	mov	r0, r3
 800059c:	f000 fddc 	bl	8001158 <HAL_RCC_OscConfig>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005a6:	f000 f8c1 	bl	800072c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005aa:	230f      	movs	r3, #15
 80005ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b0:	2303      	movs	r3, #3
 80005b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c2:	2300      	movs	r3, #0
 80005c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80005cc:	2104      	movs	r1, #4
 80005ce:	4618      	mov	r0, r3
 80005d0:	f001 f9a8 	bl	8001924 <HAL_RCC_ClockConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80005da:	f000 f8a7 	bl	800072c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80005de:	2302      	movs	r3, #2
 80005e0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005e6:	463b      	mov	r3, r7
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 fbd3 	bl	8001d94 <HAL_RCCEx_PeriphCLKConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80005f4:	f000 f89a 	bl	800072c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005fc:	f000 fd56 	bl	80010ac <HAL_PWREx_ControlVoltageScaling>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000606:	f000 f891 	bl	800072c <Error_Handler>
  }
}
 800060a:	bf00      	nop
 800060c:	37e0      	adds	r7, #224	; 0xe0
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000618:	4b14      	ldr	r3, [pc, #80]	; (800066c <MX_USART2_UART_Init+0x58>)
 800061a:	4a15      	ldr	r2, [pc, #84]	; (8000670 <MX_USART2_UART_Init+0x5c>)
 800061c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800061e:	4b13      	ldr	r3, [pc, #76]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000620:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000624:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000626:	4b11      	ldr	r3, [pc, #68]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800062c:	4b0f      	ldr	r3, [pc, #60]	; (800066c <MX_USART2_UART_Init+0x58>)
 800062e:	2200      	movs	r2, #0
 8000630:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <MX_USART2_UART_Init+0x58>)
 800063a:	220c      	movs	r2, #12
 800063c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800063e:	4b0b      	ldr	r3, [pc, #44]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000644:	4b09      	ldr	r3, [pc, #36]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800064a:	4b08      	ldr	r3, [pc, #32]	; (800066c <MX_USART2_UART_Init+0x58>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000652:	2200      	movs	r2, #0
 8000654:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000656:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_USART2_UART_Init+0x58>)
 8000658:	f002 fb2a 	bl	8002cb0 <HAL_UART_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000662:	f000 f863 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20001968 	.word	0x20001968
 8000670:	40004400 	.word	0x40004400

08000674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <MX_GPIO_Init+0x74>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067e:	4a1a      	ldr	r2, [pc, #104]	; (80006e8 <MX_GPIO_Init+0x74>)
 8000680:	f043 0304 	orr.w	r3, r3, #4
 8000684:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000686:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <MX_GPIO_Init+0x74>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <MX_GPIO_Init+0x74>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000696:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <MX_GPIO_Init+0x74>)
 8000698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800069c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800069e:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ae:	4a0e      	ldr	r2, [pc, #56]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006b6:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c6:	4a08      	ldr	r2, [pc, #32]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <MX_GPIO_Init+0x74>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	603b      	str	r3, [r7, #0]
 80006d8:	683b      	ldr	r3, [r7, #0]

}
 80006da:	bf00      	nop
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000

080006ec <StartTransferDataTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTransferDataTask */
void StartTransferDataTask(void *argument)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
  	printf("Meyo meyo\r\n");
 80006f4:	4803      	ldr	r0, [pc, #12]	; (8000704 <StartTransferDataTask+0x18>)
 80006f6:	f005 fdef 	bl	80062d8 <puts>
    osDelay(1000);
 80006fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006fe:	f003 f8cb 	bl	8003898 <osDelay>
  	printf("Meyo meyo\r\n");
 8000702:	e7f7      	b.n	80006f4 <StartTransferDataTask+0x8>
 8000704:	08006bb0 	.word	0x08006bb0

08000708 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d101      	bne.n	800071e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800071a:	f000 fa0d 	bl	8000b38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40001000 	.word	0x40001000

0800072c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000730:	b672      	cpsid	i
}
 8000732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000734:	e7fe      	b.n	8000734 <Error_Handler+0x8>
	...

08000738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	4b11      	ldr	r3, [pc, #68]	; (8000784 <HAL_MspInit+0x4c>)
 8000740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000742:	4a10      	ldr	r2, [pc, #64]	; (8000784 <HAL_MspInit+0x4c>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6613      	str	r3, [r2, #96]	; 0x60
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <HAL_MspInit+0x4c>)
 800074c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000756:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <HAL_MspInit+0x4c>)
 8000758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800075a:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <HAL_MspInit+0x4c>)
 800075c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000760:	6593      	str	r3, [r2, #88]	; 0x58
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <HAL_MspInit+0x4c>)
 8000764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	210f      	movs	r1, #15
 8000772:	f06f 0001 	mvn.w	r0, #1
 8000776:	f000 fab7 	bl	8000ce8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40021000 	.word	0x40021000

08000788 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a17      	ldr	r2, [pc, #92]	; (8000804 <HAL_UART_MspInit+0x7c>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d128      	bne.n	80007fc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007aa:	4b17      	ldr	r3, [pc, #92]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ae:	4a16      	ldr	r2, [pc, #88]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b4:	6593      	str	r3, [r2, #88]	; 0x58
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	4a10      	ldr	r2, [pc, #64]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_UART_MspInit+0x80>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007da:	230c      	movs	r3, #12
 80007dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007de:	2302      	movs	r3, #2
 80007e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e6:	2303      	movs	r3, #3
 80007e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007ea:	2307      	movs	r3, #7
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f8:	f000 faa0 	bl	8000d3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	; 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40004400 	.word	0x40004400
 8000808:	40021000 	.word	0x40021000

0800080c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08c      	sub	sp, #48	; 0x30
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800081c:	2200      	movs	r2, #0
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	2036      	movs	r0, #54	; 0x36
 8000822:	f000 fa61 	bl	8000ce8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000826:	2036      	movs	r0, #54	; 0x36
 8000828:	f000 fa7a 	bl	8000d20 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800082c:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <HAL_InitTick+0x9c>)
 800082e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000830:	4a1d      	ldr	r2, [pc, #116]	; (80008a8 <HAL_InitTick+0x9c>)
 8000832:	f043 0310 	orr.w	r3, r3, #16
 8000836:	6593      	str	r3, [r2, #88]	; 0x58
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <HAL_InitTick+0x9c>)
 800083a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800083c:	f003 0310 	and.w	r3, r3, #16
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000844:	f107 0210 	add.w	r2, r7, #16
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	4611      	mov	r1, r2
 800084e:	4618      	mov	r0, r3
 8000850:	f001 fa0e 	bl	8001c70 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000854:	f001 f9e0 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8000858:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800085a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800085c:	4a13      	ldr	r2, [pc, #76]	; (80008ac <HAL_InitTick+0xa0>)
 800085e:	fba2 2303 	umull	r2, r3, r2, r3
 8000862:	0c9b      	lsrs	r3, r3, #18
 8000864:	3b01      	subs	r3, #1
 8000866:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <HAL_InitTick+0xa4>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <HAL_InitTick+0xa8>)
 800086c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <HAL_InitTick+0xa4>)
 8000870:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000874:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000876:	4a0e      	ldr	r2, [pc, #56]	; (80008b0 <HAL_InitTick+0xa4>)
 8000878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800087a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <HAL_InitTick+0xa4>)
 800087e:	2200      	movs	r2, #0
 8000880:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <HAL_InitTick+0xa4>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000888:	4809      	ldr	r0, [pc, #36]	; (80008b0 <HAL_InitTick+0xa4>)
 800088a:	f001 ff3f 	bl	800270c <HAL_TIM_Base_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d104      	bne.n	800089e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000894:	4806      	ldr	r0, [pc, #24]	; (80008b0 <HAL_InitTick+0xa4>)
 8000896:	f001 ff9b 	bl	80027d0 <HAL_TIM_Base_Start_IT>
 800089a:	4603      	mov	r3, r0
 800089c:	e000      	b.n	80008a0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3730      	adds	r7, #48	; 0x30
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40021000 	.word	0x40021000
 80008ac:	431bde83 	.word	0x431bde83
 80008b0:	200019ec 	.word	0x200019ec
 80008b4:	40001000 	.word	0x40001000

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <NMI_Handler+0x4>

080008be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <HardFault_Handler+0x4>

080008c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c8:	e7fe      	b.n	80008c8 <MemManage_Handler+0x4>

080008ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ce:	e7fe      	b.n	80008ce <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008e8:	4802      	ldr	r0, [pc, #8]	; (80008f4 <TIM6_DAC_IRQHandler+0x10>)
 80008ea:	f001 ffe1 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200019ec 	.word	0x200019ec

080008f8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e00a      	b.n	8000920 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800090a:	f3af 8000 	nop.w
 800090e:	4601      	mov	r1, r0
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	1c5a      	adds	r2, r3, #1
 8000914:	60ba      	str	r2, [r7, #8]
 8000916:	b2ca      	uxtb	r2, r1
 8000918:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	3301      	adds	r3, #1
 800091e:	617b      	str	r3, [r7, #20]
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	429a      	cmp	r2, r3
 8000926:	dbf0      	blt.n	800090a <_read+0x12>
	}

return len;
 8000928:	687b      	ldr	r3, [r7, #4]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b086      	sub	sp, #24
 8000936:	af00      	add	r7, sp, #0
 8000938:	60f8      	str	r0, [r7, #12]
 800093a:	60b9      	str	r1, [r7, #8]
 800093c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	e009      	b.n	8000958 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	1c5a      	adds	r2, r3, #1
 8000948:	60ba      	str	r2, [r7, #8]
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff fdbb 	bl	80004c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	3301      	adds	r3, #1
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	429a      	cmp	r2, r3
 800095e:	dbf1      	blt.n	8000944 <_write+0x12>
	}
	return len;
 8000960:	687b      	ldr	r3, [r7, #4]
}
 8000962:	4618      	mov	r0, r3
 8000964:	3718      	adds	r7, #24
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <_close>:

int _close(int file)
{
 800096a:	b480      	push	{r7}
 800096c:	b083      	sub	sp, #12
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
	return -1;
 8000972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000982:	b480      	push	{r7}
 8000984:	b083      	sub	sp, #12
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
 800098a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000992:	605a      	str	r2, [r3, #4]
	return 0;
 8000994:	2300      	movs	r3, #0
}
 8000996:	4618      	mov	r0, r3
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <_isatty>:

int _isatty(int file)
{
 80009a2:	b480      	push	{r7}
 80009a4:	b083      	sub	sp, #12
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
	return 1;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
	return 0;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009dc:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <_sbrk+0x5c>)
 80009de:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <_sbrk+0x60>)
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e8:	4b13      	ldr	r3, [pc, #76]	; (8000a38 <_sbrk+0x64>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d102      	bne.n	80009f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f0:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <_sbrk+0x64>)
 80009f2:	4a12      	ldr	r2, [pc, #72]	; (8000a3c <_sbrk+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009f6:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <_sbrk+0x64>)
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d207      	bcs.n	8000a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a04:	f005 fbba 	bl	800617c <__errno>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	220c      	movs	r2, #12
 8000a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a12:	e009      	b.n	8000a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <_sbrk+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1a:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <_sbrk+0x64>)
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4413      	add	r3, r2
 8000a22:	4a05      	ldr	r2, [pc, #20]	; (8000a38 <_sbrk+0x64>)
 8000a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a26:	68fb      	ldr	r3, [r7, #12]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	20018000 	.word	0x20018000
 8000a34:	00000400 	.word	0x00000400
 8000a38:	20000090 	.word	0x20000090
 8000a3c:	20001a90 	.word	0x20001a90

08000a40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <SystemInit+0x5c>)
 8000a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a4a:	4a14      	ldr	r2, [pc, #80]	; (8000a9c <SystemInit+0x5c>)
 8000a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000a54:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <SystemInit+0x60>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a11      	ldr	r2, [pc, #68]	; (8000aa0 <SystemInit+0x60>)
 8000a5a:	f043 0301 	orr.w	r3, r3, #1
 8000a5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000a60:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <SystemInit+0x60>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <SystemInit+0x60>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <SystemInit+0x60>)
 8000a6c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a70:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <SystemInit+0x60>)
 8000a78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a7c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <SystemInit+0x60>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <SystemInit+0x60>)
 8000a84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a8a:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <SystemInit+0x60>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000aa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000adc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000aa8:	f7ff ffca 	bl	8000a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000aac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000aae:	e003      	b.n	8000ab8 <LoopCopyDataInit>

08000ab0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ab2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ab4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ab6:	3104      	adds	r1, #4

08000ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ab8:	480a      	ldr	r0, [pc, #40]	; (8000ae4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000aba:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000abc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000abe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ac0:	d3f6      	bcc.n	8000ab0 <CopyDataInit>
	ldr	r2, =_sbss
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	; (8000aec <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ac4:	e002      	b.n	8000acc <LoopFillZerobss>

08000ac6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000ac6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ac8:	f842 3b04 	str.w	r3, [r2], #4

08000acc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <LoopForever+0x16>)
	cmp	r2, r3
 8000ace:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ad0:	d3f9      	bcc.n	8000ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ad2:	f005 fb59 	bl	8006188 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ad6:	f7ff fd09 	bl	80004ec <main>

08000ada <LoopForever>:

LoopForever:
    b LoopForever
 8000ada:	e7fe      	b.n	8000ada <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000adc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000ae0:	08006cb4 	.word	0x08006cb4
	ldr	r0, =_sdata
 8000ae4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ae8:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000aec:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000af0:	20001a8c 	.word	0x20001a8c

08000af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000af4:	e7fe      	b.n	8000af4 <ADC1_2_IRQHandler>
	...

08000af8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000afe:	2300      	movs	r3, #0
 8000b00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <HAL_Init+0x3c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a0b      	ldr	r2, [pc, #44]	; (8000b34 <HAL_Init+0x3c>)
 8000b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b0e:	2003      	movs	r0, #3
 8000b10:	f000 f8df 	bl	8000cd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b14:	2000      	movs	r0, #0
 8000b16:	f7ff fe79 	bl	800080c <HAL_InitTick>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d002      	beq.n	8000b26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000b20:	2301      	movs	r3, #1
 8000b22:	71fb      	strb	r3, [r7, #7]
 8000b24:	e001      	b.n	8000b2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b26:	f7ff fe07 	bl	8000738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40022000 	.word	0x40022000

08000b38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <HAL_IncTick+0x20>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <HAL_IncTick+0x24>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4413      	add	r3, r2
 8000b48:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <HAL_IncTick+0x24>)
 8000b4a:	6013      	str	r3, [r2, #0]
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	20000008 	.word	0x20000008
 8000b5c:	20001a38 	.word	0x20001a38

08000b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return uwTick;
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <HAL_GetTick+0x14>)
 8000b66:	681b      	ldr	r3, [r3, #0]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20001a38 	.word	0x20001a38

08000b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b94:	4013      	ands	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000baa:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	60d3      	str	r3, [r2, #12]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	f003 0307 	and.w	r3, r3, #7
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	db0b      	blt.n	8000c06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	f003 021f 	and.w	r2, r3, #31
 8000bf4:	4907      	ldr	r1, [pc, #28]	; (8000c14 <__NVIC_EnableIRQ+0x38>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	095b      	lsrs	r3, r3, #5
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000e100 	.word	0xe000e100

08000c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	6039      	str	r1, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db0a      	blt.n	8000c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	490c      	ldr	r1, [pc, #48]	; (8000c64 <__NVIC_SetPriority+0x4c>)
 8000c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c36:	0112      	lsls	r2, r2, #4
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	440b      	add	r3, r1
 8000c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c40:	e00a      	b.n	8000c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4908      	ldr	r1, [pc, #32]	; (8000c68 <__NVIC_SetPriority+0x50>)
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	3b04      	subs	r3, #4
 8000c50:	0112      	lsls	r2, r2, #4
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	440b      	add	r3, r1
 8000c56:	761a      	strb	r2, [r3, #24]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000e100 	.word	0xe000e100
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b089      	sub	sp, #36	; 0x24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f1c3 0307 	rsb	r3, r3, #7
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	bf28      	it	cs
 8000c8a:	2304      	movcs	r3, #4
 8000c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3304      	adds	r3, #4
 8000c92:	2b06      	cmp	r3, #6
 8000c94:	d902      	bls.n	8000c9c <NVIC_EncodePriority+0x30>
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3b03      	subs	r3, #3
 8000c9a:	e000      	b.n	8000c9e <NVIC_EncodePriority+0x32>
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43da      	mvns	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	401a      	ands	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	43d9      	mvns	r1, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	4313      	orrs	r3, r2
         );
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3724      	adds	r7, #36	; 0x24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff ff4c 	bl	8000b78 <__NVIC_SetPriorityGrouping>
}
 8000ce0:	bf00      	nop
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
 8000cf4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cfa:	f7ff ff61 	bl	8000bc0 <__NVIC_GetPriorityGrouping>
 8000cfe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d00:	687a      	ldr	r2, [r7, #4]
 8000d02:	68b9      	ldr	r1, [r7, #8]
 8000d04:	6978      	ldr	r0, [r7, #20]
 8000d06:	f7ff ffb1 	bl	8000c6c <NVIC_EncodePriority>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d10:	4611      	mov	r1, r2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff ff80 	bl	8000c18 <__NVIC_SetPriority>
}
 8000d18:	bf00      	nop
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff ff54 	bl	8000bdc <__NVIC_EnableIRQ>
}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b087      	sub	sp, #28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d4a:	e17f      	b.n	800104c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	2101      	movs	r1, #1
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	fa01 f303 	lsl.w	r3, r1, r3
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f000 8171 	beq.w	8001046 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d00b      	beq.n	8000d84 <HAL_GPIO_Init+0x48>
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d007      	beq.n	8000d84 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d78:	2b11      	cmp	r3, #17
 8000d7a:	d003      	beq.n	8000d84 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b12      	cmp	r3, #18
 8000d82:	d130      	bne.n	8000de6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	2203      	movs	r2, #3
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dba:	2201      	movs	r2, #1
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43db      	mvns	r3, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	091b      	lsrs	r3, r3, #4
 8000dd0:	f003 0201 	and.w	r2, r3, #1
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f003 0303 	and.w	r3, r3, #3
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d118      	bne.n	8000e24 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000df8:	2201      	movs	r2, #1
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	08db      	lsrs	r3, r3, #3
 8000e0e:	f003 0201 	and.w	r2, r3, #1
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	2203      	movs	r2, #3
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	689a      	ldr	r2, [r3, #8]
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d003      	beq.n	8000e64 <HAL_GPIO_Init+0x128>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b12      	cmp	r3, #18
 8000e62:	d123      	bne.n	8000eac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	08da      	lsrs	r2, r3, #3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3208      	adds	r2, #8
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	220f      	movs	r2, #15
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4013      	ands	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	08da      	lsrs	r2, r3, #3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3208      	adds	r2, #8
 8000ea6:	6939      	ldr	r1, [r7, #16]
 8000ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0203 	and.w	r2, r3, #3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	693a      	ldr	r2, [r7, #16]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	f000 80ac 	beq.w	8001046 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eee:	4b5f      	ldr	r3, [pc, #380]	; (800106c <HAL_GPIO_Init+0x330>)
 8000ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef2:	4a5e      	ldr	r2, [pc, #376]	; (800106c <HAL_GPIO_Init+0x330>)
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	6613      	str	r3, [r2, #96]	; 0x60
 8000efa:	4b5c      	ldr	r3, [pc, #368]	; (800106c <HAL_GPIO_Init+0x330>)
 8000efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f06:	4a5a      	ldr	r2, [pc, #360]	; (8001070 <HAL_GPIO_Init+0x334>)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	089b      	lsrs	r3, r3, #2
 8000f0c:	3302      	adds	r3, #2
 8000f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	f003 0303 	and.w	r3, r3, #3
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f30:	d025      	beq.n	8000f7e <HAL_GPIO_Init+0x242>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a4f      	ldr	r2, [pc, #316]	; (8001074 <HAL_GPIO_Init+0x338>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d01f      	beq.n	8000f7a <HAL_GPIO_Init+0x23e>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a4e      	ldr	r2, [pc, #312]	; (8001078 <HAL_GPIO_Init+0x33c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d019      	beq.n	8000f76 <HAL_GPIO_Init+0x23a>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a4d      	ldr	r2, [pc, #308]	; (800107c <HAL_GPIO_Init+0x340>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <HAL_GPIO_Init+0x236>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4c      	ldr	r2, [pc, #304]	; (8001080 <HAL_GPIO_Init+0x344>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d00d      	beq.n	8000f6e <HAL_GPIO_Init+0x232>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4b      	ldr	r2, [pc, #300]	; (8001084 <HAL_GPIO_Init+0x348>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d007      	beq.n	8000f6a <HAL_GPIO_Init+0x22e>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4a      	ldr	r2, [pc, #296]	; (8001088 <HAL_GPIO_Init+0x34c>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_GPIO_Init+0x22a>
 8000f62:	2306      	movs	r3, #6
 8000f64:	e00c      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f66:	2307      	movs	r3, #7
 8000f68:	e00a      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	e008      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f6e:	2304      	movs	r3, #4
 8000f70:	e006      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f72:	2303      	movs	r3, #3
 8000f74:	e004      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f76:	2302      	movs	r3, #2
 8000f78:	e002      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e000      	b.n	8000f80 <HAL_GPIO_Init+0x244>
 8000f7e:	2300      	movs	r3, #0
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	f002 0203 	and.w	r2, r2, #3
 8000f86:	0092      	lsls	r2, r2, #2
 8000f88:	4093      	lsls	r3, r2
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f90:	4937      	ldr	r1, [pc, #220]	; (8001070 <HAL_GPIO_Init+0x334>)
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	089b      	lsrs	r3, r3, #2
 8000f96:	3302      	adds	r3, #2
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	; (800108c <HAL_GPIO_Init+0x350>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4013      	ands	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fc2:	4a32      	ldr	r2, [pc, #200]	; (800108c <HAL_GPIO_Init+0x350>)
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <HAL_GPIO_Init+0x350>)
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000fe4:	693a      	ldr	r2, [r7, #16]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fec:	4a27      	ldr	r2, [pc, #156]	; (800108c <HAL_GPIO_Init+0x350>)
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ff2:	4b26      	ldr	r3, [pc, #152]	; (800108c <HAL_GPIO_Init+0x350>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4013      	ands	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d003      	beq.n	8001016 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4313      	orrs	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001016:	4a1d      	ldr	r2, [pc, #116]	; (800108c <HAL_GPIO_Init+0x350>)
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <HAL_GPIO_Init+0x350>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	43db      	mvns	r3, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001034:	2b00      	cmp	r3, #0
 8001036:	d003      	beq.n	8001040 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001040:	4a12      	ldr	r2, [pc, #72]	; (800108c <HAL_GPIO_Init+0x350>)
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa22 f303 	lsr.w	r3, r2, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	f47f ae78 	bne.w	8000d4c <HAL_GPIO_Init+0x10>
  }
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	371c      	adds	r7, #28
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000
 8001074:	48000400 	.word	0x48000400
 8001078:	48000800 	.word	0x48000800
 800107c:	48000c00 	.word	0x48000c00
 8001080:	48001000 	.word	0x48001000
 8001084:	48001400 	.word	0x48001400
 8001088:	48001800 	.word	0x48001800
 800108c:	40010400 	.word	0x40010400

08001090 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40007000 	.word	0x40007000

080010ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010ba:	d130      	bne.n	800111e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80010bc:	4b23      	ldr	r3, [pc, #140]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010c8:	d038      	beq.n	800113c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ca:	4b20      	ldr	r3, [pc, #128]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010d2:	4a1e      	ldr	r2, [pc, #120]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2232      	movs	r2, #50	; 0x32
 80010e0:	fb02 f303 	mul.w	r3, r2, r3
 80010e4:	4a1b      	ldr	r2, [pc, #108]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010e6:	fba2 2303 	umull	r2, r3, r2, r3
 80010ea:	0c9b      	lsrs	r3, r3, #18
 80010ec:	3301      	adds	r3, #1
 80010ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010f0:	e002      	b.n	80010f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	3b01      	subs	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001104:	d102      	bne.n	800110c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f2      	bne.n	80010f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800110c:	4b0f      	ldr	r3, [pc, #60]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001114:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001118:	d110      	bne.n	800113c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e00f      	b.n	800113e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800111e:	4b0b      	ldr	r3, [pc, #44]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800112a:	d007      	beq.n	800113c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001134:	4a05      	ldr	r2, [pc, #20]	; (800114c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001136:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800113a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40007000 	.word	0x40007000
 8001150:	20000000 	.word	0x20000000
 8001154:	431bde83 	.word	0x431bde83

08001158 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d101      	bne.n	800116a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e3d4      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800116a:	4ba1      	ldr	r3, [pc, #644]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 030c 	and.w	r3, r3, #12
 8001172:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001174:	4b9e      	ldr	r3, [pc, #632]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	f003 0303 	and.w	r3, r3, #3
 800117c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 80e4 	beq.w	8001354 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d007      	beq.n	80011a2 <HAL_RCC_OscConfig+0x4a>
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	2b0c      	cmp	r3, #12
 8001196:	f040 808b 	bne.w	80012b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	2b01      	cmp	r3, #1
 800119e:	f040 8087 	bne.w	80012b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011a2:	4b93      	ldr	r3, [pc, #588]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d005      	beq.n	80011ba <HAL_RCC_OscConfig+0x62>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e3ac      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6a1a      	ldr	r2, [r3, #32]
 80011be:	4b8c      	ldr	r3, [pc, #560]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d004      	beq.n	80011d4 <HAL_RCC_OscConfig+0x7c>
 80011ca:	4b89      	ldr	r3, [pc, #548]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011d2:	e005      	b.n	80011e0 <HAL_RCC_OscConfig+0x88>
 80011d4:	4b86      	ldr	r3, [pc, #536]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011da:	091b      	lsrs	r3, r3, #4
 80011dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d223      	bcs.n	800122c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a1b      	ldr	r3, [r3, #32]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 fd73 	bl	8001cd4 <RCC_SetFlashLatencyFromMSIRange>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e38d      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011f8:	4b7d      	ldr	r3, [pc, #500]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a7c      	ldr	r2, [pc, #496]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80011fe:	f043 0308 	orr.w	r3, r3, #8
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b7a      	ldr	r3, [pc, #488]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	4977      	ldr	r1, [pc, #476]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001212:	4313      	orrs	r3, r2
 8001214:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001216:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	4972      	ldr	r1, [pc, #456]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001226:	4313      	orrs	r3, r2
 8001228:	604b      	str	r3, [r1, #4]
 800122a:	e025      	b.n	8001278 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800122c:	4b70      	ldr	r3, [pc, #448]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a6f      	ldr	r2, [pc, #444]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001232:	f043 0308 	orr.w	r3, r3, #8
 8001236:	6013      	str	r3, [r2, #0]
 8001238:	4b6d      	ldr	r3, [pc, #436]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	496a      	ldr	r1, [pc, #424]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800124a:	4b69      	ldr	r3, [pc, #420]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	4965      	ldr	r1, [pc, #404]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800125a:	4313      	orrs	r3, r2
 800125c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d109      	bne.n	8001278 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	4618      	mov	r0, r3
 800126a:	f000 fd33 	bl	8001cd4 <RCC_SetFlashLatencyFromMSIRange>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e34d      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001278:	f000 fc36 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 800127c:	4602      	mov	r2, r0
 800127e:	4b5c      	ldr	r3, [pc, #368]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	091b      	lsrs	r3, r3, #4
 8001284:	f003 030f 	and.w	r3, r3, #15
 8001288:	495a      	ldr	r1, [pc, #360]	; (80013f4 <HAL_RCC_OscConfig+0x29c>)
 800128a:	5ccb      	ldrb	r3, [r1, r3]
 800128c:	f003 031f 	and.w	r3, r3, #31
 8001290:	fa22 f303 	lsr.w	r3, r2, r3
 8001294:	4a58      	ldr	r2, [pc, #352]	; (80013f8 <HAL_RCC_OscConfig+0x2a0>)
 8001296:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001298:	4b58      	ldr	r3, [pc, #352]	; (80013fc <HAL_RCC_OscConfig+0x2a4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fab5 	bl	800080c <HAL_InitTick>
 80012a2:	4603      	mov	r3, r0
 80012a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d052      	beq.n	8001352 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	e331      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d032      	beq.n	800131e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012b8:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a4c      	ldr	r2, [pc, #304]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012c4:	f7ff fc4c 	bl	8000b60 <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012cc:	f7ff fc48 	bl	8000b60 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e31a      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012de:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f0      	beq.n	80012cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012ea:	4b41      	ldr	r3, [pc, #260]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a40      	ldr	r2, [pc, #256]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	4b3e      	ldr	r3, [pc, #248]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6a1b      	ldr	r3, [r3, #32]
 8001302:	493b      	ldr	r1, [pc, #236]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001304:	4313      	orrs	r3, r2
 8001306:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001308:	4b39      	ldr	r3, [pc, #228]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69db      	ldr	r3, [r3, #28]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	4936      	ldr	r1, [pc, #216]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
 800131c:	e01a      	b.n	8001354 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800131e:	4b34      	ldr	r3, [pc, #208]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a33      	ldr	r2, [pc, #204]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001324:	f023 0301 	bic.w	r3, r3, #1
 8001328:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800132a:	f7ff fc19 	bl	8000b60 <HAL_GetTick>
 800132e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001332:	f7ff fc15 	bl	8000b60 <HAL_GetTick>
 8001336:	4602      	mov	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e2e7      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001344:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d1f0      	bne.n	8001332 <HAL_RCC_OscConfig+0x1da>
 8001350:	e000      	b.n	8001354 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001352:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	2b00      	cmp	r3, #0
 800135e:	d074      	beq.n	800144a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	2b08      	cmp	r3, #8
 8001364:	d005      	beq.n	8001372 <HAL_RCC_OscConfig+0x21a>
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	2b0c      	cmp	r3, #12
 800136a:	d10e      	bne.n	800138a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d10b      	bne.n	800138a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001372:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d064      	beq.n	8001448 <HAL_RCC_OscConfig+0x2f0>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d160      	bne.n	8001448 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e2c4      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001392:	d106      	bne.n	80013a2 <HAL_RCC_OscConfig+0x24a>
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a15      	ldr	r2, [pc, #84]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 800139a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	e01d      	b.n	80013de <HAL_RCC_OscConfig+0x286>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013aa:	d10c      	bne.n	80013c6 <HAL_RCC_OscConfig+0x26e>
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0f      	ldr	r2, [pc, #60]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a0c      	ldr	r2, [pc, #48]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013c2:	6013      	str	r3, [r2, #0]
 80013c4:	e00b      	b.n	80013de <HAL_RCC_OscConfig+0x286>
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a06      	ldr	r2, [pc, #24]	; (80013f0 <HAL_RCC_OscConfig+0x298>)
 80013d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013dc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d01c      	beq.n	8001420 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e6:	f7ff fbbb 	bl	8000b60 <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ec:	e011      	b.n	8001412 <HAL_RCC_OscConfig+0x2ba>
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000
 80013f4:	08006bf8 	.word	0x08006bf8
 80013f8:	20000000 	.word	0x20000000
 80013fc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001400:	f7ff fbae 	bl	8000b60 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b64      	cmp	r3, #100	; 0x64
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e280      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001412:	4baf      	ldr	r3, [pc, #700]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0f0      	beq.n	8001400 <HAL_RCC_OscConfig+0x2a8>
 800141e:	e014      	b.n	800144a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001420:	f7ff fb9e 	bl	8000b60 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001428:	f7ff fb9a 	bl	8000b60 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b64      	cmp	r3, #100	; 0x64
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e26c      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800143a:	4ba5      	ldr	r3, [pc, #660]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x2d0>
 8001446:	e000      	b.n	800144a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001448:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d060      	beq.n	8001518 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	2b04      	cmp	r3, #4
 800145a:	d005      	beq.n	8001468 <HAL_RCC_OscConfig+0x310>
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	2b0c      	cmp	r3, #12
 8001460:	d119      	bne.n	8001496 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d116      	bne.n	8001496 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001468:	4b99      	ldr	r3, [pc, #612]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_OscConfig+0x328>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e249      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001480:	4b93      	ldr	r3, [pc, #588]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	061b      	lsls	r3, r3, #24
 800148e:	4990      	ldr	r1, [pc, #576]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001490:	4313      	orrs	r3, r2
 8001492:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001494:	e040      	b.n	8001518 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d023      	beq.n	80014e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800149e:	4b8c      	ldr	r3, [pc, #560]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a8b      	ldr	r2, [pc, #556]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014aa:	f7ff fb59 	bl	8000b60 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b2:	f7ff fb55 	bl	8000b60 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e227      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c4:	4b82      	ldr	r3, [pc, #520]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d0:	4b7f      	ldr	r3, [pc, #508]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	061b      	lsls	r3, r3, #24
 80014de:	497c      	ldr	r1, [pc, #496]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014e0:	4313      	orrs	r3, r2
 80014e2:	604b      	str	r3, [r1, #4]
 80014e4:	e018      	b.n	8001518 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014e6:	4b7a      	ldr	r3, [pc, #488]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a79      	ldr	r2, [pc, #484]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80014ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f2:	f7ff fb35 	bl	8000b60 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fa:	f7ff fb31 	bl	8000b60 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e203      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800150c:	4b70      	ldr	r3, [pc, #448]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1f0      	bne.n	80014fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d03c      	beq.n	800159e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d01c      	beq.n	8001566 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800152e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001532:	4a67      	ldr	r2, [pc, #412]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800153c:	f7ff fb10 	bl	8000b60 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001542:	e008      	b.n	8001556 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001544:	f7ff fb0c 	bl	8000b60 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b02      	cmp	r3, #2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e1de      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001556:	4b5e      	ldr	r3, [pc, #376]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001558:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0ef      	beq.n	8001544 <HAL_RCC_OscConfig+0x3ec>
 8001564:	e01b      	b.n	800159e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001566:	4b5a      	ldr	r3, [pc, #360]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001568:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800156c:	4a58      	ldr	r2, [pc, #352]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800156e:	f023 0301 	bic.w	r3, r3, #1
 8001572:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001576:	f7ff faf3 	bl	8000b60 <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800157e:	f7ff faef 	bl	8000b60 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e1c1      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001590:	4b4f      	ldr	r3, [pc, #316]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001592:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ef      	bne.n	800157e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 80a6 	beq.w	80016f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80015b0:	4b47      	ldr	r3, [pc, #284]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d10d      	bne.n	80015d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015bc:	4b44      	ldr	r3, [pc, #272]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80015be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c0:	4a43      	ldr	r2, [pc, #268]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c6:	6593      	str	r3, [r2, #88]	; 0x58
 80015c8:	4b41      	ldr	r3, [pc, #260]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80015ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015d4:	2301      	movs	r3, #1
 80015d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015d8:	4b3e      	ldr	r3, [pc, #248]	; (80016d4 <HAL_RCC_OscConfig+0x57c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d118      	bne.n	8001616 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015e4:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <HAL_RCC_OscConfig+0x57c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a3a      	ldr	r2, [pc, #232]	; (80016d4 <HAL_RCC_OscConfig+0x57c>)
 80015ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015f0:	f7ff fab6 	bl	8000b60 <HAL_GetTick>
 80015f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f8:	f7ff fab2 	bl	8000b60 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e184      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800160a:	4b32      	ldr	r3, [pc, #200]	; (80016d4 <HAL_RCC_OscConfig+0x57c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001612:	2b00      	cmp	r3, #0
 8001614:	d0f0      	beq.n	80015f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d108      	bne.n	8001630 <HAL_RCC_OscConfig+0x4d8>
 800161e:	4b2c      	ldr	r3, [pc, #176]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001624:	4a2a      	ldr	r2, [pc, #168]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001626:	f043 0301 	orr.w	r3, r3, #1
 800162a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800162e:	e024      	b.n	800167a <HAL_RCC_OscConfig+0x522>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2b05      	cmp	r3, #5
 8001636:	d110      	bne.n	800165a <HAL_RCC_OscConfig+0x502>
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800163a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800163e:	4a24      	ldr	r2, [pc, #144]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001648:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800164a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800164e:	4a20      	ldr	r2, [pc, #128]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001658:	e00f      	b.n	800167a <HAL_RCC_OscConfig+0x522>
 800165a:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800165c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001660:	4a1b      	ldr	r2, [pc, #108]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001662:	f023 0301 	bic.w	r3, r3, #1
 8001666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800166a:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 800166c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001670:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 8001672:	f023 0304 	bic.w	r3, r3, #4
 8001676:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d016      	beq.n	80016b0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001682:	f7ff fa6d 	bl	8000b60 <HAL_GetTick>
 8001686:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001688:	e00a      	b.n	80016a0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800168a:	f7ff fa69 	bl	8000b60 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	f241 3288 	movw	r2, #5000	; 0x1388
 8001698:	4293      	cmp	r3, r2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e139      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016a0:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <HAL_RCC_OscConfig+0x578>)
 80016a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0ed      	beq.n	800168a <HAL_RCC_OscConfig+0x532>
 80016ae:	e01a      	b.n	80016e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b0:	f7ff fa56 	bl	8000b60 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016b6:	e00f      	b.n	80016d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b8:	f7ff fa52 	bl	8000b60 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d906      	bls.n	80016d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e122      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016d8:	4b90      	ldr	r3, [pc, #576]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80016da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1e8      	bne.n	80016b8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016e6:	7ffb      	ldrb	r3, [r7, #31]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d105      	bne.n	80016f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ec:	4b8b      	ldr	r3, [pc, #556]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80016ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f0:	4a8a      	ldr	r2, [pc, #552]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80016f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 8108 	beq.w	8001912 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001706:	2b02      	cmp	r3, #2
 8001708:	f040 80d0 	bne.w	80018ac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800170c:	4b83      	ldr	r3, [pc, #524]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	f003 0203 	and.w	r2, r3, #3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171c:	429a      	cmp	r2, r3
 800171e:	d130      	bne.n	8001782 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	3b01      	subs	r3, #1
 800172c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	429a      	cmp	r2, r3
 8001730:	d127      	bne.n	8001782 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800173c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d11f      	bne.n	8001782 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800174c:	2a07      	cmp	r2, #7
 800174e:	bf14      	ite	ne
 8001750:	2201      	movne	r2, #1
 8001752:	2200      	moveq	r2, #0
 8001754:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001756:	4293      	cmp	r3, r2
 8001758:	d113      	bne.n	8001782 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001764:	085b      	lsrs	r3, r3, #1
 8001766:	3b01      	subs	r3, #1
 8001768:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800176a:	429a      	cmp	r2, r3
 800176c:	d109      	bne.n	8001782 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	085b      	lsrs	r3, r3, #1
 800177a:	3b01      	subs	r3, #1
 800177c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800177e:	429a      	cmp	r2, r3
 8001780:	d06e      	beq.n	8001860 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	2b0c      	cmp	r3, #12
 8001786:	d069      	beq.n	800185c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001788:	4b64      	ldr	r3, [pc, #400]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d105      	bne.n	80017a0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001794:	4b61      	ldr	r3, [pc, #388]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0b7      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80017a4:	4b5d      	ldr	r3, [pc, #372]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a5c      	ldr	r2, [pc, #368]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80017aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017ae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80017b0:	f7ff f9d6 	bl	8000b60 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017b8:	f7ff f9d2 	bl	8000b60 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e0a4      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ca:	4b54      	ldr	r3, [pc, #336]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017d6:	4b51      	ldr	r3, [pc, #324]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	4b51      	ldr	r3, [pc, #324]	; (8001920 <HAL_RCC_OscConfig+0x7c8>)
 80017dc:	4013      	ands	r3, r2
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80017e6:	3a01      	subs	r2, #1
 80017e8:	0112      	lsls	r2, r2, #4
 80017ea:	4311      	orrs	r1, r2
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80017f0:	0212      	lsls	r2, r2, #8
 80017f2:	4311      	orrs	r1, r2
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80017f8:	0852      	lsrs	r2, r2, #1
 80017fa:	3a01      	subs	r2, #1
 80017fc:	0552      	lsls	r2, r2, #21
 80017fe:	4311      	orrs	r1, r2
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001804:	0852      	lsrs	r2, r2, #1
 8001806:	3a01      	subs	r2, #1
 8001808:	0652      	lsls	r2, r2, #25
 800180a:	4311      	orrs	r1, r2
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001810:	0912      	lsrs	r2, r2, #4
 8001812:	0452      	lsls	r2, r2, #17
 8001814:	430a      	orrs	r2, r1
 8001816:	4941      	ldr	r1, [pc, #260]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001818:	4313      	orrs	r3, r2
 800181a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800181c:	4b3f      	ldr	r3, [pc, #252]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a3e      	ldr	r2, [pc, #248]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001822:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001826:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001828:	4b3c      	ldr	r3, [pc, #240]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	4a3b      	ldr	r2, [pc, #236]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800182e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001832:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001834:	f7ff f994 	bl	8000b60 <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800183c:	f7ff f990 	bl	8000b60 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b02      	cmp	r3, #2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e062      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800184e:	4b33      	ldr	r3, [pc, #204]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d0f0      	beq.n	800183c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800185a:	e05a      	b.n	8001912 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e059      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001860:	4b2e      	ldr	r3, [pc, #184]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d152      	bne.n	8001912 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800186c:	4b2b      	ldr	r3, [pc, #172]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a2a      	ldr	r2, [pc, #168]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001872:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001876:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001878:	4b28      	ldr	r3, [pc, #160]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	4a27      	ldr	r2, [pc, #156]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 800187e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001882:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001884:	f7ff f96c 	bl	8000b60 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800188c:	f7ff f968 	bl	8000b60 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e03a      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800189e:	4b1f      	ldr	r3, [pc, #124]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0f0      	beq.n	800188c <HAL_RCC_OscConfig+0x734>
 80018aa:	e032      	b.n	8001912 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d02d      	beq.n	800190e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b2:	4b1a      	ldr	r3, [pc, #104]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a19      	ldr	r2, [pc, #100]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018bc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80018be:	4b17      	ldr	r3, [pc, #92]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d105      	bne.n	80018d6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	4a13      	ldr	r2, [pc, #76]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018d0:	f023 0303 	bic.w	r3, r3, #3
 80018d4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	4a10      	ldr	r2, [pc, #64]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 80018dc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80018e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018e4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e6:	f7ff f93b 	bl	8000b60 <HAL_GetTick>
 80018ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ec:	e008      	b.n	8001900 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ee:	f7ff f937 	bl	8000b60 <HAL_GetTick>
 80018f2:	4602      	mov	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e009      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_RCC_OscConfig+0x7c4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f0      	bne.n	80018ee <HAL_RCC_OscConfig+0x796>
 800190c:	e001      	b.n	8001912 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000
 8001920:	f99d808c 	.word	0xf99d808c

08001924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e0c8      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001938:	4b66      	ldr	r3, [pc, #408]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d910      	bls.n	8001968 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001946:	4b63      	ldr	r3, [pc, #396]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f023 0207 	bic.w	r2, r3, #7
 800194e:	4961      	ldr	r1, [pc, #388]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001956:	4b5f      	ldr	r3, [pc, #380]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	d001      	beq.n	8001968 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e0b0      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d04c      	beq.n	8001a0e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b03      	cmp	r3, #3
 800197a:	d107      	bne.n	800198c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800197c:	4b56      	ldr	r3, [pc, #344]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d121      	bne.n	80019cc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e09e      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d107      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001994:	4b50      	ldr	r3, [pc, #320]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d115      	bne.n	80019cc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e092      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d107      	bne.n	80019bc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019ac:	4b4a      	ldr	r3, [pc, #296]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d109      	bne.n	80019cc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e086      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019bc:	4b46      	ldr	r3, [pc, #280]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e07e      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019cc:	4b42      	ldr	r3, [pc, #264]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f023 0203 	bic.w	r2, r3, #3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	493f      	ldr	r1, [pc, #252]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019de:	f7ff f8bf 	bl	8000b60 <HAL_GetTick>
 80019e2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e4:	e00a      	b.n	80019fc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e6:	f7ff f8bb 	bl	8000b60 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e066      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019fc:	4b36      	ldr	r3, [pc, #216]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 020c 	and.w	r2, r3, #12
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d1eb      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d008      	beq.n	8001a2c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1a:	4b2f      	ldr	r3, [pc, #188]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	492c      	ldr	r1, [pc, #176]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a2c:	4b29      	ldr	r3, [pc, #164]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d210      	bcs.n	8001a5c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a3a:	4b26      	ldr	r3, [pc, #152]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f023 0207 	bic.w	r2, r3, #7
 8001a42:	4924      	ldr	r1, [pc, #144]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4a:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <HAL_RCC_ClockConfig+0x1b0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e036      	b.n	8001aca <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d008      	beq.n	8001a7a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	4918      	ldr	r1, [pc, #96]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a76:	4313      	orrs	r3, r2
 8001a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d009      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a86:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4910      	ldr	r1, [pc, #64]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a9a:	f000 f825 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <HAL_RCC_ClockConfig+0x1b4>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 030f 	and.w	r3, r3, #15
 8001aaa:	490c      	ldr	r1, [pc, #48]	; (8001adc <HAL_RCC_ClockConfig+0x1b8>)
 8001aac:	5ccb      	ldrb	r3, [r1, r3]
 8001aae:	f003 031f 	and.w	r3, r3, #31
 8001ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fea4 	bl	800080c <HAL_InitTick>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ac8:	7afb      	ldrb	r3, [r7, #11]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40022000 	.word	0x40022000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	08006bf8 	.word	0x08006bf8
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	20000004 	.word	0x20000004

08001ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b089      	sub	sp, #36	; 0x24
 8001aec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001af6:	4b3e      	ldr	r3, [pc, #248]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b00:	4b3b      	ldr	r3, [pc, #236]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	f003 0303 	and.w	r3, r3, #3
 8001b08:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d005      	beq.n	8001b1c <HAL_RCC_GetSysClockFreq+0x34>
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	2b0c      	cmp	r3, #12
 8001b14:	d121      	bne.n	8001b5a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d11e      	bne.n	8001b5a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b1c:	4b34      	ldr	r3, [pc, #208]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d107      	bne.n	8001b38 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b28:	4b31      	ldr	r3, [pc, #196]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b2e:	0a1b      	lsrs	r3, r3, #8
 8001b30:	f003 030f 	and.w	r3, r3, #15
 8001b34:	61fb      	str	r3, [r7, #28]
 8001b36:	e005      	b.n	8001b44 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001b38:	4b2d      	ldr	r3, [pc, #180]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	091b      	lsrs	r3, r3, #4
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001b44:	4a2b      	ldr	r2, [pc, #172]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b4c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10d      	bne.n	8001b70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d102      	bne.n	8001b66 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001b60:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001b62:	61bb      	str	r3, [r7, #24]
 8001b64:	e004      	b.n	8001b70 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b6c:	4b23      	ldr	r3, [pc, #140]	; (8001bfc <HAL_RCC_GetSysClockFreq+0x114>)
 8001b6e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	2b0c      	cmp	r3, #12
 8001b74:	d134      	bne.n	8001be0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b76:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d003      	beq.n	8001b8e <HAL_RCC_GetSysClockFreq+0xa6>
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	2b03      	cmp	r3, #3
 8001b8a:	d003      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0xac>
 8001b8c:	e005      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001b90:	617b      	str	r3, [r7, #20]
      break;
 8001b92:	e005      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001b94:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <HAL_RCC_GetSysClockFreq+0x114>)
 8001b96:	617b      	str	r3, [r7, #20]
      break;
 8001b98:	e002      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	617b      	str	r3, [r7, #20]
      break;
 8001b9e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ba0:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	091b      	lsrs	r3, r3, #4
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	3301      	adds	r3, #1
 8001bac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001bae:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	0a1b      	lsrs	r3, r3, #8
 8001bb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	fb02 f203 	mul.w	r2, r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	0e5b      	lsrs	r3, r3, #25
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bde:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001be0:	69bb      	ldr	r3, [r7, #24]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3724      	adds	r7, #36	; 0x24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	08006c10 	.word	0x08006c10
 8001bf8:	00f42400 	.word	0x00f42400
 8001bfc:	007a1200 	.word	0x007a1200

08001c00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000000 	.word	0x20000000

08001c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001c1c:	f7ff fff0 	bl	8001c00 <HAL_RCC_GetHCLKFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	0a1b      	lsrs	r3, r3, #8
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	4904      	ldr	r1, [pc, #16]	; (8001c40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	08006c08 	.word	0x08006c08

08001c44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001c48:	f7ff ffda 	bl	8001c00 <HAL_RCC_GetHCLKFreq>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	0adb      	lsrs	r3, r3, #11
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	4904      	ldr	r1, [pc, #16]	; (8001c6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c5a:	5ccb      	ldrb	r3, [r1, r3]
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	08006c08 	.word	0x08006c08

08001c70 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	220f      	movs	r2, #15
 8001c7e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_RCC_GetClockConfig+0x5c>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f003 0203 	and.w	r2, r3, #3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ccc <HAL_RCC_GetClockConfig+0x5c>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001c98:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_RCC_GetClockConfig+0x5c>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001ca4:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <HAL_RCC_GetClockConfig+0x5c>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	08db      	lsrs	r3, r3, #3
 8001caa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <HAL_RCC_GetClockConfig+0x60>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0207 	and.w	r2, r3, #7
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	601a      	str	r2, [r3, #0]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40022000 	.word	0x40022000

08001cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001cec:	f7ff f9d0 	bl	8001090 <HAL_PWREx_GetVoltageRange>
 8001cf0:	6178      	str	r0, [r7, #20]
 8001cf2:	e014      	b.n	8001d1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cf4:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf8:	4a24      	ldr	r2, [pc, #144]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	6593      	str	r3, [r2, #88]	; 0x58
 8001d00:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d0c:	f7ff f9c0 	bl	8001090 <HAL_PWREx_GetVoltageRange>
 8001d10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d12:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d16:	4a1d      	ldr	r2, [pc, #116]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d24:	d10b      	bne.n	8001d3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b80      	cmp	r3, #128	; 0x80
 8001d2a:	d919      	bls.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2ba0      	cmp	r3, #160	; 0xa0
 8001d30:	d902      	bls.n	8001d38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d32:	2302      	movs	r3, #2
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	e013      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d38:	2301      	movs	r3, #1
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	e010      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b80      	cmp	r3, #128	; 0x80
 8001d42:	d902      	bls.n	8001d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d44:	2303      	movs	r3, #3
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	e00a      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b80      	cmp	r3, #128	; 0x80
 8001d4e:	d102      	bne.n	8001d56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d50:	2302      	movs	r3, #2
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	e004      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b70      	cmp	r3, #112	; 0x70
 8001d5a:	d101      	bne.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 0207 	bic.w	r2, r3, #7
 8001d68:	4909      	ldr	r1, [pc, #36]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d001      	beq.n	8001d82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e000      	b.n	8001d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40022000 	.word	0x40022000

08001d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001da0:	2300      	movs	r3, #0
 8001da2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d041      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001db4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001db8:	d02a      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001dba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001dbe:	d824      	bhi.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001dc0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dc4:	d008      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001dc6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dca:	d81e      	bhi.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00a      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001dd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dd4:	d010      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001dd6:	e018      	b.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001dd8:	4b86      	ldr	r3, [pc, #536]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	4a85      	ldr	r2, [pc, #532]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001de2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001de4:	e015      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 fabb 	bl	8002368 <RCCEx_PLLSAI1_Config>
 8001df2:	4603      	mov	r3, r0
 8001df4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001df6:	e00c      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3320      	adds	r3, #32
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 fba6 	bl	8002550 <RCCEx_PLLSAI2_Config>
 8001e04:	4603      	mov	r3, r0
 8001e06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e08:	e003      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e0e:	e000      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e12:	7cfb      	ldrb	r3, [r7, #19]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10b      	bne.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e18:	4b76      	ldr	r3, [pc, #472]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e1e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e26:	4973      	ldr	r1, [pc, #460]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e2e:	e001      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e30:	7cfb      	ldrb	r3, [r7, #19]
 8001e32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d041      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e44:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e48:	d02a      	beq.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001e4a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e4e:	d824      	bhi.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001e50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e54:	d008      	beq.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001e56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e5a:	d81e      	bhi.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d00a      	beq.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e64:	d010      	beq.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e66:	e018      	b.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e68:	4b62      	ldr	r3, [pc, #392]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4a61      	ldr	r2, [pc, #388]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e74:	e015      	b.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f000 fa73 	bl	8002368 <RCCEx_PLLSAI1_Config>
 8001e82:	4603      	mov	r3, r0
 8001e84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e86:	e00c      	b.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3320      	adds	r3, #32
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 fb5e 	bl	8002550 <RCCEx_PLLSAI2_Config>
 8001e94:	4603      	mov	r3, r0
 8001e96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e98:	e003      	b.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001ea2:	7cfb      	ldrb	r3, [r7, #19]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10b      	bne.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ea8:	4b52      	ldr	r3, [pc, #328]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001eb6:	494f      	ldr	r1, [pc, #316]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001ebe:	e001      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ec0:	7cfb      	ldrb	r3, [r7, #19]
 8001ec2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 80a0 	beq.w	8002012 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ed6:	4b47      	ldr	r3, [pc, #284]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00d      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eec:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef0:	4a40      	ldr	r2, [pc, #256]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ef8:	4b3e      	ldr	r3, [pc, #248]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f04:	2301      	movs	r3, #1
 8001f06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f08:	4b3b      	ldr	r3, [pc, #236]	; (8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a3a      	ldr	r2, [pc, #232]	; (8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f14:	f7fe fe24 	bl	8000b60 <HAL_GetTick>
 8001f18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f1a:	e009      	b.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1c:	f7fe fe20 	bl	8000b60 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d902      	bls.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	74fb      	strb	r3, [r7, #19]
        break;
 8001f2e:	e005      	b.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f30:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0ef      	beq.n	8001f1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001f3c:	7cfb      	ldrb	r3, [r7, #19]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d15c      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f42:	4b2c      	ldr	r3, [pc, #176]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d01f      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d019      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f60:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f6c:	4b21      	ldr	r3, [pc, #132]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f72:	4a20      	ldr	r2, [pc, #128]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f7c:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f82:	4a1c      	ldr	r2, [pc, #112]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f8c:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d016      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9e:	f7fe fddf 	bl	8000b60 <HAL_GetTick>
 8001fa2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fa4:	e00b      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa6:	f7fe fddb 	bl	8000b60 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d902      	bls.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	74fb      	strb	r3, [r7, #19]
            break;
 8001fbc:	e006      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fbe:	4b0d      	ldr	r3, [pc, #52]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0ec      	beq.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001fcc:	7cfb      	ldrb	r3, [r7, #19]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10c      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fe2:	4904      	ldr	r1, [pc, #16]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001fea:	e009      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fec:	7cfb      	ldrb	r3, [r7, #19]
 8001fee:	74bb      	strb	r3, [r7, #18]
 8001ff0:	e006      	b.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8001ff2:	bf00      	nop
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ffc:	7cfb      	ldrb	r3, [r7, #19]
 8001ffe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002000:	7c7b      	ldrb	r3, [r7, #17]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d105      	bne.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002006:	4b9e      	ldr	r3, [pc, #632]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200a:	4a9d      	ldr	r2, [pc, #628]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800200c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002010:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00a      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800201e:	4b98      	ldr	r3, [pc, #608]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002024:	f023 0203 	bic.w	r2, r3, #3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800202c:	4994      	ldr	r1, [pc, #592]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800202e:	4313      	orrs	r3, r2
 8002030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00a      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002040:	4b8f      	ldr	r3, [pc, #572]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002046:	f023 020c 	bic.w	r2, r3, #12
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204e:	498c      	ldr	r1, [pc, #560]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002050:	4313      	orrs	r3, r2
 8002052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00a      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002062:	4b87      	ldr	r3, [pc, #540]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002068:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	4983      	ldr	r1, [pc, #524]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002072:	4313      	orrs	r3, r2
 8002074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00a      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002084:	4b7e      	ldr	r3, [pc, #504]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800208a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	497b      	ldr	r1, [pc, #492]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002094:	4313      	orrs	r3, r2
 8002096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00a      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020a6:	4b76      	ldr	r3, [pc, #472]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b4:	4972      	ldr	r1, [pc, #456]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0320 	and.w	r3, r3, #32
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00a      	beq.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020c8:	4b6d      	ldr	r3, [pc, #436]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d6:	496a      	ldr	r1, [pc, #424]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00a      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020ea:	4b65      	ldr	r3, [pc, #404]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f8:	4961      	ldr	r1, [pc, #388]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00a      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800210c:	4b5c      	ldr	r3, [pc, #368]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002112:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211a:	4959      	ldr	r1, [pc, #356]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800211c:	4313      	orrs	r3, r2
 800211e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800212a:	2b00      	cmp	r3, #0
 800212c:	d00a      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800212e:	4b54      	ldr	r3, [pc, #336]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002134:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800213c:	4950      	ldr	r1, [pc, #320]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800213e:	4313      	orrs	r3, r2
 8002140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800214c:	2b00      	cmp	r3, #0
 800214e:	d00a      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002150:	4b4b      	ldr	r3, [pc, #300]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002156:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215e:	4948      	ldr	r1, [pc, #288]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002160:	4313      	orrs	r3, r2
 8002162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00a      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002172:	4b43      	ldr	r3, [pc, #268]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002178:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002180:	493f      	ldr	r1, [pc, #252]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002182:	4313      	orrs	r3, r2
 8002184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d028      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002194:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021a2:	4937      	ldr	r1, [pc, #220]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021b2:	d106      	bne.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021b4:	4b32      	ldr	r3, [pc, #200]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4a31      	ldr	r2, [pc, #196]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021be:	60d3      	str	r3, [r2, #12]
 80021c0:	e011      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80021ca:	d10c      	bne.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3304      	adds	r3, #4
 80021d0:	2101      	movs	r1, #1
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 f8c8 	bl	8002368 <RCCEx_PLLSAI1_Config>
 80021d8:	4603      	mov	r3, r0
 80021da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80021dc:	7cfb      	ldrb	r3, [r7, #19]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80021e2:	7cfb      	ldrb	r3, [r7, #19]
 80021e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d028      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80021f2:	4b23      	ldr	r3, [pc, #140]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002200:	491f      	ldr	r1, [pc, #124]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002202:	4313      	orrs	r3, r2
 8002204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002210:	d106      	bne.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002212:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	4a1a      	ldr	r2, [pc, #104]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002218:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800221c:	60d3      	str	r3, [r2, #12]
 800221e:	e011      	b.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002224:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002228:	d10c      	bne.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	3304      	adds	r3, #4
 800222e:	2101      	movs	r1, #1
 8002230:	4618      	mov	r0, r3
 8002232:	f000 f899 	bl	8002368 <RCCEx_PLLSAI1_Config>
 8002236:	4603      	mov	r3, r0
 8002238:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002240:	7cfb      	ldrb	r3, [r7, #19]
 8002242:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d02b      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002250:	4b0b      	ldr	r3, [pc, #44]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002256:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800225e:	4908      	ldr	r1, [pc, #32]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002260:	4313      	orrs	r3, r2
 8002262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800226a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800226e:	d109      	bne.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002270:	4b03      	ldr	r3, [pc, #12]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	4a02      	ldr	r2, [pc, #8]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002276:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800227a:	60d3      	str	r3, [r2, #12]
 800227c:	e014      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800227e:	bf00      	nop
 8002280:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002288:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800228c:	d10c      	bne.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	3304      	adds	r3, #4
 8002292:	2101      	movs	r1, #1
 8002294:	4618      	mov	r0, r3
 8002296:	f000 f867 	bl	8002368 <RCCEx_PLLSAI1_Config>
 800229a:	4603      	mov	r3, r0
 800229c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800229e:	7cfb      	ldrb	r3, [r7, #19]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80022a4:	7cfb      	ldrb	r3, [r7, #19]
 80022a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d02f      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022b4:	4b2b      	ldr	r3, [pc, #172]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022c2:	4928      	ldr	r1, [pc, #160]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022d2:	d10d      	bne.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3304      	adds	r3, #4
 80022d8:	2102      	movs	r1, #2
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f844 	bl	8002368 <RCCEx_PLLSAI1_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022e4:	7cfb      	ldrb	r3, [r7, #19]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d014      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	74bb      	strb	r3, [r7, #18]
 80022ee:	e011      	b.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022f8:	d10c      	bne.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3320      	adds	r3, #32
 80022fe:	2102      	movs	r1, #2
 8002300:	4618      	mov	r0, r3
 8002302:	f000 f925 	bl	8002550 <RCCEx_PLLSAI2_Config>
 8002306:	4603      	mov	r3, r0
 8002308:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800230a:	7cfb      	ldrb	r3, [r7, #19]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002310:	7cfb      	ldrb	r3, [r7, #19]
 8002312:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00a      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002320:	4b10      	ldr	r3, [pc, #64]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002326:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800232e:	490d      	ldr	r1, [pc, #52]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002330:	4313      	orrs	r3, r2
 8002332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00b      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002342:	4b08      	ldr	r3, [pc, #32]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002348:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002352:	4904      	ldr	r1, [pc, #16]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002354:	4313      	orrs	r3, r2
 8002356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800235a:	7cbb      	ldrb	r3, [r7, #18]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40021000 	.word	0x40021000

08002368 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002376:	4b75      	ldr	r3, [pc, #468]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d018      	beq.n	80023b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002382:	4b72      	ldr	r3, [pc, #456]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	f003 0203 	and.w	r2, r3, #3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	429a      	cmp	r2, r3
 8002390:	d10d      	bne.n	80023ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
       ||
 8002396:	2b00      	cmp	r3, #0
 8002398:	d009      	beq.n	80023ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800239a:	4b6c      	ldr	r3, [pc, #432]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
       ||
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d047      	beq.n	800243e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	73fb      	strb	r3, [r7, #15]
 80023b2:	e044      	b.n	800243e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d018      	beq.n	80023ee <RCCEx_PLLSAI1_Config+0x86>
 80023bc:	2b03      	cmp	r3, #3
 80023be:	d825      	bhi.n	800240c <RCCEx_PLLSAI1_Config+0xa4>
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d002      	beq.n	80023ca <RCCEx_PLLSAI1_Config+0x62>
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d009      	beq.n	80023dc <RCCEx_PLLSAI1_Config+0x74>
 80023c8:	e020      	b.n	800240c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80023ca:	4b60      	ldr	r3, [pc, #384]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d11d      	bne.n	8002412 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023da:	e01a      	b.n	8002412 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80023dc:	4b5b      	ldr	r3, [pc, #364]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d116      	bne.n	8002416 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023ec:	e013      	b.n	8002416 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80023ee:	4b57      	ldr	r3, [pc, #348]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10f      	bne.n	800241a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023fa:	4b54      	ldr	r3, [pc, #336]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800240a:	e006      	b.n	800241a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
      break;
 8002410:	e004      	b.n	800241c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002412:	bf00      	nop
 8002414:	e002      	b.n	800241c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002416:	bf00      	nop
 8002418:	e000      	b.n	800241c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800241a:	bf00      	nop
    }

    if(status == HAL_OK)
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10d      	bne.n	800243e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002422:	4b4a      	ldr	r3, [pc, #296]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6819      	ldr	r1, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	3b01      	subs	r3, #1
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	430b      	orrs	r3, r1
 8002438:	4944      	ldr	r1, [pc, #272]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 800243a:	4313      	orrs	r3, r2
 800243c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d17d      	bne.n	8002540 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002444:	4b41      	ldr	r3, [pc, #260]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a40      	ldr	r2, [pc, #256]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 800244a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800244e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002450:	f7fe fb86 	bl	8000b60 <HAL_GetTick>
 8002454:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002456:	e009      	b.n	800246c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002458:	f7fe fb82 	bl	8000b60 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d902      	bls.n	800246c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	73fb      	strb	r3, [r7, #15]
        break;
 800246a:	e005      	b.n	8002478 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800246c:	4b37      	ldr	r3, [pc, #220]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1ef      	bne.n	8002458 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d160      	bne.n	8002540 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d111      	bne.n	80024a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002484:	4b31      	ldr	r3, [pc, #196]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800248c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6892      	ldr	r2, [r2, #8]
 8002494:	0211      	lsls	r1, r2, #8
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68d2      	ldr	r2, [r2, #12]
 800249a:	0912      	lsrs	r2, r2, #4
 800249c:	0452      	lsls	r2, r2, #17
 800249e:	430a      	orrs	r2, r1
 80024a0:	492a      	ldr	r1, [pc, #168]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	610b      	str	r3, [r1, #16]
 80024a6:	e027      	b.n	80024f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d112      	bne.n	80024d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024ae:	4b27      	ldr	r3, [pc, #156]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80024b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6892      	ldr	r2, [r2, #8]
 80024be:	0211      	lsls	r1, r2, #8
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6912      	ldr	r2, [r2, #16]
 80024c4:	0852      	lsrs	r2, r2, #1
 80024c6:	3a01      	subs	r2, #1
 80024c8:	0552      	lsls	r2, r2, #21
 80024ca:	430a      	orrs	r2, r1
 80024cc:	491f      	ldr	r1, [pc, #124]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	610b      	str	r3, [r1, #16]
 80024d2:	e011      	b.n	80024f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024d4:	4b1d      	ldr	r3, [pc, #116]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80024dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6892      	ldr	r2, [r2, #8]
 80024e4:	0211      	lsls	r1, r2, #8
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6952      	ldr	r2, [r2, #20]
 80024ea:	0852      	lsrs	r2, r2, #1
 80024ec:	3a01      	subs	r2, #1
 80024ee:	0652      	lsls	r2, r2, #25
 80024f0:	430a      	orrs	r2, r1
 80024f2:	4916      	ldr	r1, [pc, #88]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a13      	ldr	r2, [pc, #76]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002502:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002504:	f7fe fb2c 	bl	8000b60 <HAL_GetTick>
 8002508:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800250a:	e009      	b.n	8002520 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800250c:	f7fe fb28 	bl	8000b60 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d902      	bls.n	8002520 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	73fb      	strb	r3, [r7, #15]
          break;
 800251e:	e005      	b.n	800252c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002520:	4b0a      	ldr	r3, [pc, #40]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0ef      	beq.n	800250c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800252c:	7bfb      	ldrb	r3, [r7, #15]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d106      	bne.n	8002540 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002532:	4b06      	ldr	r3, [pc, #24]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002534:	691a      	ldr	r2, [r3, #16]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	4904      	ldr	r1, [pc, #16]	; (800254c <RCCEx_PLLSAI1_Config+0x1e4>)
 800253c:	4313      	orrs	r3, r2
 800253e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40021000 	.word	0x40021000

08002550 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800255a:	2300      	movs	r3, #0
 800255c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800255e:	4b6a      	ldr	r3, [pc, #424]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	2b00      	cmp	r3, #0
 8002568:	d018      	beq.n	800259c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800256a:	4b67      	ldr	r3, [pc, #412]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f003 0203 	and.w	r2, r3, #3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	429a      	cmp	r2, r3
 8002578:	d10d      	bne.n	8002596 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
       ||
 800257e:	2b00      	cmp	r3, #0
 8002580:	d009      	beq.n	8002596 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002582:	4b61      	ldr	r3, [pc, #388]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	1c5a      	adds	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
       ||
 8002592:	429a      	cmp	r2, r3
 8002594:	d047      	beq.n	8002626 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	73fb      	strb	r3, [r7, #15]
 800259a:	e044      	b.n	8002626 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b03      	cmp	r3, #3
 80025a2:	d018      	beq.n	80025d6 <RCCEx_PLLSAI2_Config+0x86>
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d825      	bhi.n	80025f4 <RCCEx_PLLSAI2_Config+0xa4>
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d002      	beq.n	80025b2 <RCCEx_PLLSAI2_Config+0x62>
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d009      	beq.n	80025c4 <RCCEx_PLLSAI2_Config+0x74>
 80025b0:	e020      	b.n	80025f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025b2:	4b55      	ldr	r3, [pc, #340]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d11d      	bne.n	80025fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025c2:	e01a      	b.n	80025fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025c4:	4b50      	ldr	r3, [pc, #320]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d116      	bne.n	80025fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025d4:	e013      	b.n	80025fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025d6:	4b4c      	ldr	r3, [pc, #304]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10f      	bne.n	8002602 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025e2:	4b49      	ldr	r3, [pc, #292]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d109      	bne.n	8002602 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025f2:	e006      	b.n	8002602 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
      break;
 80025f8:	e004      	b.n	8002604 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80025fa:	bf00      	nop
 80025fc:	e002      	b.n	8002604 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80025fe:	bf00      	nop
 8002600:	e000      	b.n	8002604 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002602:	bf00      	nop
    }

    if(status == HAL_OK)
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10d      	bne.n	8002626 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800260a:	4b3f      	ldr	r3, [pc, #252]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6819      	ldr	r1, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	3b01      	subs	r3, #1
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	430b      	orrs	r3, r1
 8002620:	4939      	ldr	r1, [pc, #228]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002622:	4313      	orrs	r3, r2
 8002624:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d167      	bne.n	80026fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800262c:	4b36      	ldr	r3, [pc, #216]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a35      	ldr	r2, [pc, #212]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002638:	f7fe fa92 	bl	8000b60 <HAL_GetTick>
 800263c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800263e:	e009      	b.n	8002654 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002640:	f7fe fa8e 	bl	8000b60 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d902      	bls.n	8002654 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	73fb      	strb	r3, [r7, #15]
        break;
 8002652:	e005      	b.n	8002660 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002654:	4b2c      	ldr	r3, [pc, #176]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1ef      	bne.n	8002640 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002660:	7bfb      	ldrb	r3, [r7, #15]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d14a      	bne.n	80026fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d111      	bne.n	8002690 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800266c:	4b26      	ldr	r3, [pc, #152]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6892      	ldr	r2, [r2, #8]
 800267c:	0211      	lsls	r1, r2, #8
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	68d2      	ldr	r2, [r2, #12]
 8002682:	0912      	lsrs	r2, r2, #4
 8002684:	0452      	lsls	r2, r2, #17
 8002686:	430a      	orrs	r2, r1
 8002688:	491f      	ldr	r1, [pc, #124]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268a:	4313      	orrs	r3, r2
 800268c:	614b      	str	r3, [r1, #20]
 800268e:	e011      	b.n	80026b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002690:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002698:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6892      	ldr	r2, [r2, #8]
 80026a0:	0211      	lsls	r1, r2, #8
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6912      	ldr	r2, [r2, #16]
 80026a6:	0852      	lsrs	r2, r2, #1
 80026a8:	3a01      	subs	r2, #1
 80026aa:	0652      	lsls	r2, r2, #25
 80026ac:	430a      	orrs	r2, r1
 80026ae:	4916      	ldr	r1, [pc, #88]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80026b4:	4b14      	ldr	r3, [pc, #80]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c0:	f7fe fa4e 	bl	8000b60 <HAL_GetTick>
 80026c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80026c6:	e009      	b.n	80026dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026c8:	f7fe fa4a 	bl	8000b60 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d902      	bls.n	80026dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	73fb      	strb	r3, [r7, #15]
          break;
 80026da:	e005      	b.n	80026e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80026dc:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0ef      	beq.n	80026c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d106      	bne.n	80026fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80026ee:	4b06      	ldr	r3, [pc, #24]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	4904      	ldr	r1, [pc, #16]	; (8002708 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000

0800270c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e049      	b.n	80027b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	d106      	bne.n	8002738 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f841 	bl	80027ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2202      	movs	r2, #2
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3304      	adds	r3, #4
 8002748:	4619      	mov	r1, r3
 800274a:	4610      	mov	r0, r2
 800274c:	f000 f9f8 	bl	8002b40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d001      	beq.n	80027e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e04f      	b.n	8002888 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a23      	ldr	r2, [pc, #140]	; (8002894 <HAL_TIM_Base_Start_IT+0xc4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d01d      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002812:	d018      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a1f      	ldr	r2, [pc, #124]	; (8002898 <HAL_TIM_Base_Start_IT+0xc8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d013      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1e      	ldr	r2, [pc, #120]	; (800289c <HAL_TIM_Base_Start_IT+0xcc>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d00e      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1c      	ldr	r2, [pc, #112]	; (80028a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d009      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a1b      	ldr	r2, [pc, #108]	; (80028a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d004      	beq.n	8002846 <HAL_TIM_Base_Start_IT+0x76>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a19      	ldr	r2, [pc, #100]	; (80028a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d115      	bne.n	8002872 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	4b17      	ldr	r3, [pc, #92]	; (80028ac <HAL_TIM_Base_Start_IT+0xdc>)
 800284e:	4013      	ands	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2b06      	cmp	r3, #6
 8002856:	d015      	beq.n	8002884 <HAL_TIM_Base_Start_IT+0xb4>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800285e:	d011      	beq.n	8002884 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002870:	e008      	b.n	8002884 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	e000      	b.n	8002886 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002884:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	40012c00 	.word	0x40012c00
 8002898:	40000400 	.word	0x40000400
 800289c:	40000800 	.word	0x40000800
 80028a0:	40000c00 	.word	0x40000c00
 80028a4:	40013400 	.word	0x40013400
 80028a8:	40014000 	.word	0x40014000
 80028ac:	00010007 	.word	0x00010007

080028b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d122      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d11b      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0202 	mvn.w	r2, #2
 80028dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f905 	bl	8002b02 <HAL_TIM_IC_CaptureCallback>
 80028f8:	e005      	b.n	8002906 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f8f7 	bl	8002aee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f908 	bl	8002b16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b04      	cmp	r3, #4
 8002918:	d122      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b04      	cmp	r3, #4
 8002926:	d11b      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0204 	mvn.w	r2, #4
 8002930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2202      	movs	r2, #2
 8002936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f8db 	bl	8002b02 <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f8cd 	bl	8002aee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f8de 	bl	8002b16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b08      	cmp	r3, #8
 800296c:	d122      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b08      	cmp	r3, #8
 800297a:	d11b      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0208 	mvn.w	r2, #8
 8002984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2204      	movs	r2, #4
 800298a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f8b1 	bl	8002b02 <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f8a3 	bl	8002aee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f8b4 	bl	8002b16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b10      	cmp	r3, #16
 80029c0:	d122      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	2b10      	cmp	r3, #16
 80029ce:	d11b      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f06f 0210 	mvn.w	r2, #16
 80029d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2208      	movs	r2, #8
 80029de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f887 	bl	8002b02 <HAL_TIM_IC_CaptureCallback>
 80029f4:	e005      	b.n	8002a02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f879 	bl	8002aee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f88a 	bl	8002b16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d10e      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d107      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0201 	mvn.w	r2, #1
 8002a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fd fe6a 	bl	8000708 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3e:	2b80      	cmp	r3, #128	; 0x80
 8002a40:	d10e      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4c:	2b80      	cmp	r3, #128	; 0x80
 8002a4e:	d107      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f914 	bl	8002c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a6e:	d10e      	bne.n	8002a8e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	2b80      	cmp	r3, #128	; 0x80
 8002a7c:	d107      	bne.n	8002a8e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f907 	bl	8002c9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a98:	2b40      	cmp	r3, #64	; 0x40
 8002a9a:	d10e      	bne.n	8002aba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa6:	2b40      	cmp	r3, #64	; 0x40
 8002aa8:	d107      	bne.n	8002aba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ab2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f838 	bl	8002b2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	f003 0320 	and.w	r3, r3, #32
 8002ac4:	2b20      	cmp	r3, #32
 8002ac6:	d10e      	bne.n	8002ae6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f003 0320 	and.w	r3, r3, #32
 8002ad2:	2b20      	cmp	r3, #32
 8002ad4:	d107      	bne.n	8002ae6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f06f 0220 	mvn.w	r2, #32
 8002ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f8c7 	bl	8002c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b083      	sub	sp, #12
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
	...

08002b40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a40      	ldr	r2, [pc, #256]	; (8002c54 <TIM_Base_SetConfig+0x114>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d013      	beq.n	8002b80 <TIM_Base_SetConfig+0x40>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b5e:	d00f      	beq.n	8002b80 <TIM_Base_SetConfig+0x40>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a3d      	ldr	r2, [pc, #244]	; (8002c58 <TIM_Base_SetConfig+0x118>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d00b      	beq.n	8002b80 <TIM_Base_SetConfig+0x40>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a3c      	ldr	r2, [pc, #240]	; (8002c5c <TIM_Base_SetConfig+0x11c>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d007      	beq.n	8002b80 <TIM_Base_SetConfig+0x40>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a3b      	ldr	r2, [pc, #236]	; (8002c60 <TIM_Base_SetConfig+0x120>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d003      	beq.n	8002b80 <TIM_Base_SetConfig+0x40>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a3a      	ldr	r2, [pc, #232]	; (8002c64 <TIM_Base_SetConfig+0x124>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d108      	bne.n	8002b92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a2f      	ldr	r2, [pc, #188]	; (8002c54 <TIM_Base_SetConfig+0x114>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01f      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba0:	d01b      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a2c      	ldr	r2, [pc, #176]	; (8002c58 <TIM_Base_SetConfig+0x118>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d017      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a2b      	ldr	r2, [pc, #172]	; (8002c5c <TIM_Base_SetConfig+0x11c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d013      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a2a      	ldr	r2, [pc, #168]	; (8002c60 <TIM_Base_SetConfig+0x120>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00f      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a29      	ldr	r2, [pc, #164]	; (8002c64 <TIM_Base_SetConfig+0x124>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00b      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a28      	ldr	r2, [pc, #160]	; (8002c68 <TIM_Base_SetConfig+0x128>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d007      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a27      	ldr	r2, [pc, #156]	; (8002c6c <TIM_Base_SetConfig+0x12c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d003      	beq.n	8002bda <TIM_Base_SetConfig+0x9a>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a26      	ldr	r2, [pc, #152]	; (8002c70 <TIM_Base_SetConfig+0x130>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d108      	bne.n	8002bec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a10      	ldr	r2, [pc, #64]	; (8002c54 <TIM_Base_SetConfig+0x114>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d00f      	beq.n	8002c38 <TIM_Base_SetConfig+0xf8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a12      	ldr	r2, [pc, #72]	; (8002c64 <TIM_Base_SetConfig+0x124>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d00b      	beq.n	8002c38 <TIM_Base_SetConfig+0xf8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a11      	ldr	r2, [pc, #68]	; (8002c68 <TIM_Base_SetConfig+0x128>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d007      	beq.n	8002c38 <TIM_Base_SetConfig+0xf8>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a10      	ldr	r2, [pc, #64]	; (8002c6c <TIM_Base_SetConfig+0x12c>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d003      	beq.n	8002c38 <TIM_Base_SetConfig+0xf8>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a0f      	ldr	r2, [pc, #60]	; (8002c70 <TIM_Base_SetConfig+0x130>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d103      	bne.n	8002c40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	691a      	ldr	r2, [r3, #16]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	615a      	str	r2, [r3, #20]
}
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40012c00 	.word	0x40012c00
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	40000800 	.word	0x40000800
 8002c60:	40000c00 	.word	0x40000c00
 8002c64:	40013400 	.word	0x40013400
 8002c68:	40014000 	.word	0x40014000
 8002c6c:	40014400 	.word	0x40014400
 8002c70:	40014800 	.word	0x40014800

08002c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e040      	b.n	8002d44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d106      	bne.n	8002cd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7fd fd58 	bl	8000788 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2224      	movs	r2, #36	; 0x24
 8002cdc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0201 	bic.w	r2, r2, #1
 8002cec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f8c0 	bl	8002e74 <UART_SetConfig>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d101      	bne.n	8002cfe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e022      	b.n	8002d44 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d002      	beq.n	8002d0c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 fb3e 	bl	8003388 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0201 	orr.w	r2, r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 fbc5 	bl	80034cc <UART_CheckIdleState>
 8002d42:	4603      	mov	r3, r0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08a      	sub	sp, #40	; 0x28
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	603b      	str	r3, [r7, #0]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	f040 8082 	bne.w	8002e6a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <HAL_UART_Transmit+0x26>
 8002d6c:	88fb      	ldrh	r3, [r7, #6]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e07a      	b.n	8002e6c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d101      	bne.n	8002d84 <HAL_UART_Transmit+0x38>
 8002d80:	2302      	movs	r3, #2
 8002d82:	e073      	b.n	8002e6c <HAL_UART_Transmit+0x120>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2221      	movs	r2, #33	; 0x21
 8002d98:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d9a:	f7fd fee1 	bl	8000b60 <HAL_GetTick>
 8002d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	88fa      	ldrh	r2, [r7, #6]
 8002da4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	88fa      	ldrh	r2, [r7, #6]
 8002dac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db8:	d108      	bne.n	8002dcc <HAL_UART_Transmit+0x80>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d104      	bne.n	8002dcc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	61bb      	str	r3, [r7, #24]
 8002dca:	e003      	b.n	8002dd4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002ddc:	e02d      	b.n	8002e3a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	2200      	movs	r2, #0
 8002de6:	2180      	movs	r1, #128	; 0x80
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 fbb8 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e039      	b.n	8002e6c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10b      	bne.n	8002e16 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	881a      	ldrh	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e0a:	b292      	uxth	r2, r2
 8002e0c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	3302      	adds	r3, #2
 8002e12:	61bb      	str	r3, [r7, #24]
 8002e14:	e008      	b.n	8002e28 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	781a      	ldrb	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	b292      	uxth	r2, r2
 8002e20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	3301      	adds	r3, #1
 8002e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1cb      	bne.n	8002dde <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	2140      	movs	r1, #64	; 0x40
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 fb84 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e005      	b.n	8002e6c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2220      	movs	r2, #32
 8002e64:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002e66:	2300      	movs	r3, #0
 8002e68:	e000      	b.n	8002e6c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
  }
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3720      	adds	r7, #32
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e74:	b5b0      	push	{r4, r5, r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4bad      	ldr	r3, [pc, #692]	; (8003154 <UART_SetConfig+0x2e0>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6812      	ldr	r2, [r2, #0]
 8002ea6:	69f9      	ldr	r1, [r7, #28]
 8002ea8:	430b      	orrs	r3, r1
 8002eaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68da      	ldr	r2, [r3, #12]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4aa2      	ldr	r2, [pc, #648]	; (8003158 <UART_SetConfig+0x2e4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d004      	beq.n	8002edc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69fa      	ldr	r2, [r7, #28]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a99      	ldr	r2, [pc, #612]	; (800315c <UART_SetConfig+0x2e8>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d121      	bne.n	8002f3e <UART_SetConfig+0xca>
 8002efa:	4b99      	ldr	r3, [pc, #612]	; (8003160 <UART_SetConfig+0x2ec>)
 8002efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d817      	bhi.n	8002f38 <UART_SetConfig+0xc4>
 8002f08:	a201      	add	r2, pc, #4	; (adr r2, 8002f10 <UART_SetConfig+0x9c>)
 8002f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0e:	bf00      	nop
 8002f10:	08002f21 	.word	0x08002f21
 8002f14:	08002f2d 	.word	0x08002f2d
 8002f18:	08002f27 	.word	0x08002f27
 8002f1c:	08002f33 	.word	0x08002f33
 8002f20:	2301      	movs	r3, #1
 8002f22:	76fb      	strb	r3, [r7, #27]
 8002f24:	e0e7      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f26:	2302      	movs	r3, #2
 8002f28:	76fb      	strb	r3, [r7, #27]
 8002f2a:	e0e4      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f2c:	2304      	movs	r3, #4
 8002f2e:	76fb      	strb	r3, [r7, #27]
 8002f30:	e0e1      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f32:	2308      	movs	r3, #8
 8002f34:	76fb      	strb	r3, [r7, #27]
 8002f36:	e0de      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f38:	2310      	movs	r3, #16
 8002f3a:	76fb      	strb	r3, [r7, #27]
 8002f3c:	e0db      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a88      	ldr	r2, [pc, #544]	; (8003164 <UART_SetConfig+0x2f0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d132      	bne.n	8002fae <UART_SetConfig+0x13a>
 8002f48:	4b85      	ldr	r3, [pc, #532]	; (8003160 <UART_SetConfig+0x2ec>)
 8002f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d828      	bhi.n	8002fa8 <UART_SetConfig+0x134>
 8002f56:	a201      	add	r2, pc, #4	; (adr r2, 8002f5c <UART_SetConfig+0xe8>)
 8002f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f5c:	08002f91 	.word	0x08002f91
 8002f60:	08002fa9 	.word	0x08002fa9
 8002f64:	08002fa9 	.word	0x08002fa9
 8002f68:	08002fa9 	.word	0x08002fa9
 8002f6c:	08002f9d 	.word	0x08002f9d
 8002f70:	08002fa9 	.word	0x08002fa9
 8002f74:	08002fa9 	.word	0x08002fa9
 8002f78:	08002fa9 	.word	0x08002fa9
 8002f7c:	08002f97 	.word	0x08002f97
 8002f80:	08002fa9 	.word	0x08002fa9
 8002f84:	08002fa9 	.word	0x08002fa9
 8002f88:	08002fa9 	.word	0x08002fa9
 8002f8c:	08002fa3 	.word	0x08002fa3
 8002f90:	2300      	movs	r3, #0
 8002f92:	76fb      	strb	r3, [r7, #27]
 8002f94:	e0af      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f96:	2302      	movs	r3, #2
 8002f98:	76fb      	strb	r3, [r7, #27]
 8002f9a:	e0ac      	b.n	80030f6 <UART_SetConfig+0x282>
 8002f9c:	2304      	movs	r3, #4
 8002f9e:	76fb      	strb	r3, [r7, #27]
 8002fa0:	e0a9      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fa2:	2308      	movs	r3, #8
 8002fa4:	76fb      	strb	r3, [r7, #27]
 8002fa6:	e0a6      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fa8:	2310      	movs	r3, #16
 8002faa:	76fb      	strb	r3, [r7, #27]
 8002fac:	e0a3      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a6d      	ldr	r2, [pc, #436]	; (8003168 <UART_SetConfig+0x2f4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d120      	bne.n	8002ffa <UART_SetConfig+0x186>
 8002fb8:	4b69      	ldr	r3, [pc, #420]	; (8003160 <UART_SetConfig+0x2ec>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002fc2:	2b30      	cmp	r3, #48	; 0x30
 8002fc4:	d013      	beq.n	8002fee <UART_SetConfig+0x17a>
 8002fc6:	2b30      	cmp	r3, #48	; 0x30
 8002fc8:	d814      	bhi.n	8002ff4 <UART_SetConfig+0x180>
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d009      	beq.n	8002fe2 <UART_SetConfig+0x16e>
 8002fce:	2b20      	cmp	r3, #32
 8002fd0:	d810      	bhi.n	8002ff4 <UART_SetConfig+0x180>
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <UART_SetConfig+0x168>
 8002fd6:	2b10      	cmp	r3, #16
 8002fd8:	d006      	beq.n	8002fe8 <UART_SetConfig+0x174>
 8002fda:	e00b      	b.n	8002ff4 <UART_SetConfig+0x180>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	76fb      	strb	r3, [r7, #27]
 8002fe0:	e089      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	76fb      	strb	r3, [r7, #27]
 8002fe6:	e086      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fe8:	2304      	movs	r3, #4
 8002fea:	76fb      	strb	r3, [r7, #27]
 8002fec:	e083      	b.n	80030f6 <UART_SetConfig+0x282>
 8002fee:	2308      	movs	r3, #8
 8002ff0:	76fb      	strb	r3, [r7, #27]
 8002ff2:	e080      	b.n	80030f6 <UART_SetConfig+0x282>
 8002ff4:	2310      	movs	r3, #16
 8002ff6:	76fb      	strb	r3, [r7, #27]
 8002ff8:	e07d      	b.n	80030f6 <UART_SetConfig+0x282>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a5b      	ldr	r2, [pc, #364]	; (800316c <UART_SetConfig+0x2f8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d120      	bne.n	8003046 <UART_SetConfig+0x1d2>
 8003004:	4b56      	ldr	r3, [pc, #344]	; (8003160 <UART_SetConfig+0x2ec>)
 8003006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800300e:	2bc0      	cmp	r3, #192	; 0xc0
 8003010:	d013      	beq.n	800303a <UART_SetConfig+0x1c6>
 8003012:	2bc0      	cmp	r3, #192	; 0xc0
 8003014:	d814      	bhi.n	8003040 <UART_SetConfig+0x1cc>
 8003016:	2b80      	cmp	r3, #128	; 0x80
 8003018:	d009      	beq.n	800302e <UART_SetConfig+0x1ba>
 800301a:	2b80      	cmp	r3, #128	; 0x80
 800301c:	d810      	bhi.n	8003040 <UART_SetConfig+0x1cc>
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <UART_SetConfig+0x1b4>
 8003022:	2b40      	cmp	r3, #64	; 0x40
 8003024:	d006      	beq.n	8003034 <UART_SetConfig+0x1c0>
 8003026:	e00b      	b.n	8003040 <UART_SetConfig+0x1cc>
 8003028:	2300      	movs	r3, #0
 800302a:	76fb      	strb	r3, [r7, #27]
 800302c:	e063      	b.n	80030f6 <UART_SetConfig+0x282>
 800302e:	2302      	movs	r3, #2
 8003030:	76fb      	strb	r3, [r7, #27]
 8003032:	e060      	b.n	80030f6 <UART_SetConfig+0x282>
 8003034:	2304      	movs	r3, #4
 8003036:	76fb      	strb	r3, [r7, #27]
 8003038:	e05d      	b.n	80030f6 <UART_SetConfig+0x282>
 800303a:	2308      	movs	r3, #8
 800303c:	76fb      	strb	r3, [r7, #27]
 800303e:	e05a      	b.n	80030f6 <UART_SetConfig+0x282>
 8003040:	2310      	movs	r3, #16
 8003042:	76fb      	strb	r3, [r7, #27]
 8003044:	e057      	b.n	80030f6 <UART_SetConfig+0x282>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a49      	ldr	r2, [pc, #292]	; (8003170 <UART_SetConfig+0x2fc>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d125      	bne.n	800309c <UART_SetConfig+0x228>
 8003050:	4b43      	ldr	r3, [pc, #268]	; (8003160 <UART_SetConfig+0x2ec>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800305a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800305e:	d017      	beq.n	8003090 <UART_SetConfig+0x21c>
 8003060:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003064:	d817      	bhi.n	8003096 <UART_SetConfig+0x222>
 8003066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800306a:	d00b      	beq.n	8003084 <UART_SetConfig+0x210>
 800306c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003070:	d811      	bhi.n	8003096 <UART_SetConfig+0x222>
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <UART_SetConfig+0x20a>
 8003076:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800307a:	d006      	beq.n	800308a <UART_SetConfig+0x216>
 800307c:	e00b      	b.n	8003096 <UART_SetConfig+0x222>
 800307e:	2300      	movs	r3, #0
 8003080:	76fb      	strb	r3, [r7, #27]
 8003082:	e038      	b.n	80030f6 <UART_SetConfig+0x282>
 8003084:	2302      	movs	r3, #2
 8003086:	76fb      	strb	r3, [r7, #27]
 8003088:	e035      	b.n	80030f6 <UART_SetConfig+0x282>
 800308a:	2304      	movs	r3, #4
 800308c:	76fb      	strb	r3, [r7, #27]
 800308e:	e032      	b.n	80030f6 <UART_SetConfig+0x282>
 8003090:	2308      	movs	r3, #8
 8003092:	76fb      	strb	r3, [r7, #27]
 8003094:	e02f      	b.n	80030f6 <UART_SetConfig+0x282>
 8003096:	2310      	movs	r3, #16
 8003098:	76fb      	strb	r3, [r7, #27]
 800309a:	e02c      	b.n	80030f6 <UART_SetConfig+0x282>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a2d      	ldr	r2, [pc, #180]	; (8003158 <UART_SetConfig+0x2e4>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d125      	bne.n	80030f2 <UART_SetConfig+0x27e>
 80030a6:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <UART_SetConfig+0x2ec>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030b4:	d017      	beq.n	80030e6 <UART_SetConfig+0x272>
 80030b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030ba:	d817      	bhi.n	80030ec <UART_SetConfig+0x278>
 80030bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030c0:	d00b      	beq.n	80030da <UART_SetConfig+0x266>
 80030c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030c6:	d811      	bhi.n	80030ec <UART_SetConfig+0x278>
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <UART_SetConfig+0x260>
 80030cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030d0:	d006      	beq.n	80030e0 <UART_SetConfig+0x26c>
 80030d2:	e00b      	b.n	80030ec <UART_SetConfig+0x278>
 80030d4:	2300      	movs	r3, #0
 80030d6:	76fb      	strb	r3, [r7, #27]
 80030d8:	e00d      	b.n	80030f6 <UART_SetConfig+0x282>
 80030da:	2302      	movs	r3, #2
 80030dc:	76fb      	strb	r3, [r7, #27]
 80030de:	e00a      	b.n	80030f6 <UART_SetConfig+0x282>
 80030e0:	2304      	movs	r3, #4
 80030e2:	76fb      	strb	r3, [r7, #27]
 80030e4:	e007      	b.n	80030f6 <UART_SetConfig+0x282>
 80030e6:	2308      	movs	r3, #8
 80030e8:	76fb      	strb	r3, [r7, #27]
 80030ea:	e004      	b.n	80030f6 <UART_SetConfig+0x282>
 80030ec:	2310      	movs	r3, #16
 80030ee:	76fb      	strb	r3, [r7, #27]
 80030f0:	e001      	b.n	80030f6 <UART_SetConfig+0x282>
 80030f2:	2310      	movs	r3, #16
 80030f4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a17      	ldr	r2, [pc, #92]	; (8003158 <UART_SetConfig+0x2e4>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	f040 8087 	bne.w	8003210 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003102:	7efb      	ldrb	r3, [r7, #27]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d837      	bhi.n	8003178 <UART_SetConfig+0x304>
 8003108:	a201      	add	r2, pc, #4	; (adr r2, 8003110 <UART_SetConfig+0x29c>)
 800310a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310e:	bf00      	nop
 8003110:	08003135 	.word	0x08003135
 8003114:	08003179 	.word	0x08003179
 8003118:	0800313d 	.word	0x0800313d
 800311c:	08003179 	.word	0x08003179
 8003120:	08003143 	.word	0x08003143
 8003124:	08003179 	.word	0x08003179
 8003128:	08003179 	.word	0x08003179
 800312c:	08003179 	.word	0x08003179
 8003130:	0800314b 	.word	0x0800314b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003134:	f7fe fd70 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8003138:	6178      	str	r0, [r7, #20]
        break;
 800313a:	e022      	b.n	8003182 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800313c:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <UART_SetConfig+0x300>)
 800313e:	617b      	str	r3, [r7, #20]
        break;
 8003140:	e01f      	b.n	8003182 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003142:	f7fe fcd1 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 8003146:	6178      	str	r0, [r7, #20]
        break;
 8003148:	e01b      	b.n	8003182 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800314a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800314e:	617b      	str	r3, [r7, #20]
        break;
 8003150:	e017      	b.n	8003182 <UART_SetConfig+0x30e>
 8003152:	bf00      	nop
 8003154:	efff69f3 	.word	0xefff69f3
 8003158:	40008000 	.word	0x40008000
 800315c:	40013800 	.word	0x40013800
 8003160:	40021000 	.word	0x40021000
 8003164:	40004400 	.word	0x40004400
 8003168:	40004800 	.word	0x40004800
 800316c:	40004c00 	.word	0x40004c00
 8003170:	40005000 	.word	0x40005000
 8003174:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	76bb      	strb	r3, [r7, #26]
        break;
 8003180:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80f1 	beq.w	800336c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	4413      	add	r3, r2
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	429a      	cmp	r2, r3
 8003198:	d305      	bcc.n	80031a6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d902      	bls.n	80031ac <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	76bb      	strb	r3, [r7, #26]
 80031aa:	e0df      	b.n	800336c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f04f 0100 	mov.w	r1, #0
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	020b      	lsls	r3, r1, #8
 80031be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031c2:	0202      	lsls	r2, r0, #8
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	6849      	ldr	r1, [r1, #4]
 80031c8:	0849      	lsrs	r1, r1, #1
 80031ca:	4608      	mov	r0, r1
 80031cc:	f04f 0100 	mov.w	r1, #0
 80031d0:	1814      	adds	r4, r2, r0
 80031d2:	eb43 0501 	adc.w	r5, r3, r1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	461a      	mov	r2, r3
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	4620      	mov	r0, r4
 80031e2:	4629      	mov	r1, r5
 80031e4:	f7fc fff4 	bl	80001d0 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031f6:	d308      	bcc.n	800320a <UART_SetConfig+0x396>
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031fe:	d204      	bcs.n	800320a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	60da      	str	r2, [r3, #12]
 8003208:	e0b0      	b.n	800336c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	76bb      	strb	r3, [r7, #26]
 800320e:	e0ad      	b.n	800336c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003218:	d15c      	bne.n	80032d4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800321a:	7efb      	ldrb	r3, [r7, #27]
 800321c:	2b08      	cmp	r3, #8
 800321e:	d828      	bhi.n	8003272 <UART_SetConfig+0x3fe>
 8003220:	a201      	add	r2, pc, #4	; (adr r2, 8003228 <UART_SetConfig+0x3b4>)
 8003222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003226:	bf00      	nop
 8003228:	0800324d 	.word	0x0800324d
 800322c:	08003255 	.word	0x08003255
 8003230:	0800325d 	.word	0x0800325d
 8003234:	08003273 	.word	0x08003273
 8003238:	08003263 	.word	0x08003263
 800323c:	08003273 	.word	0x08003273
 8003240:	08003273 	.word	0x08003273
 8003244:	08003273 	.word	0x08003273
 8003248:	0800326b 	.word	0x0800326b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800324c:	f7fe fce4 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8003250:	6178      	str	r0, [r7, #20]
        break;
 8003252:	e013      	b.n	800327c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003254:	f7fe fcf6 	bl	8001c44 <HAL_RCC_GetPCLK2Freq>
 8003258:	6178      	str	r0, [r7, #20]
        break;
 800325a:	e00f      	b.n	800327c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800325c:	4b49      	ldr	r3, [pc, #292]	; (8003384 <UART_SetConfig+0x510>)
 800325e:	617b      	str	r3, [r7, #20]
        break;
 8003260:	e00c      	b.n	800327c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003262:	f7fe fc41 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 8003266:	6178      	str	r0, [r7, #20]
        break;
 8003268:	e008      	b.n	800327c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800326a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800326e:	617b      	str	r3, [r7, #20]
        break;
 8003270:	e004      	b.n	800327c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	76bb      	strb	r3, [r7, #26]
        break;
 800327a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d074      	beq.n	800336c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	005a      	lsls	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	085b      	lsrs	r3, r3, #1
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	fbb2 f3f3 	udiv	r3, r2, r3
 8003296:	b29b      	uxth	r3, r3
 8003298:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	2b0f      	cmp	r3, #15
 800329e:	d916      	bls.n	80032ce <UART_SetConfig+0x45a>
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a6:	d212      	bcs.n	80032ce <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	f023 030f 	bic.w	r3, r3, #15
 80032b0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	085b      	lsrs	r3, r3, #1
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	b29a      	uxth	r2, r3
 80032be:	89fb      	ldrh	r3, [r7, #14]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	89fa      	ldrh	r2, [r7, #14]
 80032ca:	60da      	str	r2, [r3, #12]
 80032cc:	e04e      	b.n	800336c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	76bb      	strb	r3, [r7, #26]
 80032d2:	e04b      	b.n	800336c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032d4:	7efb      	ldrb	r3, [r7, #27]
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d827      	bhi.n	800332a <UART_SetConfig+0x4b6>
 80032da:	a201      	add	r2, pc, #4	; (adr r2, 80032e0 <UART_SetConfig+0x46c>)
 80032dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e0:	08003305 	.word	0x08003305
 80032e4:	0800330d 	.word	0x0800330d
 80032e8:	08003315 	.word	0x08003315
 80032ec:	0800332b 	.word	0x0800332b
 80032f0:	0800331b 	.word	0x0800331b
 80032f4:	0800332b 	.word	0x0800332b
 80032f8:	0800332b 	.word	0x0800332b
 80032fc:	0800332b 	.word	0x0800332b
 8003300:	08003323 	.word	0x08003323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003304:	f7fe fc88 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8003308:	6178      	str	r0, [r7, #20]
        break;
 800330a:	e013      	b.n	8003334 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800330c:	f7fe fc9a 	bl	8001c44 <HAL_RCC_GetPCLK2Freq>
 8003310:	6178      	str	r0, [r7, #20]
        break;
 8003312:	e00f      	b.n	8003334 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003314:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <UART_SetConfig+0x510>)
 8003316:	617b      	str	r3, [r7, #20]
        break;
 8003318:	e00c      	b.n	8003334 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800331a:	f7fe fbe5 	bl	8001ae8 <HAL_RCC_GetSysClockFreq>
 800331e:	6178      	str	r0, [r7, #20]
        break;
 8003320:	e008      	b.n	8003334 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003326:	617b      	str	r3, [r7, #20]
        break;
 8003328:	e004      	b.n	8003334 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	76bb      	strb	r3, [r7, #26]
        break;
 8003332:	bf00      	nop
    }

    if (pclk != 0U)
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d018      	beq.n	800336c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	085a      	lsrs	r2, r3, #1
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	441a      	add	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	fbb2 f3f3 	udiv	r3, r2, r3
 800334c:	b29b      	uxth	r3, r3
 800334e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	2b0f      	cmp	r3, #15
 8003354:	d908      	bls.n	8003368 <UART_SetConfig+0x4f4>
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800335c:	d204      	bcs.n	8003368 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	e001      	b.n	800336c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003378:	7ebb      	ldrb	r3, [r7, #26]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3720      	adds	r7, #32
 800337e:	46bd      	mov	sp, r7
 8003380:	bdb0      	pop	{r4, r5, r7, pc}
 8003382:	bf00      	nop
 8003384:	00f42400 	.word	0x00f42400

08003388 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	f003 0310 	and.w	r3, r3, #16
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00a      	beq.n	800343a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	f003 0320 	and.w	r3, r3, #32
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003464:	2b00      	cmp	r3, #0
 8003466:	d01a      	beq.n	800349e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003486:	d10a      	bne.n	800349e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00a      	beq.n	80034c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	605a      	str	r2, [r3, #4]
  }
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034dc:	f7fd fb40 	bl	8000b60 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d10e      	bne.n	800350e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f82d 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e023      	b.n	8003556 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b04      	cmp	r3, #4
 800351a:	d10e      	bne.n	800353a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800351c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f817 	bl	800355e <UART_WaitOnFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e00d      	b.n	8003556 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2220      	movs	r2, #32
 800353e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2220      	movs	r2, #32
 8003544:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	60f8      	str	r0, [r7, #12]
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	4613      	mov	r3, r2
 800356c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800356e:	e05e      	b.n	800362e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003576:	d05a      	beq.n	800362e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003578:	f7fd faf2 	bl	8000b60 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	429a      	cmp	r2, r3
 8003586:	d302      	bcc.n	800358e <UART_WaitOnFlagUntilTimeout+0x30>
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d11b      	bne.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800359c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0201 	bic.w	r2, r2, #1
 80035ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2220      	movs	r2, #32
 80035b2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2220      	movs	r2, #32
 80035b8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e043      	b.n	800364e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d02c      	beq.n	800362e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035e2:	d124      	bne.n	800362e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035ec:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035fc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2220      	movs	r2, #32
 8003612:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2220      	movs	r2, #32
 800361e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e00f      	b.n	800364e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	69da      	ldr	r2, [r3, #28]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	4013      	ands	r3, r2
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	429a      	cmp	r2, r3
 800363c:	bf0c      	ite	eq
 800363e:	2301      	moveq	r3, #1
 8003640:	2300      	movne	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	461a      	mov	r2, r3
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	429a      	cmp	r2, r3
 800364a:	d091      	beq.n	8003570 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <__NVIC_SetPriority>:
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	6039      	str	r1, [r7, #0]
 8003662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003668:	2b00      	cmp	r3, #0
 800366a:	db0a      	blt.n	8003682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	b2da      	uxtb	r2, r3
 8003670:	490c      	ldr	r1, [pc, #48]	; (80036a4 <__NVIC_SetPriority+0x4c>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	0112      	lsls	r2, r2, #4
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	440b      	add	r3, r1
 800367c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003680:	e00a      	b.n	8003698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4908      	ldr	r1, [pc, #32]	; (80036a8 <__NVIC_SetPriority+0x50>)
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	3b04      	subs	r3, #4
 8003690:	0112      	lsls	r2, r2, #4
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	440b      	add	r3, r1
 8003696:	761a      	strb	r2, [r3, #24]
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	e000e100 	.word	0xe000e100
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <SysTick_Handler+0x1c>)
 80036b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80036b4:	f001 fcfe 	bl	80050b4 <xTaskGetSchedulerState>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d001      	beq.n	80036c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80036be:	f002 fae3 	bl	8005c88 <xPortSysTickHandler>
  }
}
 80036c2:	bf00      	nop
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	e000e010 	.word	0xe000e010

080036cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80036d0:	2100      	movs	r1, #0
 80036d2:	f06f 0004 	mvn.w	r0, #4
 80036d6:	f7ff ffbf 	bl	8003658 <__NVIC_SetPriority>
#endif
}
 80036da:	bf00      	nop
 80036dc:	bd80      	pop	{r7, pc}
	...

080036e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036e6:	f3ef 8305 	mrs	r3, IPSR
 80036ea:	603b      	str	r3, [r7, #0]
  return(result);
 80036ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80036f2:	f06f 0305 	mvn.w	r3, #5
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	e00c      	b.n	8003714 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80036fa:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <osKernelInitialize+0x44>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003702:	4b08      	ldr	r3, [pc, #32]	; (8003724 <osKernelInitialize+0x44>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003708:	2300      	movs	r3, #0
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	e002      	b.n	8003714 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800370e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003712:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003714:	687b      	ldr	r3, [r7, #4]
}
 8003716:	4618      	mov	r0, r3
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	20000094 	.word	0x20000094

08003728 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800372e:	f3ef 8305 	mrs	r3, IPSR
 8003732:	603b      	str	r3, [r7, #0]
  return(result);
 8003734:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <osKernelStart+0x1a>
    stat = osErrorISR;
 800373a:	f06f 0305 	mvn.w	r3, #5
 800373e:	607b      	str	r3, [r7, #4]
 8003740:	e010      	b.n	8003764 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003742:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <osKernelStart+0x48>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d109      	bne.n	800375e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800374a:	f7ff ffbf 	bl	80036cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800374e:	4b08      	ldr	r3, [pc, #32]	; (8003770 <osKernelStart+0x48>)
 8003750:	2202      	movs	r2, #2
 8003752:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003754:	f001 f866 	bl	8004824 <vTaskStartScheduler>
      stat = osOK;
 8003758:	2300      	movs	r3, #0
 800375a:	607b      	str	r3, [r7, #4]
 800375c:	e002      	b.n	8003764 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800375e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003764:	687b      	ldr	r3, [r7, #4]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	20000094 	.word	0x20000094

08003774 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b08e      	sub	sp, #56	; 0x38
 8003778:	af04      	add	r7, sp, #16
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003780:	2300      	movs	r3, #0
 8003782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003784:	f3ef 8305 	mrs	r3, IPSR
 8003788:	617b      	str	r3, [r7, #20]
  return(result);
 800378a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800378c:	2b00      	cmp	r3, #0
 800378e:	d17e      	bne.n	800388e <osThreadNew+0x11a>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d07b      	beq.n	800388e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800379a:	2318      	movs	r3, #24
 800379c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d045      	beq.n	800383a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <osThreadNew+0x48>
        name = attr->name;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d008      	beq.n	80037e2 <osThreadNew+0x6e>
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	2b38      	cmp	r3, #56	; 0x38
 80037d4:	d805      	bhi.n	80037e2 <osThreadNew+0x6e>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <osThreadNew+0x72>
        return (NULL);
 80037e2:	2300      	movs	r3, #0
 80037e4:	e054      	b.n	8003890 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	089b      	lsrs	r3, r3, #2
 80037f4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00e      	beq.n	800381c <osThreadNew+0xa8>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	2b5b      	cmp	r3, #91	; 0x5b
 8003804:	d90a      	bls.n	800381c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <osThreadNew+0xa8>
        mem = 1;
 8003816:	2301      	movs	r3, #1
 8003818:	61bb      	str	r3, [r7, #24]
 800381a:	e010      	b.n	800383e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10c      	bne.n	800383e <osThreadNew+0xca>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d108      	bne.n	800383e <osThreadNew+0xca>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d104      	bne.n	800383e <osThreadNew+0xca>
          mem = 0;
 8003834:	2300      	movs	r3, #0
 8003836:	61bb      	str	r3, [r7, #24]
 8003838:	e001      	b.n	800383e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800383a:	2300      	movs	r3, #0
 800383c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d110      	bne.n	8003866 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800384c:	9202      	str	r2, [sp, #8]
 800384e:	9301      	str	r3, [sp, #4]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	6a3a      	ldr	r2, [r7, #32]
 8003858:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 fe0c 	bl	8004478 <xTaskCreateStatic>
 8003860:	4603      	mov	r3, r0
 8003862:	613b      	str	r3, [r7, #16]
 8003864:	e013      	b.n	800388e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d110      	bne.n	800388e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	b29a      	uxth	r2, r3
 8003870:	f107 0310 	add.w	r3, r7, #16
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 fe57 	bl	8004532 <xTaskCreate>
 8003884:	4603      	mov	r3, r0
 8003886:	2b01      	cmp	r3, #1
 8003888:	d001      	beq.n	800388e <osThreadNew+0x11a>
            hTask = NULL;
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800388e:	693b      	ldr	r3, [r7, #16]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3728      	adds	r7, #40	; 0x28
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038a0:	f3ef 8305 	mrs	r3, IPSR
 80038a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80038a6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <osDelay+0x1c>
    stat = osErrorISR;
 80038ac:	f06f 0305 	mvn.w	r3, #5
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	e007      	b.n	80038c4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d002      	beq.n	80038c4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f000 ff7c 	bl	80047bc <vTaskDelay>
    }
  }

  return (stat);
 80038c4:	68fb      	ldr	r3, [r7, #12]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	4a07      	ldr	r2, [pc, #28]	; (80038fc <vApplicationGetIdleTaskMemory+0x2c>)
 80038e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4a06      	ldr	r2, [pc, #24]	; (8003900 <vApplicationGetIdleTaskMemory+0x30>)
 80038e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2280      	movs	r2, #128	; 0x80
 80038ec:	601a      	str	r2, [r3, #0]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	20000098 	.word	0x20000098
 8003900:	200000f4 	.word	0x200000f4

08003904 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a07      	ldr	r2, [pc, #28]	; (8003930 <vApplicationGetTimerTaskMemory+0x2c>)
 8003914:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	4a06      	ldr	r2, [pc, #24]	; (8003934 <vApplicationGetTimerTaskMemory+0x30>)
 800391a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003922:	601a      	str	r2, [r3, #0]
}
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	200002f4 	.word	0x200002f4
 8003934:	20000350 	.word	0x20000350

08003938 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f103 0208 	add.w	r2, r3, #8
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003950:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f103 0208 	add.w	r2, r3, #8
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f103 0208 	add.w	r2, r3, #8
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003992:	b480      	push	{r7}
 8003994:	b085      	sub	sp, #20
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
 800399a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	601a      	str	r2, [r3, #0]
}
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039da:	b480      	push	{r7}
 80039dc:	b085      	sub	sp, #20
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
 80039e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f0:	d103      	bne.n	80039fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	e00c      	b.n	8003a14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3308      	adds	r3, #8
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	e002      	b.n	8003a08 <vListInsert+0x2e>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d2f6      	bcs.n	8003a02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	1c5a      	adds	r2, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	601a      	str	r2, [r3, #0]
}
 8003a40:	bf00      	nop
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6892      	ldr	r2, [r2, #8]
 8003a62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6852      	ldr	r2, [r2, #4]
 8003a6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d103      	bne.n	8003a80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	1e5a      	subs	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10a      	bne.n	8003aca <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003ac6:	bf00      	nop
 8003ac8:	e7fe      	b.n	8003ac8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003aca:	f002 f84b 	bl	8005b64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad6:	68f9      	ldr	r1, [r7, #12]
 8003ad8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ada:	fb01 f303 	mul.w	r3, r1, r3
 8003ade:	441a      	add	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afa:	3b01      	subs	r3, #1
 8003afc:	68f9      	ldr	r1, [r7, #12]
 8003afe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b00:	fb01 f303 	mul.w	r3, r1, r3
 8003b04:	441a      	add	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	22ff      	movs	r2, #255	; 0xff
 8003b0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	22ff      	movs	r2, #255	; 0xff
 8003b16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d114      	bne.n	8003b4a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01a      	beq.n	8003b5e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	3310      	adds	r3, #16
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f001 f903 	bl	8004d38 <xTaskRemoveFromEventList>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d012      	beq.n	8003b5e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b38:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <xQueueGenericReset+0xcc>)
 8003b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	f3bf 8f4f 	dsb	sy
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	e009      	b.n	8003b5e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	3310      	adds	r3, #16
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff fef2 	bl	8003938 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	3324      	adds	r3, #36	; 0x24
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff feed 	bl	8003938 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b5e:	f002 f831 	bl	8005bc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b62:	2301      	movs	r3, #1
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	e000ed04 	.word	0xe000ed04

08003b70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08e      	sub	sp, #56	; 0x38
 8003b74:	af02      	add	r7, sp, #8
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
 8003b7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10a      	bne.n	8003b9a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b88:	f383 8811 	msr	BASEPRI, r3
 8003b8c:	f3bf 8f6f 	isb	sy
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003b96:	bf00      	nop
 8003b98:	e7fe      	b.n	8003b98 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10a      	bne.n	8003bb6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba4:	f383 8811 	msr	BASEPRI, r3
 8003ba8:	f3bf 8f6f 	isb	sy
 8003bac:	f3bf 8f4f 	dsb	sy
 8003bb0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003bb2:	bf00      	nop
 8003bb4:	e7fe      	b.n	8003bb4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <xQueueGenericCreateStatic+0x52>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <xQueueGenericCreateStatic+0x56>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <xQueueGenericCreateStatic+0x58>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10a      	bne.n	8003be2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd0:	f383 8811 	msr	BASEPRI, r3
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	623b      	str	r3, [r7, #32]
}
 8003bde:	bf00      	nop
 8003be0:	e7fe      	b.n	8003be0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d102      	bne.n	8003bee <xQueueGenericCreateStatic+0x7e>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <xQueueGenericCreateStatic+0x82>
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e000      	b.n	8003bf4 <xQueueGenericCreateStatic+0x84>
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10a      	bne.n	8003c0e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfc:	f383 8811 	msr	BASEPRI, r3
 8003c00:	f3bf 8f6f 	isb	sy
 8003c04:	f3bf 8f4f 	dsb	sy
 8003c08:	61fb      	str	r3, [r7, #28]
}
 8003c0a:	bf00      	nop
 8003c0c:	e7fe      	b.n	8003c0c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c0e:	2350      	movs	r3, #80	; 0x50
 8003c10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2b50      	cmp	r3, #80	; 0x50
 8003c16:	d00a      	beq.n	8003c2e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	61bb      	str	r3, [r7, #24]
}
 8003c2a:	bf00      	nop
 8003c2c:	e7fe      	b.n	8003c2c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003c2e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c42:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	68b9      	ldr	r1, [r7, #8]
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 f805 	bl	8003c60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3730      	adds	r7, #48	; 0x30
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d103      	bne.n	8003c7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	e002      	b.n	8003c82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c8e:	2101      	movs	r1, #1
 8003c90:	69b8      	ldr	r0, [r7, #24]
 8003c92:	f7ff ff05 	bl	8003aa0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	78fa      	ldrb	r2, [r7, #3]
 8003c9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c9e:	bf00      	nop
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08e      	sub	sp, #56	; 0x38
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
 8003cb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10a      	bne.n	8003cda <xQueueGenericSend+0x32>
	__asm volatile
 8003cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc8:	f383 8811 	msr	BASEPRI, r3
 8003ccc:	f3bf 8f6f 	isb	sy
 8003cd0:	f3bf 8f4f 	dsb	sy
 8003cd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003cd6:	bf00      	nop
 8003cd8:	e7fe      	b.n	8003cd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d103      	bne.n	8003ce8 <xQueueGenericSend+0x40>
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <xQueueGenericSend+0x44>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e000      	b.n	8003cee <xQueueGenericSend+0x46>
 8003cec:	2300      	movs	r3, #0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10a      	bne.n	8003d08 <xQueueGenericSend+0x60>
	__asm volatile
 8003cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf6:	f383 8811 	msr	BASEPRI, r3
 8003cfa:	f3bf 8f6f 	isb	sy
 8003cfe:	f3bf 8f4f 	dsb	sy
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003d04:	bf00      	nop
 8003d06:	e7fe      	b.n	8003d06 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d103      	bne.n	8003d16 <xQueueGenericSend+0x6e>
 8003d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d101      	bne.n	8003d1a <xQueueGenericSend+0x72>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <xQueueGenericSend+0x74>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10a      	bne.n	8003d36 <xQueueGenericSend+0x8e>
	__asm volatile
 8003d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d24:	f383 8811 	msr	BASEPRI, r3
 8003d28:	f3bf 8f6f 	isb	sy
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	623b      	str	r3, [r7, #32]
}
 8003d32:	bf00      	nop
 8003d34:	e7fe      	b.n	8003d34 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d36:	f001 f9bd 	bl	80050b4 <xTaskGetSchedulerState>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d102      	bne.n	8003d46 <xQueueGenericSend+0x9e>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <xQueueGenericSend+0xa2>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <xQueueGenericSend+0xa4>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10a      	bne.n	8003d66 <xQueueGenericSend+0xbe>
	__asm volatile
 8003d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d54:	f383 8811 	msr	BASEPRI, r3
 8003d58:	f3bf 8f6f 	isb	sy
 8003d5c:	f3bf 8f4f 	dsb	sy
 8003d60:	61fb      	str	r3, [r7, #28]
}
 8003d62:	bf00      	nop
 8003d64:	e7fe      	b.n	8003d64 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d66:	f001 fefd 	bl	8005b64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <xQueueGenericSend+0xd4>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d129      	bne.n	8003dd0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	68b9      	ldr	r1, [r7, #8]
 8003d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d82:	f000 fa0b 	bl	800419c <prvCopyDataToQueue>
 8003d86:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d010      	beq.n	8003db2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d92:	3324      	adds	r3, #36	; 0x24
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 ffcf 	bl	8004d38 <xTaskRemoveFromEventList>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d013      	beq.n	8003dc8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003da0:	4b3f      	ldr	r3, [pc, #252]	; (8003ea0 <xQueueGenericSend+0x1f8>)
 8003da2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	f3bf 8f4f 	dsb	sy
 8003dac:	f3bf 8f6f 	isb	sy
 8003db0:	e00a      	b.n	8003dc8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d007      	beq.n	8003dc8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003db8:	4b39      	ldr	r3, [pc, #228]	; (8003ea0 <xQueueGenericSend+0x1f8>)
 8003dba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003dc8:	f001 fefc 	bl	8005bc4 <vPortExitCritical>
				return pdPASS;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e063      	b.n	8003e98 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d103      	bne.n	8003dde <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003dd6:	f001 fef5 	bl	8005bc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e05c      	b.n	8003e98 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d106      	bne.n	8003df2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003de4:	f107 0314 	add.w	r3, r7, #20
 8003de8:	4618      	mov	r0, r3
 8003dea:	f001 f809 	bl	8004e00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003dee:	2301      	movs	r3, #1
 8003df0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003df2:	f001 fee7 	bl	8005bc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003df6:	f000 fd7b 	bl	80048f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003dfa:	f001 feb3 	bl	8005b64 <vPortEnterCritical>
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e04:	b25b      	sxtb	r3, r3
 8003e06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e0a:	d103      	bne.n	8003e14 <xQueueGenericSend+0x16c>
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e1a:	b25b      	sxtb	r3, r3
 8003e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e20:	d103      	bne.n	8003e2a <xQueueGenericSend+0x182>
 8003e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e2a:	f001 fecb 	bl	8005bc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e2e:	1d3a      	adds	r2, r7, #4
 8003e30:	f107 0314 	add.w	r3, r7, #20
 8003e34:	4611      	mov	r1, r2
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 fff8 	bl	8004e2c <xTaskCheckForTimeOut>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d124      	bne.n	8003e8c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003e42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e44:	f000 faa2 	bl	800438c <prvIsQueueFull>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d018      	beq.n	8003e80 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e50:	3310      	adds	r3, #16
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	4611      	mov	r1, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 ff1e 	bl	8004c98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003e5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e5e:	f000 fa2d 	bl	80042bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003e62:	f000 fd53 	bl	800490c <xTaskResumeAll>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f47f af7c 	bne.w	8003d66 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003e6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <xQueueGenericSend+0x1f8>)
 8003e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	f3bf 8f4f 	dsb	sy
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	e772      	b.n	8003d66 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e82:	f000 fa1b 	bl	80042bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e86:	f000 fd41 	bl	800490c <xTaskResumeAll>
 8003e8a:	e76c      	b.n	8003d66 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e8e:	f000 fa15 	bl	80042bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e92:	f000 fd3b 	bl	800490c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3738      	adds	r7, #56	; 0x38
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	e000ed04 	.word	0xe000ed04

08003ea4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b090      	sub	sp, #64	; 0x40
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
 8003eb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003ece:	bf00      	nop
 8003ed0:	e7fe      	b.n	8003ed0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d103      	bne.n	8003ee0 <xQueueGenericSendFromISR+0x3c>
 8003ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <xQueueGenericSendFromISR+0x40>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e000      	b.n	8003ee6 <xQueueGenericSendFromISR+0x42>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10a      	bne.n	8003f00 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eee:	f383 8811 	msr	BASEPRI, r3
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003efc:	bf00      	nop
 8003efe:	e7fe      	b.n	8003efe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d103      	bne.n	8003f0e <xQueueGenericSendFromISR+0x6a>
 8003f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d101      	bne.n	8003f12 <xQueueGenericSendFromISR+0x6e>
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <xQueueGenericSendFromISR+0x70>
 8003f12:	2300      	movs	r3, #0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10a      	bne.n	8003f2e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1c:	f383 8811 	msr	BASEPRI, r3
 8003f20:	f3bf 8f6f 	isb	sy
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	623b      	str	r3, [r7, #32]
}
 8003f2a:	bf00      	nop
 8003f2c:	e7fe      	b.n	8003f2c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003f2e:	f001 fefb 	bl	8005d28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003f32:	f3ef 8211 	mrs	r2, BASEPRI
 8003f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3a:	f383 8811 	msr	BASEPRI, r3
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	61fa      	str	r2, [r7, #28]
 8003f48:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003f4a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003f4c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d302      	bcc.n	8003f60 <xQueueGenericSendFromISR+0xbc>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d12f      	bne.n	8003fc0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003f76:	f000 f911 	bl	800419c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003f7a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f82:	d112      	bne.n	8003faa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d016      	beq.n	8003fba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f8e:	3324      	adds	r3, #36	; 0x24
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fed1 	bl	8004d38 <xTaskRemoveFromEventList>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00e      	beq.n	8003fba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00b      	beq.n	8003fba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	e007      	b.n	8003fba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003faa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003fae:	3301      	adds	r3, #1
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	b25a      	sxtb	r2, r3
 8003fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003fbe:	e001      	b.n	8003fc4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fc6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003fce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3740      	adds	r7, #64	; 0x40
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
	...

08003fdc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b08c      	sub	sp, #48	; 0x30
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10a      	bne.n	800400c <xQueueReceive+0x30>
	__asm volatile
 8003ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffa:	f383 8811 	msr	BASEPRI, r3
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	623b      	str	r3, [r7, #32]
}
 8004008:	bf00      	nop
 800400a:	e7fe      	b.n	800400a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d103      	bne.n	800401a <xQueueReceive+0x3e>
 8004012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <xQueueReceive+0x42>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <xQueueReceive+0x44>
 800401e:	2300      	movs	r3, #0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <xQueueReceive+0x5e>
	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	61fb      	str	r3, [r7, #28]
}
 8004036:	bf00      	nop
 8004038:	e7fe      	b.n	8004038 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800403a:	f001 f83b 	bl	80050b4 <xTaskGetSchedulerState>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d102      	bne.n	800404a <xQueueReceive+0x6e>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <xQueueReceive+0x72>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <xQueueReceive+0x74>
 800404e:	2300      	movs	r3, #0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <xQueueReceive+0x8e>
	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	61bb      	str	r3, [r7, #24]
}
 8004066:	bf00      	nop
 8004068:	e7fe      	b.n	8004068 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800406a:	f001 fd7b 	bl	8005b64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800406e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004072:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	2b00      	cmp	r3, #0
 8004078:	d01f      	beq.n	80040ba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800407a:	68b9      	ldr	r1, [r7, #8]
 800407c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800407e:	f000 f8f7 	bl	8004270 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004084:	1e5a      	subs	r2, r3, #1
 8004086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004088:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00f      	beq.n	80040b2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004094:	3310      	adds	r3, #16
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fe4e 	bl	8004d38 <xTaskRemoveFromEventList>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d007      	beq.n	80040b2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80040a2:	4b3d      	ldr	r3, [pc, #244]	; (8004198 <xQueueReceive+0x1bc>)
 80040a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	f3bf 8f4f 	dsb	sy
 80040ae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80040b2:	f001 fd87 	bl	8005bc4 <vPortExitCritical>
				return pdPASS;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e069      	b.n	800418e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d103      	bne.n	80040c8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040c0:	f001 fd80 	bl	8005bc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e062      	b.n	800418e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040ce:	f107 0310 	add.w	r3, r7, #16
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fe94 	bl	8004e00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040d8:	2301      	movs	r3, #1
 80040da:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040dc:	f001 fd72 	bl	8005bc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040e0:	f000 fc06 	bl	80048f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040e4:	f001 fd3e 	bl	8005b64 <vPortEnterCritical>
 80040e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040ee:	b25b      	sxtb	r3, r3
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f4:	d103      	bne.n	80040fe <xQueueReceive+0x122>
 80040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004100:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004104:	b25b      	sxtb	r3, r3
 8004106:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800410a:	d103      	bne.n	8004114 <xQueueReceive+0x138>
 800410c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004114:	f001 fd56 	bl	8005bc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004118:	1d3a      	adds	r2, r7, #4
 800411a:	f107 0310 	add.w	r3, r7, #16
 800411e:	4611      	mov	r1, r2
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fe83 	bl	8004e2c <xTaskCheckForTimeOut>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d123      	bne.n	8004174 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800412c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800412e:	f000 f917 	bl	8004360 <prvIsQueueEmpty>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d017      	beq.n	8004168 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413a:	3324      	adds	r3, #36	; 0x24
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	4611      	mov	r1, r2
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fda9 	bl	8004c98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004146:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004148:	f000 f8b8 	bl	80042bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800414c:	f000 fbde 	bl	800490c <xTaskResumeAll>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d189      	bne.n	800406a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004156:	4b10      	ldr	r3, [pc, #64]	; (8004198 <xQueueReceive+0x1bc>)
 8004158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	f3bf 8f6f 	isb	sy
 8004166:	e780      	b.n	800406a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800416a:	f000 f8a7 	bl	80042bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800416e:	f000 fbcd 	bl	800490c <xTaskResumeAll>
 8004172:	e77a      	b.n	800406a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004174:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004176:	f000 f8a1 	bl	80042bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800417a:	f000 fbc7 	bl	800490c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800417e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004180:	f000 f8ee 	bl	8004360 <prvIsQueueEmpty>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	f43f af6f 	beq.w	800406a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800418c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800418e:	4618      	mov	r0, r3
 8004190:	3730      	adds	r7, #48	; 0x30
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	e000ed04 	.word	0xe000ed04

0800419c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10d      	bne.n	80041d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d14d      	bne.n	800425e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 ff92 	bl	80050f0 <xTaskPriorityDisinherit>
 80041cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	609a      	str	r2, [r3, #8]
 80041d4:	e043      	b.n	800425e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d119      	bne.n	8004210 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6858      	ldr	r0, [r3, #4]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e4:	461a      	mov	r2, r3
 80041e6:	68b9      	ldr	r1, [r7, #8]
 80041e8:	f001 fff2 	bl	80061d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	441a      	add	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d32b      	bcc.n	800425e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	e026      	b.n	800425e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	68d8      	ldr	r0, [r3, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004218:	461a      	mov	r2, r3
 800421a:	68b9      	ldr	r1, [r7, #8]
 800421c:	f001 ffd8 	bl	80061d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	425b      	negs	r3, r3
 800422a:	441a      	add	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d207      	bcs.n	800424c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	425b      	negs	r3, r3
 8004246:	441a      	add	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d105      	bne.n	800425e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3b01      	subs	r3, #1
 800425c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004266:	697b      	ldr	r3, [r7, #20]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427e:	2b00      	cmp	r3, #0
 8004280:	d018      	beq.n	80042b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428a:	441a      	add	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	429a      	cmp	r2, r3
 800429a:	d303      	bcc.n	80042a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68d9      	ldr	r1, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ac:	461a      	mov	r2, r3
 80042ae:	6838      	ldr	r0, [r7, #0]
 80042b0:	f001 ff8e 	bl	80061d0 <memcpy>
	}
}
 80042b4:	bf00      	nop
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80042c4:	f001 fc4e 	bl	8005b64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042d0:	e011      	b.n	80042f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d012      	beq.n	8004300 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	3324      	adds	r3, #36	; 0x24
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 fd2a 	bl	8004d38 <xTaskRemoveFromEventList>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80042ea:	f000 fe01 	bl	8004ef0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
 80042f0:	3b01      	subs	r3, #1
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	dce9      	bgt.n	80042d2 <prvUnlockQueue+0x16>
 80042fe:	e000      	b.n	8004302 <prvUnlockQueue+0x46>
					break;
 8004300:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	22ff      	movs	r2, #255	; 0xff
 8004306:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800430a:	f001 fc5b 	bl	8005bc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800430e:	f001 fc29 	bl	8005b64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004318:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800431a:	e011      	b.n	8004340 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d012      	beq.n	800434a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3310      	adds	r3, #16
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fd05 	bl	8004d38 <xTaskRemoveFromEventList>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004334:	f000 fddc 	bl	8004ef0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004338:	7bbb      	ldrb	r3, [r7, #14]
 800433a:	3b01      	subs	r3, #1
 800433c:	b2db      	uxtb	r3, r3
 800433e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004344:	2b00      	cmp	r3, #0
 8004346:	dce9      	bgt.n	800431c <prvUnlockQueue+0x60>
 8004348:	e000      	b.n	800434c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800434a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	22ff      	movs	r2, #255	; 0xff
 8004350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004354:	f001 fc36 	bl	8005bc4 <vPortExitCritical>
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004368:	f001 fbfc 	bl	8005b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004370:	2b00      	cmp	r3, #0
 8004372:	d102      	bne.n	800437a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004374:	2301      	movs	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e001      	b.n	800437e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800437e:	f001 fc21 	bl	8005bc4 <vPortExitCritical>

	return xReturn;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004394:	f001 fbe6 	bl	8005b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d102      	bne.n	80043aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80043a4:	2301      	movs	r3, #1
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	e001      	b.n	80043ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80043ae:	f001 fc09 	bl	8005bc4 <vPortExitCritical>

	return xReturn;
 80043b2:	68fb      	ldr	r3, [r7, #12]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	e014      	b.n	80043f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80043cc:	4a0f      	ldr	r2, [pc, #60]	; (800440c <vQueueAddToRegistry+0x50>)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10b      	bne.n	80043f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80043d8:	490c      	ldr	r1, [pc, #48]	; (800440c <vQueueAddToRegistry+0x50>)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80043e2:	4a0a      	ldr	r2, [pc, #40]	; (800440c <vQueueAddToRegistry+0x50>)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	4413      	add	r3, r2
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80043ee:	e006      	b.n	80043fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3301      	adds	r3, #1
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2b07      	cmp	r3, #7
 80043fa:	d9e7      	bls.n	80043cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20001a3c 	.word	0x20001a3c

08004410 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004420:	f001 fba0 	bl	8005b64 <vPortEnterCritical>
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800442a:	b25b      	sxtb	r3, r3
 800442c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004430:	d103      	bne.n	800443a <vQueueWaitForMessageRestricted+0x2a>
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004440:	b25b      	sxtb	r3, r3
 8004442:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004446:	d103      	bne.n	8004450 <vQueueWaitForMessageRestricted+0x40>
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004450:	f001 fbb8 	bl	8005bc4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	2b00      	cmp	r3, #0
 800445a:	d106      	bne.n	800446a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	3324      	adds	r3, #36	; 0x24
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	4618      	mov	r0, r3
 8004466:	f000 fc3b 	bl	8004ce0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800446a:	6978      	ldr	r0, [r7, #20]
 800446c:	f7ff ff26 	bl	80042bc <prvUnlockQueue>
	}
 8004470:	bf00      	nop
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08e      	sub	sp, #56	; 0x38
 800447c:	af04      	add	r7, sp, #16
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	623b      	str	r3, [r7, #32]
}
 800449e:	bf00      	nop
 80044a0:	e7fe      	b.n	80044a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80044a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10a      	bne.n	80044be <xTaskCreateStatic+0x46>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	61fb      	str	r3, [r7, #28]
}
 80044ba:	bf00      	nop
 80044bc:	e7fe      	b.n	80044bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80044be:	235c      	movs	r3, #92	; 0x5c
 80044c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2b5c      	cmp	r3, #92	; 0x5c
 80044c6:	d00a      	beq.n	80044de <xTaskCreateStatic+0x66>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	61bb      	str	r3, [r7, #24]
}
 80044da:	bf00      	nop
 80044dc:	e7fe      	b.n	80044dc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80044de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80044e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d01e      	beq.n	8004524 <xTaskCreateStatic+0xac>
 80044e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d01b      	beq.n	8004524 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80044f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	2202      	movs	r2, #2
 80044fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80044fe:	2300      	movs	r3, #0
 8004500:	9303      	str	r3, [sp, #12]
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	9302      	str	r3, [sp, #8]
 8004506:	f107 0314 	add.w	r3, r7, #20
 800450a:	9301      	str	r3, [sp, #4]
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68b9      	ldr	r1, [r7, #8]
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 f850 	bl	80045bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800451c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800451e:	f000 f8dd 	bl	80046dc <prvAddNewTaskToReadyList>
 8004522:	e001      	b.n	8004528 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004528:	697b      	ldr	r3, [r7, #20]
	}
 800452a:	4618      	mov	r0, r3
 800452c:	3728      	adds	r7, #40	; 0x28
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004532:	b580      	push	{r7, lr}
 8004534:	b08c      	sub	sp, #48	; 0x30
 8004536:	af04      	add	r7, sp, #16
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	603b      	str	r3, [r7, #0]
 800453e:	4613      	mov	r3, r2
 8004540:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4618      	mov	r0, r3
 8004548:	f001 fc2e 	bl	8005da8 <pvPortMalloc>
 800454c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00e      	beq.n	8004572 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004554:	205c      	movs	r0, #92	; 0x5c
 8004556:	f001 fc27 	bl	8005da8 <pvPortMalloc>
 800455a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	631a      	str	r2, [r3, #48]	; 0x30
 8004568:	e005      	b.n	8004576 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800456a:	6978      	ldr	r0, [r7, #20]
 800456c:	f001 fce8 	bl	8005f40 <vPortFree>
 8004570:	e001      	b.n	8004576 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d017      	beq.n	80045ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004584:	88fa      	ldrh	r2, [r7, #6]
 8004586:	2300      	movs	r3, #0
 8004588:	9303      	str	r3, [sp, #12]
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	9302      	str	r3, [sp, #8]
 800458e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004590:	9301      	str	r3, [sp, #4]
 8004592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f80e 	bl	80045bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045a0:	69f8      	ldr	r0, [r7, #28]
 80045a2:	f000 f89b 	bl	80046dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80045a6:	2301      	movs	r3, #1
 80045a8:	61bb      	str	r3, [r7, #24]
 80045aa:	e002      	b.n	80045b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80045ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80045b2:	69bb      	ldr	r3, [r7, #24]
	}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3720      	adds	r7, #32
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	461a      	mov	r2, r3
 80045d4:	21a5      	movs	r1, #165	; 0xa5
 80045d6:	f001 fe09 	bl	80061ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80045da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80045e4:	3b01      	subs	r3, #1
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	f023 0307 	bic.w	r3, r3, #7
 80045f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <prvInitialiseNewTask+0x58>
	__asm volatile
 80045fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004602:	f383 8811 	msr	BASEPRI, r3
 8004606:	f3bf 8f6f 	isb	sy
 800460a:	f3bf 8f4f 	dsb	sy
 800460e:	617b      	str	r3, [r7, #20]
}
 8004610:	bf00      	nop
 8004612:	e7fe      	b.n	8004612 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d01f      	beq.n	800465a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800461a:	2300      	movs	r3, #0
 800461c:	61fb      	str	r3, [r7, #28]
 800461e:	e012      	b.n	8004646 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	4413      	add	r3, r2
 8004626:	7819      	ldrb	r1, [r3, #0]
 8004628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	4413      	add	r3, r2
 800462e:	3334      	adds	r3, #52	; 0x34
 8004630:	460a      	mov	r2, r1
 8004632:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	4413      	add	r3, r2
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d006      	beq.n	800464e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	3301      	adds	r3, #1
 8004644:	61fb      	str	r3, [r7, #28]
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	2b0f      	cmp	r3, #15
 800464a:	d9e9      	bls.n	8004620 <prvInitialiseNewTask+0x64>
 800464c:	e000      	b.n	8004650 <prvInitialiseNewTask+0x94>
			{
				break;
 800464e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004658:	e003      	b.n	8004662 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800465a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004664:	2b37      	cmp	r3, #55	; 0x37
 8004666:	d901      	bls.n	800466c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004668:	2337      	movs	r3, #55	; 0x37
 800466a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800466c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004670:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004676:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467a:	2200      	movs	r2, #0
 800467c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800467e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004680:	3304      	adds	r3, #4
 8004682:	4618      	mov	r0, r3
 8004684:	f7ff f978 	bl	8003978 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468a:	3318      	adds	r3, #24
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff f973 	bl	8003978 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004696:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800469e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80046a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80046a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046aa:	2200      	movs	r2, #0
 80046ac:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80046ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	68f9      	ldr	r1, [r7, #12]
 80046ba:	69b8      	ldr	r0, [r7, #24]
 80046bc:	f001 f928 	bl	8005910 <pxPortInitialiseStack>
 80046c0:	4602      	mov	r2, r0
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80046c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d002      	beq.n	80046d2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80046cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046d2:	bf00      	nop
 80046d4:	3720      	adds	r7, #32
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80046e4:	f001 fa3e 	bl	8005b64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80046e8:	4b2d      	ldr	r3, [pc, #180]	; (80047a0 <prvAddNewTaskToReadyList+0xc4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3301      	adds	r3, #1
 80046ee:	4a2c      	ldr	r2, [pc, #176]	; (80047a0 <prvAddNewTaskToReadyList+0xc4>)
 80046f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80046f2:	4b2c      	ldr	r3, [pc, #176]	; (80047a4 <prvAddNewTaskToReadyList+0xc8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d109      	bne.n	800470e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046fa:	4a2a      	ldr	r2, [pc, #168]	; (80047a4 <prvAddNewTaskToReadyList+0xc8>)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004700:	4b27      	ldr	r3, [pc, #156]	; (80047a0 <prvAddNewTaskToReadyList+0xc4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d110      	bne.n	800472a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004708:	f000 fc16 	bl	8004f38 <prvInitialiseTaskLists>
 800470c:	e00d      	b.n	800472a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800470e:	4b26      	ldr	r3, [pc, #152]	; (80047a8 <prvAddNewTaskToReadyList+0xcc>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d109      	bne.n	800472a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004716:	4b23      	ldr	r3, [pc, #140]	; (80047a4 <prvAddNewTaskToReadyList+0xc8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	429a      	cmp	r2, r3
 8004722:	d802      	bhi.n	800472a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004724:	4a1f      	ldr	r2, [pc, #124]	; (80047a4 <prvAddNewTaskToReadyList+0xc8>)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800472a:	4b20      	ldr	r3, [pc, #128]	; (80047ac <prvAddNewTaskToReadyList+0xd0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	3301      	adds	r3, #1
 8004730:	4a1e      	ldr	r2, [pc, #120]	; (80047ac <prvAddNewTaskToReadyList+0xd0>)
 8004732:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004734:	4b1d      	ldr	r3, [pc, #116]	; (80047ac <prvAddNewTaskToReadyList+0xd0>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004740:	4b1b      	ldr	r3, [pc, #108]	; (80047b0 <prvAddNewTaskToReadyList+0xd4>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d903      	bls.n	8004750 <prvAddNewTaskToReadyList+0x74>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474c:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <prvAddNewTaskToReadyList+0xd4>)
 800474e:	6013      	str	r3, [r2, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004754:	4613      	mov	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4413      	add	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4a15      	ldr	r2, [pc, #84]	; (80047b4 <prvAddNewTaskToReadyList+0xd8>)
 800475e:	441a      	add	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3304      	adds	r3, #4
 8004764:	4619      	mov	r1, r3
 8004766:	4610      	mov	r0, r2
 8004768:	f7ff f913 	bl	8003992 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800476c:	f001 fa2a 	bl	8005bc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004770:	4b0d      	ldr	r3, [pc, #52]	; (80047a8 <prvAddNewTaskToReadyList+0xcc>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00e      	beq.n	8004796 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004778:	4b0a      	ldr	r3, [pc, #40]	; (80047a4 <prvAddNewTaskToReadyList+0xc8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004782:	429a      	cmp	r2, r3
 8004784:	d207      	bcs.n	8004796 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004786:	4b0c      	ldr	r3, [pc, #48]	; (80047b8 <prvAddNewTaskToReadyList+0xdc>)
 8004788:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	20000c24 	.word	0x20000c24
 80047a4:	20000750 	.word	0x20000750
 80047a8:	20000c30 	.word	0x20000c30
 80047ac:	20000c40 	.word	0x20000c40
 80047b0:	20000c2c 	.word	0x20000c2c
 80047b4:	20000754 	.word	0x20000754
 80047b8:	e000ed04 	.word	0xe000ed04

080047bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80047c4:	2300      	movs	r3, #0
 80047c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d017      	beq.n	80047fe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80047ce:	4b13      	ldr	r3, [pc, #76]	; (800481c <vTaskDelay+0x60>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <vTaskDelay+0x30>
	__asm volatile
 80047d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047da:	f383 8811 	msr	BASEPRI, r3
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	60bb      	str	r3, [r7, #8]
}
 80047e8:	bf00      	nop
 80047ea:	e7fe      	b.n	80047ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80047ec:	f000 f880 	bl	80048f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047f0:	2100      	movs	r1, #0
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 fcea 	bl	80051cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047f8:	f000 f888 	bl	800490c <xTaskResumeAll>
 80047fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d107      	bne.n	8004814 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004804:	4b06      	ldr	r3, [pc, #24]	; (8004820 <vTaskDelay+0x64>)
 8004806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004814:	bf00      	nop
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	20000c4c 	.word	0x20000c4c
 8004820:	e000ed04 	.word	0xe000ed04

08004824 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08a      	sub	sp, #40	; 0x28
 8004828:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800482a:	2300      	movs	r3, #0
 800482c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800482e:	2300      	movs	r3, #0
 8004830:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004832:	463a      	mov	r2, r7
 8004834:	1d39      	adds	r1, r7, #4
 8004836:	f107 0308 	add.w	r3, r7, #8
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff f848 	bl	80038d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004840:	6839      	ldr	r1, [r7, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	9202      	str	r2, [sp, #8]
 8004848:	9301      	str	r3, [sp, #4]
 800484a:	2300      	movs	r3, #0
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	2300      	movs	r3, #0
 8004850:	460a      	mov	r2, r1
 8004852:	4921      	ldr	r1, [pc, #132]	; (80048d8 <vTaskStartScheduler+0xb4>)
 8004854:	4821      	ldr	r0, [pc, #132]	; (80048dc <vTaskStartScheduler+0xb8>)
 8004856:	f7ff fe0f 	bl	8004478 <xTaskCreateStatic>
 800485a:	4603      	mov	r3, r0
 800485c:	4a20      	ldr	r2, [pc, #128]	; (80048e0 <vTaskStartScheduler+0xbc>)
 800485e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004860:	4b1f      	ldr	r3, [pc, #124]	; (80048e0 <vTaskStartScheduler+0xbc>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d002      	beq.n	800486e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004868:	2301      	movs	r3, #1
 800486a:	617b      	str	r3, [r7, #20]
 800486c:	e001      	b.n	8004872 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d102      	bne.n	800487e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004878:	f000 fcfc 	bl	8005274 <xTimerCreateTimerTask>
 800487c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d116      	bne.n	80048b2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8004884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004888:	f383 8811 	msr	BASEPRI, r3
 800488c:	f3bf 8f6f 	isb	sy
 8004890:	f3bf 8f4f 	dsb	sy
 8004894:	613b      	str	r3, [r7, #16]
}
 8004896:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004898:	4b12      	ldr	r3, [pc, #72]	; (80048e4 <vTaskStartScheduler+0xc0>)
 800489a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800489e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80048a0:	4b11      	ldr	r3, [pc, #68]	; (80048e8 <vTaskStartScheduler+0xc4>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80048a6:	4b11      	ldr	r3, [pc, #68]	; (80048ec <vTaskStartScheduler+0xc8>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80048ac:	f001 f8b8 	bl	8005a20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80048b0:	e00e      	b.n	80048d0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048b8:	d10a      	bne.n	80048d0 <vTaskStartScheduler+0xac>
	__asm volatile
 80048ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048be:	f383 8811 	msr	BASEPRI, r3
 80048c2:	f3bf 8f6f 	isb	sy
 80048c6:	f3bf 8f4f 	dsb	sy
 80048ca:	60fb      	str	r3, [r7, #12]
}
 80048cc:	bf00      	nop
 80048ce:	e7fe      	b.n	80048ce <vTaskStartScheduler+0xaa>
}
 80048d0:	bf00      	nop
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	08006bbc 	.word	0x08006bbc
 80048dc:	08004f09 	.word	0x08004f09
 80048e0:	20000c48 	.word	0x20000c48
 80048e4:	20000c44 	.word	0x20000c44
 80048e8:	20000c30 	.word	0x20000c30
 80048ec:	20000c28 	.word	0x20000c28

080048f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80048f4:	4b04      	ldr	r3, [pc, #16]	; (8004908 <vTaskSuspendAll+0x18>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3301      	adds	r3, #1
 80048fa:	4a03      	ldr	r2, [pc, #12]	; (8004908 <vTaskSuspendAll+0x18>)
 80048fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80048fe:	bf00      	nop
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	20000c4c 	.word	0x20000c4c

0800490c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004912:	2300      	movs	r3, #0
 8004914:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004916:	2300      	movs	r3, #0
 8004918:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800491a:	4b42      	ldr	r3, [pc, #264]	; (8004a24 <xTaskResumeAll+0x118>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10a      	bne.n	8004938 <xTaskResumeAll+0x2c>
	__asm volatile
 8004922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	603b      	str	r3, [r7, #0]
}
 8004934:	bf00      	nop
 8004936:	e7fe      	b.n	8004936 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004938:	f001 f914 	bl	8005b64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800493c:	4b39      	ldr	r3, [pc, #228]	; (8004a24 <xTaskResumeAll+0x118>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3b01      	subs	r3, #1
 8004942:	4a38      	ldr	r2, [pc, #224]	; (8004a24 <xTaskResumeAll+0x118>)
 8004944:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004946:	4b37      	ldr	r3, [pc, #220]	; (8004a24 <xTaskResumeAll+0x118>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d162      	bne.n	8004a14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800494e:	4b36      	ldr	r3, [pc, #216]	; (8004a28 <xTaskResumeAll+0x11c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d05e      	beq.n	8004a14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004956:	e02f      	b.n	80049b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004958:	4b34      	ldr	r3, [pc, #208]	; (8004a2c <xTaskResumeAll+0x120>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	3318      	adds	r3, #24
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff f871 	bl	8003a4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3304      	adds	r3, #4
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff f86c 	bl	8003a4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004978:	4b2d      	ldr	r3, [pc, #180]	; (8004a30 <xTaskResumeAll+0x124>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	d903      	bls.n	8004988 <xTaskResumeAll+0x7c>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004984:	4a2a      	ldr	r2, [pc, #168]	; (8004a30 <xTaskResumeAll+0x124>)
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800498c:	4613      	mov	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4a27      	ldr	r2, [pc, #156]	; (8004a34 <xTaskResumeAll+0x128>)
 8004996:	441a      	add	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	3304      	adds	r3, #4
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f7fe fff7 	bl	8003992 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a8:	4b23      	ldr	r3, [pc, #140]	; (8004a38 <xTaskResumeAll+0x12c>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d302      	bcc.n	80049b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80049b2:	4b22      	ldr	r3, [pc, #136]	; (8004a3c <xTaskResumeAll+0x130>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049b8:	4b1c      	ldr	r3, [pc, #112]	; (8004a2c <xTaskResumeAll+0x120>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1cb      	bne.n	8004958 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80049c6:	f000 fb55 	bl	8005074 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80049ca:	4b1d      	ldr	r3, [pc, #116]	; (8004a40 <xTaskResumeAll+0x134>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d010      	beq.n	80049f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80049d6:	f000 f847 	bl	8004a68 <xTaskIncrementTick>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80049e0:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <xTaskResumeAll+0x130>)
 80049e2:	2201      	movs	r2, #1
 80049e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1f1      	bne.n	80049d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80049f2:	4b13      	ldr	r3, [pc, #76]	; (8004a40 <xTaskResumeAll+0x134>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049f8:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <xTaskResumeAll+0x130>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d009      	beq.n	8004a14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a00:	2301      	movs	r3, #1
 8004a02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a04:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <xTaskResumeAll+0x138>)
 8004a06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	f3bf 8f4f 	dsb	sy
 8004a10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a14:	f001 f8d6 	bl	8005bc4 <vPortExitCritical>

	return xAlreadyYielded;
 8004a18:	68bb      	ldr	r3, [r7, #8]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	20000c4c 	.word	0x20000c4c
 8004a28:	20000c24 	.word	0x20000c24
 8004a2c:	20000be4 	.word	0x20000be4
 8004a30:	20000c2c 	.word	0x20000c2c
 8004a34:	20000754 	.word	0x20000754
 8004a38:	20000750 	.word	0x20000750
 8004a3c:	20000c38 	.word	0x20000c38
 8004a40:	20000c34 	.word	0x20000c34
 8004a44:	e000ed04 	.word	0xe000ed04

08004a48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a4e:	4b05      	ldr	r3, [pc, #20]	; (8004a64 <xTaskGetTickCount+0x1c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a54:	687b      	ldr	r3, [r7, #4]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	20000c28 	.word	0x20000c28

08004a68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a72:	4b4f      	ldr	r3, [pc, #316]	; (8004bb0 <xTaskIncrementTick+0x148>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f040 808f 	bne.w	8004b9a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a7c:	4b4d      	ldr	r3, [pc, #308]	; (8004bb4 <xTaskIncrementTick+0x14c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3301      	adds	r3, #1
 8004a82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a84:	4a4b      	ldr	r2, [pc, #300]	; (8004bb4 <xTaskIncrementTick+0x14c>)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d120      	bne.n	8004ad2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a90:	4b49      	ldr	r3, [pc, #292]	; (8004bb8 <xTaskIncrementTick+0x150>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <xTaskIncrementTick+0x48>
	__asm volatile
 8004a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a9e:	f383 8811 	msr	BASEPRI, r3
 8004aa2:	f3bf 8f6f 	isb	sy
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	603b      	str	r3, [r7, #0]
}
 8004aac:	bf00      	nop
 8004aae:	e7fe      	b.n	8004aae <xTaskIncrementTick+0x46>
 8004ab0:	4b41      	ldr	r3, [pc, #260]	; (8004bb8 <xTaskIncrementTick+0x150>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	4b41      	ldr	r3, [pc, #260]	; (8004bbc <xTaskIncrementTick+0x154>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a3f      	ldr	r2, [pc, #252]	; (8004bb8 <xTaskIncrementTick+0x150>)
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	4a3f      	ldr	r2, [pc, #252]	; (8004bbc <xTaskIncrementTick+0x154>)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	4b3e      	ldr	r3, [pc, #248]	; (8004bc0 <xTaskIncrementTick+0x158>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	4a3d      	ldr	r2, [pc, #244]	; (8004bc0 <xTaskIncrementTick+0x158>)
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	f000 fad1 	bl	8005074 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ad2:	4b3c      	ldr	r3, [pc, #240]	; (8004bc4 <xTaskIncrementTick+0x15c>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d349      	bcc.n	8004b70 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004adc:	4b36      	ldr	r3, [pc, #216]	; (8004bb8 <xTaskIncrementTick+0x150>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d104      	bne.n	8004af0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ae6:	4b37      	ldr	r3, [pc, #220]	; (8004bc4 <xTaskIncrementTick+0x15c>)
 8004ae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004aec:	601a      	str	r2, [r3, #0]
					break;
 8004aee:	e03f      	b.n	8004b70 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004af0:	4b31      	ldr	r3, [pc, #196]	; (8004bb8 <xTaskIncrementTick+0x150>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d203      	bcs.n	8004b10 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b08:	4a2e      	ldr	r2, [pc, #184]	; (8004bc4 <xTaskIncrementTick+0x15c>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004b0e:	e02f      	b.n	8004b70 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	3304      	adds	r3, #4
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fe ff99 	bl	8003a4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	3318      	adds	r3, #24
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fe ff90 	bl	8003a4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b30:	4b25      	ldr	r3, [pc, #148]	; (8004bc8 <xTaskIncrementTick+0x160>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d903      	bls.n	8004b40 <xTaskIncrementTick+0xd8>
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3c:	4a22      	ldr	r2, [pc, #136]	; (8004bc8 <xTaskIncrementTick+0x160>)
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4a1f      	ldr	r2, [pc, #124]	; (8004bcc <xTaskIncrementTick+0x164>)
 8004b4e:	441a      	add	r2, r3
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	3304      	adds	r3, #4
 8004b54:	4619      	mov	r1, r3
 8004b56:	4610      	mov	r0, r2
 8004b58:	f7fe ff1b 	bl	8003992 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b60:	4b1b      	ldr	r3, [pc, #108]	; (8004bd0 <xTaskIncrementTick+0x168>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d3b8      	bcc.n	8004adc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b6e:	e7b5      	b.n	8004adc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b70:	4b17      	ldr	r3, [pc, #92]	; (8004bd0 <xTaskIncrementTick+0x168>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b76:	4915      	ldr	r1, [pc, #84]	; (8004bcc <xTaskIncrementTick+0x164>)
 8004b78:	4613      	mov	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	440b      	add	r3, r1
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d901      	bls.n	8004b8c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004b8c:	4b11      	ldr	r3, [pc, #68]	; (8004bd4 <xTaskIncrementTick+0x16c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d007      	beq.n	8004ba4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004b94:	2301      	movs	r3, #1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	e004      	b.n	8004ba4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <xTaskIncrementTick+0x170>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	4a0d      	ldr	r2, [pc, #52]	; (8004bd8 <xTaskIncrementTick+0x170>)
 8004ba2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ba4:	697b      	ldr	r3, [r7, #20]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000c4c 	.word	0x20000c4c
 8004bb4:	20000c28 	.word	0x20000c28
 8004bb8:	20000bdc 	.word	0x20000bdc
 8004bbc:	20000be0 	.word	0x20000be0
 8004bc0:	20000c3c 	.word	0x20000c3c
 8004bc4:	20000c44 	.word	0x20000c44
 8004bc8:	20000c2c 	.word	0x20000c2c
 8004bcc:	20000754 	.word	0x20000754
 8004bd0:	20000750 	.word	0x20000750
 8004bd4:	20000c38 	.word	0x20000c38
 8004bd8:	20000c34 	.word	0x20000c34

08004bdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004be2:	4b28      	ldr	r3, [pc, #160]	; (8004c84 <vTaskSwitchContext+0xa8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d003      	beq.n	8004bf2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004bea:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <vTaskSwitchContext+0xac>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004bf0:	e041      	b.n	8004c76 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8004bf2:	4b25      	ldr	r3, [pc, #148]	; (8004c88 <vTaskSwitchContext+0xac>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bf8:	4b24      	ldr	r3, [pc, #144]	; (8004c8c <vTaskSwitchContext+0xb0>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	e010      	b.n	8004c22 <vTaskSwitchContext+0x46>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10a      	bne.n	8004c1c <vTaskSwitchContext+0x40>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	607b      	str	r3, [r7, #4]
}
 8004c18:	bf00      	nop
 8004c1a:	e7fe      	b.n	8004c1a <vTaskSwitchContext+0x3e>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	491b      	ldr	r1, [pc, #108]	; (8004c90 <vTaskSwitchContext+0xb4>)
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4613      	mov	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0e4      	beq.n	8004c00 <vTaskSwitchContext+0x24>
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4a13      	ldr	r2, [pc, #76]	; (8004c90 <vTaskSwitchContext+0xb4>)
 8004c42:	4413      	add	r3, r2
 8004c44:	60bb      	str	r3, [r7, #8]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	605a      	str	r2, [r3, #4]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	3308      	adds	r3, #8
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d104      	bne.n	8004c66 <vTaskSwitchContext+0x8a>
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	605a      	str	r2, [r3, #4]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	4a09      	ldr	r2, [pc, #36]	; (8004c94 <vTaskSwitchContext+0xb8>)
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	4a06      	ldr	r2, [pc, #24]	; (8004c8c <vTaskSwitchContext+0xb0>)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6013      	str	r3, [r2, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	20000c4c 	.word	0x20000c4c
 8004c88:	20000c38 	.word	0x20000c38
 8004c8c:	20000c2c 	.word	0x20000c2c
 8004c90:	20000754 	.word	0x20000754
 8004c94:	20000750 	.word	0x20000750

08004c98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10a      	bne.n	8004cbe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cac:	f383 8811 	msr	BASEPRI, r3
 8004cb0:	f3bf 8f6f 	isb	sy
 8004cb4:	f3bf 8f4f 	dsb	sy
 8004cb8:	60fb      	str	r3, [r7, #12]
}
 8004cba:	bf00      	nop
 8004cbc:	e7fe      	b.n	8004cbc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cbe:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <vTaskPlaceOnEventList+0x44>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3318      	adds	r3, #24
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fe fe87 	bl	80039da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ccc:	2101      	movs	r1, #1
 8004cce:	6838      	ldr	r0, [r7, #0]
 8004cd0:	f000 fa7c 	bl	80051cc <prvAddCurrentTaskToDelayedList>
}
 8004cd4:	bf00      	nop
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	20000750 	.word	0x20000750

08004ce0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10a      	bne.n	8004d08 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	617b      	str	r3, [r7, #20]
}
 8004d04:	bf00      	nop
 8004d06:	e7fe      	b.n	8004d06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d08:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <vTaskPlaceOnEventListRestricted+0x54>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3318      	adds	r3, #24
 8004d0e:	4619      	mov	r1, r3
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f7fe fe3e 	bl	8003992 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d002      	beq.n	8004d22 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004d1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d20:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	68b8      	ldr	r0, [r7, #8]
 8004d26:	f000 fa51 	bl	80051cc <prvAddCurrentTaskToDelayedList>
	}
 8004d2a:	bf00      	nop
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000750 	.word	0x20000750

08004d38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10a      	bne.n	8004d64 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	60fb      	str	r3, [r7, #12]
}
 8004d60:	bf00      	nop
 8004d62:	e7fe      	b.n	8004d62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	3318      	adds	r3, #24
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7fe fe6f 	bl	8003a4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d6e:	4b1e      	ldr	r3, [pc, #120]	; (8004de8 <xTaskRemoveFromEventList+0xb0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d11d      	bne.n	8004db2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	3304      	adds	r3, #4
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fe fe66 	bl	8003a4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d84:	4b19      	ldr	r3, [pc, #100]	; (8004dec <xTaskRemoveFromEventList+0xb4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d903      	bls.n	8004d94 <xTaskRemoveFromEventList+0x5c>
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d90:	4a16      	ldr	r2, [pc, #88]	; (8004dec <xTaskRemoveFromEventList+0xb4>)
 8004d92:	6013      	str	r3, [r2, #0]
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4a13      	ldr	r2, [pc, #76]	; (8004df0 <xTaskRemoveFromEventList+0xb8>)
 8004da2:	441a      	add	r2, r3
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	3304      	adds	r3, #4
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f7fe fdf1 	bl	8003992 <vListInsertEnd>
 8004db0:	e005      	b.n	8004dbe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	3318      	adds	r3, #24
 8004db6:	4619      	mov	r1, r3
 8004db8:	480e      	ldr	r0, [pc, #56]	; (8004df4 <xTaskRemoveFromEventList+0xbc>)
 8004dba:	f7fe fdea 	bl	8003992 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc2:	4b0d      	ldr	r3, [pc, #52]	; (8004df8 <xTaskRemoveFromEventList+0xc0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d905      	bls.n	8004dd8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <xTaskRemoveFromEventList+0xc4>)
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e001      	b.n	8004ddc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ddc:	697b      	ldr	r3, [r7, #20]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3718      	adds	r7, #24
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20000c4c 	.word	0x20000c4c
 8004dec:	20000c2c 	.word	0x20000c2c
 8004df0:	20000754 	.word	0x20000754
 8004df4:	20000be4 	.word	0x20000be4
 8004df8:	20000750 	.word	0x20000750
 8004dfc:	20000c38 	.word	0x20000c38

08004e00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <vTaskInternalSetTimeOutState+0x24>)
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004e10:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <vTaskInternalSetTimeOutState+0x28>)
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	605a      	str	r2, [r3, #4]
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	20000c3c 	.word	0x20000c3c
 8004e28:	20000c28 	.word	0x20000c28

08004e2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b088      	sub	sp, #32
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d10a      	bne.n	8004e52 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e40:	f383 8811 	msr	BASEPRI, r3
 8004e44:	f3bf 8f6f 	isb	sy
 8004e48:	f3bf 8f4f 	dsb	sy
 8004e4c:	613b      	str	r3, [r7, #16]
}
 8004e4e:	bf00      	nop
 8004e50:	e7fe      	b.n	8004e50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10a      	bne.n	8004e6e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5c:	f383 8811 	msr	BASEPRI, r3
 8004e60:	f3bf 8f6f 	isb	sy
 8004e64:	f3bf 8f4f 	dsb	sy
 8004e68:	60fb      	str	r3, [r7, #12]
}
 8004e6a:	bf00      	nop
 8004e6c:	e7fe      	b.n	8004e6c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004e6e:	f000 fe79 	bl	8005b64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e72:	4b1d      	ldr	r3, [pc, #116]	; (8004ee8 <xTaskCheckForTimeOut+0xbc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e8a:	d102      	bne.n	8004e92 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	61fb      	str	r3, [r7, #28]
 8004e90:	e023      	b.n	8004eda <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	4b15      	ldr	r3, [pc, #84]	; (8004eec <xTaskCheckForTimeOut+0xc0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d007      	beq.n	8004eae <xTaskCheckForTimeOut+0x82>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d302      	bcc.n	8004eae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	61fb      	str	r3, [r7, #28]
 8004eac:	e015      	b.n	8004eda <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d20b      	bcs.n	8004ed0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	1ad2      	subs	r2, r2, r3
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f7ff ff9b 	bl	8004e00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	e004      	b.n	8004eda <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004eda:	f000 fe73 	bl	8005bc4 <vPortExitCritical>

	return xReturn;
 8004ede:	69fb      	ldr	r3, [r7, #28]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3720      	adds	r7, #32
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	20000c28 	.word	0x20000c28
 8004eec:	20000c3c 	.word	0x20000c3c

08004ef0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ef4:	4b03      	ldr	r3, [pc, #12]	; (8004f04 <vTaskMissedYield+0x14>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]
}
 8004efa:	bf00      	nop
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr
 8004f04:	20000c38 	.word	0x20000c38

08004f08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004f10:	f000 f852 	bl	8004fb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f14:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <prvIdleTask+0x28>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d9f9      	bls.n	8004f10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f1c:	4b05      	ldr	r3, [pc, #20]	; (8004f34 <prvIdleTask+0x2c>)
 8004f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f22:	601a      	str	r2, [r3, #0]
 8004f24:	f3bf 8f4f 	dsb	sy
 8004f28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f2c:	e7f0      	b.n	8004f10 <prvIdleTask+0x8>
 8004f2e:	bf00      	nop
 8004f30:	20000754 	.word	0x20000754
 8004f34:	e000ed04 	.word	0xe000ed04

08004f38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f3e:	2300      	movs	r3, #0
 8004f40:	607b      	str	r3, [r7, #4]
 8004f42:	e00c      	b.n	8004f5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4a12      	ldr	r2, [pc, #72]	; (8004f98 <prvInitialiseTaskLists+0x60>)
 8004f50:	4413      	add	r3, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fe fcf0 	bl	8003938 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	607b      	str	r3, [r7, #4]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b37      	cmp	r3, #55	; 0x37
 8004f62:	d9ef      	bls.n	8004f44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f64:	480d      	ldr	r0, [pc, #52]	; (8004f9c <prvInitialiseTaskLists+0x64>)
 8004f66:	f7fe fce7 	bl	8003938 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f6a:	480d      	ldr	r0, [pc, #52]	; (8004fa0 <prvInitialiseTaskLists+0x68>)
 8004f6c:	f7fe fce4 	bl	8003938 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f70:	480c      	ldr	r0, [pc, #48]	; (8004fa4 <prvInitialiseTaskLists+0x6c>)
 8004f72:	f7fe fce1 	bl	8003938 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f76:	480c      	ldr	r0, [pc, #48]	; (8004fa8 <prvInitialiseTaskLists+0x70>)
 8004f78:	f7fe fcde 	bl	8003938 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f7c:	480b      	ldr	r0, [pc, #44]	; (8004fac <prvInitialiseTaskLists+0x74>)
 8004f7e:	f7fe fcdb 	bl	8003938 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f82:	4b0b      	ldr	r3, [pc, #44]	; (8004fb0 <prvInitialiseTaskLists+0x78>)
 8004f84:	4a05      	ldr	r2, [pc, #20]	; (8004f9c <prvInitialiseTaskLists+0x64>)
 8004f86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004f88:	4b0a      	ldr	r3, [pc, #40]	; (8004fb4 <prvInitialiseTaskLists+0x7c>)
 8004f8a:	4a05      	ldr	r2, [pc, #20]	; (8004fa0 <prvInitialiseTaskLists+0x68>)
 8004f8c:	601a      	str	r2, [r3, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000754 	.word	0x20000754
 8004f9c:	20000bb4 	.word	0x20000bb4
 8004fa0:	20000bc8 	.word	0x20000bc8
 8004fa4:	20000be4 	.word	0x20000be4
 8004fa8:	20000bf8 	.word	0x20000bf8
 8004fac:	20000c10 	.word	0x20000c10
 8004fb0:	20000bdc 	.word	0x20000bdc
 8004fb4:	20000be0 	.word	0x20000be0

08004fb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fbe:	e019      	b.n	8004ff4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004fc0:	f000 fdd0 	bl	8005b64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fc4:	4b10      	ldr	r3, [pc, #64]	; (8005008 <prvCheckTasksWaitingTermination+0x50>)
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7fe fd3b 	bl	8003a4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fd6:	4b0d      	ldr	r3, [pc, #52]	; (800500c <prvCheckTasksWaitingTermination+0x54>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	4a0b      	ldr	r2, [pc, #44]	; (800500c <prvCheckTasksWaitingTermination+0x54>)
 8004fde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <prvCheckTasksWaitingTermination+0x58>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	4a0a      	ldr	r2, [pc, #40]	; (8005010 <prvCheckTasksWaitingTermination+0x58>)
 8004fe8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004fea:	f000 fdeb 	bl	8005bc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f810 	bl	8005014 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ff4:	4b06      	ldr	r3, [pc, #24]	; (8005010 <prvCheckTasksWaitingTermination+0x58>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e1      	bne.n	8004fc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20000bf8 	.word	0x20000bf8
 800500c:	20000c24 	.word	0x20000c24
 8005010:	20000c0c 	.word	0x20000c0c

08005014 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005022:	2b00      	cmp	r3, #0
 8005024:	d108      	bne.n	8005038 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	4618      	mov	r0, r3
 800502c:	f000 ff88 	bl	8005f40 <vPortFree>
				vPortFree( pxTCB );
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 ff85 	bl	8005f40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005036:	e018      	b.n	800506a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800503e:	2b01      	cmp	r3, #1
 8005040:	d103      	bne.n	800504a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 ff7c 	bl	8005f40 <vPortFree>
	}
 8005048:	e00f      	b.n	800506a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005050:	2b02      	cmp	r3, #2
 8005052:	d00a      	beq.n	800506a <prvDeleteTCB+0x56>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	60fb      	str	r3, [r7, #12]
}
 8005066:	bf00      	nop
 8005068:	e7fe      	b.n	8005068 <prvDeleteTCB+0x54>
	}
 800506a:	bf00      	nop
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800507a:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <prvResetNextTaskUnblockTime+0x38>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d104      	bne.n	800508e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005084:	4b0a      	ldr	r3, [pc, #40]	; (80050b0 <prvResetNextTaskUnblockTime+0x3c>)
 8005086:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800508a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800508c:	e008      	b.n	80050a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800508e:	4b07      	ldr	r3, [pc, #28]	; (80050ac <prvResetNextTaskUnblockTime+0x38>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	4a04      	ldr	r2, [pc, #16]	; (80050b0 <prvResetNextTaskUnblockTime+0x3c>)
 800509e:	6013      	str	r3, [r2, #0]
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr
 80050ac:	20000bdc 	.word	0x20000bdc
 80050b0:	20000c44 	.word	0x20000c44

080050b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80050ba:	4b0b      	ldr	r3, [pc, #44]	; (80050e8 <xTaskGetSchedulerState+0x34>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d102      	bne.n	80050c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050c2:	2301      	movs	r3, #1
 80050c4:	607b      	str	r3, [r7, #4]
 80050c6:	e008      	b.n	80050da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050c8:	4b08      	ldr	r3, [pc, #32]	; (80050ec <xTaskGetSchedulerState+0x38>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050d0:	2302      	movs	r3, #2
 80050d2:	607b      	str	r3, [r7, #4]
 80050d4:	e001      	b.n	80050da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050d6:	2300      	movs	r3, #0
 80050d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80050da:	687b      	ldr	r3, [r7, #4]
	}
 80050dc:	4618      	mov	r0, r3
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	20000c30 	.word	0x20000c30
 80050ec:	20000c4c 	.word	0x20000c4c

080050f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80050fc:	2300      	movs	r3, #0
 80050fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d056      	beq.n	80051b4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005106:	4b2e      	ldr	r3, [pc, #184]	; (80051c0 <xTaskPriorityDisinherit+0xd0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	429a      	cmp	r2, r3
 800510e:	d00a      	beq.n	8005126 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	60fb      	str	r3, [r7, #12]
}
 8005122:	bf00      	nop
 8005124:	e7fe      	b.n	8005124 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10a      	bne.n	8005144 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	60bb      	str	r3, [r7, #8]
}
 8005140:	bf00      	nop
 8005142:	e7fe      	b.n	8005142 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005148:	1e5a      	subs	r2, r3, #1
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005156:	429a      	cmp	r2, r3
 8005158:	d02c      	beq.n	80051b4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800515e:	2b00      	cmp	r3, #0
 8005160:	d128      	bne.n	80051b4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	3304      	adds	r3, #4
 8005166:	4618      	mov	r0, r3
 8005168:	f7fe fc70 	bl	8003a4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005178:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005184:	4b0f      	ldr	r3, [pc, #60]	; (80051c4 <xTaskPriorityDisinherit+0xd4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	429a      	cmp	r2, r3
 800518a:	d903      	bls.n	8005194 <xTaskPriorityDisinherit+0xa4>
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005190:	4a0c      	ldr	r2, [pc, #48]	; (80051c4 <xTaskPriorityDisinherit+0xd4>)
 8005192:	6013      	str	r3, [r2, #0]
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005198:	4613      	mov	r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4a09      	ldr	r2, [pc, #36]	; (80051c8 <xTaskPriorityDisinherit+0xd8>)
 80051a2:	441a      	add	r2, r3
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	3304      	adds	r3, #4
 80051a8:	4619      	mov	r1, r3
 80051aa:	4610      	mov	r0, r2
 80051ac:	f7fe fbf1 	bl	8003992 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80051b0:	2301      	movs	r3, #1
 80051b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80051b4:	697b      	ldr	r3, [r7, #20]
	}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000750 	.word	0x20000750
 80051c4:	20000c2c 	.word	0x20000c2c
 80051c8:	20000754 	.word	0x20000754

080051cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80051d6:	4b21      	ldr	r3, [pc, #132]	; (800525c <prvAddCurrentTaskToDelayedList+0x90>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051dc:	4b20      	ldr	r3, [pc, #128]	; (8005260 <prvAddCurrentTaskToDelayedList+0x94>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	3304      	adds	r3, #4
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe fc32 	bl	8003a4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051ee:	d10a      	bne.n	8005206 <prvAddCurrentTaskToDelayedList+0x3a>
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d007      	beq.n	8005206 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051f6:	4b1a      	ldr	r3, [pc, #104]	; (8005260 <prvAddCurrentTaskToDelayedList+0x94>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	3304      	adds	r3, #4
 80051fc:	4619      	mov	r1, r3
 80051fe:	4819      	ldr	r0, [pc, #100]	; (8005264 <prvAddCurrentTaskToDelayedList+0x98>)
 8005200:	f7fe fbc7 	bl	8003992 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005204:	e026      	b.n	8005254 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4413      	add	r3, r2
 800520c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800520e:	4b14      	ldr	r3, [pc, #80]	; (8005260 <prvAddCurrentTaskToDelayedList+0x94>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	429a      	cmp	r2, r3
 800521c:	d209      	bcs.n	8005232 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	4b0f      	ldr	r3, [pc, #60]	; (8005260 <prvAddCurrentTaskToDelayedList+0x94>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f7fe fbd5 	bl	80039da <vListInsert>
}
 8005230:	e010      	b.n	8005254 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005232:	4b0e      	ldr	r3, [pc, #56]	; (800526c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <prvAddCurrentTaskToDelayedList+0x94>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3304      	adds	r3, #4
 800523c:	4619      	mov	r1, r3
 800523e:	4610      	mov	r0, r2
 8005240:	f7fe fbcb 	bl	80039da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005244:	4b0a      	ldr	r3, [pc, #40]	; (8005270 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	429a      	cmp	r2, r3
 800524c:	d202      	bcs.n	8005254 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800524e:	4a08      	ldr	r2, [pc, #32]	; (8005270 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	6013      	str	r3, [r2, #0]
}
 8005254:	bf00      	nop
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	20000c28 	.word	0x20000c28
 8005260:	20000750 	.word	0x20000750
 8005264:	20000c10 	.word	0x20000c10
 8005268:	20000be0 	.word	0x20000be0
 800526c:	20000bdc 	.word	0x20000bdc
 8005270:	20000c44 	.word	0x20000c44

08005274 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08a      	sub	sp, #40	; 0x28
 8005278:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800527a:	2300      	movs	r3, #0
 800527c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800527e:	f000 fb07 	bl	8005890 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005282:	4b1c      	ldr	r3, [pc, #112]	; (80052f4 <xTimerCreateTimerTask+0x80>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d021      	beq.n	80052ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800528e:	2300      	movs	r3, #0
 8005290:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005292:	1d3a      	adds	r2, r7, #4
 8005294:	f107 0108 	add.w	r1, r7, #8
 8005298:	f107 030c 	add.w	r3, r7, #12
 800529c:	4618      	mov	r0, r3
 800529e:	f7fe fb31 	bl	8003904 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	9202      	str	r2, [sp, #8]
 80052aa:	9301      	str	r3, [sp, #4]
 80052ac:	2302      	movs	r3, #2
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	2300      	movs	r3, #0
 80052b2:	460a      	mov	r2, r1
 80052b4:	4910      	ldr	r1, [pc, #64]	; (80052f8 <xTimerCreateTimerTask+0x84>)
 80052b6:	4811      	ldr	r0, [pc, #68]	; (80052fc <xTimerCreateTimerTask+0x88>)
 80052b8:	f7ff f8de 	bl	8004478 <xTaskCreateStatic>
 80052bc:	4603      	mov	r3, r0
 80052be:	4a10      	ldr	r2, [pc, #64]	; (8005300 <xTimerCreateTimerTask+0x8c>)
 80052c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80052c2:	4b0f      	ldr	r3, [pc, #60]	; (8005300 <xTimerCreateTimerTask+0x8c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80052ca:	2301      	movs	r3, #1
 80052cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10a      	bne.n	80052ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 80052d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	613b      	str	r3, [r7, #16]
}
 80052e6:	bf00      	nop
 80052e8:	e7fe      	b.n	80052e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80052ea:	697b      	ldr	r3, [r7, #20]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3718      	adds	r7, #24
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	20000c80 	.word	0x20000c80
 80052f8:	08006bc4 	.word	0x08006bc4
 80052fc:	08005439 	.word	0x08005439
 8005300:	20000c84 	.word	0x20000c84

08005304 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b08a      	sub	sp, #40	; 0x28
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
 8005310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005312:	2300      	movs	r3, #0
 8005314:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10a      	bne.n	8005332 <xTimerGenericCommand+0x2e>
	__asm volatile
 800531c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	623b      	str	r3, [r7, #32]
}
 800532e:	bf00      	nop
 8005330:	e7fe      	b.n	8005330 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005332:	4b1a      	ldr	r3, [pc, #104]	; (800539c <xTimerGenericCommand+0x98>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d02a      	beq.n	8005390 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b05      	cmp	r3, #5
 800534a:	dc18      	bgt.n	800537e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800534c:	f7ff feb2 	bl	80050b4 <xTaskGetSchedulerState>
 8005350:	4603      	mov	r3, r0
 8005352:	2b02      	cmp	r3, #2
 8005354:	d109      	bne.n	800536a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005356:	4b11      	ldr	r3, [pc, #68]	; (800539c <xTimerGenericCommand+0x98>)
 8005358:	6818      	ldr	r0, [r3, #0]
 800535a:	f107 0110 	add.w	r1, r7, #16
 800535e:	2300      	movs	r3, #0
 8005360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005362:	f7fe fca1 	bl	8003ca8 <xQueueGenericSend>
 8005366:	6278      	str	r0, [r7, #36]	; 0x24
 8005368:	e012      	b.n	8005390 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <xTimerGenericCommand+0x98>)
 800536c:	6818      	ldr	r0, [r3, #0]
 800536e:	f107 0110 	add.w	r1, r7, #16
 8005372:	2300      	movs	r3, #0
 8005374:	2200      	movs	r2, #0
 8005376:	f7fe fc97 	bl	8003ca8 <xQueueGenericSend>
 800537a:	6278      	str	r0, [r7, #36]	; 0x24
 800537c:	e008      	b.n	8005390 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800537e:	4b07      	ldr	r3, [pc, #28]	; (800539c <xTimerGenericCommand+0x98>)
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	f107 0110 	add.w	r1, r7, #16
 8005386:	2300      	movs	r3, #0
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	f7fe fd8b 	bl	8003ea4 <xQueueGenericSendFromISR>
 800538e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005392:	4618      	mov	r0, r3
 8005394:	3728      	adds	r7, #40	; 0x28
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20000c80 	.word	0x20000c80

080053a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053aa:	4b22      	ldr	r3, [pc, #136]	; (8005434 <prvProcessExpiredTimer+0x94>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	3304      	adds	r3, #4
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fe fb47 	bl	8003a4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d022      	beq.n	8005412 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	699a      	ldr	r2, [r3, #24]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	18d1      	adds	r1, r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	6978      	ldr	r0, [r7, #20]
 80053da:	f000 f8d1 	bl	8005580 <prvInsertTimerInActiveList>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d01f      	beq.n	8005424 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80053e4:	2300      	movs	r3, #0
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	2300      	movs	r3, #0
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	2100      	movs	r1, #0
 80053ee:	6978      	ldr	r0, [r7, #20]
 80053f0:	f7ff ff88 	bl	8005304 <xTimerGenericCommand>
 80053f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d113      	bne.n	8005424 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	60fb      	str	r3, [r7, #12]
}
 800540e:	bf00      	nop
 8005410:	e7fe      	b.n	8005410 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005418:	f023 0301 	bic.w	r3, r3, #1
 800541c:	b2da      	uxtb	r2, r3
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	6978      	ldr	r0, [r7, #20]
 800542a:	4798      	blx	r3
}
 800542c:	bf00      	nop
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000c78 	.word	0x20000c78

08005438 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005440:	f107 0308 	add.w	r3, r7, #8
 8005444:	4618      	mov	r0, r3
 8005446:	f000 f857 	bl	80054f8 <prvGetNextExpireTime>
 800544a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	4619      	mov	r1, r3
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f000 f803 	bl	800545c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005456:	f000 f8d5 	bl	8005604 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800545a:	e7f1      	b.n	8005440 <prvTimerTask+0x8>

0800545c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005466:	f7ff fa43 	bl	80048f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800546a:	f107 0308 	add.w	r3, r7, #8
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f866 	bl	8005540 <prvSampleTimeNow>
 8005474:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d130      	bne.n	80054de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10a      	bne.n	8005498 <prvProcessTimerOrBlockTask+0x3c>
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	429a      	cmp	r2, r3
 8005488:	d806      	bhi.n	8005498 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800548a:	f7ff fa3f 	bl	800490c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800548e:	68f9      	ldr	r1, [r7, #12]
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f7ff ff85 	bl	80053a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005496:	e024      	b.n	80054e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800549e:	4b13      	ldr	r3, [pc, #76]	; (80054ec <prvProcessTimerOrBlockTask+0x90>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <prvProcessTimerOrBlockTask+0x50>
 80054a8:	2301      	movs	r3, #1
 80054aa:	e000      	b.n	80054ae <prvProcessTimerOrBlockTask+0x52>
 80054ac:	2300      	movs	r3, #0
 80054ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80054b0:	4b0f      	ldr	r3, [pc, #60]	; (80054f0 <prvProcessTimerOrBlockTask+0x94>)
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	4619      	mov	r1, r3
 80054be:	f7fe ffa7 	bl	8004410 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80054c2:	f7ff fa23 	bl	800490c <xTaskResumeAll>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10a      	bne.n	80054e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80054cc:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <prvProcessTimerOrBlockTask+0x98>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
}
 80054dc:	e001      	b.n	80054e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80054de:	f7ff fa15 	bl	800490c <xTaskResumeAll>
}
 80054e2:	bf00      	nop
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	20000c7c 	.word	0x20000c7c
 80054f0:	20000c80 	.word	0x20000c80
 80054f4:	e000ed04 	.word	0xe000ed04

080054f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005500:	4b0e      	ldr	r3, [pc, #56]	; (800553c <prvGetNextExpireTime+0x44>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <prvGetNextExpireTime+0x16>
 800550a:	2201      	movs	r2, #1
 800550c:	e000      	b.n	8005510 <prvGetNextExpireTime+0x18>
 800550e:	2200      	movs	r2, #0
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d105      	bne.n	8005528 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800551c:	4b07      	ldr	r3, [pc, #28]	; (800553c <prvGetNextExpireTime+0x44>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	60fb      	str	r3, [r7, #12]
 8005526:	e001      	b.n	800552c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005528:	2300      	movs	r3, #0
 800552a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800552c:	68fb      	ldr	r3, [r7, #12]
}
 800552e:	4618      	mov	r0, r3
 8005530:	3714      	adds	r7, #20
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	20000c78 	.word	0x20000c78

08005540 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005548:	f7ff fa7e 	bl	8004a48 <xTaskGetTickCount>
 800554c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800554e:	4b0b      	ldr	r3, [pc, #44]	; (800557c <prvSampleTimeNow+0x3c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	429a      	cmp	r2, r3
 8005556:	d205      	bcs.n	8005564 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005558:	f000 f936 	bl	80057c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	601a      	str	r2, [r3, #0]
 8005562:	e002      	b.n	800556a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800556a:	4a04      	ldr	r2, [pc, #16]	; (800557c <prvSampleTimeNow+0x3c>)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005570:	68fb      	ldr	r3, [r7, #12]
}
 8005572:	4618      	mov	r0, r3
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000c88 	.word	0x20000c88

08005580 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
 800558c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d812      	bhi.n	80055cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	1ad2      	subs	r2, r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d302      	bcc.n	80055ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80055b4:	2301      	movs	r3, #1
 80055b6:	617b      	str	r3, [r7, #20]
 80055b8:	e01b      	b.n	80055f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80055ba:	4b10      	ldr	r3, [pc, #64]	; (80055fc <prvInsertTimerInActiveList+0x7c>)
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3304      	adds	r3, #4
 80055c2:	4619      	mov	r1, r3
 80055c4:	4610      	mov	r0, r2
 80055c6:	f7fe fa08 	bl	80039da <vListInsert>
 80055ca:	e012      	b.n	80055f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d206      	bcs.n	80055e2 <prvInsertTimerInActiveList+0x62>
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d302      	bcc.n	80055e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80055dc:	2301      	movs	r3, #1
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	e007      	b.n	80055f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055e2:	4b07      	ldr	r3, [pc, #28]	; (8005600 <prvInsertTimerInActiveList+0x80>)
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	3304      	adds	r3, #4
 80055ea:	4619      	mov	r1, r3
 80055ec:	4610      	mov	r0, r2
 80055ee:	f7fe f9f4 	bl	80039da <vListInsert>
		}
	}

	return xProcessTimerNow;
 80055f2:	697b      	ldr	r3, [r7, #20]
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3718      	adds	r7, #24
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	20000c7c 	.word	0x20000c7c
 8005600:	20000c78 	.word	0x20000c78

08005604 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b08e      	sub	sp, #56	; 0x38
 8005608:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800560a:	e0ca      	b.n	80057a2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	da18      	bge.n	8005644 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005612:	1d3b      	adds	r3, r7, #4
 8005614:	3304      	adds	r3, #4
 8005616:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10a      	bne.n	8005634 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	61fb      	str	r3, [r7, #28]
}
 8005630:	bf00      	nop
 8005632:	e7fe      	b.n	8005632 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800563a:	6850      	ldr	r0, [r2, #4]
 800563c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800563e:	6892      	ldr	r2, [r2, #8]
 8005640:	4611      	mov	r1, r2
 8005642:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	f2c0 80aa 	blt.w	80057a0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005652:	695b      	ldr	r3, [r3, #20]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d004      	beq.n	8005662 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800565a:	3304      	adds	r3, #4
 800565c:	4618      	mov	r0, r3
 800565e:	f7fe f9f5 	bl	8003a4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005662:	463b      	mov	r3, r7
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff6b 	bl	8005540 <prvSampleTimeNow>
 800566a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b09      	cmp	r3, #9
 8005670:	f200 8097 	bhi.w	80057a2 <prvProcessReceivedCommands+0x19e>
 8005674:	a201      	add	r2, pc, #4	; (adr r2, 800567c <prvProcessReceivedCommands+0x78>)
 8005676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567a:	bf00      	nop
 800567c:	080056a5 	.word	0x080056a5
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056a5 	.word	0x080056a5
 8005688:	08005719 	.word	0x08005719
 800568c:	0800572d 	.word	0x0800572d
 8005690:	08005777 	.word	0x08005777
 8005694:	080056a5 	.word	0x080056a5
 8005698:	080056a5 	.word	0x080056a5
 800569c:	08005719 	.word	0x08005719
 80056a0:	0800572d 	.word	0x0800572d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80056a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056aa:	f043 0301 	orr.w	r3, r3, #1
 80056ae:	b2da      	uxtb	r2, r3
 80056b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	18d1      	adds	r1, r2, r3
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056c4:	f7ff ff5c 	bl	8005580 <prvInsertTimerInActiveList>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d069      	beq.n	80057a2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80056d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056dc:	f003 0304 	and.w	r3, r3, #4
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d05e      	beq.n	80057a2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	441a      	add	r2, r3
 80056ec:	2300      	movs	r3, #0
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	2300      	movs	r3, #0
 80056f2:	2100      	movs	r1, #0
 80056f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056f6:	f7ff fe05 	bl	8005304 <xTimerGenericCommand>
 80056fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d14f      	bne.n	80057a2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005706:	f383 8811 	msr	BASEPRI, r3
 800570a:	f3bf 8f6f 	isb	sy
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	61bb      	str	r3, [r7, #24]
}
 8005714:	bf00      	nop
 8005716:	e7fe      	b.n	8005716 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	b2da      	uxtb	r2, r3
 8005724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005726:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800572a:	e03a      	b.n	80057a2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800572c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800573a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005742:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10a      	bne.n	8005762 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800574c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	617b      	str	r3, [r7, #20]
}
 800575e:	bf00      	nop
 8005760:	e7fe      	b.n	8005760 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005768:	18d1      	adds	r1, r2, r3
 800576a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800576e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005770:	f7ff ff06 	bl	8005580 <prvInsertTimerInActiveList>
					break;
 8005774:	e015      	b.n	80057a2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005778:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d103      	bne.n	800578c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005784:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005786:	f000 fbdb 	bl	8005f40 <vPortFree>
 800578a:	e00a      	b.n	80057a2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800578c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005792:	f023 0301 	bic.w	r3, r3, #1
 8005796:	b2da      	uxtb	r2, r3
 8005798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800579e:	e000      	b.n	80057a2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80057a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057a2:	4b08      	ldr	r3, [pc, #32]	; (80057c4 <prvProcessReceivedCommands+0x1c0>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	1d39      	adds	r1, r7, #4
 80057a8:	2200      	movs	r2, #0
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fe fc16 	bl	8003fdc <xQueueReceive>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f47f af2a 	bne.w	800560c <prvProcessReceivedCommands+0x8>
	}
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	3730      	adds	r7, #48	; 0x30
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	20000c80 	.word	0x20000c80

080057c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b088      	sub	sp, #32
 80057cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057ce:	e048      	b.n	8005862 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057d0:	4b2d      	ldr	r3, [pc, #180]	; (8005888 <prvSwitchTimerLists+0xc0>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057da:	4b2b      	ldr	r3, [pc, #172]	; (8005888 <prvSwitchTimerLists+0xc0>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7fe f92f 	bl	8003a4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d02e      	beq.n	8005862 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4413      	add	r3, r2
 800580c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800580e:	68ba      	ldr	r2, [r7, #8]
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	429a      	cmp	r2, r3
 8005814:	d90e      	bls.n	8005834 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005822:	4b19      	ldr	r3, [pc, #100]	; (8005888 <prvSwitchTimerLists+0xc0>)
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	3304      	adds	r3, #4
 800582a:	4619      	mov	r1, r3
 800582c:	4610      	mov	r0, r2
 800582e:	f7fe f8d4 	bl	80039da <vListInsert>
 8005832:	e016      	b.n	8005862 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005834:	2300      	movs	r3, #0
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	2300      	movs	r3, #0
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	2100      	movs	r1, #0
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f7ff fd60 	bl	8005304 <xTimerGenericCommand>
 8005844:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	603b      	str	r3, [r7, #0]
}
 800585e:	bf00      	nop
 8005860:	e7fe      	b.n	8005860 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005862:	4b09      	ldr	r3, [pc, #36]	; (8005888 <prvSwitchTimerLists+0xc0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1b1      	bne.n	80057d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800586c:	4b06      	ldr	r3, [pc, #24]	; (8005888 <prvSwitchTimerLists+0xc0>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005872:	4b06      	ldr	r3, [pc, #24]	; (800588c <prvSwitchTimerLists+0xc4>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a04      	ldr	r2, [pc, #16]	; (8005888 <prvSwitchTimerLists+0xc0>)
 8005878:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800587a:	4a04      	ldr	r2, [pc, #16]	; (800588c <prvSwitchTimerLists+0xc4>)
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	6013      	str	r3, [r2, #0]
}
 8005880:	bf00      	nop
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000c78 	.word	0x20000c78
 800588c:	20000c7c 	.word	0x20000c7c

08005890 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005896:	f000 f965 	bl	8005b64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800589a:	4b15      	ldr	r3, [pc, #84]	; (80058f0 <prvCheckForValidListAndQueue+0x60>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d120      	bne.n	80058e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80058a2:	4814      	ldr	r0, [pc, #80]	; (80058f4 <prvCheckForValidListAndQueue+0x64>)
 80058a4:	f7fe f848 	bl	8003938 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80058a8:	4813      	ldr	r0, [pc, #76]	; (80058f8 <prvCheckForValidListAndQueue+0x68>)
 80058aa:	f7fe f845 	bl	8003938 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80058ae:	4b13      	ldr	r3, [pc, #76]	; (80058fc <prvCheckForValidListAndQueue+0x6c>)
 80058b0:	4a10      	ldr	r2, [pc, #64]	; (80058f4 <prvCheckForValidListAndQueue+0x64>)
 80058b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80058b4:	4b12      	ldr	r3, [pc, #72]	; (8005900 <prvCheckForValidListAndQueue+0x70>)
 80058b6:	4a10      	ldr	r2, [pc, #64]	; (80058f8 <prvCheckForValidListAndQueue+0x68>)
 80058b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80058ba:	2300      	movs	r3, #0
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	4b11      	ldr	r3, [pc, #68]	; (8005904 <prvCheckForValidListAndQueue+0x74>)
 80058c0:	4a11      	ldr	r2, [pc, #68]	; (8005908 <prvCheckForValidListAndQueue+0x78>)
 80058c2:	2110      	movs	r1, #16
 80058c4:	200a      	movs	r0, #10
 80058c6:	f7fe f953 	bl	8003b70 <xQueueGenericCreateStatic>
 80058ca:	4603      	mov	r3, r0
 80058cc:	4a08      	ldr	r2, [pc, #32]	; (80058f0 <prvCheckForValidListAndQueue+0x60>)
 80058ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80058d0:	4b07      	ldr	r3, [pc, #28]	; (80058f0 <prvCheckForValidListAndQueue+0x60>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d005      	beq.n	80058e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80058d8:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <prvCheckForValidListAndQueue+0x60>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	490b      	ldr	r1, [pc, #44]	; (800590c <prvCheckForValidListAndQueue+0x7c>)
 80058de:	4618      	mov	r0, r3
 80058e0:	f7fe fd6c 	bl	80043bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058e4:	f000 f96e 	bl	8005bc4 <vPortExitCritical>
}
 80058e8:	bf00      	nop
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	20000c80 	.word	0x20000c80
 80058f4:	20000c50 	.word	0x20000c50
 80058f8:	20000c64 	.word	0x20000c64
 80058fc:	20000c78 	.word	0x20000c78
 8005900:	20000c7c 	.word	0x20000c7c
 8005904:	20000d2c 	.word	0x20000d2c
 8005908:	20000c8c 	.word	0x20000c8c
 800590c:	08006bcc 	.word	0x08006bcc

08005910 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	3b04      	subs	r3, #4
 8005920:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005928:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3b04      	subs	r3, #4
 800592e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f023 0201 	bic.w	r2, r3, #1
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	3b04      	subs	r3, #4
 800593e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005940:	4a0c      	ldr	r2, [pc, #48]	; (8005974 <pxPortInitialiseStack+0x64>)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3b14      	subs	r3, #20
 800594a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3b04      	subs	r3, #4
 8005956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f06f 0202 	mvn.w	r2, #2
 800595e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	3b20      	subs	r3, #32
 8005964:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005966:	68fb      	ldr	r3, [r7, #12]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	08005979 	.word	0x08005979

08005978 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800597e:	2300      	movs	r3, #0
 8005980:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005982:	4b12      	ldr	r3, [pc, #72]	; (80059cc <prvTaskExitError+0x54>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800598a:	d00a      	beq.n	80059a2 <prvTaskExitError+0x2a>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	60fb      	str	r3, [r7, #12]
}
 800599e:	bf00      	nop
 80059a0:	e7fe      	b.n	80059a0 <prvTaskExitError+0x28>
	__asm volatile
 80059a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a6:	f383 8811 	msr	BASEPRI, r3
 80059aa:	f3bf 8f6f 	isb	sy
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	60bb      	str	r3, [r7, #8]
}
 80059b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059b6:	bf00      	nop
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0fc      	beq.n	80059b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80059be:	bf00      	nop
 80059c0:	bf00      	nop
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	2000000c 	.word	0x2000000c

080059d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059d0:	4b07      	ldr	r3, [pc, #28]	; (80059f0 <pxCurrentTCBConst2>)
 80059d2:	6819      	ldr	r1, [r3, #0]
 80059d4:	6808      	ldr	r0, [r1, #0]
 80059d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059da:	f380 8809 	msr	PSP, r0
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	f04f 0000 	mov.w	r0, #0
 80059e6:	f380 8811 	msr	BASEPRI, r0
 80059ea:	4770      	bx	lr
 80059ec:	f3af 8000 	nop.w

080059f0 <pxCurrentTCBConst2>:
 80059f0:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80059f4:	bf00      	nop
 80059f6:	bf00      	nop

080059f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80059f8:	4808      	ldr	r0, [pc, #32]	; (8005a1c <prvPortStartFirstTask+0x24>)
 80059fa:	6800      	ldr	r0, [r0, #0]
 80059fc:	6800      	ldr	r0, [r0, #0]
 80059fe:	f380 8808 	msr	MSP, r0
 8005a02:	f04f 0000 	mov.w	r0, #0
 8005a06:	f380 8814 	msr	CONTROL, r0
 8005a0a:	b662      	cpsie	i
 8005a0c:	b661      	cpsie	f
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	df00      	svc	0
 8005a18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a1a:	bf00      	nop
 8005a1c:	e000ed08 	.word	0xe000ed08

08005a20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a26:	4b46      	ldr	r3, [pc, #280]	; (8005b40 <xPortStartScheduler+0x120>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a46      	ldr	r2, [pc, #280]	; (8005b44 <xPortStartScheduler+0x124>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d10a      	bne.n	8005a46 <xPortStartScheduler+0x26>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	613b      	str	r3, [r7, #16]
}
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a46:	4b3e      	ldr	r3, [pc, #248]	; (8005b40 <xPortStartScheduler+0x120>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a3f      	ldr	r2, [pc, #252]	; (8005b48 <xPortStartScheduler+0x128>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d10a      	bne.n	8005a66 <xPortStartScheduler+0x46>
	__asm volatile
 8005a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a54:	f383 8811 	msr	BASEPRI, r3
 8005a58:	f3bf 8f6f 	isb	sy
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	60fb      	str	r3, [r7, #12]
}
 8005a62:	bf00      	nop
 8005a64:	e7fe      	b.n	8005a64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a66:	4b39      	ldr	r3, [pc, #228]	; (8005b4c <xPortStartScheduler+0x12c>)
 8005a68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	22ff      	movs	r2, #255	; 0xff
 8005a76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a80:	78fb      	ldrb	r3, [r7, #3]
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	4b31      	ldr	r3, [pc, #196]	; (8005b50 <xPortStartScheduler+0x130>)
 8005a8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a8e:	4b31      	ldr	r3, [pc, #196]	; (8005b54 <xPortStartScheduler+0x134>)
 8005a90:	2207      	movs	r2, #7
 8005a92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a94:	e009      	b.n	8005aaa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005a96:	4b2f      	ldr	r3, [pc, #188]	; (8005b54 <xPortStartScheduler+0x134>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	4a2d      	ldr	r2, [pc, #180]	; (8005b54 <xPortStartScheduler+0x134>)
 8005a9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005aa0:	78fb      	ldrb	r3, [r7, #3]
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005aaa:	78fb      	ldrb	r3, [r7, #3]
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ab2:	2b80      	cmp	r3, #128	; 0x80
 8005ab4:	d0ef      	beq.n	8005a96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005ab6:	4b27      	ldr	r3, [pc, #156]	; (8005b54 <xPortStartScheduler+0x134>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f1c3 0307 	rsb	r3, r3, #7
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d00a      	beq.n	8005ad8 <xPortStartScheduler+0xb8>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	60bb      	str	r3, [r7, #8]
}
 8005ad4:	bf00      	nop
 8005ad6:	e7fe      	b.n	8005ad6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005ad8:	4b1e      	ldr	r3, [pc, #120]	; (8005b54 <xPortStartScheduler+0x134>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	021b      	lsls	r3, r3, #8
 8005ade:	4a1d      	ldr	r2, [pc, #116]	; (8005b54 <xPortStartScheduler+0x134>)
 8005ae0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ae2:	4b1c      	ldr	r3, [pc, #112]	; (8005b54 <xPortStartScheduler+0x134>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005aea:	4a1a      	ldr	r2, [pc, #104]	; (8005b54 <xPortStartScheduler+0x134>)
 8005aec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005af6:	4b18      	ldr	r3, [pc, #96]	; (8005b58 <xPortStartScheduler+0x138>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a17      	ldr	r2, [pc, #92]	; (8005b58 <xPortStartScheduler+0x138>)
 8005afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b02:	4b15      	ldr	r3, [pc, #84]	; (8005b58 <xPortStartScheduler+0x138>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a14      	ldr	r2, [pc, #80]	; (8005b58 <xPortStartScheduler+0x138>)
 8005b08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005b0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b0e:	f000 f8dd 	bl	8005ccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b12:	4b12      	ldr	r3, [pc, #72]	; (8005b5c <xPortStartScheduler+0x13c>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b18:	f000 f8fc 	bl	8005d14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b1c:	4b10      	ldr	r3, [pc, #64]	; (8005b60 <xPortStartScheduler+0x140>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a0f      	ldr	r2, [pc, #60]	; (8005b60 <xPortStartScheduler+0x140>)
 8005b22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005b26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b28:	f7ff ff66 	bl	80059f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b2c:	f7ff f856 	bl	8004bdc <vTaskSwitchContext>
	prvTaskExitError();
 8005b30:	f7ff ff22 	bl	8005978 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	e000ed00 	.word	0xe000ed00
 8005b44:	410fc271 	.word	0x410fc271
 8005b48:	410fc270 	.word	0x410fc270
 8005b4c:	e000e400 	.word	0xe000e400
 8005b50:	20000d7c 	.word	0x20000d7c
 8005b54:	20000d80 	.word	0x20000d80
 8005b58:	e000ed20 	.word	0xe000ed20
 8005b5c:	2000000c 	.word	0x2000000c
 8005b60:	e000ef34 	.word	0xe000ef34

08005b64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
	__asm volatile
 8005b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	607b      	str	r3, [r7, #4]
}
 8005b7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005b7e:	4b0f      	ldr	r3, [pc, #60]	; (8005bbc <vPortEnterCritical+0x58>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3301      	adds	r3, #1
 8005b84:	4a0d      	ldr	r2, [pc, #52]	; (8005bbc <vPortEnterCritical+0x58>)
 8005b86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b88:	4b0c      	ldr	r3, [pc, #48]	; (8005bbc <vPortEnterCritical+0x58>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d10f      	bne.n	8005bb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b90:	4b0b      	ldr	r3, [pc, #44]	; (8005bc0 <vPortEnterCritical+0x5c>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <vPortEnterCritical+0x4c>
	__asm volatile
 8005b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9e:	f383 8811 	msr	BASEPRI, r3
 8005ba2:	f3bf 8f6f 	isb	sy
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	603b      	str	r3, [r7, #0]
}
 8005bac:	bf00      	nop
 8005bae:	e7fe      	b.n	8005bae <vPortEnterCritical+0x4a>
	}
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	2000000c 	.word	0x2000000c
 8005bc0:	e000ed04 	.word	0xe000ed04

08005bc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005bca:	4b12      	ldr	r3, [pc, #72]	; (8005c14 <vPortExitCritical+0x50>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10a      	bne.n	8005be8 <vPortExitCritical+0x24>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	607b      	str	r3, [r7, #4]
}
 8005be4:	bf00      	nop
 8005be6:	e7fe      	b.n	8005be6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005be8:	4b0a      	ldr	r3, [pc, #40]	; (8005c14 <vPortExitCritical+0x50>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3b01      	subs	r3, #1
 8005bee:	4a09      	ldr	r2, [pc, #36]	; (8005c14 <vPortExitCritical+0x50>)
 8005bf0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005bf2:	4b08      	ldr	r3, [pc, #32]	; (8005c14 <vPortExitCritical+0x50>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d105      	bne.n	8005c06 <vPortExitCritical+0x42>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	f383 8811 	msr	BASEPRI, r3
}
 8005c04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	2000000c 	.word	0x2000000c
	...

08005c20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c20:	f3ef 8009 	mrs	r0, PSP
 8005c24:	f3bf 8f6f 	isb	sy
 8005c28:	4b15      	ldr	r3, [pc, #84]	; (8005c80 <pxCurrentTCBConst>)
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	f01e 0f10 	tst.w	lr, #16
 8005c30:	bf08      	it	eq
 8005c32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c3a:	6010      	str	r0, [r2, #0]
 8005c3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c44:	f380 8811 	msr	BASEPRI, r0
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f7fe ffc4 	bl	8004bdc <vTaskSwitchContext>
 8005c54:	f04f 0000 	mov.w	r0, #0
 8005c58:	f380 8811 	msr	BASEPRI, r0
 8005c5c:	bc09      	pop	{r0, r3}
 8005c5e:	6819      	ldr	r1, [r3, #0]
 8005c60:	6808      	ldr	r0, [r1, #0]
 8005c62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c66:	f01e 0f10 	tst.w	lr, #16
 8005c6a:	bf08      	it	eq
 8005c6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c70:	f380 8809 	msr	PSP, r0
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	f3af 8000 	nop.w

08005c80 <pxCurrentTCBConst>:
 8005c80:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop

08005c88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	607b      	str	r3, [r7, #4]
}
 8005ca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ca2:	f7fe fee1 	bl	8004a68 <xTaskIncrementTick>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cac:	4b06      	ldr	r3, [pc, #24]	; (8005cc8 <xPortSysTickHandler+0x40>)
 8005cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cb2:	601a      	str	r2, [r3, #0]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	f383 8811 	msr	BASEPRI, r3
}
 8005cbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005cc0:	bf00      	nop
 8005cc2:	3708      	adds	r7, #8
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	e000ed04 	.word	0xe000ed04

08005ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005cd0:	4b0b      	ldr	r3, [pc, #44]	; (8005d00 <vPortSetupTimerInterrupt+0x34>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005cd6:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <vPortSetupTimerInterrupt+0x38>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cdc:	4b0a      	ldr	r3, [pc, #40]	; (8005d08 <vPortSetupTimerInterrupt+0x3c>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a0a      	ldr	r2, [pc, #40]	; (8005d0c <vPortSetupTimerInterrupt+0x40>)
 8005ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce6:	099b      	lsrs	r3, r3, #6
 8005ce8:	4a09      	ldr	r2, [pc, #36]	; (8005d10 <vPortSetupTimerInterrupt+0x44>)
 8005cea:	3b01      	subs	r3, #1
 8005cec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005cee:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <vPortSetupTimerInterrupt+0x34>)
 8005cf0:	2207      	movs	r2, #7
 8005cf2:	601a      	str	r2, [r3, #0]
}
 8005cf4:	bf00      	nop
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	e000e010 	.word	0xe000e010
 8005d04:	e000e018 	.word	0xe000e018
 8005d08:	20000000 	.word	0x20000000
 8005d0c:	10624dd3 	.word	0x10624dd3
 8005d10:	e000e014 	.word	0xe000e014

08005d14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005d24 <vPortEnableVFP+0x10>
 8005d18:	6801      	ldr	r1, [r0, #0]
 8005d1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005d1e:	6001      	str	r1, [r0, #0]
 8005d20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d22:	bf00      	nop
 8005d24:	e000ed88 	.word	0xe000ed88

08005d28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d2e:	f3ef 8305 	mrs	r3, IPSR
 8005d32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	d914      	bls.n	8005d64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d3a:	4a17      	ldr	r2, [pc, #92]	; (8005d98 <vPortValidateInterruptPriority+0x70>)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4413      	add	r3, r2
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d44:	4b15      	ldr	r3, [pc, #84]	; (8005d9c <vPortValidateInterruptPriority+0x74>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	7afa      	ldrb	r2, [r7, #11]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d20a      	bcs.n	8005d64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d52:	f383 8811 	msr	BASEPRI, r3
 8005d56:	f3bf 8f6f 	isb	sy
 8005d5a:	f3bf 8f4f 	dsb	sy
 8005d5e:	607b      	str	r3, [r7, #4]
}
 8005d60:	bf00      	nop
 8005d62:	e7fe      	b.n	8005d62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d64:	4b0e      	ldr	r3, [pc, #56]	; (8005da0 <vPortValidateInterruptPriority+0x78>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d6c:	4b0d      	ldr	r3, [pc, #52]	; (8005da4 <vPortValidateInterruptPriority+0x7c>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d90a      	bls.n	8005d8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	603b      	str	r3, [r7, #0]
}
 8005d86:	bf00      	nop
 8005d88:	e7fe      	b.n	8005d88 <vPortValidateInterruptPriority+0x60>
	}
 8005d8a:	bf00      	nop
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	e000e3f0 	.word	0xe000e3f0
 8005d9c:	20000d7c 	.word	0x20000d7c
 8005da0:	e000ed0c 	.word	0xe000ed0c
 8005da4:	20000d80 	.word	0x20000d80

08005da8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	; 0x28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005db0:	2300      	movs	r3, #0
 8005db2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005db4:	f7fe fd9c 	bl	80048f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005db8:	4b5b      	ldr	r3, [pc, #364]	; (8005f28 <pvPortMalloc+0x180>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005dc0:	f000 f920 	bl	8006004 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005dc4:	4b59      	ldr	r3, [pc, #356]	; (8005f2c <pvPortMalloc+0x184>)
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f040 8093 	bne.w	8005ef8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01d      	beq.n	8005e14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005dd8:	2208      	movs	r2, #8
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4413      	add	r3, r2
 8005dde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d014      	beq.n	8005e14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f023 0307 	bic.w	r3, r3, #7
 8005df0:	3308      	adds	r3, #8
 8005df2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f003 0307 	and.w	r3, r3, #7
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00a      	beq.n	8005e14 <pvPortMalloc+0x6c>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	617b      	str	r3, [r7, #20]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d06e      	beq.n	8005ef8 <pvPortMalloc+0x150>
 8005e1a:	4b45      	ldr	r3, [pc, #276]	; (8005f30 <pvPortMalloc+0x188>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d869      	bhi.n	8005ef8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e24:	4b43      	ldr	r3, [pc, #268]	; (8005f34 <pvPortMalloc+0x18c>)
 8005e26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e28:	4b42      	ldr	r3, [pc, #264]	; (8005f34 <pvPortMalloc+0x18c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e2e:	e004      	b.n	8005e3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d903      	bls.n	8005e4c <pvPortMalloc+0xa4>
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1f1      	bne.n	8005e30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e4c:	4b36      	ldr	r3, [pc, #216]	; (8005f28 <pvPortMalloc+0x180>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d050      	beq.n	8005ef8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	4413      	add	r3, r2
 8005e5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	1ad2      	subs	r2, r2, r3
 8005e70:	2308      	movs	r3, #8
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d91f      	bls.n	8005eb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00a      	beq.n	8005ea0 <pvPortMalloc+0xf8>
	__asm volatile
 8005e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e8e:	f383 8811 	msr	BASEPRI, r3
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	613b      	str	r3, [r7, #16]
}
 8005e9c:	bf00      	nop
 8005e9e:	e7fe      	b.n	8005e9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	1ad2      	subs	r2, r2, r3
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005eb2:	69b8      	ldr	r0, [r7, #24]
 8005eb4:	f000 f908 	bl	80060c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005eb8:	4b1d      	ldr	r3, [pc, #116]	; (8005f30 <pvPortMalloc+0x188>)
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	4a1b      	ldr	r2, [pc, #108]	; (8005f30 <pvPortMalloc+0x188>)
 8005ec4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ec6:	4b1a      	ldr	r3, [pc, #104]	; (8005f30 <pvPortMalloc+0x188>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <pvPortMalloc+0x190>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d203      	bcs.n	8005eda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ed2:	4b17      	ldr	r3, [pc, #92]	; (8005f30 <pvPortMalloc+0x188>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a18      	ldr	r2, [pc, #96]	; (8005f38 <pvPortMalloc+0x190>)
 8005ed8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	4b13      	ldr	r3, [pc, #76]	; (8005f2c <pvPortMalloc+0x184>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eea:	2200      	movs	r2, #0
 8005eec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005eee:	4b13      	ldr	r3, [pc, #76]	; (8005f3c <pvPortMalloc+0x194>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	4a11      	ldr	r2, [pc, #68]	; (8005f3c <pvPortMalloc+0x194>)
 8005ef6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ef8:	f7fe fd08 	bl	800490c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00a      	beq.n	8005f1c <pvPortMalloc+0x174>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	60fb      	str	r3, [r7, #12]
}
 8005f18:	bf00      	nop
 8005f1a:	e7fe      	b.n	8005f1a <pvPortMalloc+0x172>
	return pvReturn;
 8005f1c:	69fb      	ldr	r3, [r7, #28]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3728      	adds	r7, #40	; 0x28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20001944 	.word	0x20001944
 8005f2c:	20001958 	.word	0x20001958
 8005f30:	20001948 	.word	0x20001948
 8005f34:	2000193c 	.word	0x2000193c
 8005f38:	2000194c 	.word	0x2000194c
 8005f3c:	20001950 	.word	0x20001950

08005f40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d04d      	beq.n	8005fee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f52:	2308      	movs	r3, #8
 8005f54:	425b      	negs	r3, r3
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	4413      	add	r3, r2
 8005f5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	4b24      	ldr	r3, [pc, #144]	; (8005ff8 <vPortFree+0xb8>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10a      	bne.n	8005f84 <vPortFree+0x44>
	__asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	60fb      	str	r3, [r7, #12]
}
 8005f80:	bf00      	nop
 8005f82:	e7fe      	b.n	8005f82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <vPortFree+0x62>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	60bb      	str	r3, [r7, #8]
}
 8005f9e:	bf00      	nop
 8005fa0:	e7fe      	b.n	8005fa0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	4b14      	ldr	r3, [pc, #80]	; (8005ff8 <vPortFree+0xb8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4013      	ands	r3, r2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d01e      	beq.n	8005fee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d11a      	bne.n	8005fee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	4b0e      	ldr	r3, [pc, #56]	; (8005ff8 <vPortFree+0xb8>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	401a      	ands	r2, r3
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fc8:	f7fe fc92 	bl	80048f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <vPortFree+0xbc>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	4a09      	ldr	r2, [pc, #36]	; (8005ffc <vPortFree+0xbc>)
 8005fd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fda:	6938      	ldr	r0, [r7, #16]
 8005fdc:	f000 f874 	bl	80060c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005fe0:	4b07      	ldr	r3, [pc, #28]	; (8006000 <vPortFree+0xc0>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	4a06      	ldr	r2, [pc, #24]	; (8006000 <vPortFree+0xc0>)
 8005fe8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fea:	f7fe fc8f 	bl	800490c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fee:	bf00      	nop
 8005ff0:	3718      	adds	r7, #24
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	20001958 	.word	0x20001958
 8005ffc:	20001948 	.word	0x20001948
 8006000:	20001954 	.word	0x20001954

08006004 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006004:	b480      	push	{r7}
 8006006:	b085      	sub	sp, #20
 8006008:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800600a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800600e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006010:	4b27      	ldr	r3, [pc, #156]	; (80060b0 <prvHeapInit+0xac>)
 8006012:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f003 0307 	and.w	r3, r3, #7
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00c      	beq.n	8006038 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	3307      	adds	r3, #7
 8006022:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f023 0307 	bic.w	r3, r3, #7
 800602a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800602c:	68ba      	ldr	r2, [r7, #8]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	4a1f      	ldr	r2, [pc, #124]	; (80060b0 <prvHeapInit+0xac>)
 8006034:	4413      	add	r3, r2
 8006036:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800603c:	4a1d      	ldr	r2, [pc, #116]	; (80060b4 <prvHeapInit+0xb0>)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006042:	4b1c      	ldr	r3, [pc, #112]	; (80060b4 <prvHeapInit+0xb0>)
 8006044:	2200      	movs	r2, #0
 8006046:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	4413      	add	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006050:	2208      	movs	r2, #8
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0307 	bic.w	r3, r3, #7
 800605e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4a15      	ldr	r2, [pc, #84]	; (80060b8 <prvHeapInit+0xb4>)
 8006064:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006066:	4b14      	ldr	r3, [pc, #80]	; (80060b8 <prvHeapInit+0xb4>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800606e:	4b12      	ldr	r3, [pc, #72]	; (80060b8 <prvHeapInit+0xb4>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	1ad2      	subs	r2, r2, r3
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006084:	4b0c      	ldr	r3, [pc, #48]	; (80060b8 <prvHeapInit+0xb4>)
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	4a0a      	ldr	r2, [pc, #40]	; (80060bc <prvHeapInit+0xb8>)
 8006092:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	4a09      	ldr	r2, [pc, #36]	; (80060c0 <prvHeapInit+0xbc>)
 800609a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800609c:	4b09      	ldr	r3, [pc, #36]	; (80060c4 <prvHeapInit+0xc0>)
 800609e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80060a2:	601a      	str	r2, [r3, #0]
}
 80060a4:	bf00      	nop
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr
 80060b0:	20000d84 	.word	0x20000d84
 80060b4:	2000193c 	.word	0x2000193c
 80060b8:	20001944 	.word	0x20001944
 80060bc:	2000194c 	.word	0x2000194c
 80060c0:	20001948 	.word	0x20001948
 80060c4:	20001958 	.word	0x20001958

080060c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060d0:	4b28      	ldr	r3, [pc, #160]	; (8006174 <prvInsertBlockIntoFreeList+0xac>)
 80060d2:	60fb      	str	r3, [r7, #12]
 80060d4:	e002      	b.n	80060dc <prvInsertBlockIntoFreeList+0x14>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d8f7      	bhi.n	80060d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	4413      	add	r3, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d108      	bne.n	800610a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	441a      	add	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	441a      	add	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	429a      	cmp	r2, r3
 800611c:	d118      	bne.n	8006150 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	4b15      	ldr	r3, [pc, #84]	; (8006178 <prvInsertBlockIntoFreeList+0xb0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	429a      	cmp	r2, r3
 8006128:	d00d      	beq.n	8006146 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	441a      	add	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	e008      	b.n	8006158 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006146:	4b0c      	ldr	r3, [pc, #48]	; (8006178 <prvInsertBlockIntoFreeList+0xb0>)
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	e003      	b.n	8006158 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	429a      	cmp	r2, r3
 800615e:	d002      	beq.n	8006166 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006166:	bf00      	nop
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	2000193c 	.word	0x2000193c
 8006178:	20001944 	.word	0x20001944

0800617c <__errno>:
 800617c:	4b01      	ldr	r3, [pc, #4]	; (8006184 <__errno+0x8>)
 800617e:	6818      	ldr	r0, [r3, #0]
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	20000010 	.word	0x20000010

08006188 <__libc_init_array>:
 8006188:	b570      	push	{r4, r5, r6, lr}
 800618a:	4d0d      	ldr	r5, [pc, #52]	; (80061c0 <__libc_init_array+0x38>)
 800618c:	4c0d      	ldr	r4, [pc, #52]	; (80061c4 <__libc_init_array+0x3c>)
 800618e:	1b64      	subs	r4, r4, r5
 8006190:	10a4      	asrs	r4, r4, #2
 8006192:	2600      	movs	r6, #0
 8006194:	42a6      	cmp	r6, r4
 8006196:	d109      	bne.n	80061ac <__libc_init_array+0x24>
 8006198:	4d0b      	ldr	r5, [pc, #44]	; (80061c8 <__libc_init_array+0x40>)
 800619a:	4c0c      	ldr	r4, [pc, #48]	; (80061cc <__libc_init_array+0x44>)
 800619c:	f000 fcf4 	bl	8006b88 <_init>
 80061a0:	1b64      	subs	r4, r4, r5
 80061a2:	10a4      	asrs	r4, r4, #2
 80061a4:	2600      	movs	r6, #0
 80061a6:	42a6      	cmp	r6, r4
 80061a8:	d105      	bne.n	80061b6 <__libc_init_array+0x2e>
 80061aa:	bd70      	pop	{r4, r5, r6, pc}
 80061ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b0:	4798      	blx	r3
 80061b2:	3601      	adds	r6, #1
 80061b4:	e7ee      	b.n	8006194 <__libc_init_array+0xc>
 80061b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80061ba:	4798      	blx	r3
 80061bc:	3601      	adds	r6, #1
 80061be:	e7f2      	b.n	80061a6 <__libc_init_array+0x1e>
 80061c0:	08006cac 	.word	0x08006cac
 80061c4:	08006cac 	.word	0x08006cac
 80061c8:	08006cac 	.word	0x08006cac
 80061cc:	08006cb0 	.word	0x08006cb0

080061d0 <memcpy>:
 80061d0:	440a      	add	r2, r1
 80061d2:	4291      	cmp	r1, r2
 80061d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80061d8:	d100      	bne.n	80061dc <memcpy+0xc>
 80061da:	4770      	bx	lr
 80061dc:	b510      	push	{r4, lr}
 80061de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061e6:	4291      	cmp	r1, r2
 80061e8:	d1f9      	bne.n	80061de <memcpy+0xe>
 80061ea:	bd10      	pop	{r4, pc}

080061ec <memset>:
 80061ec:	4402      	add	r2, r0
 80061ee:	4603      	mov	r3, r0
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d100      	bne.n	80061f6 <memset+0xa>
 80061f4:	4770      	bx	lr
 80061f6:	f803 1b01 	strb.w	r1, [r3], #1
 80061fa:	e7f9      	b.n	80061f0 <memset+0x4>

080061fc <_puts_r>:
 80061fc:	b570      	push	{r4, r5, r6, lr}
 80061fe:	460e      	mov	r6, r1
 8006200:	4605      	mov	r5, r0
 8006202:	b118      	cbz	r0, 800620c <_puts_r+0x10>
 8006204:	6983      	ldr	r3, [r0, #24]
 8006206:	b90b      	cbnz	r3, 800620c <_puts_r+0x10>
 8006208:	f000 fa48 	bl	800669c <__sinit>
 800620c:	69ab      	ldr	r3, [r5, #24]
 800620e:	68ac      	ldr	r4, [r5, #8]
 8006210:	b913      	cbnz	r3, 8006218 <_puts_r+0x1c>
 8006212:	4628      	mov	r0, r5
 8006214:	f000 fa42 	bl	800669c <__sinit>
 8006218:	4b2c      	ldr	r3, [pc, #176]	; (80062cc <_puts_r+0xd0>)
 800621a:	429c      	cmp	r4, r3
 800621c:	d120      	bne.n	8006260 <_puts_r+0x64>
 800621e:	686c      	ldr	r4, [r5, #4]
 8006220:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006222:	07db      	lsls	r3, r3, #31
 8006224:	d405      	bmi.n	8006232 <_puts_r+0x36>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	0598      	lsls	r0, r3, #22
 800622a:	d402      	bmi.n	8006232 <_puts_r+0x36>
 800622c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800622e:	f000 fad3 	bl	80067d8 <__retarget_lock_acquire_recursive>
 8006232:	89a3      	ldrh	r3, [r4, #12]
 8006234:	0719      	lsls	r1, r3, #28
 8006236:	d51d      	bpl.n	8006274 <_puts_r+0x78>
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	b1db      	cbz	r3, 8006274 <_puts_r+0x78>
 800623c:	3e01      	subs	r6, #1
 800623e:	68a3      	ldr	r3, [r4, #8]
 8006240:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006244:	3b01      	subs	r3, #1
 8006246:	60a3      	str	r3, [r4, #8]
 8006248:	bb39      	cbnz	r1, 800629a <_puts_r+0x9e>
 800624a:	2b00      	cmp	r3, #0
 800624c:	da38      	bge.n	80062c0 <_puts_r+0xc4>
 800624e:	4622      	mov	r2, r4
 8006250:	210a      	movs	r1, #10
 8006252:	4628      	mov	r0, r5
 8006254:	f000 f848 	bl	80062e8 <__swbuf_r>
 8006258:	3001      	adds	r0, #1
 800625a:	d011      	beq.n	8006280 <_puts_r+0x84>
 800625c:	250a      	movs	r5, #10
 800625e:	e011      	b.n	8006284 <_puts_r+0x88>
 8006260:	4b1b      	ldr	r3, [pc, #108]	; (80062d0 <_puts_r+0xd4>)
 8006262:	429c      	cmp	r4, r3
 8006264:	d101      	bne.n	800626a <_puts_r+0x6e>
 8006266:	68ac      	ldr	r4, [r5, #8]
 8006268:	e7da      	b.n	8006220 <_puts_r+0x24>
 800626a:	4b1a      	ldr	r3, [pc, #104]	; (80062d4 <_puts_r+0xd8>)
 800626c:	429c      	cmp	r4, r3
 800626e:	bf08      	it	eq
 8006270:	68ec      	ldreq	r4, [r5, #12]
 8006272:	e7d5      	b.n	8006220 <_puts_r+0x24>
 8006274:	4621      	mov	r1, r4
 8006276:	4628      	mov	r0, r5
 8006278:	f000 f888 	bl	800638c <__swsetup_r>
 800627c:	2800      	cmp	r0, #0
 800627e:	d0dd      	beq.n	800623c <_puts_r+0x40>
 8006280:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006284:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006286:	07da      	lsls	r2, r3, #31
 8006288:	d405      	bmi.n	8006296 <_puts_r+0x9a>
 800628a:	89a3      	ldrh	r3, [r4, #12]
 800628c:	059b      	lsls	r3, r3, #22
 800628e:	d402      	bmi.n	8006296 <_puts_r+0x9a>
 8006290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006292:	f000 faa2 	bl	80067da <__retarget_lock_release_recursive>
 8006296:	4628      	mov	r0, r5
 8006298:	bd70      	pop	{r4, r5, r6, pc}
 800629a:	2b00      	cmp	r3, #0
 800629c:	da04      	bge.n	80062a8 <_puts_r+0xac>
 800629e:	69a2      	ldr	r2, [r4, #24]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	dc06      	bgt.n	80062b2 <_puts_r+0xb6>
 80062a4:	290a      	cmp	r1, #10
 80062a6:	d004      	beq.n	80062b2 <_puts_r+0xb6>
 80062a8:	6823      	ldr	r3, [r4, #0]
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	6022      	str	r2, [r4, #0]
 80062ae:	7019      	strb	r1, [r3, #0]
 80062b0:	e7c5      	b.n	800623e <_puts_r+0x42>
 80062b2:	4622      	mov	r2, r4
 80062b4:	4628      	mov	r0, r5
 80062b6:	f000 f817 	bl	80062e8 <__swbuf_r>
 80062ba:	3001      	adds	r0, #1
 80062bc:	d1bf      	bne.n	800623e <_puts_r+0x42>
 80062be:	e7df      	b.n	8006280 <_puts_r+0x84>
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	250a      	movs	r5, #10
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	6022      	str	r2, [r4, #0]
 80062c8:	701d      	strb	r5, [r3, #0]
 80062ca:	e7db      	b.n	8006284 <_puts_r+0x88>
 80062cc:	08006c64 	.word	0x08006c64
 80062d0:	08006c84 	.word	0x08006c84
 80062d4:	08006c44 	.word	0x08006c44

080062d8 <puts>:
 80062d8:	4b02      	ldr	r3, [pc, #8]	; (80062e4 <puts+0xc>)
 80062da:	4601      	mov	r1, r0
 80062dc:	6818      	ldr	r0, [r3, #0]
 80062de:	f7ff bf8d 	b.w	80061fc <_puts_r>
 80062e2:	bf00      	nop
 80062e4:	20000010 	.word	0x20000010

080062e8 <__swbuf_r>:
 80062e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ea:	460e      	mov	r6, r1
 80062ec:	4614      	mov	r4, r2
 80062ee:	4605      	mov	r5, r0
 80062f0:	b118      	cbz	r0, 80062fa <__swbuf_r+0x12>
 80062f2:	6983      	ldr	r3, [r0, #24]
 80062f4:	b90b      	cbnz	r3, 80062fa <__swbuf_r+0x12>
 80062f6:	f000 f9d1 	bl	800669c <__sinit>
 80062fa:	4b21      	ldr	r3, [pc, #132]	; (8006380 <__swbuf_r+0x98>)
 80062fc:	429c      	cmp	r4, r3
 80062fe:	d12b      	bne.n	8006358 <__swbuf_r+0x70>
 8006300:	686c      	ldr	r4, [r5, #4]
 8006302:	69a3      	ldr	r3, [r4, #24]
 8006304:	60a3      	str	r3, [r4, #8]
 8006306:	89a3      	ldrh	r3, [r4, #12]
 8006308:	071a      	lsls	r2, r3, #28
 800630a:	d52f      	bpl.n	800636c <__swbuf_r+0x84>
 800630c:	6923      	ldr	r3, [r4, #16]
 800630e:	b36b      	cbz	r3, 800636c <__swbuf_r+0x84>
 8006310:	6923      	ldr	r3, [r4, #16]
 8006312:	6820      	ldr	r0, [r4, #0]
 8006314:	1ac0      	subs	r0, r0, r3
 8006316:	6963      	ldr	r3, [r4, #20]
 8006318:	b2f6      	uxtb	r6, r6
 800631a:	4283      	cmp	r3, r0
 800631c:	4637      	mov	r7, r6
 800631e:	dc04      	bgt.n	800632a <__swbuf_r+0x42>
 8006320:	4621      	mov	r1, r4
 8006322:	4628      	mov	r0, r5
 8006324:	f000 f926 	bl	8006574 <_fflush_r>
 8006328:	bb30      	cbnz	r0, 8006378 <__swbuf_r+0x90>
 800632a:	68a3      	ldr	r3, [r4, #8]
 800632c:	3b01      	subs	r3, #1
 800632e:	60a3      	str	r3, [r4, #8]
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	6022      	str	r2, [r4, #0]
 8006336:	701e      	strb	r6, [r3, #0]
 8006338:	6963      	ldr	r3, [r4, #20]
 800633a:	3001      	adds	r0, #1
 800633c:	4283      	cmp	r3, r0
 800633e:	d004      	beq.n	800634a <__swbuf_r+0x62>
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	07db      	lsls	r3, r3, #31
 8006344:	d506      	bpl.n	8006354 <__swbuf_r+0x6c>
 8006346:	2e0a      	cmp	r6, #10
 8006348:	d104      	bne.n	8006354 <__swbuf_r+0x6c>
 800634a:	4621      	mov	r1, r4
 800634c:	4628      	mov	r0, r5
 800634e:	f000 f911 	bl	8006574 <_fflush_r>
 8006352:	b988      	cbnz	r0, 8006378 <__swbuf_r+0x90>
 8006354:	4638      	mov	r0, r7
 8006356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006358:	4b0a      	ldr	r3, [pc, #40]	; (8006384 <__swbuf_r+0x9c>)
 800635a:	429c      	cmp	r4, r3
 800635c:	d101      	bne.n	8006362 <__swbuf_r+0x7a>
 800635e:	68ac      	ldr	r4, [r5, #8]
 8006360:	e7cf      	b.n	8006302 <__swbuf_r+0x1a>
 8006362:	4b09      	ldr	r3, [pc, #36]	; (8006388 <__swbuf_r+0xa0>)
 8006364:	429c      	cmp	r4, r3
 8006366:	bf08      	it	eq
 8006368:	68ec      	ldreq	r4, [r5, #12]
 800636a:	e7ca      	b.n	8006302 <__swbuf_r+0x1a>
 800636c:	4621      	mov	r1, r4
 800636e:	4628      	mov	r0, r5
 8006370:	f000 f80c 	bl	800638c <__swsetup_r>
 8006374:	2800      	cmp	r0, #0
 8006376:	d0cb      	beq.n	8006310 <__swbuf_r+0x28>
 8006378:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800637c:	e7ea      	b.n	8006354 <__swbuf_r+0x6c>
 800637e:	bf00      	nop
 8006380:	08006c64 	.word	0x08006c64
 8006384:	08006c84 	.word	0x08006c84
 8006388:	08006c44 	.word	0x08006c44

0800638c <__swsetup_r>:
 800638c:	4b32      	ldr	r3, [pc, #200]	; (8006458 <__swsetup_r+0xcc>)
 800638e:	b570      	push	{r4, r5, r6, lr}
 8006390:	681d      	ldr	r5, [r3, #0]
 8006392:	4606      	mov	r6, r0
 8006394:	460c      	mov	r4, r1
 8006396:	b125      	cbz	r5, 80063a2 <__swsetup_r+0x16>
 8006398:	69ab      	ldr	r3, [r5, #24]
 800639a:	b913      	cbnz	r3, 80063a2 <__swsetup_r+0x16>
 800639c:	4628      	mov	r0, r5
 800639e:	f000 f97d 	bl	800669c <__sinit>
 80063a2:	4b2e      	ldr	r3, [pc, #184]	; (800645c <__swsetup_r+0xd0>)
 80063a4:	429c      	cmp	r4, r3
 80063a6:	d10f      	bne.n	80063c8 <__swsetup_r+0x3c>
 80063a8:	686c      	ldr	r4, [r5, #4]
 80063aa:	89a3      	ldrh	r3, [r4, #12]
 80063ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80063b0:	0719      	lsls	r1, r3, #28
 80063b2:	d42c      	bmi.n	800640e <__swsetup_r+0x82>
 80063b4:	06dd      	lsls	r5, r3, #27
 80063b6:	d411      	bmi.n	80063dc <__swsetup_r+0x50>
 80063b8:	2309      	movs	r3, #9
 80063ba:	6033      	str	r3, [r6, #0]
 80063bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80063c0:	81a3      	strh	r3, [r4, #12]
 80063c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063c6:	e03e      	b.n	8006446 <__swsetup_r+0xba>
 80063c8:	4b25      	ldr	r3, [pc, #148]	; (8006460 <__swsetup_r+0xd4>)
 80063ca:	429c      	cmp	r4, r3
 80063cc:	d101      	bne.n	80063d2 <__swsetup_r+0x46>
 80063ce:	68ac      	ldr	r4, [r5, #8]
 80063d0:	e7eb      	b.n	80063aa <__swsetup_r+0x1e>
 80063d2:	4b24      	ldr	r3, [pc, #144]	; (8006464 <__swsetup_r+0xd8>)
 80063d4:	429c      	cmp	r4, r3
 80063d6:	bf08      	it	eq
 80063d8:	68ec      	ldreq	r4, [r5, #12]
 80063da:	e7e6      	b.n	80063aa <__swsetup_r+0x1e>
 80063dc:	0758      	lsls	r0, r3, #29
 80063de:	d512      	bpl.n	8006406 <__swsetup_r+0x7a>
 80063e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063e2:	b141      	cbz	r1, 80063f6 <__swsetup_r+0x6a>
 80063e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063e8:	4299      	cmp	r1, r3
 80063ea:	d002      	beq.n	80063f2 <__swsetup_r+0x66>
 80063ec:	4630      	mov	r0, r6
 80063ee:	f000 fa59 	bl	80068a4 <_free_r>
 80063f2:	2300      	movs	r3, #0
 80063f4:	6363      	str	r3, [r4, #52]	; 0x34
 80063f6:	89a3      	ldrh	r3, [r4, #12]
 80063f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80063fc:	81a3      	strh	r3, [r4, #12]
 80063fe:	2300      	movs	r3, #0
 8006400:	6063      	str	r3, [r4, #4]
 8006402:	6923      	ldr	r3, [r4, #16]
 8006404:	6023      	str	r3, [r4, #0]
 8006406:	89a3      	ldrh	r3, [r4, #12]
 8006408:	f043 0308 	orr.w	r3, r3, #8
 800640c:	81a3      	strh	r3, [r4, #12]
 800640e:	6923      	ldr	r3, [r4, #16]
 8006410:	b94b      	cbnz	r3, 8006426 <__swsetup_r+0x9a>
 8006412:	89a3      	ldrh	r3, [r4, #12]
 8006414:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800641c:	d003      	beq.n	8006426 <__swsetup_r+0x9a>
 800641e:	4621      	mov	r1, r4
 8006420:	4630      	mov	r0, r6
 8006422:	f000 f9ff 	bl	8006824 <__smakebuf_r>
 8006426:	89a0      	ldrh	r0, [r4, #12]
 8006428:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800642c:	f010 0301 	ands.w	r3, r0, #1
 8006430:	d00a      	beq.n	8006448 <__swsetup_r+0xbc>
 8006432:	2300      	movs	r3, #0
 8006434:	60a3      	str	r3, [r4, #8]
 8006436:	6963      	ldr	r3, [r4, #20]
 8006438:	425b      	negs	r3, r3
 800643a:	61a3      	str	r3, [r4, #24]
 800643c:	6923      	ldr	r3, [r4, #16]
 800643e:	b943      	cbnz	r3, 8006452 <__swsetup_r+0xc6>
 8006440:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006444:	d1ba      	bne.n	80063bc <__swsetup_r+0x30>
 8006446:	bd70      	pop	{r4, r5, r6, pc}
 8006448:	0781      	lsls	r1, r0, #30
 800644a:	bf58      	it	pl
 800644c:	6963      	ldrpl	r3, [r4, #20]
 800644e:	60a3      	str	r3, [r4, #8]
 8006450:	e7f4      	b.n	800643c <__swsetup_r+0xb0>
 8006452:	2000      	movs	r0, #0
 8006454:	e7f7      	b.n	8006446 <__swsetup_r+0xba>
 8006456:	bf00      	nop
 8006458:	20000010 	.word	0x20000010
 800645c:	08006c64 	.word	0x08006c64
 8006460:	08006c84 	.word	0x08006c84
 8006464:	08006c44 	.word	0x08006c44

08006468 <__sflush_r>:
 8006468:	898a      	ldrh	r2, [r1, #12]
 800646a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800646e:	4605      	mov	r5, r0
 8006470:	0710      	lsls	r0, r2, #28
 8006472:	460c      	mov	r4, r1
 8006474:	d458      	bmi.n	8006528 <__sflush_r+0xc0>
 8006476:	684b      	ldr	r3, [r1, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	dc05      	bgt.n	8006488 <__sflush_r+0x20>
 800647c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800647e:	2b00      	cmp	r3, #0
 8006480:	dc02      	bgt.n	8006488 <__sflush_r+0x20>
 8006482:	2000      	movs	r0, #0
 8006484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006488:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800648a:	2e00      	cmp	r6, #0
 800648c:	d0f9      	beq.n	8006482 <__sflush_r+0x1a>
 800648e:	2300      	movs	r3, #0
 8006490:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006494:	682f      	ldr	r7, [r5, #0]
 8006496:	602b      	str	r3, [r5, #0]
 8006498:	d032      	beq.n	8006500 <__sflush_r+0x98>
 800649a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	075a      	lsls	r2, r3, #29
 80064a0:	d505      	bpl.n	80064ae <__sflush_r+0x46>
 80064a2:	6863      	ldr	r3, [r4, #4]
 80064a4:	1ac0      	subs	r0, r0, r3
 80064a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064a8:	b10b      	cbz	r3, 80064ae <__sflush_r+0x46>
 80064aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80064ac:	1ac0      	subs	r0, r0, r3
 80064ae:	2300      	movs	r3, #0
 80064b0:	4602      	mov	r2, r0
 80064b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064b4:	6a21      	ldr	r1, [r4, #32]
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b0      	blx	r6
 80064ba:	1c43      	adds	r3, r0, #1
 80064bc:	89a3      	ldrh	r3, [r4, #12]
 80064be:	d106      	bne.n	80064ce <__sflush_r+0x66>
 80064c0:	6829      	ldr	r1, [r5, #0]
 80064c2:	291d      	cmp	r1, #29
 80064c4:	d82c      	bhi.n	8006520 <__sflush_r+0xb8>
 80064c6:	4a2a      	ldr	r2, [pc, #168]	; (8006570 <__sflush_r+0x108>)
 80064c8:	40ca      	lsrs	r2, r1
 80064ca:	07d6      	lsls	r6, r2, #31
 80064cc:	d528      	bpl.n	8006520 <__sflush_r+0xb8>
 80064ce:	2200      	movs	r2, #0
 80064d0:	6062      	str	r2, [r4, #4]
 80064d2:	04d9      	lsls	r1, r3, #19
 80064d4:	6922      	ldr	r2, [r4, #16]
 80064d6:	6022      	str	r2, [r4, #0]
 80064d8:	d504      	bpl.n	80064e4 <__sflush_r+0x7c>
 80064da:	1c42      	adds	r2, r0, #1
 80064dc:	d101      	bne.n	80064e2 <__sflush_r+0x7a>
 80064de:	682b      	ldr	r3, [r5, #0]
 80064e0:	b903      	cbnz	r3, 80064e4 <__sflush_r+0x7c>
 80064e2:	6560      	str	r0, [r4, #84]	; 0x54
 80064e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064e6:	602f      	str	r7, [r5, #0]
 80064e8:	2900      	cmp	r1, #0
 80064ea:	d0ca      	beq.n	8006482 <__sflush_r+0x1a>
 80064ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064f0:	4299      	cmp	r1, r3
 80064f2:	d002      	beq.n	80064fa <__sflush_r+0x92>
 80064f4:	4628      	mov	r0, r5
 80064f6:	f000 f9d5 	bl	80068a4 <_free_r>
 80064fa:	2000      	movs	r0, #0
 80064fc:	6360      	str	r0, [r4, #52]	; 0x34
 80064fe:	e7c1      	b.n	8006484 <__sflush_r+0x1c>
 8006500:	6a21      	ldr	r1, [r4, #32]
 8006502:	2301      	movs	r3, #1
 8006504:	4628      	mov	r0, r5
 8006506:	47b0      	blx	r6
 8006508:	1c41      	adds	r1, r0, #1
 800650a:	d1c7      	bne.n	800649c <__sflush_r+0x34>
 800650c:	682b      	ldr	r3, [r5, #0]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d0c4      	beq.n	800649c <__sflush_r+0x34>
 8006512:	2b1d      	cmp	r3, #29
 8006514:	d001      	beq.n	800651a <__sflush_r+0xb2>
 8006516:	2b16      	cmp	r3, #22
 8006518:	d101      	bne.n	800651e <__sflush_r+0xb6>
 800651a:	602f      	str	r7, [r5, #0]
 800651c:	e7b1      	b.n	8006482 <__sflush_r+0x1a>
 800651e:	89a3      	ldrh	r3, [r4, #12]
 8006520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006524:	81a3      	strh	r3, [r4, #12]
 8006526:	e7ad      	b.n	8006484 <__sflush_r+0x1c>
 8006528:	690f      	ldr	r7, [r1, #16]
 800652a:	2f00      	cmp	r7, #0
 800652c:	d0a9      	beq.n	8006482 <__sflush_r+0x1a>
 800652e:	0793      	lsls	r3, r2, #30
 8006530:	680e      	ldr	r6, [r1, #0]
 8006532:	bf08      	it	eq
 8006534:	694b      	ldreq	r3, [r1, #20]
 8006536:	600f      	str	r7, [r1, #0]
 8006538:	bf18      	it	ne
 800653a:	2300      	movne	r3, #0
 800653c:	eba6 0807 	sub.w	r8, r6, r7
 8006540:	608b      	str	r3, [r1, #8]
 8006542:	f1b8 0f00 	cmp.w	r8, #0
 8006546:	dd9c      	ble.n	8006482 <__sflush_r+0x1a>
 8006548:	6a21      	ldr	r1, [r4, #32]
 800654a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800654c:	4643      	mov	r3, r8
 800654e:	463a      	mov	r2, r7
 8006550:	4628      	mov	r0, r5
 8006552:	47b0      	blx	r6
 8006554:	2800      	cmp	r0, #0
 8006556:	dc06      	bgt.n	8006566 <__sflush_r+0xfe>
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800655e:	81a3      	strh	r3, [r4, #12]
 8006560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006564:	e78e      	b.n	8006484 <__sflush_r+0x1c>
 8006566:	4407      	add	r7, r0
 8006568:	eba8 0800 	sub.w	r8, r8, r0
 800656c:	e7e9      	b.n	8006542 <__sflush_r+0xda>
 800656e:	bf00      	nop
 8006570:	20400001 	.word	0x20400001

08006574 <_fflush_r>:
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	690b      	ldr	r3, [r1, #16]
 8006578:	4605      	mov	r5, r0
 800657a:	460c      	mov	r4, r1
 800657c:	b913      	cbnz	r3, 8006584 <_fflush_r+0x10>
 800657e:	2500      	movs	r5, #0
 8006580:	4628      	mov	r0, r5
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	b118      	cbz	r0, 800658e <_fflush_r+0x1a>
 8006586:	6983      	ldr	r3, [r0, #24]
 8006588:	b90b      	cbnz	r3, 800658e <_fflush_r+0x1a>
 800658a:	f000 f887 	bl	800669c <__sinit>
 800658e:	4b14      	ldr	r3, [pc, #80]	; (80065e0 <_fflush_r+0x6c>)
 8006590:	429c      	cmp	r4, r3
 8006592:	d11b      	bne.n	80065cc <_fflush_r+0x58>
 8006594:	686c      	ldr	r4, [r5, #4]
 8006596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0ef      	beq.n	800657e <_fflush_r+0xa>
 800659e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80065a0:	07d0      	lsls	r0, r2, #31
 80065a2:	d404      	bmi.n	80065ae <_fflush_r+0x3a>
 80065a4:	0599      	lsls	r1, r3, #22
 80065a6:	d402      	bmi.n	80065ae <_fflush_r+0x3a>
 80065a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065aa:	f000 f915 	bl	80067d8 <__retarget_lock_acquire_recursive>
 80065ae:	4628      	mov	r0, r5
 80065b0:	4621      	mov	r1, r4
 80065b2:	f7ff ff59 	bl	8006468 <__sflush_r>
 80065b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065b8:	07da      	lsls	r2, r3, #31
 80065ba:	4605      	mov	r5, r0
 80065bc:	d4e0      	bmi.n	8006580 <_fflush_r+0xc>
 80065be:	89a3      	ldrh	r3, [r4, #12]
 80065c0:	059b      	lsls	r3, r3, #22
 80065c2:	d4dd      	bmi.n	8006580 <_fflush_r+0xc>
 80065c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065c6:	f000 f908 	bl	80067da <__retarget_lock_release_recursive>
 80065ca:	e7d9      	b.n	8006580 <_fflush_r+0xc>
 80065cc:	4b05      	ldr	r3, [pc, #20]	; (80065e4 <_fflush_r+0x70>)
 80065ce:	429c      	cmp	r4, r3
 80065d0:	d101      	bne.n	80065d6 <_fflush_r+0x62>
 80065d2:	68ac      	ldr	r4, [r5, #8]
 80065d4:	e7df      	b.n	8006596 <_fflush_r+0x22>
 80065d6:	4b04      	ldr	r3, [pc, #16]	; (80065e8 <_fflush_r+0x74>)
 80065d8:	429c      	cmp	r4, r3
 80065da:	bf08      	it	eq
 80065dc:	68ec      	ldreq	r4, [r5, #12]
 80065de:	e7da      	b.n	8006596 <_fflush_r+0x22>
 80065e0:	08006c64 	.word	0x08006c64
 80065e4:	08006c84 	.word	0x08006c84
 80065e8:	08006c44 	.word	0x08006c44

080065ec <std>:
 80065ec:	2300      	movs	r3, #0
 80065ee:	b510      	push	{r4, lr}
 80065f0:	4604      	mov	r4, r0
 80065f2:	e9c0 3300 	strd	r3, r3, [r0]
 80065f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065fa:	6083      	str	r3, [r0, #8]
 80065fc:	8181      	strh	r1, [r0, #12]
 80065fe:	6643      	str	r3, [r0, #100]	; 0x64
 8006600:	81c2      	strh	r2, [r0, #14]
 8006602:	6183      	str	r3, [r0, #24]
 8006604:	4619      	mov	r1, r3
 8006606:	2208      	movs	r2, #8
 8006608:	305c      	adds	r0, #92	; 0x5c
 800660a:	f7ff fdef 	bl	80061ec <memset>
 800660e:	4b05      	ldr	r3, [pc, #20]	; (8006624 <std+0x38>)
 8006610:	6263      	str	r3, [r4, #36]	; 0x24
 8006612:	4b05      	ldr	r3, [pc, #20]	; (8006628 <std+0x3c>)
 8006614:	62a3      	str	r3, [r4, #40]	; 0x28
 8006616:	4b05      	ldr	r3, [pc, #20]	; (800662c <std+0x40>)
 8006618:	62e3      	str	r3, [r4, #44]	; 0x2c
 800661a:	4b05      	ldr	r3, [pc, #20]	; (8006630 <std+0x44>)
 800661c:	6224      	str	r4, [r4, #32]
 800661e:	6323      	str	r3, [r4, #48]	; 0x30
 8006620:	bd10      	pop	{r4, pc}
 8006622:	bf00      	nop
 8006624:	08006a19 	.word	0x08006a19
 8006628:	08006a3b 	.word	0x08006a3b
 800662c:	08006a73 	.word	0x08006a73
 8006630:	08006a97 	.word	0x08006a97

08006634 <_cleanup_r>:
 8006634:	4901      	ldr	r1, [pc, #4]	; (800663c <_cleanup_r+0x8>)
 8006636:	f000 b8af 	b.w	8006798 <_fwalk_reent>
 800663a:	bf00      	nop
 800663c:	08006575 	.word	0x08006575

08006640 <__sfmoreglue>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	1e4a      	subs	r2, r1, #1
 8006644:	2568      	movs	r5, #104	; 0x68
 8006646:	4355      	muls	r5, r2
 8006648:	460e      	mov	r6, r1
 800664a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800664e:	f000 f979 	bl	8006944 <_malloc_r>
 8006652:	4604      	mov	r4, r0
 8006654:	b140      	cbz	r0, 8006668 <__sfmoreglue+0x28>
 8006656:	2100      	movs	r1, #0
 8006658:	e9c0 1600 	strd	r1, r6, [r0]
 800665c:	300c      	adds	r0, #12
 800665e:	60a0      	str	r0, [r4, #8]
 8006660:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006664:	f7ff fdc2 	bl	80061ec <memset>
 8006668:	4620      	mov	r0, r4
 800666a:	bd70      	pop	{r4, r5, r6, pc}

0800666c <__sfp_lock_acquire>:
 800666c:	4801      	ldr	r0, [pc, #4]	; (8006674 <__sfp_lock_acquire+0x8>)
 800666e:	f000 b8b3 	b.w	80067d8 <__retarget_lock_acquire_recursive>
 8006672:	bf00      	nop
 8006674:	20001a84 	.word	0x20001a84

08006678 <__sfp_lock_release>:
 8006678:	4801      	ldr	r0, [pc, #4]	; (8006680 <__sfp_lock_release+0x8>)
 800667a:	f000 b8ae 	b.w	80067da <__retarget_lock_release_recursive>
 800667e:	bf00      	nop
 8006680:	20001a84 	.word	0x20001a84

08006684 <__sinit_lock_acquire>:
 8006684:	4801      	ldr	r0, [pc, #4]	; (800668c <__sinit_lock_acquire+0x8>)
 8006686:	f000 b8a7 	b.w	80067d8 <__retarget_lock_acquire_recursive>
 800668a:	bf00      	nop
 800668c:	20001a7f 	.word	0x20001a7f

08006690 <__sinit_lock_release>:
 8006690:	4801      	ldr	r0, [pc, #4]	; (8006698 <__sinit_lock_release+0x8>)
 8006692:	f000 b8a2 	b.w	80067da <__retarget_lock_release_recursive>
 8006696:	bf00      	nop
 8006698:	20001a7f 	.word	0x20001a7f

0800669c <__sinit>:
 800669c:	b510      	push	{r4, lr}
 800669e:	4604      	mov	r4, r0
 80066a0:	f7ff fff0 	bl	8006684 <__sinit_lock_acquire>
 80066a4:	69a3      	ldr	r3, [r4, #24]
 80066a6:	b11b      	cbz	r3, 80066b0 <__sinit+0x14>
 80066a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066ac:	f7ff bff0 	b.w	8006690 <__sinit_lock_release>
 80066b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80066b4:	6523      	str	r3, [r4, #80]	; 0x50
 80066b6:	4b13      	ldr	r3, [pc, #76]	; (8006704 <__sinit+0x68>)
 80066b8:	4a13      	ldr	r2, [pc, #76]	; (8006708 <__sinit+0x6c>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80066be:	42a3      	cmp	r3, r4
 80066c0:	bf04      	itt	eq
 80066c2:	2301      	moveq	r3, #1
 80066c4:	61a3      	streq	r3, [r4, #24]
 80066c6:	4620      	mov	r0, r4
 80066c8:	f000 f820 	bl	800670c <__sfp>
 80066cc:	6060      	str	r0, [r4, #4]
 80066ce:	4620      	mov	r0, r4
 80066d0:	f000 f81c 	bl	800670c <__sfp>
 80066d4:	60a0      	str	r0, [r4, #8]
 80066d6:	4620      	mov	r0, r4
 80066d8:	f000 f818 	bl	800670c <__sfp>
 80066dc:	2200      	movs	r2, #0
 80066de:	60e0      	str	r0, [r4, #12]
 80066e0:	2104      	movs	r1, #4
 80066e2:	6860      	ldr	r0, [r4, #4]
 80066e4:	f7ff ff82 	bl	80065ec <std>
 80066e8:	68a0      	ldr	r0, [r4, #8]
 80066ea:	2201      	movs	r2, #1
 80066ec:	2109      	movs	r1, #9
 80066ee:	f7ff ff7d 	bl	80065ec <std>
 80066f2:	68e0      	ldr	r0, [r4, #12]
 80066f4:	2202      	movs	r2, #2
 80066f6:	2112      	movs	r1, #18
 80066f8:	f7ff ff78 	bl	80065ec <std>
 80066fc:	2301      	movs	r3, #1
 80066fe:	61a3      	str	r3, [r4, #24]
 8006700:	e7d2      	b.n	80066a8 <__sinit+0xc>
 8006702:	bf00      	nop
 8006704:	08006c40 	.word	0x08006c40
 8006708:	08006635 	.word	0x08006635

0800670c <__sfp>:
 800670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670e:	4607      	mov	r7, r0
 8006710:	f7ff ffac 	bl	800666c <__sfp_lock_acquire>
 8006714:	4b1e      	ldr	r3, [pc, #120]	; (8006790 <__sfp+0x84>)
 8006716:	681e      	ldr	r6, [r3, #0]
 8006718:	69b3      	ldr	r3, [r6, #24]
 800671a:	b913      	cbnz	r3, 8006722 <__sfp+0x16>
 800671c:	4630      	mov	r0, r6
 800671e:	f7ff ffbd 	bl	800669c <__sinit>
 8006722:	3648      	adds	r6, #72	; 0x48
 8006724:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006728:	3b01      	subs	r3, #1
 800672a:	d503      	bpl.n	8006734 <__sfp+0x28>
 800672c:	6833      	ldr	r3, [r6, #0]
 800672e:	b30b      	cbz	r3, 8006774 <__sfp+0x68>
 8006730:	6836      	ldr	r6, [r6, #0]
 8006732:	e7f7      	b.n	8006724 <__sfp+0x18>
 8006734:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006738:	b9d5      	cbnz	r5, 8006770 <__sfp+0x64>
 800673a:	4b16      	ldr	r3, [pc, #88]	; (8006794 <__sfp+0x88>)
 800673c:	60e3      	str	r3, [r4, #12]
 800673e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006742:	6665      	str	r5, [r4, #100]	; 0x64
 8006744:	f000 f847 	bl	80067d6 <__retarget_lock_init_recursive>
 8006748:	f7ff ff96 	bl	8006678 <__sfp_lock_release>
 800674c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006750:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006754:	6025      	str	r5, [r4, #0]
 8006756:	61a5      	str	r5, [r4, #24]
 8006758:	2208      	movs	r2, #8
 800675a:	4629      	mov	r1, r5
 800675c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006760:	f7ff fd44 	bl	80061ec <memset>
 8006764:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006768:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800676c:	4620      	mov	r0, r4
 800676e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006770:	3468      	adds	r4, #104	; 0x68
 8006772:	e7d9      	b.n	8006728 <__sfp+0x1c>
 8006774:	2104      	movs	r1, #4
 8006776:	4638      	mov	r0, r7
 8006778:	f7ff ff62 	bl	8006640 <__sfmoreglue>
 800677c:	4604      	mov	r4, r0
 800677e:	6030      	str	r0, [r6, #0]
 8006780:	2800      	cmp	r0, #0
 8006782:	d1d5      	bne.n	8006730 <__sfp+0x24>
 8006784:	f7ff ff78 	bl	8006678 <__sfp_lock_release>
 8006788:	230c      	movs	r3, #12
 800678a:	603b      	str	r3, [r7, #0]
 800678c:	e7ee      	b.n	800676c <__sfp+0x60>
 800678e:	bf00      	nop
 8006790:	08006c40 	.word	0x08006c40
 8006794:	ffff0001 	.word	0xffff0001

08006798 <_fwalk_reent>:
 8006798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800679c:	4606      	mov	r6, r0
 800679e:	4688      	mov	r8, r1
 80067a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80067a4:	2700      	movs	r7, #0
 80067a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067aa:	f1b9 0901 	subs.w	r9, r9, #1
 80067ae:	d505      	bpl.n	80067bc <_fwalk_reent+0x24>
 80067b0:	6824      	ldr	r4, [r4, #0]
 80067b2:	2c00      	cmp	r4, #0
 80067b4:	d1f7      	bne.n	80067a6 <_fwalk_reent+0xe>
 80067b6:	4638      	mov	r0, r7
 80067b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067bc:	89ab      	ldrh	r3, [r5, #12]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d907      	bls.n	80067d2 <_fwalk_reent+0x3a>
 80067c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067c6:	3301      	adds	r3, #1
 80067c8:	d003      	beq.n	80067d2 <_fwalk_reent+0x3a>
 80067ca:	4629      	mov	r1, r5
 80067cc:	4630      	mov	r0, r6
 80067ce:	47c0      	blx	r8
 80067d0:	4307      	orrs	r7, r0
 80067d2:	3568      	adds	r5, #104	; 0x68
 80067d4:	e7e9      	b.n	80067aa <_fwalk_reent+0x12>

080067d6 <__retarget_lock_init_recursive>:
 80067d6:	4770      	bx	lr

080067d8 <__retarget_lock_acquire_recursive>:
 80067d8:	4770      	bx	lr

080067da <__retarget_lock_release_recursive>:
 80067da:	4770      	bx	lr

080067dc <__swhatbuf_r>:
 80067dc:	b570      	push	{r4, r5, r6, lr}
 80067de:	460e      	mov	r6, r1
 80067e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e4:	2900      	cmp	r1, #0
 80067e6:	b096      	sub	sp, #88	; 0x58
 80067e8:	4614      	mov	r4, r2
 80067ea:	461d      	mov	r5, r3
 80067ec:	da07      	bge.n	80067fe <__swhatbuf_r+0x22>
 80067ee:	2300      	movs	r3, #0
 80067f0:	602b      	str	r3, [r5, #0]
 80067f2:	89b3      	ldrh	r3, [r6, #12]
 80067f4:	061a      	lsls	r2, r3, #24
 80067f6:	d410      	bmi.n	800681a <__swhatbuf_r+0x3e>
 80067f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067fc:	e00e      	b.n	800681c <__swhatbuf_r+0x40>
 80067fe:	466a      	mov	r2, sp
 8006800:	f000 f970 	bl	8006ae4 <_fstat_r>
 8006804:	2800      	cmp	r0, #0
 8006806:	dbf2      	blt.n	80067ee <__swhatbuf_r+0x12>
 8006808:	9a01      	ldr	r2, [sp, #4]
 800680a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800680e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006812:	425a      	negs	r2, r3
 8006814:	415a      	adcs	r2, r3
 8006816:	602a      	str	r2, [r5, #0]
 8006818:	e7ee      	b.n	80067f8 <__swhatbuf_r+0x1c>
 800681a:	2340      	movs	r3, #64	; 0x40
 800681c:	2000      	movs	r0, #0
 800681e:	6023      	str	r3, [r4, #0]
 8006820:	b016      	add	sp, #88	; 0x58
 8006822:	bd70      	pop	{r4, r5, r6, pc}

08006824 <__smakebuf_r>:
 8006824:	898b      	ldrh	r3, [r1, #12]
 8006826:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006828:	079d      	lsls	r5, r3, #30
 800682a:	4606      	mov	r6, r0
 800682c:	460c      	mov	r4, r1
 800682e:	d507      	bpl.n	8006840 <__smakebuf_r+0x1c>
 8006830:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006834:	6023      	str	r3, [r4, #0]
 8006836:	6123      	str	r3, [r4, #16]
 8006838:	2301      	movs	r3, #1
 800683a:	6163      	str	r3, [r4, #20]
 800683c:	b002      	add	sp, #8
 800683e:	bd70      	pop	{r4, r5, r6, pc}
 8006840:	ab01      	add	r3, sp, #4
 8006842:	466a      	mov	r2, sp
 8006844:	f7ff ffca 	bl	80067dc <__swhatbuf_r>
 8006848:	9900      	ldr	r1, [sp, #0]
 800684a:	4605      	mov	r5, r0
 800684c:	4630      	mov	r0, r6
 800684e:	f000 f879 	bl	8006944 <_malloc_r>
 8006852:	b948      	cbnz	r0, 8006868 <__smakebuf_r+0x44>
 8006854:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006858:	059a      	lsls	r2, r3, #22
 800685a:	d4ef      	bmi.n	800683c <__smakebuf_r+0x18>
 800685c:	f023 0303 	bic.w	r3, r3, #3
 8006860:	f043 0302 	orr.w	r3, r3, #2
 8006864:	81a3      	strh	r3, [r4, #12]
 8006866:	e7e3      	b.n	8006830 <__smakebuf_r+0xc>
 8006868:	4b0d      	ldr	r3, [pc, #52]	; (80068a0 <__smakebuf_r+0x7c>)
 800686a:	62b3      	str	r3, [r6, #40]	; 0x28
 800686c:	89a3      	ldrh	r3, [r4, #12]
 800686e:	6020      	str	r0, [r4, #0]
 8006870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006874:	81a3      	strh	r3, [r4, #12]
 8006876:	9b00      	ldr	r3, [sp, #0]
 8006878:	6163      	str	r3, [r4, #20]
 800687a:	9b01      	ldr	r3, [sp, #4]
 800687c:	6120      	str	r0, [r4, #16]
 800687e:	b15b      	cbz	r3, 8006898 <__smakebuf_r+0x74>
 8006880:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006884:	4630      	mov	r0, r6
 8006886:	f000 f93f 	bl	8006b08 <_isatty_r>
 800688a:	b128      	cbz	r0, 8006898 <__smakebuf_r+0x74>
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	f023 0303 	bic.w	r3, r3, #3
 8006892:	f043 0301 	orr.w	r3, r3, #1
 8006896:	81a3      	strh	r3, [r4, #12]
 8006898:	89a0      	ldrh	r0, [r4, #12]
 800689a:	4305      	orrs	r5, r0
 800689c:	81a5      	strh	r5, [r4, #12]
 800689e:	e7cd      	b.n	800683c <__smakebuf_r+0x18>
 80068a0:	08006635 	.word	0x08006635

080068a4 <_free_r>:
 80068a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068a6:	2900      	cmp	r1, #0
 80068a8:	d048      	beq.n	800693c <_free_r+0x98>
 80068aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068ae:	9001      	str	r0, [sp, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f1a1 0404 	sub.w	r4, r1, #4
 80068b6:	bfb8      	it	lt
 80068b8:	18e4      	addlt	r4, r4, r3
 80068ba:	f000 f947 	bl	8006b4c <__malloc_lock>
 80068be:	4a20      	ldr	r2, [pc, #128]	; (8006940 <_free_r+0x9c>)
 80068c0:	9801      	ldr	r0, [sp, #4]
 80068c2:	6813      	ldr	r3, [r2, #0]
 80068c4:	4615      	mov	r5, r2
 80068c6:	b933      	cbnz	r3, 80068d6 <_free_r+0x32>
 80068c8:	6063      	str	r3, [r4, #4]
 80068ca:	6014      	str	r4, [r2, #0]
 80068cc:	b003      	add	sp, #12
 80068ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068d2:	f000 b941 	b.w	8006b58 <__malloc_unlock>
 80068d6:	42a3      	cmp	r3, r4
 80068d8:	d90b      	bls.n	80068f2 <_free_r+0x4e>
 80068da:	6821      	ldr	r1, [r4, #0]
 80068dc:	1862      	adds	r2, r4, r1
 80068de:	4293      	cmp	r3, r2
 80068e0:	bf04      	itt	eq
 80068e2:	681a      	ldreq	r2, [r3, #0]
 80068e4:	685b      	ldreq	r3, [r3, #4]
 80068e6:	6063      	str	r3, [r4, #4]
 80068e8:	bf04      	itt	eq
 80068ea:	1852      	addeq	r2, r2, r1
 80068ec:	6022      	streq	r2, [r4, #0]
 80068ee:	602c      	str	r4, [r5, #0]
 80068f0:	e7ec      	b.n	80068cc <_free_r+0x28>
 80068f2:	461a      	mov	r2, r3
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	b10b      	cbz	r3, 80068fc <_free_r+0x58>
 80068f8:	42a3      	cmp	r3, r4
 80068fa:	d9fa      	bls.n	80068f2 <_free_r+0x4e>
 80068fc:	6811      	ldr	r1, [r2, #0]
 80068fe:	1855      	adds	r5, r2, r1
 8006900:	42a5      	cmp	r5, r4
 8006902:	d10b      	bne.n	800691c <_free_r+0x78>
 8006904:	6824      	ldr	r4, [r4, #0]
 8006906:	4421      	add	r1, r4
 8006908:	1854      	adds	r4, r2, r1
 800690a:	42a3      	cmp	r3, r4
 800690c:	6011      	str	r1, [r2, #0]
 800690e:	d1dd      	bne.n	80068cc <_free_r+0x28>
 8006910:	681c      	ldr	r4, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	6053      	str	r3, [r2, #4]
 8006916:	4421      	add	r1, r4
 8006918:	6011      	str	r1, [r2, #0]
 800691a:	e7d7      	b.n	80068cc <_free_r+0x28>
 800691c:	d902      	bls.n	8006924 <_free_r+0x80>
 800691e:	230c      	movs	r3, #12
 8006920:	6003      	str	r3, [r0, #0]
 8006922:	e7d3      	b.n	80068cc <_free_r+0x28>
 8006924:	6825      	ldr	r5, [r4, #0]
 8006926:	1961      	adds	r1, r4, r5
 8006928:	428b      	cmp	r3, r1
 800692a:	bf04      	itt	eq
 800692c:	6819      	ldreq	r1, [r3, #0]
 800692e:	685b      	ldreq	r3, [r3, #4]
 8006930:	6063      	str	r3, [r4, #4]
 8006932:	bf04      	itt	eq
 8006934:	1949      	addeq	r1, r1, r5
 8006936:	6021      	streq	r1, [r4, #0]
 8006938:	6054      	str	r4, [r2, #4]
 800693a:	e7c7      	b.n	80068cc <_free_r+0x28>
 800693c:	b003      	add	sp, #12
 800693e:	bd30      	pop	{r4, r5, pc}
 8006940:	2000195c 	.word	0x2000195c

08006944 <_malloc_r>:
 8006944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006946:	1ccd      	adds	r5, r1, #3
 8006948:	f025 0503 	bic.w	r5, r5, #3
 800694c:	3508      	adds	r5, #8
 800694e:	2d0c      	cmp	r5, #12
 8006950:	bf38      	it	cc
 8006952:	250c      	movcc	r5, #12
 8006954:	2d00      	cmp	r5, #0
 8006956:	4606      	mov	r6, r0
 8006958:	db01      	blt.n	800695e <_malloc_r+0x1a>
 800695a:	42a9      	cmp	r1, r5
 800695c:	d903      	bls.n	8006966 <_malloc_r+0x22>
 800695e:	230c      	movs	r3, #12
 8006960:	6033      	str	r3, [r6, #0]
 8006962:	2000      	movs	r0, #0
 8006964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006966:	f000 f8f1 	bl	8006b4c <__malloc_lock>
 800696a:	4921      	ldr	r1, [pc, #132]	; (80069f0 <_malloc_r+0xac>)
 800696c:	680a      	ldr	r2, [r1, #0]
 800696e:	4614      	mov	r4, r2
 8006970:	b99c      	cbnz	r4, 800699a <_malloc_r+0x56>
 8006972:	4f20      	ldr	r7, [pc, #128]	; (80069f4 <_malloc_r+0xb0>)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	b923      	cbnz	r3, 8006982 <_malloc_r+0x3e>
 8006978:	4621      	mov	r1, r4
 800697a:	4630      	mov	r0, r6
 800697c:	f000 f83c 	bl	80069f8 <_sbrk_r>
 8006980:	6038      	str	r0, [r7, #0]
 8006982:	4629      	mov	r1, r5
 8006984:	4630      	mov	r0, r6
 8006986:	f000 f837 	bl	80069f8 <_sbrk_r>
 800698a:	1c43      	adds	r3, r0, #1
 800698c:	d123      	bne.n	80069d6 <_malloc_r+0x92>
 800698e:	230c      	movs	r3, #12
 8006990:	6033      	str	r3, [r6, #0]
 8006992:	4630      	mov	r0, r6
 8006994:	f000 f8e0 	bl	8006b58 <__malloc_unlock>
 8006998:	e7e3      	b.n	8006962 <_malloc_r+0x1e>
 800699a:	6823      	ldr	r3, [r4, #0]
 800699c:	1b5b      	subs	r3, r3, r5
 800699e:	d417      	bmi.n	80069d0 <_malloc_r+0x8c>
 80069a0:	2b0b      	cmp	r3, #11
 80069a2:	d903      	bls.n	80069ac <_malloc_r+0x68>
 80069a4:	6023      	str	r3, [r4, #0]
 80069a6:	441c      	add	r4, r3
 80069a8:	6025      	str	r5, [r4, #0]
 80069aa:	e004      	b.n	80069b6 <_malloc_r+0x72>
 80069ac:	6863      	ldr	r3, [r4, #4]
 80069ae:	42a2      	cmp	r2, r4
 80069b0:	bf0c      	ite	eq
 80069b2:	600b      	streq	r3, [r1, #0]
 80069b4:	6053      	strne	r3, [r2, #4]
 80069b6:	4630      	mov	r0, r6
 80069b8:	f000 f8ce 	bl	8006b58 <__malloc_unlock>
 80069bc:	f104 000b 	add.w	r0, r4, #11
 80069c0:	1d23      	adds	r3, r4, #4
 80069c2:	f020 0007 	bic.w	r0, r0, #7
 80069c6:	1ac2      	subs	r2, r0, r3
 80069c8:	d0cc      	beq.n	8006964 <_malloc_r+0x20>
 80069ca:	1a1b      	subs	r3, r3, r0
 80069cc:	50a3      	str	r3, [r4, r2]
 80069ce:	e7c9      	b.n	8006964 <_malloc_r+0x20>
 80069d0:	4622      	mov	r2, r4
 80069d2:	6864      	ldr	r4, [r4, #4]
 80069d4:	e7cc      	b.n	8006970 <_malloc_r+0x2c>
 80069d6:	1cc4      	adds	r4, r0, #3
 80069d8:	f024 0403 	bic.w	r4, r4, #3
 80069dc:	42a0      	cmp	r0, r4
 80069de:	d0e3      	beq.n	80069a8 <_malloc_r+0x64>
 80069e0:	1a21      	subs	r1, r4, r0
 80069e2:	4630      	mov	r0, r6
 80069e4:	f000 f808 	bl	80069f8 <_sbrk_r>
 80069e8:	3001      	adds	r0, #1
 80069ea:	d1dd      	bne.n	80069a8 <_malloc_r+0x64>
 80069ec:	e7cf      	b.n	800698e <_malloc_r+0x4a>
 80069ee:	bf00      	nop
 80069f0:	2000195c 	.word	0x2000195c
 80069f4:	20001960 	.word	0x20001960

080069f8 <_sbrk_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	4d06      	ldr	r5, [pc, #24]	; (8006a14 <_sbrk_r+0x1c>)
 80069fc:	2300      	movs	r3, #0
 80069fe:	4604      	mov	r4, r0
 8006a00:	4608      	mov	r0, r1
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	f7f9 ffe6 	bl	80009d4 <_sbrk>
 8006a08:	1c43      	adds	r3, r0, #1
 8006a0a:	d102      	bne.n	8006a12 <_sbrk_r+0x1a>
 8006a0c:	682b      	ldr	r3, [r5, #0]
 8006a0e:	b103      	cbz	r3, 8006a12 <_sbrk_r+0x1a>
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	bd38      	pop	{r3, r4, r5, pc}
 8006a14:	20001a88 	.word	0x20001a88

08006a18 <__sread>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	460c      	mov	r4, r1
 8006a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a20:	f000 f8a0 	bl	8006b64 <_read_r>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	bfab      	itete	ge
 8006a28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a2c:	181b      	addge	r3, r3, r0
 8006a2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a32:	bfac      	ite	ge
 8006a34:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a36:	81a3      	strhlt	r3, [r4, #12]
 8006a38:	bd10      	pop	{r4, pc}

08006a3a <__swrite>:
 8006a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	461f      	mov	r7, r3
 8006a40:	898b      	ldrh	r3, [r1, #12]
 8006a42:	05db      	lsls	r3, r3, #23
 8006a44:	4605      	mov	r5, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	4616      	mov	r6, r2
 8006a4a:	d505      	bpl.n	8006a58 <__swrite+0x1e>
 8006a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a50:	2302      	movs	r3, #2
 8006a52:	2200      	movs	r2, #0
 8006a54:	f000 f868 	bl	8006b28 <_lseek_r>
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a62:	81a3      	strh	r3, [r4, #12]
 8006a64:	4632      	mov	r2, r6
 8006a66:	463b      	mov	r3, r7
 8006a68:	4628      	mov	r0, r5
 8006a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a6e:	f000 b817 	b.w	8006aa0 <_write_r>

08006a72 <__sseek>:
 8006a72:	b510      	push	{r4, lr}
 8006a74:	460c      	mov	r4, r1
 8006a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7a:	f000 f855 	bl	8006b28 <_lseek_r>
 8006a7e:	1c43      	adds	r3, r0, #1
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	bf15      	itete	ne
 8006a84:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a8e:	81a3      	strheq	r3, [r4, #12]
 8006a90:	bf18      	it	ne
 8006a92:	81a3      	strhne	r3, [r4, #12]
 8006a94:	bd10      	pop	{r4, pc}

08006a96 <__sclose>:
 8006a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a9a:	f000 b813 	b.w	8006ac4 <_close_r>
	...

08006aa0 <_write_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4d07      	ldr	r5, [pc, #28]	; (8006ac0 <_write_r+0x20>)
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	4608      	mov	r0, r1
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	2200      	movs	r2, #0
 8006aac:	602a      	str	r2, [r5, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f7f9 ff3f 	bl	8000932 <_write>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d102      	bne.n	8006abe <_write_r+0x1e>
 8006ab8:	682b      	ldr	r3, [r5, #0]
 8006aba:	b103      	cbz	r3, 8006abe <_write_r+0x1e>
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	bd38      	pop	{r3, r4, r5, pc}
 8006ac0:	20001a88 	.word	0x20001a88

08006ac4 <_close_r>:
 8006ac4:	b538      	push	{r3, r4, r5, lr}
 8006ac6:	4d06      	ldr	r5, [pc, #24]	; (8006ae0 <_close_r+0x1c>)
 8006ac8:	2300      	movs	r3, #0
 8006aca:	4604      	mov	r4, r0
 8006acc:	4608      	mov	r0, r1
 8006ace:	602b      	str	r3, [r5, #0]
 8006ad0:	f7f9 ff4b 	bl	800096a <_close>
 8006ad4:	1c43      	adds	r3, r0, #1
 8006ad6:	d102      	bne.n	8006ade <_close_r+0x1a>
 8006ad8:	682b      	ldr	r3, [r5, #0]
 8006ada:	b103      	cbz	r3, 8006ade <_close_r+0x1a>
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	bd38      	pop	{r3, r4, r5, pc}
 8006ae0:	20001a88 	.word	0x20001a88

08006ae4 <_fstat_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d07      	ldr	r5, [pc, #28]	; (8006b04 <_fstat_r+0x20>)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	4611      	mov	r1, r2
 8006af0:	602b      	str	r3, [r5, #0]
 8006af2:	f7f9 ff46 	bl	8000982 <_fstat>
 8006af6:	1c43      	adds	r3, r0, #1
 8006af8:	d102      	bne.n	8006b00 <_fstat_r+0x1c>
 8006afa:	682b      	ldr	r3, [r5, #0]
 8006afc:	b103      	cbz	r3, 8006b00 <_fstat_r+0x1c>
 8006afe:	6023      	str	r3, [r4, #0]
 8006b00:	bd38      	pop	{r3, r4, r5, pc}
 8006b02:	bf00      	nop
 8006b04:	20001a88 	.word	0x20001a88

08006b08 <_isatty_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4d06      	ldr	r5, [pc, #24]	; (8006b24 <_isatty_r+0x1c>)
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4604      	mov	r4, r0
 8006b10:	4608      	mov	r0, r1
 8006b12:	602b      	str	r3, [r5, #0]
 8006b14:	f7f9 ff45 	bl	80009a2 <_isatty>
 8006b18:	1c43      	adds	r3, r0, #1
 8006b1a:	d102      	bne.n	8006b22 <_isatty_r+0x1a>
 8006b1c:	682b      	ldr	r3, [r5, #0]
 8006b1e:	b103      	cbz	r3, 8006b22 <_isatty_r+0x1a>
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	20001a88 	.word	0x20001a88

08006b28 <_lseek_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	4d07      	ldr	r5, [pc, #28]	; (8006b48 <_lseek_r+0x20>)
 8006b2c:	4604      	mov	r4, r0
 8006b2e:	4608      	mov	r0, r1
 8006b30:	4611      	mov	r1, r2
 8006b32:	2200      	movs	r2, #0
 8006b34:	602a      	str	r2, [r5, #0]
 8006b36:	461a      	mov	r2, r3
 8006b38:	f7f9 ff3e 	bl	80009b8 <_lseek>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d102      	bne.n	8006b46 <_lseek_r+0x1e>
 8006b40:	682b      	ldr	r3, [r5, #0]
 8006b42:	b103      	cbz	r3, 8006b46 <_lseek_r+0x1e>
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	bd38      	pop	{r3, r4, r5, pc}
 8006b48:	20001a88 	.word	0x20001a88

08006b4c <__malloc_lock>:
 8006b4c:	4801      	ldr	r0, [pc, #4]	; (8006b54 <__malloc_lock+0x8>)
 8006b4e:	f7ff be43 	b.w	80067d8 <__retarget_lock_acquire_recursive>
 8006b52:	bf00      	nop
 8006b54:	20001a80 	.word	0x20001a80

08006b58 <__malloc_unlock>:
 8006b58:	4801      	ldr	r0, [pc, #4]	; (8006b60 <__malloc_unlock+0x8>)
 8006b5a:	f7ff be3e 	b.w	80067da <__retarget_lock_release_recursive>
 8006b5e:	bf00      	nop
 8006b60:	20001a80 	.word	0x20001a80

08006b64 <_read_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4d07      	ldr	r5, [pc, #28]	; (8006b84 <_read_r+0x20>)
 8006b68:	4604      	mov	r4, r0
 8006b6a:	4608      	mov	r0, r1
 8006b6c:	4611      	mov	r1, r2
 8006b6e:	2200      	movs	r2, #0
 8006b70:	602a      	str	r2, [r5, #0]
 8006b72:	461a      	mov	r2, r3
 8006b74:	f7f9 fec0 	bl	80008f8 <_read>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d102      	bne.n	8006b82 <_read_r+0x1e>
 8006b7c:	682b      	ldr	r3, [r5, #0]
 8006b7e:	b103      	cbz	r3, 8006b82 <_read_r+0x1e>
 8006b80:	6023      	str	r3, [r4, #0]
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	20001a88 	.word	0x20001a88

08006b88 <_init>:
 8006b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8a:	bf00      	nop
 8006b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b8e:	bc08      	pop	{r3}
 8006b90:	469e      	mov	lr, r3
 8006b92:	4770      	bx	lr

08006b94 <_fini>:
 8006b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b96:	bf00      	nop
 8006b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9a:	bc08      	pop	{r3}
 8006b9c:	469e      	mov	lr, r3
 8006b9e:	4770      	bx	lr
