#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 21 19:15:18 2017
# Process ID: 3472
# Current directory: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5264 C:\Users\shlab_89\Desktop\0620_lab_BRAM\0316303_0619\0316303_0619.xpr
# Log file: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/vivado.log
# Journal file: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 798.875 ; gain = 116.996
ipx::edit_ip_in_project -upgrade true -name me_match_v1_0_v1_0_project -directory C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.tmp/me_match_v1_0_v1_0_project c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/shlab_89/desktop/0620_lab_bram/0316303_0619/0316303_0619.tmp/me_match_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 827.816 ; gain = 15.680
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 832.688 ; gain = 20.551
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:me_match:1.0 [get_ips  lab6_me_match_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:me_match:1.0 - me_match_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab6> from BD file <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd>
INFO: [IP_Flow 19-3422] Upgraded lab6_me_match_0_0 (me_match_v1.0 1.0) from revision 25 to revision 26
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 919.730 ; gain = 67.352
export_ip_user_files -of_objects [get_ips lab6_me_match_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.v
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6_wrapper.v
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me_match_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6.hwh
Generated Block Design Tcl file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6_bd.tcl
Generated Hardware Definition File C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_auto_pc_0, cache-ID = 83e7b606e4f79014; cache size = 617.653 MB.
[Wed Jun 21 19:16:49 2017] Launched lab6_me_match_0_0_synth_1, synth_1...
Run output will be captured here:
lab6_me_match_0_0_synth_1: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/lab6_me_match_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/synth_1/runme.log
[Wed Jun 21 19:16:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.746 ; gain = 124.016
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'lab6_wrapper' is not ideal for floorplanning, since the cellview 'lab6_me_match_0_0_me_match_v1_0_S00_AXI' defined in file 'lab6_me_match_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/.Xil/Vivado-3472-shlab_42-PC/dcp/lab6_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/.Xil/Vivado-3472-shlab_42-PC/dcp/lab6_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.281 ; gain = 36.250
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.281 ; gain = 36.250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1423.996 ; gain = 344.258
open_report: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1646.602 ; gain = 216.977
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.719 ; gain = 446.578
open_bd_design {C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.v
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6_wrapper.v
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] lab6_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me_match_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6.hwh
Generated Block Design Tcl file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6_bd.tcl
Generated Hardware Definition File C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_processing_system7_0_0, cache-ID = 05d347bd7cb614df; cache size = 646.352 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_me_match_0_0, cache-ID = 1f01b45eedf59aa7; cache size = 646.352 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_rst_ps7_0_100M_0, cache-ID = 881f75d3b1bca62b; cache size = 646.352 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_auto_pc_0, cache-ID = 83e7b606e4f79014; cache size = 646.352 MB.
[Wed Jun 21 19:36:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/synth_1/runme.log
[Wed Jun 21 19:36:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2291.004 ; gain = 39.836
file copy -force C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper.sysdef C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf

launch_sdk -workspace C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk -hwspec C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk -hwspec C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name me_match_v1_0_v1_0_project -directory C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.tmp/me_match_v1_0_v1_0_project c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/shlab_89/desktop/0620_lab_bram/0316303_0619/0316303_0619.tmp/me_match_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.004 ; gain = 0.000
set_property core_revision 27 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/ip_repo/me_match_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:me_match:1.0 [get_ips  lab6_me_match_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd'
INFO: [IP_Flow 19-3422] Upgraded lab6_me_match_0_0 (me_match_v1.0 1.0) from revision 26 to revision 27
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab6_me_match_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.v
Verilog Output written to : C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6_wrapper.v
Wrote  : <C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/lab6.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me_match_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6.hwh
Generated Block Design Tcl file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hw_handoff/lab6_bd.tcl
Generated Hardware Definition File C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/hdl/lab6.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab6_auto_pc_0, cache-ID = 83e7b606e4f79014; cache size = 646.352 MB.
[Wed Jun 21 19:49:48 2017] Launched lab6_me_match_0_0_synth_1, synth_1...
Run output will be captured here:
lab6_me_match_0_0_synth_1: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/lab6_me_match_0_0_synth_1/runme.log
synth_1: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/synth_1/runme.log
[Wed Jun 21 19:49:48 2017] Launched impl_1...
Run output will be captured here: C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2375.176 ; gain = 17.309
report_ip_status -name ip_status 
file copy -force C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper.sysdef C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf

launch_sdk -workspace C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk -hwspec C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk -hwspec C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.sdk/lab6_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 20:05:24 2017...
