#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar  6 15:59:15 2023
# Process ID: 55526
# Current directory: /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top.vdi
# Journal file: /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/vivado.jou
# Running On: alex, OS: Linux, CPU Frequency: 2060.595 MHz, CPU Physical cores: 16, Host memory: 15975 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7k325tffg900-2 -reconfig_partitions inst_count
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/ila_vs_count/ila_vs_count.dcp' for cell 'b_ila_vs_count.i_ila_vs_count'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'i_axi_quad_spi'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/dfx_controller_0/dfx_controller_0.dcp' for cell 'i_dfx_controller'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/jtag_axi_0.dcp' for cell 'i_jtag_to_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/count_down_synth_1/count.dcp' for cell 'inst_count'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.160 ; gain = 0.000 ; free physical = 2712 ; free virtual = 9307
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
INFO: [Chipscope 16-324] Core: b_ila_vs_count.i_ila_vs_count UUID: f8053d09-83e4-513a-9011-493e349d5046 
INFO: [Chipscope 16-324] Core: i_jtag_to_axi UUID: 83109006-e9ca-5606-9e03-d93f837cfba3 
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/dfx_controller_0/dfx_controller_0.xdc] for cell 'i_dfx_controller/U0'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/dfx_controller_0/dfx_controller_0.xdc] for cell 'i_dfx_controller/U0'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'i_axi_quad_spi/U0'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'i_axi_quad_spi/U0'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'i_axi_quad_spi/U0'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'i_axi_quad_spi/U0'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'i_jtag_to_axi/inst'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'i_jtag_to_axi/inst'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/ila_vs_count/ila_v6_2/constraints/ila_impl.xdc] for cell 'b_ila_vs_count.i_ila_vs_count/inst'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/ila_vs_count/ila_v6_2/constraints/ila_impl.xdc] for cell 'b_ila_vs_count.i_ila_vs_count/inst'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/ila_vs_count/ila_v6_2/constraints/ila.xdc] for cell 'b_ila_vs_count.i_ila_vs_count/inst'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/ila_vs_count/ila_v6_2/constraints/ila.xdc] for cell 'b_ila_vs_count.i_ila_vs_count/inst'
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ICAPE2_inst/CLK'. [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc:11]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc:11]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports ICAPE2_inst/CLK]'. [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc:11]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc:11]
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc]
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/new/pblock.xdc]
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/constrs_1/new/pblock.xdc]
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'i_axi_quad_spi/U0'
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'i_axi_quad_spi/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 30 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2960.633 ; gain = 0.000 ; free physical = 2114 ; free virtual = 8726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  RAM16X1S => RAM32X1S (RAMS32): 81 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

19 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2960.633 ; gain = 1166.926 ; free physical = 2114 ; free virtual = 8726
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 8 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3032.668 ; gain = 64.031 ; free physical = 2097 ; free virtual = 8709

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e384e099

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3032.668 ; gain = 0.000 ; free physical = 2126 ; free virtual = 8738

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3257.449 ; gain = 0.000 ; free physical = 3053 ; free virtual = 8583
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cfcbef6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3053 ; free virtual = 8583

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter i_dfx_controller/U0/i_fetch0/i_cmd_fifo/fifo_1_reg[15][23]_srl16_i_1 into driver instance i_dfx_controller/U0/i_fetch0/i_cmd_fifo/fifo_1_reg[15][0]_srl16_i_3, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter i_dfx_controller/U0/i_vsm_counter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reg_tready_d1_i_1 into driver instance i_dfx_controller/U0/i_vsm_counter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reg_tready_i_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f4a559dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3055 ; free virtual = 8585
INFO: [Opt 31-389] Phase Retarget created 138 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b6840a38

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3055 ; free virtual = 8584
INFO: [Opt 31-389] Phase Constant propagation created 79 cells and removed 315 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: fd9c4088

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3053 ; free virtual = 8583
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 822 cells
INFO: [Opt 31-1021] In phase Sweep, 1301 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: fd9c4088

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3054 ; free virtual = 8583
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 99479ada

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3054 ; free virtual = 8583
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 99479ada

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3053 ; free virtual = 8583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             138  |             164  |                                             81  |
|  Constant propagation         |              79  |             315  |                                             80  |
|  Sweep                        |               0  |             822  |                                           1301  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3257.449 ; gain = 0.000 ; free physical = 3053 ; free virtual = 8583
Ending Logic Optimization Task | Checksum: 1601c4727

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3257.449 ; gain = 19.844 ; free physical = 3053 ; free virtual = 8583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 14
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 11212c341

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3035 ; free virtual = 8570
Ending Power Optimization Task | Checksum: 11212c341

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3570.379 ; gain = 312.930 ; free physical = 3039 ; free virtual = 8574

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18656e21c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3038 ; free virtual = 8573
Ending Final Cleanup Task | Checksum: 18656e21c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3038 ; free virtual = 8573
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] from IP /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.srcs/sources_1/ip/jtag_axi_0/jtag_axi_0.xci
Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'i_jtag_to_axi/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc:69]
Finished Parsing XDC File [/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.gen/sources_1/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'i_jtag_to_axi/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3033 ; free virtual = 8568
Ending Netlist Obfuscation Task | Checksum: 18656e21c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3033 ; free virtual = 8568
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3570.379 ; gain = 609.746 ; free physical = 3033 ; free virtual = 8568
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3570.379 ; gain = 0.000 ; free physical = 3030 ; free virtual = 8566
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 8 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2974 ; free virtual = 8515
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cfb75d91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2974 ; free virtual = 8515
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2974 ; free virtual = 8515

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fefd36b6

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2958 ; free virtual = 8503

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c726ea28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2969 ; free virtual = 8517

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c726ea28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2969 ; free virtual = 8517
Phase 1 Placer Initialization | Checksum: c726ea28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2968 ; free virtual = 8517

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10d782e90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2953 ; free virtual = 8502

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 121609ff2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2950 ; free virtual = 8500

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 121609ff2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2950 ; free virtual = 8500

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13dea12ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2870 ; free virtual = 8422

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 305 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 129 nets or LUTs. Breaked 0 LUT, combined 129 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2867 ; free virtual = 8421

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            129  |                   129  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            129  |                   129  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f20a051b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2866 ; free virtual = 8420
Phase 2.4 Global Placement Core | Checksum: 18b8c9ab1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2862 ; free virtual = 8416
Phase 2 Global Placement | Checksum: 18b8c9ab1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2864 ; free virtual = 8418

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25c802485

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2865 ; free virtual = 8419

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 210a0125b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2857 ; free virtual = 8412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23c04f2ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2857 ; free virtual = 8412

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23c04f2ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2857 ; free virtual = 8412

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 26d237464

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2841 ; free virtual = 8396
Phase 3.5 Small Shape Detail Placement | Checksum: 26d237464

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 286fc4120

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 286fc4120

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408
Phase 3 Detail Placement | Checksum: 286fc4120

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 185f43374

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.195 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 177784ef8

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f5356ae7

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408
Phase 4.1.1.1 BUFG Insertion | Checksum: 185f43374

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.195. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eff4575c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8408
Phase 4.1 Post Commit Optimization | Checksum: 1eff4575c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2853 ; free virtual = 8409

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eff4575c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eff4575c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414
Phase 4.3 Placer Reporting | Checksum: 1eff4575c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c1fdc13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414
Ending Placer Task | Checksum: dac16b13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2859 ; free virtual = 8414
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2941 ; free virtual = 8496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2921 ; free virtual = 8488
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2912 ; free virtual = 8471
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2942 ; free virtual = 8501
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 8 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2915 ; free virtual = 8474
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3577.434 ; gain = 0.000 ; free physical = 2887 ; free virtual = 8458
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 8 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c51b6907 ConstDB: 0 ShapeSum: 15a6020c RouteDB: 0
Post Restoration Checksum: NetGraph: fa7fa679 NumContArr: 4385339e Constraints: 8e103ce1 Timing: 0
Phase 1 Build RT Design | Checksum: 1cc1516f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3679.359 ; gain = 101.926 ; free physical = 2650 ; free virtual = 8216

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cc1516f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3747.359 ; gain = 169.926 ; free physical = 2575 ; free virtual = 8142

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cc1516f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3747.359 ; gain = 169.926 ; free physical = 2575 ; free virtual = 8142
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25998a0d0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2567 ; free virtual = 8135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.343  | TNS=0.000  | WHS=-0.378 | THS=-598.670|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2035a5cc4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2562 ; free virtual = 8130
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1ce91e479

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2558 ; free virtual = 8130

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7086
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7081
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19eec6460

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2555 ; free virtual = 8127

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19eec6460

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2555 ; free virtual = 8127
Phase 3 Initial Routing | Checksum: 1e3237c00

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2537 ; free virtual = 8109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2473830f2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2538 ; free virtual = 8111
Phase 4 Rip-up And Reroute | Checksum: 2473830f2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2538 ; free virtual = 8111

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2473830f2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2538 ; free virtual = 8111

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2473830f2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2538 ; free virtual = 8111
Phase 5 Delay and Skew Optimization | Checksum: 2473830f2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2538 ; free virtual = 8111

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2aa8bc094

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2535 ; free virtual = 8107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.405  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27fb98da3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2535 ; free virtual = 8107
Phase 6 Post Hold Fix | Checksum: 27fb98da3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2535 ; free virtual = 8107

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.285167 %
  Global Horizontal Routing Utilization  = 0.333418 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 256064143

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2533 ; free virtual = 8105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 256064143

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3806.477 ; gain = 229.043 ; free physical = 2530 ; free virtual = 8102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2392bd11c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3814.477 ; gain = 237.043 ; free physical = 2532 ; free virtual = 8104

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.405  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2392bd11c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3814.477 ; gain = 237.043 ; free physical = 2535 ; free virtual = 8108
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3822.480 ; gain = 245.047 ; free physical = 2629 ; free virtual = 8202

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3822.480 ; gain = 245.047 ; free physical = 2629 ; free virtual = 8202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3822.480 ; gain = 0.000 ; free physical = 2613 ; free virtual = 8199
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3854.496 ; gain = 0.000 ; free physical = 2606 ; free virtual = 8190
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/inst_count_count_down_routed.dcp' has been generated.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell inst_count. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Locking Netlist...
Locking Placement...
Locking Routing...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3854.496 ; gain = 0.000 ; free physical = 2615 ; free virtual = 8212
INFO: [Common 17-1381] The checkpoint '/home/alex/SecurityReconfiguration/dfx_genesys/dfx_genesys.runs/impl_1/top_routed_bb.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 16:01:14 2023...
